# Automatically generated by Amaranth 0.4.dev112+gf96604f. Do not edit.
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.i2c_target.bus.U$$0"
module \U$$0
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:20"
  wire width 1 output 0 \scl_i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 1 \rst
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 2 \clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 3 \i2c_0__scl__i
  attribute \init 1'1
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/cdc.py:91"
  wire width 1 \stage0
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/cdc.py:91"
  wire width 1 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next \i2c_0__scl__i
  end
  attribute \init 1'1
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/cdc.py:91"
  wire width 1 \stage1
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/cdc.py:91"
  wire width 1 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
  end
  process $group_2
    assign \scl_i 1'0
    assign \scl_i \stage1
  end
  cell $dff $1
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \stage0$next
    connect \Q \stage0
  end
  cell $dff $2
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \stage1$next
    connect \Q \stage1
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.i2c_target.bus.U$$1"
module \U$$1
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:22"
  wire width 1 output 0 \sda_i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 1 \rst
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 2 \clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 3 \i2c_0__sda__i
  attribute \init 1'1
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/cdc.py:91"
  wire width 1 \stage0
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/cdc.py:91"
  wire width 1 \stage0$next
  process $group_0
    assign \stage0$next \stage0
    assign \stage0$next \i2c_0__sda__i
  end
  attribute \init 1'1
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/cdc.py:91"
  wire width 1 \stage1
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/cdc.py:91"
  wire width 1 \stage1$next
  process $group_1
    assign \stage1$next \stage1
    assign \stage1$next \stage0
  end
  process $group_2
    assign \sda_i 1'0
    assign \sda_i \stage1
  end
  cell $dff $1
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \stage0$next
    connect \Q \stage0
  end
  cell $dff $2
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \stage1$next
    connect \Q \stage1
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.i2c_target.bus"
module \bus
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 0 \i2c_0__scl__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 1 \i2c_0__scl__oe
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:21"
  wire width 1 input 2 \scl_o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 3 \i2c_0__sda__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 4 \i2c_0__sda__oe
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:23"
  wire width 1 input 5 \sda_o
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:25"
  wire width 1 output 6 \bus_sample
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:20"
  wire width 1 output 7 \scl_i
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:26"
  wire width 1 output 8 \bus_setup
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:27"
  wire width 1 output 9 \bus_start
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:22"
  wire width 1 output 10 \sda_i
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:28"
  wire width 1 output 11 \bus_stop
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 12 \rst
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 13 \clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 14 \i2c_0__scl__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 15 \i2c_0__sda__i
  cell \U$$0 \U$$0
    connect \scl_i \scl_i
    connect \rst \rst
    connect \clk \clk
    connect \i2c_0__scl__i \i2c_0__scl__i
  end
  cell \U$$1 \U$$1
    connect \sda_i \sda_i
    connect \rst \rst
    connect \clk \clk
    connect \i2c_0__sda__i \i2c_0__sda__i
  end
  process $group_0
    assign \i2c_0__scl__o 1'0
    assign \i2c_0__scl__o 1'0
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:37"
  wire width 1 $1
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:37"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scl_o
    connect \Y $1
  end
  process $group_1
    assign \i2c_0__scl__oe 1'0
    assign \i2c_0__scl__oe $1
  end
  process $group_2
    assign \i2c_0__sda__o 1'0
    assign \i2c_0__sda__o 1'0
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:39"
  wire width 1 $3
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:39"
  cell $not $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sda_o
    connect \Y $3
  end
  process $group_3
    assign \i2c_0__sda__oe 1'0
    assign \i2c_0__sda__oe $3
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:41"
  wire width 1 $5
  attribute \init 1'1
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:32"
  wire width 1 \scl_r
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:32"
  wire width 1 \scl_r$next
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:41"
  cell $not $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scl_r
    connect \Y $5
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:41"
  wire width 1 $7
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:41"
  cell $and $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $5
    connect \B \scl_i
    connect \Y $7
  end
  process $group_4
    assign \bus_sample 1'0
    assign \bus_sample $7
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:42"
  wire width 1 $9
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:42"
  cell $not $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scl_i
    connect \Y $9
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:42"
  wire width 1 $11
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:42"
  cell $and $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scl_r
    connect \B $9
    connect \Y $11
  end
  process $group_5
    assign \bus_setup 1'0
    assign \bus_setup $11
  end
  attribute \init 1'1
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:33"
  wire width 1 \sda_r
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:33"
  wire width 1 \sda_r$next
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:43"
  wire width 1 $13
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:43"
  cell $and $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scl_i
    connect \B \sda_r
    connect \Y $13
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:43"
  wire width 1 $15
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:43"
  cell $not $16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sda_i
    connect \Y $15
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:43"
  wire width 1 $17
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:43"
  cell $and $18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $13
    connect \B $15
    connect \Y $17
  end
  process $group_6
    assign \bus_start 1'0
    assign \bus_start $17
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:44"
  wire width 1 $19
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:44"
  cell $not $20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sda_r
    connect \Y $19
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:44"
  wire width 1 $21
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:44"
  cell $and $22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scl_i
    connect \B $19
    connect \Y $21
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:44"
  wire width 1 $23
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:44"
  cell $and $24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $21
    connect \B \sda_i
    connect \Y $23
  end
  process $group_7
    assign \bus_stop 1'0
    assign \bus_stop $23
  end
  process $group_8
    assign \scl_r$next \scl_r
    assign \scl_r$next \scl_i
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \scl_r$next 1'1
    end
  end
  process $group_9
    assign \sda_r$next \sda_r
    assign \sda_r$next \sda_i
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \sda_r$next 1'1
    end
  end
  cell $dff $25
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \scl_r$next
    connect \Q \scl_r
  end
  cell $dff $26
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \sda_r$next
    connect \Q \sda_r
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.i2c_target.fsm"
module \fsm
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:291"
  wire width 7 input 0 \address
  attribute \init 1'0
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:141"
  wire width 1 output 1 \is_el
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:141"
  wire width 1 \is_el$next
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:141"
  wire width 1 output 2 \is_el$1
  attribute \init 1'1
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:21"
  wire width 1 output 3 \scl_o
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:21"
  wire width 1 \scl_o$next
  attribute \init 1'1
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:23"
  wire width 1 output 4 \sda_o
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:23"
  wire width 1 \sda_o$next
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:25"
  wire width 1 input 5 \bus_sample
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:20"
  wire width 1 input 6 \scl_i
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:26"
  wire width 1 input 7 \bus_setup
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:27"
  wire width 1 input 8 \bus_start
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:22"
  wire width 1 input 9 \sda_i
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:28"
  wire width 1 input 10 \bus_stop
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 11 \rst
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 12 \clk
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:293"
  wire width 1 output 13 \start
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:300"
  wire width 8 input 14 \data_o
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:298"
  wire width 1 input 15 \ack_o
  attribute \init 8'00000000
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:297"
  wire width 8 output 16 \data_i
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:297"
  wire width 8 \data_i$next
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:141"
  wire width 1 \is_el$2
  process $group_0
    assign \is_el$next \is_el
    assign \is_el$next \is_el$2
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \is_el$next 1'0
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:178"
  wire width 1 $3
  attribute \init 4'0000
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:168"
  wire width 4 \state
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:168"
  wire width 4 \state$next
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:178"
  wire width 1 $4
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:178"
  cell $eq $5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'101
    connect \Y $4
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:178"
  cell $not $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $4
    connect \Y $3
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:169"
  wire width 4 \next_state
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:178"
  wire width 1 $7
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:178"
  cell $eq $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \next_state
    connect \B 3'101
    connect \Y $7
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:178"
  wire width 1 $9
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:178"
  cell $and $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $3
    connect \B $7
    connect \Y $9
  end
  process $group_1
    assign \is_el$2 1'0
    assign \is_el$2 $9
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:178"
  wire width 1 $11
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:178"
  wire width 1 $12
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:178"
  cell $eq $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 3'110
    connect \Y $12
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:178"
  cell $not $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $12
    connect \Y $11
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:178"
  wire width 1 $15
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:178"
  cell $eq $16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \next_state
    connect \B 3'110
    connect \Y $15
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:178"
  wire width 1 $17
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:178"
  cell $and $18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $11
    connect \B $15
    connect \Y $17
  end
  process $group_2
    assign \is_el$1 1'0
    assign \is_el$1 $17
  end
  attribute \init 3'000
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:307"
  wire width 3 \bitno
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:307"
  wire width 3 \bitno$next
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:336"
  wire width 1 $19
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:336"
  cell $eq $20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bitno
    connect \B 3'111
    connect \Y $19
  end
  attribute \init 8'00000000
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:308"
  wire width 8 \shreg_i
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:308"
  wire width 8 \shreg_i$next
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:337"
  wire width 1 $21
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:337"
  cell $eq $22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \shreg_i [7:1]
    connect \B \address
    connect \Y $21
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:355"
  wire width 1 $23
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:355"
  cell $not $24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \shreg_i [0]
    connect \Y $23
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:377"
  wire width 1 $25
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:377"
  cell $eq $26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bitno
    connect \B 3'111
    connect \Y $25
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:394"
  wire width 1 $27
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:394"
  cell $not $28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scl_i
    connect \Y $27
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:292"
  wire width 1 \busy
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:435"
  wire width 1 $29
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:435"
  cell $eq $30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bitno
    connect \B 3'111
    connect \Y $29
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:450"
  wire width 1 $31
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:450"
  cell $not $32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sda_i
    connect \Y $31
  end
  process $group_3
    assign \next_state 4'0000
    assign \next_state \state
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "START/1"
      case 4'0001
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_setup \bus_stop }
          case 2'-1
            assign \next_state 4'0000
          case 2'1-
            assign \next_state 4'0010
        end
      attribute \amaranth.decoding "ADDR-SHIFT/2"
      case 4'0010
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_setup { \bus_sample { \bus_start \bus_stop } } }
          case 4'---1
            assign \next_state 4'0000
          case 4'--1-
            assign \next_state 4'0001
          case 4'-1--
          case 4'1---
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch $19
              case 1'1
                attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
                switch $21
                  case 1'1
                    assign \next_state 4'0011
                  case
                    assign \next_state 4'0000
                end
            end
        end
      attribute \amaranth.decoding "ADDR-ACK/3"
      case 4'0011
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_sample { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
            assign \next_state 4'0000
          case 4'--1-
            assign \next_state 4'0001
          case 4'-1--
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch $23
              case 1'1
                assign \next_state 4'0100
            end
          case 4'1---
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch \shreg_i [0]
              case 1'1
                assign \next_state 4'0110
            end
        end
      attribute \amaranth.decoding "WRITE-SHIFT/4"
      case 4'0100
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_setup { \bus_sample { \bus_start \bus_stop } } }
          case 4'---1
            assign \next_state 4'0000
          case 4'--1-
            assign \next_state 4'0001
          case 4'-1--
          case 4'1---
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch $25
              case 1'1
                assign \next_state 4'0101
            end
        end
      attribute \amaranth.decoding "WRITE-ACK/5"
      case 4'0101
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { $27 { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
            assign \next_state 4'0000
          case 4'--1-
            assign \next_state 4'0001
          case 4'-1--
            assign \next_state 4'0100
          case 4'1---
        end
      attribute \amaranth.decoding "READ-STRETCH/6"
      case 4'0110
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \busy { \bus_start \bus_stop } }
          case 3'--1
            assign \next_state 4'0000
          case 3'-1-
            assign \next_state 4'0001
          case 3'1--
          case
            assign \next_state 4'0111
        end
      attribute \amaranth.decoding "READ-SHIFT/7"
      case 4'0111
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_sample { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
            assign \next_state 4'0000
          case 4'--1-
            assign \next_state 4'0001
          case 4'-1--
          case 4'1---
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch $29
              case 1'1
                assign \next_state 4'1000
            end
        end
      attribute \amaranth.decoding "READ-ACK/8"
      case 4'1000
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_sample { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
            assign \next_state 4'0000
          case 4'--1-
            assign \next_state 4'0001
          case 4'-1--
          case 4'1---
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch $31
              case 1'1
                assign \next_state 4'0110
              case
                assign \next_state 4'0000
            end
        end
      attribute \amaranth.decoding ""
      case
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch \bus_start
          case 1'1
            assign \next_state 4'0001
        end
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:84"
  wire width 3 \bitno_fsm_next
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:335"
  wire width 4 $33
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:335"
  wire width 4 $34
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:335"
  cell $add $35
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \bitno
    connect \B 1'1
    connect \Y $34
  end
  connect $33 $34
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:376"
  wire width 4 $36
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:376"
  wire width 4 $37
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:376"
  cell $add $38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \bitno
    connect \B 1'1
    connect \Y $37
  end
  connect $36 $37
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:434"
  wire width 4 $39
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:434"
  wire width 4 $40
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:434"
  cell $add $41
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \bitno
    connect \B 1'1
    connect \Y $40
  end
  connect $39 $40
  process $group_4
    assign \bitno_fsm_next 3'000
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "START/1"
      case 4'0001
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_setup \bus_stop }
          case 2'-1
          case 2'1-
            assign \bitno_fsm_next 3'000
        end
      attribute \amaranth.decoding "ADDR-SHIFT/2"
      case 4'0010
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_setup { \bus_sample { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
          case 4'1---
            assign \bitno_fsm_next $33 [2:0]
        end
      attribute \amaranth.decoding "ADDR-ACK/3"
      case 4'0011
      attribute \amaranth.decoding "WRITE-SHIFT/4"
      case 4'0100
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_setup { \bus_sample { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
          case 4'1---
            assign \bitno_fsm_next $36 [2:0]
        end
      attribute \amaranth.decoding "WRITE-ACK/5"
      case 4'0101
      attribute \amaranth.decoding "READ-STRETCH/6"
      case 4'0110
      attribute \amaranth.decoding "READ-SHIFT/7"
      case 4'0111
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_sample { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
          case 4'1---
            assign \bitno_fsm_next $39 [2:0]
        end
      attribute \amaranth.decoding "READ-ACK/8"
      case 4'1000
      attribute \amaranth.decoding ""
      case
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:86"
  wire width 1 \bitno_fsm_next_ce
  process $group_5
    assign \bitno_fsm_next_ce 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "START/1"
      case 4'0001
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_setup \bus_stop }
          case 2'-1
          case 2'1-
            assign \bitno_fsm_next_ce 1'1
        end
      attribute \amaranth.decoding "ADDR-SHIFT/2"
      case 4'0010
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_setup { \bus_sample { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
          case 4'1---
            assign \bitno_fsm_next_ce 1'1
        end
      attribute \amaranth.decoding "ADDR-ACK/3"
      case 4'0011
      attribute \amaranth.decoding "WRITE-SHIFT/4"
      case 4'0100
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_setup { \bus_sample { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
          case 4'1---
            assign \bitno_fsm_next_ce 1'1
        end
      attribute \amaranth.decoding "WRITE-ACK/5"
      case 4'0101
      attribute \amaranth.decoding "READ-STRETCH/6"
      case 4'0110
      attribute \amaranth.decoding "READ-SHIFT/7"
      case 4'0111
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_sample { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
          case 4'1---
            assign \bitno_fsm_next_ce 1'1
        end
      attribute \amaranth.decoding "READ-ACK/8"
      case 4'1000
      attribute \amaranth.decoding ""
      case
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:84"
  wire width 8 \shreg_i_fsm_next
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:333"
  wire width 9 $42
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:333"
  wire width 9 $43
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:333"
  cell $sshl $44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 9
    connect \A \shreg_i
    connect \B 1'1
    connect \Y $43
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:333"
  wire width 9 $45
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:333"
  cell $or $46
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 9
    connect \A $43
    connect \B \sda_i
    connect \Y $45
  end
  connect $42 $45
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:374"
  wire width 9 $47
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:374"
  wire width 9 $48
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:374"
  cell $sshl $49
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 9
    connect \A \shreg_i
    connect \B 1'1
    connect \Y $48
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:374"
  wire width 9 $50
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:374"
  cell $or $51
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 9
    connect \A $48
    connect \B \sda_i
    connect \Y $50
  end
  connect $47 $50
  process $group_6
    assign \shreg_i_fsm_next 8'00000000
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "START/1"
      case 4'0001
      attribute \amaranth.decoding "ADDR-SHIFT/2"
      case 4'0010
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_setup { \bus_sample { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
            assign \shreg_i_fsm_next $42 [7:0]
          case 4'1---
        end
      attribute \amaranth.decoding "ADDR-ACK/3"
      case 4'0011
      attribute \amaranth.decoding "WRITE-SHIFT/4"
      case 4'0100
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_setup { \bus_sample { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
            assign \shreg_i_fsm_next $47 [7:0]
          case 4'1---
        end
      attribute \amaranth.decoding "WRITE-ACK/5"
      case 4'0101
      attribute \amaranth.decoding "READ-STRETCH/6"
      case 4'0110
      attribute \amaranth.decoding "READ-SHIFT/7"
      case 4'0111
      attribute \amaranth.decoding "READ-ACK/8"
      case 4'1000
      attribute \amaranth.decoding ""
      case
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:86"
  wire width 1 \shreg_i_fsm_next_ce
  process $group_7
    assign \shreg_i_fsm_next_ce 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "START/1"
      case 4'0001
      attribute \amaranth.decoding "ADDR-SHIFT/2"
      case 4'0010
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_setup { \bus_sample { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
            assign \shreg_i_fsm_next_ce 1'1
          case 4'1---
        end
      attribute \amaranth.decoding "ADDR-ACK/3"
      case 4'0011
      attribute \amaranth.decoding "WRITE-SHIFT/4"
      case 4'0100
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_setup { \bus_sample { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
            assign \shreg_i_fsm_next_ce 1'1
          case 4'1---
        end
      attribute \amaranth.decoding "WRITE-ACK/5"
      case 4'0101
      attribute \amaranth.decoding "READ-STRETCH/6"
      case 4'0110
      attribute \amaranth.decoding "READ-SHIFT/7"
      case 4'0111
      attribute \amaranth.decoding "READ-ACK/8"
      case 4'1000
      attribute \amaranth.decoding ""
      case
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:336"
  wire width 1 $52
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:336"
  cell $eq $53
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bitno
    connect \B 3'111
    connect \Y $52
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:337"
  wire width 1 $54
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:337"
  cell $eq $55
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \shreg_i [7:1]
    connect \B \address
    connect \Y $54
  end
  process $group_8
    assign \start 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "START/1"
      case 4'0001
      attribute \amaranth.decoding "ADDR-SHIFT/2"
      case 4'0010
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_setup { \bus_sample { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
          case 4'1---
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch $52
              case 1'1
                attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
                switch $54
                  case 1'1
                    assign \start 1'1
                  case
                end
            end
        end
      attribute \amaranth.decoding "ADDR-ACK/3"
      case 4'0011
      attribute \amaranth.decoding "WRITE-SHIFT/4"
      case 4'0100
      attribute \amaranth.decoding "WRITE-ACK/5"
      case 4'0101
      attribute \amaranth.decoding "READ-STRETCH/6"
      case 4'0110
      attribute \amaranth.decoding "READ-SHIFT/7"
      case 4'0111
      attribute \amaranth.decoding "READ-ACK/8"
      case 4'1000
      attribute \amaranth.decoding ""
      case
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:84"
  wire width 1 \sda_o_fsm_next
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:336"
  wire width 1 $56
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:336"
  cell $eq $57
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bitno
    connect \B 3'111
    connect \Y $56
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:337"
  wire width 1 $58
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:337"
  cell $eq $59
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \shreg_i [7:1]
    connect \B \address
    connect \Y $58
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:355"
  wire width 1 $60
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:355"
  cell $not $61
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \shreg_i [0]
    connect \Y $60
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:394"
  wire width 1 $62
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:394"
  cell $not $63
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scl_i
    connect \Y $62
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:416"
  wire width 1 $64
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:416"
  cell $not $65
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scl_i
    connect \Y $64
  end
  attribute \init 8'00000000
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:309"
  wire width 8 \shreg_o
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:309"
  wire width 8 \shreg_o$next
  process $group_9
    assign \sda_o_fsm_next 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "START/1"
      case 4'0001
      attribute \amaranth.decoding "ADDR-SHIFT/2"
      case 4'0010
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_setup { \bus_sample { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
          case 4'1---
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch $56
              case 1'1
                attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
                switch $58
                  case 1'1
                    assign \sda_o_fsm_next 1'0
                  case
                end
            end
        end
      attribute \amaranth.decoding "ADDR-ACK/3"
      case 4'0011
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_sample { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch $60
              case 1'1
                assign \sda_o_fsm_next 1'1
            end
          case 4'1---
        end
      attribute \amaranth.decoding "WRITE-SHIFT/4"
      case 4'0100
      attribute \amaranth.decoding "WRITE-ACK/5"
      case 4'0101
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { $62 { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
            assign \sda_o_fsm_next 1'1
          case 4'1---
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch \ack_o
              case 1'1
                assign \sda_o_fsm_next 1'0
            end
        end
      attribute \amaranth.decoding "READ-STRETCH/6"
      case 4'0110
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \busy { \bus_start \bus_stop } }
          case 3'--1
          case 3'-1-
          case 3'1--
          case
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch $64
              case 1'1
                assign \sda_o_fsm_next \shreg_o [7]
            end
        end
      attribute \amaranth.decoding "READ-SHIFT/7"
      case 4'0111
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_sample { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
            assign \sda_o_fsm_next \shreg_o [7]
          case 4'1---
        end
      attribute \amaranth.decoding "READ-ACK/8"
      case 4'1000
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_sample { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
            assign \sda_o_fsm_next 1'1
          case 4'1---
        end
      attribute \amaranth.decoding ""
      case
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:86"
  wire width 1 \sda_o_fsm_next_ce
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:336"
  wire width 1 $66
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:336"
  cell $eq $67
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bitno
    connect \B 3'111
    connect \Y $66
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:337"
  wire width 1 $68
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:337"
  cell $eq $69
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \shreg_i [7:1]
    connect \B \address
    connect \Y $68
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:355"
  wire width 1 $70
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:355"
  cell $not $71
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \shreg_i [0]
    connect \Y $70
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:394"
  wire width 1 $72
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:394"
  cell $not $73
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scl_i
    connect \Y $72
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:416"
  wire width 1 $74
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:416"
  cell $not $75
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scl_i
    connect \Y $74
  end
  process $group_10
    assign \sda_o_fsm_next_ce 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "START/1"
      case 4'0001
      attribute \amaranth.decoding "ADDR-SHIFT/2"
      case 4'0010
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_setup { \bus_sample { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
          case 4'1---
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch $66
              case 1'1
                attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
                switch $68
                  case 1'1
                    assign \sda_o_fsm_next_ce 1'1
                  case
                end
            end
        end
      attribute \amaranth.decoding "ADDR-ACK/3"
      case 4'0011
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_sample { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch $70
              case 1'1
                assign \sda_o_fsm_next_ce 1'1
            end
          case 4'1---
        end
      attribute \amaranth.decoding "WRITE-SHIFT/4"
      case 4'0100
      attribute \amaranth.decoding "WRITE-ACK/5"
      case 4'0101
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { $72 { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
            assign \sda_o_fsm_next_ce 1'1
          case 4'1---
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch \ack_o
              case 1'1
                assign \sda_o_fsm_next_ce 1'1
            end
        end
      attribute \amaranth.decoding "READ-STRETCH/6"
      case 4'0110
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \busy { \bus_start \bus_stop } }
          case 3'--1
          case 3'-1-
          case 3'1--
          case
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch $74
              case 1'1
                assign \sda_o_fsm_next_ce 1'1
            end
        end
      attribute \amaranth.decoding "READ-SHIFT/7"
      case 4'0111
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_sample { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
            assign \sda_o_fsm_next_ce 1'1
          case 4'1---
        end
      attribute \amaranth.decoding "READ-ACK/8"
      case 4'1000
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_sample { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
            assign \sda_o_fsm_next_ce 1'1
          case 4'1---
        end
      attribute \amaranth.decoding ""
      case
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:294"
  wire width 1 \stop
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:394"
  wire width 1 $76
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:394"
  cell $not $77
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scl_i
    connect \Y $76
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:450"
  wire width 1 $78
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:450"
  cell $not $79
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sda_i
    connect \Y $78
  end
  process $group_11
    assign \stop 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "START/1"
      case 4'0001
      attribute \amaranth.decoding "ADDR-SHIFT/2"
      case 4'0010
      attribute \amaranth.decoding "ADDR-ACK/3"
      case 4'0011
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_sample { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
            assign \stop 1'1
          case 4'--1-
          case 4'-1--
          case 4'1---
        end
      attribute \amaranth.decoding "WRITE-SHIFT/4"
      case 4'0100
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_setup { \bus_sample { \bus_start \bus_stop } } }
          case 4'---1
            assign \stop 1'1
          case 4'--1-
          case 4'-1--
          case 4'1---
        end
      attribute \amaranth.decoding "WRITE-ACK/5"
      case 4'0101
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { $76 { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
            assign \stop 1'1
          case 4'--1-
          case 4'-1--
          case 4'1---
        end
      attribute \amaranth.decoding "READ-STRETCH/6"
      case 4'0110
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \busy { \bus_start \bus_stop } }
          case 3'--1
            assign \stop 1'1
          case 3'-1-
          case 3'1--
          case
        end
      attribute \amaranth.decoding "READ-SHIFT/7"
      case 4'0111
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_sample { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
            assign \stop 1'1
          case 4'--1-
          case 4'-1--
          case 4'1---
        end
      attribute \amaranth.decoding "READ-ACK/8"
      case 4'1000
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_sample { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
            assign \stop 1'1
          case 4'--1-
          case 4'-1--
          case 4'1---
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch $78
              case 1'1
              case
                assign \stop 1'1
            end
        end
      attribute \amaranth.decoding ""
      case
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:295"
  wire width 1 \restart
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:394"
  wire width 1 $80
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:394"
  cell $not $81
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scl_i
    connect \Y $80
  end
  process $group_12
    assign \restart 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "START/1"
      case 4'0001
      attribute \amaranth.decoding "ADDR-SHIFT/2"
      case 4'0010
      attribute \amaranth.decoding "ADDR-ACK/3"
      case 4'0011
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_sample { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
            assign \restart 1'1
          case 4'-1--
          case 4'1---
        end
      attribute \amaranth.decoding "WRITE-SHIFT/4"
      case 4'0100
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_setup { \bus_sample { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
            assign \restart 1'1
          case 4'-1--
          case 4'1---
        end
      attribute \amaranth.decoding "WRITE-ACK/5"
      case 4'0101
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { $80 { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
            assign \restart 1'1
          case 4'-1--
          case 4'1---
        end
      attribute \amaranth.decoding "READ-STRETCH/6"
      case 4'0110
      attribute \amaranth.decoding "READ-SHIFT/7"
      case 4'0111
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_sample { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
            assign \restart 1'1
          case 4'-1--
          case 4'1---
        end
      attribute \amaranth.decoding "READ-ACK/8"
      case 4'1000
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_sample { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
            assign \restart 1'1
          case 4'-1--
          case 4'1---
        end
      attribute \amaranth.decoding ""
      case
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:84"
  wire width 8 \shreg_o_fsm_next
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:433"
  wire width 9 $82
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:433"
  wire width 9 $83
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:433"
  cell $sshl $84
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 9
    connect \A \shreg_o
    connect \B 1'1
    connect \Y $83
  end
  connect $82 $83
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:450"
  wire width 1 $85
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:450"
  cell $not $86
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sda_i
    connect \Y $85
  end
  process $group_13
    assign \shreg_o_fsm_next 8'00000000
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "START/1"
      case 4'0001
      attribute \amaranth.decoding "ADDR-SHIFT/2"
      case 4'0010
      attribute \amaranth.decoding "ADDR-ACK/3"
      case 4'0011
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_sample { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
          case 4'1---
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch \shreg_i [0]
              case 1'1
                assign \shreg_o_fsm_next \data_o
            end
        end
      attribute \amaranth.decoding "WRITE-SHIFT/4"
      case 4'0100
      attribute \amaranth.decoding "WRITE-ACK/5"
      case 4'0101
      attribute \amaranth.decoding "READ-STRETCH/6"
      case 4'0110
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch \busy
          case 1'1
            assign \shreg_o_fsm_next \data_o
        end
      attribute \amaranth.decoding "READ-SHIFT/7"
      case 4'0111
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_sample { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
          case 4'1---
            assign \shreg_o_fsm_next $82 [7:0]
        end
      attribute \amaranth.decoding "READ-ACK/8"
      case 4'1000
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_sample { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
          case 4'1---
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch $85
              case 1'1
                assign \shreg_o_fsm_next \data_o
              case
            end
        end
      attribute \amaranth.decoding ""
      case
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:86"
  wire width 1 \shreg_o_fsm_next_ce
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:450"
  wire width 1 $87
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:450"
  cell $not $88
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sda_i
    connect \Y $87
  end
  process $group_14
    assign \shreg_o_fsm_next_ce 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "START/1"
      case 4'0001
      attribute \amaranth.decoding "ADDR-SHIFT/2"
      case 4'0010
      attribute \amaranth.decoding "ADDR-ACK/3"
      case 4'0011
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_sample { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
          case 4'1---
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch \shreg_i [0]
              case 1'1
                assign \shreg_o_fsm_next_ce 1'1
            end
        end
      attribute \amaranth.decoding "WRITE-SHIFT/4"
      case 4'0100
      attribute \amaranth.decoding "WRITE-ACK/5"
      case 4'0101
      attribute \amaranth.decoding "READ-STRETCH/6"
      case 4'0110
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch \busy
          case 1'1
            assign \shreg_o_fsm_next_ce 1'1
        end
      attribute \amaranth.decoding "READ-SHIFT/7"
      case 4'0111
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_sample { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
          case 4'1---
            assign \shreg_o_fsm_next_ce 1'1
        end
      attribute \amaranth.decoding "READ-ACK/8"
      case 4'1000
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_sample { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
          case 4'1---
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch $87
              case 1'1
                assign \shreg_o_fsm_next_ce 1'1
              case
            end
        end
      attribute \amaranth.decoding ""
      case
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:84"
  wire width 8 \data_i_fsm_next
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:377"
  wire width 1 $89
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:377"
  cell $eq $90
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bitno
    connect \B 3'111
    connect \Y $89
  end
  process $group_15
    assign \data_i_fsm_next 8'00000000
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "START/1"
      case 4'0001
      attribute \amaranth.decoding "ADDR-SHIFT/2"
      case 4'0010
      attribute \amaranth.decoding "ADDR-ACK/3"
      case 4'0011
      attribute \amaranth.decoding "WRITE-SHIFT/4"
      case 4'0100
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_setup { \bus_sample { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
          case 4'1---
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch $89
              case 1'1
                assign \data_i_fsm_next \shreg_i
            end
        end
      attribute \amaranth.decoding "WRITE-ACK/5"
      case 4'0101
      attribute \amaranth.decoding "READ-STRETCH/6"
      case 4'0110
      attribute \amaranth.decoding "READ-SHIFT/7"
      case 4'0111
      attribute \amaranth.decoding "READ-ACK/8"
      case 4'1000
      attribute \amaranth.decoding ""
      case
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:86"
  wire width 1 \data_i_fsm_next_ce
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:377"
  wire width 1 $91
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:377"
  cell $eq $92
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bitno
    connect \B 3'111
    connect \Y $91
  end
  process $group_16
    assign \data_i_fsm_next_ce 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "START/1"
      case 4'0001
      attribute \amaranth.decoding "ADDR-SHIFT/2"
      case 4'0010
      attribute \amaranth.decoding "ADDR-ACK/3"
      case 4'0011
      attribute \amaranth.decoding "WRITE-SHIFT/4"
      case 4'0100
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \bus_setup { \bus_sample { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
          case 4'1---
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch $91
              case 1'1
                assign \data_i_fsm_next_ce 1'1
            end
        end
      attribute \amaranth.decoding "WRITE-ACK/5"
      case 4'0101
      attribute \amaranth.decoding "READ-STRETCH/6"
      case 4'0110
      attribute \amaranth.decoding "READ-SHIFT/7"
      case 4'0111
      attribute \amaranth.decoding "READ-ACK/8"
      case 4'1000
      attribute \amaranth.decoding ""
      case
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:84"
  wire width 1 \scl_o_fsm_next
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:394"
  wire width 1 $93
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:394"
  cell $not $94
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scl_i
    connect \Y $93
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:395"
  wire width 1 $95
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:395"
  cell $not $96
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy
    connect \Y $95
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:412"
  wire width 1 $97
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:412"
  cell $not $98
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scl_i
    connect \Y $97
  end
  process $group_17
    assign \scl_o_fsm_next 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "START/1"
      case 4'0001
      attribute \amaranth.decoding "ADDR-SHIFT/2"
      case 4'0010
      attribute \amaranth.decoding "ADDR-ACK/3"
      case 4'0011
      attribute \amaranth.decoding "WRITE-SHIFT/4"
      case 4'0100
      attribute \amaranth.decoding "WRITE-ACK/5"
      case 4'0101
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { $93 { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
          case 4'1---
            assign \scl_o_fsm_next $95
        end
      attribute \amaranth.decoding "READ-STRETCH/6"
      case 4'0110
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \busy { \bus_start \bus_stop } }
          case 3'--1
          case 3'-1-
          case 3'1--
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch $97
              case 1'1
                assign \scl_o_fsm_next 1'0
            end
          case
            assign \scl_o_fsm_next 1'1
        end
      attribute \amaranth.decoding "READ-SHIFT/7"
      case 4'0111
      attribute \amaranth.decoding "READ-ACK/8"
      case 4'1000
      attribute \amaranth.decoding ""
      case
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:86"
  wire width 1 \scl_o_fsm_next_ce
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:394"
  wire width 1 $99
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:394"
  cell $not $100
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scl_i
    connect \Y $99
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:412"
  wire width 1 $101
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:412"
  cell $not $102
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scl_i
    connect \Y $101
  end
  process $group_18
    assign \scl_o_fsm_next_ce 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "START/1"
      case 4'0001
      attribute \amaranth.decoding "ADDR-SHIFT/2"
      case 4'0010
      attribute \amaranth.decoding "ADDR-ACK/3"
      case 4'0011
      attribute \amaranth.decoding "WRITE-SHIFT/4"
      case 4'0100
      attribute \amaranth.decoding "WRITE-ACK/5"
      case 4'0101
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { $99 { \bus_setup { \bus_start \bus_stop } } }
          case 4'---1
          case 4'--1-
          case 4'-1--
          case 4'1---
            assign \scl_o_fsm_next_ce 1'1
        end
      attribute \amaranth.decoding "READ-STRETCH/6"
      case 4'0110
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { \busy { \bus_start \bus_stop } }
          case 3'--1
          case 3'-1-
          case 3'1--
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch $101
              case 1'1
                assign \scl_o_fsm_next_ce 1'1
            end
          case
            assign \scl_o_fsm_next_ce 1'1
        end
      attribute \amaranth.decoding "READ-SHIFT/7"
      case 4'0111
      attribute \amaranth.decoding "READ-ACK/8"
      case 4'1000
      attribute \amaranth.decoding ""
      case
    end
  end
  process $group_19
    assign \state$next \state
    assign \state$next \next_state
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \state$next 4'0000
    end
  end
  process $group_20
    assign \bitno$next \bitno
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch \bitno_fsm_next_ce
      case 1'1
        assign \bitno$next \bitno_fsm_next
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \bitno$next 3'000
    end
  end
  process $group_21
    assign \shreg_i$next \shreg_i
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch \shreg_i_fsm_next_ce
      case 1'1
        assign \shreg_i$next \shreg_i_fsm_next
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \shreg_i$next 8'00000000
    end
  end
  process $group_22
    assign \sda_o$next \sda_o
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch \sda_o_fsm_next_ce
      case 1'1
        assign \sda_o$next \sda_o_fsm_next
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \sda_o$next 1'1
    end
  end
  process $group_23
    assign \shreg_o$next \shreg_o
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch \shreg_o_fsm_next_ce
      case 1'1
        assign \shreg_o$next \shreg_o_fsm_next
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \shreg_o$next 8'00000000
    end
  end
  process $group_24
    assign \data_i$next \data_i
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch \data_i_fsm_next_ce
      case 1'1
        assign \data_i$next \data_i_fsm_next
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \data_i$next 8'00000000
    end
  end
  process $group_25
    assign \scl_o$next \scl_o
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch \scl_o_fsm_next_ce
      case 1'1
        assign \scl_o$next \scl_o_fsm_next
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \scl_o$next 1'1
    end
  end
  cell $dff $103
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \is_el$next
    connect \Q \is_el
  end
  cell $dff $104
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \state$next
    connect \Q \state
  end
  cell $dff $105
    parameter \CLK_POLARITY 1
    parameter \WIDTH 3
    connect \CLK \clk
    connect \D \bitno$next
    connect \Q \bitno
  end
  cell $dff $106
    parameter \CLK_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D \shreg_i$next
    connect \Q \shreg_i
  end
  cell $dff $107
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \sda_o$next
    connect \Q \sda_o
  end
  cell $dff $108
    parameter \CLK_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D \shreg_o$next
    connect \Q \shreg_o
  end
  cell $dff $109
    parameter \CLK_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D \data_i$next
    connect \Q \data_i
  end
  cell $dff $110
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \scl_o$next
    connect \Q \scl_o
  end
  connect \busy 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.i2c_target"
module \i2c_target
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:291"
  wire width 7 input 0 \address
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:296"
  wire width 1 output 1 \write
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:299"
  wire width 1 output 2 \read
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 3 \i2c_0__scl__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 4 \i2c_0__scl__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 5 \i2c_0__sda__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 6 \i2c_0__sda__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 7 \rst
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 8 \clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 9 \i2c_0__scl__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 10 \i2c_0__sda__i
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:293"
  wire width 1 output 11 \start
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:300"
  wire width 8 input 12 \data_o
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:298"
  wire width 1 input 13 \ack_o
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:297"
  wire width 8 output 14 \data_i
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:21"
  wire width 1 \bus_scl_o
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:23"
  wire width 1 \bus_sda_o
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:25"
  wire width 1 \bus_bus_sample
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:20"
  wire width 1 \bus_scl_i
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:26"
  wire width 1 \bus_bus_setup
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:27"
  wire width 1 \bus_bus_start
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:22"
  wire width 1 \bus_sda_i
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:28"
  wire width 1 \bus_bus_stop
  cell \bus \bus
    connect \i2c_0__scl__o \i2c_0__scl__o
    connect \i2c_0__scl__oe \i2c_0__scl__oe
    connect \scl_o \bus_scl_o
    connect \i2c_0__sda__o \i2c_0__sda__o
    connect \i2c_0__sda__oe \i2c_0__sda__oe
    connect \sda_o \bus_sda_o
    connect \bus_sample \bus_bus_sample
    connect \scl_i \bus_scl_i
    connect \bus_setup \bus_bus_setup
    connect \bus_start \bus_bus_start
    connect \sda_i \bus_sda_i
    connect \bus_stop \bus_bus_stop
    connect \rst \rst
    connect \clk \clk
    connect \i2c_0__scl__i \i2c_0__scl__i
    connect \i2c_0__sda__i \i2c_0__sda__i
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:141"
  wire width 1 \fsm_is_el
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:141"
  wire width 1 \fsm_is_el$1
  cell \fsm \fsm
    connect \address \address
    connect \is_el \fsm_is_el
    connect \is_el$1 \fsm_is_el$1
    connect \scl_o \bus_scl_o
    connect \sda_o \bus_sda_o
    connect \bus_sample \bus_bus_sample
    connect \scl_i \bus_scl_i
    connect \bus_setup \bus_bus_setup
    connect \bus_start \bus_bus_start
    connect \sda_i \bus_sda_i
    connect \bus_stop \bus_bus_stop
    connect \rst \rst
    connect \clk \clk
    connect \start \start
    connect \data_o \data_o
    connect \ack_o \ack_o
    connect \data_i \data_i
  end
  process $group_0
    assign \write 1'0
    assign \write \fsm_is_el
  end
  process $group_1
    assign \read 1'0
    assign \read \fsm_is_el$1
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.registers"
module \registers
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:296"
  wire width 1 input 0 \write
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:299"
  wire width 1 input 1 \read
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 2 \rst
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 3 \clk
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:293"
  wire width 1 input 4 \start
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:300"
  wire width 8 output 5 \data_o
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:298"
  wire width 1 output 6 \ack_o
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:297"
  wire width 8 input 7 \data_i
  attribute \init 1'1
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:171"
  wire width 1 output 8 $signal
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:171"
  wire width 1 $signal$next
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:55"
  wire width 8 $1
  attribute \init 1'0
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:55"
  wire width 1 \reg_data
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:55"
  wire width 1 \reg_data$next
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:55"
  cell $pos $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \reg_data
    connect \Y $1
  end
  process $group_0
    assign \data_o 8'00000000
    assign \data_o $1
  end
  attribute \init 1'0
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:53"
  wire width 1 \latch_addr
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:53"
  wire width 1 \latch_addr$next
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:63"
  wire width 1 $3
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:63"
  cell $not $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \latch_addr
    connect \Y $3
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:60"
  wire width 1 $5
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:60"
  cell $lt $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_i
    connect \B 1'1
    connect \Y $5
  end
  process $group_1
    assign \ack_o 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch \write
      case 1'1
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch { $3 \latch_addr }
          case 2'-1
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch $5
              case 1'1
                assign \ack_o 1'1
            end
          case 2'1-
            assign \ack_o 1'1
        end
    end
  end
  process $group_2
    assign \latch_addr$next \latch_addr
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch \start
      case 1'1
        assign \latch_addr$next 1'1
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch \write
      case 1'1
        assign \latch_addr$next 1'0
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \latch_addr$next 1'0
    end
  end
  attribute \init 1'0
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:54"
  wire width 1 \reg_addr
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:54"
  wire width 1 \reg_addr$next
  process $group_3
    assign \reg_addr$next \reg_addr
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch \write
      case 1'1
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch \latch_addr
          case 1'1
            assign \reg_addr$next \data_i [0]
          case
        end
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \reg_addr$next 1'0
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:83"
  wire width 1 $7
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:83"
  cell $sshr $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \reg_data
    connect \B 4'1000
    connect \Y $7
  end
  process $group_4
    assign \reg_data$next \reg_data
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch \write
      case 1'1
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch \latch_addr
          case 1'1
            attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:76"
            switch \data_i
              case 8'--------
                assign \reg_data$next $signal
            end
          case
            assign \reg_data$next { \reg_data \data_i } [0]
        end
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch \read
      case 1'1
        assign \reg_data$next $7
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \reg_data$next 1'0
    end
  end
  process $group_5
    assign $signal$next $signal
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch \write
      case 1'1
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch \latch_addr
          case 1'1
          case
            attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/registers.py:79"
            switch \reg_addr
              case 1'-
                assign $signal$next { \reg_data \data_i } [0]
            end
        end
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign $signal$next 1'1
    end
  end
  cell $dff $9
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \latch_addr$next
    connect \Q \latch_addr
  end
  cell $dff $10
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \reg_addr$next
    connect \Q \reg_addr
  end
  cell $dff $11
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \reg_data$next
    connect \Q \reg_data
  end
  cell $dff $12
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $signal$next
    connect \Q $signal
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.fx2_crossbar.bus"
module \bus$1
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:267"
  wire width 4 output 2 \flag
  attribute \init 4'0000
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:283"
  wire width 4 output 3 \nrdy_o
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:283"
  wire width 4 \nrdy_o$next
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:21"
  wire width 8 input 4 \o
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:268"
  wire width 2 input 5 \addr
  attribute \init 2'00
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:275"
  wire width 2 output 6 \addr_p
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:275"
  wire width 2 \addr_p$next
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:25"
  wire width 8 output 7 \i
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:272"
  wire width 1 input 8 \slwr
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:273"
  wire width 1 input 9 \pend
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:282"
  wire width 4 input 10 \nrdy_i
  attribute \init 1'0
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:276"
  wire width 1 output 11 \slrd_p
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:276"
  wire width 1 \slrd_p$next
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 12 \fx2_0__flag__i_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 4 input 13 \fx2_0__flag__i1
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 14 \fx2_0__fifoadr__o_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 2 output 15 \fx2_0__fifoadr__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 16 \fx2_0__fd__o_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 17 \fx2_0__fd__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:23"
  wire width 1 input 18 \oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 8 output 19 \fx2_0__fd__o0
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 8 output 20 \fx2_0__fd__o1
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 21 \fx2_0__fd__i_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 8 input 22 \fx2_0__fd__i1
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 23 \fx2_0__sloe__o_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 24 \fx2_0__sloe__o
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:270"
  wire width 1 input 25 \sloe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 26 \fx2_0__slrd__o_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 27 \fx2_0__slrd__o
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:271"
  wire width 1 input 28 \slrd
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 29 \fx2_0__slwr__o_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 30 \fx2_0__slwr__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 31 \fx2_0__pktend__o_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 32 \fx2_0__pktend__o
  process $group_0
    assign \fx2_0__flag__i_clk 1'0
    assign \fx2_0__flag__i_clk \clk
  end
  process $group_1
    assign \flag 4'0000
    assign \flag \fx2_0__flag__i1
  end
  process $group_2
    assign \fx2_0__fifoadr__o_clk 1'0
    assign \fx2_0__fifoadr__o_clk \clk
  end
  process $group_3
    assign \fx2_0__fifoadr__o 2'00
    assign \fx2_0__fifoadr__o \addr
  end
  process $group_4
    assign \fx2_0__fd__o_clk 1'0
    assign \fx2_0__fd__o_clk \clk
  end
  process $group_5
    assign \fx2_0__fd__oe 1'0
    assign \fx2_0__fd__oe \oe
  end
  process $group_6
    assign \fx2_0__fd__o0 8'00000000
    assign \fx2_0__fd__o0 \o
  end
  process $group_7
    assign \fx2_0__fd__o1 8'00000000
    assign \fx2_0__fd__o1 \o
  end
  process $group_8
    assign \fx2_0__fd__i_clk 1'0
    assign \fx2_0__fd__i_clk \clk
  end
  process $group_9
    assign \i 8'00000000
    assign \i \fx2_0__fd__i1
  end
  process $group_10
    assign \fx2_0__sloe__o_clk 1'0
    assign \fx2_0__sloe__o_clk \clk
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:309"
  wire width 1 $1
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:309"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \sloe
    connect \Y $1
  end
  process $group_11
    assign \fx2_0__sloe__o 1'0
    assign \fx2_0__sloe__o $1
  end
  process $group_12
    assign \fx2_0__slrd__o_clk 1'0
    assign \fx2_0__slrd__o_clk \clk
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:311"
  wire width 1 $3
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:311"
  cell $not $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \slrd
    connect \Y $3
  end
  process $group_13
    assign \fx2_0__slrd__o 1'0
    assign \fx2_0__slrd__o $3
  end
  process $group_14
    assign \fx2_0__slwr__o_clk 1'0
    assign \fx2_0__slwr__o_clk \clk
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:313"
  wire width 1 $5
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:313"
  cell $not $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \slwr
    connect \Y $5
  end
  process $group_15
    assign \fx2_0__slwr__o 1'0
    assign \fx2_0__slwr__o $5
  end
  process $group_16
    assign \fx2_0__pktend__o_clk 1'0
    assign \fx2_0__pktend__o_clk \clk
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:315"
  wire width 1 $7
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:315"
  cell $not $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pend
    connect \Y $7
  end
  process $group_17
    assign \fx2_0__pktend__o 1'0
    assign \fx2_0__pktend__o $7
  end
  attribute \init 2'00
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:319"
  wire width 2 \addr_r
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:319"
  wire width 2 \addr_r$next
  process $group_18
    assign \addr_r$next \addr_r
    assign \addr_r$next \addr
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \addr_r$next 2'00
    end
  end
  process $group_19
    assign \addr_p$next \addr_p
    assign \addr_p$next \addr_r
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \addr_p$next 2'00
    end
  end
  attribute \init 1'0
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:320"
  wire width 1 \slrd_r
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:320"
  wire width 1 \slrd_r$next
  process $group_20
    assign \slrd_r$next \slrd_r
    assign \slrd_r$next \slrd
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \slrd_r$next 1'0
    end
  end
  process $group_21
    assign \slrd_p$next \slrd_p
    assign \slrd_p$next \slrd_r
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \slrd_p$next 1'0
    end
  end
  attribute \init 4'0000
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:321"
  wire width 4 \nrdy_r
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:321"
  wire width 4 \nrdy_r$next
  process $group_22
    assign \nrdy_r$next \nrdy_r
    assign \nrdy_r$next \nrdy_i
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \nrdy_r$next 4'0000
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:328"
  wire width 4 $9
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:328"
  cell $or $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \nrdy_r
    connect \B \nrdy_i
    connect \Y $9
  end
  process $group_23
    assign \nrdy_o$next \nrdy_o
    assign \nrdy_o$next $9
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \nrdy_o$next 4'0000
    end
  end
  cell $dff $11
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D \addr_r$next
    connect \Q \addr_r
  end
  cell $dff $12
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D \addr_p$next
    connect \Q \addr_p
  end
  cell $dff $13
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \slrd_r$next
    connect \Q \slrd_r
  end
  cell $dff $14
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \slrd_p$next
    connect \Q \slrd_p
  end
  cell $dff $15
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \nrdy_r$next
    connect \Q \nrdy_r
  end
  cell $dff $16
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \nrdy_o$next
    connect \Q \nrdy_o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.fx2_crossbar.in_fifo_0.inner.unbuffered"
module \unbuffered
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/decorators.py:20"
  wire width 1 input 2 \reset
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:78"
  wire width 8 input 3 \w_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 input 4 \w_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 output 5 \w_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:83"
  wire width 8 output 6 \r_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 input 7 \r_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 output 8 \r_rdy
  attribute \init 9'000000000
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:122"
  wire width 9 output 9 \level
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:122"
  wire width 9 \level$next
  memory width 8 size 511 \storage
  cell $meminit $1
    parameter \MEMID "\\storage"
    parameter \ABITS 9
    parameter \WIDTH 8
    parameter \WORDS 511
    parameter \PRIORITY 0
    connect \ADDR 9'000000000
    connect \DATA 4088'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:144"
  wire width 1 \storage_w_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:144"
  wire width 9 \storage_w_addr
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:144"
  wire width 8 \storage_w_data
  cell $memwr \w_port
    parameter \MEMID "\\storage"
    parameter \ABITS 9
    parameter \WIDTH 8
    parameter \CLK_ENABLE 1
    parameter \CLK_POLARITY 1
    parameter \PRIORITY 0
    connect \CLK \clk
    connect \EN { { \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en } }
    connect \ADDR \storage_w_addr
    connect \DATA \storage_w_data
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:146"
  wire width 1 \storage_r_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:146"
  wire width 9 \storage_r_addr
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:146"
  wire width 8 \storage_r_data
  cell $memrd \r_port
    parameter \MEMID "\\storage"
    parameter \ABITS 9
    parameter \WIDTH 8
    parameter \CLK_ENABLE 1
    parameter \CLK_POLARITY 1
    parameter \TRANSPARENT 0
    connect \CLK \clk
    connect \EN \storage_r_en
    connect \ADDR \storage_r_addr
    connect \DATA \storage_r_data
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:134"
  wire width 1 $2
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:134"
  cell $ne $3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \level
    connect \B 9'111111111
    connect \Y $2
  end
  process $group_0
    assign \w_rdy 1'0
    assign \w_rdy $2
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:135"
  wire width 1 $4
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:135"
  cell $ne $5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \level
    connect \B 1'0
    connect \Y $4
  end
  process $group_1
    assign \r_rdy 1'0
    assign \r_rdy $4
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:81"
  wire width 9 \w_level
  process $group_2
    assign \w_level 9'000000000
    assign \w_level \level
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:86"
  wire width 9 \r_level
  process $group_3
    assign \r_level 9'000000000
    assign \r_level \level
  end
  attribute \init 9'000000000
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:147"
  wire width 9 \produce
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:147"
  wire width 9 \produce$next
  process $group_4
    assign \storage_w_addr 9'000000000
    assign \storage_w_addr \produce
  end
  process $group_5
    assign \storage_w_data 8'00000000
    assign \storage_w_data \w_data
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:153"
  wire width 1 $6
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:153"
  cell $and $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_en
    connect \B \w_rdy
    connect \Y $6
  end
  process $group_6
    assign \storage_w_en 1'0
    assign \storage_w_en $6
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:141"
  wire width 1 $8
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:141"
  cell $and $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $8
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  wire width 10 $10
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  wire width 10 $11
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  cell $add $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 10
    connect \A \produce
    connect \B 1'1
    connect \Y $11
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  wire width 10 $13
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  wire width 1 $14
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  cell $eq $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \produce
    connect \B 9'111111110
    connect \Y $14
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  cell $mux $16
    parameter \WIDTH 10
    connect \A $11
    connect \B 10'0000000000
    connect \S $14
    connect \Y $13
  end
  connect $10 $13
  process $group_7
    assign \produce$next \produce
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:155"
    switch { $8 }
      attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:155"
      case 1'1
        assign \produce$next $10 [8:0]
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:259"
    switch \reset
      case 1'1
        assign \produce$next 9'000000000
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \produce$next 9'000000000
    end
  end
  attribute \init 9'000000000
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:148"
  wire width 9 \consume
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:148"
  wire width 9 \consume$next
  process $group_8
    assign \storage_r_addr 9'000000000
    assign \storage_r_addr \consume
  end
  process $group_9
    assign \r_data 8'00000000
    assign \r_data \storage_r_data
  end
  process $group_10
    assign \storage_r_en 1'1
    assign \storage_r_en \r_en
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:140"
  wire width 1 $17
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:140"
  cell $and $18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $17
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  wire width 10 $19
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  wire width 10 $20
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  cell $add $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 10
    connect \A \consume
    connect \B 1'1
    connect \Y $20
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  wire width 10 $22
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  wire width 1 $23
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  cell $eq $24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \consume
    connect \B 9'111111110
    connect \Y $23
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  cell $mux $25
    parameter \WIDTH 10
    connect \A $20
    connect \B 10'0000000000
    connect \S $23
    connect \Y $22
  end
  connect $19 $22
  process $group_11
    assign \consume$next \consume
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:164"
    switch { $17 }
      attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:164"
      case 1'1
        assign \consume$next $19 [8:0]
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:259"
    switch \reset
      case 1'1
        assign \consume$next 9'000000000
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \consume$next 9'000000000
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:141"
  wire width 1 $26
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:141"
  cell $and $27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $26
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:167"
  wire width 1 $28
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:140"
  wire width 1 $29
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:140"
  cell $and $30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $29
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:167"
  cell $not $31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $29
    connect \Y $28
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:167"
  wire width 1 $32
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:167"
  cell $and $33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $26
    connect \B $28
    connect \Y $32
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:168"
  wire width 10 $34
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:168"
  wire width 10 $35
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:168"
  cell $add $36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 10
    connect \A \level
    connect \B 1'1
    connect \Y $35
  end
  connect $34 $35
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:140"
  wire width 1 $37
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:140"
  cell $and $38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $37
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:169"
  wire width 1 $39
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:141"
  wire width 1 $40
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:141"
  cell $and $41
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $40
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:169"
  cell $not $42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $40
    connect \Y $39
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:169"
  wire width 1 $43
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:169"
  cell $and $44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $37
    connect \B $39
    connect \Y $43
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:170"
  wire width 10 $45
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:170"
  wire width 10 $46
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:170"
  cell $sub $47
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 10
    connect \A \level
    connect \B 1'1
    connect \Y $46
  end
  connect $45 $46
  process $group_12
    assign \level$next \level
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:167"
    switch { $32 }
      attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:167"
      case 1'1
        assign \level$next $34 [8:0]
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:169"
    switch { $43 }
      attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:169"
      case 1'1
        assign \level$next $45 [8:0]
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:259"
    switch \reset
      case 1'1
        assign \level$next 9'000000000
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \level$next 9'000000000
    end
  end
  cell $dff $48
    parameter \CLK_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \clk
    connect \D \produce$next
    connect \Q \produce
  end
  cell $dff $49
    parameter \CLK_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \clk
    connect \D \consume$next
    connect \Q \consume
  end
  cell $dff $50
    parameter \CLK_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \clk
    connect \D \level$next
    connect \Q \level
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.fx2_crossbar.in_fifo_0.inner"
module \inner
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 1 \clk
  attribute \init 1'0
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 output 2 \r_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 \r_rdy$next
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:83"
  wire width 8 output 3 \r_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 input 4 \r_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/decorators.py:20"
  wire width 1 input 5 \reset
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:78"
  wire width 8 input 6 \w_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 input 7 \w_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 output 8 \w_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:78"
  wire width 8 \unbuffered_w_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 \unbuffered_w_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 \unbuffered_w_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:83"
  wire width 8 \unbuffered_r_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 \unbuffered_r_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 \unbuffered_r_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:122"
  wire width 9 \unbuffered_level
  cell \unbuffered \unbuffered
    connect \rst \rst
    connect \clk \clk
    connect \reset \reset
    connect \w_data \unbuffered_w_data
    connect \w_en \unbuffered_w_en
    connect \w_rdy \unbuffered_w_rdy
    connect \r_data \unbuffered_r_data
    connect \r_en \unbuffered_r_en
    connect \r_rdy \unbuffered_r_rdy
    connect \level \unbuffered_level
  end
  process $group_0
    assign \unbuffered_w_data 8'00000000
    assign \unbuffered_w_data \w_data
  end
  process $group_1
    assign \unbuffered_w_en 1'0
    assign \unbuffered_w_en \w_en
  end
  process $group_2
    assign \w_rdy 1'0
    assign \w_rdy \unbuffered_w_rdy
  end
  process $group_3
    assign \r_data 8'00000000
    assign \r_data \unbuffered_r_data
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:250"
  wire width 1 $1
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:250"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $1
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:250"
  wire width 1 $3
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:250"
  cell $or $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $1
    connect \B \r_en
    connect \Y $3
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:250"
  wire width 1 $5
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:250"
  cell $and $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \unbuffered_r_rdy
    connect \B $3
    connect \Y $5
  end
  process $group_4
    assign \unbuffered_r_en 1'0
    assign \unbuffered_r_en $5
  end
  process $group_5
    assign \r_rdy$next \r_rdy
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:252"
    switch { \r_en \unbuffered_r_en }
      attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:252"
      case 2'-1
        assign \r_rdy$next 1'1
      attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:254"
      case 2'1-
        assign \r_rdy$next 1'0
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:259"
    switch \reset
      case 1'1
        assign \r_rdy$next 1'0
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \r_rdy$next 1'0
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:226"
  wire width 10 \level
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:258"
  wire width 10 $7
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:258"
  cell $add $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 10
    connect \A \unbuffered_level
    connect \B \r_rdy
    connect \Y $7
  end
  process $group_6
    assign \level 10'0000000000
    assign \level $7
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:81"
  wire width 10 \w_level
  process $group_7
    assign \w_level 10'0000000000
    assign \w_level \level
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:86"
  wire width 10 \r_level
  process $group_8
    assign \r_level 10'0000000000
    assign \r_level \level
  end
  cell $dff $9
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \r_rdy$next
    connect \Q \r_rdy
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.fx2_crossbar.in_fifo_0"
module \in_fifo_0
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:171"
  wire width 1 input 2 $signal
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 output 3 \r_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:228"
  wire width 1 output 4 \pending
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:83"
  wire width 8 output 5 \r_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 input 6 \r_en
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:229"
  wire width 1 input 7 \flushed
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:227"
  wire width 1 output 8 \complete
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:78"
  wire width 8 input 9 \w_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 input 10 \w_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 output 11 \w_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/decorators.py:20"
  wire width 1 \inner_reset
  cell \inner \inner
    connect \rst \rst
    connect \clk \clk
    connect \r_rdy \r_rdy
    connect \r_data \r_data
    connect \r_en \r_en
    connect \reset \inner_reset
    connect \w_data \w_data
    connect \w_en \w_en
    connect \w_rdy \w_rdy
  end
  attribute \init 10'0000000000
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:226"
  wire width 10 \queued
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:226"
  wire width 10 \queued$next
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:239"
  wire width 1 $1
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:239"
  cell $and $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $1
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:240"
  wire width 11 $3
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:240"
  wire width 11 $4
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:240"
  cell $add $5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A \queued
    connect \B 1'1
    connect \Y $4
  end
  connect $3 $4
  process $group_0
    assign \queued$next \queued
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch { $1 \flushed }
      case 2'-1
        assign \queued$next 10'0000000000
      case 2'1-
        assign \queued$next $3 [9:0]
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:259"
    switch \inner_reset
      case 1'1
        assign \queued$next 10'0000000000
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \queued$next 10'0000000000
    end
  end
  attribute \init 1'0
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:231"
  wire width 1 \_pending
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:231"
  wire width 1 \_pending$next
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:239"
  wire width 1 $6
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:239"
  cell $and $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $6
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:236"
  wire width 1 $8
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:236"
  cell $lt $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \queued
    connect \B 10'1000000000
    connect \Y $8
  end
  process $group_1
    assign \_pending$next \_pending
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch { $6 \flushed }
      case 2'-1
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch $8
          case 1'1
            assign \_pending$next 1'0
        end
      case 2'1-
        assign \_pending$next 1'1
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:259"
    switch \inner_reset
      case 1'1
        assign \_pending$next 1'0
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \_pending$next 1'0
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:245"
  wire width 1 $10
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:245"
  cell $ge $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \queued
    connect \B 10'1000000000
    connect \Y $10
  end
  process $group_2
    assign \complete 1'0
    assign \complete $10
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:215"
  wire width 1 \flush
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:246"
  wire width 1 $12
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:246"
  cell $and $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_pending
    connect \B \flush
    connect \Y $12
  end
  process $group_3
    assign \pending 1'0
    assign \pending $12
  end
  process $group_4
    assign \inner_reset 1'0
    assign \inner_reset $signal
  end
  cell $dff $14
    parameter \CLK_POLARITY 1
    parameter \WIDTH 10
    connect \CLK \clk
    connect \D \queued$next
    connect \Q \queued
  end
  cell $dff $15
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \_pending$next
    connect \Q \_pending
  end
  connect \flush 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.fx2_crossbar.out_fifo_0.inner.unbuffered"
module \unbuffered$3
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/decorators.py:20"
  wire width 1 input 2 \reset
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:78"
  wire width 8 input 3 \w_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 input 4 \w_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 output 5 \w_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:83"
  wire width 8 output 6 \r_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 input 7 \r_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 output 8 \r_rdy
  attribute \init 9'000000000
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:122"
  wire width 9 output 9 \level
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:122"
  wire width 9 \level$next
  memory width 8 size 511 \storage
  cell $meminit $1
    parameter \MEMID "\\storage"
    parameter \ABITS 9
    parameter \WIDTH 8
    parameter \WORDS 511
    parameter \PRIORITY 0
    connect \ADDR 9'000000000
    connect \DATA 4088'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:144"
  wire width 1 \storage_w_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:144"
  wire width 9 \storage_w_addr
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:144"
  wire width 8 \storage_w_data
  cell $memwr \w_port
    parameter \MEMID "\\storage"
    parameter \ABITS 9
    parameter \WIDTH 8
    parameter \CLK_ENABLE 1
    parameter \CLK_POLARITY 1
    parameter \PRIORITY 0
    connect \CLK \clk
    connect \EN { { \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en } }
    connect \ADDR \storage_w_addr
    connect \DATA \storage_w_data
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:146"
  wire width 1 \storage_r_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:146"
  wire width 9 \storage_r_addr
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:146"
  wire width 8 \storage_r_data
  cell $memrd \r_port
    parameter \MEMID "\\storage"
    parameter \ABITS 9
    parameter \WIDTH 8
    parameter \CLK_ENABLE 1
    parameter \CLK_POLARITY 1
    parameter \TRANSPARENT 0
    connect \CLK \clk
    connect \EN \storage_r_en
    connect \ADDR \storage_r_addr
    connect \DATA \storage_r_data
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:134"
  wire width 1 $2
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:134"
  cell $ne $3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \level
    connect \B 9'111111111
    connect \Y $2
  end
  process $group_0
    assign \w_rdy 1'0
    assign \w_rdy $2
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:135"
  wire width 1 $4
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:135"
  cell $ne $5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \level
    connect \B 1'0
    connect \Y $4
  end
  process $group_1
    assign \r_rdy 1'0
    assign \r_rdy $4
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:81"
  wire width 9 \w_level
  process $group_2
    assign \w_level 9'000000000
    assign \w_level \level
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:86"
  wire width 9 \r_level
  process $group_3
    assign \r_level 9'000000000
    assign \r_level \level
  end
  attribute \init 9'000000000
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:147"
  wire width 9 \produce
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:147"
  wire width 9 \produce$next
  process $group_4
    assign \storage_w_addr 9'000000000
    assign \storage_w_addr \produce
  end
  process $group_5
    assign \storage_w_data 8'00000000
    assign \storage_w_data \w_data
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:153"
  wire width 1 $6
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:153"
  cell $and $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_en
    connect \B \w_rdy
    connect \Y $6
  end
  process $group_6
    assign \storage_w_en 1'0
    assign \storage_w_en $6
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:141"
  wire width 1 $8
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:141"
  cell $and $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $8
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  wire width 10 $10
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  wire width 10 $11
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  cell $add $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 10
    connect \A \produce
    connect \B 1'1
    connect \Y $11
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  wire width 10 $13
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  wire width 1 $14
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  cell $eq $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \produce
    connect \B 9'111111110
    connect \Y $14
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  cell $mux $16
    parameter \WIDTH 10
    connect \A $11
    connect \B 10'0000000000
    connect \S $14
    connect \Y $13
  end
  connect $10 $13
  process $group_7
    assign \produce$next \produce
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:155"
    switch { $8 }
      attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:155"
      case 1'1
        assign \produce$next $10 [8:0]
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:259"
    switch \reset
      case 1'1
        assign \produce$next 9'000000000
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \produce$next 9'000000000
    end
  end
  attribute \init 9'000000000
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:148"
  wire width 9 \consume
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:148"
  wire width 9 \consume$next
  process $group_8
    assign \storage_r_addr 9'000000000
    assign \storage_r_addr \consume
  end
  process $group_9
    assign \r_data 8'00000000
    assign \r_data \storage_r_data
  end
  process $group_10
    assign \storage_r_en 1'1
    assign \storage_r_en \r_en
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:140"
  wire width 1 $17
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:140"
  cell $and $18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $17
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  wire width 10 $19
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  wire width 10 $20
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  cell $add $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 10
    connect \A \consume
    connect \B 1'1
    connect \Y $20
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  wire width 10 $22
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  wire width 1 $23
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  cell $eq $24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \consume
    connect \B 9'111111110
    connect \Y $23
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  cell $mux $25
    parameter \WIDTH 10
    connect \A $20
    connect \B 10'0000000000
    connect \S $23
    connect \Y $22
  end
  connect $19 $22
  process $group_11
    assign \consume$next \consume
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:164"
    switch { $17 }
      attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:164"
      case 1'1
        assign \consume$next $19 [8:0]
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:259"
    switch \reset
      case 1'1
        assign \consume$next 9'000000000
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \consume$next 9'000000000
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:141"
  wire width 1 $26
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:141"
  cell $and $27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $26
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:167"
  wire width 1 $28
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:140"
  wire width 1 $29
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:140"
  cell $and $30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $29
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:167"
  cell $not $31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $29
    connect \Y $28
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:167"
  wire width 1 $32
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:167"
  cell $and $33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $26
    connect \B $28
    connect \Y $32
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:168"
  wire width 10 $34
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:168"
  wire width 10 $35
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:168"
  cell $add $36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 10
    connect \A \level
    connect \B 1'1
    connect \Y $35
  end
  connect $34 $35
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:140"
  wire width 1 $37
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:140"
  cell $and $38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $37
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:169"
  wire width 1 $39
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:141"
  wire width 1 $40
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:141"
  cell $and $41
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $40
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:169"
  cell $not $42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $40
    connect \Y $39
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:169"
  wire width 1 $43
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:169"
  cell $and $44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $37
    connect \B $39
    connect \Y $43
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:170"
  wire width 10 $45
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:170"
  wire width 10 $46
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:170"
  cell $sub $47
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 10
    connect \A \level
    connect \B 1'1
    connect \Y $46
  end
  connect $45 $46
  process $group_12
    assign \level$next \level
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:167"
    switch { $32 }
      attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:167"
      case 1'1
        assign \level$next $34 [8:0]
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:169"
    switch { $43 }
      attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:169"
      case 1'1
        assign \level$next $45 [8:0]
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:259"
    switch \reset
      case 1'1
        assign \level$next 9'000000000
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \level$next 9'000000000
    end
  end
  cell $dff $48
    parameter \CLK_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \clk
    connect \D \produce$next
    connect \Q \produce
  end
  cell $dff $49
    parameter \CLK_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \clk
    connect \D \consume$next
    connect \Q \consume
  end
  cell $dff $50
    parameter \CLK_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \clk
    connect \D \level$next
    connect \Q \level
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.fx2_crossbar.out_fifo_0.inner"
module \inner$2
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 output 2 \w_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:78"
  wire width 8 input 3 \w_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 input 4 \w_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/decorators.py:20"
  wire width 1 input 5 \reset
  attribute \init 1'0
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 output 6 \r_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 \r_rdy$next
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 input 7 \r_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:78"
  wire width 8 \unbuffered_w_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 \unbuffered_w_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 \unbuffered_w_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:83"
  wire width 8 \unbuffered_r_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 \unbuffered_r_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 \unbuffered_r_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:122"
  wire width 9 \unbuffered_level
  cell \unbuffered$3 \unbuffered
    connect \rst \rst
    connect \clk \clk
    connect \reset \reset
    connect \w_data \unbuffered_w_data
    connect \w_en \unbuffered_w_en
    connect \w_rdy \unbuffered_w_rdy
    connect \r_data \unbuffered_r_data
    connect \r_en \unbuffered_r_en
    connect \r_rdy \unbuffered_r_rdy
    connect \level \unbuffered_level
  end
  process $group_0
    assign \unbuffered_w_data 8'00000000
    assign \unbuffered_w_data \w_data
  end
  process $group_1
    assign \unbuffered_w_en 1'0
    assign \unbuffered_w_en \w_en
  end
  process $group_2
    assign \w_rdy 1'0
    assign \w_rdy \unbuffered_w_rdy
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:83"
  wire width 8 \r_data
  process $group_3
    assign \r_data 8'00000000
    assign \r_data \unbuffered_r_data
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:250"
  wire width 1 $1
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:250"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \Y $1
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:250"
  wire width 1 $3
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:250"
  cell $or $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $1
    connect \B \r_en
    connect \Y $3
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:250"
  wire width 1 $5
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:250"
  cell $and $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \unbuffered_r_rdy
    connect \B $3
    connect \Y $5
  end
  process $group_4
    assign \unbuffered_r_en 1'0
    assign \unbuffered_r_en $5
  end
  process $group_5
    assign \r_rdy$next \r_rdy
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:252"
    switch { \r_en \unbuffered_r_en }
      attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:252"
      case 2'-1
        assign \r_rdy$next 1'1
      attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:254"
      case 2'1-
        assign \r_rdy$next 1'0
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:259"
    switch \reset
      case 1'1
        assign \r_rdy$next 1'0
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \r_rdy$next 1'0
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:226"
  wire width 10 \level
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:258"
  wire width 10 $7
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:258"
  cell $add $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 10
    connect \A \unbuffered_level
    connect \B \r_rdy
    connect \Y $7
  end
  process $group_6
    assign \level 10'0000000000
    assign \level $7
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:81"
  wire width 10 \w_level
  process $group_7
    assign \w_level 10'0000000000
    assign \w_level \level
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:86"
  wire width 10 \r_level
  process $group_8
    assign \r_level 10'0000000000
    assign \r_level \level
  end
  cell $dff $9
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \r_rdy$next
    connect \Q \r_rdy
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.fx2_crossbar.out_fifo_0.skid"
module \skid
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 output 2 \r_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:83"
  wire width 8 output 3 \r_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 input 4 \r_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:78"
  wire width 8 input 5 \w_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 input 6 \w_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 output 7 \w_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/decorators.py:20"
  wire width 1 input 8 \reset
  memory width 8 size 3 \storage
  cell $meminit $1
    parameter \MEMID "\\storage"
    parameter \ABITS 2
    parameter \WIDTH 8
    parameter \WORDS 3
    parameter \PRIORITY 0
    connect \ADDR 2'00
    connect \DATA 24'000000000000000000000000
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:144"
  wire width 1 \storage_w_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:144"
  wire width 2 \storage_w_addr
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:144"
  wire width 8 \storage_w_data
  cell $memwr \w_port
    parameter \MEMID "\\storage"
    parameter \ABITS 2
    parameter \WIDTH 8
    parameter \CLK_ENABLE 1
    parameter \CLK_POLARITY 1
    parameter \PRIORITY 0
    connect \CLK \clk
    connect \EN { { \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en \storage_w_en } }
    connect \ADDR \storage_w_addr
    connect \DATA \storage_w_data
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:146"
  wire width 2 \storage_r_addr
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:146"
  wire width 8 \storage_r_data
  cell $memrd \r_port
    parameter \MEMID "\\storage"
    parameter \ABITS 2
    parameter \WIDTH 8
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 1
    parameter \TRANSPARENT 1
    connect \CLK 1'0
    connect \EN 1'1
    connect \ADDR \storage_r_addr
    connect \DATA \storage_r_data
  end
  attribute \init 2'00
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:122"
  wire width 2 \level
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:122"
  wire width 2 \level$next
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:134"
  wire width 1 $2
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:134"
  cell $ne $3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \level
    connect \B 2'11
    connect \Y $2
  end
  process $group_0
    assign \w_rdy 1'0
    assign \w_rdy $2
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:135"
  wire width 1 $4
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:135"
  cell $ne $5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \level
    connect \B 1'0
    connect \Y $4
  end
  process $group_1
    assign \r_rdy 1'0
    assign \r_rdy $4
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:81"
  wire width 2 \w_level
  process $group_2
    assign \w_level 2'00
    assign \w_level \level
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:86"
  wire width 2 \r_level
  process $group_3
    assign \r_level 2'00
    assign \r_level \level
  end
  attribute \init 2'00
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:147"
  wire width 2 \produce
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:147"
  wire width 2 \produce$next
  process $group_4
    assign \storage_w_addr 2'00
    assign \storage_w_addr \produce
  end
  process $group_5
    assign \storage_w_data 8'00000000
    assign \storage_w_data \w_data
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:153"
  wire width 1 $6
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:153"
  cell $and $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_en
    connect \B \w_rdy
    connect \Y $6
  end
  process $group_6
    assign \storage_w_en 1'0
    assign \storage_w_en $6
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:141"
  wire width 1 $8
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:141"
  cell $and $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $8
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  wire width 3 $10
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  wire width 3 $11
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  cell $add $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \produce
    connect \B 1'1
    connect \Y $11
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  wire width 3 $13
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  wire width 1 $14
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  cell $eq $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \produce
    connect \B 2'10
    connect \Y $14
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  cell $mux $16
    parameter \WIDTH 3
    connect \A $11
    connect \B 3'000
    connect \S $14
    connect \Y $13
  end
  connect $10 $13
  process $group_7
    assign \produce$next \produce
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:155"
    switch { $8 }
      attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:155"
      case 1'1
        assign \produce$next $10 [1:0]
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:259"
    switch \reset
      case 1'1
        assign \produce$next 2'00
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \produce$next 2'00
    end
  end
  attribute \init 2'00
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:148"
  wire width 2 \consume
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:148"
  wire width 2 \consume$next
  process $group_8
    assign \storage_r_addr 2'00
    assign \storage_r_addr \consume
  end
  process $group_9
    assign \r_data 8'00000000
    assign \r_data \storage_r_data
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:140"
  wire width 1 $17
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:140"
  cell $and $18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $17
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  wire width 3 $19
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  wire width 3 $20
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  cell $add $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \consume
    connect \B 1'1
    connect \Y $20
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  wire width 3 $22
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  wire width 1 $23
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  cell $eq $24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \consume
    connect \B 2'10
    connect \Y $23
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:93"
  cell $mux $25
    parameter \WIDTH 3
    connect \A $20
    connect \B 3'000
    connect \S $23
    connect \Y $22
  end
  connect $19 $22
  process $group_10
    assign \consume$next \consume
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:164"
    switch { $17 }
      attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:164"
      case 1'1
        assign \consume$next $19 [1:0]
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:259"
    switch \reset
      case 1'1
        assign \consume$next 2'00
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \consume$next 2'00
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:141"
  wire width 1 $26
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:141"
  cell $and $27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $26
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:167"
  wire width 1 $28
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:140"
  wire width 1 $29
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:140"
  cell $and $30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $29
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:167"
  cell $not $31
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $29
    connect \Y $28
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:167"
  wire width 1 $32
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:167"
  cell $and $33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $26
    connect \B $28
    connect \Y $32
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:168"
  wire width 3 $34
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:168"
  wire width 3 $35
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:168"
  cell $add $36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \level
    connect \B 1'1
    connect \Y $35
  end
  connect $34 $35
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:140"
  wire width 1 $37
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:140"
  cell $and $38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \r_rdy
    connect \B \r_en
    connect \Y $37
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:169"
  wire width 1 $39
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:141"
  wire width 1 $40
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:141"
  cell $and $41
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B \w_en
    connect \Y $40
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:169"
  cell $not $42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $40
    connect \Y $39
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:169"
  wire width 1 $43
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:169"
  cell $and $44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $37
    connect \B $39
    connect \Y $43
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:170"
  wire width 3 $45
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:170"
  wire width 3 $46
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:170"
  cell $sub $47
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \level
    connect \B 1'1
    connect \Y $46
  end
  connect $45 $46
  process $group_11
    assign \level$next \level
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:167"
    switch { $32 }
      attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:167"
      case 1'1
        assign \level$next $34 [1:0]
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:169"
    switch { $43 }
      attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:169"
      case 1'1
        assign \level$next $45 [1:0]
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:259"
    switch \reset
      case 1'1
        assign \level$next 2'00
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \level$next 2'00
    end
  end
  cell $dff $48
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D \produce$next
    connect \Q \produce
  end
  cell $dff $49
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D \consume$next
    connect \Q \consume
  end
  cell $dff $50
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D \level$next
    connect \Q \level
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.fx2_crossbar.out_fifo_0"
module \out_fifo_0
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:171"
  wire width 1 input 2 $signal
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 output 3 \w_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:78"
  wire width 8 input 4 \w_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 input 5 \w_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 output 6 \r_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 input 7 \r_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:78"
  wire width 8 \inner_w_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 \inner_w_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/decorators.py:20"
  wire width 1 \inner_reset
  cell \inner$2 \inner
    connect \rst \rst
    connect \clk \clk
    connect \w_rdy \w_rdy
    connect \w_data \inner_w_data
    connect \w_en \inner_w_en
    connect \reset \inner_reset
    connect \r_rdy \r_rdy
    connect \r_en \r_en
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 \skid_r_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:83"
  wire width 8 \skid_r_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 \skid_r_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:78"
  wire width 8 \skid_w_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 \skid_w_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 \skid_w_rdy
  cell \skid \skid
    connect \rst \rst
    connect \clk \clk
    connect \r_rdy \skid_r_rdy
    connect \r_data \skid_r_data
    connect \r_en \skid_r_en
    connect \w_data \skid_w_data
    connect \w_en \skid_w_en
    connect \w_rdy \skid_w_rdy
    connect \reset \inner_reset
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:178"
  wire width 1 $1
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:178"
  cell $not $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \skid_r_rdy
    connect \Y $1
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:178"
  wire width 1 $3
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:178"
  cell $and $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B $1
    connect \Y $3
  end
  process $group_0
    assign \inner_w_data 8'00000000
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch \skid_r_rdy
      case 1'1
        assign \inner_w_data \skid_r_data
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch $3
      case 1'1
        assign \inner_w_data \w_data
      case
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:178"
  wire width 1 $5
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:178"
  cell $not $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \skid_r_rdy
    connect \Y $5
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:178"
  wire width 1 $7
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:178"
  cell $and $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B $5
    connect \Y $7
  end
  process $group_1
    assign \inner_w_en 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch \skid_r_rdy
      case 1'1
        assign \inner_w_en 1'1
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch $7
      case 1'1
        assign \inner_w_en \w_en
      case
    end
  end
  process $group_2
    assign \skid_r_en 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch \skid_r_rdy
      case 1'1
        assign \skid_r_en \w_rdy
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 \w_rdy$9
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:178"
  wire width 1 $10
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:178"
  cell $not $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \skid_r_rdy
    connect \Y $10
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:178"
  wire width 1 $12
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:178"
  cell $and $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B $10
    connect \Y $12
  end
  process $group_3
    assign \w_rdy$9 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch $12
      case 1'1
        assign \w_rdy$9 \w_rdy
      case
        assign \w_rdy$9 \skid_w_rdy
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:178"
  wire width 1 $14
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:178"
  cell $not $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \skid_r_rdy
    connect \Y $14
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:178"
  wire width 1 $16
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:178"
  cell $and $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B $14
    connect \Y $16
  end
  process $group_4
    assign \skid_w_data 8'00000000
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch $16
      case 1'1
      case
        assign \skid_w_data \w_data
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:178"
  wire width 1 $18
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:178"
  cell $not $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \skid_r_rdy
    connect \Y $18
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:178"
  wire width 1 $20
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:178"
  cell $and $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \w_rdy
    connect \B $18
    connect \Y $20
  end
  process $group_5
    assign \skid_w_en 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch $20
      case 1'1
      case
        assign \skid_w_en \w_en
    end
  end
  process $group_6
    assign \inner_reset 1'0
    assign \inner_reset $signal
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.fx2_crossbar.fsm"
module \fsm$4
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:368"
  wire width 4 input 2 \rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 input 3 \w_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 input 4 \w_rdy$1
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 input 5 \r_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:228"
  wire width 1 input 6 \pending
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 input 7 \r_rdy$2
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:261"
  wire width 1 input 8 \pending$3
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:267"
  wire width 4 input 9 \flag
  attribute \init 2'00
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:268"
  wire width 2 output 10 \addr
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:268"
  wire width 2 \addr$next
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:275"
  wire width 2 input 11 \addr_p
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:272"
  wire width 1 output 12 \slwr
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:273"
  wire width 1 output 13 \pend
  attribute \init 1'0
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:23"
  wire width 1 output 14 \oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:23"
  wire width 1 \oe$next
  attribute \init 1'0
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:270"
  wire width 1 output 15 \sloe
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:270"
  wire width 1 \sloe$next
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:271"
  wire width 1 output 16 \slrd
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:227"
  wire width 1 input 17 \complete
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:169"
  wire width 3 \next_state
  attribute \init 3'000
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:168"
  wire width 3 \state
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:168"
  wire width 3 \state$next
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  wire width 1 $4
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  wire width 1 $5
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  cell $not $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \complete
    connect \Y $5
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  wire width 1 $7
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  cell $and $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $5
    connect \B \r_rdy
    connect \Y $7
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:421"
  wire width 1 $9
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:421"
  cell $or $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \complete
    connect \B \pending
    connect \Y $9
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  wire width 1 $11
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:260"
  wire width 1 \complete$12
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  cell $not $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \complete$12
    connect \Y $11
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  wire width 1 $14
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  cell $and $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $11
    connect \B \r_rdy$2
    connect \Y $14
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:421"
  wire width 1 $16
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:421"
  cell $or $17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \complete$12
    connect \B \pending$3
    connect \Y $16
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:376"
  wire width 1 $18
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:376"
  cell $shift $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \flag
    connect \B \addr
    connect \Y $18
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:376"
  wire width 1 $20
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:376"
  cell $shift $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \flag
    connect \B \addr
    connect \Y $20
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:429"
  wire width 1 $22
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:429"
  cell $and $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $20
    connect \B \w_rdy
    connect \Y $22
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:376"
  wire width 1 $24
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:376"
  cell $shift $25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \flag
    connect \B \addr
    connect \Y $24
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:429"
  wire width 1 $26
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:429"
  cell $and $27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $24
    connect \B \w_rdy$1
    connect \Y $26
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:130"
  wire width 1 $28
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:130"
  cell $reduce_bool $29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \rdy
    connect \Y $28
  end
  process $group_0
    assign \next_state 3'000
    assign \next_state \state
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "DRIVE/1"
      case 3'001
        assign \next_state 3'010
      attribute \amaranth.decoding "SETUP/2"
      case 3'010
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch \addr [1]
          case 1'1
            assign \next_state 3'011
          case
            assign \next_state 3'100
        end
      attribute \amaranth.decoding "IN-XFER/3"
      case 3'011
        attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
        switch \addr [0]
          case 1'0
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch { $9 $7 }
              case 2'-1
              case 2'1-
                assign \next_state 3'000
              case
                assign \next_state 3'000
            end
          case 1'-
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch { $16 $14 }
              case 2'-1
              case 2'1-
                assign \next_state 3'000
              case
                assign \next_state 3'000
            end
        end
      attribute \amaranth.decoding "OUT-XFER/4"
      case 3'100
        attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:429"
        switch \addr_p [0]
          case 1'0
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch $22
              case 1'1
              case
                assign \next_state 3'000
            end
          case 1'-
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch $26
              case 1'1
              case
                assign \next_state 3'000
            end
        end
      attribute \amaranth.decoding ""
      case
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch $28
          case 1'1
            assign \next_state 3'001
        end
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:84"
  wire width 1 \oe_fsm_next
  process $group_1
    assign \oe_fsm_next 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "DRIVE/1"
      case 3'001
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch \addr [1]
          case 1'1
            assign \oe_fsm_next 1'1
          case
        end
      attribute \amaranth.decoding "SETUP/2"
      case 3'010
      attribute \amaranth.decoding "IN-XFER/3"
      case 3'011
      attribute \amaranth.decoding "OUT-XFER/4"
      case 3'100
      attribute \amaranth.decoding ""
      case
        assign \oe_fsm_next 1'0
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:86"
  wire width 1 \oe_fsm_next_ce
  process $group_2
    assign \oe_fsm_next_ce 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "DRIVE/1"
      case 3'001
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch \addr [1]
          case 1'1
            assign \oe_fsm_next_ce 1'1
          case
        end
      attribute \amaranth.decoding "SETUP/2"
      case 3'010
      attribute \amaranth.decoding "IN-XFER/3"
      case 3'011
      attribute \amaranth.decoding "OUT-XFER/4"
      case 3'100
      attribute \amaranth.decoding ""
      case
        assign \oe_fsm_next_ce 1'1
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:84"
  wire width 1 \sloe_fsm_next
  process $group_3
    assign \sloe_fsm_next 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "DRIVE/1"
      case 3'001
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch \addr [1]
          case 1'1
          case
            assign \sloe_fsm_next 1'1
        end
      attribute \amaranth.decoding "SETUP/2"
      case 3'010
      attribute \amaranth.decoding "IN-XFER/3"
      case 3'011
      attribute \amaranth.decoding "OUT-XFER/4"
      case 3'100
      attribute \amaranth.decoding ""
      case
        assign \sloe_fsm_next 1'0
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:86"
  wire width 1 \sloe_fsm_next_ce
  process $group_4
    assign \sloe_fsm_next_ce 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "DRIVE/1"
      case 3'001
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
        switch \addr [1]
          case 1'1
          case
            assign \sloe_fsm_next_ce 1'1
        end
      attribute \amaranth.decoding "SETUP/2"
      case 3'010
      attribute \amaranth.decoding "IN-XFER/3"
      case 3'011
      attribute \amaranth.decoding "OUT-XFER/4"
      case 3'100
      attribute \amaranth.decoding ""
      case
        assign \sloe_fsm_next_ce 1'1
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  wire width 1 $30
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  wire width 1 $31
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  cell $not $32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \complete
    connect \Y $31
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  wire width 1 $33
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  cell $and $34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $31
    connect \B \r_rdy
    connect \Y $33
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:421"
  wire width 1 $35
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:421"
  cell $or $36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \complete
    connect \B \pending
    connect \Y $35
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  wire width 1 $37
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  cell $not $38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \complete$12
    connect \Y $37
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  wire width 1 $39
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  cell $and $40
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $37
    connect \B \r_rdy$2
    connect \Y $39
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:421"
  wire width 1 $41
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:421"
  cell $or $42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \complete$12
    connect \B \pending$3
    connect \Y $41
  end
  process $group_5
    assign \slwr 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "DRIVE/1"
      case 3'001
      attribute \amaranth.decoding "SETUP/2"
      case 3'010
      attribute \amaranth.decoding "IN-XFER/3"
      case 3'011
        attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
        switch \addr [0]
          case 1'0
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch { $35 $33 }
              case 2'-1
                assign \slwr 1'1
              case 2'1-
              case
            end
          case 1'-
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch { $41 $39 }
              case 2'-1
                assign \slwr 1'1
              case 2'1-
              case
            end
        end
      attribute \amaranth.decoding "OUT-XFER/4"
      case 3'100
      attribute \amaranth.decoding ""
      case
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  wire width 1 $43
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  wire width 1 $44
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  cell $not $45
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \complete
    connect \Y $44
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  wire width 1 $46
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  cell $and $47
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $44
    connect \B \r_rdy
    connect \Y $46
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:421"
  wire width 1 $48
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:421"
  cell $or $49
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \complete
    connect \B \pending
    connect \Y $48
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  wire width 1 $50
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  cell $not $51
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \complete$12
    connect \Y $50
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  wire width 1 $52
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
  cell $and $53
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $50
    connect \B \r_rdy$2
    connect \Y $52
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:421"
  wire width 1 $54
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:421"
  cell $or $55
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \complete$12
    connect \B \pending$3
    connect \Y $54
  end
  process $group_6
    assign \pend 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "DRIVE/1"
      case 3'001
      attribute \amaranth.decoding "SETUP/2"
      case 3'010
      attribute \amaranth.decoding "IN-XFER/3"
      case 3'011
        attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:419"
        switch \addr [0]
          case 1'0
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch { $48 $46 }
              case 2'-1
              case 2'1-
                assign \pend 1'1
              case
            end
          case 1'-
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch { $54 $52 }
              case 2'-1
              case 2'1-
                assign \pend 1'1
              case
            end
        end
      attribute \amaranth.decoding "OUT-XFER/4"
      case 3'100
      attribute \amaranth.decoding ""
      case
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:376"
  wire width 1 $56
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:376"
  cell $shift $57
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \flag
    connect \B \addr
    connect \Y $56
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:376"
  wire width 1 $58
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:376"
  cell $shift $59
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \flag
    connect \B \addr
    connect \Y $58
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:429"
  wire width 1 $60
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:429"
  cell $and $61
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $58
    connect \B \w_rdy
    connect \Y $60
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:376"
  wire width 1 $62
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:376"
  cell $shift $63
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \flag
    connect \B \addr
    connect \Y $62
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:429"
  wire width 1 $64
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:429"
  cell $and $65
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $62
    connect \B \w_rdy$1
    connect \Y $64
  end
  process $group_7
    assign \slrd 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "DRIVE/1"
      case 3'001
      attribute \amaranth.decoding "SETUP/2"
      case 3'010
      attribute \amaranth.decoding "IN-XFER/3"
      case 3'011
      attribute \amaranth.decoding "OUT-XFER/4"
      case 3'100
        attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:429"
        switch \addr_p [0]
          case 1'0
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch $60
              case 1'1
                assign \slrd 1'1
              case
            end
          case 1'-
            attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
            switch $64
              case 1'1
                assign \slrd 1'1
              case
            end
        end
      attribute \amaranth.decoding ""
      case
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:84"
  wire width 2 \addr_fsm_next
  process $group_8
    assign \addr_fsm_next 2'00
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "DRIVE/1"
      case 3'001
      attribute \amaranth.decoding "SETUP/2"
      case 3'010
      attribute \amaranth.decoding "IN-XFER/3"
      case 3'011
      attribute \amaranth.decoding "OUT-XFER/4"
      case 3'100
      attribute \amaranth.decoding ""
      case
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
        switch { \addr \rdy }
          case 6'000000
            assign \addr_fsm_next 2'01
          case 6'000001
            assign \addr_fsm_next 2'00
          case 6'000010
            assign \addr_fsm_next 2'01
          case 6'000011
            assign \addr_fsm_next 2'00
          case 6'000100
            assign \addr_fsm_next 2'10
          case 6'000101
            assign \addr_fsm_next 2'00
          case 6'000110
            assign \addr_fsm_next 2'01
          case 6'000111
            assign \addr_fsm_next 2'00
          case 6'001000
            assign \addr_fsm_next 2'11
          case 6'001001
            assign \addr_fsm_next 2'00
          case 6'001010
            assign \addr_fsm_next 2'01
          case 6'001011
            assign \addr_fsm_next 2'00
          case 6'001100
            assign \addr_fsm_next 2'10
          case 6'001101
            assign \addr_fsm_next 2'00
          case 6'001110
            assign \addr_fsm_next 2'01
          case 6'001111
            assign \addr_fsm_next 2'00
          case 6'010000
            assign \addr_fsm_next 2'10
          case 6'010001
            assign \addr_fsm_next 2'00
          case 6'010010
            assign \addr_fsm_next 2'01
          case 6'010011
            assign \addr_fsm_next 2'01
          case 6'010100
            assign \addr_fsm_next 2'10
          case 6'010101
            assign \addr_fsm_next 2'10
          case 6'010110
            assign \addr_fsm_next 2'01
          case 6'010111
            assign \addr_fsm_next 2'01
          case 6'011000
            assign \addr_fsm_next 2'11
          case 6'011001
            assign \addr_fsm_next 2'11
          case 6'011010
            assign \addr_fsm_next 2'01
          case 6'011011
            assign \addr_fsm_next 2'01
          case 6'011100
            assign \addr_fsm_next 2'10
          case 6'011101
            assign \addr_fsm_next 2'10
          case 6'011110
            assign \addr_fsm_next 2'01
          case 6'011111
            assign \addr_fsm_next 2'01
          case 6'100000
            assign \addr_fsm_next 2'11
          case 6'100001
            assign \addr_fsm_next 2'00
          case 6'100010
            assign \addr_fsm_next 2'01
          case 6'100011
            assign \addr_fsm_next 2'00
          case 6'100100
            assign \addr_fsm_next 2'10
          case 6'100101
            assign \addr_fsm_next 2'10
          case 6'100110
            assign \addr_fsm_next 2'10
          case 6'100111
            assign \addr_fsm_next 2'10
          case 6'101000
            assign \addr_fsm_next 2'11
          case 6'101001
            assign \addr_fsm_next 2'11
          case 6'101010
            assign \addr_fsm_next 2'11
          case 6'101011
            assign \addr_fsm_next 2'11
          case 6'101100
            assign \addr_fsm_next 2'10
          case 6'101101
            assign \addr_fsm_next 2'10
          case 6'101110
            assign \addr_fsm_next 2'10
          case 6'101111
            assign \addr_fsm_next 2'10
          case 6'110000
            assign \addr_fsm_next 2'00
          case 6'110001
            assign \addr_fsm_next 2'00
          case 6'110010
            assign \addr_fsm_next 2'01
          case 6'110011
            assign \addr_fsm_next 2'00
          case 6'110100
            assign \addr_fsm_next 2'10
          case 6'110101
            assign \addr_fsm_next 2'00
          case 6'110110
            assign \addr_fsm_next 2'01
          case 6'110111
            assign \addr_fsm_next 2'00
          case 6'111000
            assign \addr_fsm_next 2'11
          case 6'111001
            assign \addr_fsm_next 2'11
          case 6'111010
            assign \addr_fsm_next 2'11
          case 6'111011
            assign \addr_fsm_next 2'11
          case 6'111100
            assign \addr_fsm_next 2'11
          case 6'111101
            assign \addr_fsm_next 2'11
          case 6'111110
            assign \addr_fsm_next 2'11
          case 6'111111
            assign \addr_fsm_next 2'11
        end
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/genlib/fsm.py:86"
  wire width 1 \addr_fsm_next_ce
  process $group_9
    assign \addr_fsm_next_ce 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
    switch \state
      attribute \amaranth.decoding "DRIVE/1"
      case 3'001
      attribute \amaranth.decoding "SETUP/2"
      case 3'010
      attribute \amaranth.decoding "IN-XFER/3"
      case 3'011
      attribute \amaranth.decoding "OUT-XFER/4"
      case 3'100
      attribute \amaranth.decoding ""
      case
        attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:170"
        switch { \addr \rdy }
          case 6'000000
            assign \addr_fsm_next_ce 1'1
          case 6'000001
            assign \addr_fsm_next_ce 1'1
          case 6'000010
            assign \addr_fsm_next_ce 1'1
          case 6'000011
            assign \addr_fsm_next_ce 1'1
          case 6'000100
            assign \addr_fsm_next_ce 1'1
          case 6'000101
            assign \addr_fsm_next_ce 1'1
          case 6'000110
            assign \addr_fsm_next_ce 1'1
          case 6'000111
            assign \addr_fsm_next_ce 1'1
          case 6'001000
            assign \addr_fsm_next_ce 1'1
          case 6'001001
            assign \addr_fsm_next_ce 1'1
          case 6'001010
            assign \addr_fsm_next_ce 1'1
          case 6'001011
            assign \addr_fsm_next_ce 1'1
          case 6'001100
            assign \addr_fsm_next_ce 1'1
          case 6'001101
            assign \addr_fsm_next_ce 1'1
          case 6'001110
            assign \addr_fsm_next_ce 1'1
          case 6'001111
            assign \addr_fsm_next_ce 1'1
          case 6'010000
            assign \addr_fsm_next_ce 1'1
          case 6'010001
            assign \addr_fsm_next_ce 1'1
          case 6'010010
            assign \addr_fsm_next_ce 1'1
          case 6'010011
            assign \addr_fsm_next_ce 1'1
          case 6'010100
            assign \addr_fsm_next_ce 1'1
          case 6'010101
            assign \addr_fsm_next_ce 1'1
          case 6'010110
            assign \addr_fsm_next_ce 1'1
          case 6'010111
            assign \addr_fsm_next_ce 1'1
          case 6'011000
            assign \addr_fsm_next_ce 1'1
          case 6'011001
            assign \addr_fsm_next_ce 1'1
          case 6'011010
            assign \addr_fsm_next_ce 1'1
          case 6'011011
            assign \addr_fsm_next_ce 1'1
          case 6'011100
            assign \addr_fsm_next_ce 1'1
          case 6'011101
            assign \addr_fsm_next_ce 1'1
          case 6'011110
            assign \addr_fsm_next_ce 1'1
          case 6'011111
            assign \addr_fsm_next_ce 1'1
          case 6'100000
            assign \addr_fsm_next_ce 1'1
          case 6'100001
            assign \addr_fsm_next_ce 1'1
          case 6'100010
            assign \addr_fsm_next_ce 1'1
          case 6'100011
            assign \addr_fsm_next_ce 1'1
          case 6'100100
            assign \addr_fsm_next_ce 1'1
          case 6'100101
            assign \addr_fsm_next_ce 1'1
          case 6'100110
            assign \addr_fsm_next_ce 1'1
          case 6'100111
            assign \addr_fsm_next_ce 1'1
          case 6'101000
            assign \addr_fsm_next_ce 1'1
          case 6'101001
            assign \addr_fsm_next_ce 1'1
          case 6'101010
            assign \addr_fsm_next_ce 1'1
          case 6'101011
            assign \addr_fsm_next_ce 1'1
          case 6'101100
            assign \addr_fsm_next_ce 1'1
          case 6'101101
            assign \addr_fsm_next_ce 1'1
          case 6'101110
            assign \addr_fsm_next_ce 1'1
          case 6'101111
            assign \addr_fsm_next_ce 1'1
          case 6'110000
            assign \addr_fsm_next_ce 1'1
          case 6'110001
            assign \addr_fsm_next_ce 1'1
          case 6'110010
            assign \addr_fsm_next_ce 1'1
          case 6'110011
            assign \addr_fsm_next_ce 1'1
          case 6'110100
            assign \addr_fsm_next_ce 1'1
          case 6'110101
            assign \addr_fsm_next_ce 1'1
          case 6'110110
            assign \addr_fsm_next_ce 1'1
          case 6'110111
            assign \addr_fsm_next_ce 1'1
          case 6'111000
            assign \addr_fsm_next_ce 1'1
          case 6'111001
            assign \addr_fsm_next_ce 1'1
          case 6'111010
            assign \addr_fsm_next_ce 1'1
          case 6'111011
            assign \addr_fsm_next_ce 1'1
          case 6'111100
            assign \addr_fsm_next_ce 1'1
          case 6'111101
            assign \addr_fsm_next_ce 1'1
          case 6'111110
            assign \addr_fsm_next_ce 1'1
          case 6'111111
            assign \addr_fsm_next_ce 1'1
        end
    end
  end
  process $group_10
    assign \state$next \state
    assign \state$next \next_state
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \state$next 3'000
    end
  end
  process $group_11
    assign \sloe$next \sloe
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch \sloe_fsm_next_ce
      case 1'1
        assign \sloe$next \sloe_fsm_next
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \sloe$next 1'0
    end
  end
  process $group_12
    assign \oe$next \oe
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch \oe_fsm_next_ce
      case 1'1
        assign \oe$next \oe_fsm_next
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \oe$next 1'0
    end
  end
  process $group_13
    assign \addr$next \addr
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch \addr_fsm_next_ce
      case 1'1
        assign \addr$next \addr_fsm_next
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \addr$next 2'00
    end
  end
  cell $dff $66
    parameter \CLK_POLARITY 1
    parameter \WIDTH 3
    connect \CLK \clk
    connect \D \state$next
    connect \Q \state
  end
  cell $dff $67
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \sloe$next
    connect \Q \sloe
  end
  cell $dff $68
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \oe$next
    connect \Q \oe
  end
  cell $dff $69
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D \addr$next
    connect \Q \addr
  end
  connect \complete$12 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.fx2_crossbar"
module \fx2_crossbar
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:171"
  wire width 1 input 2 $signal
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 3 \fx2_0__flag__i_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 4 input 4 \fx2_0__flag__i1
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 5 \fx2_0__fifoadr__o_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 2 output 6 \fx2_0__fifoadr__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 7 \fx2_0__fd__o_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 8 \fx2_0__fd__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 8 output 9 \fx2_0__fd__o0
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 8 output 10 \fx2_0__fd__o1
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 11 \fx2_0__fd__i_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 8 input 12 \fx2_0__fd__i1
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 13 \fx2_0__sloe__o_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 14 \fx2_0__sloe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 15 \fx2_0__slrd__o_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 16 \fx2_0__slrd__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 17 \fx2_0__slwr__o_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 18 \fx2_0__slwr__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 19 \fx2_0__pktend__o_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 20 \fx2_0__pktend__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:78"
  wire width 8 input 21 \w_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 input 22 \w_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 output 23 \w_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 output 24 \r_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 input 25 \r_en
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:267"
  wire width 4 \bus_flag
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:283"
  wire width 4 \bus_nrdy_o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:21"
  wire width 8 \bus_o
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:268"
  wire width 2 \bus_addr
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:275"
  wire width 2 \bus_addr_p
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:25"
  wire width 8 \bus_i
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:272"
  wire width 1 \bus_slwr
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:273"
  wire width 1 \bus_pend
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:282"
  wire width 4 \bus_nrdy_i
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:276"
  wire width 1 \bus_slrd_p
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:23"
  wire width 1 \bus_oe
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:270"
  wire width 1 \bus_sloe
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:271"
  wire width 1 \bus_slrd
  cell \bus$1 \bus
    connect \rst \rst
    connect \clk \clk
    connect \flag \bus_flag
    connect \nrdy_o \bus_nrdy_o
    connect \o \bus_o
    connect \addr \bus_addr
    connect \addr_p \bus_addr_p
    connect \i \bus_i
    connect \slwr \bus_slwr
    connect \pend \bus_pend
    connect \nrdy_i \bus_nrdy_i
    connect \slrd_p \bus_slrd_p
    connect \fx2_0__flag__i_clk \fx2_0__flag__i_clk
    connect \fx2_0__flag__i1 \fx2_0__flag__i1
    connect \fx2_0__fifoadr__o_clk \fx2_0__fifoadr__o_clk
    connect \fx2_0__fifoadr__o \fx2_0__fifoadr__o
    connect \fx2_0__fd__o_clk \fx2_0__fd__o_clk
    connect \fx2_0__fd__oe \fx2_0__fd__oe
    connect \oe \bus_oe
    connect \fx2_0__fd__o0 \fx2_0__fd__o0
    connect \fx2_0__fd__o1 \fx2_0__fd__o1
    connect \fx2_0__fd__i_clk \fx2_0__fd__i_clk
    connect \fx2_0__fd__i1 \fx2_0__fd__i1
    connect \fx2_0__sloe__o_clk \fx2_0__sloe__o_clk
    connect \fx2_0__sloe__o \fx2_0__sloe__o
    connect \sloe \bus_sloe
    connect \fx2_0__slrd__o_clk \fx2_0__slrd__o_clk
    connect \fx2_0__slrd__o \fx2_0__slrd__o
    connect \slrd \bus_slrd
    connect \fx2_0__slwr__o_clk \fx2_0__slwr__o_clk
    connect \fx2_0__slwr__o \fx2_0__slwr__o
    connect \fx2_0__pktend__o_clk \fx2_0__pktend__o_clk
    connect \fx2_0__pktend__o \fx2_0__pktend__o
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 \in_fifo_0_r_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:228"
  wire width 1 \in_fifo_0_pending
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:83"
  wire width 8 \in_fifo_0_r_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 \in_fifo_0_r_en
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:229"
  wire width 1 \in_fifo_0_flushed
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:227"
  wire width 1 \in_fifo_0_complete
  cell \in_fifo_0 \in_fifo_0
    connect \rst \rst
    connect \clk \clk
    connect $signal $signal
    connect \r_rdy \in_fifo_0_r_rdy
    connect \pending \in_fifo_0_pending
    connect \r_data \in_fifo_0_r_data
    connect \r_en \in_fifo_0_r_en
    connect \flushed \in_fifo_0_flushed
    connect \complete \in_fifo_0_complete
    connect \w_data \w_data
    connect \w_en \w_en
    connect \w_rdy \w_rdy
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 \out_fifo_0_w_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:78"
  wire width 8 \out_fifo_0_w_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 \out_fifo_0_w_en
  cell \out_fifo_0 \out_fifo_0
    connect \rst \rst
    connect \clk \clk
    connect $signal $signal
    connect \w_rdy \out_fifo_0_w_rdy
    connect \w_data \out_fifo_0_w_data
    connect \w_en \out_fifo_0_w_en
    connect \r_rdy \r_rdy
    connect \r_en \r_en
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:368"
  wire width 4 \fsm_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 \fsm_w_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 \fsm_r_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:261"
  wire width 1 \fsm_pending
  cell \fsm$4 \fsm
    connect \rst \rst
    connect \clk \clk
    connect \rdy \fsm_rdy
    connect \w_rdy \out_fifo_0_w_rdy
    connect \w_rdy$1 \fsm_w_rdy
    connect \r_rdy \in_fifo_0_r_rdy
    connect \pending \in_fifo_0_pending
    connect \r_rdy$2 \fsm_r_rdy
    connect \pending$3 \fsm_pending
    connect \flag \bus_flag
    connect \addr \bus_addr
    connect \addr_p \bus_addr_p
    connect \slwr \bus_slwr
    connect \pend \bus_pend
    connect \oe \bus_oe
    connect \sloe \bus_sloe
    connect \slrd \bus_slrd
    connect \complete \in_fifo_0_complete
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:371"
  wire width 1 $1
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:371"
  cell $or $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \in_fifo_0_r_rdy
    connect \B \in_fifo_0_pending
    connect \Y $1
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:371"
  wire width 1 $3
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:371"
  cell $or $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fsm_r_rdy
    connect \B \fsm_pending
    connect \Y $3
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:372"
  wire width 4 $5
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:372"
  cell $and $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A { $3 $1 \fsm_w_rdy \out_fifo_0_w_rdy }
    connect \B \bus_flag
    connect \Y $5
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:373"
  wire width 4 $7
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:373"
  cell $not $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \bus_nrdy_o
    connect \Y $7
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:373"
  wire width 4 $9
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:373"
  cell $and $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A $5
    connect \B $7
    connect \Y $9
  end
  process $group_0
    assign \fsm_rdy 4'0000
    assign \fsm_rdy $9
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:83"
  wire width 8 \r_data
  process $group_1
    assign \bus_o 8'00000000
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:380"
    switch \bus_addr [0]
      case 1'0
        assign \bus_o \in_fifo_0_r_data
      case 1'-
        assign \bus_o \r_data
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:78"
  wire width 8 \w_data$11
  process $group_2
    assign \out_fifo_0_w_data 8'00000000
    assign \w_data$11 8'00000000
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:381"
    switch \bus_addr_p [0]
      case 1'0
        assign \out_fifo_0_w_data \bus_i
      case 1'-
        assign \w_data$11 \bus_i
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 \r_en$12
  process $group_4
    assign \in_fifo_0_r_en 1'0
    assign \r_en$12 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch \bus_addr [1]
      case 1'1
        attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:383"
        switch \bus_addr [0]
          case 1'0
            assign \in_fifo_0_r_en \bus_slwr
          case 1'-
            assign \r_en$12 \bus_slwr
        end
      case
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:262"
  wire width 1 \flushed
  process $group_6
    assign \in_fifo_0_flushed 1'0
    assign \flushed 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch \bus_addr [1]
      case 1'1
        attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:384"
        switch \bus_addr [0]
          case 1'0
            assign \in_fifo_0_flushed \bus_pend
          case 1'-
            assign \flushed \bus_pend
        end
      case
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:385"
  wire width 1 $13
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:385"
  cell $or $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_slwr
    connect \B \bus_pend
    connect \Y $13
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:385"
  wire width 2 $15
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:385"
  cell $sshl $16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A $13
    connect \B \bus_addr [0]
    connect \Y $15
  end
  process $group_8
    assign \bus_nrdy_i 4'0000
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch \bus_addr [1]
      case 1'1
        assign \bus_nrdy_i { $15 2'00 }
      case
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 \w_en$17
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:376"
  wire width 1 $18
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:376"
  cell $shift $19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bus_flag
    connect \B \bus_addr
    connect \Y $18
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:387"
  wire width 1 $20
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:387"
  cell $and $21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_slrd_p
    connect \B $18
    connect \Y $20
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:376"
  wire width 1 $22
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:376"
  cell $shift $23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bus_flag
    connect \B \bus_addr
    connect \Y $22
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:387"
  wire width 1 $24
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:387"
  cell $and $25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_slrd_p
    connect \B $22
    connect \Y $24
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:376"
  wire width 1 $26
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:376"
  cell $shift $27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bus_flag
    connect \B \bus_addr
    connect \Y $26
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:387"
  wire width 1 $28
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:387"
  cell $and $29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_slrd_p
    connect \B $26
    connect \Y $28
  end
  process $group_9
    assign \out_fifo_0_w_en 1'0
    assign \w_en$17 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/structure.py:131"
    switch \bus_addr [1]
      case 1'1
      case
        attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/fx2_crossbar.py:387"
        switch \bus_addr_p [0]
          case 1'0
            assign \out_fifo_0_w_en $24
          case 1'-
            assign \w_en$17 $28
        end
    end
  end
  connect \fsm_w_rdy 1'0
  connect \fsm_r_rdy 1'0
  connect \fsm_pending 1'0
  connect \r_data 8'00000000
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.multiplexer.U$$0.pads"
module \pads
  wire width 1 $empty_module_filler
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.multiplexer.U$$0.U$$0"
module \U$$0$6
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 output 0 \w_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 input 1 \w_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:74"
  wire width 1 output 2 \w_rdy$1
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:73"
  wire width 1 input 3 \w_en$2
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:70"
  wire width 1 \_ctrl_en
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:88"
  wire width 1 $3
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:88"
  cell $and $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_ctrl_en
    connect \B \w_rdy$1
    connect \Y $3
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:88"
  wire width 1 $5
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:88"
  cell $and $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $3
    connect \B \w_en$2
    connect \Y $5
  end
  process $group_0
    assign \w_en 1'0
    assign \w_en $5
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:71"
  wire width 1 \_data_en
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:89"
  wire width 1 $7
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:89"
  cell $and $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_data_en
    connect \B \w_rdy
    connect \Y $7
  end
  process $group_1
    assign \w_rdy$1 1'0
    assign \w_rdy$1 $7
  end
  connect \_ctrl_en 1'1
  connect \_data_en 1'1
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.multiplexer.U$$0.U$$1"
module \U$$1$7
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 input 0 \r_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 output 1 \r_en
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:31"
  wire width 1 output 2 \r_rdy$1
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:27"
  wire width 1 \_ctrl_en
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:44"
  wire width 1 $2
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:44"
  cell $and $3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_ctrl_en
    connect \B \r_rdy$1
    connect \Y $2
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:30"
  wire width 1 \r_en$4
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:44"
  wire width 1 $5
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:44"
  cell $and $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $2
    connect \B \r_en$4
    connect \Y $5
  end
  process $group_0
    assign \r_en 1'0
    assign \r_en $5
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:28"
  wire width 1 \_data_en
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:45"
  wire width 1 $7
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:45"
  cell $and $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_data_en
    connect \B \r_rdy
    connect \Y $7
  end
  process $group_1
    assign \r_rdy$1 1'0
    assign \r_rdy$1 $7
  end
  connect \_ctrl_en 1'1
  connect \r_en$4 1'0
  connect \_data_en 1'1
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.multiplexer.U$$0.U$$2.scan_bus.min_dwell_ctr"
module \min_dwell_ctr
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:171"
  wire width 1 input 2 $signal
  attribute \init 4'0000
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/min_dwell_ctr.py:25"
  wire width 4 output 3 \count
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/min_dwell_ctr.py:25"
  wire width 4 \count$next
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/min_dwell_ctr.py:22"
  wire width 1 \ovf
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/min_dwell_ctr.py:30"
  wire width 1 $1
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/min_dwell_ctr.py:30"
  cell $eq $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \count
    connect \B 4'1011
    connect \Y $1
  end
  process $group_0
    assign \ovf 1'0
    assign \ovf $1
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/min_dwell_ctr.py:39"
  wire width 5 $3
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/min_dwell_ctr.py:39"
  wire width 5 $4
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/min_dwell_ctr.py:39"
  cell $add $5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 5
    connect \A \count
    connect \B 1'1
    connect \Y $4
  end
  connect $3 $4
  process $group_1
    assign \count$next \count
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/min_dwell_ctr.py:33"
    switch { 1'1 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/min_dwell_ctr.py:33"
      case 1'1
        attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/min_dwell_ctr.py:34"
        switch { \ovf }
          attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/min_dwell_ctr.py:34"
          case 1'1
            assign \count$next 4'0000
          attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/min_dwell_ctr.py:37"
          case
            assign \count$next $3 [3:0]
        end
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:259"
    switch $signal
      case 1'1
        assign \count$next 4'0000
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \count$next 4'0000
    end
  end
  cell $dff $6
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \count$next
    connect \Q \count
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.multiplexer.U$$0.U$$2.scan_bus.dwell_ctr"
module \dwell_ctr
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:171"
  wire width 1 input 2 $signal
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/dwell_ctr.py:20"
  wire width 1 input 3 \rst$1
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/dwell_ctr.py:19"
  wire width 1 input 4 \en
  attribute \init 8'00000000
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/dwell_ctr.py:23"
  wire width 8 output 5 \count
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/dwell_ctr.py:23"
  wire width 8 \count$next
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/dwell_ctr.py:33"
  wire width 9 $2
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/dwell_ctr.py:33"
  wire width 9 $3
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/dwell_ctr.py:33"
  cell $add $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 9
    connect \A \count
    connect \B 1'1
    connect \Y $3
  end
  connect $2 $3
  process $group_0
    assign \count$next \count
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/dwell_ctr.py:28"
    switch { \rst$1 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/dwell_ctr.py:28"
      case 1'1
        assign \count$next 8'00000000
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/dwell_ctr.py:31"
      case
        attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/dwell_ctr.py:32"
        switch { \en }
          attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/dwell_ctr.py:32"
          case 1'1
            assign \count$next $2 [7:0]
        end
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:259"
    switch $signal
      case 1'1
        assign \count$next 8'00000000
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \count$next 8'00000000
    end
  end
  cell $dff $5
    parameter \CLK_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D \count$next
    connect \Q \count
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.multiplexer.U$$0.U$$2.scan_bus.scan_gen.x_ramp"
module \x_ramp
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:171"
  wire width 1 input 2 $signal
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramps.py:26"
  wire width 1 input 3 \en
  attribute \init 512'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramps.py:30"
  wire width 512 output 4 \count
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramps.py:30"
  wire width 512 \count$next
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramps.py:27"
  wire width 1 output 5 \ovf
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramps.py:31"
  wire width 512 input 6 \limit
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramps.py:36"
  wire width 513 $1
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramps.py:36"
  cell $sub $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 512
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 513
    connect \A \limit
    connect \B 1'1
    connect \Y $1
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramps.py:36"
  wire width 1 $3
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramps.py:36"
  cell $eq $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 512
    parameter \B_SIGNED 0
    parameter \B_WIDTH 513
    parameter \Y_WIDTH 1
    connect \A \count
    connect \B $1
    connect \Y $3
  end
  process $group_0
    assign \ovf 1'0
    assign \ovf $3
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramps.py:45"
  wire width 513 $5
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramps.py:45"
  wire width 513 $6
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramps.py:45"
  cell $add $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 512
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 513
    connect \A \count
    connect \B 1'1
    connect \Y $6
  end
  connect $5 $6
  process $group_1
    assign \count$next \count
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramps.py:39"
    switch { \en }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramps.py:39"
      case 1'1
        attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramps.py:40"
        switch { \ovf }
          attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramps.py:40"
          case 1'1
            assign \count$next 512'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
          attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramps.py:43"
          case
            assign \count$next $5 [511:0]
        end
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:259"
    switch $signal
      case 1'1
        assign \count$next 512'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \count$next 512'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    end
  end
  cell $dff $8
    parameter \CLK_POLARITY 1
    parameter \WIDTH 512
    connect \CLK \clk
    connect \D \count$next
    connect \Q \count
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.multiplexer.U$$0.U$$2.scan_bus.scan_gen.y_ramp"
module \y_ramp
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:171"
  wire width 1 input 2 $signal
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramps.py:26"
  wire width 1 input 3 \en
  attribute \init 512'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramps.py:30"
  wire width 512 output 4 \count
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramps.py:30"
  wire width 512 \count$next
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramps.py:27"
  wire width 1 output 5 \ovf
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramps.py:31"
  wire width 512 input 6 \limit
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramps.py:36"
  wire width 513 $1
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramps.py:36"
  cell $sub $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 512
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 513
    connect \A \limit
    connect \B 1'1
    connect \Y $1
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramps.py:36"
  wire width 1 $3
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramps.py:36"
  cell $eq $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 512
    parameter \B_SIGNED 0
    parameter \B_WIDTH 513
    parameter \Y_WIDTH 1
    connect \A \count
    connect \B $1
    connect \Y $3
  end
  process $group_0
    assign \ovf 1'0
    assign \ovf $3
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramps.py:45"
  wire width 513 $5
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramps.py:45"
  wire width 513 $6
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramps.py:45"
  cell $add $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 512
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 513
    connect \A \count
    connect \B 1'1
    connect \Y $6
  end
  connect $5 $6
  process $group_1
    assign \count$next \count
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramps.py:39"
    switch { \en }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramps.py:39"
      case 1'1
        attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramps.py:40"
        switch { \ovf }
          attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramps.py:40"
          case 1'1
            assign \count$next 512'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
          attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramps.py:43"
          case
            assign \count$next $5 [511:0]
        end
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:259"
    switch $signal
      case 1'1
        assign \count$next 512'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \count$next 512'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    end
  end
  cell $dff $8
    parameter \CLK_POLARITY 1
    parameter \WIDTH 512
    connect \CLK \clk
    connect \D \count$next
    connect \Q \count
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.multiplexer.U$$0.U$$2.scan_bus.scan_gen"
module \scan_gen
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:171"
  wire width 1 input 2 $signal
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_ramp_gen.py:28"
  wire width 14 output 3 \x_data
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_ramp_gen.py:29"
  wire width 14 output 4 \y_data
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_ramp_gen.py:21"
  wire width 1 output 5 \line_sync
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_ramp_gen.py:22"
  wire width 1 output 6 \frame_sync
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_ramp_gen.py:20"
  wire width 1 input 7 \en
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramps.py:26"
  wire width 1 \x_ramp_en
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramps.py:30"
  wire width 512 \x_ramp_count
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramps.py:27"
  wire width 1 \x_ramp_ovf
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramps.py:31"
  wire width 512 \x_ramp_limit
  cell \x_ramp \x_ramp
    connect \rst \rst
    connect \clk \clk
    connect $signal $signal
    connect \en \x_ramp_en
    connect \count \x_ramp_count
    connect \ovf \x_ramp_ovf
    connect \limit \x_ramp_limit
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramps.py:26"
  wire width 1 \y_ramp_en
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramps.py:30"
  wire width 512 \y_ramp_count
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramps.py:27"
  wire width 1 \y_ramp_ovf
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/ramps.py:31"
  wire width 512 \y_ramp_limit
  cell \y_ramp \y_ramp
    connect \rst \rst
    connect \clk \clk
    connect $signal $signal
    connect \en \y_ramp_en
    connect \count \y_ramp_count
    connect \ovf \y_ramp_ovf
    connect \limit \y_ramp_limit
  end
  process $group_0
    assign \x_ramp_en 1'0
    assign \x_ramp_en 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_ramp_gen.py:48"
    switch { \en }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_ramp_gen.py:48"
      case 1'1
        assign \x_ramp_en 1'1
    end
  end
  process $group_1
    assign \y_ramp_en 1'0
    assign \y_ramp_en 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_ramp_gen.py:48"
    switch { \en }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_ramp_gen.py:48"
      case 1'1
        attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_ramp_gen.py:51"
        switch { \x_ramp_ovf }
          attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_ramp_gen.py:51"
          case 1'1
            assign \y_ramp_en 1'1
        end
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_ramp_gen.py:40"
  wire width 518 $1
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_ramp_gen.py:40"
  wire width 518 $2
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_ramp_gen.py:40"
  cell $mul $3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 512
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 518
    connect \A \x_ramp_count
    connect \B 6'100000
    connect \Y $2
  end
  connect $1 $2
  process $group_2
    assign \x_data 14'00000000000000
    assign \x_data $1 [13:0]
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_ramp_gen.py:41"
  wire width 518 $4
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_ramp_gen.py:41"
  wire width 518 $5
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_ramp_gen.py:41"
  cell $mul $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 512
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 518
    connect \A \y_ramp_count
    connect \B 6'100000
    connect \Y $5
  end
  connect $4 $5
  process $group_3
    assign \y_data 14'00000000000000
    assign \y_data $4 [13:0]
  end
  process $group_4
    assign \line_sync 1'0
    assign \line_sync \x_ramp_ovf
  end
  process $group_5
    assign \frame_sync 1'0
    assign \frame_sync \y_ramp_ovf
  end
  process $group_6
    assign \x_ramp_limit 512'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    assign \x_ramp_limit 512'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010
  end
  process $group_7
    assign \y_ramp_limit 512'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    assign \y_ramp_limit 512'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.multiplexer.U$$0.U$$2.scan_bus"
module \scan_bus
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:171"
  wire width 1 input 2 $signal
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:44"
  wire width 1 output 3 \x_latch
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:45"
  wire width 1 output 4 \x_enable
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:46"
  wire width 1 output 5 \y_latch
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:47"
  wire width 1 output 6 \y_enable
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:48"
  wire width 1 output 7 \a_latch
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:49"
  wire width 1 output 8 \a_enable
  attribute \init 1'0
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:50"
  wire width 1 output 9 \a_clock
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:50"
  wire width 1 \a_clock$next
  attribute \init 1'0
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:51"
  wire width 1 output 10 \d_clock
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:51"
  wire width 1 \d_clock$next
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:56"
  wire width 1 input 11 \in_fifo_ready
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:57"
  wire width 1 input 12 \out_fifo_ready
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:37"
  wire width 8 output 13 \bus_state
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:38"
  wire width 14 output 14 \x_data
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:39"
  wire width 14 output 15 \y_data
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:62"
  wire width 1 output 16 \dwell_ctr_ovf
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:53"
  wire width 1 output 17 \line_sync
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:54"
  wire width 1 output 18 \frame_sync
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/min_dwell_ctr.py:25"
  wire width 4 \min_dwell_ctr_count
  cell \min_dwell_ctr \min_dwell_ctr
    connect \rst \rst
    connect \clk \clk
    connect $signal $signal
    connect \count \min_dwell_ctr_count
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/dwell_ctr.py:20"
  wire width 1 \dwell_ctr_rst
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/dwell_ctr.py:19"
  wire width 1 \dwell_ctr_en
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/dwell_ctr.py:23"
  wire width 8 \dwell_ctr_count
  cell \dwell_ctr \dwell_ctr
    connect \rst \rst
    connect \clk \clk
    connect $signal $signal
    connect \rst$1 \dwell_ctr_rst
    connect \en \dwell_ctr_en
    connect \count \dwell_ctr_count
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_ramp_gen.py:28"
  wire width 14 \scan_gen_x_data
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_ramp_gen.py:29"
  wire width 14 \scan_gen_y_data
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_ramp_gen.py:21"
  wire width 1 \scan_gen_line_sync
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_ramp_gen.py:22"
  wire width 1 \scan_gen_frame_sync
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/xy_ramp_gen.py:20"
  wire width 1 \scan_gen_en
  cell \scan_gen \scan_gen
    connect \rst \rst
    connect \clk \clk
    connect $signal $signal
    connect \x_data \scan_gen_x_data
    connect \y_data \scan_gen_y_data
    connect \line_sync \scan_gen_line_sync
    connect \frame_sync \scan_gen_frame_sync
    connect \en \scan_gen_en
  end
  process $group_0
    assign \x_data 14'00000000000000
    assign \x_data \scan_gen_x_data
  end
  process $group_1
    assign \y_data 14'00000000000000
    assign \y_data \scan_gen_y_data
  end
  process $group_2
    assign \line_sync 1'0
    assign \line_sync \scan_gen_line_sync
  end
  process $group_3
    assign \frame_sync 1'0
    assign \frame_sync \scan_gen_frame_sync
  end
  process $group_4
    assign \x_enable 1'0
    assign \x_enable 1'0
  end
  process $group_5
    assign \y_enable 1'0
    assign \y_enable 1'0
  end
  attribute \init 4'0000
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:105"
  wire width 4 \fsm_state
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:105"
  wire width 4 \fsm_state$next
  process $group_6
    assign \a_enable 1'0
    assign \a_enable 1'1
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:105"
    switch \fsm_state
      attribute \amaranth.decoding "Wait_For_First_USB_Data/0"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:106"
      case 4'0000
      attribute \amaranth.decoding "WAIT/1"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:110"
      case 4'0001
      attribute \amaranth.decoding "X WRITE/2"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:129"
      case 4'0010
      attribute \amaranth.decoding "X LATCH/3"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:134"
      case 4'0011
      attribute \amaranth.decoding "X RELEASE/4"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:139"
      case 4'0100
      attribute \amaranth.decoding "Y WRITE/5"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:144"
      case 4'0101
      attribute \amaranth.decoding "Y LATCH/6"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:149"
      case 4'0110
      attribute \amaranth.decoding "Y RELEASE/7"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:154"
      case 4'0111
      attribute \amaranth.decoding "A LATCH & ENABLE/8"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:159"
      case 4'1000
        assign \a_enable 1'0
      attribute \amaranth.decoding "A READ/9"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:166"
      case 4'1001
        assign \a_enable 1'0
      attribute \amaranth.decoding "A RELEASE/10"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:172"
      case 4'1010
        assign \a_enable 1'0
      attribute \amaranth.decoding "FIFO_1/11"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:180"
      case 4'1011
      attribute \amaranth.decoding "FIFO_2/12"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:190"
      case 4'1100
    end
  end
  attribute \init 1'0
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:59"
  wire width 1 \count_one
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:59"
  wire width 1 \count_one$next
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:88"
  wire width 1 $1
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:88"
  cell $eq $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \min_dwell_ctr_count
    connect \B 1'1
    connect \Y $1
  end
  process $group_7
    assign \count_one$next \count_one
    assign \count_one$next $1
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:259"
    switch $signal
      case 1'1
        assign \count_one$next 1'0
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \count_one$next 1'0
    end
  end
  attribute \init 1'0
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:60"
  wire width 1 \count_six
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:60"
  wire width 1 \count_six$next
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:89"
  wire width 1 $3
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:89"
  cell $gt $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \min_dwell_ctr_count
    connect \B 3'101
    connect \Y $3
  end
  process $group_8
    assign \count_six$next \count_six
    assign \count_six$next $3
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:259"
    switch $signal
      case 1'1
        assign \count_six$next 1'0
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \count_six$next 1'0
    end
  end
  process $group_9
    assign \a_clock$next \a_clock
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:93"
    switch { \count_six }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:93"
      case 1'1
        assign \a_clock$next 1'0
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:98"
      case
        assign \a_clock$next 1'1
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:259"
    switch $signal
      case 1'1
        assign \a_clock$next 1'0
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \a_clock$next 1'0
    end
  end
  process $group_10
    assign \d_clock$next \d_clock
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:93"
    switch { \count_six }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:93"
      case 1'1
        assign \d_clock$next 1'1
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:98"
      case
        assign \d_clock$next 1'0
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:259"
    switch $signal
      case 1'1
        assign \d_clock$next 1'0
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \d_clock$next 1'0
    end
  end
  process $group_11
    assign \fsm_state$next \fsm_state
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:105"
    switch \fsm_state
      attribute \amaranth.decoding "Wait_For_First_USB_Data/0"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:106"
      case 4'0000
        attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:107"
        switch { \out_fifo_ready }
          attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:107"
          case 1'1
            assign \fsm_state$next 4'0001
        end
      attribute \amaranth.decoding "WAIT/1"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:110"
      case 4'0001
        attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:111"
        switch { \count_one }
          attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:111"
          case 1'1
            assign \fsm_state$next 4'0010
          attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:125"
          case
            assign \fsm_state$next 4'0001
        end
      attribute \amaranth.decoding "X WRITE/2"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:129"
      case 4'0010
        assign \fsm_state$next 4'0011
      attribute \amaranth.decoding "X LATCH/3"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:134"
      case 4'0011
        assign \fsm_state$next 4'0100
      attribute \amaranth.decoding "X RELEASE/4"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:139"
      case 4'0100
        assign \fsm_state$next 4'0101
      attribute \amaranth.decoding "Y WRITE/5"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:144"
      case 4'0101
        assign \fsm_state$next 4'0110
      attribute \amaranth.decoding "Y LATCH/6"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:149"
      case 4'0110
        assign \fsm_state$next 4'0111
      attribute \amaranth.decoding "Y RELEASE/7"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:154"
      case 4'0111
        assign \fsm_state$next 4'1000
      attribute \amaranth.decoding "A LATCH & ENABLE/8"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:159"
      case 4'1000
        assign \fsm_state$next 4'1001
      attribute \amaranth.decoding "A READ/9"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:166"
      case 4'1001
        assign \fsm_state$next 4'1010
      attribute \amaranth.decoding "A RELEASE/10"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:172"
      case 4'1010
        attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:175"
        switch { \in_fifo_ready }
          attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:175"
          case 1'1
            assign \fsm_state$next 4'1011
        end
      attribute \amaranth.decoding "FIFO_1/11"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:180"
      case 4'1011
        attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:186"
        switch { \in_fifo_ready }
          attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:186"
          case 1'1
            assign \fsm_state$next 4'1100
        end
      attribute \amaranth.decoding "FIFO_2/12"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:190"
      case 4'1100
        assign \fsm_state$next 4'0001
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:259"
    switch $signal
      case 1'1
        assign \fsm_state$next 4'0000
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \fsm_state$next 4'0000
    end
  end
  process $group_12
    assign \bus_state 8'00000000
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:105"
    switch \fsm_state
      attribute \amaranth.decoding "Wait_For_First_USB_Data/0"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:106"
      case 4'0000
      attribute \amaranth.decoding "WAIT/1"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:110"
      case 4'0001
        attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:111"
        switch { \count_one }
          attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:111"
          case 1'1
            attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:112"
            switch { \dwell_ctr_ovf }
              attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:112"
              case 1'1
                assign \bus_state 8'00001000
              attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:122"
              case
            end
          attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:125"
          case
        end
      attribute \amaranth.decoding "X WRITE/2"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:129"
      case 4'0010
        assign \bus_state 8'00000001
      attribute \amaranth.decoding "X LATCH/3"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:134"
      case 4'0011
        assign \bus_state 8'00000001
      attribute \amaranth.decoding "X RELEASE/4"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:139"
      case 4'0100
        assign \bus_state 8'00000001
      attribute \amaranth.decoding "Y WRITE/5"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:144"
      case 4'0101
        assign \bus_state 8'00000010
      attribute \amaranth.decoding "Y LATCH/6"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:149"
      case 4'0110
        assign \bus_state 8'00000010
      attribute \amaranth.decoding "Y RELEASE/7"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:154"
      case 4'0111
        assign \bus_state 8'00000010
      attribute \amaranth.decoding "A LATCH & ENABLE/8"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:159"
      case 4'1000
      attribute \amaranth.decoding "A READ/9"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:166"
      case 4'1001
        assign \bus_state 8'00000011
      attribute \amaranth.decoding "A RELEASE/10"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:172"
      case 4'1010
        assign \bus_state 8'00000111
      attribute \amaranth.decoding "FIFO_1/11"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:180"
      case 4'1011
        assign \bus_state 8'00000100
      attribute \amaranth.decoding "FIFO_2/12"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:190"
      case 4'1100
        assign \bus_state 8'00000101
    end
  end
  process $group_13
    assign \dwell_ctr_rst 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:105"
    switch \fsm_state
      attribute \amaranth.decoding "Wait_For_First_USB_Data/0"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:106"
      case 4'0000
      attribute \amaranth.decoding "WAIT/1"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:110"
      case 4'0001
        attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:111"
        switch { \count_one }
          attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:111"
          case 1'1
            attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:112"
            switch { \dwell_ctr_ovf }
              attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:112"
              case 1'1
                assign \dwell_ctr_rst 1'1
              attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:122"
              case
            end
          attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:125"
          case
        end
      attribute \amaranth.decoding "X WRITE/2"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:129"
      case 4'0010
      attribute \amaranth.decoding "X LATCH/3"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:134"
      case 4'0011
      attribute \amaranth.decoding "X RELEASE/4"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:139"
      case 4'0100
      attribute \amaranth.decoding "Y WRITE/5"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:144"
      case 4'0101
      attribute \amaranth.decoding "Y LATCH/6"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:149"
      case 4'0110
      attribute \amaranth.decoding "Y RELEASE/7"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:154"
      case 4'0111
      attribute \amaranth.decoding "A LATCH & ENABLE/8"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:159"
      case 4'1000
      attribute \amaranth.decoding "A READ/9"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:166"
      case 4'1001
      attribute \amaranth.decoding "A RELEASE/10"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:172"
      case 4'1010
      attribute \amaranth.decoding "FIFO_1/11"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:180"
      case 4'1011
      attribute \amaranth.decoding "FIFO_2/12"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:190"
      case 4'1100
    end
  end
  process $group_14
    assign \dwell_ctr_en 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:105"
    switch \fsm_state
      attribute \amaranth.decoding "Wait_For_First_USB_Data/0"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:106"
      case 4'0000
      attribute \amaranth.decoding "WAIT/1"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:110"
      case 4'0001
        attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:111"
        switch { \count_one }
          attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:111"
          case 1'1
            attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:112"
            switch { \dwell_ctr_ovf }
              attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:112"
              case 1'1
                assign \dwell_ctr_en 1'1
              attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:122"
              case
                assign \dwell_ctr_en 1'1
            end
          attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:125"
          case
        end
      attribute \amaranth.decoding "X WRITE/2"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:129"
      case 4'0010
      attribute \amaranth.decoding "X LATCH/3"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:134"
      case 4'0011
      attribute \amaranth.decoding "X RELEASE/4"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:139"
      case 4'0100
      attribute \amaranth.decoding "Y WRITE/5"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:144"
      case 4'0101
      attribute \amaranth.decoding "Y LATCH/6"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:149"
      case 4'0110
      attribute \amaranth.decoding "Y RELEASE/7"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:154"
      case 4'0111
      attribute \amaranth.decoding "A LATCH & ENABLE/8"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:159"
      case 4'1000
      attribute \amaranth.decoding "A READ/9"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:166"
      case 4'1001
      attribute \amaranth.decoding "A RELEASE/10"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:172"
      case 4'1010
      attribute \amaranth.decoding "FIFO_1/11"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:180"
      case 4'1011
      attribute \amaranth.decoding "FIFO_2/12"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:190"
      case 4'1100
    end
  end
  process $group_15
    assign \scan_gen_en 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:105"
    switch \fsm_state
      attribute \amaranth.decoding "Wait_For_First_USB_Data/0"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:106"
      case 4'0000
      attribute \amaranth.decoding "WAIT/1"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:110"
      case 4'0001
        attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:111"
        switch { \count_one }
          attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:111"
          case 1'1
            attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:112"
            switch { \dwell_ctr_ovf }
              attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:112"
              case 1'1
                assign \scan_gen_en 1'1
              attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:122"
              case
            end
          attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:125"
          case
        end
      attribute \amaranth.decoding "X WRITE/2"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:129"
      case 4'0010
      attribute \amaranth.decoding "X LATCH/3"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:134"
      case 4'0011
      attribute \amaranth.decoding "X RELEASE/4"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:139"
      case 4'0100
      attribute \amaranth.decoding "Y WRITE/5"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:144"
      case 4'0101
      attribute \amaranth.decoding "Y LATCH/6"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:149"
      case 4'0110
      attribute \amaranth.decoding "Y RELEASE/7"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:154"
      case 4'0111
      attribute \amaranth.decoding "A LATCH & ENABLE/8"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:159"
      case 4'1000
      attribute \amaranth.decoding "A READ/9"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:166"
      case 4'1001
      attribute \amaranth.decoding "A RELEASE/10"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:172"
      case 4'1010
      attribute \amaranth.decoding "FIFO_1/11"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:180"
      case 4'1011
      attribute \amaranth.decoding "FIFO_2/12"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:190"
      case 4'1100
    end
  end
  process $group_16
    assign \x_latch 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:105"
    switch \fsm_state
      attribute \amaranth.decoding "Wait_For_First_USB_Data/0"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:106"
      case 4'0000
      attribute \amaranth.decoding "WAIT/1"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:110"
      case 4'0001
      attribute \amaranth.decoding "X WRITE/2"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:129"
      case 4'0010
        assign \x_latch 1'0
      attribute \amaranth.decoding "X LATCH/3"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:134"
      case 4'0011
        assign \x_latch 1'1
      attribute \amaranth.decoding "X RELEASE/4"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:139"
      case 4'0100
        assign \x_latch 1'0
      attribute \amaranth.decoding "Y WRITE/5"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:144"
      case 4'0101
      attribute \amaranth.decoding "Y LATCH/6"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:149"
      case 4'0110
      attribute \amaranth.decoding "Y RELEASE/7"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:154"
      case 4'0111
      attribute \amaranth.decoding "A LATCH & ENABLE/8"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:159"
      case 4'1000
      attribute \amaranth.decoding "A READ/9"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:166"
      case 4'1001
      attribute \amaranth.decoding "A RELEASE/10"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:172"
      case 4'1010
      attribute \amaranth.decoding "FIFO_1/11"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:180"
      case 4'1011
      attribute \amaranth.decoding "FIFO_2/12"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:190"
      case 4'1100
    end
  end
  process $group_17
    assign \y_latch 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:105"
    switch \fsm_state
      attribute \amaranth.decoding "Wait_For_First_USB_Data/0"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:106"
      case 4'0000
      attribute \amaranth.decoding "WAIT/1"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:110"
      case 4'0001
      attribute \amaranth.decoding "X WRITE/2"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:129"
      case 4'0010
      attribute \amaranth.decoding "X LATCH/3"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:134"
      case 4'0011
      attribute \amaranth.decoding "X RELEASE/4"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:139"
      case 4'0100
      attribute \amaranth.decoding "Y WRITE/5"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:144"
      case 4'0101
        assign \y_latch 1'0
      attribute \amaranth.decoding "Y LATCH/6"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:149"
      case 4'0110
        assign \y_latch 1'1
      attribute \amaranth.decoding "Y RELEASE/7"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:154"
      case 4'0111
        assign \y_latch 1'0
      attribute \amaranth.decoding "A LATCH & ENABLE/8"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:159"
      case 4'1000
      attribute \amaranth.decoding "A READ/9"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:166"
      case 4'1001
      attribute \amaranth.decoding "A RELEASE/10"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:172"
      case 4'1010
      attribute \amaranth.decoding "FIFO_1/11"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:180"
      case 4'1011
      attribute \amaranth.decoding "FIFO_2/12"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:190"
      case 4'1100
    end
  end
  process $group_18
    assign \a_latch 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:105"
    switch \fsm_state
      attribute \amaranth.decoding "Wait_For_First_USB_Data/0"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:106"
      case 4'0000
      attribute \amaranth.decoding "WAIT/1"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:110"
      case 4'0001
      attribute \amaranth.decoding "X WRITE/2"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:129"
      case 4'0010
      attribute \amaranth.decoding "X LATCH/3"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:134"
      case 4'0011
      attribute \amaranth.decoding "X RELEASE/4"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:139"
      case 4'0100
      attribute \amaranth.decoding "Y WRITE/5"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:144"
      case 4'0101
      attribute \amaranth.decoding "Y LATCH/6"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:149"
      case 4'0110
      attribute \amaranth.decoding "Y RELEASE/7"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:154"
      case 4'0111
      attribute \amaranth.decoding "A LATCH & ENABLE/8"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:159"
      case 4'1000
        assign \a_latch 1'1
      attribute \amaranth.decoding "A READ/9"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:166"
      case 4'1001
      attribute \amaranth.decoding "A RELEASE/10"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:172"
      case 4'1010
      attribute \amaranth.decoding "FIFO_1/11"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:180"
      case 4'1011
      attribute \amaranth.decoding "FIFO_2/12"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:190"
      case 4'1100
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:34"
  wire width 8 \dwell_time
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:182"
  wire width 1 $5
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:182"
  cell $eq $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \dwell_ctr_count
    connect \B \dwell_time
    connect \Y $5
  end
  process $group_19
    assign \dwell_ctr_ovf 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:105"
    switch \fsm_state
      attribute \amaranth.decoding "Wait_For_First_USB_Data/0"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:106"
      case 4'0000
      attribute \amaranth.decoding "WAIT/1"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:110"
      case 4'0001
      attribute \amaranth.decoding "X WRITE/2"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:129"
      case 4'0010
      attribute \amaranth.decoding "X LATCH/3"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:134"
      case 4'0011
      attribute \amaranth.decoding "X RELEASE/4"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:139"
      case 4'0100
      attribute \amaranth.decoding "Y WRITE/5"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:144"
      case 4'0101
      attribute \amaranth.decoding "Y LATCH/6"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:149"
      case 4'0110
      attribute \amaranth.decoding "Y RELEASE/7"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:154"
      case 4'0111
      attribute \amaranth.decoding "A LATCH & ENABLE/8"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:159"
      case 4'1000
      attribute \amaranth.decoding "A READ/9"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:166"
      case 4'1001
      attribute \amaranth.decoding "A RELEASE/10"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:172"
      case 4'1010
      attribute \amaranth.decoding "FIFO_1/11"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:180"
      case 4'1011
        attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:182"
        switch { $5 }
          attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:182"
          case 1'1
            assign \dwell_ctr_ovf 1'1
        end
      attribute \amaranth.decoding "FIFO_2/12"
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:190"
      case 4'1100
    end
  end
  cell $dff $7
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \count_one$next
    connect \Q \count_one
  end
  cell $dff $8
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \count_six$next
    connect \Q \count_six
  end
  cell $dff $9
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \a_clock$next
    connect \Q \a_clock
  end
  cell $dff $10
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \d_clock$next
    connect \Q \d_clock
  end
  cell $dff $11
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \fsm_state$next
    connect \Q \fsm_state
  end
  connect \dwell_time 8'00000000
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.multiplexer.U$$0.U$$2"
module \U$$2
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:171"
  wire width 1 input 2 $signal
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:78"
  wire width 8 output 3 \w_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:23"
  wire width 1 output 4 \a_oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:21"
  wire width 1 output 5 \a_o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:23"
  wire width 1 output 6 \b_oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:21"
  wire width 1 output 7 \b_o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:23"
  wire width 1 output 8 \c_oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:21"
  wire width 1 output 9 \c_o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:23"
  wire width 1 output 10 \d_oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:21"
  wire width 1 output 11 \d_o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:23"
  wire width 1 output 12 \e_oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:21"
  wire width 1 output 13 \e_o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:23"
  wire width 1 output 14 \f_oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:21"
  wire width 1 output 15 \f_o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:23"
  wire width 1 output 16 \g_oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:21"
  wire width 1 output 17 \g_o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:25"
  wire width 1 input 18 \g_i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:23"
  wire width 1 output 19 \h_oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:21"
  wire width 1 output 20 \h_o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:25"
  wire width 1 input 21 \h_i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:23"
  wire width 1 output 22 \i_oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:21"
  wire width 1 output 23 \i_o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:25"
  wire width 1 input 24 \i_i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:23"
  wire width 1 output 25 \j_oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:21"
  wire width 1 output 26 \j_o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:25"
  wire width 1 input 27 \j_i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:23"
  wire width 1 output 28 \k_oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:21"
  wire width 1 output 29 \k_o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:25"
  wire width 1 input 30 \k_i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:23"
  wire width 1 output 31 \l_oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:21"
  wire width 1 output 32 \l_o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:25"
  wire width 1 input 33 \l_i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:23"
  wire width 1 output 34 \m_oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:21"
  wire width 1 output 35 \m_o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:25"
  wire width 1 input 36 \m_i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:23"
  wire width 1 output 37 \n_oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:21"
  wire width 1 output 38 \n_o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:25"
  wire width 1 input 39 \n_i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:25"
  wire width 1 input 40 \p_i
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:74"
  wire width 1 input 41 \w_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:73"
  wire width 1 output 42 \w_en
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:31"
  wire width 1 input 43 \r_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 44 \X_LATCH_0__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 45 \X_ENABLE_0__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 46 \Y_LATCH_0__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 47 \Y_ENABLE_0__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 48 \A_LATCH_0__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 49 \A_ENABLE_0__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 50 \A_CLOCK_0__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 51 \D_CLOCK_0__o
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:44"
  wire width 1 \scan_bus_x_latch
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:45"
  wire width 1 \scan_bus_x_enable
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:46"
  wire width 1 \scan_bus_y_latch
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:47"
  wire width 1 \scan_bus_y_enable
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:48"
  wire width 1 \scan_bus_a_latch
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:49"
  wire width 1 \scan_bus_a_enable
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:50"
  wire width 1 \scan_bus_a_clock
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:51"
  wire width 1 \scan_bus_d_clock
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:56"
  wire width 1 \scan_bus_in_fifo_ready
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:57"
  wire width 1 \scan_bus_out_fifo_ready
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:37"
  wire width 8 \scan_bus_bus_state
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:38"
  wire width 14 \scan_bus_x_data
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:39"
  wire width 14 \scan_bus_y_data
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:62"
  wire width 1 \scan_bus_dwell_ctr_ovf
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:53"
  wire width 1 \scan_bus_line_sync
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/scan_gen_components/bus_state_machine.py:54"
  wire width 1 \scan_bus_frame_sync
  cell \scan_bus \scan_bus
    connect \rst \rst
    connect \clk \clk
    connect $signal $signal
    connect \x_latch \scan_bus_x_latch
    connect \x_enable \scan_bus_x_enable
    connect \y_latch \scan_bus_y_latch
    connect \y_enable \scan_bus_y_enable
    connect \a_latch \scan_bus_a_latch
    connect \a_enable \scan_bus_a_enable
    connect \a_clock \scan_bus_a_clock
    connect \d_clock \scan_bus_d_clock
    connect \in_fifo_ready \scan_bus_in_fifo_ready
    connect \out_fifo_ready \scan_bus_out_fifo_ready
    connect \bus_state \scan_bus_bus_state
    connect \x_data \scan_bus_x_data
    connect \y_data \scan_bus_y_data
    connect \dwell_ctr_ovf \scan_bus_dwell_ctr_ovf
    connect \line_sync \scan_bus_line_sync
    connect \frame_sync \scan_bus_frame_sync
  end
  process $group_0
    assign \X_LATCH_0__o 1'0
    assign { \X_LATCH_0__o } \scan_bus_x_latch
  end
  process $group_1
    assign \X_ENABLE_0__o 1'0
    assign { \X_ENABLE_0__o } \scan_bus_x_enable
  end
  process $group_2
    assign \Y_LATCH_0__o 1'0
    assign { \Y_LATCH_0__o } \scan_bus_y_latch
  end
  process $group_3
    assign \Y_ENABLE_0__o 1'0
    assign { \Y_ENABLE_0__o } \scan_bus_y_enable
  end
  process $group_4
    assign \A_LATCH_0__o 1'0
    assign { \A_LATCH_0__o } \scan_bus_a_latch
  end
  process $group_5
    assign \A_ENABLE_0__o 1'0
    assign { \A_ENABLE_0__o } \scan_bus_a_enable
  end
  process $group_6
    assign \A_CLOCK_0__o 1'0
    assign { \A_CLOCK_0__o } \scan_bus_a_clock
  end
  process $group_7
    assign \D_CLOCK_0__o 1'0
    assign { \D_CLOCK_0__o } \scan_bus_d_clock
  end
  process $group_8
    assign \scan_bus_in_fifo_ready 1'0
    assign \scan_bus_in_fifo_ready \w_rdy
  end
  process $group_9
    assign \scan_bus_out_fifo_ready 1'0
    assign \scan_bus_out_fifo_ready \r_rdy
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  wire width 1 $1
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  cell $eq $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 1'1
    connect \Y $1
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  wire width 1 $3
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  cell $eq $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 2'10
    connect \Y $3
  end
  process $group_10
    assign \a_oe 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
    switch { $1 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
      case 1'1
        assign \a_oe \p_i
    end
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
    switch { $3 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
      case 1'1
        assign \a_oe \p_i
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  wire width 1 $5
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  cell $eq $6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 1'1
    connect \Y $5
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  wire width 1 $7
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  cell $eq $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 2'10
    connect \Y $7
  end
  process $group_11
    assign \a_o 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
    switch { $5 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
      case 1'1
        assign \a_o \scan_bus_x_data [0]
    end
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
    switch { $7 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
      case 1'1
        assign \a_o \scan_bus_y_data [0]
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  wire width 1 $9
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  cell $eq $10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 1'1
    connect \Y $9
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  wire width 1 $11
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  cell $eq $12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 2'10
    connect \Y $11
  end
  process $group_12
    assign \b_oe 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
    switch { $9 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
      case 1'1
        assign \b_oe \p_i
    end
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
    switch { $11 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
      case 1'1
        assign \b_oe \p_i
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  wire width 1 $13
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  cell $eq $14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 1'1
    connect \Y $13
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  wire width 1 $15
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  cell $eq $16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 2'10
    connect \Y $15
  end
  process $group_13
    assign \b_o 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
    switch { $13 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
      case 1'1
        assign \b_o \scan_bus_x_data [1]
    end
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
    switch { $15 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
      case 1'1
        assign \b_o \scan_bus_y_data [1]
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  wire width 1 $17
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  cell $eq $18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 1'1
    connect \Y $17
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  wire width 1 $19
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  cell $eq $20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 2'10
    connect \Y $19
  end
  process $group_14
    assign \c_oe 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
    switch { $17 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
      case 1'1
        assign \c_oe \p_i
    end
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
    switch { $19 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
      case 1'1
        assign \c_oe \p_i
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  wire width 1 $21
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  cell $eq $22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 1'1
    connect \Y $21
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  wire width 1 $23
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  cell $eq $24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 2'10
    connect \Y $23
  end
  process $group_15
    assign \c_o 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
    switch { $21 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
      case 1'1
        assign \c_o \scan_bus_x_data [2]
    end
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
    switch { $23 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
      case 1'1
        assign \c_o \scan_bus_y_data [2]
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  wire width 1 $25
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  cell $eq $26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 1'1
    connect \Y $25
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  wire width 1 $27
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  cell $eq $28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 2'10
    connect \Y $27
  end
  process $group_16
    assign \d_oe 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
    switch { $25 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
      case 1'1
        assign \d_oe \p_i
    end
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
    switch { $27 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
      case 1'1
        assign \d_oe \p_i
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  wire width 1 $29
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  cell $eq $30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 1'1
    connect \Y $29
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  wire width 1 $31
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  cell $eq $32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 2'10
    connect \Y $31
  end
  process $group_17
    assign \d_o 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
    switch { $29 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
      case 1'1
        assign \d_o \scan_bus_x_data [3]
    end
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
    switch { $31 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
      case 1'1
        assign \d_o \scan_bus_y_data [3]
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  wire width 1 $33
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  cell $eq $34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 1'1
    connect \Y $33
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  wire width 1 $35
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  cell $eq $36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 2'10
    connect \Y $35
  end
  process $group_18
    assign \e_oe 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
    switch { $33 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
      case 1'1
        assign \e_oe \p_i
    end
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
    switch { $35 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
      case 1'1
        assign \e_oe \p_i
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  wire width 1 $37
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  cell $eq $38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 1'1
    connect \Y $37
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  wire width 1 $39
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  cell $eq $40
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 2'10
    connect \Y $39
  end
  process $group_19
    assign \e_o 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
    switch { $37 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
      case 1'1
        assign \e_o \scan_bus_x_data [4]
    end
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
    switch { $39 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
      case 1'1
        assign \e_o \scan_bus_y_data [4]
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  wire width 1 $41
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  cell $eq $42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 1'1
    connect \Y $41
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  wire width 1 $43
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  cell $eq $44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 2'10
    connect \Y $43
  end
  process $group_20
    assign \f_oe 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
    switch { $41 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
      case 1'1
        assign \f_oe \p_i
    end
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
    switch { $43 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
      case 1'1
        assign \f_oe \p_i
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  wire width 1 $45
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  cell $eq $46
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 1'1
    connect \Y $45
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  wire width 1 $47
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  cell $eq $48
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 2'10
    connect \Y $47
  end
  process $group_21
    assign \f_o 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
    switch { $45 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
      case 1'1
        assign \f_o \scan_bus_x_data [5]
    end
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
    switch { $47 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
      case 1'1
        assign \f_o \scan_bus_y_data [5]
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  wire width 1 $49
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  cell $eq $50
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 1'1
    connect \Y $49
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  wire width 1 $51
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  cell $eq $52
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 2'10
    connect \Y $51
  end
  process $group_22
    assign \g_oe 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
    switch { $49 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
      case 1'1
        assign \g_oe \p_i
    end
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
    switch { $51 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
      case 1'1
        assign \g_oe \p_i
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  wire width 1 $53
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  cell $eq $54
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 1'1
    connect \Y $53
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  wire width 1 $55
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  cell $eq $56
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 2'10
    connect \Y $55
  end
  process $group_23
    assign \g_o 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
    switch { $53 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
      case 1'1
        assign \g_o \scan_bus_x_data [6]
    end
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
    switch { $55 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
      case 1'1
        assign \g_o \scan_bus_y_data [6]
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  wire width 1 $57
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  cell $eq $58
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 1'1
    connect \Y $57
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  wire width 1 $59
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  cell $eq $60
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 2'10
    connect \Y $59
  end
  process $group_24
    assign \h_oe 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
    switch { $57 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
      case 1'1
        assign \h_oe \p_i
    end
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
    switch { $59 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
      case 1'1
        assign \h_oe \p_i
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  wire width 1 $61
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  cell $eq $62
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 1'1
    connect \Y $61
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  wire width 1 $63
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  cell $eq $64
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 2'10
    connect \Y $63
  end
  process $group_25
    assign \h_o 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
    switch { $61 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
      case 1'1
        assign \h_o \scan_bus_x_data [7]
    end
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
    switch { $63 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
      case 1'1
        assign \h_o \scan_bus_y_data [7]
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  wire width 1 $65
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  cell $eq $66
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 1'1
    connect \Y $65
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  wire width 1 $67
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  cell $eq $68
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 2'10
    connect \Y $67
  end
  process $group_26
    assign \i_oe 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
    switch { $65 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
      case 1'1
        assign \i_oe \p_i
    end
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
    switch { $67 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
      case 1'1
        assign \i_oe \p_i
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  wire width 1 $69
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  cell $eq $70
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 1'1
    connect \Y $69
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  wire width 1 $71
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  cell $eq $72
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 2'10
    connect \Y $71
  end
  process $group_27
    assign \i_o 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
    switch { $69 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
      case 1'1
        assign \i_o \scan_bus_x_data [8]
    end
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
    switch { $71 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
      case 1'1
        assign \i_o \scan_bus_y_data [8]
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  wire width 1 $73
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  cell $eq $74
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 1'1
    connect \Y $73
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  wire width 1 $75
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  cell $eq $76
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 2'10
    connect \Y $75
  end
  process $group_28
    assign \j_oe 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
    switch { $73 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
      case 1'1
        assign \j_oe \p_i
    end
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
    switch { $75 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
      case 1'1
        assign \j_oe \p_i
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  wire width 1 $77
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  cell $eq $78
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 1'1
    connect \Y $77
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  wire width 1 $79
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  cell $eq $80
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 2'10
    connect \Y $79
  end
  process $group_29
    assign \j_o 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
    switch { $77 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
      case 1'1
        assign \j_o \scan_bus_x_data [9]
    end
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
    switch { $79 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
      case 1'1
        assign \j_o \scan_bus_y_data [9]
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  wire width 1 $81
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  cell $eq $82
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 1'1
    connect \Y $81
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  wire width 1 $83
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  cell $eq $84
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 2'10
    connect \Y $83
  end
  process $group_30
    assign \k_oe 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
    switch { $81 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
      case 1'1
        assign \k_oe \p_i
    end
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
    switch { $83 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
      case 1'1
        assign \k_oe \p_i
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  wire width 1 $85
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  cell $eq $86
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 1'1
    connect \Y $85
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  wire width 1 $87
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  cell $eq $88
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 2'10
    connect \Y $87
  end
  process $group_31
    assign \k_o 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
    switch { $85 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
      case 1'1
        assign \k_o \scan_bus_x_data [10]
    end
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
    switch { $87 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
      case 1'1
        assign \k_o \scan_bus_y_data [10]
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  wire width 1 $89
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  cell $eq $90
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 1'1
    connect \Y $89
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  wire width 1 $91
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  cell $eq $92
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 2'10
    connect \Y $91
  end
  process $group_32
    assign \l_oe 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
    switch { $89 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
      case 1'1
        assign \l_oe \p_i
    end
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
    switch { $91 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
      case 1'1
        assign \l_oe \p_i
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  wire width 1 $93
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  cell $eq $94
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 1'1
    connect \Y $93
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  wire width 1 $95
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  cell $eq $96
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 2'10
    connect \Y $95
  end
  process $group_33
    assign \l_o 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
    switch { $93 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
      case 1'1
        assign \l_o \scan_bus_x_data [11]
    end
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
    switch { $95 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
      case 1'1
        assign \l_o \scan_bus_y_data [11]
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  wire width 1 $97
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  cell $eq $98
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 1'1
    connect \Y $97
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  wire width 1 $99
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  cell $eq $100
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 2'10
    connect \Y $99
  end
  process $group_34
    assign \m_oe 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
    switch { $97 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
      case 1'1
        assign \m_oe \p_i
    end
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
    switch { $99 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
      case 1'1
        assign \m_oe \p_i
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  wire width 1 $101
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  cell $eq $102
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 1'1
    connect \Y $101
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  wire width 1 $103
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  cell $eq $104
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 2'10
    connect \Y $103
  end
  process $group_35
    assign \m_o 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
    switch { $101 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
      case 1'1
        assign \m_o \scan_bus_x_data [12]
    end
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
    switch { $103 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
      case 1'1
        assign \m_o \scan_bus_y_data [12]
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  wire width 1 $105
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  cell $eq $106
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 1'1
    connect \Y $105
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  wire width 1 $107
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  cell $eq $108
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 2'10
    connect \Y $107
  end
  process $group_36
    assign \n_oe 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
    switch { $105 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
      case 1'1
        assign \n_oe \p_i
    end
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
    switch { $107 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
      case 1'1
        assign \n_oe \p_i
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  wire width 1 $109
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
  cell $eq $110
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 1'1
    connect \Y $109
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  wire width 1 $111
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
  cell $eq $112
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 2'10
    connect \Y $111
  end
  process $group_37
    assign \n_o 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
    switch { $109 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:81"
      case 1'1
        assign \n_o \scan_bus_x_data [13]
    end
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
    switch { $111 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:113"
      case 1'1
        assign \n_o \scan_bus_y_data [13]
    end
  end
  attribute \init 14'00000000000000
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:47"
  wire width 14 \datain
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:47"
  wire width 14 \datain$next
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:145"
  wire width 1 $113
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:145"
  cell $eq $114
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 2'11
    connect \Y $113
  end
  process $group_38
    assign \datain$next \datain
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:145"
    switch { $113 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:145"
      case 1'1
        assign \datain$next [0] \g_i
        assign \datain$next [1] \h_i
        assign \datain$next [2] \i_i
        assign \datain$next [3] \j_i
        assign \datain$next [4] \k_i
        assign \datain$next [5] \l_i
        assign \datain$next [6] \m_i
        assign \datain$next [7] \n_i
        assign \datain$next [8] 1'0
        assign \datain$next [9] 1'0
        assign \datain$next [10] 1'0
        assign \datain$next [11] 1'0
        assign \datain$next [12] 1'0
        assign \datain$next [13] 1'0
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:259"
    switch $signal
      case 1'1
        assign \datain$next 14'00000000000000
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \datain$next 14'00000000000000
    end
  end
  attribute \init 14'00000000000000
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:49"
  wire width 14 \running_average_two
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:49"
  wire width 14 \running_average_two$next
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:188"
  wire width 1 $115
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:188"
  cell $eq $116
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 3'111
    connect \Y $115
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:195"
  wire width 15 $117
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:195"
  wire width 15 $118
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:195"
  cell $add $119
    parameter \A_SIGNED 0
    parameter \A_WIDTH 14
    parameter \B_SIGNED 0
    parameter \B_WIDTH 14
    parameter \Y_WIDTH 15
    connect \A \running_average_two
    connect \B \datain
    connect \Y $118
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:195"
  wire width 15 $120
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:195"
  cell $divfloor $121
    parameter \A_SIGNED 0
    parameter \A_WIDTH 15
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 15
    connect \A $118
    connect \B 2'10
    connect \Y $120
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:195"
  wire width 15 $122
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/back/rtlil.py:569"
  wire width 1 $123
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/back/rtlil.py:569"
  cell $eq $124
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 2'10
    connect \B 1'0
    connect \Y $123
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:195"
  cell $mux $125
    parameter \WIDTH 15
    connect \A $120
    connect \B 15'000000000000000
    connect \S $123
    connect \Y $122
  end
  connect $117 $122
  process $group_39
    assign \running_average_two$next \running_average_two
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:188"
    switch { $115 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:188"
      case 1'1
        attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:189"
        switch { \scan_bus_dwell_ctr_ovf }
          attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:189"
          case 1'1
            assign \running_average_two$next \datain
          attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:193"
          case
            assign \running_average_two$next $117 [13:0]
        end
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:259"
    switch $signal
      case 1'1
        assign \running_average_two$next 14'00000000000000
    end
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/hdl/xfrm.py:516"
    switch \rst
      case 1'1
        assign \running_average_two$next 14'00000000000000
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:199"
  wire width 1 $126
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:199"
  cell $eq $127
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 3'100
    connect \Y $126
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:201"
  wire width 1 $128
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:201"
  cell $le $129
    parameter \A_SIGNED 0
    parameter \A_WIDTH 14
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \running_average_two
    connect \B 1'1
    connect \Y $128
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:212"
  wire width 1 $130
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:212"
  cell $eq $131
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 3'101
    connect \Y $130
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:214"
  wire width 1 $132
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:214"
  cell $and $133
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scan_bus_line_sync
    connect \B \scan_bus_frame_sync
    connect \Y $132
  end
  process $group_40
    assign \w_data 8'00000000
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:199"
    switch { $126 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:199"
      case 1'1
        attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:200"
        switch { \w_rdy }
          attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:200"
          case 1'1
            attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:201"
            switch { $128 }
              attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:201"
              case 1'1
                assign \w_data 8'00000010
              attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:206"
              case
                assign \w_data \running_average_two [7:0]
            end
        end
    end
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:212"
    switch { $130 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:212"
      case 1'1
        attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:213"
        switch { \w_rdy }
          attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:213"
          case 1'1
            attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:214"
            switch { $132 }
              attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:214"
              case 1'1
                assign \w_data 8'00000000
            end
        end
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:199"
  wire width 1 $134
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:199"
  cell $eq $135
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 3'100
    connect \Y $134
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:201"
  wire width 1 $136
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:201"
  cell $le $137
    parameter \A_SIGNED 0
    parameter \A_WIDTH 14
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \running_average_two
    connect \B 1'1
    connect \Y $136
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:212"
  wire width 1 $138
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:212"
  cell $eq $139
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \scan_bus_bus_state
    connect \B 3'101
    connect \Y $138
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:214"
  wire width 1 $140
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:214"
  cell $and $141
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \scan_bus_line_sync
    connect \B \scan_bus_frame_sync
    connect \Y $140
  end
  process $group_41
    assign \w_en 1'0
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:199"
    switch { $134 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:199"
      case 1'1
        attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:200"
        switch { \w_rdy }
          attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:200"
          case 1'1
            attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:201"
            switch { $136 }
              attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:201"
              case 1'1
                assign \w_en 1'1
              attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:206"
              case
                assign \w_en 1'1
            end
        end
    end
    attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:212"
    switch { $138 }
      attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:212"
      case 1'1
        attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:213"
        switch { \w_rdy }
          attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:213"
          case 1'1
            attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:214"
            switch { $140 }
              attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/applet/video/scan_gen/__init__.py:214"
              case 1'1
                assign \w_en 1'1
            end
        end
    end
  end
  cell $dff $142
    parameter \CLK_POLARITY 1
    parameter \WIDTH 14
    connect \CLK \clk
    connect \D \datain$next
    connect \Q \datain
  end
  cell $dff $143
    parameter \CLK_POLARITY 1
    parameter \WIDTH 14
    connect \CLK \clk
    connect \D \running_average_two$next
    connect \Q \running_average_two
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.multiplexer.U$$0"
module \U$$0$5
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:171"
  wire width 1 input 2 $signal
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:78"
  wire width 8 output 3 \w_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 output 4 \w_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 input 5 \w_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 input 6 \r_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 output 7 \r_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 8 \port_a_0__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 9 \port_a_0__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 10 \port_a_0__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 11 \port_a_0__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 12 \port_a_1__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 13 \port_a_1__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 14 \port_a_1__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 15 \port_a_1__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 16 \port_a_2__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 17 \port_a_2__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 18 \port_a_2__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 19 \port_a_2__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 20 \port_a_3__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 21 \port_a_3__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 22 \port_a_3__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 23 \port_a_3__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 24 \port_a_4__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 25 \port_a_4__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 26 \port_a_4__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 27 \port_a_4__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 28 \port_a_5__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 29 \port_a_5__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 30 \port_a_5__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 31 \port_a_5__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 32 \port_a_6__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 33 \port_a_6__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 34 \port_a_6__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 35 \port_a_6__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 36 \port_a_7__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 37 \port_a_7__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 38 \port_a_7__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 39 \port_a_7__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 40 \port_b_0__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 41 \port_b_0__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 42 \port_b_0__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 43 \port_b_0__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 44 \port_b_1__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 45 \port_b_1__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 46 \port_b_1__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 47 \port_b_1__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 48 \port_b_2__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 49 \port_b_2__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 50 \port_b_2__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 51 \port_b_2__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 52 \port_b_3__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 53 \port_b_3__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 54 \port_b_3__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 55 \port_b_3__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 56 \port_b_4__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 57 \port_b_4__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 58 \port_b_4__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 59 \port_b_4__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 60 \port_b_5__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 61 \port_b_5__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 62 \port_b_5__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 63 \port_b_5__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 64 \port_b_6__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 65 \port_b_6__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 66 \port_b_6__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 67 \port_b_6__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 68 \port_b_7__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 69 \port_b_7__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 70 \port_b_7__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 71 \port_b_7__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 72 \X_LATCH_0__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 73 \X_ENABLE_0__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 74 \Y_LATCH_0__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 75 \Y_ENABLE_0__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 76 \A_LATCH_0__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 77 \A_ENABLE_0__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 78 \A_CLOCK_0__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 79 \D_CLOCK_0__o
  cell \pads \pads
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:74"
  wire width 1 \U$$0_w_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:73"
  wire width 1 \U$$0_w_en
  cell \U$$0$6 \U$$0
    connect \w_en \w_en
    connect \w_rdy \w_rdy
    connect \w_rdy$1 \U$$0_w_rdy
    connect \w_en$2 \U$$0_w_en
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:31"
  wire width 1 \U$$1_r_rdy
  cell \U$$1$7 \U$$1
    connect \r_rdy \r_rdy
    connect \r_en \r_en
    connect \r_rdy$1 \U$$1_r_rdy
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:23"
  wire width 1 \U$$2_a_oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:21"
  wire width 1 \U$$2_a_o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:23"
  wire width 1 \U$$2_b_oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:21"
  wire width 1 \U$$2_b_o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:23"
  wire width 1 \U$$2_c_oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:21"
  wire width 1 \U$$2_c_o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:23"
  wire width 1 \U$$2_d_oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:21"
  wire width 1 \U$$2_d_o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:23"
  wire width 1 \U$$2_e_oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:21"
  wire width 1 \U$$2_e_o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:23"
  wire width 1 \U$$2_f_oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:21"
  wire width 1 \U$$2_f_o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:23"
  wire width 1 \U$$2_g_oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:21"
  wire width 1 \U$$2_g_o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:25"
  wire width 1 \U$$2_g_i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:23"
  wire width 1 \U$$2_h_oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:21"
  wire width 1 \U$$2_h_o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:25"
  wire width 1 \U$$2_h_i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:23"
  wire width 1 \U$$2_i_oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:21"
  wire width 1 \U$$2_i_o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:25"
  wire width 1 \U$$2_i_i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:23"
  wire width 1 \U$$2_j_oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:21"
  wire width 1 \U$$2_j_o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:25"
  wire width 1 \U$$2_j_i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:23"
  wire width 1 \U$$2_k_oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:21"
  wire width 1 \U$$2_k_o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:25"
  wire width 1 \U$$2_k_i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:23"
  wire width 1 \U$$2_l_oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:21"
  wire width 1 \U$$2_l_o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:25"
  wire width 1 \U$$2_l_i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:23"
  wire width 1 \U$$2_m_oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:21"
  wire width 1 \U$$2_m_o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:25"
  wire width 1 \U$$2_m_i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:23"
  wire width 1 \U$$2_n_oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:21"
  wire width 1 \U$$2_n_o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:25"
  wire width 1 \U$$2_n_i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:25"
  wire width 1 \U$$2_p_i
  cell \U$$2 \U$$2
    connect \rst \rst
    connect \clk \clk
    connect $signal $signal
    connect \w_data \w_data
    connect \a_oe \U$$2_a_oe
    connect \a_o \U$$2_a_o
    connect \b_oe \U$$2_b_oe
    connect \b_o \U$$2_b_o
    connect \c_oe \U$$2_c_oe
    connect \c_o \U$$2_c_o
    connect \d_oe \U$$2_d_oe
    connect \d_o \U$$2_d_o
    connect \e_oe \U$$2_e_oe
    connect \e_o \U$$2_e_o
    connect \f_oe \U$$2_f_oe
    connect \f_o \U$$2_f_o
    connect \g_oe \U$$2_g_oe
    connect \g_o \U$$2_g_o
    connect \g_i \U$$2_g_i
    connect \h_oe \U$$2_h_oe
    connect \h_o \U$$2_h_o
    connect \h_i \U$$2_h_i
    connect \i_oe \U$$2_i_oe
    connect \i_o \U$$2_i_o
    connect \i_i \U$$2_i_i
    connect \j_oe \U$$2_j_oe
    connect \j_o \U$$2_j_o
    connect \j_i \U$$2_j_i
    connect \k_oe \U$$2_k_oe
    connect \k_o \U$$2_k_o
    connect \k_i \U$$2_k_i
    connect \l_oe \U$$2_l_oe
    connect \l_o \U$$2_l_o
    connect \l_i \U$$2_l_i
    connect \m_oe \U$$2_m_oe
    connect \m_o \U$$2_m_o
    connect \m_i \U$$2_m_i
    connect \n_oe \U$$2_n_oe
    connect \n_o \U$$2_n_o
    connect \n_i \U$$2_n_i
    connect \p_i \U$$2_p_i
    connect \w_rdy \U$$0_w_rdy
    connect \w_en \U$$0_w_en
    connect \r_rdy \U$$1_r_rdy
    connect \X_LATCH_0__o \X_LATCH_0__o
    connect \X_ENABLE_0__o \X_ENABLE_0__o
    connect \Y_LATCH_0__o \Y_LATCH_0__o
    connect \Y_ENABLE_0__o \Y_ENABLE_0__o
    connect \A_LATCH_0__o \A_LATCH_0__o
    connect \A_ENABLE_0__o \A_ENABLE_0__o
    connect \A_CLOCK_0__o \A_CLOCK_0__o
    connect \D_CLOCK_0__o \D_CLOCK_0__o
  end
  process $group_0
    assign \port_a_0__io__oe 1'0
    assign \port_a_0__io__oe \U$$2_a_oe
  end
  process $group_1
    assign \port_a_0__io__o 1'0
    assign \port_a_0__io__o \U$$2_a_o
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:25"
  wire width 1 \a_i
  process $group_2
    assign \a_i 1'0
    assign \a_i \port_a_0__io__i
  end
  process $group_3
    assign \port_a_0__oe__o 1'0
    assign \port_a_0__oe__o \U$$2_a_oe
  end
  process $group_4
    assign \port_a_1__io__oe 1'0
    assign \port_a_1__io__oe \U$$2_b_oe
  end
  process $group_5
    assign \port_a_1__io__o 1'0
    assign \port_a_1__io__o \U$$2_b_o
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:25"
  wire width 1 \b_i
  process $group_6
    assign \b_i 1'0
    assign \b_i \port_a_1__io__i
  end
  process $group_7
    assign \port_a_1__oe__o 1'0
    assign \port_a_1__oe__o \U$$2_b_oe
  end
  process $group_8
    assign \port_a_2__io__oe 1'0
    assign \port_a_2__io__oe \U$$2_c_oe
  end
  process $group_9
    assign \port_a_2__io__o 1'0
    assign \port_a_2__io__o \U$$2_c_o
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:25"
  wire width 1 \c_i
  process $group_10
    assign \c_i 1'0
    assign \c_i \port_a_2__io__i
  end
  process $group_11
    assign \port_a_2__oe__o 1'0
    assign \port_a_2__oe__o \U$$2_c_oe
  end
  process $group_12
    assign \port_a_3__io__oe 1'0
    assign \port_a_3__io__oe \U$$2_d_oe
  end
  process $group_13
    assign \port_a_3__io__o 1'0
    assign \port_a_3__io__o \U$$2_d_o
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:25"
  wire width 1 \d_i
  process $group_14
    assign \d_i 1'0
    assign \d_i \port_a_3__io__i
  end
  process $group_15
    assign \port_a_3__oe__o 1'0
    assign \port_a_3__oe__o \U$$2_d_oe
  end
  process $group_16
    assign \port_a_4__io__oe 1'0
    assign \port_a_4__io__oe \U$$2_e_oe
  end
  process $group_17
    assign \port_a_4__io__o 1'0
    assign \port_a_4__io__o \U$$2_e_o
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:25"
  wire width 1 \e_i
  process $group_18
    assign \e_i 1'0
    assign \e_i \port_a_4__io__i
  end
  process $group_19
    assign \port_a_4__oe__o 1'0
    assign \port_a_4__oe__o \U$$2_e_oe
  end
  process $group_20
    assign \port_a_5__io__oe 1'0
    assign \port_a_5__io__oe \U$$2_f_oe
  end
  process $group_21
    assign \port_a_5__io__o 1'0
    assign \port_a_5__io__o \U$$2_f_o
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:25"
  wire width 1 \f_i
  process $group_22
    assign \f_i 1'0
    assign \f_i \port_a_5__io__i
  end
  process $group_23
    assign \port_a_5__oe__o 1'0
    assign \port_a_5__oe__o \U$$2_f_oe
  end
  process $group_24
    assign \port_a_6__io__oe 1'0
    assign \port_a_6__io__oe \U$$2_g_oe
  end
  process $group_25
    assign \port_a_6__io__o 1'0
    assign \port_a_6__io__o \U$$2_g_o
  end
  process $group_26
    assign \U$$2_g_i 1'0
    assign \U$$2_g_i \port_a_6__io__i
  end
  process $group_27
    assign \port_a_6__oe__o 1'0
    assign \port_a_6__oe__o \U$$2_g_oe
  end
  process $group_28
    assign \port_a_7__io__oe 1'0
    assign \port_a_7__io__oe \U$$2_h_oe
  end
  process $group_29
    assign \port_a_7__io__o 1'0
    assign \port_a_7__io__o \U$$2_h_o
  end
  process $group_30
    assign \U$$2_h_i 1'0
    assign \U$$2_h_i \port_a_7__io__i
  end
  process $group_31
    assign \port_a_7__oe__o 1'0
    assign \port_a_7__oe__o \U$$2_h_oe
  end
  process $group_32
    assign \port_b_0__io__oe 1'0
    assign \port_b_0__io__oe \U$$2_i_oe
  end
  process $group_33
    assign \port_b_0__io__o 1'0
    assign \port_b_0__io__o \U$$2_i_o
  end
  process $group_34
    assign \U$$2_i_i 1'0
    assign \U$$2_i_i \port_b_0__io__i
  end
  process $group_35
    assign \port_b_0__oe__o 1'0
    assign \port_b_0__oe__o \U$$2_i_oe
  end
  process $group_36
    assign \port_b_1__io__oe 1'0
    assign \port_b_1__io__oe \U$$2_j_oe
  end
  process $group_37
    assign \port_b_1__io__o 1'0
    assign \port_b_1__io__o \U$$2_j_o
  end
  process $group_38
    assign \U$$2_j_i 1'0
    assign \U$$2_j_i \port_b_1__io__i
  end
  process $group_39
    assign \port_b_1__oe__o 1'0
    assign \port_b_1__oe__o \U$$2_j_oe
  end
  process $group_40
    assign \port_b_2__io__oe 1'0
    assign \port_b_2__io__oe \U$$2_k_oe
  end
  process $group_41
    assign \port_b_2__io__o 1'0
    assign \port_b_2__io__o \U$$2_k_o
  end
  process $group_42
    assign \U$$2_k_i 1'0
    assign \U$$2_k_i \port_b_2__io__i
  end
  process $group_43
    assign \port_b_2__oe__o 1'0
    assign \port_b_2__oe__o \U$$2_k_oe
  end
  process $group_44
    assign \port_b_3__io__oe 1'0
    assign \port_b_3__io__oe \U$$2_l_oe
  end
  process $group_45
    assign \port_b_3__io__o 1'0
    assign \port_b_3__io__o \U$$2_l_o
  end
  process $group_46
    assign \U$$2_l_i 1'0
    assign \U$$2_l_i \port_b_3__io__i
  end
  process $group_47
    assign \port_b_3__oe__o 1'0
    assign \port_b_3__oe__o \U$$2_l_oe
  end
  process $group_48
    assign \port_b_4__io__oe 1'0
    assign \port_b_4__io__oe \U$$2_m_oe
  end
  process $group_49
    assign \port_b_4__io__o 1'0
    assign \port_b_4__io__o \U$$2_m_o
  end
  process $group_50
    assign \U$$2_m_i 1'0
    assign \U$$2_m_i \port_b_4__io__i
  end
  process $group_51
    assign \port_b_4__oe__o 1'0
    assign \port_b_4__oe__o \U$$2_m_oe
  end
  process $group_52
    assign \port_b_5__io__oe 1'0
    assign \port_b_5__io__oe \U$$2_n_oe
  end
  process $group_53
    assign \port_b_5__io__o 1'0
    assign \port_b_5__io__o \U$$2_n_o
  end
  process $group_54
    assign \U$$2_n_i 1'0
    assign \U$$2_n_i \port_b_5__io__i
  end
  process $group_55
    assign \port_b_5__oe__o 1'0
    assign \port_b_5__oe__o \U$$2_n_oe
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:23"
  wire width 1 \o_oe
  process $group_56
    assign \port_b_6__io__oe 1'0
    assign \port_b_6__io__oe \o_oe
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:21"
  wire width 1 \o_o
  process $group_57
    assign \port_b_6__io__o 1'0
    assign \port_b_6__io__o \o_o
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:25"
  wire width 1 \o_i
  process $group_58
    assign \o_i 1'0
    assign \o_i \port_b_6__io__i
  end
  process $group_59
    assign \port_b_6__oe__o 1'0
    assign \port_b_6__oe__o \o_oe
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:23"
  wire width 1 \p_oe
  process $group_60
    assign \port_b_7__io__oe 1'0
    assign \port_b_7__io__oe \p_oe
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/compat/fhdl/specials.py:21"
  wire width 1 \p_o
  process $group_61
    assign \port_b_7__io__o 1'0
    assign \port_b_7__io__o \p_o
  end
  process $group_62
    assign \U$$2_p_i 1'0
    assign \U$$2_p_i \port_b_7__io__i
  end
  process $group_63
    assign \port_b_7__oe__o 1'0
    assign \port_b_7__oe__o \p_oe
  end
  connect \o_oe 1'0
  connect \o_o 1'0
  connect \p_oe 1'0
  connect \p_o 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.multiplexer"
module \multiplexer
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 0 \rst
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 input 1 \clk
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:171"
  wire width 1 input 2 $signal
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:78"
  wire width 8 output 3 \w_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 output 4 \w_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 input 5 \w_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 input 6 \r_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 output 7 \r_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 8 \port_a_0__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 9 \port_a_0__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 10 \port_a_0__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 11 \port_a_0__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 12 \port_a_1__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 13 \port_a_1__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 14 \port_a_1__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 15 \port_a_1__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 16 \port_a_2__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 17 \port_a_2__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 18 \port_a_2__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 19 \port_a_2__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 20 \port_a_3__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 21 \port_a_3__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 22 \port_a_3__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 23 \port_a_3__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 24 \port_a_4__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 25 \port_a_4__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 26 \port_a_4__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 27 \port_a_4__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 28 \port_a_5__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 29 \port_a_5__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 30 \port_a_5__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 31 \port_a_5__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 32 \port_a_6__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 33 \port_a_6__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 34 \port_a_6__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 35 \port_a_6__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 36 \port_a_7__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 37 \port_a_7__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 38 \port_a_7__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 39 \port_a_7__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 40 \port_b_0__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 41 \port_b_0__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 42 \port_b_0__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 43 \port_b_0__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 44 \port_b_1__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 45 \port_b_1__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 46 \port_b_1__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 47 \port_b_1__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 48 \port_b_2__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 49 \port_b_2__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 50 \port_b_2__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 51 \port_b_2__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 52 \port_b_3__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 53 \port_b_3__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 54 \port_b_3__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 55 \port_b_3__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 56 \port_b_4__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 57 \port_b_4__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 58 \port_b_4__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 59 \port_b_4__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 60 \port_b_5__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 61 \port_b_5__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 62 \port_b_5__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 63 \port_b_5__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 64 \port_b_6__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 65 \port_b_6__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 66 \port_b_6__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 67 \port_b_6__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 68 \port_b_7__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 69 \port_b_7__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 70 \port_b_7__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 71 \port_b_7__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 72 \X_LATCH_0__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 73 \X_ENABLE_0__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 74 \Y_LATCH_0__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 75 \Y_ENABLE_0__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 76 \A_LATCH_0__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 77 \A_ENABLE_0__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 78 \A_CLOCK_0__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 79 \D_CLOCK_0__o
  cell \U$$0$5 \U$$0
    connect \rst \rst
    connect \clk \clk
    connect $signal $signal
    connect \w_data \w_data
    connect \w_en \w_en
    connect \w_rdy \w_rdy
    connect \r_rdy \r_rdy
    connect \r_en \r_en
    connect \port_a_0__io__oe \port_a_0__io__oe
    connect \port_a_0__io__o \port_a_0__io__o
    connect \port_a_0__io__i \port_a_0__io__i
    connect \port_a_0__oe__o \port_a_0__oe__o
    connect \port_a_1__io__oe \port_a_1__io__oe
    connect \port_a_1__io__o \port_a_1__io__o
    connect \port_a_1__io__i \port_a_1__io__i
    connect \port_a_1__oe__o \port_a_1__oe__o
    connect \port_a_2__io__oe \port_a_2__io__oe
    connect \port_a_2__io__o \port_a_2__io__o
    connect \port_a_2__io__i \port_a_2__io__i
    connect \port_a_2__oe__o \port_a_2__oe__o
    connect \port_a_3__io__oe \port_a_3__io__oe
    connect \port_a_3__io__o \port_a_3__io__o
    connect \port_a_3__io__i \port_a_3__io__i
    connect \port_a_3__oe__o \port_a_3__oe__o
    connect \port_a_4__io__oe \port_a_4__io__oe
    connect \port_a_4__io__o \port_a_4__io__o
    connect \port_a_4__io__i \port_a_4__io__i
    connect \port_a_4__oe__o \port_a_4__oe__o
    connect \port_a_5__io__oe \port_a_5__io__oe
    connect \port_a_5__io__o \port_a_5__io__o
    connect \port_a_5__io__i \port_a_5__io__i
    connect \port_a_5__oe__o \port_a_5__oe__o
    connect \port_a_6__io__oe \port_a_6__io__oe
    connect \port_a_6__io__o \port_a_6__io__o
    connect \port_a_6__io__i \port_a_6__io__i
    connect \port_a_6__oe__o \port_a_6__oe__o
    connect \port_a_7__io__oe \port_a_7__io__oe
    connect \port_a_7__io__o \port_a_7__io__o
    connect \port_a_7__io__i \port_a_7__io__i
    connect \port_a_7__oe__o \port_a_7__oe__o
    connect \port_b_0__io__oe \port_b_0__io__oe
    connect \port_b_0__io__o \port_b_0__io__o
    connect \port_b_0__io__i \port_b_0__io__i
    connect \port_b_0__oe__o \port_b_0__oe__o
    connect \port_b_1__io__oe \port_b_1__io__oe
    connect \port_b_1__io__o \port_b_1__io__o
    connect \port_b_1__io__i \port_b_1__io__i
    connect \port_b_1__oe__o \port_b_1__oe__o
    connect \port_b_2__io__oe \port_b_2__io__oe
    connect \port_b_2__io__o \port_b_2__io__o
    connect \port_b_2__io__i \port_b_2__io__i
    connect \port_b_2__oe__o \port_b_2__oe__o
    connect \port_b_3__io__oe \port_b_3__io__oe
    connect \port_b_3__io__o \port_b_3__io__o
    connect \port_b_3__io__i \port_b_3__io__i
    connect \port_b_3__oe__o \port_b_3__oe__o
    connect \port_b_4__io__oe \port_b_4__io__oe
    connect \port_b_4__io__o \port_b_4__io__o
    connect \port_b_4__io__i \port_b_4__io__i
    connect \port_b_4__oe__o \port_b_4__oe__o
    connect \port_b_5__io__oe \port_b_5__io__oe
    connect \port_b_5__io__o \port_b_5__io__o
    connect \port_b_5__io__i \port_b_5__io__i
    connect \port_b_5__oe__o \port_b_5__oe__o
    connect \port_b_6__io__oe \port_b_6__io__oe
    connect \port_b_6__io__o \port_b_6__io__o
    connect \port_b_6__io__i \port_b_6__io__i
    connect \port_b_6__oe__o \port_b_6__oe__o
    connect \port_b_7__io__oe \port_b_7__io__oe
    connect \port_b_7__io__o \port_b_7__io__o
    connect \port_b_7__io__i \port_b_7__io__i
    connect \port_b_7__oe__o \port_b_7__oe__o
    connect \X_LATCH_0__o \X_LATCH_0__o
    connect \X_ENABLE_0__o \X_ENABLE_0__o
    connect \Y_LATCH_0__o \Y_LATCH_0__o
    connect \Y_ENABLE_0__o \Y_ENABLE_0__o
    connect \A_LATCH_0__o \A_LATCH_0__o
    connect \A_ENABLE_0__o \A_ENABLE_0__o
    connect \A_CLOCK_0__o \A_CLOCK_0__o
    connect \D_CLOCK_0__o \D_CLOCK_0__o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.cd_sync"
module \cd_sync
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 output 0 \rst
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 output 1 \clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 2 \clk_if_0__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:405"
  wire width 1 \por_clk
  process $group_0
    assign \por_clk 1'0
    assign \por_clk \clk_if_0__i
  end
  attribute \init 1'0
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:407"
  wire width 1 \ready
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:407"
  wire width 1 \ready$next
  attribute \init 10'0000000000
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:406"
  wire width 10 \timer
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:406"
  wire width 10 \timer$next
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:409"
  wire width 1 $1
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:409"
  cell $eq $2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \timer
    connect \B 10'1011010000
    connect \Y $1
  end
  process $group_1
    assign \ready$next \ready
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:409"
    switch { $1 }
      attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:409"
      case 1'1
        assign \ready$next 1'1
      attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:411"
      case
    end
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:409"
  wire width 1 $3
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:409"
  cell $eq $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A \timer
    connect \B 10'1011010000
    connect \Y $3
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:412"
  wire width 11 $5
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:412"
  wire width 11 $6
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:412"
  cell $add $7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A \timer
    connect \B 1'1
    connect \Y $6
  end
  connect $5 $6
  process $group_2
    assign \timer$next \timer
    attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:409"
    switch { $3 }
      attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:409"
      case 1'1
      attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:411"
      case
        assign \timer$next $5 [9:0]
    end
  end
  process $group_3
    assign \clk 1'0
    assign \clk \clk_if_0__i
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:420"
  wire width 1 $8
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:420"
  cell $not $9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ready
    connect \Y $8
  end
  process $group_4
    assign \rst 1'0
    assign \rst $8
  end
  cell $dff $10
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \por_clk
    connect \D \ready$next
    connect \Q \ready
  end
  cell $dff $11
    parameter \CLK_POLARITY 1
    parameter \WIDTH 10
    connect \CLK \por_clk
    connect \D \timer$next
    connect \Q \timer
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_unused_0"
module \pin_unused_0
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 2 inout 0 \unused_0__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 2 \unused_0__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \unused_0__oe
  cell \SB_IO \unused_0_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \unused_0__io [0]
    connect \D_OUT_0 \unused_0__o [0]
    connect \OUTPUT_ENABLE \unused_0__oe
  end
  cell \SB_IO \unused_0_1
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \unused_0__io [1]
    connect \D_OUT_0 \unused_0__o [1]
    connect \OUTPUT_ENABLE \unused_0__oe
  end
  connect \unused_0__o 2'00
  connect \unused_0__oe 1'0
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_i2c_0__scl"
module \pin_i2c_0__scl
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \i2c_0__scl__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 1 \i2c_0__scl__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 2 \i2c_0__scl__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 3 \i2c_0__scl__io
  cell \SB_IO \i2c_0__scl_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \i2c_0__scl__io
    connect \D_IN_0 \i2c_0__scl__i
    connect \D_OUT_0 \i2c_0__scl__o
    connect \OUTPUT_ENABLE \i2c_0__scl__oe
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_i2c_0__sda"
module \pin_i2c_0__sda
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \i2c_0__sda__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 1 \i2c_0__sda__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 2 \i2c_0__sda__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 3 \i2c_0__sda__io
  cell \SB_IO \i2c_0__sda_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \i2c_0__sda__io
    connect \D_IN_0 \i2c_0__sda__i
    connect \D_OUT_0 \i2c_0__sda__o
    connect \OUTPUT_ENABLE \i2c_0__sda__oe
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_fx2_0__sloe"
module \pin_fx2_0__sloe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \fx2_0__sloe__o_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 1 \fx2_0__sloe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 2 \fx2_0__sloe__io
  cell \SB_IO \fx2_0__sloe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'010101
    connect \PACKAGE_PIN \fx2_0__sloe__io
    connect \OUTPUT_CLK \fx2_0__sloe__o_clk
    connect \D_OUT_0 \fx2_0__sloe__o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_fx2_0__slrd"
module \pin_fx2_0__slrd
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \fx2_0__slrd__o_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 1 \fx2_0__slrd__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 2 \fx2_0__slrd__io
  cell \SB_IO \fx2_0__slrd_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'010101
    connect \PACKAGE_PIN \fx2_0__slrd__io
    connect \OUTPUT_CLK \fx2_0__slrd__o_clk
    connect \D_OUT_0 \fx2_0__slrd__o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_fx2_0__slwr"
module \pin_fx2_0__slwr
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \fx2_0__slwr__o_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 1 \fx2_0__slwr__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 2 \fx2_0__slwr__io
  cell \SB_IO \fx2_0__slwr_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'010101
    connect \PACKAGE_PIN \fx2_0__slwr__io
    connect \OUTPUT_CLK \fx2_0__slwr__o_clk
    connect \D_OUT_0 \fx2_0__slwr__o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_fx2_0__pktend"
module \pin_fx2_0__pktend
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \fx2_0__pktend__o_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 1 \fx2_0__pktend__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 2 \fx2_0__pktend__io
  cell \SB_IO \fx2_0__pktend_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'010101
    connect \PACKAGE_PIN \fx2_0__pktend__io
    connect \OUTPUT_CLK \fx2_0__pktend__o_clk
    connect \D_OUT_0 \fx2_0__pktend__o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_fx2_0__fifoadr"
module \pin_fx2_0__fifoadr
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \fx2_0__fifoadr__o_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 2 input 1 \fx2_0__fifoadr__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 2 inout 2 \fx2_0__fifoadr__io
  cell \SB_IO \fx2_0__fifoadr_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'010101
    connect \PACKAGE_PIN \fx2_0__fifoadr__io [0]
    connect \OUTPUT_CLK \fx2_0__fifoadr__o_clk
    connect \D_OUT_0 \fx2_0__fifoadr__o [0]
  end
  cell \SB_IO \fx2_0__fifoadr_1
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'010101
    connect \PACKAGE_PIN \fx2_0__fifoadr__io [1]
    connect \OUTPUT_CLK \fx2_0__fifoadr__o_clk
    connect \D_OUT_0 \fx2_0__fifoadr__o [1]
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_fx2_0__flag"
module \pin_fx2_0__flag
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \fx2_0__flag__i_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 4 output 1 \fx2_0__flag__i1
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 4 inout 2 \fx2_0__flag__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:503"
  wire width 4 \fx2_0__flag__i0_ff
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:504"
  wire width 4 \fx2_0__flag__i1_ff
  cell \SB_IO \fx2_0__flag_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'000000
    connect \PACKAGE_PIN \fx2_0__flag__io [0]
    connect \INPUT_CLK \fx2_0__flag__i_clk
    connect \D_IN_0 \fx2_0__flag__i0_ff [0]
    connect \D_IN_1 \fx2_0__flag__i1_ff [0]
  end
  cell \SB_IO \fx2_0__flag_1
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'000000
    connect \PACKAGE_PIN \fx2_0__flag__io [1]
    connect \INPUT_CLK \fx2_0__flag__i_clk
    connect \D_IN_0 \fx2_0__flag__i0_ff [1]
    connect \D_IN_1 \fx2_0__flag__i1_ff [1]
  end
  cell \SB_IO \fx2_0__flag_2
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'000000
    connect \PACKAGE_PIN \fx2_0__flag__io [2]
    connect \INPUT_CLK \fx2_0__flag__i_clk
    connect \D_IN_0 \fx2_0__flag__i0_ff [2]
    connect \D_IN_1 \fx2_0__flag__i1_ff [2]
  end
  cell \SB_IO \fx2_0__flag_3
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'000000
    connect \PACKAGE_PIN \fx2_0__flag__io [3]
    connect \INPUT_CLK \fx2_0__flag__i_clk
    connect \D_IN_0 \fx2_0__flag__i0_ff [3]
    connect \D_IN_1 \fx2_0__flag__i1_ff [3]
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 4 \fx2_0__flag__i0
  cell $dff \U$$0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \fx2_0__flag__i_clk
    connect \D \fx2_0__flag__i0_ff
    connect \Q \fx2_0__flag__i0
  end
  cell $dff \U$$1
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \fx2_0__flag__i_clk
    connect \D \fx2_0__flag__i1_ff
    connect \Q \fx2_0__flag__i1
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_fx2_0__fd"
module \pin_fx2_0__fd
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \fx2_0__fd__o_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 1 \fx2_0__fd__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 8 input 2 \fx2_0__fd__o0
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 8 input 3 \fx2_0__fd__o1
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 4 \fx2_0__fd__i_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 8 output 5 \fx2_0__fd__i1
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 8 inout 6 \fx2_0__fd__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:503"
  wire width 8 \fx2_0__fd__i0_ff
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:504"
  wire width 8 \fx2_0__fd__i1_ff
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:508"
  wire width 8 \fx2_0__fd__o1_ff
  cell \SB_IO \fx2_0__fd_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'110000
    connect \PACKAGE_PIN \fx2_0__fd__io [0]
    connect \INPUT_CLK \fx2_0__fd__i_clk
    connect \OUTPUT_CLK \fx2_0__fd__o_clk
    connect \D_IN_0 \fx2_0__fd__i0_ff [0]
    connect \D_IN_1 \fx2_0__fd__i1_ff [0]
    connect \D_OUT_0 \fx2_0__fd__o0 [0]
    connect \D_OUT_1 \fx2_0__fd__o1_ff [0]
    connect \OUTPUT_ENABLE \fx2_0__fd__oe
  end
  cell \SB_IO \fx2_0__fd_1
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'110000
    connect \PACKAGE_PIN \fx2_0__fd__io [1]
    connect \INPUT_CLK \fx2_0__fd__i_clk
    connect \OUTPUT_CLK \fx2_0__fd__o_clk
    connect \D_IN_0 \fx2_0__fd__i0_ff [1]
    connect \D_IN_1 \fx2_0__fd__i1_ff [1]
    connect \D_OUT_0 \fx2_0__fd__o0 [1]
    connect \D_OUT_1 \fx2_0__fd__o1_ff [1]
    connect \OUTPUT_ENABLE \fx2_0__fd__oe
  end
  cell \SB_IO \fx2_0__fd_2
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'110000
    connect \PACKAGE_PIN \fx2_0__fd__io [2]
    connect \INPUT_CLK \fx2_0__fd__i_clk
    connect \OUTPUT_CLK \fx2_0__fd__o_clk
    connect \D_IN_0 \fx2_0__fd__i0_ff [2]
    connect \D_IN_1 \fx2_0__fd__i1_ff [2]
    connect \D_OUT_0 \fx2_0__fd__o0 [2]
    connect \D_OUT_1 \fx2_0__fd__o1_ff [2]
    connect \OUTPUT_ENABLE \fx2_0__fd__oe
  end
  cell \SB_IO \fx2_0__fd_3
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'110000
    connect \PACKAGE_PIN \fx2_0__fd__io [3]
    connect \INPUT_CLK \fx2_0__fd__i_clk
    connect \OUTPUT_CLK \fx2_0__fd__o_clk
    connect \D_IN_0 \fx2_0__fd__i0_ff [3]
    connect \D_IN_1 \fx2_0__fd__i1_ff [3]
    connect \D_OUT_0 \fx2_0__fd__o0 [3]
    connect \D_OUT_1 \fx2_0__fd__o1_ff [3]
    connect \OUTPUT_ENABLE \fx2_0__fd__oe
  end
  cell \SB_IO \fx2_0__fd_4
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'110000
    connect \PACKAGE_PIN \fx2_0__fd__io [4]
    connect \INPUT_CLK \fx2_0__fd__i_clk
    connect \OUTPUT_CLK \fx2_0__fd__o_clk
    connect \D_IN_0 \fx2_0__fd__i0_ff [4]
    connect \D_IN_1 \fx2_0__fd__i1_ff [4]
    connect \D_OUT_0 \fx2_0__fd__o0 [4]
    connect \D_OUT_1 \fx2_0__fd__o1_ff [4]
    connect \OUTPUT_ENABLE \fx2_0__fd__oe
  end
  cell \SB_IO \fx2_0__fd_5
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'110000
    connect \PACKAGE_PIN \fx2_0__fd__io [5]
    connect \INPUT_CLK \fx2_0__fd__i_clk
    connect \OUTPUT_CLK \fx2_0__fd__o_clk
    connect \D_IN_0 \fx2_0__fd__i0_ff [5]
    connect \D_IN_1 \fx2_0__fd__i1_ff [5]
    connect \D_OUT_0 \fx2_0__fd__o0 [5]
    connect \D_OUT_1 \fx2_0__fd__o1_ff [5]
    connect \OUTPUT_ENABLE \fx2_0__fd__oe
  end
  cell \SB_IO \fx2_0__fd_6
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'110000
    connect \PACKAGE_PIN \fx2_0__fd__io [6]
    connect \INPUT_CLK \fx2_0__fd__i_clk
    connect \OUTPUT_CLK \fx2_0__fd__o_clk
    connect \D_IN_0 \fx2_0__fd__i0_ff [6]
    connect \D_IN_1 \fx2_0__fd__i1_ff [6]
    connect \D_OUT_0 \fx2_0__fd__o0 [6]
    connect \D_OUT_1 \fx2_0__fd__o1_ff [6]
    connect \OUTPUT_ENABLE \fx2_0__fd__oe
  end
  cell \SB_IO \fx2_0__fd_7
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'110000
    connect \PACKAGE_PIN \fx2_0__fd__io [7]
    connect \INPUT_CLK \fx2_0__fd__i_clk
    connect \OUTPUT_CLK \fx2_0__fd__o_clk
    connect \D_IN_0 \fx2_0__fd__i0_ff [7]
    connect \D_IN_1 \fx2_0__fd__i1_ff [7]
    connect \D_OUT_0 \fx2_0__fd__o0 [7]
    connect \D_OUT_1 \fx2_0__fd__o1_ff [7]
    connect \OUTPUT_ENABLE \fx2_0__fd__oe
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 8 \fx2_0__fd__i0
  cell $dff \U$$0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \fx2_0__fd__i_clk
    connect \D \fx2_0__fd__i0_ff
    connect \Q \fx2_0__fd__i0
  end
  cell $dff \U$$1
    parameter \CLK_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \fx2_0__fd__i_clk
    connect \D \fx2_0__fd__i1_ff
    connect \Q \fx2_0__fd__i1
  end
  cell $dff \U$$2
    parameter \CLK_POLARITY 1
    parameter \WIDTH 8
    connect \CLK \fx2_0__fd__o_clk
    connect \D \fx2_0__fd__o1
    connect \Q \fx2_0__fd__o1_ff
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_a_0__io"
module \pin_port_a_0__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \port_a_0__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 1 \port_a_0__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 2 \port_a_0__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 3 \port_a_0__io__io
  cell \SB_IO \port_a_0__io_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \port_a_0__io__io
    connect \D_IN_0 \port_a_0__io__i
    connect \D_OUT_0 \port_a_0__io__o
    connect \OUTPUT_ENABLE \port_a_0__io__oe
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_a_0__oe"
module \pin_port_a_0__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \port_a_0__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 1 \port_a_0__oe__io
  cell \SB_IO \port_a_0__oe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \port_a_0__oe__io
    connect \D_OUT_0 \port_a_0__oe__o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_a_1__io"
module \pin_port_a_1__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \port_a_1__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 1 \port_a_1__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 2 \port_a_1__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 3 \port_a_1__io__io
  cell \SB_IO \port_a_1__io_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \port_a_1__io__io
    connect \D_IN_0 \port_a_1__io__i
    connect \D_OUT_0 \port_a_1__io__o
    connect \OUTPUT_ENABLE \port_a_1__io__oe
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_a_1__oe"
module \pin_port_a_1__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \port_a_1__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 1 \port_a_1__oe__io
  cell \SB_IO \port_a_1__oe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \port_a_1__oe__io
    connect \D_OUT_0 \port_a_1__oe__o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_a_2__io"
module \pin_port_a_2__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \port_a_2__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 1 \port_a_2__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 2 \port_a_2__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 3 \port_a_2__io__io
  cell \SB_IO \port_a_2__io_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \port_a_2__io__io
    connect \D_IN_0 \port_a_2__io__i
    connect \D_OUT_0 \port_a_2__io__o
    connect \OUTPUT_ENABLE \port_a_2__io__oe
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_a_2__oe"
module \pin_port_a_2__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \port_a_2__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 1 \port_a_2__oe__io
  cell \SB_IO \port_a_2__oe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \port_a_2__oe__io
    connect \D_OUT_0 \port_a_2__oe__o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_a_3__io"
module \pin_port_a_3__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \port_a_3__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 1 \port_a_3__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 2 \port_a_3__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 3 \port_a_3__io__io
  cell \SB_IO \port_a_3__io_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \port_a_3__io__io
    connect \D_IN_0 \port_a_3__io__i
    connect \D_OUT_0 \port_a_3__io__o
    connect \OUTPUT_ENABLE \port_a_3__io__oe
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_a_3__oe"
module \pin_port_a_3__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \port_a_3__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 1 \port_a_3__oe__io
  cell \SB_IO \port_a_3__oe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \port_a_3__oe__io
    connect \D_OUT_0 \port_a_3__oe__o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_a_4__io"
module \pin_port_a_4__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \port_a_4__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 1 \port_a_4__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 2 \port_a_4__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 3 \port_a_4__io__io
  cell \SB_IO \port_a_4__io_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \port_a_4__io__io
    connect \D_IN_0 \port_a_4__io__i
    connect \D_OUT_0 \port_a_4__io__o
    connect \OUTPUT_ENABLE \port_a_4__io__oe
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_a_4__oe"
module \pin_port_a_4__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \port_a_4__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 1 \port_a_4__oe__io
  cell \SB_IO \port_a_4__oe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \port_a_4__oe__io
    connect \D_OUT_0 \port_a_4__oe__o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_a_5__io"
module \pin_port_a_5__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \port_a_5__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 1 \port_a_5__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 2 \port_a_5__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 3 \port_a_5__io__io
  cell \SB_IO \port_a_5__io_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \port_a_5__io__io
    connect \D_IN_0 \port_a_5__io__i
    connect \D_OUT_0 \port_a_5__io__o
    connect \OUTPUT_ENABLE \port_a_5__io__oe
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_a_5__oe"
module \pin_port_a_5__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \port_a_5__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 1 \port_a_5__oe__io
  cell \SB_IO \port_a_5__oe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \port_a_5__oe__io
    connect \D_OUT_0 \port_a_5__oe__o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_a_6__io"
module \pin_port_a_6__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \port_a_6__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 1 \port_a_6__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 2 \port_a_6__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 3 \port_a_6__io__io
  cell \SB_IO \port_a_6__io_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \port_a_6__io__io
    connect \D_IN_0 \port_a_6__io__i
    connect \D_OUT_0 \port_a_6__io__o
    connect \OUTPUT_ENABLE \port_a_6__io__oe
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_a_6__oe"
module \pin_port_a_6__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \port_a_6__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 1 \port_a_6__oe__io
  cell \SB_IO \port_a_6__oe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \port_a_6__oe__io
    connect \D_OUT_0 \port_a_6__oe__o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_a_7__io"
module \pin_port_a_7__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \port_a_7__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 1 \port_a_7__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 2 \port_a_7__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 3 \port_a_7__io__io
  cell \SB_IO \port_a_7__io_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \port_a_7__io__io
    connect \D_IN_0 \port_a_7__io__i
    connect \D_OUT_0 \port_a_7__io__o
    connect \OUTPUT_ENABLE \port_a_7__io__oe
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_a_7__oe"
module \pin_port_a_7__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \port_a_7__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 1 \port_a_7__oe__io
  cell \SB_IO \port_a_7__oe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \port_a_7__oe__io
    connect \D_OUT_0 \port_a_7__oe__o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_b_0__io"
module \pin_port_b_0__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \port_b_0__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 1 \port_b_0__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 2 \port_b_0__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 3 \port_b_0__io__io
  cell \SB_IO \port_b_0__io_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \port_b_0__io__io
    connect \D_IN_0 \port_b_0__io__i
    connect \D_OUT_0 \port_b_0__io__o
    connect \OUTPUT_ENABLE \port_b_0__io__oe
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_b_0__oe"
module \pin_port_b_0__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \port_b_0__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 1 \port_b_0__oe__io
  cell \SB_IO \port_b_0__oe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \port_b_0__oe__io
    connect \D_OUT_0 \port_b_0__oe__o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_b_1__io"
module \pin_port_b_1__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \port_b_1__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 1 \port_b_1__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 2 \port_b_1__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 3 \port_b_1__io__io
  cell \SB_IO \port_b_1__io_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \port_b_1__io__io
    connect \D_IN_0 \port_b_1__io__i
    connect \D_OUT_0 \port_b_1__io__o
    connect \OUTPUT_ENABLE \port_b_1__io__oe
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_b_1__oe"
module \pin_port_b_1__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \port_b_1__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 1 \port_b_1__oe__io
  cell \SB_IO \port_b_1__oe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \port_b_1__oe__io
    connect \D_OUT_0 \port_b_1__oe__o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_b_2__io"
module \pin_port_b_2__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \port_b_2__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 1 \port_b_2__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 2 \port_b_2__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 3 \port_b_2__io__io
  cell \SB_IO \port_b_2__io_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \port_b_2__io__io
    connect \D_IN_0 \port_b_2__io__i
    connect \D_OUT_0 \port_b_2__io__o
    connect \OUTPUT_ENABLE \port_b_2__io__oe
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_b_2__oe"
module \pin_port_b_2__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \port_b_2__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 1 \port_b_2__oe__io
  cell \SB_IO \port_b_2__oe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \port_b_2__oe__io
    connect \D_OUT_0 \port_b_2__oe__o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_b_3__io"
module \pin_port_b_3__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \port_b_3__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 1 \port_b_3__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 2 \port_b_3__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 3 \port_b_3__io__io
  cell \SB_IO \port_b_3__io_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \port_b_3__io__io
    connect \D_IN_0 \port_b_3__io__i
    connect \D_OUT_0 \port_b_3__io__o
    connect \OUTPUT_ENABLE \port_b_3__io__oe
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_b_3__oe"
module \pin_port_b_3__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \port_b_3__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 1 \port_b_3__oe__io
  cell \SB_IO \port_b_3__oe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \port_b_3__oe__io
    connect \D_OUT_0 \port_b_3__oe__o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_b_4__io"
module \pin_port_b_4__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \port_b_4__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 1 \port_b_4__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 2 \port_b_4__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 3 \port_b_4__io__io
  cell \SB_IO \port_b_4__io_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \port_b_4__io__io
    connect \D_IN_0 \port_b_4__io__i
    connect \D_OUT_0 \port_b_4__io__o
    connect \OUTPUT_ENABLE \port_b_4__io__oe
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_b_4__oe"
module \pin_port_b_4__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \port_b_4__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 1 \port_b_4__oe__io
  cell \SB_IO \port_b_4__oe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \port_b_4__oe__io
    connect \D_OUT_0 \port_b_4__oe__o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_b_5__io"
module \pin_port_b_5__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \port_b_5__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 1 \port_b_5__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 2 \port_b_5__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 3 \port_b_5__io__io
  cell \SB_IO \port_b_5__io_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \port_b_5__io__io
    connect \D_IN_0 \port_b_5__io__i
    connect \D_OUT_0 \port_b_5__io__o
    connect \OUTPUT_ENABLE \port_b_5__io__oe
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_b_5__oe"
module \pin_port_b_5__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \port_b_5__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 1 \port_b_5__oe__io
  cell \SB_IO \port_b_5__oe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \port_b_5__oe__io
    connect \D_OUT_0 \port_b_5__oe__o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_b_6__io"
module \pin_port_b_6__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \port_b_6__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 1 \port_b_6__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 2 \port_b_6__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 3 \port_b_6__io__io
  cell \SB_IO \port_b_6__io_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \port_b_6__io__io
    connect \D_IN_0 \port_b_6__io__i
    connect \D_OUT_0 \port_b_6__io__o
    connect \OUTPUT_ENABLE \port_b_6__io__oe
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_b_6__oe"
module \pin_port_b_6__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \port_b_6__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 1 \port_b_6__oe__io
  cell \SB_IO \port_b_6__oe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \port_b_6__oe__io
    connect \D_OUT_0 \port_b_6__oe__o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_b_7__io"
module \pin_port_b_7__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \port_b_7__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 1 \port_b_7__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 2 \port_b_7__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 3 \port_b_7__io__io
  cell \SB_IO \port_b_7__io_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PULLUP 1
    parameter \PIN_TYPE 6'101001
    connect \PACKAGE_PIN \port_b_7__io__io
    connect \D_IN_0 \port_b_7__io__i
    connect \D_OUT_0 \port_b_7__io__o
    connect \OUTPUT_ENABLE \port_b_7__io__oe
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_port_b_7__oe"
module \pin_port_b_7__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \port_b_7__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 1 \port_b_7__oe__io
  cell \SB_IO \port_b_7__oe_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \port_b_7__oe__io
    connect \D_OUT_0 \port_b_7__oe__o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_X_LATCH_0"
module \pin_X_LATCH_0
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \X_LATCH_0__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 1 \X_LATCH_0__io
  cell \SB_IO \X_LATCH_0_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \X_LATCH_0__io
    connect \D_OUT_0 \X_LATCH_0__o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_X_ENABLE_0"
module \pin_X_ENABLE_0
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \X_ENABLE_0__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 1 \X_ENABLE_0__io
  cell \SB_IO \X_ENABLE_0_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \X_ENABLE_0__io
    connect \D_OUT_0 \X_ENABLE_0__o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_Y_LATCH_0"
module \pin_Y_LATCH_0
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \Y_LATCH_0__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 1 \Y_LATCH_0__io
  cell \SB_IO \Y_LATCH_0_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \Y_LATCH_0__io
    connect \D_OUT_0 \Y_LATCH_0__o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_Y_ENABLE_0"
module \pin_Y_ENABLE_0
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \Y_ENABLE_0__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 1 \Y_ENABLE_0__io
  cell \SB_IO \Y_ENABLE_0_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \Y_ENABLE_0__io
    connect \D_OUT_0 \Y_ENABLE_0__o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_A_LATCH_0"
module \pin_A_LATCH_0
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \A_LATCH_0__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 1 \A_LATCH_0__io
  cell \SB_IO \A_LATCH_0_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \A_LATCH_0__io
    connect \D_OUT_0 \A_LATCH_0__o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_A_ENABLE_0"
module \pin_A_ENABLE_0
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \A_ENABLE_0__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 1 \A_ENABLE_0__io
  cell \SB_IO \A_ENABLE_0_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \A_ENABLE_0__io
    connect \D_OUT_0 \A_ENABLE_0__o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_A_CLOCK_0"
module \pin_A_CLOCK_0
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \A_CLOCK_0__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 1 \A_CLOCK_0__io
  cell \SB_IO \A_CLOCK_0_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \A_CLOCK_0__io
    connect \D_OUT_0 \A_CLOCK_0__o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_D_CLOCK_0"
module \pin_D_CLOCK_0
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 input 0 \D_CLOCK_0__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 1 \D_CLOCK_0__io
  cell \SB_IO \D_CLOCK_0_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'011001
    connect \PACKAGE_PIN \D_CLOCK_0__io
    connect \D_OUT_0 \D_CLOCK_0__o
  end
end
attribute \generator "Amaranth"
attribute \amaranth.hierarchy "top.pin_clk_if_0"
module \pin_clk_if_0
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 output 0 \clk_if_0__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 1 \clk_if_0__io
  cell \SB_GB_IO \clk_if_0_0
    parameter \IO_STANDARD "SB_LVCMOS33"
    parameter \PIN_TYPE 6'000001
    connect \PACKAGE_PIN \clk_if_0__io
    connect \GLOBAL_BUFFER_OUTPUT \clk_if_0__i
  end
end
attribute \generator "Amaranth"
attribute \top 1
attribute \amaranth.hierarchy "top"
module \top
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 2 inout 0 \unused_0__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 1 \i2c_0__scl__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 2 \i2c_0__sda__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 3 \fx2_0__sloe__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 4 \fx2_0__slrd__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 5 \fx2_0__slwr__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 6 \fx2_0__pktend__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 2 inout 7 \fx2_0__fifoadr__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 4 inout 8 \fx2_0__flag__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 8 inout 9 \fx2_0__fd__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 10 \port_a_0__io__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 11 \port_a_0__oe__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 12 \port_a_1__io__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 13 \port_a_1__oe__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 14 \port_a_2__io__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 15 \port_a_2__oe__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 16 \port_a_3__io__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 17 \port_a_3__oe__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 18 \port_a_4__io__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 19 \port_a_4__oe__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 20 \port_a_5__io__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 21 \port_a_5__oe__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 22 \port_a_6__io__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 23 \port_a_6__oe__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 24 \port_a_7__io__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 25 \port_a_7__oe__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 26 \port_b_0__io__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 27 \port_b_0__oe__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 28 \port_b_1__io__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 29 \port_b_1__oe__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 30 \port_b_2__io__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 31 \port_b_2__oe__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 32 \port_b_3__io__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 33 \port_b_3__oe__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 34 \port_b_4__io__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 35 \port_b_4__oe__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 36 \port_b_5__io__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 37 \port_b_5__oe__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 38 \port_b_6__io__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 39 \port_b_6__oe__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 40 \port_b_7__io__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 41 \port_b_7__oe__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 42 \X_LATCH_0__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 43 \X_ENABLE_0__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 44 \Y_LATCH_0__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 45 \Y_ENABLE_0__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 46 \A_LATCH_0__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 47 \A_ENABLE_0__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 48 \A_CLOCK_0__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 49 \D_CLOCK_0__io
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:129"
  wire width 1 inout 50 \clk_if_0__io
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:291"
  wire width 7 \i2c_target_address
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:296"
  wire width 1 \i2c_target_write
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:299"
  wire width 1 \i2c_target_read
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \i2c_target_i2c_0__scl__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \i2c_target_i2c_0__scl__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \i2c_target_i2c_0__sda__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \i2c_target_i2c_0__sda__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 \i2c_target_rst
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/vendor/lattice_ice40.py:415"
  wire width 1 \i2c_target_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \i2c_target_i2c_0__scl__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \i2c_target_i2c_0__sda__i
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:293"
  wire width 1 \i2c_target_start
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:300"
  wire width 8 \i2c_target_data_o
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:298"
  wire width 1 \i2c_target_ack_o
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/gateware/i2c.py:297"
  wire width 8 \i2c_target_data_i
  cell \i2c_target \i2c_target
    connect \address \i2c_target_address
    connect \write \i2c_target_write
    connect \read \i2c_target_read
    connect \i2c_0__scl__o \i2c_target_i2c_0__scl__o
    connect \i2c_0__scl__oe \i2c_target_i2c_0__scl__oe
    connect \i2c_0__sda__o \i2c_target_i2c_0__sda__o
    connect \i2c_0__sda__oe \i2c_target_i2c_0__sda__oe
    connect \rst \i2c_target_rst
    connect \clk \i2c_target_clk
    connect \i2c_0__scl__i \i2c_target_i2c_0__scl__i
    connect \i2c_0__sda__i \i2c_target_i2c_0__sda__i
    connect \start \i2c_target_start
    connect \data_o \i2c_target_data_o
    connect \ack_o \i2c_target_ack_o
    connect \data_i \i2c_target_data_i
  end
  attribute \src "/Users/isabelburgos/glasgow_env/Scan-Gen-Glasgow-Testing/software/glasgow/access/direct/multiplexer.py:171"
  wire width 1 \registers_$signal
  cell \registers \registers
    connect \write \i2c_target_write
    connect \read \i2c_target_read
    connect \rst \i2c_target_rst
    connect \clk \i2c_target_clk
    connect \start \i2c_target_start
    connect \data_o \i2c_target_data_o
    connect \ack_o \i2c_target_ack_o
    connect \data_i \i2c_target_data_i
    connect $signal \registers_$signal
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \fx2_crossbar_fx2_0__flag__i_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 4 \fx2_crossbar_fx2_0__flag__i1
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \fx2_crossbar_fx2_0__fifoadr__o_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 2 \fx2_crossbar_fx2_0__fifoadr__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \fx2_crossbar_fx2_0__fd__o_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \fx2_crossbar_fx2_0__fd__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 8 \fx2_crossbar_fx2_0__fd__o0
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 8 \fx2_crossbar_fx2_0__fd__o1
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \fx2_crossbar_fx2_0__fd__i_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 8 \fx2_crossbar_fx2_0__fd__i1
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \fx2_crossbar_fx2_0__sloe__o_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \fx2_crossbar_fx2_0__sloe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \fx2_crossbar_fx2_0__slrd__o_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \fx2_crossbar_fx2_0__slrd__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \fx2_crossbar_fx2_0__slwr__o_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \fx2_crossbar_fx2_0__slwr__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \fx2_crossbar_fx2_0__pktend__o_clk
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \fx2_crossbar_fx2_0__pktend__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:78"
  wire width 8 \fx2_crossbar_w_data
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:80"
  wire width 1 \fx2_crossbar_w_en
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:79"
  wire width 1 \fx2_crossbar_w_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:84"
  wire width 1 \fx2_crossbar_r_rdy
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/lib/fifo.py:85"
  wire width 1 \fx2_crossbar_r_en
  cell \fx2_crossbar \fx2_crossbar
    connect \rst \i2c_target_rst
    connect \clk \i2c_target_clk
    connect $signal \registers_$signal
    connect \fx2_0__flag__i_clk \fx2_crossbar_fx2_0__flag__i_clk
    connect \fx2_0__flag__i1 \fx2_crossbar_fx2_0__flag__i1
    connect \fx2_0__fifoadr__o_clk \fx2_crossbar_fx2_0__fifoadr__o_clk
    connect \fx2_0__fifoadr__o \fx2_crossbar_fx2_0__fifoadr__o
    connect \fx2_0__fd__o_clk \fx2_crossbar_fx2_0__fd__o_clk
    connect \fx2_0__fd__oe \fx2_crossbar_fx2_0__fd__oe
    connect \fx2_0__fd__o0 \fx2_crossbar_fx2_0__fd__o0
    connect \fx2_0__fd__o1 \fx2_crossbar_fx2_0__fd__o1
    connect \fx2_0__fd__i_clk \fx2_crossbar_fx2_0__fd__i_clk
    connect \fx2_0__fd__i1 \fx2_crossbar_fx2_0__fd__i1
    connect \fx2_0__sloe__o_clk \fx2_crossbar_fx2_0__sloe__o_clk
    connect \fx2_0__sloe__o \fx2_crossbar_fx2_0__sloe__o
    connect \fx2_0__slrd__o_clk \fx2_crossbar_fx2_0__slrd__o_clk
    connect \fx2_0__slrd__o \fx2_crossbar_fx2_0__slrd__o
    connect \fx2_0__slwr__o_clk \fx2_crossbar_fx2_0__slwr__o_clk
    connect \fx2_0__slwr__o \fx2_crossbar_fx2_0__slwr__o
    connect \fx2_0__pktend__o_clk \fx2_crossbar_fx2_0__pktend__o_clk
    connect \fx2_0__pktend__o \fx2_crossbar_fx2_0__pktend__o
    connect \w_data \fx2_crossbar_w_data
    connect \w_en \fx2_crossbar_w_en
    connect \w_rdy \fx2_crossbar_w_rdy
    connect \r_rdy \fx2_crossbar_r_rdy
    connect \r_en \fx2_crossbar_r_en
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_a_0__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_a_0__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_a_0__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_a_0__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_a_1__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_a_1__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_a_1__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_a_1__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_a_2__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_a_2__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_a_2__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_a_2__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_a_3__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_a_3__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_a_3__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_a_3__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_a_4__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_a_4__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_a_4__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_a_4__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_a_5__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_a_5__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_a_5__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_a_5__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_a_6__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_a_6__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_a_6__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_a_6__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_a_7__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_a_7__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_a_7__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_a_7__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_b_0__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_b_0__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_b_0__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_b_0__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_b_1__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_b_1__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_b_1__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_b_1__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_b_2__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_b_2__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_b_2__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_b_2__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_b_3__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_b_3__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_b_3__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_b_3__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_b_4__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_b_4__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_b_4__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_b_4__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_b_5__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_b_5__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_b_5__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_b_5__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_b_6__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_b_6__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_b_6__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_b_6__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_b_7__io__oe
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_b_7__io__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_b_7__io__i
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_port_b_7__oe__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_X_LATCH_0__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_X_ENABLE_0__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_Y_LATCH_0__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_Y_ENABLE_0__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_A_LATCH_0__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_A_ENABLE_0__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_A_CLOCK_0__o
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \multiplexer_D_CLOCK_0__o
  cell \multiplexer \multiplexer
    connect \rst \i2c_target_rst
    connect \clk \i2c_target_clk
    connect $signal \registers_$signal
    connect \w_data \fx2_crossbar_w_data
    connect \w_en \fx2_crossbar_w_en
    connect \w_rdy \fx2_crossbar_w_rdy
    connect \r_rdy \fx2_crossbar_r_rdy
    connect \r_en \fx2_crossbar_r_en
    connect \port_a_0__io__oe \multiplexer_port_a_0__io__oe
    connect \port_a_0__io__o \multiplexer_port_a_0__io__o
    connect \port_a_0__io__i \multiplexer_port_a_0__io__i
    connect \port_a_0__oe__o \multiplexer_port_a_0__oe__o
    connect \port_a_1__io__oe \multiplexer_port_a_1__io__oe
    connect \port_a_1__io__o \multiplexer_port_a_1__io__o
    connect \port_a_1__io__i \multiplexer_port_a_1__io__i
    connect \port_a_1__oe__o \multiplexer_port_a_1__oe__o
    connect \port_a_2__io__oe \multiplexer_port_a_2__io__oe
    connect \port_a_2__io__o \multiplexer_port_a_2__io__o
    connect \port_a_2__io__i \multiplexer_port_a_2__io__i
    connect \port_a_2__oe__o \multiplexer_port_a_2__oe__o
    connect \port_a_3__io__oe \multiplexer_port_a_3__io__oe
    connect \port_a_3__io__o \multiplexer_port_a_3__io__o
    connect \port_a_3__io__i \multiplexer_port_a_3__io__i
    connect \port_a_3__oe__o \multiplexer_port_a_3__oe__o
    connect \port_a_4__io__oe \multiplexer_port_a_4__io__oe
    connect \port_a_4__io__o \multiplexer_port_a_4__io__o
    connect \port_a_4__io__i \multiplexer_port_a_4__io__i
    connect \port_a_4__oe__o \multiplexer_port_a_4__oe__o
    connect \port_a_5__io__oe \multiplexer_port_a_5__io__oe
    connect \port_a_5__io__o \multiplexer_port_a_5__io__o
    connect \port_a_5__io__i \multiplexer_port_a_5__io__i
    connect \port_a_5__oe__o \multiplexer_port_a_5__oe__o
    connect \port_a_6__io__oe \multiplexer_port_a_6__io__oe
    connect \port_a_6__io__o \multiplexer_port_a_6__io__o
    connect \port_a_6__io__i \multiplexer_port_a_6__io__i
    connect \port_a_6__oe__o \multiplexer_port_a_6__oe__o
    connect \port_a_7__io__oe \multiplexer_port_a_7__io__oe
    connect \port_a_7__io__o \multiplexer_port_a_7__io__o
    connect \port_a_7__io__i \multiplexer_port_a_7__io__i
    connect \port_a_7__oe__o \multiplexer_port_a_7__oe__o
    connect \port_b_0__io__oe \multiplexer_port_b_0__io__oe
    connect \port_b_0__io__o \multiplexer_port_b_0__io__o
    connect \port_b_0__io__i \multiplexer_port_b_0__io__i
    connect \port_b_0__oe__o \multiplexer_port_b_0__oe__o
    connect \port_b_1__io__oe \multiplexer_port_b_1__io__oe
    connect \port_b_1__io__o \multiplexer_port_b_1__io__o
    connect \port_b_1__io__i \multiplexer_port_b_1__io__i
    connect \port_b_1__oe__o \multiplexer_port_b_1__oe__o
    connect \port_b_2__io__oe \multiplexer_port_b_2__io__oe
    connect \port_b_2__io__o \multiplexer_port_b_2__io__o
    connect \port_b_2__io__i \multiplexer_port_b_2__io__i
    connect \port_b_2__oe__o \multiplexer_port_b_2__oe__o
    connect \port_b_3__io__oe \multiplexer_port_b_3__io__oe
    connect \port_b_3__io__o \multiplexer_port_b_3__io__o
    connect \port_b_3__io__i \multiplexer_port_b_3__io__i
    connect \port_b_3__oe__o \multiplexer_port_b_3__oe__o
    connect \port_b_4__io__oe \multiplexer_port_b_4__io__oe
    connect \port_b_4__io__o \multiplexer_port_b_4__io__o
    connect \port_b_4__io__i \multiplexer_port_b_4__io__i
    connect \port_b_4__oe__o \multiplexer_port_b_4__oe__o
    connect \port_b_5__io__oe \multiplexer_port_b_5__io__oe
    connect \port_b_5__io__o \multiplexer_port_b_5__io__o
    connect \port_b_5__io__i \multiplexer_port_b_5__io__i
    connect \port_b_5__oe__o \multiplexer_port_b_5__oe__o
    connect \port_b_6__io__oe \multiplexer_port_b_6__io__oe
    connect \port_b_6__io__o \multiplexer_port_b_6__io__o
    connect \port_b_6__io__i \multiplexer_port_b_6__io__i
    connect \port_b_6__oe__o \multiplexer_port_b_6__oe__o
    connect \port_b_7__io__oe \multiplexer_port_b_7__io__oe
    connect \port_b_7__io__o \multiplexer_port_b_7__io__o
    connect \port_b_7__io__i \multiplexer_port_b_7__io__i
    connect \port_b_7__oe__o \multiplexer_port_b_7__oe__o
    connect \X_LATCH_0__o \multiplexer_X_LATCH_0__o
    connect \X_ENABLE_0__o \multiplexer_X_ENABLE_0__o
    connect \Y_LATCH_0__o \multiplexer_Y_LATCH_0__o
    connect \Y_ENABLE_0__o \multiplexer_Y_ENABLE_0__o
    connect \A_LATCH_0__o \multiplexer_A_LATCH_0__o
    connect \A_ENABLE_0__o \multiplexer_A_ENABLE_0__o
    connect \A_CLOCK_0__o \multiplexer_A_CLOCK_0__o
    connect \D_CLOCK_0__o \multiplexer_D_CLOCK_0__o
  end
  attribute \src "/Users/isabelburgos/glasgow_env/lib/python3.7/site-packages/amaranth/build/res.py:143"
  wire width 1 \cd_sync_clk_if_0__i
  cell \cd_sync \cd_sync
    connect \rst \i2c_target_rst
    connect \clk \i2c_target_clk
    connect \clk_if_0__i \cd_sync_clk_if_0__i
  end
  cell \pin_unused_0 \pin_unused_0
    connect \unused_0__io \unused_0__io
  end
  cell \pin_i2c_0__scl \pin_i2c_0__scl
    connect \i2c_0__scl__o \i2c_target_i2c_0__scl__o
    connect \i2c_0__scl__oe \i2c_target_i2c_0__scl__oe
    connect \i2c_0__scl__i \i2c_target_i2c_0__scl__i
    connect \i2c_0__scl__io \i2c_0__scl__io
  end
  cell \pin_i2c_0__sda \pin_i2c_0__sda
    connect \i2c_0__sda__o \i2c_target_i2c_0__sda__o
    connect \i2c_0__sda__oe \i2c_target_i2c_0__sda__oe
    connect \i2c_0__sda__i \i2c_target_i2c_0__sda__i
    connect \i2c_0__sda__io \i2c_0__sda__io
  end
  cell \pin_fx2_0__sloe \pin_fx2_0__sloe
    connect \fx2_0__sloe__o_clk \fx2_crossbar_fx2_0__sloe__o_clk
    connect \fx2_0__sloe__o \fx2_crossbar_fx2_0__sloe__o
    connect \fx2_0__sloe__io \fx2_0__sloe__io
  end
  cell \pin_fx2_0__slrd \pin_fx2_0__slrd
    connect \fx2_0__slrd__o_clk \fx2_crossbar_fx2_0__slrd__o_clk
    connect \fx2_0__slrd__o \fx2_crossbar_fx2_0__slrd__o
    connect \fx2_0__slrd__io \fx2_0__slrd__io
  end
  cell \pin_fx2_0__slwr \pin_fx2_0__slwr
    connect \fx2_0__slwr__o_clk \fx2_crossbar_fx2_0__slwr__o_clk
    connect \fx2_0__slwr__o \fx2_crossbar_fx2_0__slwr__o
    connect \fx2_0__slwr__io \fx2_0__slwr__io
  end
  cell \pin_fx2_0__pktend \pin_fx2_0__pktend
    connect \fx2_0__pktend__o_clk \fx2_crossbar_fx2_0__pktend__o_clk
    connect \fx2_0__pktend__o \fx2_crossbar_fx2_0__pktend__o
    connect \fx2_0__pktend__io \fx2_0__pktend__io
  end
  cell \pin_fx2_0__fifoadr \pin_fx2_0__fifoadr
    connect \fx2_0__fifoadr__o_clk \fx2_crossbar_fx2_0__fifoadr__o_clk
    connect \fx2_0__fifoadr__o \fx2_crossbar_fx2_0__fifoadr__o
    connect \fx2_0__fifoadr__io \fx2_0__fifoadr__io
  end
  cell \pin_fx2_0__flag \pin_fx2_0__flag
    connect \fx2_0__flag__i_clk \fx2_crossbar_fx2_0__flag__i_clk
    connect \fx2_0__flag__i1 \fx2_crossbar_fx2_0__flag__i1
    connect \fx2_0__flag__io \fx2_0__flag__io
  end
  cell \pin_fx2_0__fd \pin_fx2_0__fd
    connect \fx2_0__fd__o_clk \fx2_crossbar_fx2_0__fd__o_clk
    connect \fx2_0__fd__oe \fx2_crossbar_fx2_0__fd__oe
    connect \fx2_0__fd__o0 \fx2_crossbar_fx2_0__fd__o0
    connect \fx2_0__fd__o1 \fx2_crossbar_fx2_0__fd__o1
    connect \fx2_0__fd__i_clk \fx2_crossbar_fx2_0__fd__i_clk
    connect \fx2_0__fd__i1 \fx2_crossbar_fx2_0__fd__i1
    connect \fx2_0__fd__io \fx2_0__fd__io
  end
  cell \pin_port_a_0__io \pin_port_a_0__io
    connect \port_a_0__io__oe \multiplexer_port_a_0__io__oe
    connect \port_a_0__io__o \multiplexer_port_a_0__io__o
    connect \port_a_0__io__i \multiplexer_port_a_0__io__i
    connect \port_a_0__io__io \port_a_0__io__io
  end
  cell \pin_port_a_0__oe \pin_port_a_0__oe
    connect \port_a_0__oe__o \multiplexer_port_a_0__oe__o
    connect \port_a_0__oe__io \port_a_0__oe__io
  end
  cell \pin_port_a_1__io \pin_port_a_1__io
    connect \port_a_1__io__oe \multiplexer_port_a_1__io__oe
    connect \port_a_1__io__o \multiplexer_port_a_1__io__o
    connect \port_a_1__io__i \multiplexer_port_a_1__io__i
    connect \port_a_1__io__io \port_a_1__io__io
  end
  cell \pin_port_a_1__oe \pin_port_a_1__oe
    connect \port_a_1__oe__o \multiplexer_port_a_1__oe__o
    connect \port_a_1__oe__io \port_a_1__oe__io
  end
  cell \pin_port_a_2__io \pin_port_a_2__io
    connect \port_a_2__io__oe \multiplexer_port_a_2__io__oe
    connect \port_a_2__io__o \multiplexer_port_a_2__io__o
    connect \port_a_2__io__i \multiplexer_port_a_2__io__i
    connect \port_a_2__io__io \port_a_2__io__io
  end
  cell \pin_port_a_2__oe \pin_port_a_2__oe
    connect \port_a_2__oe__o \multiplexer_port_a_2__oe__o
    connect \port_a_2__oe__io \port_a_2__oe__io
  end
  cell \pin_port_a_3__io \pin_port_a_3__io
    connect \port_a_3__io__oe \multiplexer_port_a_3__io__oe
    connect \port_a_3__io__o \multiplexer_port_a_3__io__o
    connect \port_a_3__io__i \multiplexer_port_a_3__io__i
    connect \port_a_3__io__io \port_a_3__io__io
  end
  cell \pin_port_a_3__oe \pin_port_a_3__oe
    connect \port_a_3__oe__o \multiplexer_port_a_3__oe__o
    connect \port_a_3__oe__io \port_a_3__oe__io
  end
  cell \pin_port_a_4__io \pin_port_a_4__io
    connect \port_a_4__io__oe \multiplexer_port_a_4__io__oe
    connect \port_a_4__io__o \multiplexer_port_a_4__io__o
    connect \port_a_4__io__i \multiplexer_port_a_4__io__i
    connect \port_a_4__io__io \port_a_4__io__io
  end
  cell \pin_port_a_4__oe \pin_port_a_4__oe
    connect \port_a_4__oe__o \multiplexer_port_a_4__oe__o
    connect \port_a_4__oe__io \port_a_4__oe__io
  end
  cell \pin_port_a_5__io \pin_port_a_5__io
    connect \port_a_5__io__oe \multiplexer_port_a_5__io__oe
    connect \port_a_5__io__o \multiplexer_port_a_5__io__o
    connect \port_a_5__io__i \multiplexer_port_a_5__io__i
    connect \port_a_5__io__io \port_a_5__io__io
  end
  cell \pin_port_a_5__oe \pin_port_a_5__oe
    connect \port_a_5__oe__o \multiplexer_port_a_5__oe__o
    connect \port_a_5__oe__io \port_a_5__oe__io
  end
  cell \pin_port_a_6__io \pin_port_a_6__io
    connect \port_a_6__io__oe \multiplexer_port_a_6__io__oe
    connect \port_a_6__io__o \multiplexer_port_a_6__io__o
    connect \port_a_6__io__i \multiplexer_port_a_6__io__i
    connect \port_a_6__io__io \port_a_6__io__io
  end
  cell \pin_port_a_6__oe \pin_port_a_6__oe
    connect \port_a_6__oe__o \multiplexer_port_a_6__oe__o
    connect \port_a_6__oe__io \port_a_6__oe__io
  end
  cell \pin_port_a_7__io \pin_port_a_7__io
    connect \port_a_7__io__oe \multiplexer_port_a_7__io__oe
    connect \port_a_7__io__o \multiplexer_port_a_7__io__o
    connect \port_a_7__io__i \multiplexer_port_a_7__io__i
    connect \port_a_7__io__io \port_a_7__io__io
  end
  cell \pin_port_a_7__oe \pin_port_a_7__oe
    connect \port_a_7__oe__o \multiplexer_port_a_7__oe__o
    connect \port_a_7__oe__io \port_a_7__oe__io
  end
  cell \pin_port_b_0__io \pin_port_b_0__io
    connect \port_b_0__io__oe \multiplexer_port_b_0__io__oe
    connect \port_b_0__io__o \multiplexer_port_b_0__io__o
    connect \port_b_0__io__i \multiplexer_port_b_0__io__i
    connect \port_b_0__io__io \port_b_0__io__io
  end
  cell \pin_port_b_0__oe \pin_port_b_0__oe
    connect \port_b_0__oe__o \multiplexer_port_b_0__oe__o
    connect \port_b_0__oe__io \port_b_0__oe__io
  end
  cell \pin_port_b_1__io \pin_port_b_1__io
    connect \port_b_1__io__oe \multiplexer_port_b_1__io__oe
    connect \port_b_1__io__o \multiplexer_port_b_1__io__o
    connect \port_b_1__io__i \multiplexer_port_b_1__io__i
    connect \port_b_1__io__io \port_b_1__io__io
  end
  cell \pin_port_b_1__oe \pin_port_b_1__oe
    connect \port_b_1__oe__o \multiplexer_port_b_1__oe__o
    connect \port_b_1__oe__io \port_b_1__oe__io
  end
  cell \pin_port_b_2__io \pin_port_b_2__io
    connect \port_b_2__io__oe \multiplexer_port_b_2__io__oe
    connect \port_b_2__io__o \multiplexer_port_b_2__io__o
    connect \port_b_2__io__i \multiplexer_port_b_2__io__i
    connect \port_b_2__io__io \port_b_2__io__io
  end
  cell \pin_port_b_2__oe \pin_port_b_2__oe
    connect \port_b_2__oe__o \multiplexer_port_b_2__oe__o
    connect \port_b_2__oe__io \port_b_2__oe__io
  end
  cell \pin_port_b_3__io \pin_port_b_3__io
    connect \port_b_3__io__oe \multiplexer_port_b_3__io__oe
    connect \port_b_3__io__o \multiplexer_port_b_3__io__o
    connect \port_b_3__io__i \multiplexer_port_b_3__io__i
    connect \port_b_3__io__io \port_b_3__io__io
  end
  cell \pin_port_b_3__oe \pin_port_b_3__oe
    connect \port_b_3__oe__o \multiplexer_port_b_3__oe__o
    connect \port_b_3__oe__io \port_b_3__oe__io
  end
  cell \pin_port_b_4__io \pin_port_b_4__io
    connect \port_b_4__io__oe \multiplexer_port_b_4__io__oe
    connect \port_b_4__io__o \multiplexer_port_b_4__io__o
    connect \port_b_4__io__i \multiplexer_port_b_4__io__i
    connect \port_b_4__io__io \port_b_4__io__io
  end
  cell \pin_port_b_4__oe \pin_port_b_4__oe
    connect \port_b_4__oe__o \multiplexer_port_b_4__oe__o
    connect \port_b_4__oe__io \port_b_4__oe__io
  end
  cell \pin_port_b_5__io \pin_port_b_5__io
    connect \port_b_5__io__oe \multiplexer_port_b_5__io__oe
    connect \port_b_5__io__o \multiplexer_port_b_5__io__o
    connect \port_b_5__io__i \multiplexer_port_b_5__io__i
    connect \port_b_5__io__io \port_b_5__io__io
  end
  cell \pin_port_b_5__oe \pin_port_b_5__oe
    connect \port_b_5__oe__o \multiplexer_port_b_5__oe__o
    connect \port_b_5__oe__io \port_b_5__oe__io
  end
  cell \pin_port_b_6__io \pin_port_b_6__io
    connect \port_b_6__io__oe \multiplexer_port_b_6__io__oe
    connect \port_b_6__io__o \multiplexer_port_b_6__io__o
    connect \port_b_6__io__i \multiplexer_port_b_6__io__i
    connect \port_b_6__io__io \port_b_6__io__io
  end
  cell \pin_port_b_6__oe \pin_port_b_6__oe
    connect \port_b_6__oe__o \multiplexer_port_b_6__oe__o
    connect \port_b_6__oe__io \port_b_6__oe__io
  end
  cell \pin_port_b_7__io \pin_port_b_7__io
    connect \port_b_7__io__oe \multiplexer_port_b_7__io__oe
    connect \port_b_7__io__o \multiplexer_port_b_7__io__o
    connect \port_b_7__io__i \multiplexer_port_b_7__io__i
    connect \port_b_7__io__io \port_b_7__io__io
  end
  cell \pin_port_b_7__oe \pin_port_b_7__oe
    connect \port_b_7__oe__o \multiplexer_port_b_7__oe__o
    connect \port_b_7__oe__io \port_b_7__oe__io
  end
  cell \pin_X_LATCH_0 \pin_X_LATCH_0
    connect \X_LATCH_0__o \multiplexer_X_LATCH_0__o
    connect \X_LATCH_0__io \X_LATCH_0__io
  end
  cell \pin_X_ENABLE_0 \pin_X_ENABLE_0
    connect \X_ENABLE_0__o \multiplexer_X_ENABLE_0__o
    connect \X_ENABLE_0__io \X_ENABLE_0__io
  end
  cell \pin_Y_LATCH_0 \pin_Y_LATCH_0
    connect \Y_LATCH_0__o \multiplexer_Y_LATCH_0__o
    connect \Y_LATCH_0__io \Y_LATCH_0__io
  end
  cell \pin_Y_ENABLE_0 \pin_Y_ENABLE_0
    connect \Y_ENABLE_0__o \multiplexer_Y_ENABLE_0__o
    connect \Y_ENABLE_0__io \Y_ENABLE_0__io
  end
  cell \pin_A_LATCH_0 \pin_A_LATCH_0
    connect \A_LATCH_0__o \multiplexer_A_LATCH_0__o
    connect \A_LATCH_0__io \A_LATCH_0__io
  end
  cell \pin_A_ENABLE_0 \pin_A_ENABLE_0
    connect \A_ENABLE_0__o \multiplexer_A_ENABLE_0__o
    connect \A_ENABLE_0__io \A_ENABLE_0__io
  end
  cell \pin_A_CLOCK_0 \pin_A_CLOCK_0
    connect \A_CLOCK_0__o \multiplexer_A_CLOCK_0__o
    connect \A_CLOCK_0__io \A_CLOCK_0__io
  end
  cell \pin_D_CLOCK_0 \pin_D_CLOCK_0
    connect \D_CLOCK_0__o \multiplexer_D_CLOCK_0__o
    connect \D_CLOCK_0__io \D_CLOCK_0__io
  end
  cell \pin_clk_if_0 \pin_clk_if_0
    connect \clk_if_0__i \cd_sync_clk_if_0__i
    connect \clk_if_0__io \clk_if_0__io
  end
  process $group_0
    assign \i2c_target_address 7'0000000
    assign \i2c_target_address 7'0001000
  end
end
