-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
-- Date        : Tue May  5 13:13:48 2020
-- Host        : DESKTOP-E4CP06Q running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               C:/Users/904pa/Documents/Git/sha256/project/sha256.srcs/sources_1/bd/test/ip/test_mdm_1_0/test_mdm_1_0_sim_netlist.vhdl
-- Design      : test_mdm_1_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_BSCANE2 is
  port (
    CAPTURE : out STD_LOGIC;
    DRCK : out STD_LOGIC;
    SEL : out STD_LOGIC;
    SHIFT : out STD_LOGIC;
    I0 : out STD_LOGIC;
    UPDATE : out STD_LOGIC;
    Ext_JTAG_RESET : out STD_LOGIC;
    \Use_Dbg_Reg_Access.No_BSCANID.jtag_busy_reg\ : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    busy_with_scan_reset : out STD_LOGIC;
    \Use_Dbg_Reg_Access.No_BSCANID.update_reset_reg\ : in STD_LOGIC;
    dbgreg_select : in STD_LOGIC;
    jtag_busy : in STD_LOGIC;
    Scan_Reset_Sel : in STD_LOGIC;
    Scan_Reset : in STD_LOGIC;
    Scan_En : in STD_LOGIC;
    update_set : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_BSCANE2 : entity is "MB_BSCANE2";
end test_mdm_1_0_MB_BSCANE2;

architecture STRUCTURE of test_mdm_1_0_MB_BSCANE2 is
  signal \^capture\ : STD_LOGIC;
  signal RESET : STD_LOGIC;
  signal \^sel\ : STD_LOGIC;
  signal \Use_E2.BSCANE2_I_n_3\ : STD_LOGIC;
  signal \Use_E2.BSCANE2_I_n_6\ : STD_LOGIC;
  signal \Use_E2.BSCANE2_I_n_8\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Use_BSCAN.TDI_Shifter[3]_i_2\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.No_BSCANID.update_reset_i_1\ : label is "soft_lutpair135";
  attribute box_type : string;
  attribute box_type of \Use_E2.BSCANE2_I\ : label is "PRIMITIVE";
begin
  CAPTURE <= \^capture\;
  SEL <= \^sel\;
Ext_JTAG_RESET_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => RESET,
      I1 => dbgreg_select,
      O => Ext_JTAG_RESET
    );
\Use_BSCAN.TDI_Shifter[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"080D"
    )
        port map (
      I0 => Scan_Reset_Sel,
      I1 => Scan_Reset,
      I2 => Scan_En,
      I3 => \^sel\,
      O => AR(0)
    );
\Use_Dbg_Reg_Access.No_BSCANID.jtag_busy_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^capture\,
      I1 => \^sel\,
      I2 => jtag_busy,
      O => \Use_Dbg_Reg_Access.No_BSCANID.jtag_busy_reg\
    );
\Use_Dbg_Reg_Access.No_BSCANID.update_reset_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D0D080D"
    )
        port map (
      I0 => Scan_Reset_Sel,
      I1 => Scan_Reset,
      I2 => Scan_En,
      I3 => \^sel\,
      I4 => update_set,
      O => busy_with_scan_reset
    );
\Use_E2.BSCANE2_I\: unisim.vcomponents.BSCANE2
    generic map(
      DISABLE_JTAG => "FALSE",
      JTAG_CHAIN => 2
    )
        port map (
      CAPTURE => \^capture\,
      DRCK => DRCK,
      RESET => RESET,
      RUNTEST => \Use_E2.BSCANE2_I_n_3\,
      SEL => \^sel\,
      SHIFT => SHIFT,
      TCK => \Use_E2.BSCANE2_I_n_6\,
      TDI => I0,
      TDO => \Use_Dbg_Reg_Access.No_BSCANID.update_reset_reg\,
      TMS => \Use_E2.BSCANE2_I_n_8\,
      UPDATE => UPDATE
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_BUFGCTRL is
  port (
    Ext_JTAG_DRCK : out STD_LOGIC;
    DRCK : in STD_LOGIC;
    dbgreg_drck : in STD_LOGIC;
    S0 : in STD_LOGIC;
    dbgreg_select : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_BUFGCTRL : entity is "MB_BUFGCTRL";
end test_mdm_1_0_MB_BUFGCTRL;

architecture STRUCTURE of test_mdm_1_0_MB_BUFGCTRL is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.BUFGCTRL
    generic map(
      CE_TYPE_CE0 => "SYNC",
      CE_TYPE_CE1 => "SYNC",
      INIT_OUT => 0,
      IS_CE0_INVERTED => '0',
      IS_CE1_INVERTED => '0',
      IS_I0_INVERTED => '0',
      IS_I1_INVERTED => '0',
      IS_IGNORE0_INVERTED => '0',
      IS_IGNORE1_INVERTED => '0',
      IS_S0_INVERTED => '0',
      IS_S1_INVERTED => '0',
      PRESELECT_I0 => true,
      PRESELECT_I1 => false,
      SIM_DEVICE => "7SERIES",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE0 => '1',
      CE1 => '1',
      I0 => DRCK,
      I1 => dbgreg_drck,
      IGNORE0 => '1',
      IGNORE1 => '1',
      O => Ext_JTAG_DRCK,
      S0 => S0,
      S1 => dbgreg_select
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_BUFGCTRL_0 is
  port (
    Dbg_Update_0 : out STD_LOGIC;
    sel_with_scan_reset : out STD_LOGIC;
    UPDATE : in STD_LOGIC;
    dbgreg_update : in STD_LOGIC;
    S0 : in STD_LOGIC;
    dbgreg_select : in STD_LOGIC;
    Scan_Reset_Sel : in STD_LOGIC;
    Scan_Reset : in STD_LOGIC;
    Scan_En : in STD_LOGIC;
    sel_n0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_BUFGCTRL_0 : entity is "MB_BUFGCTRL";
end test_mdm_1_0_MB_BUFGCTRL_0;

architecture STRUCTURE of test_mdm_1_0_MB_BUFGCTRL_0 is
  signal \^dbg_update_0\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  Dbg_Update_0 <= \^dbg_update_0\;
\Using_FPGA.Native\: unisim.vcomponents.BUFGCTRL
    generic map(
      CE_TYPE_CE0 => "SYNC",
      CE_TYPE_CE1 => "SYNC",
      INIT_OUT => 0,
      IS_CE0_INVERTED => '0',
      IS_CE1_INVERTED => '0',
      IS_I0_INVERTED => '0',
      IS_I1_INVERTED => '0',
      IS_IGNORE0_INVERTED => '0',
      IS_IGNORE1_INVERTED => '0',
      IS_S0_INVERTED => '0',
      IS_S1_INVERTED => '0',
      PRESELECT_I0 => true,
      PRESELECT_I1 => false,
      SIM_DEVICE => "7SERIES",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE0 => '1',
      CE1 => '1',
      I0 => UPDATE,
      I1 => dbgreg_update,
      IGNORE0 => '1',
      IGNORE1 => '1',
      O => \^dbg_update_0\,
      S0 => S0,
      S1 => dbgreg_select
    );
sel_n_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D080808"
    )
        port map (
      I0 => Scan_Reset_Sel,
      I1 => Scan_Reset,
      I2 => Scan_En,
      I3 => \^dbg_update_0\,
      I4 => sel_n0,
      O => sel_with_scan_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_FDC_1 is
  port (
    D_1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    CE : out STD_LOGIC;
    \Use_Dbg_Mem_Access.access_idle_2_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_Dbg_Reg_Access.selected_reg\ : out STD_LOGIC;
    Dbg_Reg_En_0 : out STD_LOGIC_VECTOR ( 0 to 7 );
    \Use_BSCAN.command_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    force_lock0 : out STD_LOGIC;
    \Use_BSCAN.command_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_BSCAN.command_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_BSCAN.command_reg[6]_0\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.dbgreg_CAPTURE_reg\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sample_1 : out STD_LOGIC;
    \Use_Serial_Unified_Completion.completion_status_reg[10]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \Use_Serial_Unified_Completion.count_reg[1]\ : out STD_LOGIC;
    \Use_Serial_Unified_Completion.count_reg[1]_0\ : out STD_LOGIC;
    Dbg_TDO_0_0 : out STD_LOGIC;
    \completion_ctrl_reg[0]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.selected_reg_0\ : out STD_LOGIC;
    \tdi_shifter_reg[0]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.dbgreg_CAPTURE_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tdi_shifter_reg[0]_0\ : out STD_LOGIC;
    \tdi_shifter_reg[1]\ : out STD_LOGIC;
    \tdi_shifter_reg[3]\ : out STD_LOGIC;
    \tdi_shifter_reg[0]_1\ : out STD_LOGIC;
    data_cmd_reset : out STD_LOGIC;
    \Use_Serial_Unified_Completion.count_reg[1]_1\ : out STD_LOGIC;
    \Use_Serial_Unified_Completion.count_reg[0]\ : out STD_LOGIC;
    CLK : in STD_LOGIC;
    sel_n : in STD_LOGIC;
    \Use_Serial_Unified_Completion.completion_block_reg\ : in STD_LOGIC;
    \command_1_reg[7]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.force_lock_reg\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Use_Dbg_Mem_Access.input_reg[31]\ : in STD_LOGIC;
    \Use_Serial_Unified_Completion.count_reg[0]__0\ : in STD_LOGIC;
    \Use_Trace_AXI_Master.full_stop_reg\ : in STD_LOGIC;
    Dbg_TDO_0 : in STD_LOGIC;
    dbgreg_CAPTURE : in STD_LOGIC;
    \Use_Serial_Unified_Completion.clear_overrun_reg\ : in STD_LOGIC;
    CAPTURE : in STD_LOGIC;
    SHIFT : in STD_LOGIC;
    dbgreg_SHIFT : in STD_LOGIC;
    sync : in STD_LOGIC;
    \Use_Serial_Unified_Completion.count_reg[0]_0\ : in STD_LOGIC;
    \Use_Serial_Unified_Completion.completion_status_reg[0]\ : in STD_LOGIC;
    jtag_axi_overrun : in STD_LOGIC;
    \Use_Serial_Unified_Completion.sample_reg[15]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \Use_Serial_Unified_Completion.sample_reg[14]\ : in STD_LOGIC;
    \Use_Serial_Unified_Completion.sample_reg[13]\ : in STD_LOGIC;
    \Use_Serial_Unified_Completion.completion_status_reg[9]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \Use_Serial_Unified_Completion.completion_status_reg[9]_0\ : in STD_LOGIC;
    \Use_Serial_Unified_Completion.completion_status_reg[6]\ : in STD_LOGIC;
    \Use_Serial_Unified_Completion.completion_status_reg[5]\ : in STD_LOGIC;
    \Use_Serial_Unified_Completion.completion_status_reg[4]\ : in STD_LOGIC;
    \Use_Serial_Unified_Completion.completion_status_reg[3]\ : in STD_LOGIC;
    \Use_Serial_Unified_Completion.sample_1_reg[10]\ : in STD_LOGIC;
    \Use_Serial_Unified_Completion.mb_instr_overrun_reg\ : in STD_LOGIC;
    \Use_Serial_Unified_Completion.count_reg[0]_1\ : in STD_LOGIC;
    \Use_Serial_Unified_Completion.mb_data_overrun_reg\ : in STD_LOGIC;
    \Use_Serial_Unified_Completion.completion_block_reg_0\ : in STD_LOGIC;
    completion_ctrl : in STD_LOGIC;
    jtag_clear_overrun : in STD_LOGIC;
    \Use_Trace_AXI_Master.full_stop_reg_0\ : in STD_LOGIC;
    full_stop : in STD_LOGIC;
    Dbg_Rst_0 : in STD_LOGIC;
    Debug_SYS_Rst : in STD_LOGIC;
    Ext_NM_BRK : in STD_LOGIC;
    Scan_Reset_Sel : in STD_LOGIC;
    Scan_Reset : in STD_LOGIC;
    Scan_En : in STD_LOGIC;
    \Use_Serial_Unified_Completion.count_reg[0]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_FDC_1 : entity is "MB_FDC_1";
end test_mdm_1_0_MB_FDC_1;

architecture STRUCTURE of test_mdm_1_0_MB_FDC_1 is
  signal \^d_1\ : STD_LOGIC;
  signal Debug_Rst_i0 : STD_LOGIC;
  signal Q_0 : STD_LOGIC;
  signal \^use_bscan.command_reg[6]_0\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.input[0]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.access_lock_i_4_n_0\ : STD_LOGIC;
  signal \^use_dbg_reg_access.selected_reg\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.completion_status[15]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.count[0]__0_i_3_n_0\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.mb_instr_overrun_i_3_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2_n_0\ : STD_LOGIC;
  signal clear_overrun32_out : STD_LOGIC;
  signal completion_ctrl0 : STD_LOGIC;
  signal mb_instr_overrun29_out : STD_LOGIC;
  signal \^sample_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Dbg_Reg_En_0[0]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \Dbg_Reg_En_0[1]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \Dbg_Reg_En_0[2]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \Dbg_Reg_En_0[3]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \Dbg_Reg_En_0[4]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \Dbg_Reg_En_0[5]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \Dbg_Reg_En_0[6]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \Dbg_Reg_En_0[7]_INST_0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of Debug_Rst_i_i_1 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of Debug_SYS_Rst_i_i_1 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of Ext_NM_BRK_i_i_1 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \Use_Dbg_Mem_Access.execute_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \Use_Dbg_Mem_Access.input[0]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.access_lock_i_4\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \Use_Serial_Unified_Completion.completion_status[0]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \Use_Serial_Unified_Completion.completion_status[1]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \Use_Serial_Unified_Completion.count[0]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \Use_Serial_Unified_Completion.count[1]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \Use_Serial_Unified_Completion.sample[14]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \Use_Serial_Unified_Completion.sample[15]_i_1\ : label is "soft_lutpair4";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDC_1";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \command_1[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \completion_ctrl[0]_i_1\ : label is "soft_lutpair6";
begin
  D_1 <= \^d_1\;
  \Use_BSCAN.command_reg[6]_0\ <= \^use_bscan.command_reg[6]_0\;
  \Use_Dbg_Reg_Access.selected_reg\ <= \^use_dbg_reg_access.selected_reg\;
  sample_1 <= \^sample_1\;
\Dbg_Reg_En_0[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.force_lock_reg\(7),
      I1 => Q_0,
      I2 => \Use_Serial_Unified_Completion.completion_block_reg\,
      O => Dbg_Reg_En_0(0)
    );
\Dbg_Reg_En_0[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.force_lock_reg\(6),
      I1 => Q_0,
      I2 => \Use_Serial_Unified_Completion.completion_block_reg\,
      O => Dbg_Reg_En_0(1)
    );
\Dbg_Reg_En_0[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.force_lock_reg\(5),
      I1 => Q_0,
      I2 => \Use_Serial_Unified_Completion.completion_block_reg\,
      O => Dbg_Reg_En_0(2)
    );
\Dbg_Reg_En_0[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.force_lock_reg\(4),
      I1 => Q_0,
      I2 => \Use_Serial_Unified_Completion.completion_block_reg\,
      O => Dbg_Reg_En_0(3)
    );
\Dbg_Reg_En_0[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.force_lock_reg\(3),
      I1 => Q_0,
      I2 => \Use_Serial_Unified_Completion.completion_block_reg\,
      O => Dbg_Reg_En_0(4)
    );
\Dbg_Reg_En_0[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.force_lock_reg\(2),
      I1 => Q_0,
      I2 => \Use_Serial_Unified_Completion.completion_block_reg\,
      O => Dbg_Reg_En_0(5)
    );
\Dbg_Reg_En_0[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.force_lock_reg\(1),
      I1 => Q_0,
      I2 => \Use_Serial_Unified_Completion.completion_block_reg\,
      O => Dbg_Reg_En_0(6)
    );
\Dbg_Reg_En_0[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.force_lock_reg\(0),
      I1 => Q_0,
      I2 => \Use_Serial_Unified_Completion.completion_block_reg\,
      O => Dbg_Reg_En_0(7)
    );
Dbg_Shift_31_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2E2E200"
    )
        port map (
      I0 => SHIFT,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg\,
      I2 => dbgreg_SHIFT,
      I3 => \^use_bscan.command_reg[6]_0\,
      I4 => sync,
      O => \^use_dbg_reg_access.selected_reg\
    );
Dbg_Shift_31_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => \Use_Dbg_Mem_Access.input[0]_i_2_n_0\,
      I1 => \Use_Dbg_Reg_Access.force_lock_reg\(1),
      I2 => \Use_Serial_Unified_Completion.count_reg[0]__0\,
      I3 => \Use_Dbg_Reg_Access.force_lock_reg\(3),
      I4 => \Use_Dbg_Reg_Access.force_lock_reg\(0),
      I5 => \Use_Dbg_Reg_Access.force_lock_reg\(2),
      O => \^use_bscan.command_reg[6]_0\
    );
Debug_Rst_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => Debug_Rst_i0,
      I2 => Dbg_Rst_0,
      O => \tdi_shifter_reg[0]_0\
    );
Debug_SYS_Rst_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => Debug_Rst_i0,
      I2 => Debug_SYS_Rst,
      O => \tdi_shifter_reg[1]\
    );
Ext_NM_BRK_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => Debug_Rst_i0,
      I2 => Ext_NM_BRK,
      O => \tdi_shifter_reg[3]\
    );
Ext_NM_BRK_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.count_reg[0]__0\,
      I1 => \Use_Dbg_Reg_Access.force_lock_reg\(2),
      I2 => \Use_Dbg_Reg_Access.force_lock_reg\(0),
      I3 => \Use_Dbg_Reg_Access.force_lock_reg\(3),
      I4 => \Use_Dbg_Reg_Access.force_lock_reg\(1),
      I5 => \Use_Dbg_Mem_Access.input[0]_i_2_n_0\,
      O => Debug_Rst_i0
    );
\Use_Dbg_Mem_Access.execute_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D080D0D"
    )
        port map (
      I0 => Scan_Reset_Sel,
      I1 => Scan_Reset,
      I2 => Scan_En,
      I3 => \Use_Serial_Unified_Completion.completion_block_reg\,
      I4 => Q_0,
      O => data_cmd_reset
    );
\Use_Dbg_Mem_Access.input[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^use_dbg_reg_access.selected_reg\,
      I1 => \out\,
      I2 => \Use_Dbg_Mem_Access.input[0]_i_2_n_0\,
      I3 => \Use_Dbg_Reg_Access.force_lock_reg\(1),
      I4 => \Use_Dbg_Reg_Access.force_lock_reg\(0),
      I5 => \Use_Dbg_Mem_Access.input_reg[31]\,
      O => \Use_Dbg_Mem_Access.access_idle_2_reg\(0)
    );
\Use_Dbg_Mem_Access.input[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.completion_block_reg\,
      I1 => Q_0,
      O => \Use_Dbg_Mem_Access.input[0]_i_2_n_0\
    );
\Use_Dbg_Mem_Access.rd_wr_len[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \Use_Dbg_Mem_Access.input_reg[31]\,
      I1 => \Use_Dbg_Reg_Access.force_lock_reg\(1),
      I2 => Q_0,
      I3 => \Use_Serial_Unified_Completion.completion_block_reg\,
      I4 => \Use_Dbg_Reg_Access.force_lock_reg\(2),
      I5 => \Use_Dbg_Reg_Access.force_lock_reg\(0),
      O => \Use_BSCAN.command_reg[6]\(0)
    );
\Use_Dbg_Reg_Access.access_lock_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.access_lock_i_4_n_0\,
      I1 => \Use_Dbg_Reg_Access.force_lock_reg\(4),
      I2 => \Use_Dbg_Reg_Access.force_lock_reg\(7),
      I3 => \Use_Dbg_Reg_Access.force_lock_reg\(6),
      I4 => \Use_Dbg_Reg_Access.force_lock_reg\(5),
      I5 => \Use_Dbg_Reg_Access.force_lock_reg\(3),
      O => force_lock0
    );
\Use_Dbg_Reg_Access.access_lock_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.force_lock_reg\(0),
      I1 => \Use_Dbg_Reg_Access.force_lock_reg\(2),
      I2 => \Use_Serial_Unified_Completion.completion_block_reg\,
      I3 => Q_0,
      I4 => \Use_Dbg_Reg_Access.force_lock_reg\(1),
      O => \Use_Dbg_Reg_Access.access_lock_i_4_n_0\
    );
\Use_Serial_Unified_Completion.clear_overrun_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABFB0000A808"
    )
        port map (
      I0 => clear_overrun32_out,
      I1 => CAPTURE,
      I2 => \Use_Serial_Unified_Completion.clear_overrun_reg\,
      I3 => dbgreg_CAPTURE,
      I4 => \Use_Serial_Unified_Completion.completion_status[15]_i_3_n_0\,
      I5 => jtag_clear_overrun,
      O => \Use_Dbg_Reg_Access.selected_reg_0\
    );
\Use_Serial_Unified_Completion.completion_block_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BFFFFF00004040"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.completion_block_reg_0\,
      I1 => completion_ctrl,
      I2 => \^sample_1\,
      I3 => \Use_Serial_Unified_Completion.count_reg[0]_0\,
      I4 => completion_ctrl0,
      I5 => \Use_Serial_Unified_Completion.completion_block_reg\,
      O => \completion_ctrl_reg[0]\
    );
\Use_Serial_Unified_Completion.completion_status[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(0),
      I1 => \^sample_1\,
      I2 => \Use_Serial_Unified_Completion.completion_status[15]_i_3_n_0\,
      I3 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(1),
      O => \Use_Serial_Unified_Completion.completion_status_reg[10]\(0)
    );
\Use_Serial_Unified_Completion.completion_status[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8A8AAAA08A80"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.completion_status[15]_i_3_n_0\,
      I1 => dbgreg_CAPTURE,
      I2 => \Use_Serial_Unified_Completion.clear_overrun_reg\,
      I3 => CAPTURE,
      I4 => dbgreg_SHIFT,
      I5 => SHIFT,
      O => \Use_Dbg_Reg_Access.dbgreg_CAPTURE_reg\(1)
    );
\Use_Serial_Unified_Completion.completion_status[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.force_lock_reg\(0),
      I1 => \Use_Dbg_Reg_Access.force_lock_reg\(2),
      I2 => \Use_Dbg_Reg_Access.force_lock_reg\(1),
      I3 => \Use_Serial_Unified_Completion.sample_1_reg[10]\,
      I4 => Q_0,
      I5 => \Use_Dbg_Reg_Access.force_lock_reg\(3),
      O => \Use_Serial_Unified_Completion.completion_status[15]_i_3_n_0\
    );
\Use_Serial_Unified_Completion.completion_status[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FF88888"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(2),
      I1 => \Use_Serial_Unified_Completion.completion_status[15]_i_3_n_0\,
      I2 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(0),
      I3 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(1),
      I4 => \^sample_1\,
      O => \Use_Serial_Unified_Completion.completion_status_reg[10]\(1)
    );
\Use_Serial_Unified_Completion.completion_status[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FF8F8F888888888"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(3),
      I1 => \Use_Serial_Unified_Completion.completion_status[15]_i_3_n_0\,
      I2 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(2),
      I3 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(1),
      I4 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(0),
      I5 => \^sample_1\,
      O => \Use_Serial_Unified_Completion.completion_status_reg[10]\(2)
    );
\Use_Serial_Unified_Completion.completion_status[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FF88888"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(4),
      I1 => \Use_Serial_Unified_Completion.completion_status[15]_i_3_n_0\,
      I2 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(3),
      I3 => \Use_Serial_Unified_Completion.completion_status_reg[3]\,
      I4 => \^sample_1\,
      O => \Use_Serial_Unified_Completion.completion_status_reg[10]\(3)
    );
\Use_Serial_Unified_Completion.completion_status[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FF88888"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(5),
      I1 => \Use_Serial_Unified_Completion.completion_status[15]_i_3_n_0\,
      I2 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(4),
      I3 => \Use_Serial_Unified_Completion.completion_status_reg[4]\,
      I4 => \^sample_1\,
      O => \Use_Serial_Unified_Completion.completion_status_reg[10]\(4)
    );
\Use_Serial_Unified_Completion.completion_status[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FF88888"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.completion_status[15]_i_3_n_0\,
      I1 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(6),
      I2 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(5),
      I3 => \Use_Serial_Unified_Completion.completion_status_reg[5]\,
      I4 => \^sample_1\,
      O => \Use_Serial_Unified_Completion.completion_status_reg[10]\(5)
    );
\Use_Serial_Unified_Completion.completion_status[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FF88888"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(7),
      I1 => \Use_Serial_Unified_Completion.completion_status[15]_i_3_n_0\,
      I2 => \Use_Serial_Unified_Completion.completion_status_reg[6]\,
      I3 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(6),
      I4 => \^sample_1\,
      O => \Use_Serial_Unified_Completion.completion_status_reg[10]\(6)
    );
\Use_Serial_Unified_Completion.completion_status[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777F888F000F000"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(6),
      I1 => \Use_Serial_Unified_Completion.completion_status_reg[6]\,
      I2 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(8),
      I3 => \Use_Serial_Unified_Completion.completion_status[15]_i_3_n_0\,
      I4 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(7),
      I5 => \^sample_1\,
      O => \Use_Serial_Unified_Completion.completion_status_reg[10]\(7)
    );
\Use_Serial_Unified_Completion.completion_status[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FF88888"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.completion_status[15]_i_3_n_0\,
      I1 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(9),
      I2 => \Use_Serial_Unified_Completion.completion_status_reg[9]_0\,
      I3 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(8),
      I4 => \^sample_1\,
      O => \Use_Serial_Unified_Completion.completion_status_reg[10]\(8)
    );
\Use_Serial_Unified_Completion.completion_status[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAEBEAAAAAABA"
    )
        port map (
      I0 => clear_overrun32_out,
      I1 => \Use_Serial_Unified_Completion.completion_status[15]_i_3_n_0\,
      I2 => \Use_Serial_Unified_Completion.count_reg[0]_0\,
      I3 => Q_0,
      I4 => \Use_Serial_Unified_Completion.completion_block_reg\,
      I5 => \Use_Serial_Unified_Completion.completion_status_reg[0]\,
      O => \Use_Dbg_Reg_Access.dbgreg_CAPTURE_reg\(0)
    );
\Use_Serial_Unified_Completion.completion_status[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8F888F888F888"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.completion_status[15]_i_3_n_0\,
      I1 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(10),
      I2 => \^sample_1\,
      I3 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(9),
      I4 => \Use_Serial_Unified_Completion.completion_status_reg[9]\(8),
      I5 => \Use_Serial_Unified_Completion.completion_status_reg[9]_0\,
      O => \Use_Serial_Unified_Completion.completion_status_reg[10]\(9)
    );
\Use_Serial_Unified_Completion.completion_status[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => completion_ctrl0,
      I1 => CAPTURE,
      I2 => \Use_Serial_Unified_Completion.clear_overrun_reg\,
      I3 => dbgreg_CAPTURE,
      O => clear_overrun32_out
    );
\Use_Serial_Unified_Completion.count[0]__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFBBFCB8"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg\,
      I2 => CAPTURE,
      I3 => dbgreg_SHIFT,
      I4 => SHIFT,
      I5 => \Use_Serial_Unified_Completion.count[0]__0_i_3_n_0\,
      O => \Use_Dbg_Reg_Access.dbgreg_CAPTURE_reg_0\(0)
    );
\Use_Serial_Unified_Completion.count[0]__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.count_reg[0]__0\,
      I1 => \Use_Dbg_Reg_Access.force_lock_reg\(3),
      I2 => \Use_Dbg_Reg_Access.force_lock_reg\(0),
      I3 => \Use_Dbg_Reg_Access.force_lock_reg\(2),
      I4 => \Use_Dbg_Mem_Access.input[0]_i_2_n_0\,
      I5 => \Use_Dbg_Reg_Access.force_lock_reg\(1),
      O => \Use_Serial_Unified_Completion.count[0]__0_i_3_n_0\
    );
\Use_Serial_Unified_Completion.count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF003320"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.count_reg[0]_1\,
      I1 => \Use_Serial_Unified_Completion.count_reg[0]_0\,
      I2 => \^use_dbg_reg_access.selected_reg\,
      I3 => \Use_Serial_Unified_Completion.count_reg[0]_2\,
      I4 => \^use_bscan.command_reg[6]_0\,
      O => \Use_Serial_Unified_Completion.count_reg[1]_1\
    );
\Use_Serial_Unified_Completion.count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF510004"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.count_reg[0]_0\,
      I1 => \^use_dbg_reg_access.selected_reg\,
      I2 => \Use_Serial_Unified_Completion.count_reg[0]_2\,
      I3 => \^use_bscan.command_reg[6]_0\,
      I4 => \Use_Serial_Unified_Completion.count_reg[0]_1\,
      O => \Use_Serial_Unified_Completion.count_reg[0]\
    );
\Use_Serial_Unified_Completion.mb_data_overrun_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03FF070700000404"
    )
        port map (
      I0 => Dbg_TDO_0,
      I1 => \Use_Serial_Unified_Completion.mb_data_overrun_reg\,
      I2 => \Use_Serial_Unified_Completion.count_reg[0]_0\,
      I3 => clear_overrun32_out,
      I4 => \Use_Serial_Unified_Completion.count[0]__0_i_3_n_0\,
      I5 => \Use_Serial_Unified_Completion.sample_reg[15]\(2),
      O => Dbg_TDO_0_0
    );
\Use_Serial_Unified_Completion.mb_instr_error_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => mb_instr_overrun29_out,
      I1 => \Use_Serial_Unified_Completion.mb_instr_overrun_i_3_n_0\,
      I2 => \Use_Serial_Unified_Completion.mb_instr_overrun_reg\,
      I3 => \Use_Serial_Unified_Completion.count_reg[0]_1\,
      I4 => \Use_Serial_Unified_Completion.sample_reg[15]\(1),
      O => \Use_Serial_Unified_Completion.count_reg[1]_0\
    );
\Use_Serial_Unified_Completion.mb_instr_overrun_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBA888A"
    )
        port map (
      I0 => mb_instr_overrun29_out,
      I1 => \Use_Serial_Unified_Completion.mb_instr_overrun_i_3_n_0\,
      I2 => \Use_Serial_Unified_Completion.mb_instr_overrun_reg\,
      I3 => \Use_Serial_Unified_Completion.count_reg[0]_1\,
      I4 => \Use_Serial_Unified_Completion.sample_reg[15]\(0),
      O => \Use_Serial_Unified_Completion.count_reg[1]\
    );
\Use_Serial_Unified_Completion.mb_instr_overrun_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000444"
    )
        port map (
      I0 => \^use_bscan.command_reg[6]_0\,
      I1 => Dbg_TDO_0,
      I2 => dbgreg_CAPTURE,
      I3 => \Use_Serial_Unified_Completion.clear_overrun_reg\,
      I4 => CAPTURE,
      O => mb_instr_overrun29_out
    );
\Use_Serial_Unified_Completion.mb_instr_overrun_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => \^use_bscan.command_reg[6]_0\,
      I1 => dbgreg_CAPTURE,
      I2 => \Use_Serial_Unified_Completion.clear_overrun_reg\,
      I3 => CAPTURE,
      I4 => clear_overrun32_out,
      O => \Use_Serial_Unified_Completion.mb_instr_overrun_i_3_n_0\
    );
\Use_Serial_Unified_Completion.sample[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.sample_reg[13]\,
      I1 => \^sample_1\,
      I2 => \Use_Serial_Unified_Completion.sample_reg[15]\(3),
      O => D(0)
    );
\Use_Serial_Unified_Completion.sample[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.sample_reg[14]\,
      I1 => \^sample_1\,
      I2 => \Use_Serial_Unified_Completion.sample_reg[15]\(4),
      O => D(1)
    );
\Use_Serial_Unified_Completion.sample[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => jtag_axi_overrun,
      I1 => \^sample_1\,
      I2 => \Use_Serial_Unified_Completion.sample_reg[15]\(5),
      O => D(2)
    );
\Use_Serial_Unified_Completion.sample_1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFFFF7FF"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.force_lock_reg\(3),
      I1 => Q_0,
      I2 => \Use_Serial_Unified_Completion.sample_1_reg[10]\,
      I3 => \Use_Dbg_Reg_Access.force_lock_reg\(1),
      I4 => \Use_Dbg_Reg_Access.force_lock_reg\(2),
      I5 => \Use_Dbg_Reg_Access.force_lock_reg\(0),
      O => \^sample_1\
    );
\Use_Trace_AXI_Master.full_stop_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => Q(7),
      I1 => \Use_Dbg_Reg_Access.force_lock_reg\(1),
      I2 => \Use_Dbg_Mem_Access.input[0]_i_2_n_0\,
      I3 => \Use_Trace_AXI_Master.full_stop_reg_0\,
      I4 => \Use_Trace_AXI_Master.full_stop_reg\,
      I5 => full_stop,
      O => \tdi_shifter_reg[0]\
    );
\Use_Trace_AXI_Master.high_addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.force_lock_reg\(2),
      I1 => \Use_Dbg_Reg_Access.force_lock_reg\(0),
      I2 => \Use_Trace_AXI_Master.full_stop_reg\,
      I3 => \Use_Dbg_Reg_Access.force_lock_reg\(1),
      I4 => Q_0,
      I5 => \Use_Serial_Unified_Completion.completion_block_reg\,
      O => \Use_BSCAN.command_reg[5]\(0)
    );
\Use_Trace_AXI_Master.low_addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.force_lock_reg\(0),
      I1 => \Use_Dbg_Reg_Access.force_lock_reg\(2),
      I2 => \Use_Trace_AXI_Master.full_stop_reg\,
      I3 => \Use_Dbg_Reg_Access.force_lock_reg\(1),
      I4 => Q_0,
      I5 => \Use_Serial_Unified_Completion.completion_block_reg\,
      O => \Use_BSCAN.command_reg[7]\(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => sel_n,
      D => \^d_1\,
      Q => Q_0
    );
\Using_FPGA.Native_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(7),
      I4 => \Using_FPGA.Native_i_2_n_0\,
      O => CE
    );
\Using_FPGA.Native_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q_0,
      O => \^d_1\
    );
\Using_FPGA.Native_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFFFFFF"
    )
        port map (
      I0 => Q_0,
      I1 => \Use_Serial_Unified_Completion.completion_block_reg\,
      I2 => Q(1),
      I3 => Q(4),
      I4 => Q(6),
      I5 => Q(5),
      O => \Using_FPGA.Native_i_2_n_0\
    );
\command_1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => Q_0,
      I1 => \Use_Serial_Unified_Completion.completion_block_reg\,
      I2 => \command_1_reg[7]\,
      O => E(0)
    );
\completion_ctrl[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => completion_ctrl0,
      I2 => completion_ctrl,
      O => \tdi_shifter_reg[0]_1\
    );
\completion_ctrl[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.force_lock_reg\(3),
      I1 => Q_0,
      I2 => \Use_Dbg_Reg_Access.force_lock_reg\(2),
      I3 => \Use_Dbg_Reg_Access.force_lock_reg\(1),
      I4 => \Use_Dbg_Reg_Access.force_lock_reg\(0),
      I5 => \Use_Serial_Unified_Completion.sample_1_reg[10]\,
      O => completion_ctrl0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_FDRE is
  port (
    Addr_4 : out STD_LOGIC;
    S : out STD_LOGIC;
    \Use_Dbg_Mem_Access.Master_data_wr_reg\ : out STD_LOGIC;
    CI : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    O : in STD_LOGIC;
    M_AXI_ACLK : in STD_LOGIC;
    lmb_ready_vec_q : in STD_LOGIC;
    \LMB_Data_Write_0[9]\ : in STD_LOGIC;
    M_AXI_WREADY : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    master_data_wr : in STD_LOGIC;
    Addr_3 : in STD_LOGIC;
    Addr_2 : in STD_LOGIC;
    Addr_0 : in STD_LOGIC;
    Addr_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_FDRE : entity is "MB_FDRE";
end test_mdm_1_0_MB_FDRE;

architecture STRUCTURE of test_mdm_1_0_MB_FDRE is
  signal \^addr_4\ : STD_LOGIC;
  signal \^use_dbg_mem_access.master_data_wr_reg\ : STD_LOGIC;
  signal \Using_FPGA.Native_i_2__0_n_0\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  Addr_4 <= \^addr_4\;
  \Use_Dbg_Mem_Access.Master_data_wr_reg\ <= \^use_dbg_mem_access.master_data_wr_reg\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => M_AXI_ACLK,
      CE => \Using_FPGA.Native_1\,
      D => O,
      Q => \^addr_4\,
      R => \Using_FPGA.Native_0\
    );
\Using_FPGA.Native_I1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055A6A6A6"
    )
        port map (
      I0 => \^addr_4\,
      I1 => lmb_ready_vec_q,
      I2 => \LMB_Data_Write_0[9]\,
      I3 => M_AXI_WREADY,
      I4 => \Using_FPGA.Native_2\,
      I5 => \^use_dbg_mem_access.master_data_wr_reg\,
      O => S
    );
\Using_FPGA.Native_I1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => master_data_wr,
      I1 => \^addr_4\,
      I2 => Addr_3,
      I3 => Addr_2,
      I4 => Addr_0,
      I5 => Addr_1,
      O => \^use_dbg_mem_access.master_data_wr_reg\
    );
\Using_FPGA.Native_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888AAAAA888A888"
    )
        port map (
      I0 => master_data_wr,
      I1 => \Using_FPGA.Native_i_2__0_n_0\,
      I2 => \Using_FPGA.Native_2\,
      I3 => M_AXI_WREADY,
      I4 => \LMB_Data_Write_0[9]\,
      I5 => lmb_ready_vec_q,
      O => CI
    );
\Using_FPGA.Native_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^addr_4\,
      I1 => Addr_3,
      I2 => Addr_0,
      I3 => Addr_2,
      I4 => Addr_1,
      O => \Using_FPGA.Native_i_2__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_FDRE_1 is
  port (
    sync : out STD_LOGIC;
    \Use_Serial_Unified_Completion.count_reg[0]\ : out STD_LOGIC;
    D_1 : in STD_LOGIC;
    CE : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Use_Serial_Unified_Completion.mb_instr_overrun_reg\ : in STD_LOGIC;
    \Use_Serial_Unified_Completion.mb_instr_overrun_reg_0\ : in STD_LOGIC;
    dbgreg_SHIFT : in STD_LOGIC;
    \Use_Serial_Unified_Completion.mb_instr_overrun_reg_1\ : in STD_LOGIC;
    SHIFT : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_FDRE_1 : entity is "MB_FDRE_1";
end test_mdm_1_0_MB_FDRE_1;

architecture STRUCTURE of test_mdm_1_0_MB_FDRE_1 is
  signal \^sync\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native\ : label is "FDRE_1";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  sync <= \^sync\;
\Use_Serial_Unified_Completion.mb_instr_overrun_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFBFBFFFFFF"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.mb_instr_overrun_reg\,
      I1 => \^sync\,
      I2 => \Use_Serial_Unified_Completion.mb_instr_overrun_reg_0\,
      I3 => dbgreg_SHIFT,
      I4 => \Use_Serial_Unified_Completion.mb_instr_overrun_reg_1\,
      I5 => SHIFT,
      O => \Use_Serial_Unified_Completion.count_reg[0]\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => \Using_FPGA.Native_0\,
      CE => CE,
      D => '1',
      Q => \^sync\,
      R => D_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_FDRE_2 is
  port (
    Addr_3 : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    O : in STD_LOGIC;
    M_AXI_ACLK : in STD_LOGIC;
    lmb_ready_vec_q : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    M_AXI_WREADY : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_FDRE_2 : entity is "MB_FDRE";
end test_mdm_1_0_MB_FDRE_2;

architecture STRUCTURE of test_mdm_1_0_MB_FDRE_2 is
  signal \^addr_3\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  Addr_3 <= \^addr_3\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => M_AXI_ACLK,
      CE => \Using_FPGA.Native_1\,
      D => O,
      Q => \^addr_3\,
      R => \Using_FPGA.Native_0\
    );
\Using_FPGA.Native_I1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055A6A6A6"
    )
        port map (
      I0 => \^addr_3\,
      I1 => lmb_ready_vec_q,
      I2 => \Using_FPGA.Native_2\,
      I3 => M_AXI_WREADY,
      I4 => \Using_FPGA.Native_3\,
      I5 => \Using_FPGA.Native_4\,
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_FDRE_4 is
  port (
    Addr_2 : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    O : in STD_LOGIC;
    M_AXI_ACLK : in STD_LOGIC;
    lmb_ready_vec_q : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    M_AXI_WREADY : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_FDRE_4 : entity is "MB_FDRE";
end test_mdm_1_0_MB_FDRE_4;

architecture STRUCTURE of test_mdm_1_0_MB_FDRE_4 is
  signal \^addr_2\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  Addr_2 <= \^addr_2\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => M_AXI_ACLK,
      CE => \Using_FPGA.Native_1\,
      D => O,
      Q => \^addr_2\,
      R => \Using_FPGA.Native_0\
    );
\Using_FPGA.Native_I1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055A6A6A6"
    )
        port map (
      I0 => \^addr_2\,
      I1 => lmb_ready_vec_q,
      I2 => \Using_FPGA.Native_2\,
      I3 => M_AXI_WREADY,
      I4 => \Using_FPGA.Native_3\,
      I5 => \Using_FPGA.Native_4\,
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_FDRE_40 is
  port (
    Addr_4 : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC;
    CI : out STD_LOGIC;
    \Use_Dbg_Mem_Access.Master_data_rd_reg\ : out STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    master_data_exists : in STD_LOGIC;
    O : in STD_LOGIC;
    M_AXI_ACLK : in STD_LOGIC;
    master_data_rd : in STD_LOGIC;
    Addr_3 : in STD_LOGIC;
    Addr_2 : in STD_LOGIC;
    Addr_0 : in STD_LOGIC;
    Addr_1 : in STD_LOGIC;
    \Using_FPGA.Native_I1_i_1__4\ : in STD_LOGIC;
    M_AXI_RVALID : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    lmb_ready_vec_q : in STD_LOGIC;
    lmb_rd_idle : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_FDRE_40 : entity is "MB_FDRE";
end test_mdm_1_0_MB_FDRE_40;

architecture STRUCTURE of test_mdm_1_0_MB_FDRE_40 is
  signal \^addr_4\ : STD_LOGIC;
  signal \^using_fpga.native_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_I1_i_4_n_0\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  Addr_4 <= \^addr_4\;
  \Using_FPGA.Native_0\ <= \^using_fpga.native_0\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => M_AXI_ACLK,
      CE => master_data_exists,
      D => O,
      Q => \^addr_4\,
      R => \Using_FPGA.Native_1\
    );
\Using_FPGA.Native_I1_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^addr_4\,
      I1 => master_data_rd,
      I2 => \^using_fpga.native_0\,
      O => S
    );
\Using_FPGA.Native_I1_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"52"
    )
        port map (
      I0 => master_data_rd,
      I1 => \^using_fpga.native_0\,
      I2 => Addr_3,
      O => \Use_Dbg_Mem_Access.Master_data_rd_reg\
    );
\Using_FPGA.Native_I1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000088F8"
    )
        port map (
      I0 => M_AXI_RVALID,
      I1 => \Using_FPGA.Native_2\,
      I2 => lmb_ready_vec_q,
      I3 => lmb_rd_idle,
      I4 => \Using_FPGA.Native_I1_i_4_n_0\,
      O => CI
    );
\Using_FPGA.Native_I1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^addr_4\,
      I1 => Addr_3,
      I2 => Addr_2,
      I3 => Addr_0,
      I4 => Addr_1,
      I5 => \Using_FPGA.Native_I1_i_1__4\,
      O => \^using_fpga.native_0\
    );
\Using_FPGA.Native_I1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => master_data_rd,
      I1 => \^addr_4\,
      I2 => Addr_1,
      I3 => Addr_2,
      I4 => Addr_0,
      I5 => Addr_3,
      O => \Using_FPGA.Native_I1_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_FDRE_42 is
  port (
    Addr_3 : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    master_data_exists : in STD_LOGIC;
    O : in STD_LOGIC;
    M_AXI_ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_FDRE_42 : entity is "MB_FDRE";
end test_mdm_1_0_MB_FDRE_42;

architecture STRUCTURE of test_mdm_1_0_MB_FDRE_42 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => M_AXI_ACLK,
      CE => master_data_exists,
      D => O,
      Q => Addr_3,
      R => \Using_FPGA.Native_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_FDRE_44 is
  port (
    Addr_2 : out STD_LOGIC;
    S : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    master_data_exists : in STD_LOGIC;
    O : in STD_LOGIC;
    M_AXI_ACLK : in STD_LOGIC;
    master_data_rd : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_FDRE_44 : entity is "MB_FDRE";
end test_mdm_1_0_MB_FDRE_44;

architecture STRUCTURE of test_mdm_1_0_MB_FDRE_44 is
  signal \^addr_2\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  Addr_2 <= \^addr_2\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => M_AXI_ACLK,
      CE => master_data_exists,
      D => O,
      Q => \^addr_2\,
      R => \Using_FPGA.Native_0\
    );
\Using_FPGA.Native_I1_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^addr_2\,
      I1 => master_data_rd,
      I2 => \Using_FPGA.Native_1\,
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_FDRE_46 is
  port (
    Addr_1 : out STD_LOGIC;
    S : out STD_LOGIC;
    next_Data_Exists : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    master_data_exists : in STD_LOGIC;
    O : in STD_LOGIC;
    M_AXI_ACLK : in STD_LOGIC;
    master_data_rd : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    M_AXI_RVALID : in STD_LOGIC;
    data_Exists_I_reg : in STD_LOGIC;
    data_Exists_I_reg_0 : in STD_LOGIC;
    Addr_0 : in STD_LOGIC;
    Addr_2 : in STD_LOGIC;
    Addr_3 : in STD_LOGIC;
    Addr_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_FDRE_46 : entity is "MB_FDRE";
end test_mdm_1_0_MB_FDRE_46;

architecture STRUCTURE of test_mdm_1_0_MB_FDRE_46 is
  signal \^addr_1\ : STD_LOGIC;
  signal data_Exists_I_i_3_n_0 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  Addr_1 <= \^addr_1\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => M_AXI_ACLK,
      CE => master_data_exists,
      D => O,
      Q => \^addr_1\,
      R => \Using_FPGA.Native_0\
    );
\Using_FPGA.Native_I1_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^addr_1\,
      I1 => master_data_rd,
      I2 => \Using_FPGA.Native_1\,
      O => S
    );
\data_Exists_I_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD50000FFC0"
    )
        port map (
      I0 => master_data_rd,
      I1 => M_AXI_RVALID,
      I2 => data_Exists_I_reg,
      I3 => data_Exists_I_reg_0,
      I4 => data_Exists_I_i_3_n_0,
      I5 => master_data_exists,
      O => next_Data_Exists
    );
data_Exists_I_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^addr_1\,
      I1 => Addr_0,
      I2 => Addr_2,
      I3 => Addr_3,
      I4 => Addr_4,
      O => data_Exists_I_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_FDRE_48 is
  port (
    Addr_0 : out STD_LOGIC;
    LI : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    master_data_exists : in STD_LOGIC;
    sum_A_0 : in STD_LOGIC;
    M_AXI_ACLK : in STD_LOGIC;
    master_data_rd : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_FDRE_48 : entity is "MB_FDRE";
end test_mdm_1_0_MB_FDRE_48;

architecture STRUCTURE of test_mdm_1_0_MB_FDRE_48 is
  signal \^addr_0\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  Addr_0 <= \^addr_0\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => M_AXI_ACLK,
      CE => master_data_exists,
      D => sum_A_0,
      Q => \^addr_0\,
      R => \Using_FPGA.Native_0\
    );
\Using_FPGA.Native_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^addr_0\,
      I1 => master_data_rd,
      I2 => \Using_FPGA.Native_1\,
      O => LI
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_FDRE_6 is
  port (
    Addr_1 : out STD_LOGIC;
    S : out STD_LOGIC;
    next_Data_Exists : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    O : in STD_LOGIC;
    M_AXI_ACLK : in STD_LOGIC;
    lmb_ready_vec_q : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    M_AXI_WREADY : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC;
    \Using_FPGA.Native_4\ : in STD_LOGIC;
    data_Exists_I_reg : in STD_LOGIC;
    master_data_wr : in STD_LOGIC;
    Addr_0 : in STD_LOGIC;
    Addr_2 : in STD_LOGIC;
    Addr_3 : in STD_LOGIC;
    Addr_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_FDRE_6 : entity is "MB_FDRE";
end test_mdm_1_0_MB_FDRE_6;

architecture STRUCTURE of test_mdm_1_0_MB_FDRE_6 is
  signal \^addr_1\ : STD_LOGIC;
  signal \data_Exists_I_i_3__0_n_0\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  Addr_1 <= \^addr_1\;
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => M_AXI_ACLK,
      CE => \Using_FPGA.Native_1\,
      D => O,
      Q => \^addr_1\,
      R => \Using_FPGA.Native_0\
    );
\Using_FPGA.Native_I1_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055A6A6A6"
    )
        port map (
      I0 => \^addr_1\,
      I1 => lmb_ready_vec_q,
      I2 => \Using_FPGA.Native_2\,
      I3 => M_AXI_WREADY,
      I4 => \Using_FPGA.Native_3\,
      I5 => \Using_FPGA.Native_4\,
      O => S
    );
data_Exists_I_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE0C"
    )
        port map (
      I0 => data_Exists_I_reg,
      I1 => master_data_wr,
      I2 => \data_Exists_I_i_3__0_n_0\,
      I3 => \Using_FPGA.Native_1\,
      O => next_Data_Exists
    );
\data_Exists_I_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^addr_1\,
      I1 => Addr_0,
      I2 => Addr_2,
      I3 => Addr_3,
      I4 => Addr_4,
      O => \data_Exists_I_i_3__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_FDRE_8 is
  port (
    Addr_0 : out STD_LOGIC;
    M_AXI_ARESETN_0 : out STD_LOGIC;
    LI : out STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    sum_A_0 : in STD_LOGIC;
    M_AXI_ACLK : in STD_LOGIC;
    M_AXI_ARESETN : in STD_LOGIC;
    lmb_ready_vec_q : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    M_AXI_WREADY : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC;
    \Using_FPGA.Native_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_FDRE_8 : entity is "MB_FDRE";
end test_mdm_1_0_MB_FDRE_8;

architecture STRUCTURE of test_mdm_1_0_MB_FDRE_8 is
  signal \^addr_0\ : STD_LOGIC;
  signal \^m_axi_aresetn_0\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  Addr_0 <= \^addr_0\;
  M_AXI_ARESETN_0 <= \^m_axi_aresetn_0\;
\M_AXI_AWADDR[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => M_AXI_ARESETN,
      O => \^m_axi_aresetn_0\
    );
\Using_FPGA.Native\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => M_AXI_ACLK,
      CE => \Using_FPGA.Native_0\,
      D => sum_A_0,
      Q => \^addr_0\,
      R => \^m_axi_aresetn_0\
    );
\Using_FPGA.Native_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055A6A6A6"
    )
        port map (
      I0 => \^addr_0\,
      I1 => lmb_ready_vec_q,
      I2 => \Using_FPGA.Native_1\,
      I3 => M_AXI_WREADY,
      I4 => \Using_FPGA.Native_2\,
      I5 => \Using_FPGA.Native_3\,
      O => LI
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_LUT1 is
  port (
    O : out STD_LOGIC;
    I0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_LUT1 : entity is "MB_LUT1";
end test_mdm_1_0_MB_LUT1;

architecture STRUCTURE of test_mdm_1_0_MB_LUT1 is
  signal lut1_o : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of lut1_o : signal is std.standard.true;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
begin
  O <= lut1_o;
\Using_FPGA.Native\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I0,
      O => lut1_o
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_MUXCY_XORCY is
  port (
    LO : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    Addr_4 : in STD_LOGIC;
    CI : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_MUXCY_XORCY : entity is "MB_MUXCY_XORCY";
end test_mdm_1_0_MB_MUXCY_XORCY;

architecture STRUCTURE of test_mdm_1_0_MB_MUXCY_XORCY is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Using_FPGA.Native_I1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => LO,
      CYINIT => CI,
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => Addr_4,
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => O,
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_MUXCY_XORCY_3 is
  port (
    LO : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    Addr_3 : in STD_LOGIC;
    CI : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_MUXCY_XORCY_3 : entity is "MB_MUXCY_XORCY";
end test_mdm_1_0_MB_MUXCY_XORCY_3;

architecture STRUCTURE of test_mdm_1_0_MB_MUXCY_XORCY_3 is
  signal \^lo\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  LO <= \^lo\;
  O <= \^o\;
  \^lo\ <= lopt;
  \^o\ <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_MUXCY_XORCY_41 is
  port (
    LO : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    Addr_4 : in STD_LOGIC;
    CI : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : out STD_LOGIC;
    lopt_11 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_MUXCY_XORCY_41 : entity is "MB_MUXCY_XORCY";
end test_mdm_1_0_MB_MUXCY_XORCY_41;

architecture STRUCTURE of test_mdm_1_0_MB_MUXCY_XORCY_41 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Using_FPGA.Native_I1_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_I1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.Native_I1_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_I1_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  \^lopt_9\ <= lopt_8;
  lopt <= \^lopt_1\;
  lopt_10 <= \^lopt_11\;
  lopt_11 <= lopt_12;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= \^lopt_10\;
\Using_FPGA.Native_I1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => LO,
      CYINIT => CI,
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => Addr_4,
      O(3) => lopt_12,
      O(2) => \^lopt_11\,
      O(1) => \^lopt_10\,
      O(0) => O,
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_MUXCY_XORCY_43 is
  port (
    \Has_FIFO.lmb_rd_idle_reg\ : out STD_LOGIC;
    LO : out STD_LOGIC;
    O : out STD_LOGIC;
    lmb_rd_idle : in STD_LOGIC;
    lmb_ready_vec_q : in STD_LOGIC;
    \Using_FPGA.Native_I1_i_3\ : in STD_LOGIC;
    M_AXI_RVALID : in STD_LOGIC;
    S : in STD_LOGIC;
    Addr_3 : in STD_LOGIC;
    CI : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_MUXCY_XORCY_43 : entity is "MB_MUXCY_XORCY";
end test_mdm_1_0_MB_MUXCY_XORCY_43;

architecture STRUCTURE of test_mdm_1_0_MB_MUXCY_XORCY_43 is
  signal \^lo\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  LO <= \^lo\;
  O <= \^o\;
  \^lo\ <= lopt;
  \^o\ <= lopt_1;
\Using_FPGA.Native_I1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => lmb_rd_idle,
      I1 => lmb_ready_vec_q,
      I2 => \Using_FPGA.Native_I1_i_3\,
      I3 => M_AXI_RVALID,
      O => \Has_FIFO.lmb_rd_idle_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_MUXCY_XORCY_45 is
  port (
    LO : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    Addr_2 : in STD_LOGIC;
    CI : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_MUXCY_XORCY_45 : entity is "MB_MUXCY_XORCY";
end test_mdm_1_0_MB_MUXCY_XORCY_45;

architecture STRUCTURE of test_mdm_1_0_MB_MUXCY_XORCY_45 is
  signal \^lo\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  LO <= \^lo\;
  O <= \^o\;
  \^lo\ <= lopt;
  \^o\ <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_MUXCY_XORCY_47 is
  port (
    LO : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    Addr_1 : in STD_LOGIC;
    CI : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_MUXCY_XORCY_47 : entity is "MB_MUXCY_XORCY";
end test_mdm_1_0_MB_MUXCY_XORCY_47;

architecture STRUCTURE of test_mdm_1_0_MB_MUXCY_XORCY_47 is
  signal \^lo\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  LO <= \^lo\;
  O <= \^o\;
  \^lo\ <= lopt;
  \^o\ <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_MUXCY_XORCY_5 is
  port (
    LO : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    Addr_2 : in STD_LOGIC;
    CI : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_MUXCY_XORCY_5 : entity is "MB_MUXCY_XORCY";
end test_mdm_1_0_MB_MUXCY_XORCY_5;

architecture STRUCTURE of test_mdm_1_0_MB_MUXCY_XORCY_5 is
  signal \^lo\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  LO <= \^lo\;
  O <= \^o\;
  \^lo\ <= lopt;
  \^o\ <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_MUXCY_XORCY_7 is
  port (
    LO : out STD_LOGIC;
    O : out STD_LOGIC;
    S : in STD_LOGIC;
    Addr_1 : in STD_LOGIC;
    CI : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_MUXCY_XORCY_7 : entity is "MB_MUXCY_XORCY";
end test_mdm_1_0_MB_MUXCY_XORCY_7;

architecture STRUCTURE of test_mdm_1_0_MB_MUXCY_XORCY_7 is
  signal \^lo\ : STD_LOGIC;
  signal \^o\ : STD_LOGIC;
begin
  LO <= \^lo\;
  O <= \^o\;
  \^lo\ <= lopt;
  \^o\ <= lopt_1;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRL16E is
  port (
    config_TDO_1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Use_E2.BSCANE2_I_i_6\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRL16E : entity is "MB_SRL16E";
end test_mdm_1_0_MB_SRL16E;

architecture STRUCTURE of test_mdm_1_0_MB_SRL16E is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0167",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => \Use_E2.BSCANE2_I_i_6\,
      D => '0',
      Q => config_TDO_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \test_mdm_1_0_MB_SRL16E__parameterized1\ is
  port (
    config_TDO_2 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Use_E2.BSCANE2_I_i_6\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \test_mdm_1_0_MB_SRL16E__parameterized1\ : entity is "MB_SRL16E";
end \test_mdm_1_0_MB_SRL16E__parameterized1\;

architecture STRUCTURE of \test_mdm_1_0_MB_SRL16E__parameterized1\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"42C7",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => \Use_E2.BSCANE2_I_i_6\,
      D => '0',
      Q => config_TDO_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \test_mdm_1_0_MB_SRL16E__parameterized3\ is
  port (
    \shift_Count_reg[5]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \Use_E2.BSCANE2_I_i_6_0\ : in STD_LOGIC;
    config_TDO_2 : in STD_LOGIC;
    config_TDO_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \test_mdm_1_0_MB_SRL16E__parameterized3\ : entity is "MB_SRL16E";
end \test_mdm_1_0_MB_SRL16E__parameterized3\;

architecture STRUCTURE of \test_mdm_1_0_MB_SRL16E__parameterized3\ is
  signal config_TDO_3 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.Use_Ext_Config.SRL16E_3/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_E2.BSCANE2_I_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => config_TDO_3,
      I1 => Q(5),
      I2 => config_TDO_2,
      I3 => Q(4),
      I4 => config_TDO_1,
      O => \shift_Count_reg[5]\
    );
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"003B",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => \Use_E2.BSCANE2_I_i_6_0\,
      D => '0',
      Q => config_TDO_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \test_mdm_1_0_MB_SRL16E__parameterized5\ is
  port (
    \Use_Dbg_Reg_Access.selected_reg\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[31]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[30]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[29]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[28]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[27]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[26]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[25]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[24]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[23]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[22]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[21]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[20]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[19]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[18]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[17]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[16]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[15]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[14]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[13]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[12]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[11]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[10]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[9]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[8]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[7]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[6]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[5]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[4]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[3]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[2]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[1]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[0]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \Use_E2.BSCANE2_I_i_10_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[31]_0\ : in STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    bus2ip_rdce : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_Dbg_Reg_Access.reg_data_reg[0]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[0]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[1]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[2]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[3]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[4]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[5]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[6]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[7]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[8]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[9]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[10]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[11]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[12]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[13]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[14]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[15]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[16]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[17]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[18]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[19]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[20]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[21]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[22]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[23]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[24]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[25]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[26]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[27]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[28]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[29]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[30]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[31]_1\ : in STD_LOGIC;
    \Use_E2.BSCANE2_I_i_1_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Dbg_TDO_0 : in STD_LOGIC;
    \Use_E2.BSCANE2_I_i_1_1\ : in STD_LOGIC;
    \Use_E2.BSCANE2_I_i_1_2\ : in STD_LOGIC;
    \Use_E2.BSCANE2_I_i_1_3\ : in STD_LOGIC;
    \Use_E2.BSCANE2_I_i_3_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_E2.BSCANE2_I_i_3_1\ : in STD_LOGIC;
    \Use_E2.BSCANE2_I_i_3_2\ : in STD_LOGIC;
    \Use_E2.BSCANE2_I_i_3_3\ : in STD_LOGIC;
    ID_TDO_2 : in STD_LOGIC;
    \Use_Dbg_Reg_Access.No_BSCANID.update_reset_reg\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.No_BSCANID.update_reset_reg_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.No_BSCANID.update_reset_reg_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_Dbg_Reg_Access.reg_data_reg[0]_2\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[15]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[24]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[31]_2\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[6]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[30]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[13]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[29]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[29]_2\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[28]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[3]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[27]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[2]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[26]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[1]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[25]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[0]_3\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[24]_2\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[23]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[22]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[22]_2\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[21]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[16]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[20]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[20]_2\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[19]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[18]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[17]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[16]_2\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[8]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[15]_2\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[14]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[13]_2\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[12]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[11]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[10]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[9]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[8]_2\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[7]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[0]_4\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[6]_2\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[5]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[4]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[3]_2\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[2]_2\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[1]_2\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[0]_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \test_mdm_1_0_MB_SRL16E__parameterized5\ : entity is "MB_SRL16E";
end \test_mdm_1_0_MB_SRL16E__parameterized5\;

architecture STRUCTURE of \test_mdm_1_0_MB_SRL16E__parameterized5\ is
  signal ID_TDO_1 : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[0]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[10]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[11]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[12]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[13]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[14]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[15]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[16]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[17]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[18]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[19]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[1]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[20]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[21]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[22]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[23]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[24]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[25]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[26]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[27]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[28]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[29]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[2]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[30]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[31]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[3]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[4]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[5]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[6]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[7]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[8]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[9]_i_2_n_0\ : STD_LOGIC;
  signal \Use_E2.BSCANE2_I_i_10_n_0\ : STD_LOGIC;
  signal \Use_E2.BSCANE2_I_i_3_n_0\ : STD_LOGIC;
  signal \Use_E2.BSCANE2_I_i_4_n_0\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_Dbg_Reg_Access.reg_data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBBBB8A888888"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data[0]_i_2_n_0\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg[0]_2\,
      I2 => \Use_Dbg_Reg_Access.reg_data_reg[0]_4\,
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[0]_3\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[0]_1\,
      I5 => \Use_Dbg_Reg_Access.reg_data_reg[0]_5\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[0]\
    );
\Use_Dbg_Reg_Access.reg_data[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFF08080C080808"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\,
      I1 => S_AXI_WDATA(0),
      I2 => bus2ip_rdce(0),
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[0]_0\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[0]_1\,
      I5 => \Use_E2.BSCANE2_I_i_3_n_0\,
      O => \Use_Dbg_Reg_Access.reg_data[0]_i_2_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data[10]_i_2_n_0\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg[0]_2\,
      I2 => \Use_Dbg_Reg_Access.reg_data_reg[8]_1\,
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[2]_1\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[10]_1\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[10]\
    );
\Use_Dbg_Reg_Access.reg_data[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCC0A000B000A00"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg[10]_0\,
      I2 => bus2ip_rdce(0),
      I3 => S_AXI_WDATA(10),
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[0]_1\,
      I5 => \Use_E2.BSCANE2_I_i_3_n_0\,
      O => \Use_Dbg_Reg_Access.reg_data[10]_i_2_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data[11]_i_2_n_0\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg[0]_2\,
      I2 => \Use_Dbg_Reg_Access.reg_data_reg[8]_1\,
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[3]_1\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[11]_1\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[11]\
    );
\Use_Dbg_Reg_Access.reg_data[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCC0A000B000A00"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg[11]_0\,
      I2 => bus2ip_rdce(0),
      I3 => S_AXI_WDATA(11),
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[0]_1\,
      I5 => \Use_E2.BSCANE2_I_i_3_n_0\,
      O => \Use_Dbg_Reg_Access.reg_data[11]_i_2_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data[12]_i_2_n_0\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg[0]_2\,
      I2 => \Use_Dbg_Reg_Access.reg_data_reg[12]_0\,
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[0]_1\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[12]_1\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[12]\
    );
\Use_Dbg_Reg_Access.reg_data[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFF08080C080808"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\,
      I1 => S_AXI_WDATA(12),
      I2 => bus2ip_rdce(0),
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[12]_0\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[0]_1\,
      I5 => \Use_E2.BSCANE2_I_i_3_n_0\,
      O => \Use_Dbg_Reg_Access.reg_data[12]_i_2_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data[13]_i_2_n_0\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg[0]_2\,
      I2 => \Use_Dbg_Reg_Access.reg_data_reg[8]_1\,
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[13]_1\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[13]_2\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[13]\
    );
\Use_Dbg_Reg_Access.reg_data[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCC0A000B000A00"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg[13]_0\,
      I2 => bus2ip_rdce(0),
      I3 => S_AXI_WDATA(13),
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[0]_1\,
      I5 => \Use_E2.BSCANE2_I_i_3_n_0\,
      O => \Use_Dbg_Reg_Access.reg_data[13]_i_2_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data[14]_i_2_n_0\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg[0]_2\,
      I2 => \Use_Dbg_Reg_Access.reg_data_reg[8]_1\,
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[6]_1\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[14]_1\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[14]\
    );
\Use_Dbg_Reg_Access.reg_data[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCC0A000B000A00"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg[14]_0\,
      I2 => bus2ip_rdce(0),
      I3 => S_AXI_WDATA(14),
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[0]_1\,
      I5 => \Use_E2.BSCANE2_I_i_3_n_0\,
      O => \Use_Dbg_Reg_Access.reg_data[14]_i_2_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBA888A"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data[15]_i_2_n_0\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg[0]_2\,
      I2 => \Use_Dbg_Reg_Access.reg_data_reg[8]_1\,
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[15]_1\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[15]_2\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[15]\
    );
\Use_Dbg_Reg_Access.reg_data[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCC0A000B000A00"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg[15]_0\,
      I2 => bus2ip_rdce(0),
      I3 => S_AXI_WDATA(15),
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[0]_1\,
      I5 => \Use_E2.BSCANE2_I_i_3_n_0\,
      O => \Use_Dbg_Reg_Access.reg_data[15]_i_2_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data[16]_i_2_n_0\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg[0]_2\,
      I2 => \Use_Dbg_Reg_Access.reg_data_reg[16]_1\,
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[0]_3\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[16]_2\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[16]\
    );
\Use_Dbg_Reg_Access.reg_data[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCC0A000B000A00"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg[16]_0\,
      I2 => bus2ip_rdce(0),
      I3 => S_AXI_WDATA(16),
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[0]_1\,
      I5 => \Use_E2.BSCANE2_I_i_3_n_0\,
      O => \Use_Dbg_Reg_Access.reg_data[16]_i_2_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data[17]_i_2_n_0\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg[0]_2\,
      I2 => \Use_Dbg_Reg_Access.reg_data_reg[16]_1\,
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[1]_1\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[17]_1\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[17]\
    );
\Use_Dbg_Reg_Access.reg_data[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCC0A000B000A00"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg[17]_0\,
      I2 => bus2ip_rdce(0),
      I3 => S_AXI_WDATA(17),
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[0]_1\,
      I5 => \Use_E2.BSCANE2_I_i_3_n_0\,
      O => \Use_Dbg_Reg_Access.reg_data[17]_i_2_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data[18]_i_2_n_0\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg[0]_2\,
      I2 => \Use_Dbg_Reg_Access.reg_data_reg[16]_1\,
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[2]_1\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[18]_1\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[18]\
    );
\Use_Dbg_Reg_Access.reg_data[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCC0A000B000A00"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg[18]_0\,
      I2 => bus2ip_rdce(0),
      I3 => S_AXI_WDATA(18),
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[0]_1\,
      I5 => \Use_E2.BSCANE2_I_i_3_n_0\,
      O => \Use_Dbg_Reg_Access.reg_data[18]_i_2_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data[19]_i_2_n_0\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg[0]_2\,
      I2 => \Use_Dbg_Reg_Access.reg_data_reg[16]_1\,
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[3]_1\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[19]_1\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[19]\
    );
\Use_Dbg_Reg_Access.reg_data[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCC0A000B000A00"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg[19]_0\,
      I2 => bus2ip_rdce(0),
      I3 => S_AXI_WDATA(19),
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[0]_1\,
      I5 => \Use_E2.BSCANE2_I_i_3_n_0\,
      O => \Use_Dbg_Reg_Access.reg_data[19]_i_2_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBBBB8A888888"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data[1]_i_2_n_0\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg[0]_2\,
      I2 => \Use_Dbg_Reg_Access.reg_data_reg[0]_4\,
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[1]_1\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[0]_1\,
      I5 => \Use_Dbg_Reg_Access.reg_data_reg[1]_2\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[1]\
    );
\Use_Dbg_Reg_Access.reg_data[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFF08080C080808"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\,
      I1 => S_AXI_WDATA(1),
      I2 => bus2ip_rdce(0),
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[1]_0\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[0]_1\,
      I5 => \Use_E2.BSCANE2_I_i_3_n_0\,
      O => \Use_Dbg_Reg_Access.reg_data[1]_i_2_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data[20]_i_2_n_0\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg[0]_2\,
      I2 => \Use_Dbg_Reg_Access.reg_data_reg[16]_1\,
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[20]_1\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[20]_2\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[20]\
    );
\Use_Dbg_Reg_Access.reg_data[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCC0A000B000A00"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg[20]_0\,
      I2 => bus2ip_rdce(0),
      I3 => S_AXI_WDATA(20),
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[0]_1\,
      I5 => \Use_E2.BSCANE2_I_i_3_n_0\,
      O => \Use_Dbg_Reg_Access.reg_data[20]_i_2_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data[21]_i_2_n_0\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg[0]_2\,
      I2 => \Use_Dbg_Reg_Access.reg_data_reg[21]_0\,
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[0]_1\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[21]_1\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[21]\
    );
\Use_Dbg_Reg_Access.reg_data[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFF08080C080808"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\,
      I1 => S_AXI_WDATA(21),
      I2 => bus2ip_rdce(0),
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[21]_0\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[0]_1\,
      I5 => \Use_E2.BSCANE2_I_i_3_n_0\,
      O => \Use_Dbg_Reg_Access.reg_data[21]_i_2_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBBBB8A888888"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data[22]_i_2_n_0\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg[0]_2\,
      I2 => \Use_Dbg_Reg_Access.reg_data_reg[22]_1\,
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[6]_1\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[0]_1\,
      I5 => \Use_Dbg_Reg_Access.reg_data_reg[22]_2\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[22]\
    );
\Use_Dbg_Reg_Access.reg_data[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFF08080C080808"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\,
      I1 => S_AXI_WDATA(22),
      I2 => bus2ip_rdce(0),
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[22]_0\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[0]_1\,
      I5 => \Use_E2.BSCANE2_I_i_3_n_0\,
      O => \Use_Dbg_Reg_Access.reg_data[22]_i_2_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data[23]_i_2_n_0\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg[0]_2\,
      I2 => \Use_Dbg_Reg_Access.reg_data_reg[23]_0\,
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[0]_1\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[23]_1\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[23]\
    );
\Use_Dbg_Reg_Access.reg_data[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFF08080C080808"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\,
      I1 => S_AXI_WDATA(23),
      I2 => bus2ip_rdce(0),
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[23]_0\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[0]_1\,
      I5 => \Use_E2.BSCANE2_I_i_3_n_0\,
      O => \Use_Dbg_Reg_Access.reg_data[23]_i_2_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABBBA888"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data[24]_i_2_n_0\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg[0]_2\,
      I2 => \Use_Dbg_Reg_Access.reg_data_reg[0]_3\,
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[24]_1\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[24]_2\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[24]\
    );
\Use_Dbg_Reg_Access.reg_data[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF080C0808080C08"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\,
      I1 => S_AXI_WDATA(24),
      I2 => bus2ip_rdce(0),
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[0]_1\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[24]_0\,
      I5 => \Use_E2.BSCANE2_I_i_3_n_0\,
      O => \Use_Dbg_Reg_Access.reg_data[24]_i_2_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABBBA888"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data[25]_i_2_n_0\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg[0]_2\,
      I2 => \Use_Dbg_Reg_Access.reg_data_reg[1]_1\,
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[24]_1\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[25]_1\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[25]\
    );
\Use_Dbg_Reg_Access.reg_data[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF080C0808080C08"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\,
      I1 => S_AXI_WDATA(25),
      I2 => bus2ip_rdce(0),
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[0]_1\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[25]_0\,
      I5 => \Use_E2.BSCANE2_I_i_3_n_0\,
      O => \Use_Dbg_Reg_Access.reg_data[25]_i_2_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABBBA888"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data[26]_i_2_n_0\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg[0]_2\,
      I2 => \Use_Dbg_Reg_Access.reg_data_reg[2]_1\,
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[24]_1\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[26]_1\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[26]\
    );
\Use_Dbg_Reg_Access.reg_data[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF080C0808080C08"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\,
      I1 => S_AXI_WDATA(26),
      I2 => bus2ip_rdce(0),
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[0]_1\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[26]_0\,
      I5 => \Use_E2.BSCANE2_I_i_3_n_0\,
      O => \Use_Dbg_Reg_Access.reg_data[26]_i_2_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABBBA888"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data[27]_i_2_n_0\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg[0]_2\,
      I2 => \Use_Dbg_Reg_Access.reg_data_reg[3]_1\,
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[24]_1\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[27]_1\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[27]\
    );
\Use_Dbg_Reg_Access.reg_data[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF080C0808080C08"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\,
      I1 => S_AXI_WDATA(27),
      I2 => bus2ip_rdce(0),
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[0]_1\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[27]_0\,
      I5 => \Use_E2.BSCANE2_I_i_3_n_0\,
      O => \Use_Dbg_Reg_Access.reg_data[27]_i_2_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data[28]_i_2_n_0\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg[0]_2\,
      I2 => \Use_Dbg_Reg_Access.reg_data_reg[28]_0\,
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[0]_1\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[28]_1\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[28]\
    );
\Use_Dbg_Reg_Access.reg_data[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30FF202030202020"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\,
      I1 => bus2ip_rdce(0),
      I2 => S_AXI_WDATA(28),
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[28]_0\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[0]_1\,
      I5 => \Use_E2.BSCANE2_I_i_3_n_0\,
      O => \Use_Dbg_Reg_Access.reg_data[28]_i_2_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBBBBBBA8888888"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data[29]_i_2_n_0\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg[0]_2\,
      I2 => \Use_Dbg_Reg_Access.reg_data_reg[13]_1\,
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[29]_1\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[0]_1\,
      I5 => \Use_Dbg_Reg_Access.reg_data_reg[29]_2\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[29]\
    );
\Use_Dbg_Reg_Access.reg_data[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30FF202030202020"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\,
      I1 => bus2ip_rdce(0),
      I2 => S_AXI_WDATA(29),
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[29]_0\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[0]_1\,
      I5 => \Use_E2.BSCANE2_I_i_3_n_0\,
      O => \Use_Dbg_Reg_Access.reg_data[29]_i_2_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBBBB8A888888"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data[2]_i_2_n_0\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg[0]_2\,
      I2 => \Use_Dbg_Reg_Access.reg_data_reg[0]_4\,
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[2]_1\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[0]_1\,
      I5 => \Use_Dbg_Reg_Access.reg_data_reg[2]_2\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[2]\
    );
\Use_Dbg_Reg_Access.reg_data[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFF08080C080808"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\,
      I1 => S_AXI_WDATA(2),
      I2 => bus2ip_rdce(0),
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[2]_0\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[0]_1\,
      I5 => \Use_E2.BSCANE2_I_i_3_n_0\,
      O => \Use_Dbg_Reg_Access.reg_data[2]_i_2_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABBBA888"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data[30]_i_2_n_0\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg[0]_2\,
      I2 => \Use_Dbg_Reg_Access.reg_data_reg[6]_1\,
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[24]_1\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[30]_1\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[30]\
    );
\Use_Dbg_Reg_Access.reg_data[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF080C0808080C08"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\,
      I1 => S_AXI_WDATA(30),
      I2 => bus2ip_rdce(0),
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[0]_1\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[30]_0\,
      I5 => \Use_E2.BSCANE2_I_i_3_n_0\,
      O => \Use_Dbg_Reg_Access.reg_data[30]_i_2_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data[31]_i_2_n_0\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg[0]_2\,
      I2 => \Use_Dbg_Reg_Access.reg_data_reg[15]_1\,
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[24]_1\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[31]_2\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[31]\
    );
\Use_Dbg_Reg_Access.reg_data[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF080C0808080C08"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\,
      I1 => S_AXI_WDATA(31),
      I2 => bus2ip_rdce(0),
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[0]_1\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[31]_1\,
      I5 => \Use_E2.BSCANE2_I_i_3_n_0\,
      O => \Use_Dbg_Reg_Access.reg_data[31]_i_2_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBBBB8A888888"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data[3]_i_2_n_0\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg[0]_2\,
      I2 => \Use_Dbg_Reg_Access.reg_data_reg[0]_4\,
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[3]_1\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[0]_1\,
      I5 => \Use_Dbg_Reg_Access.reg_data_reg[3]_2\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[3]\
    );
\Use_Dbg_Reg_Access.reg_data[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFF08080C080808"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\,
      I1 => S_AXI_WDATA(3),
      I2 => bus2ip_rdce(0),
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[3]_0\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[0]_1\,
      I5 => \Use_E2.BSCANE2_I_i_3_n_0\,
      O => \Use_Dbg_Reg_Access.reg_data[3]_i_2_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data[4]_i_2_n_0\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg[0]_2\,
      I2 => \Use_Dbg_Reg_Access.reg_data_reg[4]_0\,
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[0]_1\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[4]_1\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[4]\
    );
\Use_Dbg_Reg_Access.reg_data[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30FF202030202020"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\,
      I1 => bus2ip_rdce(0),
      I2 => S_AXI_WDATA(4),
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[4]_0\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[0]_1\,
      I5 => \Use_E2.BSCANE2_I_i_3_n_0\,
      O => \Use_Dbg_Reg_Access.reg_data[4]_i_2_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data[5]_i_2_n_0\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg[0]_2\,
      I2 => \Use_Dbg_Reg_Access.reg_data_reg[5]_0\,
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[0]_1\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[5]_1\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[5]\
    );
\Use_Dbg_Reg_Access.reg_data[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFF08080C080808"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\,
      I1 => S_AXI_WDATA(5),
      I2 => bus2ip_rdce(0),
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[5]_0\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[0]_1\,
      I5 => \Use_E2.BSCANE2_I_i_3_n_0\,
      O => \Use_Dbg_Reg_Access.reg_data[5]_i_2_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBBBB8A888888"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data[6]_i_2_n_0\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg[0]_2\,
      I2 => \Use_Dbg_Reg_Access.reg_data_reg[0]_4\,
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[6]_1\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[0]_1\,
      I5 => \Use_Dbg_Reg_Access.reg_data_reg[6]_2\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[6]\
    );
\Use_Dbg_Reg_Access.reg_data[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CFF08080C080808"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\,
      I1 => S_AXI_WDATA(6),
      I2 => bus2ip_rdce(0),
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[6]_0\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[0]_1\,
      I5 => \Use_E2.BSCANE2_I_i_3_n_0\,
      O => \Use_Dbg_Reg_Access.reg_data[6]_i_2_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data[7]_i_2_n_0\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg[0]_2\,
      I2 => \Use_Dbg_Reg_Access.reg_data_reg[7]_0\,
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[0]_1\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[7]_1\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[7]\
    );
\Use_Dbg_Reg_Access.reg_data[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30FF202030202020"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\,
      I1 => bus2ip_rdce(0),
      I2 => S_AXI_WDATA(7),
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[7]_0\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[0]_1\,
      I5 => \Use_E2.BSCANE2_I_i_3_n_0\,
      O => \Use_Dbg_Reg_Access.reg_data[7]_i_2_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data[8]_i_2_n_0\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg[0]_2\,
      I2 => \Use_Dbg_Reg_Access.reg_data_reg[8]_1\,
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[0]_3\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[8]_2\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[8]\
    );
\Use_Dbg_Reg_Access.reg_data[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCC0A000B000A00"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg[8]_0\,
      I2 => bus2ip_rdce(0),
      I3 => S_AXI_WDATA(8),
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[0]_1\,
      I5 => \Use_E2.BSCANE2_I_i_3_n_0\,
      O => \Use_Dbg_Reg_Access.reg_data[8]_i_2_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABB8A88"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data[9]_i_2_n_0\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg[0]_2\,
      I2 => \Use_Dbg_Reg_Access.reg_data_reg[8]_1\,
      I3 => \Use_Dbg_Reg_Access.reg_data_reg[1]_1\,
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[9]_1\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[9]\
    );
\Use_Dbg_Reg_Access.reg_data[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCC0A000B000A00"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg[9]_0\,
      I2 => bus2ip_rdce(0),
      I3 => S_AXI_WDATA(9),
      I4 => \Use_Dbg_Reg_Access.reg_data_reg[0]_1\,
      I5 => \Use_E2.BSCANE2_I_i_3_n_0\,
      O => \Use_Dbg_Reg_Access.reg_data[9]_i_2_n_0\
    );
\Use_E2.BSCANE2_I_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.No_BSCANID.update_reset_reg\,
      I1 => \Use_Dbg_Reg_Access.No_BSCANID.update_reset_reg_0\,
      I2 => \Use_Dbg_Reg_Access.No_BSCANID.update_reset_reg_1\(0),
      I3 => \Use_E2.BSCANE2_I_i_3_n_0\,
      O => \Use_Dbg_Reg_Access.selected_reg\
    );
\Use_E2.BSCANE2_I_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => ID_TDO_1,
      I1 => Q(4),
      I2 => ID_TDO_2,
      I3 => \Use_E2.BSCANE2_I_i_1_0\(0),
      O => \Use_E2.BSCANE2_I_i_10_n_0\
    );
\Use_E2.BSCANE2_I_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD8D888DCC8DCC8D"
    )
        port map (
      I0 => \Use_E2.BSCANE2_I_i_1_0\(2),
      I1 => Dbg_TDO_0,
      I2 => \Use_E2.BSCANE2_I_i_4_n_0\,
      I3 => \Use_E2.BSCANE2_I_i_1_1\,
      I4 => \Use_E2.BSCANE2_I_i_1_2\,
      I5 => \Use_E2.BSCANE2_I_i_1_3\,
      O => \Use_E2.BSCANE2_I_i_3_n_0\
    );
\Use_E2.BSCANE2_I_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0070007000707777"
    )
        port map (
      I0 => \Use_E2.BSCANE2_I_i_3_0\(0),
      I1 => \Use_E2.BSCANE2_I_i_1_0\(1),
      I2 => \Use_E2.BSCANE2_I_i_3_1\,
      I3 => \Use_E2.BSCANE2_I_i_3_2\,
      I4 => \Use_E2.BSCANE2_I_i_10_n_0\,
      I5 => \Use_E2.BSCANE2_I_i_3_3\,
      O => \Use_E2.BSCANE2_I_i_4_n_0\
    );
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"4443",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => \Use_E2.BSCANE2_I_i_10_0\,
      D => '0',
      Q => ID_TDO_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \test_mdm_1_0_MB_SRL16E__parameterized7\ is
  port (
    ID_TDO_2 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Use_E2.BSCANE2_I_i_10\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \test_mdm_1_0_MB_SRL16E__parameterized7\ : entity is "MB_SRL16E";
end \test_mdm_1_0_MB_SRL16E__parameterized7\;

architecture STRUCTURE of \test_mdm_1_0_MB_SRL16E__parameterized7\ is
  attribute box_type : string;
  attribute box_type of \Use_unisim.MB_SRL16E_I1\ : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of \Use_unisim.MB_SRL16E_I1\ : label is "U0/\MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1 ";
begin
\Use_unisim.MB_SRL16E_I1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"584D",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => '0',
      CLK => \Use_E2.BSCANE2_I_i_10\,
      D => '0',
      Q => ID_TDO_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E is
  port (
    LMB_Data_Write_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_WDATA : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    master_dwr_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \M_AXI_WDATA[31]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E is
  signal \^lmb_data_write_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM[0].D32.SRLC32E_I/Using_FPGA.Native ";
begin
  LMB_Data_Write_0(0) <= \^lmb_data_write_0\(0);
\M_AXI_WDATA[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_data(0),
      I1 => \M_AXI_WDATA[31]\,
      I2 => \^lmb_data_write_0\(0),
      O => M_AXI_WDATA(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => D(0),
      Q => \^lmb_data_write_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_10 is
  port (
    LMB_Data_Write_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_WDATA : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    master_dwr_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \M_AXI_WDATA[20]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_10 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_10;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_10 is
  signal \^lmb_data_write_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM[11].D32.SRLC32E_I/Using_FPGA.Native ";
begin
  LMB_Data_Write_0(0) <= \^lmb_data_write_0\(0);
\M_AXI_WDATA[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_data(0),
      I1 => \M_AXI_WDATA[20]\,
      I2 => \^lmb_data_write_0\(0),
      O => M_AXI_WDATA(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => D(0),
      Q => \^lmb_data_write_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_11 is
  port (
    LMB_Data_Write_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_WDATA : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    master_dwr_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \M_AXI_WDATA[19]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_11 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_11;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_11 is
  signal \^lmb_data_write_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM[12].D32.SRLC32E_I/Using_FPGA.Native ";
begin
  LMB_Data_Write_0(0) <= \^lmb_data_write_0\(0);
\M_AXI_WDATA[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_data(0),
      I1 => \M_AXI_WDATA[19]\,
      I2 => \^lmb_data_write_0\(0),
      O => M_AXI_WDATA(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => D(0),
      Q => \^lmb_data_write_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_12 is
  port (
    LMB_Data_Write_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_WDATA : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    master_dwr_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \M_AXI_WDATA[18]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_12 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_12;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_12 is
  signal \^lmb_data_write_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM[13].D32.SRLC32E_I/Using_FPGA.Native ";
begin
  LMB_Data_Write_0(0) <= \^lmb_data_write_0\(0);
\M_AXI_WDATA[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_data(0),
      I1 => \M_AXI_WDATA[18]\,
      I2 => \^lmb_data_write_0\(0),
      O => M_AXI_WDATA(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => D(0),
      Q => \^lmb_data_write_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_13 is
  port (
    LMB_Data_Write_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_WDATA : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    master_dwr_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \M_AXI_WDATA[17]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_13 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_13;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_13 is
  signal \^lmb_data_write_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM[14].D32.SRLC32E_I/Using_FPGA.Native ";
begin
  LMB_Data_Write_0(0) <= \^lmb_data_write_0\(0);
\M_AXI_WDATA[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_data(0),
      I1 => \M_AXI_WDATA[17]\,
      I2 => \^lmb_data_write_0\(0),
      O => M_AXI_WDATA(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => D(0),
      Q => \^lmb_data_write_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_14 is
  port (
    LMB_Data_Write_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_WDATA : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    master_dwr_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \M_AXI_WDATA[16]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_14 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_14;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_14 is
  signal \^lmb_data_write_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM[15].D32.SRLC32E_I/Using_FPGA.Native ";
begin
  LMB_Data_Write_0(0) <= \^lmb_data_write_0\(0);
\M_AXI_WDATA[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_data(0),
      I1 => \M_AXI_WDATA[16]\,
      I2 => \^lmb_data_write_0\(0),
      O => M_AXI_WDATA(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => D(0),
      Q => \^lmb_data_write_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_15 is
  port (
    LMB_Data_Write_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_WDATA : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    master_dwr_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \M_AXI_WDATA[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_15 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_15;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_15 is
  signal \^lmb_data_write_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM[16].D32.SRLC32E_I/Using_FPGA.Native ";
begin
  LMB_Data_Write_0(0) <= \^lmb_data_write_0\(0);
\M_AXI_WDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_data(0),
      I1 => \M_AXI_WDATA[15]\,
      I2 => \^lmb_data_write_0\(0),
      O => M_AXI_WDATA(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => D(0),
      Q => \^lmb_data_write_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_16 is
  port (
    LMB_Data_Write_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_WDATA : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    master_dwr_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \M_AXI_WDATA[14]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_16 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_16;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_16 is
  signal \^lmb_data_write_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM[17].D32.SRLC32E_I/Using_FPGA.Native ";
begin
  LMB_Data_Write_0(0) <= \^lmb_data_write_0\(0);
\M_AXI_WDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_data(0),
      I1 => \M_AXI_WDATA[14]\,
      I2 => \^lmb_data_write_0\(0),
      O => M_AXI_WDATA(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => D(0),
      Q => \^lmb_data_write_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_17 is
  port (
    LMB_Data_Write_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_WDATA : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    master_dwr_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \M_AXI_WDATA[13]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_17 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_17;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_17 is
  signal \^lmb_data_write_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM[18].D32.SRLC32E_I/Using_FPGA.Native ";
begin
  LMB_Data_Write_0(0) <= \^lmb_data_write_0\(0);
\M_AXI_WDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_data(0),
      I1 => \M_AXI_WDATA[13]\,
      I2 => \^lmb_data_write_0\(0),
      O => M_AXI_WDATA(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => D(0),
      Q => \^lmb_data_write_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_18 is
  port (
    LMB_Data_Write_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_WDATA : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    master_dwr_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \M_AXI_WDATA[12]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_18 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_18;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_18 is
  signal \^lmb_data_write_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM[19].D32.SRLC32E_I/Using_FPGA.Native ";
begin
  LMB_Data_Write_0(0) <= \^lmb_data_write_0\(0);
\M_AXI_WDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_data(0),
      I1 => \M_AXI_WDATA[12]\,
      I2 => \^lmb_data_write_0\(0),
      O => M_AXI_WDATA(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => D(0),
      Q => \^lmb_data_write_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_19 is
  port (
    LMB_Data_Write_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_WDATA : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    master_dwr_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \M_AXI_WDATA[30]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_19 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_19;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_19 is
  signal \^lmb_data_write_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM[1].D32.SRLC32E_I/Using_FPGA.Native ";
begin
  LMB_Data_Write_0(0) <= \^lmb_data_write_0\(0);
\M_AXI_WDATA[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_data(0),
      I1 => \M_AXI_WDATA[30]\,
      I2 => \^lmb_data_write_0\(0),
      O => M_AXI_WDATA(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => D(0),
      Q => \^lmb_data_write_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_20 is
  port (
    LMB_Data_Write_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_WDATA : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    master_dwr_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \M_AXI_WDATA[11]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_20 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_20;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_20 is
  signal \^lmb_data_write_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM[20].D32.SRLC32E_I/Using_FPGA.Native ";
begin
  LMB_Data_Write_0(0) <= \^lmb_data_write_0\(0);
\M_AXI_WDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_data(0),
      I1 => \M_AXI_WDATA[11]\,
      I2 => \^lmb_data_write_0\(0),
      O => M_AXI_WDATA(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => D(0),
      Q => \^lmb_data_write_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_21 is
  port (
    LMB_Data_Write_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_WDATA : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    master_dwr_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \M_AXI_WDATA[10]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_21 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_21;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_21 is
  signal \^lmb_data_write_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM[21].D32.SRLC32E_I/Using_FPGA.Native ";
begin
  LMB_Data_Write_0(0) <= \^lmb_data_write_0\(0);
\M_AXI_WDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_data(0),
      I1 => \M_AXI_WDATA[10]\,
      I2 => \^lmb_data_write_0\(0),
      O => M_AXI_WDATA(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => D(0),
      Q => \^lmb_data_write_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_22 is
  port (
    LMB_Data_Write_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_WDATA : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    master_dwr_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \M_AXI_WDATA[9]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_22 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_22;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_22 is
  signal \^lmb_data_write_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM[22].D32.SRLC32E_I/Using_FPGA.Native ";
begin
  LMB_Data_Write_0(0) <= \^lmb_data_write_0\(0);
\M_AXI_WDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_data(0),
      I1 => \M_AXI_WDATA[9]\,
      I2 => \^lmb_data_write_0\(0),
      O => M_AXI_WDATA(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => D(0),
      Q => \^lmb_data_write_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_23 is
  port (
    LMB_Data_Write_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_WDATA : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    master_dwr_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \M_AXI_WDATA[8]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_23 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_23;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_23 is
  signal \^lmb_data_write_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM[23].D32.SRLC32E_I/Using_FPGA.Native ";
begin
  LMB_Data_Write_0(0) <= \^lmb_data_write_0\(0);
\M_AXI_WDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_data(0),
      I1 => \M_AXI_WDATA[8]\,
      I2 => \^lmb_data_write_0\(0),
      O => M_AXI_WDATA(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => D(0),
      Q => \^lmb_data_write_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_24 is
  port (
    LMB_Data_Write_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_WDATA : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    master_dwr_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \M_AXI_WDATA[7]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_24 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_24;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_24 is
  signal \^lmb_data_write_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM[24].D32.SRLC32E_I/Using_FPGA.Native ";
begin
  LMB_Data_Write_0(0) <= \^lmb_data_write_0\(0);
\M_AXI_WDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_data(0),
      I1 => \M_AXI_WDATA[7]\,
      I2 => \^lmb_data_write_0\(0),
      O => M_AXI_WDATA(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => D(0),
      Q => \^lmb_data_write_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_25 is
  port (
    LMB_Data_Write_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_WDATA : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    master_dwr_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \M_AXI_WDATA[6]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_25 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_25;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_25 is
  signal \^lmb_data_write_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM[25].D32.SRLC32E_I/Using_FPGA.Native ";
begin
  LMB_Data_Write_0(0) <= \^lmb_data_write_0\(0);
\M_AXI_WDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_data(0),
      I1 => \M_AXI_WDATA[6]\,
      I2 => \^lmb_data_write_0\(0),
      O => M_AXI_WDATA(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => D(0),
      Q => \^lmb_data_write_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_26 is
  port (
    LMB_Data_Write_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_WDATA : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    master_dwr_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \M_AXI_WDATA[5]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_26 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_26;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_26 is
  signal \^lmb_data_write_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM[26].D32.SRLC32E_I/Using_FPGA.Native ";
begin
  LMB_Data_Write_0(0) <= \^lmb_data_write_0\(0);
\M_AXI_WDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_data(0),
      I1 => \M_AXI_WDATA[5]\,
      I2 => \^lmb_data_write_0\(0),
      O => M_AXI_WDATA(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => D(0),
      Q => \^lmb_data_write_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_27 is
  port (
    LMB_Data_Write_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_WDATA : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    master_dwr_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \M_AXI_WDATA[4]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_27 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_27;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_27 is
  signal \^lmb_data_write_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM[27].D32.SRLC32E_I/Using_FPGA.Native ";
begin
  LMB_Data_Write_0(0) <= \^lmb_data_write_0\(0);
\M_AXI_WDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_data(0),
      I1 => \M_AXI_WDATA[4]\,
      I2 => \^lmb_data_write_0\(0),
      O => M_AXI_WDATA(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => D(0),
      Q => \^lmb_data_write_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_28 is
  port (
    LMB_Data_Write_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_WDATA : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    master_dwr_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \M_AXI_WDATA[3]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_28 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_28;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_28 is
  signal \^lmb_data_write_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM[28].D32.SRLC32E_I/Using_FPGA.Native ";
begin
  LMB_Data_Write_0(0) <= \^lmb_data_write_0\(0);
\M_AXI_WDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_data(0),
      I1 => \M_AXI_WDATA[3]\,
      I2 => \^lmb_data_write_0\(0),
      O => M_AXI_WDATA(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => D(0),
      Q => \^lmb_data_write_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_29 is
  port (
    LMB_Data_Write_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_WDATA : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    master_dwr_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \M_AXI_WDATA[2]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_29 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_29;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_29 is
  signal \^lmb_data_write_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM[29].D32.SRLC32E_I/Using_FPGA.Native ";
begin
  LMB_Data_Write_0(0) <= \^lmb_data_write_0\(0);
\M_AXI_WDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_data(0),
      I1 => \M_AXI_WDATA[2]\,
      I2 => \^lmb_data_write_0\(0),
      O => M_AXI_WDATA(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => D(0),
      Q => \^lmb_data_write_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_30 is
  port (
    LMB_Data_Write_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_WDATA : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    master_dwr_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \M_AXI_WDATA[29]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_30 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_30;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_30 is
  signal \^lmb_data_write_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM[2].D32.SRLC32E_I/Using_FPGA.Native ";
begin
  LMB_Data_Write_0(0) <= \^lmb_data_write_0\(0);
\M_AXI_WDATA[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_data(0),
      I1 => \M_AXI_WDATA[29]\,
      I2 => \^lmb_data_write_0\(0),
      O => M_AXI_WDATA(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => D(0),
      Q => \^lmb_data_write_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_31 is
  port (
    LMB_Data_Write_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_WDATA : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    master_dwr_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \M_AXI_WDATA[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_31 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_31;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_31 is
  signal \^lmb_data_write_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM[30].D32.SRLC32E_I/Using_FPGA.Native ";
begin
  LMB_Data_Write_0(0) <= \^lmb_data_write_0\(0);
\M_AXI_WDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_data(0),
      I1 => \M_AXI_WDATA[1]\,
      I2 => \^lmb_data_write_0\(0),
      O => M_AXI_WDATA(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => D(0),
      Q => \^lmb_data_write_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_32 is
  port (
    LMB_Data_Write_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_WDATA : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    master_dwr_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_WDATA_0_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_32 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_32;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_32 is
  signal \^lmb_data_write_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal M_AXI_WDATA_0_sn_1 : STD_LOGIC;
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM[31].D32.SRLC32E_I/Using_FPGA.Native ";
begin
  LMB_Data_Write_0(0) <= \^lmb_data_write_0\(0);
  M_AXI_WDATA_0_sn_1 <= M_AXI_WDATA_0_sp_1;
\M_AXI_WDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_data(0),
      I1 => M_AXI_WDATA_0_sn_1,
      I2 => \^lmb_data_write_0\(0),
      O => M_AXI_WDATA(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => D(0),
      Q => \^lmb_data_write_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_33 is
  port (
    LMB_Data_Write_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_WDATA : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    master_dwr_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \M_AXI_WDATA[28]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_33 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_33;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_33 is
  signal \^lmb_data_write_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM[3].D32.SRLC32E_I/Using_FPGA.Native ";
begin
  LMB_Data_Write_0(0) <= \^lmb_data_write_0\(0);
\M_AXI_WDATA[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_data(0),
      I1 => \M_AXI_WDATA[28]\,
      I2 => \^lmb_data_write_0\(0),
      O => M_AXI_WDATA(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => D(0),
      Q => \^lmb_data_write_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_34 is
  port (
    LMB_Data_Write_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_WDATA : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    master_dwr_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \M_AXI_WDATA[27]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_34 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_34;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_34 is
  signal \^lmb_data_write_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM[4].D32.SRLC32E_I/Using_FPGA.Native ";
begin
  LMB_Data_Write_0(0) <= \^lmb_data_write_0\(0);
\M_AXI_WDATA[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_data(0),
      I1 => \M_AXI_WDATA[27]\,
      I2 => \^lmb_data_write_0\(0),
      O => M_AXI_WDATA(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => D(0),
      Q => \^lmb_data_write_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_35 is
  port (
    LMB_Data_Write_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_WDATA : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    master_dwr_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \M_AXI_WDATA[26]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_35 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_35;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_35 is
  signal \^lmb_data_write_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM[5].D32.SRLC32E_I/Using_FPGA.Native ";
begin
  LMB_Data_Write_0(0) <= \^lmb_data_write_0\(0);
\M_AXI_WDATA[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_data(0),
      I1 => \M_AXI_WDATA[26]\,
      I2 => \^lmb_data_write_0\(0),
      O => M_AXI_WDATA(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => D(0),
      Q => \^lmb_data_write_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_36 is
  port (
    LMB_Data_Write_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_WDATA : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    master_dwr_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \M_AXI_WDATA[25]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_36 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_36;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_36 is
  signal \^lmb_data_write_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM[6].D32.SRLC32E_I/Using_FPGA.Native ";
begin
  LMB_Data_Write_0(0) <= \^lmb_data_write_0\(0);
\M_AXI_WDATA[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_data(0),
      I1 => \M_AXI_WDATA[25]\,
      I2 => \^lmb_data_write_0\(0),
      O => M_AXI_WDATA(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => D(0),
      Q => \^lmb_data_write_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_37 is
  port (
    LMB_Data_Write_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_WDATA : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    master_dwr_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \M_AXI_WDATA[24]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_37 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_37;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_37 is
  signal \^lmb_data_write_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM[7].D32.SRLC32E_I/Using_FPGA.Native ";
begin
  LMB_Data_Write_0(0) <= \^lmb_data_write_0\(0);
\M_AXI_WDATA[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_data(0),
      I1 => \M_AXI_WDATA[24]\,
      I2 => \^lmb_data_write_0\(0),
      O => M_AXI_WDATA(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => D(0),
      Q => \^lmb_data_write_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_38 is
  port (
    LMB_Data_Write_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_WDATA : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    master_dwr_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \M_AXI_WDATA[23]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_38 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_38;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_38 is
  signal \^lmb_data_write_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM[8].D32.SRLC32E_I/Using_FPGA.Native ";
begin
  LMB_Data_Write_0(0) <= \^lmb_data_write_0\(0);
\M_AXI_WDATA[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_data(0),
      I1 => \M_AXI_WDATA[23]\,
      I2 => \^lmb_data_write_0\(0),
      O => M_AXI_WDATA(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => D(0),
      Q => \^lmb_data_write_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_39 is
  port (
    LMB_Data_Write_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_WDATA : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    master_dwr_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \M_AXI_WDATA[22]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_39 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_39;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_39 is
  signal \^lmb_data_write_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM[9].D32.SRLC32E_I/Using_FPGA.Native ";
begin
  LMB_Data_Write_0(0) <= \^lmb_data_write_0\(0);
\M_AXI_WDATA[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_data(0),
      I1 => \M_AXI_WDATA[22]\,
      I2 => \^lmb_data_write_0\(0),
      O => M_AXI_WDATA(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => D(0),
      Q => \^lmb_data_write_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_50 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    \Use_Dbg_Mem_Access.output_reg[0]\ : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lmb_ready_vec_q : in STD_LOGIC;
    lmb_rd_idle : in STD_LOGIC;
    M_AXI_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_50 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_50;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_50 is
  signal \Using_FPGA.Native_i_1__36_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  signal master_data_out : STD_LOGIC_VECTOR ( 31 to 31 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[0].D32.SRLC32E_I/Using_FPGA.Native ";
begin
\Use_Dbg_Mem_Access.output[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => master_data_out(31),
      I1 => \Use_Dbg_Mem_Access.output_reg[0]\,
      O => \Using_FPGA.Native_0\(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => \Using_FPGA.Native_i_1__36_n_0\,
      Q => master_data_out(31),
      Q31 => \Using_FPGA.Native_n_1\
    );
\Using_FPGA.Native_i_1__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => lmb_ready_vec_q,
      I2 => lmb_rd_idle,
      I3 => M_AXI_RDATA(0),
      O => \Using_FPGA.Native_i_1__36_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_51 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lmb_ready_vec_q : in STD_LOGIC;
    lmb_rd_idle : in STD_LOGIC;
    M_AXI_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_51 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_51;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_51 is
  signal \Using_FPGA.Native_i_1__26_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[10].D32.SRLC32E_I/Using_FPGA.Native ";
begin
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => \Using_FPGA.Native_i_1__26_n_0\,
      Q => \Using_FPGA.Native_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
\Using_FPGA.Native_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => lmb_ready_vec_q,
      I2 => lmb_rd_idle,
      I3 => M_AXI_RDATA(0),
      O => \Using_FPGA.Native_i_1__26_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_52 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lmb_ready_vec_q : in STD_LOGIC;
    lmb_rd_idle : in STD_LOGIC;
    M_AXI_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_52 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_52;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_52 is
  signal \Using_FPGA.Native_i_1__25_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[11].D32.SRLC32E_I/Using_FPGA.Native ";
begin
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => \Using_FPGA.Native_i_1__25_n_0\,
      Q => \Using_FPGA.Native_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
\Using_FPGA.Native_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => lmb_ready_vec_q,
      I2 => lmb_rd_idle,
      I3 => M_AXI_RDATA(0),
      O => \Using_FPGA.Native_i_1__25_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_53 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lmb_ready_vec_q : in STD_LOGIC;
    lmb_rd_idle : in STD_LOGIC;
    M_AXI_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_53 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_53;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_53 is
  signal \Using_FPGA.Native_i_1__24_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[12].D32.SRLC32E_I/Using_FPGA.Native ";
begin
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => \Using_FPGA.Native_i_1__24_n_0\,
      Q => \Using_FPGA.Native_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
\Using_FPGA.Native_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => lmb_ready_vec_q,
      I2 => lmb_rd_idle,
      I3 => M_AXI_RDATA(0),
      O => \Using_FPGA.Native_i_1__24_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_54 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lmb_ready_vec_q : in STD_LOGIC;
    lmb_rd_idle : in STD_LOGIC;
    M_AXI_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_54 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_54;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_54 is
  signal \Using_FPGA.Native_i_1__23_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[13].D32.SRLC32E_I/Using_FPGA.Native ";
begin
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => \Using_FPGA.Native_i_1__23_n_0\,
      Q => \Using_FPGA.Native_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
\Using_FPGA.Native_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => lmb_ready_vec_q,
      I2 => lmb_rd_idle,
      I3 => M_AXI_RDATA(0),
      O => \Using_FPGA.Native_i_1__23_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_55 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lmb_ready_vec_q : in STD_LOGIC;
    lmb_rd_idle : in STD_LOGIC;
    M_AXI_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_55 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_55;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_55 is
  signal \Using_FPGA.Native_i_1__22_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[14].D32.SRLC32E_I/Using_FPGA.Native ";
begin
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => \Using_FPGA.Native_i_1__22_n_0\,
      Q => \Using_FPGA.Native_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
\Using_FPGA.Native_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => lmb_ready_vec_q,
      I2 => lmb_rd_idle,
      I3 => M_AXI_RDATA(0),
      O => \Using_FPGA.Native_i_1__22_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_56 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lmb_ready_vec_q : in STD_LOGIC;
    lmb_rd_idle : in STD_LOGIC;
    M_AXI_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_56 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_56;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_56 is
  signal \Using_FPGA.Native_i_1__21_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[15].D32.SRLC32E_I/Using_FPGA.Native ";
begin
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => \Using_FPGA.Native_i_1__21_n_0\,
      Q => \Using_FPGA.Native_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
\Using_FPGA.Native_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => lmb_ready_vec_q,
      I2 => lmb_rd_idle,
      I3 => M_AXI_RDATA(0),
      O => \Using_FPGA.Native_i_1__21_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_57 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lmb_ready_vec_q : in STD_LOGIC;
    lmb_rd_idle : in STD_LOGIC;
    M_AXI_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_57 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_57;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_57 is
  signal \Using_FPGA.Native_i_1__20_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[16].D32.SRLC32E_I/Using_FPGA.Native ";
begin
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => \Using_FPGA.Native_i_1__20_n_0\,
      Q => \Using_FPGA.Native_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
\Using_FPGA.Native_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => lmb_ready_vec_q,
      I2 => lmb_rd_idle,
      I3 => M_AXI_RDATA(0),
      O => \Using_FPGA.Native_i_1__20_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_58 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lmb_ready_vec_q : in STD_LOGIC;
    lmb_rd_idle : in STD_LOGIC;
    M_AXI_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_58 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_58;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_58 is
  signal \Using_FPGA.Native_i_1__19_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[17].D32.SRLC32E_I/Using_FPGA.Native ";
begin
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => \Using_FPGA.Native_i_1__19_n_0\,
      Q => \Using_FPGA.Native_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
\Using_FPGA.Native_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => lmb_ready_vec_q,
      I2 => lmb_rd_idle,
      I3 => M_AXI_RDATA(0),
      O => \Using_FPGA.Native_i_1__19_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_59 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lmb_ready_vec_q : in STD_LOGIC;
    lmb_rd_idle : in STD_LOGIC;
    M_AXI_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_59 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_59;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_59 is
  signal \Using_FPGA.Native_i_1__18_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[18].D32.SRLC32E_I/Using_FPGA.Native ";
begin
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => \Using_FPGA.Native_i_1__18_n_0\,
      Q => \Using_FPGA.Native_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
\Using_FPGA.Native_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => lmb_ready_vec_q,
      I2 => lmb_rd_idle,
      I3 => M_AXI_RDATA(0),
      O => \Using_FPGA.Native_i_1__18_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_60 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lmb_ready_vec_q : in STD_LOGIC;
    lmb_rd_idle : in STD_LOGIC;
    M_AXI_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_60 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_60;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_60 is
  signal \Using_FPGA.Native_i_1__17_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[19].D32.SRLC32E_I/Using_FPGA.Native ";
begin
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => \Using_FPGA.Native_i_1__17_n_0\,
      Q => \Using_FPGA.Native_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
\Using_FPGA.Native_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => lmb_ready_vec_q,
      I2 => lmb_rd_idle,
      I3 => M_AXI_RDATA(0),
      O => \Using_FPGA.Native_i_1__17_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_61 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lmb_ready_vec_q : in STD_LOGIC;
    lmb_rd_idle : in STD_LOGIC;
    M_AXI_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_61 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_61;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_61 is
  signal \Using_FPGA.Native_i_1__35_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[1].D32.SRLC32E_I/Using_FPGA.Native ";
begin
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => \Using_FPGA.Native_i_1__35_n_0\,
      Q => \Using_FPGA.Native_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
\Using_FPGA.Native_i_1__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => lmb_ready_vec_q,
      I2 => lmb_rd_idle,
      I3 => M_AXI_RDATA(0),
      O => \Using_FPGA.Native_i_1__35_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_62 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lmb_ready_vec_q : in STD_LOGIC;
    lmb_rd_idle : in STD_LOGIC;
    M_AXI_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_62 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_62;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_62 is
  signal \Using_FPGA.Native_i_1__16_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[20].D32.SRLC32E_I/Using_FPGA.Native ";
begin
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => \Using_FPGA.Native_i_1__16_n_0\,
      Q => \Using_FPGA.Native_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
\Using_FPGA.Native_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => lmb_ready_vec_q,
      I2 => lmb_rd_idle,
      I3 => M_AXI_RDATA(0),
      O => \Using_FPGA.Native_i_1__16_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_63 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lmb_ready_vec_q : in STD_LOGIC;
    lmb_rd_idle : in STD_LOGIC;
    M_AXI_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_63 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_63;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_63 is
  signal \Using_FPGA.Native_i_1__15_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[21].D32.SRLC32E_I/Using_FPGA.Native ";
begin
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => \Using_FPGA.Native_i_1__15_n_0\,
      Q => \Using_FPGA.Native_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
\Using_FPGA.Native_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => lmb_ready_vec_q,
      I2 => lmb_rd_idle,
      I3 => M_AXI_RDATA(0),
      O => \Using_FPGA.Native_i_1__15_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_64 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lmb_ready_vec_q : in STD_LOGIC;
    lmb_rd_idle : in STD_LOGIC;
    M_AXI_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_64 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_64;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_64 is
  signal \Using_FPGA.Native_i_1__14_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[22].D32.SRLC32E_I/Using_FPGA.Native ";
begin
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => \Using_FPGA.Native_i_1__14_n_0\,
      Q => \Using_FPGA.Native_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
\Using_FPGA.Native_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => lmb_ready_vec_q,
      I2 => lmb_rd_idle,
      I3 => M_AXI_RDATA(0),
      O => \Using_FPGA.Native_i_1__14_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_65 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lmb_ready_vec_q : in STD_LOGIC;
    lmb_rd_idle : in STD_LOGIC;
    M_AXI_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_65 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_65;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_65 is
  signal \Using_FPGA.Native_i_1__13_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[23].D32.SRLC32E_I/Using_FPGA.Native ";
begin
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => \Using_FPGA.Native_i_1__13_n_0\,
      Q => \Using_FPGA.Native_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
\Using_FPGA.Native_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => lmb_ready_vec_q,
      I2 => lmb_rd_idle,
      I3 => M_AXI_RDATA(0),
      O => \Using_FPGA.Native_i_1__13_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_66 is
  port (
    \Has_FIFO.lmb_wr_idle_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    \Use_Dbg_Mem_Access.output_reg[24]\ : in STD_LOGIC;
    \Use_Dbg_Mem_Access.output_reg[24]_0\ : in STD_LOGIC;
    \Use_Dbg_Mem_Access.output_reg[24]_1\ : in STD_LOGIC;
    \Use_Dbg_Mem_Access.output_reg[24]_2\ : in STD_LOGIC;
    \Use_Dbg_Mem_Access.output_reg[24]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lmb_ready_vec_q : in STD_LOGIC;
    lmb_rd_idle : in STD_LOGIC;
    M_AXI_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_66 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_66;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_66 is
  signal \Using_FPGA.Native_i_1__12_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  signal master_data_out : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[24].D32.SRLC32E_I/Using_FPGA.Native ";
begin
\Use_Dbg_Mem_Access.output[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0AAFFFFC0AA0000"
    )
        port map (
      I0 => master_data_out(7),
      I1 => \Use_Dbg_Mem_Access.output_reg[24]\,
      I2 => \Use_Dbg_Mem_Access.output_reg[24]_0\,
      I3 => \Use_Dbg_Mem_Access.output_reg[24]_1\,
      I4 => \Use_Dbg_Mem_Access.output_reg[24]_2\,
      I5 => \Use_Dbg_Mem_Access.output_reg[24]_3\(0),
      O => \Has_FIFO.lmb_wr_idle_reg\(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => \Using_FPGA.Native_i_1__12_n_0\,
      Q => master_data_out(7),
      Q31 => \Using_FPGA.Native_n_1\
    );
\Using_FPGA.Native_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => lmb_ready_vec_q,
      I2 => lmb_rd_idle,
      I3 => M_AXI_RDATA(0),
      O => \Using_FPGA.Native_i_1__12_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_67 is
  port (
    \Has_FIFO.lmb_rd_idle_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    lmb_rd_idle : in STD_LOGIC;
    \Use_Dbg_Mem_Access.output_reg[25]\ : in STD_LOGIC;
    \Use_Dbg_Mem_Access.output_reg[25]_0\ : in STD_LOGIC;
    \Use_Dbg_Mem_Access.output_reg[25]_1\ : in STD_LOGIC;
    \Use_Dbg_Mem_Access.output_reg[25]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lmb_ready_vec_q : in STD_LOGIC;
    M_AXI_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_67 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_67;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_67 is
  signal \Using_FPGA.Native_i_1__11_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  signal master_data_out : STD_LOGIC_VECTOR ( 6 to 6 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[25].D32.SRLC32E_I/Using_FPGA.Native ";
begin
\Use_Dbg_Mem_Access.output[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0AAFFFFC0AA0000"
    )
        port map (
      I0 => master_data_out(6),
      I1 => lmb_rd_idle,
      I2 => \Use_Dbg_Mem_Access.output_reg[25]\,
      I3 => \Use_Dbg_Mem_Access.output_reg[25]_0\,
      I4 => \Use_Dbg_Mem_Access.output_reg[25]_1\,
      I5 => \Use_Dbg_Mem_Access.output_reg[25]_2\(0),
      O => \Has_FIFO.lmb_rd_idle_reg\(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => \Using_FPGA.Native_i_1__11_n_0\,
      Q => master_data_out(6),
      Q31 => \Using_FPGA.Native_n_1\
    );
\Using_FPGA.Native_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => lmb_ready_vec_q,
      I2 => lmb_rd_idle,
      I3 => M_AXI_RDATA(0),
      O => \Using_FPGA.Native_i_1__11_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_68 is
  port (
    \Has_FIFO.lmb_wr_resp_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    lmb_wr_resp : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_Dbg_Mem_Access.output_reg[26]\ : in STD_LOGIC;
    \Use_Dbg_Mem_Access.output_reg[26]_0\ : in STD_LOGIC;
    \Use_Dbg_Mem_Access.output_reg[26]_1\ : in STD_LOGIC;
    \Use_Dbg_Mem_Access.output_reg[26]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lmb_ready_vec_q : in STD_LOGIC;
    lmb_rd_idle : in STD_LOGIC;
    M_AXI_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_68 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_68;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_68 is
  signal \Using_FPGA.Native_i_1__10_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  signal master_data_out : STD_LOGIC_VECTOR ( 5 to 5 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[26].D32.SRLC32E_I/Using_FPGA.Native ";
begin
\Use_Dbg_Mem_Access.output[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAAFFFFFCAA0000"
    )
        port map (
      I0 => master_data_out(5),
      I1 => lmb_wr_resp(0),
      I2 => \Use_Dbg_Mem_Access.output_reg[26]\,
      I3 => \Use_Dbg_Mem_Access.output_reg[26]_0\,
      I4 => \Use_Dbg_Mem_Access.output_reg[26]_1\,
      I5 => \Use_Dbg_Mem_Access.output_reg[26]_2\(0),
      O => \Has_FIFO.lmb_wr_resp_reg[1]\(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => \Using_FPGA.Native_i_1__10_n_0\,
      Q => master_data_out(5),
      Q31 => \Using_FPGA.Native_n_1\
    );
\Using_FPGA.Native_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => lmb_ready_vec_q,
      I2 => lmb_rd_idle,
      I3 => M_AXI_RDATA(0),
      O => \Using_FPGA.Native_i_1__10_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_69 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lmb_ready_vec_q : in STD_LOGIC;
    lmb_rd_idle : in STD_LOGIC;
    M_AXI_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_69 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_69;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_69 is
  signal \Using_FPGA.Native_i_1__9_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[27].D32.SRLC32E_I/Using_FPGA.Native ";
begin
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => \Using_FPGA.Native_i_1__9_n_0\,
      Q => \Using_FPGA.Native_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
\Using_FPGA.Native_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => lmb_ready_vec_q,
      I2 => lmb_rd_idle,
      I3 => M_AXI_RDATA(0),
      O => \Using_FPGA.Native_i_1__9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_70 is
  port (
    \Has_FIFO.lmb_rd_resp_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    lmb_rd_resp : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_Dbg_Mem_Access.output_reg[28]\ : in STD_LOGIC;
    \Use_Dbg_Mem_Access.output_reg[28]_0\ : in STD_LOGIC;
    \Use_Dbg_Mem_Access.output_reg[28]_1\ : in STD_LOGIC;
    \Use_Dbg_Mem_Access.output_reg[28]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Using_FPGA.Native_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lmb_ready_vec_q : in STD_LOGIC;
    lmb_rd_idle : in STD_LOGIC;
    M_AXI_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_70 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_70;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_70 is
  signal \Using_FPGA.Native_i_1__8_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  signal master_data_out : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[28].D32.SRLC32E_I/Using_FPGA.Native ";
begin
\Use_Dbg_Mem_Access.output[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAAFFFFFCAA0000"
    )
        port map (
      I0 => master_data_out(3),
      I1 => lmb_rd_resp(0),
      I2 => \Use_Dbg_Mem_Access.output_reg[28]\,
      I3 => \Use_Dbg_Mem_Access.output_reg[28]_0\,
      I4 => \Use_Dbg_Mem_Access.output_reg[28]_1\,
      I5 => \Use_Dbg_Mem_Access.output_reg[28]_2\(0),
      O => \Has_FIFO.lmb_rd_resp_reg[1]\(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => \Using_FPGA.Native_i_1__8_n_0\,
      Q => master_data_out(3),
      Q31 => \Using_FPGA.Native_n_1\
    );
\Using_FPGA.Native_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \Using_FPGA.Native_0\(0),
      I1 => lmb_ready_vec_q,
      I2 => lmb_rd_idle,
      I3 => M_AXI_RDATA(0),
      O => \Using_FPGA.Native_i_1__8_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_71 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lmb_ready_vec_q : in STD_LOGIC;
    lmb_rd_idle : in STD_LOGIC;
    M_AXI_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_71 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_71;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_71 is
  signal \Using_FPGA.Native_i_1__7_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[29].D32.SRLC32E_I/Using_FPGA.Native ";
begin
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => \Using_FPGA.Native_i_1__7_n_0\,
      Q => \Using_FPGA.Native_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
\Using_FPGA.Native_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => lmb_ready_vec_q,
      I2 => lmb_rd_idle,
      I3 => M_AXI_RDATA(0),
      O => \Using_FPGA.Native_i_1__7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_72 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lmb_ready_vec_q : in STD_LOGIC;
    lmb_rd_idle : in STD_LOGIC;
    M_AXI_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_72 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_72;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_72 is
  signal \Using_FPGA.Native_i_1__34_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[2].D32.SRLC32E_I/Using_FPGA.Native ";
begin
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => \Using_FPGA.Native_i_1__34_n_0\,
      Q => \Using_FPGA.Native_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
\Using_FPGA.Native_i_1__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => lmb_ready_vec_q,
      I2 => lmb_rd_idle,
      I3 => M_AXI_RDATA(0),
      O => \Using_FPGA.Native_i_1__34_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_73 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lmb_ready_vec_q : in STD_LOGIC;
    lmb_rd_idle : in STD_LOGIC;
    M_AXI_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_73 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_73;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_73 is
  signal \Using_FPGA.Native_i_1__6_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[30].D32.SRLC32E_I/Using_FPGA.Native ";
begin
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => \Using_FPGA.Native_i_1__6_n_0\,
      Q => \Using_FPGA.Native_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
\Using_FPGA.Native_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => lmb_ready_vec_q,
      I2 => lmb_rd_idle,
      I3 => M_AXI_RDATA(0),
      O => \Using_FPGA.Native_i_1__6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_74 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lmb_ready_vec_q : in STD_LOGIC;
    lmb_rd_idle : in STD_LOGIC;
    M_AXI_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_74 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_74;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_74 is
  signal \Using_FPGA.Native_i_1__5_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[31].D32.SRLC32E_I/Using_FPGA.Native ";
begin
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => \Using_FPGA.Native_i_1__5_n_0\,
      Q => \Using_FPGA.Native_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
\Using_FPGA.Native_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => lmb_ready_vec_q,
      I2 => lmb_rd_idle,
      I3 => M_AXI_RDATA(0),
      O => \Using_FPGA.Native_i_1__5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_75 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lmb_ready_vec_q : in STD_LOGIC;
    lmb_rd_idle : in STD_LOGIC;
    M_AXI_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_75 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_75;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_75 is
  signal \Using_FPGA.Native_i_1__33_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[3].D32.SRLC32E_I/Using_FPGA.Native ";
begin
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => \Using_FPGA.Native_i_1__33_n_0\,
      Q => \Using_FPGA.Native_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
\Using_FPGA.Native_i_1__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => lmb_ready_vec_q,
      I2 => lmb_rd_idle,
      I3 => M_AXI_RDATA(0),
      O => \Using_FPGA.Native_i_1__33_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_76 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lmb_ready_vec_q : in STD_LOGIC;
    lmb_rd_idle : in STD_LOGIC;
    M_AXI_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_76 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_76;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_76 is
  signal \Using_FPGA.Native_i_1__32_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[4].D32.SRLC32E_I/Using_FPGA.Native ";
begin
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => \Using_FPGA.Native_i_1__32_n_0\,
      Q => \Using_FPGA.Native_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
\Using_FPGA.Native_i_1__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => lmb_ready_vec_q,
      I2 => lmb_rd_idle,
      I3 => M_AXI_RDATA(0),
      O => \Using_FPGA.Native_i_1__32_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_77 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lmb_ready_vec_q : in STD_LOGIC;
    lmb_rd_idle : in STD_LOGIC;
    M_AXI_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_77 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_77;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_77 is
  signal \Using_FPGA.Native_i_1__31_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[5].D32.SRLC32E_I/Using_FPGA.Native ";
begin
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => \Using_FPGA.Native_i_1__31_n_0\,
      Q => \Using_FPGA.Native_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
\Using_FPGA.Native_i_1__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => lmb_ready_vec_q,
      I2 => lmb_rd_idle,
      I3 => M_AXI_RDATA(0),
      O => \Using_FPGA.Native_i_1__31_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_78 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lmb_ready_vec_q : in STD_LOGIC;
    lmb_rd_idle : in STD_LOGIC;
    M_AXI_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_78 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_78;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_78 is
  signal \Using_FPGA.Native_i_1__30_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[6].D32.SRLC32E_I/Using_FPGA.Native ";
begin
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => \Using_FPGA.Native_i_1__30_n_0\,
      Q => \Using_FPGA.Native_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
\Using_FPGA.Native_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => lmb_ready_vec_q,
      I2 => lmb_rd_idle,
      I3 => M_AXI_RDATA(0),
      O => \Using_FPGA.Native_i_1__30_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_79 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lmb_ready_vec_q : in STD_LOGIC;
    lmb_rd_idle : in STD_LOGIC;
    M_AXI_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_79 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_79;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_79 is
  signal \Using_FPGA.Native_i_1__29_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[7].D32.SRLC32E_I/Using_FPGA.Native ";
begin
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => \Using_FPGA.Native_i_1__29_n_0\,
      Q => \Using_FPGA.Native_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
\Using_FPGA.Native_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => lmb_ready_vec_q,
      I2 => lmb_rd_idle,
      I3 => M_AXI_RDATA(0),
      O => \Using_FPGA.Native_i_1__29_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_80 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lmb_ready_vec_q : in STD_LOGIC;
    lmb_rd_idle : in STD_LOGIC;
    M_AXI_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_80 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_80;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_80 is
  signal \Using_FPGA.Native_i_1__28_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[8].D32.SRLC32E_I/Using_FPGA.Native ";
begin
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => \Using_FPGA.Native_i_1__28_n_0\,
      Q => \Using_FPGA.Native_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
\Using_FPGA.Native_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => lmb_ready_vec_q,
      I2 => lmb_rd_idle,
      I3 => M_AXI_RDATA(0),
      O => \Using_FPGA.Native_i_1__28_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_81 is
  port (
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lmb_ready_vec_q : in STD_LOGIC;
    lmb_rd_idle : in STD_LOGIC;
    M_AXI_RDATA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_81 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_81;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_81 is
  signal \Using_FPGA.Native_i_1__27_n_0\ : STD_LOGIC;
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/FIFO_RAM[9].D32.SRLC32E_I/Using_FPGA.Native ";
begin
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => \Using_FPGA.Native_i_1__27_n_0\,
      Q => \Using_FPGA.Native_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
\Using_FPGA.Native_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \Using_FPGA.Native_1\(0),
      I1 => lmb_ready_vec_q,
      I2 => lmb_rd_idle,
      I3 => M_AXI_RDATA(0),
      O => \Using_FPGA.Native_i_1__27_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_SRLC32E_9 is
  port (
    LMB_Data_Write_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_WDATA : out STD_LOGIC_VECTOR ( 0 to 0 );
    CI : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    A : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    master_dwr_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    \M_AXI_WDATA[21]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_SRLC32E_9 : entity is "MB_SRLC32E";
end test_mdm_1_0_MB_SRLC32E_9;

architecture STRUCTURE of test_mdm_1_0_MB_SRLC32E_9 is
  signal \^lmb_data_write_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Using_FPGA.Native_n_1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \Using_FPGA.Native\ : label is "U0/\Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/FIFO_RAM[10].D32.SRLC32E_I/Using_FPGA.Native ";
begin
  LMB_Data_Write_0(0) <= \^lmb_data_write_0\(0);
\M_AXI_WDATA[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_data(0),
      I1 => \M_AXI_WDATA[21]\,
      I2 => \^lmb_data_write_0\(0),
      O => M_AXI_WDATA(0)
    );
\Using_FPGA.Native\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => A(4 downto 0),
      CE => CI,
      CLK => M_AXI_ACLK,
      D => D(0),
      Q => \^lmb_data_write_0\(0),
      Q31 => \Using_FPGA.Native_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_XORCY is
  port (
    sum_A_0 : out STD_LOGIC;
    LI : in STD_LOGIC;
    LO : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_XORCY : entity is "MB_XORCY";
end test_mdm_1_0_MB_XORCY;

architecture STRUCTURE of test_mdm_1_0_MB_XORCY is
  signal \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Using_FPGA.Native_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => LO,
      CO(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED\(3 downto 0),
      O(3 downto 1) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 1),
      O(0) => sum_A_0,
      S(3 downto 1) => \NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => LI
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MB_XORCY_49 is
  port (
    sum_A_0 : out STD_LOGIC;
    LI : in STD_LOGIC;
    LO : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MB_XORCY_49 : entity is "MB_XORCY";
end test_mdm_1_0_MB_XORCY_49;

architecture STRUCTURE of test_mdm_1_0_MB_XORCY_49 is
  signal \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Using_FPGA.Native_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.Native_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.Native_CARRY4\ : label is "PRIMITIVE";
begin
\Using_FPGA.Native_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => LO,
      CO(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \NLW_Using_FPGA.Native_CARRY4_DI_UNCONNECTED\(3 downto 0),
      O(3 downto 1) => \NLW_Using_FPGA.Native_CARRY4_O_UNCONNECTED\(3 downto 1),
      O(0) => sum_A_0,
      S(3 downto 1) => \NLW_Using_FPGA.Native_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => LI
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_pselect_f is
  port (
    ce_expnd_i_7 : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_pselect_f : entity is "pselect_f";
end test_mdm_1_0_pselect_f;

architecture STRUCTURE of test_mdm_1_0_pselect_f is
begin
CS: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]\(2),
      I1 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]\(1),
      I2 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]\(0),
      O => ce_expnd_i_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \test_mdm_1_0_pselect_f__parameterized1\ is
  port (
    ce_expnd_i_5 : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \test_mdm_1_0_pselect_f__parameterized1\ : entity is "pselect_f";
end \test_mdm_1_0_pselect_f__parameterized1\;

architecture STRUCTURE of \test_mdm_1_0_pselect_f__parameterized1\ is
begin
CS: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]\(2),
      I1 => \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]\(0),
      I2 => \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]\(1),
      O => ce_expnd_i_5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \test_mdm_1_0_pselect_f__parameterized2\ is
  port (
    ce_expnd_i_4 : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \test_mdm_1_0_pselect_f__parameterized2\ : entity is "pselect_f";
end \test_mdm_1_0_pselect_f__parameterized2\;

architecture STRUCTURE of \test_mdm_1_0_pselect_f__parameterized2\ is
begin
CS: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\(2),
      I1 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\(1),
      I2 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\(0),
      O => ce_expnd_i_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \test_mdm_1_0_pselect_f__parameterized3\ is
  port (
    ce_expnd_i_3 : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \test_mdm_1_0_pselect_f__parameterized3\ : entity is "pselect_f";
end \test_mdm_1_0_pselect_f__parameterized3\;

architecture STRUCTURE of \test_mdm_1_0_pselect_f__parameterized3\ is
begin
CS: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]\(1),
      I1 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]\(0),
      I2 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]\(2),
      O => ce_expnd_i_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \test_mdm_1_0_pselect_f__parameterized4\ is
  port (
    ce_expnd_i_2 : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \test_mdm_1_0_pselect_f__parameterized4\ : entity is "pselect_f";
end \test_mdm_1_0_pselect_f__parameterized4\;

architecture STRUCTURE of \test_mdm_1_0_pselect_f__parameterized4\ is
begin
CS: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]\(1),
      I1 => \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]\(2),
      I2 => \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]\(0),
      O => ce_expnd_i_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \test_mdm_1_0_pselect_f__parameterized5\ is
  port (
    ce_expnd_i_1 : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \test_mdm_1_0_pselect_f__parameterized5\ : entity is "pselect_f";
end \test_mdm_1_0_pselect_f__parameterized5\;

architecture STRUCTURE of \test_mdm_1_0_pselect_f__parameterized5\ is
begin
CS: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]\(0),
      I1 => \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]\(2),
      I2 => \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]\(1),
      O => ce_expnd_i_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_JTAG_CONTROL is
  port (
    \out\ : out STD_LOGIC;
    jtag_clear_overrun : out STD_LOGIC;
    execute_3 : out STD_LOGIC;
    rd_resp_zero : out STD_LOGIC;
    wr_resp_zero : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    jtag_access_lock : out STD_LOGIC;
    jtag_force_lock : out STD_LOGIC;
    master_rd_start : out STD_LOGIC;
    master_wr_excl : out STD_LOGIC;
    master_data_rd : out STD_LOGIC;
    master_data_wr : out STD_LOGIC;
    \Use_Dbg_Reg_Access.dbgreg_CAPTURE_reg\ : out STD_LOGIC;
    \Use_BSCAN.PORT_Selector_reg[0]\ : out STD_LOGIC;
    Ext_NM_BRK : out STD_LOGIC;
    Debug_SYS_Rst : out STD_LOGIC;
    Dbg_Rst_0 : out STD_LOGIC;
    master_wr_start : out STD_LOGIC;
    \Use_Trace_AXI_Master.Trace_Stopped_reg_0\ : out STD_LOGIC;
    \Use_Trace_External_AXI_Master.trace_word_reg[16]\ : out STD_LOGIC;
    \Use_Trace_External_AXI_Master.trace_started_reg\ : out STD_LOGIC;
    \Use_Trace_External_AXI_Master.frame_word_index_reg[4]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.selected_reg\ : out STD_LOGIC;
    Dbg_Reg_En_0 : out STD_LOGIC_VECTOR ( 0 to 7 );
    \Use_Dbg_Reg_Access.dbgreg_SHIFT_reg\ : out STD_LOGIC;
    \Use_BSCAN.command_reg[6]_0\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_wvalid_reg : out STD_LOGIC;
    \Has_FIFO.axi_dwr_sel_reg\ : out STD_LOGIC;
    Dbg_TrValid_0_0 : out STD_LOGIC;
    Dbg_TrReady_0 : out STD_LOGIC;
    \Use_Trace_External_AXI_Master.frame_word_first_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Use_Dbg_Mem_Access.rd_wr_len_reg[4]_0\ : out STD_LOGIC;
    \Use_Dbg_Mem_Access.rd_wr_len_reg[0]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \Use_Dbg_Mem_Access.rd_wr_len_reg[0]_1\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_dwr_exclusive : out STD_LOGIC;
    \Use_Dbg_Mem_Access.Master_wr_start_reg_0\ : out STD_LOGIC;
    \Use_Dbg_Mem_Access.Master_rd_start_reg_0\ : out STD_LOGIC;
    \Has_FIFO.axi_dwr_sel_reg_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Use_Dbg_Mem_Access.input_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_Dbg_Mem_Access.rd_wr_size_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    LMB_Byte_Enable_31 : out STD_LOGIC_VECTOR ( 0 to 3 );
    \Use_Dbg_Mem_Access.rd_wr_size_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_Trace_AXI_Master.current_addr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Use_Dbg_Reg_Access.selected_reg_0\ : out STD_LOGIC;
    \Use_BSCAN.command_reg[7]_0\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[31]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[30]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[29]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[28]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[27]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[26]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[25]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[24]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[23]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[22]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[21]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[20]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[19]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[18]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[17]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[16]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[15]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[14]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[13]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[12]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[11]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[10]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[9]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[8]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[7]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[6]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[5]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[4]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[3]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[2]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[1]\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[0]\ : out STD_LOGIC;
    M_AXI_ARESETN_0 : out STD_LOGIC;
    M_AXI_ARESETN_1 : out STD_LOGIC;
    \Use_Dbg_Mem_Access.output_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CLK : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    Reset : in STD_LOGIC;
    M_AXI_ACLK : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    \Use_Dbg_Mem_Access.wr_resp_zero_reg_0\ : in STD_LOGIC;
    dbgreg_access_lock : in STD_LOGIC;
    Master_data_wr1 : in STD_LOGIC;
    sel_with_scan_reset : in STD_LOGIC;
    \Use_Trace_External_AXI_Master.trace_word_reg[16]_0\ : in STD_LOGIC;
    \Use_Trace_External_AXI_Master.trace_word_reg[16]_1\ : in STD_LOGIC;
    master_dwr_data : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Use_Trace_External_AXI_Master.trace_word_reg[0]\ : in STD_LOGIC;
    \Use_Trace_External_AXI_Master.trace_word_reg[0]_0\ : in STD_LOGIC;
    \Use_Trace_External_AXI_Master.trace_word_reg[0]_1\ : in STD_LOGIC;
    \Use_Trace_External_AXI_Master.trace_word_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_Trace_External_AXI_Master.saved_final_reg[5]\ : in STD_LOGIC;
    M_AXI_ARESETN : in STD_LOGIC;
    Dbg_TrReady_0_0 : in STD_LOGIC;
    frame_word_first : in STD_LOGIC;
    SHIFT : in STD_LOGIC;
    \Use_Serial_Unified_Completion.clear_overrun_reg_0\ : in STD_LOGIC;
    dbgreg_SHIFT : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sel_n_reg_0 : in STD_LOGIC;
    SEL : in STD_LOGIC;
    Dbg_TDO_0 : in STD_LOGIC;
    dbgreg_CAPTURE : in STD_LOGIC;
    CAPTURE : in STD_LOGIC;
    \Use_Dbg_Mem_Access.master_overrun_reg_0\ : in STD_LOGIC;
    wdata_exists : in STD_LOGIC;
    jtag_axi_overrun : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[31]_0\ : in STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    bus2ip_rdce : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_Dbg_Reg_Access.reg_data_reg[0]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[0]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[1]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[2]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[3]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[4]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[5]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[6]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[7]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[8]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[9]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[10]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[11]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[12]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[13]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[14]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[15]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[16]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[17]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[18]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[19]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[20]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[21]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[22]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[23]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[24]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[25]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[26]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[27]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[28]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[29]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[30]_0\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[31]_1\ : in STD_LOGIC;
    master_data_out : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \Use_Dbg_Mem_Access.output_reg[29]_0\ : in STD_LOGIC;
    master_dwr_resp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Use_Trace_External_AXI_Master.frame_word_index_reg[0]\ : in STD_LOGIC;
    axi_dwr_sel : in STD_LOGIC;
    M_AXI_WREADY : in STD_LOGIC;
    \Use_Trace_External_AXI_Master.trace_started_reg_0\ : in STD_LOGIC;
    \Use_Trace_External_AXI_Master.saved_extra_reg[0]\ : in STD_LOGIC;
    Dbg_TrValid_0 : in STD_LOGIC;
    \tdi_shifter_reg[0]_0\ : in STD_LOGIC;
    O : in STD_LOGIC;
    wr_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_WLAST_reg : in STD_LOGIC;
    Scan_Reset_Sel : in STD_LOGIC;
    Scan_Reset : in STD_LOGIC;
    Scan_En : in STD_LOGIC;
    \Has_FIFO.lmb_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    master_error0 : in STD_LOGIC;
    \Use_Dbg_Reg_Access.No_BSCANID.update_reset_reg\ : in STD_LOGIC;
    \Use_Trace_AXI_Master.current_addr_reg[28]_0\ : in STD_LOGIC;
    dbgreg_force_lock : in STD_LOGIC;
    dbgreg_unlocked : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[0]_2\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[15]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[24]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[31]_2\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[6]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[30]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[13]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[29]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[29]_2\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[28]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[3]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[27]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[2]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[26]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[1]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[25]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[0]_3\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[24]_2\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[23]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[22]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[22]_2\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[21]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[16]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[20]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[20]_2\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[19]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[18]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[17]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[16]_2\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[8]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[15]_2\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[14]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[13]_2\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[12]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[11]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[10]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[9]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[8]_2\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[7]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[0]_4\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[6]_2\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[5]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[4]_1\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[3]_2\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[2]_2\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[1]_2\ : in STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[0]_5\ : in STD_LOGIC;
    \Use_Trace_External_AXI_Master.saved_trdata_reg[8]\ : in STD_LOGIC;
    \Use_Dbg_Mem_Access.output_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_JTAG_CONTROL : entity is "JTAG_CONTROL";
end test_mdm_1_0_JTAG_CONTROL;

architecture STRUCTURE of test_mdm_1_0_JTAG_CONTROL is
  signal A1 : STD_LOGIC;
  signal A2 : STD_LOGIC;
  signal A3 : STD_LOGIC;
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal CE : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal D_1 : STD_LOGIC;
  signal \^dbg_rst_0\ : STD_LOGIC;
  signal Dbg_Shift_31_INST_0_i_2_n_0 : STD_LOGIC;
  signal \^dbg_trvalid_0_0\ : STD_LOGIC;
  signal \^debug_sys_rst\ : STD_LOGIC;
  signal \^ext_nm_brk\ : STD_LOGIC;
  signal \^has_fifo.axi_dwr_sel_reg\ : STD_LOGIC;
  signal ID_TDO_2 : STD_LOGIC;
  signal Master_data_rd6_out : STD_LOGIC;
  signal Master_data_wr3_out : STD_LOGIC;
  signal Master_rd_start9_out : STD_LOGIC;
  signal \Use_BSCAN.FDC_I_n_15\ : STD_LOGIC;
  signal \Use_BSCAN.FDC_I_n_16\ : STD_LOGIC;
  signal \Use_BSCAN.FDC_I_n_17\ : STD_LOGIC;
  signal \Use_BSCAN.FDC_I_n_18\ : STD_LOGIC;
  signal \Use_BSCAN.FDC_I_n_19\ : STD_LOGIC;
  signal \Use_BSCAN.FDC_I_n_20\ : STD_LOGIC;
  signal \Use_BSCAN.FDC_I_n_21\ : STD_LOGIC;
  signal \Use_BSCAN.FDC_I_n_22\ : STD_LOGIC;
  signal \Use_BSCAN.FDC_I_n_24\ : STD_LOGIC;
  signal \Use_BSCAN.FDC_I_n_25\ : STD_LOGIC;
  signal \Use_BSCAN.FDC_I_n_26\ : STD_LOGIC;
  signal \Use_BSCAN.FDC_I_n_27\ : STD_LOGIC;
  signal \Use_BSCAN.FDC_I_n_28\ : STD_LOGIC;
  signal \Use_BSCAN.FDC_I_n_29\ : STD_LOGIC;
  signal \Use_BSCAN.FDC_I_n_30\ : STD_LOGIC;
  signal \Use_BSCAN.FDC_I_n_31\ : STD_LOGIC;
  signal \Use_BSCAN.FDC_I_n_32\ : STD_LOGIC;
  signal \Use_BSCAN.FDC_I_n_33\ : STD_LOGIC;
  signal \Use_BSCAN.FDC_I_n_34\ : STD_LOGIC;
  signal \Use_BSCAN.FDC_I_n_35\ : STD_LOGIC;
  signal \Use_BSCAN.FDC_I_n_36\ : STD_LOGIC;
  signal \Use_BSCAN.FDC_I_n_37\ : STD_LOGIC;
  signal \Use_BSCAN.FDC_I_n_38\ : STD_LOGIC;
  signal \Use_BSCAN.FDC_I_n_39\ : STD_LOGIC;
  signal \Use_BSCAN.FDC_I_n_40\ : STD_LOGIC;
  signal \Use_BSCAN.FDC_I_n_41\ : STD_LOGIC;
  signal \Use_BSCAN.FDC_I_n_42\ : STD_LOGIC;
  signal \Use_BSCAN.FDC_I_n_43\ : STD_LOGIC;
  signal \Use_BSCAN.FDC_I_n_44\ : STD_LOGIC;
  signal \Use_BSCAN.FDC_I_n_46\ : STD_LOGIC;
  signal \Use_BSCAN.FDC_I_n_47\ : STD_LOGIC;
  signal \^use_bscan.port_selector_reg[0]\ : STD_LOGIC;
  signal \Use_BSCAN.SYNC_FDRE_n_1\ : STD_LOGIC;
  signal \Use_BSCAN.command[0]_i_1_n_0\ : STD_LOGIC;
  signal \^use_bscan.command_reg[6]_0\ : STD_LOGIC;
  signal \Use_Config_SRL16E.Use_Ext_Config.SRL16E_3_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.Master_data_wr_i_2_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.Master_data_wr_i_3_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.Master_rd_start_i_2_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.Master_wr_start_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.execute_reg_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.input[0]_i_3_n_0\ : STD_LOGIC;
  signal \^use_dbg_mem_access.input_reg[31]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Use_Dbg_Mem_Access.master_error_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.master_error_i_2_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.master_error_reg_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.master_overrun_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.master_overrun_reg_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output[10]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output[11]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output[12]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output[13]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output[14]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output[15]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output[16]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output[17]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output[18]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output[19]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output[1]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output[20]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output[21]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output[22]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output[23]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output[27]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output[27]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output[29]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output[2]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output[30]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output[31]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output[3]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output[4]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output[5]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output[6]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output[7]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output[8]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output[9]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output_reg_n_0_[0]\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output_reg_n_0_[10]\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output_reg_n_0_[11]\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output_reg_n_0_[12]\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output_reg_n_0_[13]\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output_reg_n_0_[14]\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output_reg_n_0_[15]\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output_reg_n_0_[16]\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output_reg_n_0_[17]\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output_reg_n_0_[18]\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output_reg_n_0_[19]\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output_reg_n_0_[1]\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output_reg_n_0_[20]\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output_reg_n_0_[21]\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output_reg_n_0_[22]\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output_reg_n_0_[26]\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output_reg_n_0_[28]\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output_reg_n_0_[29]\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output_reg_n_0_[2]\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output_reg_n_0_[30]\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output_reg_n_0_[31]\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output_reg_n_0_[3]\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output_reg_n_0_[4]\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output_reg_n_0_[5]\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output_reg_n_0_[6]\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output_reg_n_0_[7]\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output_reg_n_0_[8]\ : STD_LOGIC;
  signal \Use_Dbg_Mem_Access.output_reg_n_0_[9]\ : STD_LOGIC;
  signal \^use_dbg_mem_access.rd_wr_len_reg[0]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^use_dbg_mem_access.rd_wr_size_reg[0]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^use_dbg_reg_access.dbgreg_capture_reg\ : STD_LOGIC;
  signal \^use_dbg_reg_access.dbgreg_shift_reg\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.tdo_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.tdo_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \Use_E2.BSCANE2_I_i_11_n_0\ : STD_LOGIC;
  signal \Use_E2.BSCANE2_I_i_12_n_0\ : STD_LOGIC;
  signal \Use_E2.BSCANE2_I_i_13_n_0\ : STD_LOGIC;
  signal \Use_E2.BSCANE2_I_i_5_n_0\ : STD_LOGIC;
  signal \Use_E2.BSCANE2_I_i_7_n_0\ : STD_LOGIC;
  signal \Use_E2.BSCANE2_I_i_8_n_0\ : STD_LOGIC;
  signal \Use_E2.BSCANE2_I_i_9_n_0\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.completion_block_i_2_n_0\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.completion_block_i_3_n_0\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.completion_block_i_4_n_0\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.completion_block_reg_n_0\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.completion_status[10]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.completion_status[11]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.completion_status[12]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.completion_status[13]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.completion_status[14]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.completion_status[15]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.completion_status[3]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.completion_status[4]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.completion_status[5]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.completion_status[7]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.completion_status[9]_i_4_n_0\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.count[0]__0_i_4_n_0\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.count_reg\ : STD_LOGIC_VECTOR ( 0 to 5 );
  signal \Use_Serial_Unified_Completion.count_reg_n_0_[0]\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.count_reg_n_0_[1]\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.mb_data_overrun_i_2_n_0\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.mb_data_overrun_i_3_n_0\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.mb_data_overrun_reg_n_0\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.mb_instr_error_reg_n_0\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.sample_1[15]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.sample_1_reg_n_0_[10]\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.sample_1_reg_n_0_[11]\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.sample_1_reg_n_0_[12]\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.sample_1_reg_n_0_[13]\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.sample_1_reg_n_0_[14]\ : STD_LOGIC;
  signal \Use_Serial_Unified_Completion.sample_1_reg_n_0_[15]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.Trace_Stopped_i_1_n_0\ : STD_LOGIC;
  signal \^use_trace_axi_master.trace_stopped_reg_0\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.current_addr[0]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.current_addr[0]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.current_addr[0]_i_4_n_0\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.current_addr[0]_i_5_n_0\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.current_addr[16]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.execute_3_reg_n_0\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.execute_i_2_n_0\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.execute_reg_n_0\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.full_stop_i_2_n_0\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.high_addr_reg_n_0_[0]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.high_addr_reg_n_0_[10]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.high_addr_reg_n_0_[11]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.high_addr_reg_n_0_[12]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.high_addr_reg_n_0_[13]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.high_addr_reg_n_0_[14]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.high_addr_reg_n_0_[15]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.high_addr_reg_n_0_[1]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.high_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.high_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.high_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.high_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.high_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.high_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.high_addr_reg_n_0_[8]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.high_addr_reg_n_0_[9]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.low_addr_reg_n_0_[0]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.low_addr_reg_n_0_[10]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.low_addr_reg_n_0_[11]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.low_addr_reg_n_0_[12]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.low_addr_reg_n_0_[13]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.low_addr_reg_n_0_[14]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.low_addr_reg_n_0_[15]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.low_addr_reg_n_0_[1]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.low_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.low_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.low_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.low_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.low_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.low_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.low_addr_reg_n_0_[8]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.low_addr_reg_n_0_[9]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output[0]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output[0]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output[10]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output[11]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output[12]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output[13]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output[14]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output[15]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output[16]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output[17]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output[18]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output[19]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output[1]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output[20]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output[21]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output[22]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output[23]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output[24]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output[25]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output[26]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output[27]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output[28]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output[29]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output[2]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output[30]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output[30]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output[31]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output[3]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output[4]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output[5]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output[6]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output[7]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output[8]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output[9]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output_reg_n_0_[0]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output_reg_n_0_[10]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output_reg_n_0_[11]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output_reg_n_0_[12]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output_reg_n_0_[13]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output_reg_n_0_[14]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output_reg_n_0_[15]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output_reg_n_0_[16]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output_reg_n_0_[17]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output_reg_n_0_[18]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output_reg_n_0_[19]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output_reg_n_0_[1]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output_reg_n_0_[20]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output_reg_n_0_[21]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output_reg_n_0_[22]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output_reg_n_0_[23]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output_reg_n_0_[24]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output_reg_n_0_[25]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output_reg_n_0_[26]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output_reg_n_0_[27]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output_reg_n_0_[28]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output_reg_n_0_[29]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output_reg_n_0_[2]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output_reg_n_0_[30]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output_reg_n_0_[31]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output_reg_n_0_[3]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output_reg_n_0_[4]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output_reg_n_0_[5]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output_reg_n_0_[6]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output_reg_n_0_[7]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output_reg_n_0_[8]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.output_reg_n_0_[9]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.wr_resp[0]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.wr_resp[1]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.wr_resp_reg_n_0_[0]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.wr_resp_reg_n_0_[1]\ : STD_LOGIC;
  signal \Use_Trace_AXI_Master.wrap_i_1_n_0\ : STD_LOGIC;
  signal \^use_trace_external_axi_master.trace_started_reg\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[0]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[16]_i_2_n_0\ : STD_LOGIC;
  signal access_idle_1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of access_idle_1 : signal is "true";
  signal access_idle_2 : STD_LOGIC;
  attribute async_reg of access_idle_2 : signal is "true";
  signal access_lock0 : STD_LOGIC;
  signal access_lock_cmd_rst : STD_LOGIC;
  signal \^axi_wvalid_reg\ : STD_LOGIC;
  signal clear_overrun_1 : STD_LOGIC;
  attribute async_reg of clear_overrun_1 : signal is "true";
  signal clear_overrun_2 : STD_LOGIC;
  attribute async_reg of clear_overrun_2 : signal is "true";
  signal command : STD_LOGIC_VECTOR ( 0 to 7 );
  signal command_1 : STD_LOGIC_VECTOR ( 0 to 7 );
  signal command_10 : STD_LOGIC;
  signal completion_ctrl : STD_LOGIC;
  signal completion_status : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal config_TDO_1 : STD_LOGIC;
  signal config_TDO_2 : STD_LOGIC;
  signal data_cmd_reset : STD_LOGIC;
  signal dbgreg_access_lock_1 : STD_LOGIC;
  signal execute : STD_LOGIC;
  signal execute0 : STD_LOGIC;
  signal execute_1 : STD_LOGIC;
  attribute async_reg of execute_1 : signal is "true";
  signal \execute_1__0\ : STD_LOGIC;
  attribute async_reg of \execute_1__0\ : signal is "true";
  signal execute_2 : STD_LOGIC;
  attribute async_reg of execute_2 : signal is "true";
  signal \execute_2__0\ : STD_LOGIC;
  attribute async_reg of \execute_2__0\ : signal is "true";
  signal \^execute_3\ : STD_LOGIC;
  signal force_lock0 : STD_LOGIC;
  signal force_lock_cmd_rst : STD_LOGIC;
  signal full_stop : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal input0 : STD_LOGIC;
  signal \^jtag_access_lock\ : STD_LOGIC;
  signal \^jtag_clear_overrun\ : STD_LOGIC;
  signal master_dwr_addr : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal \^master_rd_start\ : STD_LOGIC;
  signal \^master_wr_excl\ : STD_LOGIC;
  signal \^master_wr_start\ : STD_LOGIC;
  signal mb_instr_overrun : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in_2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_2_in__0\ : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal \plusOp_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__3_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__3_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__3_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__3_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__3_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__3_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__3_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__3_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__4_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__4_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__4_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__4_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__4_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__4_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__4_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__4_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__5_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__5_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__5_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__5_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__5_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__5_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__5_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__5_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__6_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal rd_wr_excl0 : STD_LOGIC;
  signal sample : STD_LOGIC_VECTOR ( 15 downto 13 );
  attribute async_reg of sample : signal is "true";
  signal sample_1 : STD_LOGIC;
  signal sel_n : STD_LOGIC;
  signal sel_n_i_3_n_0 : STD_LOGIC;
  signal \shift_Count[5]_i_2_n_0\ : STD_LOGIC;
  signal shift_Count_reg : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal \shift_Count_reg_n_0_[0]\ : STD_LOGIC;
  signal sync : STD_LOGIC;
  signal tdi_shifter0 : STD_LOGIC;
  signal \tdi_shifter_reg_n_0_[10]\ : STD_LOGIC;
  signal \tdi_shifter_reg_n_0_[11]\ : STD_LOGIC;
  signal \tdi_shifter_reg_n_0_[12]\ : STD_LOGIC;
  signal \tdi_shifter_reg_n_0_[13]\ : STD_LOGIC;
  signal \tdi_shifter_reg_n_0_[14]\ : STD_LOGIC;
  signal \tdi_shifter_reg_n_0_[15]\ : STD_LOGIC;
  signal \tdi_shifter_reg_n_0_[8]\ : STD_LOGIC;
  signal \tdi_shifter_reg_n_0_[9]\ : STD_LOGIC;
  signal tdo_reg : STD_LOGIC_VECTOR ( 0 to 1 );
  signal wrap : STD_LOGIC;
  signal wrap233_in : STD_LOGIC;
  signal \wrap2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \wrap2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \wrap2_carry__0_n_3\ : STD_LOGIC;
  signal wrap2_carry_i_1_n_0 : STD_LOGIC;
  signal wrap2_carry_i_2_n_0 : STD_LOGIC;
  signal wrap2_carry_i_3_n_0 : STD_LOGIC;
  signal wrap2_carry_i_4_n_0 : STD_LOGIC;
  signal wrap2_carry_n_0 : STD_LOGIC;
  signal wrap2_carry_n_1 : STD_LOGIC;
  signal wrap2_carry_n_2 : STD_LOGIC;
  signal wrap2_carry_n_3 : STD_LOGIC;
  signal \NLW_plusOp_inferred__0/i__carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_plusOp_inferred__0/i__carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_wrap2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wrap2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_wrap2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Dbg_Shift_31_INST_0_i_2 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of Ext_JTAG_SHIFT_INST_0 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \Has_FIFO.lmb_state[0]_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \Has_FIFO.lmb_state[3]_i_4\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \Has_FIFO.lmb_state[3]_i_6\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \LMB_Byte_Enable_31[0]_INST_0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \LMB_Byte_Enable_31[1]_INST_0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \LMB_Byte_Enable_31[2]_INST_0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \LMB_Byte_Enable_31[3]_INST_0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \M_AXI_AWADDR[10]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \M_AXI_AWADDR[11]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \M_AXI_AWADDR[12]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \M_AXI_AWADDR[13]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \M_AXI_AWADDR[14]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \M_AXI_AWADDR[15]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \M_AXI_AWADDR[16]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \M_AXI_AWADDR[17]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \M_AXI_AWADDR[18]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \M_AXI_AWADDR[19]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \M_AXI_AWADDR[1]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \M_AXI_AWADDR[20]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \M_AXI_AWADDR[21]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \M_AXI_AWADDR[22]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \M_AXI_AWADDR[23]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \M_AXI_AWADDR[24]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \M_AXI_AWADDR[25]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \M_AXI_AWADDR[26]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \M_AXI_AWADDR[27]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \M_AXI_AWADDR[28]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \M_AXI_AWADDR[29]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \M_AXI_AWADDR[2]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \M_AXI_AWADDR[30]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \M_AXI_AWADDR[31]_i_3\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \M_AXI_AWADDR[3]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \M_AXI_AWADDR[4]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \M_AXI_AWADDR[5]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \M_AXI_AWADDR[6]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \M_AXI_AWADDR[7]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \M_AXI_AWADDR[8]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \M_AXI_AWADDR[9]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \M_AXI_AWLEN[0]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \M_AXI_AWLEN[1]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \M_AXI_AWLEN[2]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \M_AXI_AWLEN[3]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \M_AXI_AWLEN[4]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of M_AXI_AWLOCK_i_1 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \M_AXI_AWSIZE[0]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \M_AXI_WSTRB[0]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \M_AXI_WSTRB[1]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \M_AXI_WSTRB[2]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \M_AXI_WSTRB[3]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \Use_Dbg_Mem_Access.Master_data_rd_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \Use_Dbg_Mem_Access.Master_data_wr_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \Use_Dbg_Mem_Access.Master_rd_start_i_2\ : label is "soft_lutpair29";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Use_Dbg_Mem_Access.access_idle_1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Use_Dbg_Mem_Access.access_idle_1_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \Use_Dbg_Mem_Access.access_idle_2_reg\ : label is std.standard.true;
  attribute KEEP of \Use_Dbg_Mem_Access.access_idle_2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \Use_Dbg_Mem_Access.clear_overrun_1_reg\ : label is std.standard.true;
  attribute KEEP of \Use_Dbg_Mem_Access.clear_overrun_1_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \Use_Dbg_Mem_Access.clear_overrun_2_reg\ : label is std.standard.true;
  attribute KEEP of \Use_Dbg_Mem_Access.clear_overrun_2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \Use_Dbg_Mem_Access.execute_1_reg\ : label is std.standard.true;
  attribute KEEP of \Use_Dbg_Mem_Access.execute_1_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \Use_Dbg_Mem_Access.execute_2_reg\ : label is std.standard.true;
  attribute KEEP of \Use_Dbg_Mem_Access.execute_2_reg\ : label is "yes";
  attribute SOFT_HLUTNM of \Use_Dbg_Mem_Access.execute_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \Use_Dbg_Mem_Access.input[0]_i_3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \Use_Dbg_Mem_Access.output[0]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \Use_Dbg_Mem_Access.output[24]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \Use_Dbg_Mem_Access.output[27]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \Use_E2.BSCANE2_I_i_11\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \Use_E2.BSCANE2_I_i_12\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \Use_E2.BSCANE2_I_i_13\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \Use_E2.BSCANE2_I_i_8\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \Use_E2.BSCANE2_I_i_9\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \Use_Serial_Unified_Completion.completion_status[4]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \Use_Serial_Unified_Completion.completion_status[5]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \Use_Serial_Unified_Completion.count[0]__0_i_4\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \Use_Serial_Unified_Completion.count[4]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \Use_Serial_Unified_Completion.count[5]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \Use_Serial_Unified_Completion.mb_data_overrun_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \Use_Serial_Unified_Completion.mb_data_overrun_i_3\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \Use_Serial_Unified_Completion.sample_1[15]_i_2\ : label is "soft_lutpair26";
  attribute ASYNC_REG_boolean of \Use_Serial_Unified_Completion.sample_reg[13]\ : label is std.standard.true;
  attribute KEEP of \Use_Serial_Unified_Completion.sample_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Use_Serial_Unified_Completion.sample_reg[14]\ : label is std.standard.true;
  attribute KEEP of \Use_Serial_Unified_Completion.sample_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Use_Serial_Unified_Completion.sample_reg[15]\ : label is std.standard.true;
  attribute KEEP of \Use_Serial_Unified_Completion.sample_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \Use_Trace_AXI_Master.execute_1_reg\ : label is std.standard.true;
  attribute KEEP of \Use_Trace_AXI_Master.execute_1_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \Use_Trace_AXI_Master.execute_2_reg\ : label is std.standard.true;
  attribute KEEP of \Use_Trace_AXI_Master.execute_2_reg\ : label is "yes";
  attribute SOFT_HLUTNM of \Use_Trace_AXI_Master.execute_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \Use_Trace_AXI_Master.execute_i_2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \Use_Trace_AXI_Master.full_stop_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \Use_Trace_External_AXI_Master.frame_word_last_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \Use_Trace_External_AXI_Master.saved_extra[7]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \Use_Trace_External_AXI_Master.saved_final[5]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \Use_Trace_External_AXI_Master.saved_trdata[31]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \Use_Trace_External_AXI_Master.trace_started_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \shift_Count[0]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \shift_Count[1]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \shift_Count[3]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \shift_Count[5]_i_2\ : label is "soft_lutpair16";
begin
  AR(0) <= \^ar\(0);
  D(31 downto 0) <= \^d\(31 downto 0);
  Dbg_Rst_0 <= \^dbg_rst_0\;
  Dbg_TrValid_0_0 <= \^dbg_trvalid_0_0\;
  Debug_SYS_Rst <= \^debug_sys_rst\;
  Ext_NM_BRK <= \^ext_nm_brk\;
  \Has_FIFO.axi_dwr_sel_reg\ <= \^has_fifo.axi_dwr_sel_reg\;
  \Use_BSCAN.PORT_Selector_reg[0]\ <= \^use_bscan.port_selector_reg[0]\;
  \Use_BSCAN.command_reg[6]_0\ <= \^use_bscan.command_reg[6]_0\;
  \Use_Dbg_Mem_Access.input_reg[31]_0\(0) <= \^use_dbg_mem_access.input_reg[31]_0\(0);
  \Use_Dbg_Mem_Access.rd_wr_len_reg[0]_0\(4 downto 0) <= \^use_dbg_mem_access.rd_wr_len_reg[0]_0\(4 downto 0);
  \Use_Dbg_Mem_Access.rd_wr_size_reg[0]_0\(1 downto 0) <= \^use_dbg_mem_access.rd_wr_size_reg[0]_0\(1 downto 0);
  \Use_Dbg_Reg_Access.dbgreg_CAPTURE_reg\ <= \^use_dbg_reg_access.dbgreg_capture_reg\;
  \Use_Dbg_Reg_Access.dbgreg_SHIFT_reg\ <= \^use_dbg_reg_access.dbgreg_shift_reg\;
  \Use_Trace_AXI_Master.Trace_Stopped_reg_0\ <= \^use_trace_axi_master.trace_stopped_reg_0\;
  \Use_Trace_External_AXI_Master.trace_started_reg\ <= \^use_trace_external_axi_master.trace_started_reg\;
  axi_wvalid_reg <= \^axi_wvalid_reg\;
  execute_3 <= \^execute_3\;
  jtag_access_lock <= \^jtag_access_lock\;
  jtag_clear_overrun <= \^jtag_clear_overrun\;
  master_rd_start <= \^master_rd_start\;
  master_wr_excl <= \^master_wr_excl\;
  master_wr_start <= \^master_wr_start\;
  \out\ <= execute_2;
Dbg_Shift_31_INST_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => command(2),
      I1 => command(1),
      I2 => command(0),
      I3 => command(3),
      O => Dbg_Shift_31_INST_0_i_2_n_0
    );
Dbg_TrReady_0_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200020002FF0200"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.saved_extra_reg[0]\,
      I1 => Dbg_TrReady_0_0,
      I2 => frame_word_first,
      I3 => \Use_Trace_External_AXI_Master.saved_final_reg[5]\,
      I4 => Dbg_TrValid_0,
      I5 => \^use_trace_axi_master.trace_stopped_reg_0\,
      O => Dbg_TrReady_0
    );
Debug_Rst_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => \^ar\(0),
      D => \Use_BSCAN.FDC_I_n_41\,
      Q => \^dbg_rst_0\
    );
Debug_SYS_Rst_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => \^ar\(0),
      D => \Use_BSCAN.FDC_I_n_42\,
      Q => \^debug_sys_rst\
    );
Ext_JTAG_CAPTURE_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      O => \^use_dbg_reg_access.dbgreg_capture_reg\
    );
Ext_JTAG_SHIFT_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dbgreg_SHIFT,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => SHIFT,
      O => \^use_dbg_reg_access.dbgreg_shift_reg\
    );
Ext_JTAG_TDI_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tdi_shifter_reg[0]_0\,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => O,
      O => \^d\(31)
    );
Ext_NM_BRK_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Scan_Reset_Sel,
      I1 => Scan_Reset,
      I2 => Scan_En,
      O => \^ar\(0)
    );
Ext_NM_BRK_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => \^ar\(0),
      D => \Use_BSCAN.FDC_I_n_43\,
      Q => \^ext_nm_brk\
    );
\Has_FIFO.lmb_state[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^master_wr_start\,
      I1 => \^master_rd_start\,
      I2 => \Has_FIFO.lmb_state_reg[0]\(0),
      O => \Use_Dbg_Mem_Access.Master_wr_start_reg_0\
    );
\Has_FIFO.lmb_state[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^master_rd_start\,
      I1 => \^master_wr_start\,
      O => \Use_Dbg_Mem_Access.Master_rd_start_reg_0\
    );
\Has_FIFO.lmb_state[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.saved_final_reg[5]\,
      I1 => \^use_trace_axi_master.trace_stopped_reg_0\,
      I2 => Dbg_TrValid_0,
      O => \^use_trace_external_axi_master.trace_started_reg\
    );
\LMB_Byte_Enable_31[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFC8"
    )
        port map (
      I0 => \^use_dbg_mem_access.input_reg[31]_0\(0),
      I1 => \^d\(0),
      I2 => \^use_dbg_mem_access.rd_wr_size_reg[0]_0\(0),
      I3 => \^use_dbg_mem_access.rd_wr_size_reg[0]_0\(1),
      O => LMB_Byte_Enable_31(0)
    );
\LMB_Byte_Enable_31[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFCC"
    )
        port map (
      I0 => \^use_dbg_mem_access.rd_wr_size_reg[0]_0\(0),
      I1 => \^use_dbg_mem_access.rd_wr_size_reg[0]_0\(1),
      I2 => \^use_dbg_mem_access.input_reg[31]_0\(0),
      I3 => \^d\(0),
      O => LMB_Byte_Enable_31(1)
    );
\LMB_Byte_Enable_31[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF0E"
    )
        port map (
      I0 => \^use_dbg_mem_access.input_reg[31]_0\(0),
      I1 => \^use_dbg_mem_access.rd_wr_size_reg[0]_0\(0),
      I2 => \^d\(0),
      I3 => \^use_dbg_mem_access.rd_wr_size_reg[0]_0\(1),
      O => LMB_Byte_Enable_31(2)
    );
\LMB_Byte_Enable_31[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCEF"
    )
        port map (
      I0 => \^use_dbg_mem_access.rd_wr_size_reg[0]_0\(0),
      I1 => \^use_dbg_mem_access.rd_wr_size_reg[0]_0\(1),
      I2 => \^use_dbg_mem_access.input_reg[31]_0\(0),
      I3 => \^d\(0),
      O => LMB_Byte_Enable_31(3)
    );
\M_AXI_AWADDR[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^use_dbg_mem_access.input_reg[31]_0\(0),
      I1 => axi_dwr_sel,
      O => \Use_Trace_AXI_Master.current_addr_reg[0]_0\(0)
    );
\M_AXI_AWADDR[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_addr(10),
      I1 => axi_dwr_sel,
      I2 => \^d\(9),
      O => \Use_Trace_AXI_Master.current_addr_reg[0]_0\(10)
    );
\M_AXI_AWADDR[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_addr(11),
      I1 => axi_dwr_sel,
      I2 => \^d\(10),
      O => \Use_Trace_AXI_Master.current_addr_reg[0]_0\(11)
    );
\M_AXI_AWADDR[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_addr(12),
      I1 => axi_dwr_sel,
      I2 => \^d\(11),
      O => \Use_Trace_AXI_Master.current_addr_reg[0]_0\(12)
    );
\M_AXI_AWADDR[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_addr(13),
      I1 => axi_dwr_sel,
      I2 => \^d\(12),
      O => \Use_Trace_AXI_Master.current_addr_reg[0]_0\(13)
    );
\M_AXI_AWADDR[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_addr(14),
      I1 => axi_dwr_sel,
      I2 => \^d\(13),
      O => \Use_Trace_AXI_Master.current_addr_reg[0]_0\(14)
    );
\M_AXI_AWADDR[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_addr(15),
      I1 => axi_dwr_sel,
      I2 => \^d\(14),
      O => \Use_Trace_AXI_Master.current_addr_reg[0]_0\(15)
    );
\M_AXI_AWADDR[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_addr(16),
      I1 => axi_dwr_sel,
      I2 => \^d\(15),
      O => \Use_Trace_AXI_Master.current_addr_reg[0]_0\(16)
    );
\M_AXI_AWADDR[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_addr(17),
      I1 => axi_dwr_sel,
      I2 => \^d\(16),
      O => \Use_Trace_AXI_Master.current_addr_reg[0]_0\(17)
    );
\M_AXI_AWADDR[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_addr(18),
      I1 => axi_dwr_sel,
      I2 => \^d\(17),
      O => \Use_Trace_AXI_Master.current_addr_reg[0]_0\(18)
    );
\M_AXI_AWADDR[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_addr(19),
      I1 => axi_dwr_sel,
      I2 => \^d\(18),
      O => \Use_Trace_AXI_Master.current_addr_reg[0]_0\(19)
    );
\M_AXI_AWADDR[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^d\(0),
      I1 => axi_dwr_sel,
      O => \Use_Trace_AXI_Master.current_addr_reg[0]_0\(1)
    );
\M_AXI_AWADDR[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_addr(20),
      I1 => axi_dwr_sel,
      I2 => \^d\(19),
      O => \Use_Trace_AXI_Master.current_addr_reg[0]_0\(20)
    );
\M_AXI_AWADDR[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_addr(21),
      I1 => axi_dwr_sel,
      I2 => \^d\(20),
      O => \Use_Trace_AXI_Master.current_addr_reg[0]_0\(21)
    );
\M_AXI_AWADDR[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_addr(22),
      I1 => axi_dwr_sel,
      I2 => \^d\(21),
      O => \Use_Trace_AXI_Master.current_addr_reg[0]_0\(22)
    );
\M_AXI_AWADDR[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_addr(23),
      I1 => axi_dwr_sel,
      I2 => \^d\(22),
      O => \Use_Trace_AXI_Master.current_addr_reg[0]_0\(23)
    );
\M_AXI_AWADDR[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_addr(24),
      I1 => axi_dwr_sel,
      I2 => \^d\(23),
      O => \Use_Trace_AXI_Master.current_addr_reg[0]_0\(24)
    );
\M_AXI_AWADDR[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_addr(25),
      I1 => axi_dwr_sel,
      I2 => \^d\(24),
      O => \Use_Trace_AXI_Master.current_addr_reg[0]_0\(25)
    );
\M_AXI_AWADDR[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_addr(26),
      I1 => axi_dwr_sel,
      I2 => \^d\(25),
      O => \Use_Trace_AXI_Master.current_addr_reg[0]_0\(26)
    );
\M_AXI_AWADDR[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_addr(27),
      I1 => axi_dwr_sel,
      I2 => \^d\(26),
      O => \Use_Trace_AXI_Master.current_addr_reg[0]_0\(27)
    );
\M_AXI_AWADDR[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_addr(28),
      I1 => axi_dwr_sel,
      I2 => \^d\(27),
      O => \Use_Trace_AXI_Master.current_addr_reg[0]_0\(28)
    );
\M_AXI_AWADDR[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_addr(29),
      I1 => axi_dwr_sel,
      I2 => \^d\(28),
      O => \Use_Trace_AXI_Master.current_addr_reg[0]_0\(29)
    );
\M_AXI_AWADDR[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^d\(1),
      I1 => axi_dwr_sel,
      O => \Use_Trace_AXI_Master.current_addr_reg[0]_0\(2)
    );
\M_AXI_AWADDR[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_addr(30),
      I1 => axi_dwr_sel,
      I2 => \^d\(29),
      O => \Use_Trace_AXI_Master.current_addr_reg[0]_0\(30)
    );
\M_AXI_AWADDR[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_addr(31),
      I1 => axi_dwr_sel,
      I2 => \^d\(30),
      O => \Use_Trace_AXI_Master.current_addr_reg[0]_0\(31)
    );
\M_AXI_AWADDR[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_addr(3),
      I1 => axi_dwr_sel,
      I2 => \^d\(2),
      O => \Use_Trace_AXI_Master.current_addr_reg[0]_0\(3)
    );
\M_AXI_AWADDR[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_addr(4),
      I1 => axi_dwr_sel,
      I2 => \^d\(3),
      O => \Use_Trace_AXI_Master.current_addr_reg[0]_0\(4)
    );
\M_AXI_AWADDR[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_addr(5),
      I1 => axi_dwr_sel,
      I2 => \^d\(4),
      O => \Use_Trace_AXI_Master.current_addr_reg[0]_0\(5)
    );
\M_AXI_AWADDR[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_addr(6),
      I1 => axi_dwr_sel,
      I2 => \^d\(5),
      O => \Use_Trace_AXI_Master.current_addr_reg[0]_0\(6)
    );
\M_AXI_AWADDR[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_addr(7),
      I1 => axi_dwr_sel,
      I2 => \^d\(6),
      O => \Use_Trace_AXI_Master.current_addr_reg[0]_0\(7)
    );
\M_AXI_AWADDR[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_addr(8),
      I1 => axi_dwr_sel,
      I2 => \^d\(7),
      O => \Use_Trace_AXI_Master.current_addr_reg[0]_0\(8)
    );
\M_AXI_AWADDR[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => master_dwr_addr(9),
      I1 => axi_dwr_sel,
      I2 => \^d\(8),
      O => \Use_Trace_AXI_Master.current_addr_reg[0]_0\(9)
    );
\M_AXI_AWLEN[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^use_dbg_mem_access.rd_wr_len_reg[0]_0\(0),
      I1 => axi_dwr_sel,
      O => \Use_Dbg_Mem_Access.rd_wr_len_reg[0]_1\(0)
    );
\M_AXI_AWLEN[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^use_dbg_mem_access.rd_wr_len_reg[0]_0\(1),
      I1 => axi_dwr_sel,
      O => \Use_Dbg_Mem_Access.rd_wr_len_reg[0]_1\(1)
    );
\M_AXI_AWLEN[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^use_dbg_mem_access.rd_wr_len_reg[0]_0\(2),
      I1 => axi_dwr_sel,
      O => \Use_Dbg_Mem_Access.rd_wr_len_reg[0]_1\(2)
    );
\M_AXI_AWLEN[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^use_dbg_mem_access.rd_wr_len_reg[0]_0\(3),
      I1 => axi_dwr_sel,
      O => \Use_Dbg_Mem_Access.rd_wr_len_reg[0]_1\(3)
    );
\M_AXI_AWLEN[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^use_dbg_mem_access.rd_wr_len_reg[0]_0\(4),
      I1 => axi_dwr_sel,
      O => \Use_Dbg_Mem_Access.rd_wr_len_reg[0]_1\(4)
    );
M_AXI_AWLOCK_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^master_wr_excl\,
      I1 => axi_dwr_sel,
      O => axi_dwr_exclusive
    );
\M_AXI_AWSIZE[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^use_dbg_mem_access.rd_wr_size_reg[0]_0\(0),
      I1 => axi_dwr_sel,
      O => \Use_Dbg_Mem_Access.rd_wr_size_reg[1]_0\(0)
    );
M_AXI_WLAST_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^use_dbg_mem_access.rd_wr_len_reg[0]_0\(0),
      I1 => \^use_dbg_mem_access.rd_wr_len_reg[0]_0\(4),
      I2 => \^use_dbg_mem_access.rd_wr_len_reg[0]_0\(3),
      I3 => wr_state(0),
      I4 => \^use_dbg_mem_access.rd_wr_len_reg[0]_0\(2),
      I5 => M_AXI_WLAST_reg,
      O => \Use_Dbg_Mem_Access.rd_wr_len_reg[4]_0\
    );
\M_AXI_WSTRB[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBBFFAB"
    )
        port map (
      I0 => axi_dwr_sel,
      I1 => \^d\(0),
      I2 => \^use_dbg_mem_access.input_reg[31]_0\(0),
      I3 => \^use_dbg_mem_access.rd_wr_size_reg[0]_0\(1),
      I4 => \^use_dbg_mem_access.rd_wr_size_reg[0]_0\(0),
      O => \Has_FIFO.axi_dwr_sel_reg_0\(0)
    );
\M_AXI_WSTRB[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEFEFEE"
    )
        port map (
      I0 => axi_dwr_sel,
      I1 => \^use_dbg_mem_access.rd_wr_size_reg[0]_0\(1),
      I2 => \^d\(0),
      I3 => \^use_dbg_mem_access.rd_wr_size_reg[0]_0\(0),
      I4 => \^use_dbg_mem_access.input_reg[31]_0\(0),
      O => \Has_FIFO.axi_dwr_sel_reg_0\(1)
    );
\M_AXI_WSTRB[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEEFFAE"
    )
        port map (
      I0 => axi_dwr_sel,
      I1 => \^d\(0),
      I2 => \^use_dbg_mem_access.input_reg[31]_0\(0),
      I3 => \^use_dbg_mem_access.rd_wr_size_reg[0]_0\(1),
      I4 => \^use_dbg_mem_access.rd_wr_size_reg[0]_0\(0),
      O => \Has_FIFO.axi_dwr_sel_reg_0\(2)
    );
\M_AXI_WSTRB[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEEFEEE"
    )
        port map (
      I0 => axi_dwr_sel,
      I1 => \^use_dbg_mem_access.rd_wr_size_reg[0]_0\(1),
      I2 => \^use_dbg_mem_access.rd_wr_size_reg[0]_0\(0),
      I3 => \^d\(0),
      I4 => \^use_dbg_mem_access.input_reg[31]_0\(0),
      O => \Has_FIFO.axi_dwr_sel_reg_0\(3)
    );
\Use_BSCAN.FDC_I\: entity work.test_mdm_1_0_MB_FDC_1
     port map (
      CAPTURE => CAPTURE,
      CE => CE,
      CLK => CLK,
      D(2) => \Use_BSCAN.FDC_I_n_20\,
      D(1) => \Use_BSCAN.FDC_I_n_21\,
      D(0) => \Use_BSCAN.FDC_I_n_22\,
      D_1 => D_1,
      Dbg_Reg_En_0(0 to 7) => Dbg_Reg_En_0(0 to 7),
      Dbg_Rst_0 => \^dbg_rst_0\,
      Dbg_TDO_0 => Dbg_TDO_0,
      Dbg_TDO_0_0 => \Use_BSCAN.FDC_I_n_36\,
      Debug_SYS_Rst => \^debug_sys_rst\,
      E(0) => command_10,
      Ext_NM_BRK => \^ext_nm_brk\,
      Q(7 downto 0) => p_0_in_2(7 downto 0),
      SHIFT => SHIFT,
      Scan_En => Scan_En,
      Scan_Reset => Scan_Reset,
      Scan_Reset_Sel => Scan_Reset_Sel,
      \Use_BSCAN.command_reg[5]\(0) => \Use_BSCAN.FDC_I_n_16\,
      \Use_BSCAN.command_reg[6]\(0) => rd_wr_excl0,
      \Use_BSCAN.command_reg[6]_0\ => \Use_BSCAN.FDC_I_n_17\,
      \Use_BSCAN.command_reg[7]\(0) => \Use_BSCAN.FDC_I_n_15\,
      \Use_Dbg_Mem_Access.access_idle_2_reg\(0) => input0,
      \Use_Dbg_Mem_Access.input_reg[31]\ => \Use_Dbg_Mem_Access.input[0]_i_3_n_0\,
      \Use_Dbg_Reg_Access.dbgreg_CAPTURE_reg\(1) => \Use_BSCAN.FDC_I_n_18\,
      \Use_Dbg_Reg_Access.dbgreg_CAPTURE_reg\(0) => \Use_BSCAN.FDC_I_n_19\,
      \Use_Dbg_Reg_Access.dbgreg_CAPTURE_reg_0\(0) => \Use_BSCAN.FDC_I_n_40\,
      \Use_Dbg_Reg_Access.force_lock_reg\(7) => command(0),
      \Use_Dbg_Reg_Access.force_lock_reg\(6) => command(1),
      \Use_Dbg_Reg_Access.force_lock_reg\(5) => command(2),
      \Use_Dbg_Reg_Access.force_lock_reg\(4) => command(3),
      \Use_Dbg_Reg_Access.force_lock_reg\(3) => command(4),
      \Use_Dbg_Reg_Access.force_lock_reg\(2) => command(5),
      \Use_Dbg_Reg_Access.force_lock_reg\(1) => command(6),
      \Use_Dbg_Reg_Access.force_lock_reg\(0) => command(7),
      \Use_Dbg_Reg_Access.selected_reg\ => \Use_Dbg_Reg_Access.selected_reg\,
      \Use_Dbg_Reg_Access.selected_reg_0\ => \Use_BSCAN.FDC_I_n_38\,
      \Use_Serial_Unified_Completion.clear_overrun_reg\ => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      \Use_Serial_Unified_Completion.completion_block_reg\ => \Use_Serial_Unified_Completion.completion_block_reg_n_0\,
      \Use_Serial_Unified_Completion.completion_block_reg_0\ => \Use_Serial_Unified_Completion.completion_block_i_2_n_0\,
      \Use_Serial_Unified_Completion.completion_status_reg[0]\ => \^use_dbg_reg_access.dbgreg_shift_reg\,
      \Use_Serial_Unified_Completion.completion_status_reg[10]\(9) => \Use_BSCAN.FDC_I_n_24\,
      \Use_Serial_Unified_Completion.completion_status_reg[10]\(8) => \Use_BSCAN.FDC_I_n_25\,
      \Use_Serial_Unified_Completion.completion_status_reg[10]\(7) => \Use_BSCAN.FDC_I_n_26\,
      \Use_Serial_Unified_Completion.completion_status_reg[10]\(6) => \Use_BSCAN.FDC_I_n_27\,
      \Use_Serial_Unified_Completion.completion_status_reg[10]\(5) => \Use_BSCAN.FDC_I_n_28\,
      \Use_Serial_Unified_Completion.completion_status_reg[10]\(4) => \Use_BSCAN.FDC_I_n_29\,
      \Use_Serial_Unified_Completion.completion_status_reg[10]\(3) => \Use_BSCAN.FDC_I_n_30\,
      \Use_Serial_Unified_Completion.completion_status_reg[10]\(2) => \Use_BSCAN.FDC_I_n_31\,
      \Use_Serial_Unified_Completion.completion_status_reg[10]\(1) => \Use_BSCAN.FDC_I_n_32\,
      \Use_Serial_Unified_Completion.completion_status_reg[10]\(0) => \Use_BSCAN.FDC_I_n_33\,
      \Use_Serial_Unified_Completion.completion_status_reg[3]\ => \Use_Serial_Unified_Completion.completion_status[3]_i_2_n_0\,
      \Use_Serial_Unified_Completion.completion_status_reg[4]\ => \Use_Serial_Unified_Completion.completion_status[4]_i_2_n_0\,
      \Use_Serial_Unified_Completion.completion_status_reg[5]\ => \Use_Serial_Unified_Completion.completion_status[5]_i_2_n_0\,
      \Use_Serial_Unified_Completion.completion_status_reg[6]\ => \Use_Serial_Unified_Completion.completion_status[7]_i_2_n_0\,
      \Use_Serial_Unified_Completion.completion_status_reg[9]\(10 downto 0) => completion_status(10 downto 0),
      \Use_Serial_Unified_Completion.completion_status_reg[9]_0\ => \Use_Serial_Unified_Completion.completion_status[9]_i_4_n_0\,
      \Use_Serial_Unified_Completion.count_reg[0]\ => \Use_BSCAN.FDC_I_n_47\,
      \Use_Serial_Unified_Completion.count_reg[0]_0\ => \^use_dbg_reg_access.dbgreg_capture_reg\,
      \Use_Serial_Unified_Completion.count_reg[0]_1\ => \Use_Serial_Unified_Completion.count_reg_n_0_[1]\,
      \Use_Serial_Unified_Completion.count_reg[0]_2\ => \Use_Serial_Unified_Completion.count_reg_n_0_[0]\,
      \Use_Serial_Unified_Completion.count_reg[0]__0\ => Dbg_Shift_31_INST_0_i_2_n_0,
      \Use_Serial_Unified_Completion.count_reg[1]\ => \Use_BSCAN.FDC_I_n_34\,
      \Use_Serial_Unified_Completion.count_reg[1]_0\ => \Use_BSCAN.FDC_I_n_35\,
      \Use_Serial_Unified_Completion.count_reg[1]_1\ => \Use_BSCAN.FDC_I_n_46\,
      \Use_Serial_Unified_Completion.mb_data_overrun_reg\ => \Use_Serial_Unified_Completion.mb_data_overrun_i_2_n_0\,
      \Use_Serial_Unified_Completion.mb_instr_overrun_reg\ => \Use_BSCAN.SYNC_FDRE_n_1\,
      \Use_Serial_Unified_Completion.sample_1_reg[10]\ => \Use_Serial_Unified_Completion.sample_1[15]_i_2_n_0\,
      \Use_Serial_Unified_Completion.sample_reg[13]\ => \Use_Dbg_Mem_Access.master_overrun_reg_n_0\,
      \Use_Serial_Unified_Completion.sample_reg[14]\ => \Use_Dbg_Mem_Access.master_error_reg_n_0\,
      \Use_Serial_Unified_Completion.sample_reg[15]\(5 downto 3) => sample(15 downto 13),
      \Use_Serial_Unified_Completion.sample_reg[15]\(2) => \Use_Serial_Unified_Completion.mb_data_overrun_reg_n_0\,
      \Use_Serial_Unified_Completion.sample_reg[15]\(1) => \Use_Serial_Unified_Completion.mb_instr_error_reg_n_0\,
      \Use_Serial_Unified_Completion.sample_reg[15]\(0) => mb_instr_overrun,
      \Use_Trace_AXI_Master.full_stop_reg\ => \Use_Trace_AXI_Master.execute_i_2_n_0\,
      \Use_Trace_AXI_Master.full_stop_reg_0\ => \Use_Trace_AXI_Master.full_stop_i_2_n_0\,
      \command_1_reg[7]\ => \^use_bscan.port_selector_reg[0]\,
      completion_ctrl => completion_ctrl,
      \completion_ctrl_reg[0]\ => \Use_BSCAN.FDC_I_n_37\,
      data_cmd_reset => data_cmd_reset,
      dbgreg_CAPTURE => dbgreg_CAPTURE,
      dbgreg_SHIFT => dbgreg_SHIFT,
      force_lock0 => force_lock0,
      full_stop => full_stop,
      jtag_axi_overrun => jtag_axi_overrun,
      jtag_clear_overrun => \^jtag_clear_overrun\,
      \out\ => access_idle_2,
      sample_1 => sample_1,
      sel_n => sel_n,
      sync => sync,
      \tdi_shifter_reg[0]\ => \Use_BSCAN.FDC_I_n_39\,
      \tdi_shifter_reg[0]_0\ => \Use_BSCAN.FDC_I_n_41\,
      \tdi_shifter_reg[0]_1\ => \Use_BSCAN.FDC_I_n_44\,
      \tdi_shifter_reg[1]\ => \Use_BSCAN.FDC_I_n_42\,
      \tdi_shifter_reg[3]\ => \Use_BSCAN.FDC_I_n_43\
    );
\Use_BSCAN.SYNC_FDRE\: entity work.test_mdm_1_0_MB_FDRE_1
     port map (
      CE => CE,
      D_1 => D_1,
      SHIFT => SHIFT,
      \Use_Serial_Unified_Completion.count_reg[0]\ => \Use_BSCAN.SYNC_FDRE_n_1\,
      \Use_Serial_Unified_Completion.mb_instr_overrun_reg\ => \Use_Serial_Unified_Completion.count_reg_n_0_[0]\,
      \Use_Serial_Unified_Completion.mb_instr_overrun_reg_0\ => \Use_BSCAN.FDC_I_n_17\,
      \Use_Serial_Unified_Completion.mb_instr_overrun_reg_1\ => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native\,
      dbgreg_SHIFT => dbgreg_SHIFT,
      sync => sync
    );
\Use_BSCAN.command[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^use_bscan.port_selector_reg[0]\,
      O => \Use_BSCAN.command[0]_i_1_n_0\
    );
\Use_BSCAN.command_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \Use_BSCAN.command[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => command_1(0),
      Q => command(0)
    );
\Use_BSCAN.command_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \Use_BSCAN.command[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => command_1(1),
      Q => command(1)
    );
\Use_BSCAN.command_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \Use_BSCAN.command[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => command_1(2),
      Q => command(2)
    );
\Use_BSCAN.command_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \Use_BSCAN.command[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => command_1(3),
      Q => command(3)
    );
\Use_BSCAN.command_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \Use_BSCAN.command[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => command_1(4),
      Q => command(4)
    );
\Use_BSCAN.command_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \Use_BSCAN.command[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => command_1(5),
      Q => command(5)
    );
\Use_BSCAN.command_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \Use_BSCAN.command[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => command_1(6),
      Q => command(6)
    );
\Use_BSCAN.command_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => \Use_BSCAN.command[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => command_1(7),
      Q => command(7)
    );
\Use_Config_SRL16E.SRL16E_1\: entity work.test_mdm_1_0_MB_SRL16E
     port map (
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \shift_Count_reg_n_0_[0]\,
      \Use_E2.BSCANE2_I_i_6\ => \Using_FPGA.Native\,
      config_TDO_1 => config_TDO_1
    );
\Use_Config_SRL16E.SRL16E_2\: entity work.\test_mdm_1_0_MB_SRL16E__parameterized1\
     port map (
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \shift_Count_reg_n_0_[0]\,
      \Use_E2.BSCANE2_I_i_6\ => \Using_FPGA.Native\,
      config_TDO_2 => config_TDO_2
    );
\Use_Config_SRL16E.Use_Ext_Config.SRL16E_3\: entity work.\test_mdm_1_0_MB_SRL16E__parameterized3\
     port map (
      Q(5 downto 4) => shift_Count_reg(5 downto 4),
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \shift_Count_reg_n_0_[0]\,
      \Use_E2.BSCANE2_I_i_6_0\ => \Using_FPGA.Native\,
      config_TDO_1 => config_TDO_1,
      config_TDO_2 => config_TDO_2,
      \shift_Count_reg[5]\ => \Use_Config_SRL16E.Use_Ext_Config.SRL16E_3_n_0\
    );
\Use_Dbg_Mem_Access.Master_data_rd_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => command(6),
      I1 => command(5),
      I2 => command(7),
      I3 => \Use_Dbg_Mem_Access.input[0]_i_3_n_0\,
      I4 => \Use_Dbg_Mem_Access.master_overrun_reg_0\,
      O => Master_data_rd6_out
    );
\Use_Dbg_Mem_Access.Master_data_rd_reg\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => Master_data_rd6_out,
      Q => master_data_rd,
      R => Reset
    );
\Use_Dbg_Mem_Access.Master_data_wr_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \Use_Dbg_Mem_Access.master_overrun_reg_0\,
      I1 => command(2),
      I2 => command(4),
      I3 => command(5),
      I4 => \Use_Dbg_Mem_Access.Master_data_wr_i_2_n_0\,
      I5 => \Use_Dbg_Mem_Access.Master_data_wr_i_3_n_0\,
      O => Master_data_wr3_out
    );
\Use_Dbg_Mem_Access.Master_data_wr_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => command(7),
      I1 => command(6),
      O => \Use_Dbg_Mem_Access.Master_data_wr_i_2_n_0\
    );
\Use_Dbg_Mem_Access.Master_data_wr_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => command(3),
      I1 => command(0),
      I2 => command(1),
      O => \Use_Dbg_Mem_Access.Master_data_wr_i_3_n_0\
    );
\Use_Dbg_Mem_Access.Master_data_wr_reg\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => Master_data_wr3_out,
      Q => master_data_wr,
      R => Reset
    );
\Use_Dbg_Mem_Access.Master_rd_start_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001101"
    )
        port map (
      I0 => \Use_Dbg_Mem_Access.Master_rd_start_i_2_n_0\,
      I1 => wdata_exists,
      I2 => command(4),
      I3 => command(3),
      I4 => \Use_Dbg_Mem_Access.master_overrun_reg_0\,
      O => Master_rd_start9_out
    );
\Use_Dbg_Mem_Access.Master_rd_start_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.sample_1[15]_i_2_n_0\,
      I1 => command(7),
      I2 => command(6),
      I3 => command(5),
      O => \Use_Dbg_Mem_Access.Master_rd_start_i_2_n_0\
    );
\Use_Dbg_Mem_Access.Master_rd_start_reg\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => Master_rd_start9_out,
      Q => \^master_rd_start\,
      R => Reset
    );
\Use_Dbg_Mem_Access.Master_wr_start_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \Use_Dbg_Mem_Access.master_error_i_2_n_0\,
      I1 => wdata_exists,
      I2 => M_AXI_ARESETN,
      O => \Use_Dbg_Mem_Access.Master_wr_start_i_1_n_0\
    );
\Use_Dbg_Mem_Access.Master_wr_start_reg\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => \Use_Dbg_Mem_Access.Master_wr_start_i_1_n_0\,
      Q => \^master_wr_start\,
      R => '0'
    );
\Use_Dbg_Mem_Access.access_idle_1_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => \^ar\(0),
      D => Master_data_wr1,
      Q => access_idle_1
    );
\Use_Dbg_Mem_Access.access_idle_2_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => \^ar\(0),
      D => access_idle_1,
      Q => access_idle_2
    );
\Use_Dbg_Mem_Access.clear_overrun_1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => \^jtag_clear_overrun\,
      Q => clear_overrun_1,
      R => Reset
    );
\Use_Dbg_Mem_Access.clear_overrun_2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => clear_overrun_1,
      Q => clear_overrun_2,
      R => Reset
    );
\Use_Dbg_Mem_Access.execute_1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => \Use_Dbg_Mem_Access.execute_reg_n_0\,
      Q => execute_1,
      R => Reset
    );
\Use_Dbg_Mem_Access.execute_2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => execute_1,
      Q => execute_2,
      R => Reset
    );
\Use_Dbg_Mem_Access.execute_3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => execute_2,
      Q => \^execute_3\,
      R => Reset
    );
\Use_Dbg_Mem_Access.execute_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => command(6),
      I1 => command(5),
      I2 => command(7),
      I3 => \Use_Dbg_Mem_Access.input[0]_i_3_n_0\,
      O => execute0
    );
\Use_Dbg_Mem_Access.execute_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => data_cmd_reset,
      D => execute0,
      Q => \Use_Dbg_Mem_Access.execute_reg_n_0\
    );
\Use_Dbg_Mem_Access.input[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => command(4),
      I1 => command(3),
      I2 => command(2),
      I3 => command(1),
      I4 => command(0),
      O => \Use_Dbg_Mem_Access.input[0]_i_3_n_0\
    );
\Use_Dbg_Mem_Access.input_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => input0,
      CLR => \^ar\(0),
      D => \^d\(31),
      Q => \^d\(30)
    );
\Use_Dbg_Mem_Access.input_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => input0,
      CLR => \^ar\(0),
      D => \^d\(21),
      Q => \^d\(20)
    );
\Use_Dbg_Mem_Access.input_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => input0,
      CLR => \^ar\(0),
      D => \^d\(20),
      Q => \^d\(19)
    );
\Use_Dbg_Mem_Access.input_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => input0,
      CLR => \^ar\(0),
      D => \^d\(19),
      Q => \^d\(18)
    );
\Use_Dbg_Mem_Access.input_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => input0,
      CLR => \^ar\(0),
      D => \^d\(18),
      Q => \^d\(17)
    );
\Use_Dbg_Mem_Access.input_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => input0,
      CLR => \^ar\(0),
      D => \^d\(17),
      Q => \^d\(16)
    );
\Use_Dbg_Mem_Access.input_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => input0,
      CLR => \^ar\(0),
      D => \^d\(16),
      Q => \^d\(15)
    );
\Use_Dbg_Mem_Access.input_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => input0,
      CLR => \^ar\(0),
      D => \^d\(15),
      Q => \^d\(14)
    );
\Use_Dbg_Mem_Access.input_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => input0,
      CLR => \^ar\(0),
      D => \^d\(14),
      Q => \^d\(13)
    );
\Use_Dbg_Mem_Access.input_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => input0,
      CLR => \^ar\(0),
      D => \^d\(13),
      Q => \^d\(12)
    );
\Use_Dbg_Mem_Access.input_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => input0,
      CLR => \^ar\(0),
      D => \^d\(12),
      Q => \^d\(11)
    );
\Use_Dbg_Mem_Access.input_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => input0,
      CLR => \^ar\(0),
      D => \^d\(30),
      Q => \^d\(29)
    );
\Use_Dbg_Mem_Access.input_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => input0,
      CLR => \^ar\(0),
      D => \^d\(11),
      Q => \^d\(10)
    );
\Use_Dbg_Mem_Access.input_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => input0,
      CLR => \^ar\(0),
      D => \^d\(10),
      Q => \^d\(9)
    );
\Use_Dbg_Mem_Access.input_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => input0,
      CLR => \^ar\(0),
      D => \^d\(9),
      Q => \^d\(8)
    );
\Use_Dbg_Mem_Access.input_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => input0,
      CLR => \^ar\(0),
      D => \^d\(8),
      Q => \^d\(7)
    );
\Use_Dbg_Mem_Access.input_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => input0,
      CLR => \^ar\(0),
      D => \^d\(7),
      Q => \^d\(6)
    );
\Use_Dbg_Mem_Access.input_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => input0,
      CLR => \^ar\(0),
      D => \^d\(6),
      Q => \^d\(5)
    );
\Use_Dbg_Mem_Access.input_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => input0,
      CLR => \^ar\(0),
      D => \^d\(5),
      Q => \^d\(4)
    );
\Use_Dbg_Mem_Access.input_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => input0,
      CLR => \^ar\(0),
      D => \^d\(4),
      Q => \^d\(3)
    );
\Use_Dbg_Mem_Access.input_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => input0,
      CLR => \^ar\(0),
      D => \^d\(3),
      Q => \^d\(2)
    );
\Use_Dbg_Mem_Access.input_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => input0,
      CLR => \^ar\(0),
      D => \^d\(2),
      Q => \^d\(1)
    );
\Use_Dbg_Mem_Access.input_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => input0,
      CLR => \^ar\(0),
      D => \^d\(29),
      Q => \^d\(28)
    );
\Use_Dbg_Mem_Access.input_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => input0,
      CLR => \^ar\(0),
      D => \^d\(1),
      Q => \^d\(0)
    );
\Use_Dbg_Mem_Access.input_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => input0,
      CLR => \^ar\(0),
      D => \^d\(0),
      Q => \^use_dbg_mem_access.input_reg[31]_0\(0)
    );
\Use_Dbg_Mem_Access.input_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => input0,
      CLR => \^ar\(0),
      D => \^d\(28),
      Q => \^d\(27)
    );
\Use_Dbg_Mem_Access.input_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => input0,
      CLR => \^ar\(0),
      D => \^d\(27),
      Q => \^d\(26)
    );
\Use_Dbg_Mem_Access.input_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => input0,
      CLR => \^ar\(0),
      D => \^d\(26),
      Q => \^d\(25)
    );
\Use_Dbg_Mem_Access.input_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => input0,
      CLR => \^ar\(0),
      D => \^d\(25),
      Q => \^d\(24)
    );
\Use_Dbg_Mem_Access.input_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => input0,
      CLR => \^ar\(0),
      D => \^d\(24),
      Q => \^d\(23)
    );
\Use_Dbg_Mem_Access.input_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => input0,
      CLR => \^ar\(0),
      D => \^d\(23),
      Q => \^d\(22)
    );
\Use_Dbg_Mem_Access.input_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => input0,
      CLR => \^ar\(0),
      D => \^d\(22),
      Q => \^d\(21)
    );
\Use_Dbg_Mem_Access.master_error_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDCC"
    )
        port map (
      I0 => \Use_Dbg_Mem_Access.master_error_i_2_n_0\,
      I1 => master_error0,
      I2 => clear_overrun_2,
      I3 => \Use_Dbg_Mem_Access.master_error_reg_n_0\,
      O => \Use_Dbg_Mem_Access.master_error_i_1_n_0\
    );
\Use_Dbg_Mem_Access.master_error_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \Use_Dbg_Mem_Access.master_overrun_reg_0\,
      I1 => command(2),
      I2 => command(4),
      I3 => command(5),
      I4 => \Use_Dbg_Mem_Access.Master_data_wr_i_2_n_0\,
      I5 => \Use_Dbg_Mem_Access.Master_data_wr_i_3_n_0\,
      O => \Use_Dbg_Mem_Access.master_error_i_2_n_0\
    );
\Use_Dbg_Mem_Access.master_error_reg\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => \Use_Dbg_Mem_Access.master_error_i_1_n_0\,
      Q => \Use_Dbg_Mem_Access.master_error_reg_n_0\,
      R => Reset
    );
\Use_Dbg_Mem_Access.master_overrun_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080800080000"
    )
        port map (
      I0 => \Use_Dbg_Mem_Access.master_overrun_reg_0\,
      I1 => M_AXI_ARESETN,
      I2 => clear_overrun_2,
      I3 => \^execute_3\,
      I4 => execute_2,
      I5 => \Use_Dbg_Mem_Access.master_overrun_reg_n_0\,
      O => \Use_Dbg_Mem_Access.master_overrun_i_1_n_0\
    );
\Use_Dbg_Mem_Access.master_overrun_reg\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => \Use_Dbg_Mem_Access.master_overrun_i_1_n_0\,
      Q => \Use_Dbg_Mem_Access.master_overrun_reg_n_0\,
      R => '0'
    );
\Use_Dbg_Mem_Access.output[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0200FFFF"
    )
        port map (
      I0 => command(6),
      I1 => command(5),
      I2 => command(7),
      I3 => \Use_Dbg_Mem_Access.input[0]_i_3_n_0\,
      I4 => \^use_dbg_reg_access.dbgreg_capture_reg\,
      O => \^use_bscan.command_reg[6]_0\
    );
\Use_Dbg_Mem_Access.output[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Dbg_Mem_Access.output_reg_n_0_[9]\,
      I4 => \^use_bscan.command_reg[6]_0\,
      I5 => master_data_out(17),
      O => \Use_Dbg_Mem_Access.output[10]_i_1_n_0\
    );
\Use_Dbg_Mem_Access.output[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Dbg_Mem_Access.output_reg_n_0_[10]\,
      I4 => \^use_bscan.command_reg[6]_0\,
      I5 => master_data_out(16),
      O => \Use_Dbg_Mem_Access.output[11]_i_1_n_0\
    );
\Use_Dbg_Mem_Access.output[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Dbg_Mem_Access.output_reg_n_0_[11]\,
      I4 => \^use_bscan.command_reg[6]_0\,
      I5 => master_data_out(15),
      O => \Use_Dbg_Mem_Access.output[12]_i_1_n_0\
    );
\Use_Dbg_Mem_Access.output[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Dbg_Mem_Access.output_reg_n_0_[12]\,
      I4 => \^use_bscan.command_reg[6]_0\,
      I5 => master_data_out(14),
      O => \Use_Dbg_Mem_Access.output[13]_i_1_n_0\
    );
\Use_Dbg_Mem_Access.output[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Dbg_Mem_Access.output_reg_n_0_[13]\,
      I4 => \^use_bscan.command_reg[6]_0\,
      I5 => master_data_out(13),
      O => \Use_Dbg_Mem_Access.output[14]_i_1_n_0\
    );
\Use_Dbg_Mem_Access.output[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Dbg_Mem_Access.output_reg_n_0_[14]\,
      I4 => \^use_bscan.command_reg[6]_0\,
      I5 => master_data_out(12),
      O => \Use_Dbg_Mem_Access.output[15]_i_1_n_0\
    );
\Use_Dbg_Mem_Access.output[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Dbg_Mem_Access.output_reg_n_0_[15]\,
      I4 => \^use_bscan.command_reg[6]_0\,
      I5 => master_data_out(11),
      O => \Use_Dbg_Mem_Access.output[16]_i_1_n_0\
    );
\Use_Dbg_Mem_Access.output[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Dbg_Mem_Access.output_reg_n_0_[16]\,
      I4 => \^use_bscan.command_reg[6]_0\,
      I5 => master_data_out(10),
      O => \Use_Dbg_Mem_Access.output[17]_i_1_n_0\
    );
\Use_Dbg_Mem_Access.output[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Dbg_Mem_Access.output_reg_n_0_[17]\,
      I4 => \^use_bscan.command_reg[6]_0\,
      I5 => master_data_out(9),
      O => \Use_Dbg_Mem_Access.output[18]_i_1_n_0\
    );
\Use_Dbg_Mem_Access.output[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Dbg_Mem_Access.output_reg_n_0_[18]\,
      I4 => \^use_bscan.command_reg[6]_0\,
      I5 => master_data_out(8),
      O => \Use_Dbg_Mem_Access.output[19]_i_1_n_0\
    );
\Use_Dbg_Mem_Access.output[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Dbg_Mem_Access.output_reg_n_0_[0]\,
      I4 => \^use_bscan.command_reg[6]_0\,
      I5 => master_data_out(26),
      O => \Use_Dbg_Mem_Access.output[1]_i_1_n_0\
    );
\Use_Dbg_Mem_Access.output[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Dbg_Mem_Access.output_reg_n_0_[19]\,
      I4 => \^use_bscan.command_reg[6]_0\,
      I5 => master_data_out(7),
      O => \Use_Dbg_Mem_Access.output[20]_i_1_n_0\
    );
\Use_Dbg_Mem_Access.output[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Dbg_Mem_Access.output_reg_n_0_[20]\,
      I4 => \^use_bscan.command_reg[6]_0\,
      I5 => master_data_out(6),
      O => \Use_Dbg_Mem_Access.output[21]_i_1_n_0\
    );
\Use_Dbg_Mem_Access.output[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Dbg_Mem_Access.output_reg_n_0_[21]\,
      I4 => \^use_bscan.command_reg[6]_0\,
      I5 => master_data_out(5),
      O => \Use_Dbg_Mem_Access.output[22]_i_1_n_0\
    );
\Use_Dbg_Mem_Access.output[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Dbg_Mem_Access.output_reg_n_0_[22]\,
      I4 => \^use_bscan.command_reg[6]_0\,
      I5 => master_data_out(4),
      O => \Use_Dbg_Mem_Access.output[23]_i_1_n_0\
    );
\Use_Dbg_Mem_Access.output[24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \Use_Dbg_Mem_Access.input[0]_i_3_n_0\,
      I1 => command(7),
      I2 => command(5),
      I3 => command(6),
      O => \Use_BSCAN.command_reg[7]_0\
    );
\Use_Dbg_Mem_Access.output[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Use_Dbg_Mem_Access.output[27]_i_2_n_0\,
      I1 => master_dwr_resp(0),
      I2 => master_data_out(3),
      I3 => \^use_bscan.command_reg[6]_0\,
      I4 => \Use_Dbg_Mem_Access.output_reg_n_0_[26]\,
      I5 => \^use_dbg_reg_access.dbgreg_capture_reg\,
      O => \Use_Dbg_Mem_Access.output[27]_i_1_n_0\
    );
\Use_Dbg_Mem_Access.output[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7FFFF"
    )
        port map (
      I0 => \^use_dbg_reg_access.dbgreg_capture_reg\,
      I1 => command(6),
      I2 => command(5),
      I3 => command(7),
      I4 => \Use_Dbg_Mem_Access.input[0]_i_3_n_0\,
      O => \Use_Dbg_Mem_Access.output[27]_i_2_n_0\
    );
\Use_Dbg_Mem_Access.output[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \Use_Dbg_Mem_Access.output[27]_i_2_n_0\,
      I1 => \Use_Dbg_Mem_Access.output_reg[29]_0\,
      I2 => \Use_Dbg_Mem_Access.output_reg_n_0_[28]\,
      I3 => \^use_dbg_reg_access.dbgreg_capture_reg\,
      I4 => master_data_out(2),
      I5 => \^use_bscan.command_reg[6]_0\,
      O => \Use_Dbg_Mem_Access.output[29]_i_1_n_0\
    );
\Use_Dbg_Mem_Access.output[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Dbg_Mem_Access.output_reg_n_0_[1]\,
      I4 => \^use_bscan.command_reg[6]_0\,
      I5 => master_data_out(25),
      O => \Use_Dbg_Mem_Access.output[2]_i_1_n_0\
    );
\Use_Dbg_Mem_Access.output[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Dbg_Mem_Access.output_reg_n_0_[29]\,
      I4 => \^use_bscan.command_reg[6]_0\,
      I5 => master_data_out(1),
      O => \Use_Dbg_Mem_Access.output[30]_i_1_n_0\
    );
\Use_Dbg_Mem_Access.output[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Dbg_Mem_Access.output_reg_n_0_[30]\,
      I4 => \^use_bscan.command_reg[6]_0\,
      I5 => master_data_out(0),
      O => \Use_Dbg_Mem_Access.output[31]_i_1_n_0\
    );
\Use_Dbg_Mem_Access.output[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Dbg_Mem_Access.output_reg_n_0_[2]\,
      I4 => \^use_bscan.command_reg[6]_0\,
      I5 => master_data_out(24),
      O => \Use_Dbg_Mem_Access.output[3]_i_1_n_0\
    );
\Use_Dbg_Mem_Access.output[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Dbg_Mem_Access.output_reg_n_0_[3]\,
      I4 => \^use_bscan.command_reg[6]_0\,
      I5 => master_data_out(23),
      O => \Use_Dbg_Mem_Access.output[4]_i_1_n_0\
    );
\Use_Dbg_Mem_Access.output[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Dbg_Mem_Access.output_reg_n_0_[4]\,
      I4 => \^use_bscan.command_reg[6]_0\,
      I5 => master_data_out(22),
      O => \Use_Dbg_Mem_Access.output[5]_i_1_n_0\
    );
\Use_Dbg_Mem_Access.output[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Dbg_Mem_Access.output_reg_n_0_[5]\,
      I4 => \^use_bscan.command_reg[6]_0\,
      I5 => master_data_out(21),
      O => \Use_Dbg_Mem_Access.output[6]_i_1_n_0\
    );
\Use_Dbg_Mem_Access.output[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Dbg_Mem_Access.output_reg_n_0_[6]\,
      I4 => \^use_bscan.command_reg[6]_0\,
      I5 => master_data_out(20),
      O => \Use_Dbg_Mem_Access.output[7]_i_1_n_0\
    );
\Use_Dbg_Mem_Access.output[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Dbg_Mem_Access.output_reg_n_0_[7]\,
      I4 => \^use_bscan.command_reg[6]_0\,
      I5 => master_data_out(19),
      O => \Use_Dbg_Mem_Access.output[8]_i_1_n_0\
    );
\Use_Dbg_Mem_Access.output[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Dbg_Mem_Access.output_reg_n_0_[8]\,
      I4 => \^use_bscan.command_reg[6]_0\,
      I5 => master_data_out(18),
      O => \Use_Dbg_Mem_Access.output[9]_i_1_n_0\
    );
\Use_Dbg_Mem_Access.output_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Dbg_Mem_Access.output_reg[0]_0\(4),
      Q => \Use_Dbg_Mem_Access.output_reg_n_0_[0]\
    );
\Use_Dbg_Mem_Access.output_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Dbg_Mem_Access.output[10]_i_1_n_0\,
      Q => \Use_Dbg_Mem_Access.output_reg_n_0_[10]\
    );
\Use_Dbg_Mem_Access.output_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Dbg_Mem_Access.output[11]_i_1_n_0\,
      Q => \Use_Dbg_Mem_Access.output_reg_n_0_[11]\
    );
\Use_Dbg_Mem_Access.output_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Dbg_Mem_Access.output[12]_i_1_n_0\,
      Q => \Use_Dbg_Mem_Access.output_reg_n_0_[12]\
    );
\Use_Dbg_Mem_Access.output_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Dbg_Mem_Access.output[13]_i_1_n_0\,
      Q => \Use_Dbg_Mem_Access.output_reg_n_0_[13]\
    );
\Use_Dbg_Mem_Access.output_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Dbg_Mem_Access.output[14]_i_1_n_0\,
      Q => \Use_Dbg_Mem_Access.output_reg_n_0_[14]\
    );
\Use_Dbg_Mem_Access.output_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Dbg_Mem_Access.output[15]_i_1_n_0\,
      Q => \Use_Dbg_Mem_Access.output_reg_n_0_[15]\
    );
\Use_Dbg_Mem_Access.output_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Dbg_Mem_Access.output[16]_i_1_n_0\,
      Q => \Use_Dbg_Mem_Access.output_reg_n_0_[16]\
    );
\Use_Dbg_Mem_Access.output_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Dbg_Mem_Access.output[17]_i_1_n_0\,
      Q => \Use_Dbg_Mem_Access.output_reg_n_0_[17]\
    );
\Use_Dbg_Mem_Access.output_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Dbg_Mem_Access.output[18]_i_1_n_0\,
      Q => \Use_Dbg_Mem_Access.output_reg_n_0_[18]\
    );
\Use_Dbg_Mem_Access.output_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Dbg_Mem_Access.output[19]_i_1_n_0\,
      Q => \Use_Dbg_Mem_Access.output_reg_n_0_[19]\
    );
\Use_Dbg_Mem_Access.output_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Dbg_Mem_Access.output[1]_i_1_n_0\,
      Q => \Use_Dbg_Mem_Access.output_reg_n_0_[1]\
    );
\Use_Dbg_Mem_Access.output_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Dbg_Mem_Access.output[20]_i_1_n_0\,
      Q => \Use_Dbg_Mem_Access.output_reg_n_0_[20]\
    );
\Use_Dbg_Mem_Access.output_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Dbg_Mem_Access.output[21]_i_1_n_0\,
      Q => \Use_Dbg_Mem_Access.output_reg_n_0_[21]\
    );
\Use_Dbg_Mem_Access.output_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Dbg_Mem_Access.output[22]_i_1_n_0\,
      Q => \Use_Dbg_Mem_Access.output_reg_n_0_[22]\
    );
\Use_Dbg_Mem_Access.output_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Dbg_Mem_Access.output[23]_i_1_n_0\,
      Q => \Use_Dbg_Mem_Access.output_reg[23]_0\(3)
    );
\Use_Dbg_Mem_Access.output_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Dbg_Mem_Access.output_reg[0]_0\(3),
      Q => \Use_Dbg_Mem_Access.output_reg[23]_0\(2)
    );
\Use_Dbg_Mem_Access.output_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Dbg_Mem_Access.output_reg[0]_0\(2),
      Q => \Use_Dbg_Mem_Access.output_reg[23]_0\(1)
    );
\Use_Dbg_Mem_Access.output_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Dbg_Mem_Access.output_reg[0]_0\(1),
      Q => \Use_Dbg_Mem_Access.output_reg_n_0_[26]\
    );
\Use_Dbg_Mem_Access.output_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Dbg_Mem_Access.output[27]_i_1_n_0\,
      Q => \Use_Dbg_Mem_Access.output_reg[23]_0\(0)
    );
\Use_Dbg_Mem_Access.output_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Dbg_Mem_Access.output_reg[0]_0\(0),
      Q => \Use_Dbg_Mem_Access.output_reg_n_0_[28]\
    );
\Use_Dbg_Mem_Access.output_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Dbg_Mem_Access.output[29]_i_1_n_0\,
      Q => \Use_Dbg_Mem_Access.output_reg_n_0_[29]\
    );
\Use_Dbg_Mem_Access.output_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Dbg_Mem_Access.output[2]_i_1_n_0\,
      Q => \Use_Dbg_Mem_Access.output_reg_n_0_[2]\
    );
\Use_Dbg_Mem_Access.output_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Dbg_Mem_Access.output[30]_i_1_n_0\,
      Q => \Use_Dbg_Mem_Access.output_reg_n_0_[30]\
    );
\Use_Dbg_Mem_Access.output_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Dbg_Mem_Access.output[31]_i_1_n_0\,
      Q => \Use_Dbg_Mem_Access.output_reg_n_0_[31]\
    );
\Use_Dbg_Mem_Access.output_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Dbg_Mem_Access.output[3]_i_1_n_0\,
      Q => \Use_Dbg_Mem_Access.output_reg_n_0_[3]\
    );
\Use_Dbg_Mem_Access.output_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Dbg_Mem_Access.output[4]_i_1_n_0\,
      Q => \Use_Dbg_Mem_Access.output_reg_n_0_[4]\
    );
\Use_Dbg_Mem_Access.output_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Dbg_Mem_Access.output[5]_i_1_n_0\,
      Q => \Use_Dbg_Mem_Access.output_reg_n_0_[5]\
    );
\Use_Dbg_Mem_Access.output_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Dbg_Mem_Access.output[6]_i_1_n_0\,
      Q => \Use_Dbg_Mem_Access.output_reg_n_0_[6]\
    );
\Use_Dbg_Mem_Access.output_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Dbg_Mem_Access.output[7]_i_1_n_0\,
      Q => \Use_Dbg_Mem_Access.output_reg_n_0_[7]\
    );
\Use_Dbg_Mem_Access.output_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Dbg_Mem_Access.output[8]_i_1_n_0\,
      Q => \Use_Dbg_Mem_Access.output_reg_n_0_[8]\
    );
\Use_Dbg_Mem_Access.output_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Dbg_Mem_Access.output[9]_i_1_n_0\,
      Q => \Use_Dbg_Mem_Access.output_reg_n_0_[9]\
    );
\Use_Dbg_Mem_Access.rd_resp_zero_reg\: unisim.vcomponents.FDSE
     port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => p_1_in,
      Q => rd_resp_zero,
      S => Reset
    );
\Use_Dbg_Mem_Access.rd_wr_excl_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => rd_wr_excl0,
      CLR => \^ar\(0),
      D => p_0_in_2(7),
      Q => \^master_wr_excl\
    );
\Use_Dbg_Mem_Access.rd_wr_len_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => rd_wr_excl0,
      CLR => \^ar\(0),
      D => p_0_in_2(4),
      Q => \^use_dbg_mem_access.rd_wr_len_reg[0]_0\(4)
    );
\Use_Dbg_Mem_Access.rd_wr_len_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => rd_wr_excl0,
      CLR => \^ar\(0),
      D => p_0_in_2(3),
      Q => \^use_dbg_mem_access.rd_wr_len_reg[0]_0\(3)
    );
\Use_Dbg_Mem_Access.rd_wr_len_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => rd_wr_excl0,
      CLR => \^ar\(0),
      D => p_0_in_2(2),
      Q => \^use_dbg_mem_access.rd_wr_len_reg[0]_0\(2)
    );
\Use_Dbg_Mem_Access.rd_wr_len_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => rd_wr_excl0,
      CLR => \^ar\(0),
      D => p_0_in_2(1),
      Q => \^use_dbg_mem_access.rd_wr_len_reg[0]_0\(1)
    );
\Use_Dbg_Mem_Access.rd_wr_len_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => rd_wr_excl0,
      CLR => \^ar\(0),
      D => p_0_in_2(0),
      Q => \^use_dbg_mem_access.rd_wr_len_reg[0]_0\(0)
    );
\Use_Dbg_Mem_Access.rd_wr_size_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => rd_wr_excl0,
      D => p_0_in_2(6),
      PRE => \^ar\(0),
      Q => \^use_dbg_mem_access.rd_wr_size_reg[0]_0\(1)
    );
\Use_Dbg_Mem_Access.rd_wr_size_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => rd_wr_excl0,
      CLR => \^ar\(0),
      D => p_0_in_2(5),
      Q => \^use_dbg_mem_access.rd_wr_size_reg[0]_0\(0)
    );
\Use_Dbg_Mem_Access.wr_resp_zero_reg\: unisim.vcomponents.FDSE
     port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => \Use_Dbg_Mem_Access.wr_resp_zero_reg_0\,
      Q => wr_resp_zero,
      S => Reset
    );
\Use_Dbg_Reg_Access.access_lock_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in_2(6),
      I1 => dbgreg_access_lock_1,
      O => access_lock0
    );
\Use_Dbg_Reg_Access.access_lock_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D08"
    )
        port map (
      I0 => Scan_Reset_Sel,
      I1 => Scan_Reset,
      I2 => Scan_En,
      I3 => dbgreg_force_lock,
      O => access_lock_cmd_rst
    );
\Use_Dbg_Reg_Access.access_lock_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => force_lock0,
      CLR => access_lock_cmd_rst,
      D => access_lock0,
      Q => \^jtag_access_lock\
    );
\Use_Dbg_Reg_Access.dbgreg_access_lock_1_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => \^ar\(0),
      D => dbgreg_access_lock,
      Q => dbgreg_access_lock_1
    );
\Use_Dbg_Reg_Access.force_lock_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D08"
    )
        port map (
      I0 => Scan_Reset_Sel,
      I1 => Scan_Reset,
      I2 => Scan_En,
      I3 => dbgreg_unlocked,
      O => force_lock_cmd_rst
    );
\Use_Dbg_Reg_Access.force_lock_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => force_lock0,
      CLR => force_lock_cmd_rst,
      D => p_0_in_2(7),
      Q => jtag_force_lock
    );
\Use_Dbg_Reg_Access.tdo_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBBFCB8"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => dbgreg_SHIFT,
      I4 => SHIFT,
      O => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\
    );
\Use_Dbg_Reg_Access.tdo_reg[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => dbgreg_access_lock_1,
      I1 => CAPTURE,
      I2 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I3 => dbgreg_CAPTURE,
      O => \Use_Dbg_Reg_Access.tdo_reg[0]_i_2_n_0\
    );
\Use_Dbg_Reg_Access.tdo_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \^jtag_access_lock\,
      I1 => dbgreg_CAPTURE,
      I2 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I3 => CAPTURE,
      I4 => tdo_reg(0),
      O => \Use_Dbg_Reg_Access.tdo_reg[1]_i_1_n_0\
    );
\Use_Dbg_Reg_Access.tdo_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Dbg_Reg_Access.tdo_reg[0]_i_2_n_0\,
      Q => tdo_reg(0)
    );
\Use_Dbg_Reg_Access.tdo_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Dbg_Reg_Access.tdo_reg[1]_i_1_n_0\,
      Q => tdo_reg(1)
    );
\Use_E2.BSCANE2_I_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => command(4),
      I1 => command(3),
      I2 => command(2),
      I3 => \Use_Dbg_Mem_Access.output_reg_n_0_[31]\,
      O => \Use_E2.BSCANE2_I_i_11_n_0\
    );
\Use_E2.BSCANE2_I_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFFFFE"
    )
        port map (
      I0 => command(5),
      I1 => command(7),
      I2 => command(1),
      I3 => command(2),
      I4 => command(6),
      O => \Use_E2.BSCANE2_I_i_12_n_0\
    );
\Use_E2.BSCANE2_I_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => command(5),
      I1 => command(6),
      O => \Use_E2.BSCANE2_I_i_13_n_0\
    );
\Use_E2.BSCANE2_I_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFEECCEA0C"
    )
        port map (
      I0 => command(1),
      I1 => \Use_E2.BSCANE2_I_i_12_n_0\,
      I2 => command(4),
      I3 => command(2),
      I4 => \Use_E2.BSCANE2_I_i_13_n_0\,
      I5 => command(3),
      O => \Use_E2.BSCANE2_I_i_5_n_0\
    );
\Use_E2.BSCANE2_I_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => command(6),
      I1 => command(1),
      I2 => command(2),
      I3 => command(3),
      I4 => command(4),
      I5 => command(7),
      O => \Use_E2.BSCANE2_I_i_7_n_0\
    );
\Use_E2.BSCANE2_I_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => command(4),
      I1 => completion_status(0),
      I2 => command(2),
      O => \Use_E2.BSCANE2_I_i_8_n_0\
    );
\Use_E2.BSCANE2_I_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => command(6),
      I1 => Dbg_TDO_0,
      I2 => \Use_Trace_AXI_Master.output_reg_n_0_[31]\,
      I3 => command(1),
      O => \Use_E2.BSCANE2_I_i_9_n_0\
    );
\Use_ID_SRL16E.SRL16E_ID_1\: entity work.\test_mdm_1_0_MB_SRL16E__parameterized5\
     port map (
      Dbg_TDO_0 => Dbg_TDO_0,
      ID_TDO_2 => ID_TDO_2,
      Q(4) => shift_Count_reg(4),
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \shift_Count_reg_n_0_[0]\,
      S_AXI_WDATA(31 downto 0) => S_AXI_WDATA(31 downto 0),
      \Use_Dbg_Reg_Access.No_BSCANID.update_reset_reg\ => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      \Use_Dbg_Reg_Access.No_BSCANID.update_reset_reg_0\ => \Use_Dbg_Reg_Access.No_BSCANID.update_reset_reg\,
      \Use_Dbg_Reg_Access.No_BSCANID.update_reset_reg_1\(0) => Q(0),
      \Use_Dbg_Reg_Access.reg_data_reg[0]\ => \Use_Dbg_Reg_Access.reg_data_reg[0]\,
      \Use_Dbg_Reg_Access.reg_data_reg[0]_0\ => \Use_Dbg_Reg_Access.reg_data_reg[0]_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[0]_1\ => \Use_Dbg_Reg_Access.reg_data_reg[0]_1\,
      \Use_Dbg_Reg_Access.reg_data_reg[0]_2\ => \Use_Dbg_Reg_Access.reg_data_reg[0]_2\,
      \Use_Dbg_Reg_Access.reg_data_reg[0]_3\ => \Use_Dbg_Reg_Access.reg_data_reg[0]_3\,
      \Use_Dbg_Reg_Access.reg_data_reg[0]_4\ => \Use_Dbg_Reg_Access.reg_data_reg[0]_4\,
      \Use_Dbg_Reg_Access.reg_data_reg[0]_5\ => \Use_Dbg_Reg_Access.reg_data_reg[0]_5\,
      \Use_Dbg_Reg_Access.reg_data_reg[10]\ => \Use_Dbg_Reg_Access.reg_data_reg[10]\,
      \Use_Dbg_Reg_Access.reg_data_reg[10]_0\ => \Use_Dbg_Reg_Access.reg_data_reg[10]_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[10]_1\ => \Use_Dbg_Reg_Access.reg_data_reg[10]_1\,
      \Use_Dbg_Reg_Access.reg_data_reg[11]\ => \Use_Dbg_Reg_Access.reg_data_reg[11]\,
      \Use_Dbg_Reg_Access.reg_data_reg[11]_0\ => \Use_Dbg_Reg_Access.reg_data_reg[11]_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[11]_1\ => \Use_Dbg_Reg_Access.reg_data_reg[11]_1\,
      \Use_Dbg_Reg_Access.reg_data_reg[12]\ => \Use_Dbg_Reg_Access.reg_data_reg[12]\,
      \Use_Dbg_Reg_Access.reg_data_reg[12]_0\ => \Use_Dbg_Reg_Access.reg_data_reg[12]_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[12]_1\ => \Use_Dbg_Reg_Access.reg_data_reg[12]_1\,
      \Use_Dbg_Reg_Access.reg_data_reg[13]\ => \Use_Dbg_Reg_Access.reg_data_reg[13]\,
      \Use_Dbg_Reg_Access.reg_data_reg[13]_0\ => \Use_Dbg_Reg_Access.reg_data_reg[13]_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[13]_1\ => \Use_Dbg_Reg_Access.reg_data_reg[13]_1\,
      \Use_Dbg_Reg_Access.reg_data_reg[13]_2\ => \Use_Dbg_Reg_Access.reg_data_reg[13]_2\,
      \Use_Dbg_Reg_Access.reg_data_reg[14]\ => \Use_Dbg_Reg_Access.reg_data_reg[14]\,
      \Use_Dbg_Reg_Access.reg_data_reg[14]_0\ => \Use_Dbg_Reg_Access.reg_data_reg[14]_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[14]_1\ => \Use_Dbg_Reg_Access.reg_data_reg[14]_1\,
      \Use_Dbg_Reg_Access.reg_data_reg[15]\ => \Use_Dbg_Reg_Access.reg_data_reg[15]\,
      \Use_Dbg_Reg_Access.reg_data_reg[15]_0\ => \Use_Dbg_Reg_Access.reg_data_reg[15]_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[15]_1\ => \Use_Dbg_Reg_Access.reg_data_reg[15]_1\,
      \Use_Dbg_Reg_Access.reg_data_reg[15]_2\ => \Use_Dbg_Reg_Access.reg_data_reg[15]_2\,
      \Use_Dbg_Reg_Access.reg_data_reg[16]\ => \Use_Dbg_Reg_Access.reg_data_reg[16]\,
      \Use_Dbg_Reg_Access.reg_data_reg[16]_0\ => \Use_Dbg_Reg_Access.reg_data_reg[16]_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[16]_1\ => \Use_Dbg_Reg_Access.reg_data_reg[16]_1\,
      \Use_Dbg_Reg_Access.reg_data_reg[16]_2\ => \Use_Dbg_Reg_Access.reg_data_reg[16]_2\,
      \Use_Dbg_Reg_Access.reg_data_reg[17]\ => \Use_Dbg_Reg_Access.reg_data_reg[17]\,
      \Use_Dbg_Reg_Access.reg_data_reg[17]_0\ => \Use_Dbg_Reg_Access.reg_data_reg[17]_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[17]_1\ => \Use_Dbg_Reg_Access.reg_data_reg[17]_1\,
      \Use_Dbg_Reg_Access.reg_data_reg[18]\ => \Use_Dbg_Reg_Access.reg_data_reg[18]\,
      \Use_Dbg_Reg_Access.reg_data_reg[18]_0\ => \Use_Dbg_Reg_Access.reg_data_reg[18]_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[18]_1\ => \Use_Dbg_Reg_Access.reg_data_reg[18]_1\,
      \Use_Dbg_Reg_Access.reg_data_reg[19]\ => \Use_Dbg_Reg_Access.reg_data_reg[19]\,
      \Use_Dbg_Reg_Access.reg_data_reg[19]_0\ => \Use_Dbg_Reg_Access.reg_data_reg[19]_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[19]_1\ => \Use_Dbg_Reg_Access.reg_data_reg[19]_1\,
      \Use_Dbg_Reg_Access.reg_data_reg[1]\ => \Use_Dbg_Reg_Access.reg_data_reg[1]\,
      \Use_Dbg_Reg_Access.reg_data_reg[1]_0\ => \Use_Dbg_Reg_Access.reg_data_reg[1]_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[1]_1\ => \Use_Dbg_Reg_Access.reg_data_reg[1]_1\,
      \Use_Dbg_Reg_Access.reg_data_reg[1]_2\ => \Use_Dbg_Reg_Access.reg_data_reg[1]_2\,
      \Use_Dbg_Reg_Access.reg_data_reg[20]\ => \Use_Dbg_Reg_Access.reg_data_reg[20]\,
      \Use_Dbg_Reg_Access.reg_data_reg[20]_0\ => \Use_Dbg_Reg_Access.reg_data_reg[20]_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[20]_1\ => \Use_Dbg_Reg_Access.reg_data_reg[20]_1\,
      \Use_Dbg_Reg_Access.reg_data_reg[20]_2\ => \Use_Dbg_Reg_Access.reg_data_reg[20]_2\,
      \Use_Dbg_Reg_Access.reg_data_reg[21]\ => \Use_Dbg_Reg_Access.reg_data_reg[21]\,
      \Use_Dbg_Reg_Access.reg_data_reg[21]_0\ => \Use_Dbg_Reg_Access.reg_data_reg[21]_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[21]_1\ => \Use_Dbg_Reg_Access.reg_data_reg[21]_1\,
      \Use_Dbg_Reg_Access.reg_data_reg[22]\ => \Use_Dbg_Reg_Access.reg_data_reg[22]\,
      \Use_Dbg_Reg_Access.reg_data_reg[22]_0\ => \Use_Dbg_Reg_Access.reg_data_reg[22]_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[22]_1\ => \Use_Dbg_Reg_Access.reg_data_reg[22]_1\,
      \Use_Dbg_Reg_Access.reg_data_reg[22]_2\ => \Use_Dbg_Reg_Access.reg_data_reg[22]_2\,
      \Use_Dbg_Reg_Access.reg_data_reg[23]\ => \Use_Dbg_Reg_Access.reg_data_reg[23]\,
      \Use_Dbg_Reg_Access.reg_data_reg[23]_0\ => \Use_Dbg_Reg_Access.reg_data_reg[23]_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[23]_1\ => \Use_Dbg_Reg_Access.reg_data_reg[23]_1\,
      \Use_Dbg_Reg_Access.reg_data_reg[24]\ => \Use_Dbg_Reg_Access.reg_data_reg[24]\,
      \Use_Dbg_Reg_Access.reg_data_reg[24]_0\ => \Use_Dbg_Reg_Access.reg_data_reg[24]_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[24]_1\ => \Use_Dbg_Reg_Access.reg_data_reg[24]_1\,
      \Use_Dbg_Reg_Access.reg_data_reg[24]_2\ => \Use_Dbg_Reg_Access.reg_data_reg[24]_2\,
      \Use_Dbg_Reg_Access.reg_data_reg[25]\ => \Use_Dbg_Reg_Access.reg_data_reg[25]\,
      \Use_Dbg_Reg_Access.reg_data_reg[25]_0\ => \Use_Dbg_Reg_Access.reg_data_reg[25]_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[25]_1\ => \Use_Dbg_Reg_Access.reg_data_reg[25]_1\,
      \Use_Dbg_Reg_Access.reg_data_reg[26]\ => \Use_Dbg_Reg_Access.reg_data_reg[26]\,
      \Use_Dbg_Reg_Access.reg_data_reg[26]_0\ => \Use_Dbg_Reg_Access.reg_data_reg[26]_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[26]_1\ => \Use_Dbg_Reg_Access.reg_data_reg[26]_1\,
      \Use_Dbg_Reg_Access.reg_data_reg[27]\ => \Use_Dbg_Reg_Access.reg_data_reg[27]\,
      \Use_Dbg_Reg_Access.reg_data_reg[27]_0\ => \Use_Dbg_Reg_Access.reg_data_reg[27]_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[27]_1\ => \Use_Dbg_Reg_Access.reg_data_reg[27]_1\,
      \Use_Dbg_Reg_Access.reg_data_reg[28]\ => \Use_Dbg_Reg_Access.reg_data_reg[28]\,
      \Use_Dbg_Reg_Access.reg_data_reg[28]_0\ => \Use_Dbg_Reg_Access.reg_data_reg[28]_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[28]_1\ => \Use_Dbg_Reg_Access.reg_data_reg[28]_1\,
      \Use_Dbg_Reg_Access.reg_data_reg[29]\ => \Use_Dbg_Reg_Access.reg_data_reg[29]\,
      \Use_Dbg_Reg_Access.reg_data_reg[29]_0\ => \Use_Dbg_Reg_Access.reg_data_reg[29]_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[29]_1\ => \Use_Dbg_Reg_Access.reg_data_reg[29]_1\,
      \Use_Dbg_Reg_Access.reg_data_reg[29]_2\ => \Use_Dbg_Reg_Access.reg_data_reg[29]_2\,
      \Use_Dbg_Reg_Access.reg_data_reg[2]\ => \Use_Dbg_Reg_Access.reg_data_reg[2]\,
      \Use_Dbg_Reg_Access.reg_data_reg[2]_0\ => \Use_Dbg_Reg_Access.reg_data_reg[2]_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[2]_1\ => \Use_Dbg_Reg_Access.reg_data_reg[2]_1\,
      \Use_Dbg_Reg_Access.reg_data_reg[2]_2\ => \Use_Dbg_Reg_Access.reg_data_reg[2]_2\,
      \Use_Dbg_Reg_Access.reg_data_reg[30]\ => \Use_Dbg_Reg_Access.reg_data_reg[30]\,
      \Use_Dbg_Reg_Access.reg_data_reg[30]_0\ => \Use_Dbg_Reg_Access.reg_data_reg[30]_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[30]_1\ => \Use_Dbg_Reg_Access.reg_data_reg[30]_1\,
      \Use_Dbg_Reg_Access.reg_data_reg[31]\ => \Use_Dbg_Reg_Access.reg_data_reg[31]\,
      \Use_Dbg_Reg_Access.reg_data_reg[31]_0\ => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[31]_1\ => \Use_Dbg_Reg_Access.reg_data_reg[31]_1\,
      \Use_Dbg_Reg_Access.reg_data_reg[31]_2\ => \Use_Dbg_Reg_Access.reg_data_reg[31]_2\,
      \Use_Dbg_Reg_Access.reg_data_reg[3]\ => \Use_Dbg_Reg_Access.reg_data_reg[3]\,
      \Use_Dbg_Reg_Access.reg_data_reg[3]_0\ => \Use_Dbg_Reg_Access.reg_data_reg[3]_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[3]_1\ => \Use_Dbg_Reg_Access.reg_data_reg[3]_1\,
      \Use_Dbg_Reg_Access.reg_data_reg[3]_2\ => \Use_Dbg_Reg_Access.reg_data_reg[3]_2\,
      \Use_Dbg_Reg_Access.reg_data_reg[4]\ => \Use_Dbg_Reg_Access.reg_data_reg[4]\,
      \Use_Dbg_Reg_Access.reg_data_reg[4]_0\ => \Use_Dbg_Reg_Access.reg_data_reg[4]_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[4]_1\ => \Use_Dbg_Reg_Access.reg_data_reg[4]_1\,
      \Use_Dbg_Reg_Access.reg_data_reg[5]\ => \Use_Dbg_Reg_Access.reg_data_reg[5]\,
      \Use_Dbg_Reg_Access.reg_data_reg[5]_0\ => \Use_Dbg_Reg_Access.reg_data_reg[5]_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[5]_1\ => \Use_Dbg_Reg_Access.reg_data_reg[5]_1\,
      \Use_Dbg_Reg_Access.reg_data_reg[6]\ => \Use_Dbg_Reg_Access.reg_data_reg[6]\,
      \Use_Dbg_Reg_Access.reg_data_reg[6]_0\ => \Use_Dbg_Reg_Access.reg_data_reg[6]_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[6]_1\ => \Use_Dbg_Reg_Access.reg_data_reg[6]_1\,
      \Use_Dbg_Reg_Access.reg_data_reg[6]_2\ => \Use_Dbg_Reg_Access.reg_data_reg[6]_2\,
      \Use_Dbg_Reg_Access.reg_data_reg[7]\ => \Use_Dbg_Reg_Access.reg_data_reg[7]\,
      \Use_Dbg_Reg_Access.reg_data_reg[7]_0\ => \Use_Dbg_Reg_Access.reg_data_reg[7]_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[7]_1\ => \Use_Dbg_Reg_Access.reg_data_reg[7]_1\,
      \Use_Dbg_Reg_Access.reg_data_reg[8]\ => \Use_Dbg_Reg_Access.reg_data_reg[8]\,
      \Use_Dbg_Reg_Access.reg_data_reg[8]_0\ => \Use_Dbg_Reg_Access.reg_data_reg[8]_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[8]_1\ => \Use_Dbg_Reg_Access.reg_data_reg[8]_1\,
      \Use_Dbg_Reg_Access.reg_data_reg[8]_2\ => \Use_Dbg_Reg_Access.reg_data_reg[8]_2\,
      \Use_Dbg_Reg_Access.reg_data_reg[9]\ => \Use_Dbg_Reg_Access.reg_data_reg[9]\,
      \Use_Dbg_Reg_Access.reg_data_reg[9]_0\ => \Use_Dbg_Reg_Access.reg_data_reg[9]_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[9]_1\ => \Use_Dbg_Reg_Access.reg_data_reg[9]_1\,
      \Use_Dbg_Reg_Access.selected_reg\ => \Use_Dbg_Reg_Access.selected_reg_0\,
      \Use_E2.BSCANE2_I_i_10_0\ => \Using_FPGA.Native\,
      \Use_E2.BSCANE2_I_i_1_0\(2) => command(0),
      \Use_E2.BSCANE2_I_i_1_0\(1) => command(3),
      \Use_E2.BSCANE2_I_i_1_0\(0) => command(6),
      \Use_E2.BSCANE2_I_i_1_1\ => \Use_E2.BSCANE2_I_i_5_n_0\,
      \Use_E2.BSCANE2_I_i_1_2\ => \Use_Config_SRL16E.Use_Ext_Config.SRL16E_3_n_0\,
      \Use_E2.BSCANE2_I_i_1_3\ => \Use_E2.BSCANE2_I_i_7_n_0\,
      \Use_E2.BSCANE2_I_i_3_0\(0) => tdo_reg(1),
      \Use_E2.BSCANE2_I_i_3_1\ => \Use_E2.BSCANE2_I_i_8_n_0\,
      \Use_E2.BSCANE2_I_i_3_2\ => \Use_E2.BSCANE2_I_i_9_n_0\,
      \Use_E2.BSCANE2_I_i_3_3\ => \Use_E2.BSCANE2_I_i_11_n_0\,
      bus2ip_rdce(0) => bus2ip_rdce(0)
    );
\Use_ID_SRL16E.SRL16E_ID_2\: entity work.\test_mdm_1_0_MB_SRL16E__parameterized7\
     port map (
      ID_TDO_2 => ID_TDO_2,
      Q(3) => A3,
      Q(2) => A2,
      Q(1) => A1,
      Q(0) => \shift_Count_reg_n_0_[0]\,
      \Use_E2.BSCANE2_I_i_10\ => \Using_FPGA.Native\
    );
\Use_Serial_Unified_Completion.clear_overrun_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => \^ar\(0),
      D => \Use_BSCAN.FDC_I_n_38\,
      Q => \^jtag_clear_overrun\
    );
\Use_Serial_Unified_Completion.completion_block_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000D0DD"
    )
        port map (
      I0 => mb_instr_overrun,
      I1 => \Use_Serial_Unified_Completion.sample_1_reg_n_0_[10]\,
      I2 => \Use_Serial_Unified_Completion.sample_1_reg_n_0_[13]\,
      I3 => sample(13),
      I4 => \Use_Serial_Unified_Completion.completion_block_i_3_n_0\,
      I5 => \Use_Serial_Unified_Completion.completion_block_i_4_n_0\,
      O => \Use_Serial_Unified_Completion.completion_block_i_2_n_0\
    );
\Use_Serial_Unified_Completion.completion_block_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.sample_1_reg_n_0_[14]\,
      I1 => sample(14),
      I2 => \Use_Serial_Unified_Completion.sample_1_reg_n_0_[15]\,
      I3 => sample(15),
      O => \Use_Serial_Unified_Completion.completion_block_i_3_n_0\
    );
\Use_Serial_Unified_Completion.completion_block_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.sample_1_reg_n_0_[11]\,
      I1 => \Use_Serial_Unified_Completion.mb_instr_error_reg_n_0\,
      I2 => \Use_Serial_Unified_Completion.sample_1_reg_n_0_[12]\,
      I3 => \Use_Serial_Unified_Completion.mb_data_overrun_reg_n_0\,
      O => \Use_Serial_Unified_Completion.completion_block_i_4_n_0\
    );
\Use_Serial_Unified_Completion.completion_block_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => \^ar\(0),
      D => \Use_BSCAN.FDC_I_n_37\,
      Q => \Use_Serial_Unified_Completion.completion_block_reg_n_0\
    );
\Use_Serial_Unified_Completion.completion_status[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.sample_1_reg_n_0_[10]\,
      I1 => dbgreg_CAPTURE,
      I2 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I3 => CAPTURE,
      I4 => completion_status(11),
      O => \Use_Serial_Unified_Completion.completion_status[10]_i_1_n_0\
    );
\Use_Serial_Unified_Completion.completion_status[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.sample_1_reg_n_0_[11]\,
      I1 => dbgreg_CAPTURE,
      I2 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I3 => CAPTURE,
      I4 => completion_status(12),
      O => \Use_Serial_Unified_Completion.completion_status[11]_i_1_n_0\
    );
\Use_Serial_Unified_Completion.completion_status[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.sample_1_reg_n_0_[12]\,
      I1 => dbgreg_CAPTURE,
      I2 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I3 => CAPTURE,
      I4 => completion_status(13),
      O => \Use_Serial_Unified_Completion.completion_status[12]_i_1_n_0\
    );
\Use_Serial_Unified_Completion.completion_status[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.sample_1_reg_n_0_[13]\,
      I1 => dbgreg_CAPTURE,
      I2 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I3 => CAPTURE,
      I4 => completion_status(14),
      O => \Use_Serial_Unified_Completion.completion_status[13]_i_1_n_0\
    );
\Use_Serial_Unified_Completion.completion_status[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.sample_1_reg_n_0_[14]\,
      I1 => dbgreg_CAPTURE,
      I2 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I3 => CAPTURE,
      I4 => completion_status(15),
      O => \Use_Serial_Unified_Completion.completion_status[14]_i_1_n_0\
    );
\Use_Serial_Unified_Completion.completion_status[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.sample_1_reg_n_0_[15]\,
      I1 => CAPTURE,
      I2 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I3 => dbgreg_CAPTURE,
      O => \Use_Serial_Unified_Completion.completion_status[15]_i_2_n_0\
    );
\Use_Serial_Unified_Completion.completion_status[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => completion_status(1),
      I1 => completion_status(0),
      I2 => completion_status(2),
      O => \Use_Serial_Unified_Completion.completion_status[3]_i_2_n_0\
    );
\Use_Serial_Unified_Completion.completion_status[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => completion_status(2),
      I1 => completion_status(0),
      I2 => completion_status(1),
      I3 => completion_status(3),
      O => \Use_Serial_Unified_Completion.completion_status[4]_i_2_n_0\
    );
\Use_Serial_Unified_Completion.completion_status[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => completion_status(3),
      I1 => completion_status(1),
      I2 => completion_status(0),
      I3 => completion_status(2),
      I4 => completion_status(4),
      O => \Use_Serial_Unified_Completion.completion_status[5]_i_2_n_0\
    );
\Use_Serial_Unified_Completion.completion_status[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => completion_status(4),
      I1 => completion_status(2),
      I2 => completion_status(0),
      I3 => completion_status(1),
      I4 => completion_status(3),
      I5 => completion_status(5),
      O => \Use_Serial_Unified_Completion.completion_status[7]_i_2_n_0\
    );
\Use_Serial_Unified_Completion.completion_status[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.completion_status[7]_i_2_n_0\,
      I1 => completion_status(6),
      I2 => completion_status(7),
      O => \Use_Serial_Unified_Completion.completion_status[9]_i_4_n_0\
    );
\Use_Serial_Unified_Completion.completion_status_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => \Use_BSCAN.FDC_I_n_19\,
      CLR => \^ar\(0),
      D => \Use_BSCAN.FDC_I_n_33\,
      Q => completion_status(0)
    );
\Use_Serial_Unified_Completion.completion_status_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => \Use_BSCAN.FDC_I_n_18\,
      CLR => \^ar\(0),
      D => \Use_Serial_Unified_Completion.completion_status[10]_i_1_n_0\,
      Q => completion_status(10)
    );
\Use_Serial_Unified_Completion.completion_status_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => \Use_BSCAN.FDC_I_n_18\,
      CLR => \^ar\(0),
      D => \Use_Serial_Unified_Completion.completion_status[11]_i_1_n_0\,
      Q => completion_status(11)
    );
\Use_Serial_Unified_Completion.completion_status_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => \Use_BSCAN.FDC_I_n_18\,
      CLR => \^ar\(0),
      D => \Use_Serial_Unified_Completion.completion_status[12]_i_1_n_0\,
      Q => completion_status(12)
    );
\Use_Serial_Unified_Completion.completion_status_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => \Use_BSCAN.FDC_I_n_18\,
      CLR => \^ar\(0),
      D => \Use_Serial_Unified_Completion.completion_status[13]_i_1_n_0\,
      Q => completion_status(13)
    );
\Use_Serial_Unified_Completion.completion_status_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => \Use_BSCAN.FDC_I_n_18\,
      CLR => \^ar\(0),
      D => \Use_Serial_Unified_Completion.completion_status[14]_i_1_n_0\,
      Q => completion_status(14)
    );
\Use_Serial_Unified_Completion.completion_status_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => \Use_BSCAN.FDC_I_n_18\,
      CLR => \^ar\(0),
      D => \Use_Serial_Unified_Completion.completion_status[15]_i_2_n_0\,
      Q => completion_status(15)
    );
\Use_Serial_Unified_Completion.completion_status_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => \Use_BSCAN.FDC_I_n_19\,
      CLR => \^ar\(0),
      D => \Use_BSCAN.FDC_I_n_32\,
      Q => completion_status(1)
    );
\Use_Serial_Unified_Completion.completion_status_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => \Use_BSCAN.FDC_I_n_19\,
      CLR => \^ar\(0),
      D => \Use_BSCAN.FDC_I_n_31\,
      Q => completion_status(2)
    );
\Use_Serial_Unified_Completion.completion_status_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => \Use_BSCAN.FDC_I_n_19\,
      CLR => \^ar\(0),
      D => \Use_BSCAN.FDC_I_n_30\,
      Q => completion_status(3)
    );
\Use_Serial_Unified_Completion.completion_status_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => \Use_BSCAN.FDC_I_n_19\,
      CLR => \^ar\(0),
      D => \Use_BSCAN.FDC_I_n_29\,
      Q => completion_status(4)
    );
\Use_Serial_Unified_Completion.completion_status_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => \Use_BSCAN.FDC_I_n_19\,
      CLR => \^ar\(0),
      D => \Use_BSCAN.FDC_I_n_28\,
      Q => completion_status(5)
    );
\Use_Serial_Unified_Completion.completion_status_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => \Use_BSCAN.FDC_I_n_19\,
      CLR => \^ar\(0),
      D => \Use_BSCAN.FDC_I_n_27\,
      Q => completion_status(6)
    );
\Use_Serial_Unified_Completion.completion_status_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => \Use_BSCAN.FDC_I_n_19\,
      CLR => \^ar\(0),
      D => \Use_BSCAN.FDC_I_n_26\,
      Q => completion_status(7)
    );
\Use_Serial_Unified_Completion.completion_status_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => \Use_BSCAN.FDC_I_n_19\,
      CLR => \^ar\(0),
      D => \Use_BSCAN.FDC_I_n_25\,
      Q => completion_status(8)
    );
\Use_Serial_Unified_Completion.completion_status_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => \Use_BSCAN.FDC_I_n_19\,
      CLR => \^ar\(0),
      D => \Use_BSCAN.FDC_I_n_24\,
      Q => completion_status(9)
    );
\Use_Serial_Unified_Completion.count[0]__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000007878780078"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.count_reg\(1),
      I1 => \Use_Serial_Unified_Completion.count[0]__0_i_4_n_0\,
      I2 => \Use_Serial_Unified_Completion.count_reg\(0),
      I3 => CAPTURE,
      I4 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I5 => dbgreg_CAPTURE,
      O => \p_0_in__0\(5)
    );
\Use_Serial_Unified_Completion.count[0]__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.count_reg\(2),
      I1 => \Use_Serial_Unified_Completion.count_reg\(5),
      I2 => \Use_Serial_Unified_Completion.count_reg\(4),
      I3 => \Use_Serial_Unified_Completion.count_reg\(3),
      O => \Use_Serial_Unified_Completion.count[0]__0_i_4_n_0\
    );
\Use_Serial_Unified_Completion.count[1]__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555540000000"
    )
        port map (
      I0 => \^use_dbg_reg_access.dbgreg_capture_reg\,
      I1 => \Use_Serial_Unified_Completion.count_reg\(2),
      I2 => \Use_Serial_Unified_Completion.count_reg\(5),
      I3 => \Use_Serial_Unified_Completion.count_reg\(4),
      I4 => \Use_Serial_Unified_Completion.count_reg\(3),
      I5 => \Use_Serial_Unified_Completion.count_reg\(1),
      O => \p_0_in__0\(4)
    );
\Use_Serial_Unified_Completion.count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15554000"
    )
        port map (
      I0 => \^use_dbg_reg_access.dbgreg_capture_reg\,
      I1 => \Use_Serial_Unified_Completion.count_reg\(3),
      I2 => \Use_Serial_Unified_Completion.count_reg\(4),
      I3 => \Use_Serial_Unified_Completion.count_reg\(5),
      I4 => \Use_Serial_Unified_Completion.count_reg\(2),
      O => \p_0_in__0\(3)
    );
\Use_Serial_Unified_Completion.count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006A0000006A6A6A"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.count_reg\(3),
      I1 => \Use_Serial_Unified_Completion.count_reg\(4),
      I2 => \Use_Serial_Unified_Completion.count_reg\(5),
      I3 => dbgreg_CAPTURE,
      I4 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I5 => CAPTURE,
      O => \p_0_in__0\(2)
    );
\Use_Serial_Unified_Completion.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00066606"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.count_reg\(4),
      I1 => \Use_Serial_Unified_Completion.count_reg\(5),
      I2 => CAPTURE,
      I3 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I4 => dbgreg_CAPTURE,
      O => \p_0_in__0\(1)
    );
\Use_Serial_Unified_Completion.count[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.count_reg\(5),
      I1 => CAPTURE,
      I2 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I3 => dbgreg_CAPTURE,
      O => \p_0_in__0\(0)
    );
\Use_Serial_Unified_Completion.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => \^ar\(0),
      D => \Use_BSCAN.FDC_I_n_46\,
      Q => \Use_Serial_Unified_Completion.count_reg_n_0_[0]\
    );
\Use_Serial_Unified_Completion.count_reg[0]__0\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => \Use_BSCAN.FDC_I_n_40\,
      CLR => \^ar\(0),
      D => \p_0_in__0\(5),
      Q => \Use_Serial_Unified_Completion.count_reg\(0)
    );
\Use_Serial_Unified_Completion.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => \^ar\(0),
      D => \Use_BSCAN.FDC_I_n_47\,
      Q => \Use_Serial_Unified_Completion.count_reg_n_0_[1]\
    );
\Use_Serial_Unified_Completion.count_reg[1]__0\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => \Use_BSCAN.FDC_I_n_40\,
      CLR => \^ar\(0),
      D => \p_0_in__0\(4),
      Q => \Use_Serial_Unified_Completion.count_reg\(1)
    );
\Use_Serial_Unified_Completion.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => \Use_BSCAN.FDC_I_n_40\,
      CLR => \^ar\(0),
      D => \p_0_in__0\(3),
      Q => \Use_Serial_Unified_Completion.count_reg\(2)
    );
\Use_Serial_Unified_Completion.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => \Use_BSCAN.FDC_I_n_40\,
      CLR => \^ar\(0),
      D => \p_0_in__0\(2),
      Q => \Use_Serial_Unified_Completion.count_reg\(3)
    );
\Use_Serial_Unified_Completion.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => \Use_BSCAN.FDC_I_n_40\,
      CLR => \^ar\(0),
      D => \p_0_in__0\(1),
      Q => \Use_Serial_Unified_Completion.count_reg\(4)
    );
\Use_Serial_Unified_Completion.count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => \Use_BSCAN.FDC_I_n_40\,
      CLR => \^ar\(0),
      D => \p_0_in__0\(0),
      Q => \Use_Serial_Unified_Completion.count_reg\(5)
    );
\Use_Serial_Unified_Completion.mb_data_overrun_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \Use_Serial_Unified_Completion.count_reg\(5),
      I1 => \Use_Serial_Unified_Completion.count_reg\(4),
      I2 => \Use_Serial_Unified_Completion.count_reg\(3),
      I3 => \Use_Serial_Unified_Completion.count_reg\(2),
      I4 => \Use_Serial_Unified_Completion.mb_data_overrun_i_3_n_0\,
      O => \Use_Serial_Unified_Completion.mb_data_overrun_i_2_n_0\
    );
\Use_Serial_Unified_Completion.mb_data_overrun_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1DFFFF"
    )
        port map (
      I0 => SHIFT,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => dbgreg_SHIFT,
      I3 => \Use_Serial_Unified_Completion.count_reg\(1),
      I4 => \Use_Serial_Unified_Completion.count_reg\(0),
      O => \Use_Serial_Unified_Completion.mb_data_overrun_i_3_n_0\
    );
\Use_Serial_Unified_Completion.mb_data_overrun_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => \^ar\(0),
      D => \Use_BSCAN.FDC_I_n_36\,
      Q => \Use_Serial_Unified_Completion.mb_data_overrun_reg_n_0\
    );
\Use_Serial_Unified_Completion.mb_instr_error_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => \^ar\(0),
      D => \Use_BSCAN.FDC_I_n_35\,
      Q => \Use_Serial_Unified_Completion.mb_instr_error_reg_n_0\
    );
\Use_Serial_Unified_Completion.mb_instr_overrun_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => \^ar\(0),
      D => \Use_BSCAN.FDC_I_n_34\,
      Q => mb_instr_overrun
    );
\Use_Serial_Unified_Completion.sample_1[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => command(0),
      I1 => command(1),
      I2 => command(2),
      I3 => command(3),
      O => \Use_Serial_Unified_Completion.sample_1[15]_i_2_n_0\
    );
\Use_Serial_Unified_Completion.sample_1_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => sample_1,
      CLR => \^ar\(0),
      D => mb_instr_overrun,
      Q => \Use_Serial_Unified_Completion.sample_1_reg_n_0_[10]\
    );
\Use_Serial_Unified_Completion.sample_1_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => sample_1,
      CLR => \^ar\(0),
      D => \Use_Serial_Unified_Completion.mb_instr_error_reg_n_0\,
      Q => \Use_Serial_Unified_Completion.sample_1_reg_n_0_[11]\
    );
\Use_Serial_Unified_Completion.sample_1_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => sample_1,
      CLR => \^ar\(0),
      D => \Use_Serial_Unified_Completion.mb_data_overrun_reg_n_0\,
      Q => \Use_Serial_Unified_Completion.sample_1_reg_n_0_[12]\
    );
\Use_Serial_Unified_Completion.sample_1_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => sample_1,
      CLR => \^ar\(0),
      D => sample(13),
      Q => \Use_Serial_Unified_Completion.sample_1_reg_n_0_[13]\
    );
\Use_Serial_Unified_Completion.sample_1_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => sample_1,
      CLR => \^ar\(0),
      D => sample(14),
      Q => \Use_Serial_Unified_Completion.sample_1_reg_n_0_[14]\
    );
\Use_Serial_Unified_Completion.sample_1_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => sample_1,
      CLR => \^ar\(0),
      D => sample(15),
      Q => \Use_Serial_Unified_Completion.sample_1_reg_n_0_[15]\
    );
\Use_Serial_Unified_Completion.sample_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => \^ar\(0),
      D => \Use_BSCAN.FDC_I_n_22\,
      Q => sample(13)
    );
\Use_Serial_Unified_Completion.sample_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => \^ar\(0),
      D => \Use_BSCAN.FDC_I_n_21\,
      Q => sample(14)
    );
\Use_Serial_Unified_Completion.sample_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => \^ar\(0),
      D => \Use_BSCAN.FDC_I_n_20\,
      Q => sample(15)
    );
\Use_Trace_AXI_Master.Trace_Stopped_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE00AE000000AE00"
    )
        port map (
      I0 => \^use_trace_axi_master.trace_stopped_reg_0\,
      I1 => full_stop,
      I2 => \Use_Trace_AXI_Master.current_addr[0]_i_3_n_0\,
      I3 => M_AXI_ARESETN,
      I4 => \execute_2__0\,
      I5 => \Use_Trace_AXI_Master.execute_3_reg_n_0\,
      O => \Use_Trace_AXI_Master.Trace_Stopped_i_1_n_0\
    );
\Use_Trace_AXI_Master.Trace_Stopped_reg\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => \Use_Trace_AXI_Master.Trace_Stopped_i_1_n_0\,
      Q => \^use_trace_axi_master.trace_stopped_reg_0\,
      R => '0'
    );
\Use_Trace_AXI_Master.current_addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1F111F111F11"
    )
        port map (
      I0 => \Use_Trace_AXI_Master.current_addr[0]_i_3_n_0\,
      I1 => full_stop,
      I2 => \Use_Trace_AXI_Master.execute_3_reg_n_0\,
      I3 => \execute_2__0\,
      I4 => \Use_Trace_AXI_Master.current_addr_reg[28]_0\,
      I5 => axi_dwr_sel,
      O => \Use_Trace_AXI_Master.current_addr[0]_i_1_n_0\
    );
\Use_Trace_AXI_Master.current_addr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE0EE1F110000"
    )
        port map (
      I0 => \Use_Trace_AXI_Master.current_addr[0]_i_3_n_0\,
      I1 => full_stop,
      I2 => \Use_Trace_AXI_Master.execute_3_reg_n_0\,
      I3 => \execute_2__0\,
      I4 => \Use_Trace_AXI_Master.low_addr_reg_n_0_[0]\,
      I5 => \plusOp_inferred__0/i__carry__6_n_7\,
      O => \p_2_in__0\(29)
    );
\Use_Trace_AXI_Master.current_addr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => master_dwr_addr(7),
      I1 => master_dwr_addr(10),
      I2 => wrap233_in,
      I3 => \Use_Trace_AXI_Master.current_addr[0]_i_4_n_0\,
      O => \Use_Trace_AXI_Master.current_addr[0]_i_3_n_0\
    );
\Use_Trace_AXI_Master.current_addr[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => master_dwr_addr(9),
      I1 => master_dwr_addr(8),
      I2 => master_dwr_addr(6),
      I3 => master_dwr_addr(12),
      I4 => \Use_Trace_AXI_Master.current_addr[0]_i_5_n_0\,
      O => \Use_Trace_AXI_Master.current_addr[0]_i_4_n_0\
    );
\Use_Trace_AXI_Master.current_addr[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => master_dwr_addr(13),
      I1 => master_dwr_addr(11),
      I2 => master_dwr_addr(14),
      I3 => master_dwr_addr(15),
      O => \Use_Trace_AXI_Master.current_addr[0]_i_5_n_0\
    );
\Use_Trace_AXI_Master.current_addr[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE0EE1F110000"
    )
        port map (
      I0 => \Use_Trace_AXI_Master.current_addr[0]_i_3_n_0\,
      I1 => full_stop,
      I2 => \Use_Trace_AXI_Master.execute_3_reg_n_0\,
      I3 => \execute_2__0\,
      I4 => \Use_Trace_AXI_Master.low_addr_reg_n_0_[10]\,
      I5 => \plusOp_inferred__0/i__carry__3_n_5\,
      O => \p_2_in__0\(19)
    );
\Use_Trace_AXI_Master.current_addr[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE0EE1F110000"
    )
        port map (
      I0 => \Use_Trace_AXI_Master.current_addr[0]_i_3_n_0\,
      I1 => full_stop,
      I2 => \Use_Trace_AXI_Master.execute_3_reg_n_0\,
      I3 => \execute_2__0\,
      I4 => \Use_Trace_AXI_Master.low_addr_reg_n_0_[11]\,
      I5 => \plusOp_inferred__0/i__carry__3_n_6\,
      O => \p_2_in__0\(18)
    );
\Use_Trace_AXI_Master.current_addr[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE0EE1F110000"
    )
        port map (
      I0 => \Use_Trace_AXI_Master.current_addr[0]_i_3_n_0\,
      I1 => full_stop,
      I2 => \Use_Trace_AXI_Master.execute_3_reg_n_0\,
      I3 => \execute_2__0\,
      I4 => \Use_Trace_AXI_Master.low_addr_reg_n_0_[12]\,
      I5 => \plusOp_inferred__0/i__carry__3_n_7\,
      O => \p_2_in__0\(17)
    );
\Use_Trace_AXI_Master.current_addr[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE0EE1F110000"
    )
        port map (
      I0 => \Use_Trace_AXI_Master.current_addr[0]_i_3_n_0\,
      I1 => full_stop,
      I2 => \Use_Trace_AXI_Master.execute_3_reg_n_0\,
      I3 => \execute_2__0\,
      I4 => \Use_Trace_AXI_Master.low_addr_reg_n_0_[13]\,
      I5 => \plusOp_inferred__0/i__carry__2_n_4\,
      O => \p_2_in__0\(16)
    );
\Use_Trace_AXI_Master.current_addr[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE0EE1F110000"
    )
        port map (
      I0 => \Use_Trace_AXI_Master.current_addr[0]_i_3_n_0\,
      I1 => full_stop,
      I2 => \Use_Trace_AXI_Master.execute_3_reg_n_0\,
      I3 => \execute_2__0\,
      I4 => \Use_Trace_AXI_Master.low_addr_reg_n_0_[14]\,
      I5 => \plusOp_inferred__0/i__carry__2_n_5\,
      O => \p_2_in__0\(15)
    );
\Use_Trace_AXI_Master.current_addr[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE0EE1F110000"
    )
        port map (
      I0 => \Use_Trace_AXI_Master.current_addr[0]_i_3_n_0\,
      I1 => full_stop,
      I2 => \Use_Trace_AXI_Master.execute_3_reg_n_0\,
      I3 => \execute_2__0\,
      I4 => \Use_Trace_AXI_Master.low_addr_reg_n_0_[15]\,
      I5 => \plusOp_inferred__0/i__carry__2_n_6\,
      O => \p_2_in__0\(14)
    );
\Use_Trace_AXI_Master.current_addr[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \Use_Trace_AXI_Master.execute_3_reg_n_0\,
      I1 => \execute_2__0\,
      I2 => M_AXI_ARESETN,
      O => \Use_Trace_AXI_Master.current_addr[16]_i_1_n_0\
    );
\Use_Trace_AXI_Master.current_addr[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0EE0000"
    )
        port map (
      I0 => \Use_Trace_AXI_Master.current_addr[0]_i_3_n_0\,
      I1 => full_stop,
      I2 => \Use_Trace_AXI_Master.execute_3_reg_n_0\,
      I3 => \execute_2__0\,
      I4 => \plusOp_inferred__0/i__carry__2_n_7\,
      O => \p_2_in__0\(13)
    );
\Use_Trace_AXI_Master.current_addr[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0EE0000"
    )
        port map (
      I0 => \Use_Trace_AXI_Master.current_addr[0]_i_3_n_0\,
      I1 => full_stop,
      I2 => \Use_Trace_AXI_Master.execute_3_reg_n_0\,
      I3 => \execute_2__0\,
      I4 => \plusOp_inferred__0/i__carry__1_n_4\,
      O => \p_2_in__0\(12)
    );
\Use_Trace_AXI_Master.current_addr[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0EE0000"
    )
        port map (
      I0 => \Use_Trace_AXI_Master.current_addr[0]_i_3_n_0\,
      I1 => full_stop,
      I2 => \Use_Trace_AXI_Master.execute_3_reg_n_0\,
      I3 => \execute_2__0\,
      I4 => \plusOp_inferred__0/i__carry__1_n_5\,
      O => \p_2_in__0\(11)
    );
\Use_Trace_AXI_Master.current_addr[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0EE0000"
    )
        port map (
      I0 => \Use_Trace_AXI_Master.current_addr[0]_i_3_n_0\,
      I1 => full_stop,
      I2 => \Use_Trace_AXI_Master.execute_3_reg_n_0\,
      I3 => \execute_2__0\,
      I4 => \plusOp_inferred__0/i__carry__1_n_6\,
      O => \p_2_in__0\(10)
    );
\Use_Trace_AXI_Master.current_addr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE0EE1F110000"
    )
        port map (
      I0 => \Use_Trace_AXI_Master.current_addr[0]_i_3_n_0\,
      I1 => full_stop,
      I2 => \Use_Trace_AXI_Master.execute_3_reg_n_0\,
      I3 => \execute_2__0\,
      I4 => \Use_Trace_AXI_Master.low_addr_reg_n_0_[1]\,
      I5 => \plusOp_inferred__0/i__carry__5_n_4\,
      O => \p_2_in__0\(28)
    );
\Use_Trace_AXI_Master.current_addr[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0EE0000"
    )
        port map (
      I0 => \Use_Trace_AXI_Master.current_addr[0]_i_3_n_0\,
      I1 => full_stop,
      I2 => \Use_Trace_AXI_Master.execute_3_reg_n_0\,
      I3 => \execute_2__0\,
      I4 => \plusOp_inferred__0/i__carry__1_n_7\,
      O => \p_2_in__0\(9)
    );
\Use_Trace_AXI_Master.current_addr[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0EE0000"
    )
        port map (
      I0 => \Use_Trace_AXI_Master.current_addr[0]_i_3_n_0\,
      I1 => full_stop,
      I2 => \Use_Trace_AXI_Master.execute_3_reg_n_0\,
      I3 => \execute_2__0\,
      I4 => \plusOp_inferred__0/i__carry__0_n_4\,
      O => \p_2_in__0\(8)
    );
\Use_Trace_AXI_Master.current_addr[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0EE0000"
    )
        port map (
      I0 => \Use_Trace_AXI_Master.current_addr[0]_i_3_n_0\,
      I1 => full_stop,
      I2 => \Use_Trace_AXI_Master.execute_3_reg_n_0\,
      I3 => \execute_2__0\,
      I4 => \plusOp_inferred__0/i__carry__0_n_5\,
      O => \p_2_in__0\(7)
    );
\Use_Trace_AXI_Master.current_addr[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0EE0000"
    )
        port map (
      I0 => \Use_Trace_AXI_Master.current_addr[0]_i_3_n_0\,
      I1 => full_stop,
      I2 => \Use_Trace_AXI_Master.execute_3_reg_n_0\,
      I3 => \execute_2__0\,
      I4 => \plusOp_inferred__0/i__carry__0_n_6\,
      O => \p_2_in__0\(6)
    );
\Use_Trace_AXI_Master.current_addr[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0EE0000"
    )
        port map (
      I0 => \Use_Trace_AXI_Master.current_addr[0]_i_3_n_0\,
      I1 => full_stop,
      I2 => \Use_Trace_AXI_Master.execute_3_reg_n_0\,
      I3 => \execute_2__0\,
      I4 => \plusOp_inferred__0/i__carry__0_n_7\,
      O => \p_2_in__0\(5)
    );
\Use_Trace_AXI_Master.current_addr[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0EE0000"
    )
        port map (
      I0 => \Use_Trace_AXI_Master.current_addr[0]_i_3_n_0\,
      I1 => full_stop,
      I2 => \Use_Trace_AXI_Master.execute_3_reg_n_0\,
      I3 => \execute_2__0\,
      I4 => \plusOp_inferred__0/i__carry_n_4\,
      O => \p_2_in__0\(4)
    );
\Use_Trace_AXI_Master.current_addr[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0EE0000"
    )
        port map (
      I0 => \Use_Trace_AXI_Master.current_addr[0]_i_3_n_0\,
      I1 => full_stop,
      I2 => \Use_Trace_AXI_Master.execute_3_reg_n_0\,
      I3 => \execute_2__0\,
      I4 => \plusOp_inferred__0/i__carry_n_5\,
      O => \p_2_in__0\(3)
    );
\Use_Trace_AXI_Master.current_addr[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0EE0000"
    )
        port map (
      I0 => \Use_Trace_AXI_Master.current_addr[0]_i_3_n_0\,
      I1 => full_stop,
      I2 => \Use_Trace_AXI_Master.execute_3_reg_n_0\,
      I3 => \execute_2__0\,
      I4 => \plusOp_inferred__0/i__carry_n_6\,
      O => \p_2_in__0\(2)
    );
\Use_Trace_AXI_Master.current_addr[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0EE0000"
    )
        port map (
      I0 => \Use_Trace_AXI_Master.current_addr[0]_i_3_n_0\,
      I1 => full_stop,
      I2 => \Use_Trace_AXI_Master.execute_3_reg_n_0\,
      I3 => \execute_2__0\,
      I4 => \plusOp_inferred__0/i__carry_n_7\,
      O => \p_2_in__0\(1)
    );
\Use_Trace_AXI_Master.current_addr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE0EE1F110000"
    )
        port map (
      I0 => \Use_Trace_AXI_Master.current_addr[0]_i_3_n_0\,
      I1 => full_stop,
      I2 => \Use_Trace_AXI_Master.execute_3_reg_n_0\,
      I3 => \execute_2__0\,
      I4 => \Use_Trace_AXI_Master.low_addr_reg_n_0_[2]\,
      I5 => \plusOp_inferred__0/i__carry__5_n_5\,
      O => \p_2_in__0\(27)
    );
\Use_Trace_AXI_Master.current_addr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE0EE1F110000"
    )
        port map (
      I0 => \Use_Trace_AXI_Master.current_addr[0]_i_3_n_0\,
      I1 => full_stop,
      I2 => \Use_Trace_AXI_Master.execute_3_reg_n_0\,
      I3 => \execute_2__0\,
      I4 => \Use_Trace_AXI_Master.low_addr_reg_n_0_[3]\,
      I5 => \plusOp_inferred__0/i__carry__5_n_6\,
      O => \p_2_in__0\(26)
    );
\Use_Trace_AXI_Master.current_addr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE0EE1F110000"
    )
        port map (
      I0 => \Use_Trace_AXI_Master.current_addr[0]_i_3_n_0\,
      I1 => full_stop,
      I2 => \Use_Trace_AXI_Master.execute_3_reg_n_0\,
      I3 => \execute_2__0\,
      I4 => \Use_Trace_AXI_Master.low_addr_reg_n_0_[4]\,
      I5 => \plusOp_inferred__0/i__carry__5_n_7\,
      O => \p_2_in__0\(25)
    );
\Use_Trace_AXI_Master.current_addr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE0EE1F110000"
    )
        port map (
      I0 => \Use_Trace_AXI_Master.current_addr[0]_i_3_n_0\,
      I1 => full_stop,
      I2 => \Use_Trace_AXI_Master.execute_3_reg_n_0\,
      I3 => \execute_2__0\,
      I4 => \Use_Trace_AXI_Master.low_addr_reg_n_0_[5]\,
      I5 => \plusOp_inferred__0/i__carry__4_n_4\,
      O => \p_2_in__0\(24)
    );
\Use_Trace_AXI_Master.current_addr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE0EE1F110000"
    )
        port map (
      I0 => \Use_Trace_AXI_Master.current_addr[0]_i_3_n_0\,
      I1 => full_stop,
      I2 => \Use_Trace_AXI_Master.execute_3_reg_n_0\,
      I3 => \execute_2__0\,
      I4 => \Use_Trace_AXI_Master.low_addr_reg_n_0_[6]\,
      I5 => \plusOp_inferred__0/i__carry__4_n_5\,
      O => \p_2_in__0\(23)
    );
\Use_Trace_AXI_Master.current_addr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE0EE1F110000"
    )
        port map (
      I0 => \Use_Trace_AXI_Master.current_addr[0]_i_3_n_0\,
      I1 => full_stop,
      I2 => \Use_Trace_AXI_Master.execute_3_reg_n_0\,
      I3 => \execute_2__0\,
      I4 => \Use_Trace_AXI_Master.low_addr_reg_n_0_[7]\,
      I5 => \plusOp_inferred__0/i__carry__4_n_6\,
      O => \p_2_in__0\(22)
    );
\Use_Trace_AXI_Master.current_addr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE0EE1F110000"
    )
        port map (
      I0 => \Use_Trace_AXI_Master.current_addr[0]_i_3_n_0\,
      I1 => full_stop,
      I2 => \Use_Trace_AXI_Master.execute_3_reg_n_0\,
      I3 => \execute_2__0\,
      I4 => \Use_Trace_AXI_Master.low_addr_reg_n_0_[8]\,
      I5 => \plusOp_inferred__0/i__carry__4_n_7\,
      O => \p_2_in__0\(21)
    );
\Use_Trace_AXI_Master.current_addr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE0EE1F110000"
    )
        port map (
      I0 => \Use_Trace_AXI_Master.current_addr[0]_i_3_n_0\,
      I1 => full_stop,
      I2 => \Use_Trace_AXI_Master.execute_3_reg_n_0\,
      I3 => \execute_2__0\,
      I4 => \Use_Trace_AXI_Master.low_addr_reg_n_0_[9]\,
      I5 => \plusOp_inferred__0/i__carry__3_n_4\,
      O => \p_2_in__0\(20)
    );
\Use_Trace_AXI_Master.current_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_AXI_Master.current_addr[0]_i_1_n_0\,
      D => \p_2_in__0\(29),
      Q => master_dwr_addr(31),
      R => Reset
    );
\Use_Trace_AXI_Master.current_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_AXI_Master.current_addr[0]_i_1_n_0\,
      D => \p_2_in__0\(19),
      Q => master_dwr_addr(21),
      R => Reset
    );
\Use_Trace_AXI_Master.current_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_AXI_Master.current_addr[0]_i_1_n_0\,
      D => \p_2_in__0\(18),
      Q => master_dwr_addr(20),
      R => Reset
    );
\Use_Trace_AXI_Master.current_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_AXI_Master.current_addr[0]_i_1_n_0\,
      D => \p_2_in__0\(17),
      Q => master_dwr_addr(19),
      R => Reset
    );
\Use_Trace_AXI_Master.current_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_AXI_Master.current_addr[0]_i_1_n_0\,
      D => \p_2_in__0\(16),
      Q => master_dwr_addr(18),
      R => Reset
    );
\Use_Trace_AXI_Master.current_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_AXI_Master.current_addr[0]_i_1_n_0\,
      D => \p_2_in__0\(15),
      Q => master_dwr_addr(17),
      R => Reset
    );
\Use_Trace_AXI_Master.current_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_AXI_Master.current_addr[0]_i_1_n_0\,
      D => \p_2_in__0\(14),
      Q => master_dwr_addr(16),
      R => Reset
    );
\Use_Trace_AXI_Master.current_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_AXI_Master.current_addr[0]_i_1_n_0\,
      D => \p_2_in__0\(13),
      Q => master_dwr_addr(15),
      R => \Use_Trace_AXI_Master.current_addr[16]_i_1_n_0\
    );
\Use_Trace_AXI_Master.current_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_AXI_Master.current_addr[0]_i_1_n_0\,
      D => \p_2_in__0\(12),
      Q => master_dwr_addr(14),
      R => \Use_Trace_AXI_Master.current_addr[16]_i_1_n_0\
    );
\Use_Trace_AXI_Master.current_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_AXI_Master.current_addr[0]_i_1_n_0\,
      D => \p_2_in__0\(11),
      Q => master_dwr_addr(13),
      R => \Use_Trace_AXI_Master.current_addr[16]_i_1_n_0\
    );
\Use_Trace_AXI_Master.current_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_AXI_Master.current_addr[0]_i_1_n_0\,
      D => \p_2_in__0\(10),
      Q => master_dwr_addr(12),
      R => \Use_Trace_AXI_Master.current_addr[16]_i_1_n_0\
    );
\Use_Trace_AXI_Master.current_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_AXI_Master.current_addr[0]_i_1_n_0\,
      D => \p_2_in__0\(28),
      Q => master_dwr_addr(30),
      R => Reset
    );
\Use_Trace_AXI_Master.current_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_AXI_Master.current_addr[0]_i_1_n_0\,
      D => \p_2_in__0\(9),
      Q => master_dwr_addr(11),
      R => \Use_Trace_AXI_Master.current_addr[16]_i_1_n_0\
    );
\Use_Trace_AXI_Master.current_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_AXI_Master.current_addr[0]_i_1_n_0\,
      D => \p_2_in__0\(8),
      Q => master_dwr_addr(10),
      R => \Use_Trace_AXI_Master.current_addr[16]_i_1_n_0\
    );
\Use_Trace_AXI_Master.current_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_AXI_Master.current_addr[0]_i_1_n_0\,
      D => \p_2_in__0\(7),
      Q => master_dwr_addr(9),
      R => \Use_Trace_AXI_Master.current_addr[16]_i_1_n_0\
    );
\Use_Trace_AXI_Master.current_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_AXI_Master.current_addr[0]_i_1_n_0\,
      D => \p_2_in__0\(6),
      Q => master_dwr_addr(8),
      R => \Use_Trace_AXI_Master.current_addr[16]_i_1_n_0\
    );
\Use_Trace_AXI_Master.current_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_AXI_Master.current_addr[0]_i_1_n_0\,
      D => \p_2_in__0\(5),
      Q => master_dwr_addr(7),
      R => \Use_Trace_AXI_Master.current_addr[16]_i_1_n_0\
    );
\Use_Trace_AXI_Master.current_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_AXI_Master.current_addr[0]_i_1_n_0\,
      D => \p_2_in__0\(4),
      Q => master_dwr_addr(6),
      R => \Use_Trace_AXI_Master.current_addr[16]_i_1_n_0\
    );
\Use_Trace_AXI_Master.current_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_AXI_Master.current_addr[0]_i_1_n_0\,
      D => \p_2_in__0\(3),
      Q => master_dwr_addr(5),
      R => \Use_Trace_AXI_Master.current_addr[16]_i_1_n_0\
    );
\Use_Trace_AXI_Master.current_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_AXI_Master.current_addr[0]_i_1_n_0\,
      D => \p_2_in__0\(2),
      Q => master_dwr_addr(4),
      R => \Use_Trace_AXI_Master.current_addr[16]_i_1_n_0\
    );
\Use_Trace_AXI_Master.current_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_AXI_Master.current_addr[0]_i_1_n_0\,
      D => \p_2_in__0\(1),
      Q => master_dwr_addr(3),
      R => \Use_Trace_AXI_Master.current_addr[16]_i_1_n_0\
    );
\Use_Trace_AXI_Master.current_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_AXI_Master.current_addr[0]_i_1_n_0\,
      D => \p_2_in__0\(27),
      Q => master_dwr_addr(29),
      R => Reset
    );
\Use_Trace_AXI_Master.current_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_AXI_Master.current_addr[0]_i_1_n_0\,
      D => \p_2_in__0\(26),
      Q => master_dwr_addr(28),
      R => Reset
    );
\Use_Trace_AXI_Master.current_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_AXI_Master.current_addr[0]_i_1_n_0\,
      D => \p_2_in__0\(25),
      Q => master_dwr_addr(27),
      R => Reset
    );
\Use_Trace_AXI_Master.current_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_AXI_Master.current_addr[0]_i_1_n_0\,
      D => \p_2_in__0\(24),
      Q => master_dwr_addr(26),
      R => Reset
    );
\Use_Trace_AXI_Master.current_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_AXI_Master.current_addr[0]_i_1_n_0\,
      D => \p_2_in__0\(23),
      Q => master_dwr_addr(25),
      R => Reset
    );
\Use_Trace_AXI_Master.current_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_AXI_Master.current_addr[0]_i_1_n_0\,
      D => \p_2_in__0\(22),
      Q => master_dwr_addr(24),
      R => Reset
    );
\Use_Trace_AXI_Master.current_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_AXI_Master.current_addr[0]_i_1_n_0\,
      D => \p_2_in__0\(21),
      Q => master_dwr_addr(23),
      R => Reset
    );
\Use_Trace_AXI_Master.current_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_AXI_Master.current_addr[0]_i_1_n_0\,
      D => \p_2_in__0\(20),
      Q => master_dwr_addr(22),
      R => Reset
    );
\Use_Trace_AXI_Master.execute_1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => \Use_Trace_AXI_Master.execute_reg_n_0\,
      Q => \execute_1__0\,
      R => Reset
    );
\Use_Trace_AXI_Master.execute_2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => \execute_1__0\,
      Q => \execute_2__0\,
      R => Reset
    );
\Use_Trace_AXI_Master.execute_3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => \execute_2__0\,
      Q => \Use_Trace_AXI_Master.execute_3_reg_n_0\,
      R => Reset
    );
\Use_Trace_AXI_Master.execute_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => command(7),
      I1 => command(5),
      I2 => command(6),
      I3 => \Use_Trace_AXI_Master.execute_i_2_n_0\,
      O => execute
    );
\Use_Trace_AXI_Master.execute_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => command(2),
      I1 => command(0),
      I2 => command(1),
      I3 => command(3),
      I4 => command(4),
      O => \Use_Trace_AXI_Master.execute_i_2_n_0\
    );
\Use_Trace_AXI_Master.execute_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => data_cmd_reset,
      D => execute,
      Q => \Use_Trace_AXI_Master.execute_reg_n_0\
    );
\Use_Trace_AXI_Master.full_stop_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => command(5),
      I1 => command(7),
      O => \Use_Trace_AXI_Master.full_stop_i_2_n_0\
    );
\Use_Trace_AXI_Master.full_stop_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => \^ar\(0),
      D => \Use_BSCAN.FDC_I_n_39\,
      Q => full_stop
    );
\Use_Trace_AXI_Master.high_addr_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Use_BSCAN.FDC_I_n_16\,
      CLR => \^ar\(0),
      D => p_0_in_2(7),
      Q => \Use_Trace_AXI_Master.high_addr_reg_n_0_[0]\
    );
\Use_Trace_AXI_Master.high_addr_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Use_BSCAN.FDC_I_n_16\,
      CLR => \^ar\(0),
      D => \tdi_shifter_reg_n_0_[10]\,
      Q => \Use_Trace_AXI_Master.high_addr_reg_n_0_[10]\
    );
\Use_Trace_AXI_Master.high_addr_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Use_BSCAN.FDC_I_n_16\,
      CLR => \^ar\(0),
      D => \tdi_shifter_reg_n_0_[11]\,
      Q => \Use_Trace_AXI_Master.high_addr_reg_n_0_[11]\
    );
\Use_Trace_AXI_Master.high_addr_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Use_BSCAN.FDC_I_n_16\,
      CLR => \^ar\(0),
      D => \tdi_shifter_reg_n_0_[12]\,
      Q => \Use_Trace_AXI_Master.high_addr_reg_n_0_[12]\
    );
\Use_Trace_AXI_Master.high_addr_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Use_BSCAN.FDC_I_n_16\,
      CLR => \^ar\(0),
      D => \tdi_shifter_reg_n_0_[13]\,
      Q => \Use_Trace_AXI_Master.high_addr_reg_n_0_[13]\
    );
\Use_Trace_AXI_Master.high_addr_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Use_BSCAN.FDC_I_n_16\,
      CLR => \^ar\(0),
      D => \tdi_shifter_reg_n_0_[14]\,
      Q => \Use_Trace_AXI_Master.high_addr_reg_n_0_[14]\
    );
\Use_Trace_AXI_Master.high_addr_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Use_BSCAN.FDC_I_n_16\,
      CLR => \^ar\(0),
      D => \tdi_shifter_reg_n_0_[15]\,
      Q => \Use_Trace_AXI_Master.high_addr_reg_n_0_[15]\
    );
\Use_Trace_AXI_Master.high_addr_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Use_BSCAN.FDC_I_n_16\,
      CLR => \^ar\(0),
      D => p_0_in_2(6),
      Q => \Use_Trace_AXI_Master.high_addr_reg_n_0_[1]\
    );
\Use_Trace_AXI_Master.high_addr_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Use_BSCAN.FDC_I_n_16\,
      CLR => \^ar\(0),
      D => p_0_in_2(5),
      Q => \Use_Trace_AXI_Master.high_addr_reg_n_0_[2]\
    );
\Use_Trace_AXI_Master.high_addr_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Use_BSCAN.FDC_I_n_16\,
      CLR => \^ar\(0),
      D => p_0_in_2(4),
      Q => \Use_Trace_AXI_Master.high_addr_reg_n_0_[3]\
    );
\Use_Trace_AXI_Master.high_addr_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Use_BSCAN.FDC_I_n_16\,
      CLR => \^ar\(0),
      D => p_0_in_2(3),
      Q => \Use_Trace_AXI_Master.high_addr_reg_n_0_[4]\
    );
\Use_Trace_AXI_Master.high_addr_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Use_BSCAN.FDC_I_n_16\,
      CLR => \^ar\(0),
      D => p_0_in_2(2),
      Q => \Use_Trace_AXI_Master.high_addr_reg_n_0_[5]\
    );
\Use_Trace_AXI_Master.high_addr_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Use_BSCAN.FDC_I_n_16\,
      CLR => \^ar\(0),
      D => p_0_in_2(1),
      Q => \Use_Trace_AXI_Master.high_addr_reg_n_0_[6]\
    );
\Use_Trace_AXI_Master.high_addr_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Use_BSCAN.FDC_I_n_16\,
      CLR => \^ar\(0),
      D => p_0_in_2(0),
      Q => \Use_Trace_AXI_Master.high_addr_reg_n_0_[7]\
    );
\Use_Trace_AXI_Master.high_addr_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Use_BSCAN.FDC_I_n_16\,
      CLR => \^ar\(0),
      D => \tdi_shifter_reg_n_0_[8]\,
      Q => \Use_Trace_AXI_Master.high_addr_reg_n_0_[8]\
    );
\Use_Trace_AXI_Master.high_addr_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Use_BSCAN.FDC_I_n_16\,
      CLR => \^ar\(0),
      D => \tdi_shifter_reg_n_0_[9]\,
      Q => \Use_Trace_AXI_Master.high_addr_reg_n_0_[9]\
    );
\Use_Trace_AXI_Master.low_addr_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Use_BSCAN.FDC_I_n_15\,
      CLR => \^ar\(0),
      D => p_0_in_2(7),
      Q => \Use_Trace_AXI_Master.low_addr_reg_n_0_[0]\
    );
\Use_Trace_AXI_Master.low_addr_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Use_BSCAN.FDC_I_n_15\,
      CLR => \^ar\(0),
      D => \tdi_shifter_reg_n_0_[10]\,
      Q => \Use_Trace_AXI_Master.low_addr_reg_n_0_[10]\
    );
\Use_Trace_AXI_Master.low_addr_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Use_BSCAN.FDC_I_n_15\,
      CLR => \^ar\(0),
      D => \tdi_shifter_reg_n_0_[11]\,
      Q => \Use_Trace_AXI_Master.low_addr_reg_n_0_[11]\
    );
\Use_Trace_AXI_Master.low_addr_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Use_BSCAN.FDC_I_n_15\,
      CLR => \^ar\(0),
      D => \tdi_shifter_reg_n_0_[12]\,
      Q => \Use_Trace_AXI_Master.low_addr_reg_n_0_[12]\
    );
\Use_Trace_AXI_Master.low_addr_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Use_BSCAN.FDC_I_n_15\,
      CLR => \^ar\(0),
      D => \tdi_shifter_reg_n_0_[13]\,
      Q => \Use_Trace_AXI_Master.low_addr_reg_n_0_[13]\
    );
\Use_Trace_AXI_Master.low_addr_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Use_BSCAN.FDC_I_n_15\,
      CLR => \^ar\(0),
      D => \tdi_shifter_reg_n_0_[14]\,
      Q => \Use_Trace_AXI_Master.low_addr_reg_n_0_[14]\
    );
\Use_Trace_AXI_Master.low_addr_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Use_BSCAN.FDC_I_n_15\,
      CLR => \^ar\(0),
      D => \tdi_shifter_reg_n_0_[15]\,
      Q => \Use_Trace_AXI_Master.low_addr_reg_n_0_[15]\
    );
\Use_Trace_AXI_Master.low_addr_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Use_BSCAN.FDC_I_n_15\,
      CLR => \^ar\(0),
      D => p_0_in_2(6),
      Q => \Use_Trace_AXI_Master.low_addr_reg_n_0_[1]\
    );
\Use_Trace_AXI_Master.low_addr_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Use_BSCAN.FDC_I_n_15\,
      CLR => \^ar\(0),
      D => p_0_in_2(5),
      Q => \Use_Trace_AXI_Master.low_addr_reg_n_0_[2]\
    );
\Use_Trace_AXI_Master.low_addr_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Use_BSCAN.FDC_I_n_15\,
      CLR => \^ar\(0),
      D => p_0_in_2(4),
      Q => \Use_Trace_AXI_Master.low_addr_reg_n_0_[3]\
    );
\Use_Trace_AXI_Master.low_addr_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Use_BSCAN.FDC_I_n_15\,
      CLR => \^ar\(0),
      D => p_0_in_2(3),
      Q => \Use_Trace_AXI_Master.low_addr_reg_n_0_[4]\
    );
\Use_Trace_AXI_Master.low_addr_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Use_BSCAN.FDC_I_n_15\,
      CLR => \^ar\(0),
      D => p_0_in_2(2),
      Q => \Use_Trace_AXI_Master.low_addr_reg_n_0_[5]\
    );
\Use_Trace_AXI_Master.low_addr_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Use_BSCAN.FDC_I_n_15\,
      CLR => \^ar\(0),
      D => p_0_in_2(1),
      Q => \Use_Trace_AXI_Master.low_addr_reg_n_0_[6]\
    );
\Use_Trace_AXI_Master.low_addr_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Use_BSCAN.FDC_I_n_15\,
      CLR => \^ar\(0),
      D => p_0_in_2(0),
      Q => \Use_Trace_AXI_Master.low_addr_reg_n_0_[7]\
    );
\Use_Trace_AXI_Master.low_addr_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Use_BSCAN.FDC_I_n_15\,
      CLR => \^ar\(0),
      D => \tdi_shifter_reg_n_0_[8]\,
      Q => \Use_Trace_AXI_Master.low_addr_reg_n_0_[8]\
    );
\Use_Trace_AXI_Master.low_addr_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \Use_BSCAN.FDC_I_n_15\,
      CLR => \^ar\(0),
      D => \tdi_shifter_reg_n_0_[9]\,
      Q => \Use_Trace_AXI_Master.low_addr_reg_n_0_[9]\
    );
\Use_Trace_AXI_Master.output[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => master_dwr_addr(31),
      I1 => \Use_Trace_AXI_Master.output[0]_i_2_n_0\,
      O => \Use_Trace_AXI_Master.output[0]_i_1_n_0\
    );
\Use_Trace_AXI_Master.output[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555555D"
    )
        port map (
      I0 => \^use_dbg_reg_access.dbgreg_capture_reg\,
      I1 => command(6),
      I2 => command(5),
      I3 => command(7),
      I4 => \Use_Trace_AXI_Master.execute_i_2_n_0\,
      O => \Use_Trace_AXI_Master.output[0]_i_2_n_0\
    );
\Use_Trace_AXI_Master.output[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Trace_AXI_Master.output_reg_n_0_[9]\,
      I4 => \Use_Trace_AXI_Master.output[0]_i_2_n_0\,
      I5 => master_dwr_addr(21),
      O => \Use_Trace_AXI_Master.output[10]_i_1_n_0\
    );
\Use_Trace_AXI_Master.output[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Trace_AXI_Master.output_reg_n_0_[10]\,
      I4 => \Use_Trace_AXI_Master.output[0]_i_2_n_0\,
      I5 => master_dwr_addr(20),
      O => \Use_Trace_AXI_Master.output[11]_i_1_n_0\
    );
\Use_Trace_AXI_Master.output[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Trace_AXI_Master.output_reg_n_0_[11]\,
      I4 => \Use_Trace_AXI_Master.output[0]_i_2_n_0\,
      I5 => master_dwr_addr(19),
      O => \Use_Trace_AXI_Master.output[12]_i_1_n_0\
    );
\Use_Trace_AXI_Master.output[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Trace_AXI_Master.output_reg_n_0_[12]\,
      I4 => \Use_Trace_AXI_Master.output[0]_i_2_n_0\,
      I5 => master_dwr_addr(18),
      O => \Use_Trace_AXI_Master.output[13]_i_1_n_0\
    );
\Use_Trace_AXI_Master.output[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Trace_AXI_Master.output_reg_n_0_[13]\,
      I4 => \Use_Trace_AXI_Master.output[0]_i_2_n_0\,
      I5 => master_dwr_addr(17),
      O => \Use_Trace_AXI_Master.output[14]_i_1_n_0\
    );
\Use_Trace_AXI_Master.output[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Trace_AXI_Master.output_reg_n_0_[14]\,
      I4 => \Use_Trace_AXI_Master.output[0]_i_2_n_0\,
      I5 => master_dwr_addr(16),
      O => \Use_Trace_AXI_Master.output[15]_i_1_n_0\
    );
\Use_Trace_AXI_Master.output[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Trace_AXI_Master.output_reg_n_0_[15]\,
      I4 => \Use_Trace_AXI_Master.output[0]_i_2_n_0\,
      I5 => master_dwr_addr(15),
      O => \Use_Trace_AXI_Master.output[16]_i_1_n_0\
    );
\Use_Trace_AXI_Master.output[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Trace_AXI_Master.output_reg_n_0_[16]\,
      I4 => \Use_Trace_AXI_Master.output[0]_i_2_n_0\,
      I5 => master_dwr_addr(14),
      O => \Use_Trace_AXI_Master.output[17]_i_1_n_0\
    );
\Use_Trace_AXI_Master.output[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Trace_AXI_Master.output_reg_n_0_[17]\,
      I4 => \Use_Trace_AXI_Master.output[0]_i_2_n_0\,
      I5 => master_dwr_addr(13),
      O => \Use_Trace_AXI_Master.output[18]_i_1_n_0\
    );
\Use_Trace_AXI_Master.output[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Trace_AXI_Master.output_reg_n_0_[18]\,
      I4 => \Use_Trace_AXI_Master.output[0]_i_2_n_0\,
      I5 => master_dwr_addr(12),
      O => \Use_Trace_AXI_Master.output[19]_i_1_n_0\
    );
\Use_Trace_AXI_Master.output[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Trace_AXI_Master.output_reg_n_0_[0]\,
      I4 => \Use_Trace_AXI_Master.output[0]_i_2_n_0\,
      I5 => master_dwr_addr(30),
      O => \Use_Trace_AXI_Master.output[1]_i_1_n_0\
    );
\Use_Trace_AXI_Master.output[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Trace_AXI_Master.output_reg_n_0_[19]\,
      I4 => \Use_Trace_AXI_Master.output[0]_i_2_n_0\,
      I5 => master_dwr_addr(11),
      O => \Use_Trace_AXI_Master.output[20]_i_1_n_0\
    );
\Use_Trace_AXI_Master.output[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Trace_AXI_Master.output_reg_n_0_[20]\,
      I4 => \Use_Trace_AXI_Master.output[0]_i_2_n_0\,
      I5 => master_dwr_addr(10),
      O => \Use_Trace_AXI_Master.output[21]_i_1_n_0\
    );
\Use_Trace_AXI_Master.output[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Trace_AXI_Master.output_reg_n_0_[21]\,
      I4 => \Use_Trace_AXI_Master.output[0]_i_2_n_0\,
      I5 => master_dwr_addr(9),
      O => \Use_Trace_AXI_Master.output[22]_i_1_n_0\
    );
\Use_Trace_AXI_Master.output[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Trace_AXI_Master.output_reg_n_0_[22]\,
      I4 => \Use_Trace_AXI_Master.output[0]_i_2_n_0\,
      I5 => master_dwr_addr(8),
      O => \Use_Trace_AXI_Master.output[23]_i_1_n_0\
    );
\Use_Trace_AXI_Master.output[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Trace_AXI_Master.output_reg_n_0_[23]\,
      I4 => \Use_Trace_AXI_Master.output[0]_i_2_n_0\,
      I5 => master_dwr_addr(7),
      O => \Use_Trace_AXI_Master.output[24]_i_1_n_0\
    );
\Use_Trace_AXI_Master.output[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Trace_AXI_Master.output_reg_n_0_[24]\,
      I4 => \Use_Trace_AXI_Master.output[0]_i_2_n_0\,
      I5 => master_dwr_addr(6),
      O => \Use_Trace_AXI_Master.output[25]_i_1_n_0\
    );
\Use_Trace_AXI_Master.output[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Trace_AXI_Master.output_reg_n_0_[25]\,
      I4 => \Use_Trace_AXI_Master.output[0]_i_2_n_0\,
      I5 => master_dwr_addr(5),
      O => \Use_Trace_AXI_Master.output[26]_i_1_n_0\
    );
\Use_Trace_AXI_Master.output[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Trace_AXI_Master.output_reg_n_0_[26]\,
      I4 => \Use_Trace_AXI_Master.output[0]_i_2_n_0\,
      I5 => master_dwr_addr(4),
      O => \Use_Trace_AXI_Master.output[27]_i_1_n_0\
    );
\Use_Trace_AXI_Master.output[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Trace_AXI_Master.output_reg_n_0_[27]\,
      I4 => \Use_Trace_AXI_Master.output[0]_i_2_n_0\,
      I5 => master_dwr_addr(3),
      O => \Use_Trace_AXI_Master.output[28]_i_1_n_0\
    );
\Use_Trace_AXI_Master.output[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA888A800088808"
    )
        port map (
      I0 => \Use_Trace_AXI_Master.output[0]_i_2_n_0\,
      I1 => \Use_Trace_AXI_Master.output_reg_n_0_[28]\,
      I2 => CAPTURE,
      I3 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I4 => dbgreg_CAPTURE,
      I5 => wrap,
      O => \Use_Trace_AXI_Master.output[29]_i_1_n_0\
    );
\Use_Trace_AXI_Master.output[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Trace_AXI_Master.output_reg_n_0_[1]\,
      I4 => \Use_Trace_AXI_Master.output[0]_i_2_n_0\,
      I5 => master_dwr_addr(29),
      O => \Use_Trace_AXI_Master.output[2]_i_1_n_0\
    );
\Use_Trace_AXI_Master.output[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA0CAA00AA00AA"
    )
        port map (
      I0 => \Use_Trace_AXI_Master.output_reg_n_0_[29]\,
      I1 => command(6),
      I2 => \Use_Trace_AXI_Master.execute_i_2_n_0\,
      I3 => \^use_dbg_reg_access.dbgreg_capture_reg\,
      I4 => \Use_Trace_AXI_Master.output[30]_i_2_n_0\,
      I5 => \Use_Trace_AXI_Master.wr_resp_reg_n_0_[0]\,
      O => \Use_Trace_AXI_Master.output[30]_i_1_n_0\
    );
\Use_Trace_AXI_Master.output[30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => command(7),
      I1 => command(5),
      O => \Use_Trace_AXI_Master.output[30]_i_2_n_0\
    );
\Use_Trace_AXI_Master.output[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA0CAA00AA00AA"
    )
        port map (
      I0 => \Use_Trace_AXI_Master.output_reg_n_0_[30]\,
      I1 => command(6),
      I2 => \Use_Trace_AXI_Master.execute_i_2_n_0\,
      I3 => \^use_dbg_reg_access.dbgreg_capture_reg\,
      I4 => \Use_Trace_AXI_Master.output[30]_i_2_n_0\,
      I5 => \Use_Trace_AXI_Master.wr_resp_reg_n_0_[1]\,
      O => \Use_Trace_AXI_Master.output[31]_i_1_n_0\
    );
\Use_Trace_AXI_Master.output[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Trace_AXI_Master.output_reg_n_0_[2]\,
      I4 => \Use_Trace_AXI_Master.output[0]_i_2_n_0\,
      I5 => master_dwr_addr(28),
      O => \Use_Trace_AXI_Master.output[3]_i_1_n_0\
    );
\Use_Trace_AXI_Master.output[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Trace_AXI_Master.output_reg_n_0_[3]\,
      I4 => \Use_Trace_AXI_Master.output[0]_i_2_n_0\,
      I5 => master_dwr_addr(27),
      O => \Use_Trace_AXI_Master.output[4]_i_1_n_0\
    );
\Use_Trace_AXI_Master.output[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Trace_AXI_Master.output_reg_n_0_[4]\,
      I4 => \Use_Trace_AXI_Master.output[0]_i_2_n_0\,
      I5 => master_dwr_addr(26),
      O => \Use_Trace_AXI_Master.output[5]_i_1_n_0\
    );
\Use_Trace_AXI_Master.output[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Trace_AXI_Master.output_reg_n_0_[5]\,
      I4 => \Use_Trace_AXI_Master.output[0]_i_2_n_0\,
      I5 => master_dwr_addr(25),
      O => \Use_Trace_AXI_Master.output[6]_i_1_n_0\
    );
\Use_Trace_AXI_Master.output[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Trace_AXI_Master.output_reg_n_0_[6]\,
      I4 => \Use_Trace_AXI_Master.output[0]_i_2_n_0\,
      I5 => master_dwr_addr(24),
      O => \Use_Trace_AXI_Master.output[7]_i_1_n_0\
    );
\Use_Trace_AXI_Master.output[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Trace_AXI_Master.output_reg_n_0_[7]\,
      I4 => \Use_Trace_AXI_Master.output[0]_i_2_n_0\,
      I5 => master_dwr_addr(23),
      O => \Use_Trace_AXI_Master.output[8]_i_1_n_0\
    );
\Use_Trace_AXI_Master.output[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => dbgreg_CAPTURE,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => CAPTURE,
      I3 => \Use_Trace_AXI_Master.output_reg_n_0_[8]\,
      I4 => \Use_Trace_AXI_Master.output[0]_i_2_n_0\,
      I5 => master_dwr_addr(22),
      O => \Use_Trace_AXI_Master.output[9]_i_1_n_0\
    );
\Use_Trace_AXI_Master.output_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Trace_AXI_Master.output[0]_i_1_n_0\,
      Q => \Use_Trace_AXI_Master.output_reg_n_0_[0]\
    );
\Use_Trace_AXI_Master.output_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Trace_AXI_Master.output[10]_i_1_n_0\,
      Q => \Use_Trace_AXI_Master.output_reg_n_0_[10]\
    );
\Use_Trace_AXI_Master.output_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Trace_AXI_Master.output[11]_i_1_n_0\,
      Q => \Use_Trace_AXI_Master.output_reg_n_0_[11]\
    );
\Use_Trace_AXI_Master.output_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Trace_AXI_Master.output[12]_i_1_n_0\,
      Q => \Use_Trace_AXI_Master.output_reg_n_0_[12]\
    );
\Use_Trace_AXI_Master.output_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Trace_AXI_Master.output[13]_i_1_n_0\,
      Q => \Use_Trace_AXI_Master.output_reg_n_0_[13]\
    );
\Use_Trace_AXI_Master.output_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Trace_AXI_Master.output[14]_i_1_n_0\,
      Q => \Use_Trace_AXI_Master.output_reg_n_0_[14]\
    );
\Use_Trace_AXI_Master.output_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Trace_AXI_Master.output[15]_i_1_n_0\,
      Q => \Use_Trace_AXI_Master.output_reg_n_0_[15]\
    );
\Use_Trace_AXI_Master.output_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Trace_AXI_Master.output[16]_i_1_n_0\,
      Q => \Use_Trace_AXI_Master.output_reg_n_0_[16]\
    );
\Use_Trace_AXI_Master.output_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Trace_AXI_Master.output[17]_i_1_n_0\,
      Q => \Use_Trace_AXI_Master.output_reg_n_0_[17]\
    );
\Use_Trace_AXI_Master.output_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Trace_AXI_Master.output[18]_i_1_n_0\,
      Q => \Use_Trace_AXI_Master.output_reg_n_0_[18]\
    );
\Use_Trace_AXI_Master.output_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Trace_AXI_Master.output[19]_i_1_n_0\,
      Q => \Use_Trace_AXI_Master.output_reg_n_0_[19]\
    );
\Use_Trace_AXI_Master.output_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Trace_AXI_Master.output[1]_i_1_n_0\,
      Q => \Use_Trace_AXI_Master.output_reg_n_0_[1]\
    );
\Use_Trace_AXI_Master.output_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Trace_AXI_Master.output[20]_i_1_n_0\,
      Q => \Use_Trace_AXI_Master.output_reg_n_0_[20]\
    );
\Use_Trace_AXI_Master.output_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Trace_AXI_Master.output[21]_i_1_n_0\,
      Q => \Use_Trace_AXI_Master.output_reg_n_0_[21]\
    );
\Use_Trace_AXI_Master.output_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Trace_AXI_Master.output[22]_i_1_n_0\,
      Q => \Use_Trace_AXI_Master.output_reg_n_0_[22]\
    );
\Use_Trace_AXI_Master.output_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Trace_AXI_Master.output[23]_i_1_n_0\,
      Q => \Use_Trace_AXI_Master.output_reg_n_0_[23]\
    );
\Use_Trace_AXI_Master.output_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Trace_AXI_Master.output[24]_i_1_n_0\,
      Q => \Use_Trace_AXI_Master.output_reg_n_0_[24]\
    );
\Use_Trace_AXI_Master.output_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Trace_AXI_Master.output[25]_i_1_n_0\,
      Q => \Use_Trace_AXI_Master.output_reg_n_0_[25]\
    );
\Use_Trace_AXI_Master.output_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Trace_AXI_Master.output[26]_i_1_n_0\,
      Q => \Use_Trace_AXI_Master.output_reg_n_0_[26]\
    );
\Use_Trace_AXI_Master.output_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Trace_AXI_Master.output[27]_i_1_n_0\,
      Q => \Use_Trace_AXI_Master.output_reg_n_0_[27]\
    );
\Use_Trace_AXI_Master.output_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Trace_AXI_Master.output[28]_i_1_n_0\,
      Q => \Use_Trace_AXI_Master.output_reg_n_0_[28]\
    );
\Use_Trace_AXI_Master.output_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Trace_AXI_Master.output[29]_i_1_n_0\,
      Q => \Use_Trace_AXI_Master.output_reg_n_0_[29]\
    );
\Use_Trace_AXI_Master.output_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Trace_AXI_Master.output[2]_i_1_n_0\,
      Q => \Use_Trace_AXI_Master.output_reg_n_0_[2]\
    );
\Use_Trace_AXI_Master.output_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Trace_AXI_Master.output[30]_i_1_n_0\,
      Q => \Use_Trace_AXI_Master.output_reg_n_0_[30]\
    );
\Use_Trace_AXI_Master.output_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Trace_AXI_Master.output[31]_i_1_n_0\,
      Q => \Use_Trace_AXI_Master.output_reg_n_0_[31]\
    );
\Use_Trace_AXI_Master.output_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Trace_AXI_Master.output[3]_i_1_n_0\,
      Q => \Use_Trace_AXI_Master.output_reg_n_0_[3]\
    );
\Use_Trace_AXI_Master.output_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Trace_AXI_Master.output[4]_i_1_n_0\,
      Q => \Use_Trace_AXI_Master.output_reg_n_0_[4]\
    );
\Use_Trace_AXI_Master.output_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Trace_AXI_Master.output[5]_i_1_n_0\,
      Q => \Use_Trace_AXI_Master.output_reg_n_0_[5]\
    );
\Use_Trace_AXI_Master.output_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Trace_AXI_Master.output[6]_i_1_n_0\,
      Q => \Use_Trace_AXI_Master.output_reg_n_0_[6]\
    );
\Use_Trace_AXI_Master.output_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Trace_AXI_Master.output[7]_i_1_n_0\,
      Q => \Use_Trace_AXI_Master.output_reg_n_0_[7]\
    );
\Use_Trace_AXI_Master.output_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Trace_AXI_Master.output[8]_i_1_n_0\,
      Q => \Use_Trace_AXI_Master.output_reg_n_0_[8]\
    );
\Use_Trace_AXI_Master.output_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => \Use_Dbg_Reg_Access.tdo_reg[0]_i_1_n_0\,
      CLR => \^ar\(0),
      D => \Use_Trace_AXI_Master.output[9]_i_1_n_0\,
      Q => \Use_Trace_AXI_Master.output_reg_n_0_[9]\
    );
\Use_Trace_AXI_Master.wr_resp[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BAAAAAAA"
    )
        port map (
      I0 => \Use_Trace_AXI_Master.wr_resp_reg_n_0_[0]\,
      I1 => \Use_Trace_AXI_Master.wr_resp_reg_n_0_[1]\,
      I2 => axi_dwr_sel,
      I3 => \Use_Trace_AXI_Master.current_addr_reg[28]_0\,
      I4 => master_dwr_resp(1),
      I5 => \Use_Trace_AXI_Master.current_addr[16]_i_1_n_0\,
      O => \Use_Trace_AXI_Master.wr_resp[0]_i_1_n_0\
    );
\Use_Trace_AXI_Master.wr_resp[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DCCCCCCC"
    )
        port map (
      I0 => \Use_Trace_AXI_Master.wr_resp_reg_n_0_[0]\,
      I1 => \Use_Trace_AXI_Master.wr_resp_reg_n_0_[1]\,
      I2 => axi_dwr_sel,
      I3 => \Use_Trace_AXI_Master.current_addr_reg[28]_0\,
      I4 => master_dwr_resp(0),
      I5 => \Use_Trace_AXI_Master.current_addr[16]_i_1_n_0\,
      O => \Use_Trace_AXI_Master.wr_resp[1]_i_1_n_0\
    );
\Use_Trace_AXI_Master.wr_resp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => \Use_Trace_AXI_Master.wr_resp[0]_i_1_n_0\,
      Q => \Use_Trace_AXI_Master.wr_resp_reg_n_0_[0]\,
      R => '0'
    );
\Use_Trace_AXI_Master.wr_resp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => \Use_Trace_AXI_Master.wr_resp[1]_i_1_n_0\,
      Q => \Use_Trace_AXI_Master.wr_resp_reg_n_0_[1]\,
      R => '0'
    );
\Use_Trace_AXI_Master.wrap_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F100F1000000F100"
    )
        port map (
      I0 => full_stop,
      I1 => \Use_Trace_AXI_Master.current_addr[0]_i_3_n_0\,
      I2 => wrap,
      I3 => M_AXI_ARESETN,
      I4 => \execute_2__0\,
      I5 => \Use_Trace_AXI_Master.execute_3_reg_n_0\,
      O => \Use_Trace_AXI_Master.wrap_i_1_n_0\
    );
\Use_Trace_AXI_Master.wrap_reg\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => \Use_Trace_AXI_Master.wrap_i_1_n_0\,
      Q => wrap,
      R => '0'
    );
\Use_Trace_External_AXI_Master.frame_word_index[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5555555DDDDDDDD"
    )
        port map (
      I0 => \^axi_wvalid_reg\,
      I1 => \Use_Trace_External_AXI_Master.frame_word_index_reg[0]\,
      I2 => axi_dwr_sel,
      I3 => M_AXI_WREADY,
      I4 => \Use_Trace_External_AXI_Master.trace_started_reg_0\,
      I5 => \Use_Trace_External_AXI_Master.saved_final_reg[5]\,
      O => SR(0)
    );
\Use_Trace_External_AXI_Master.frame_word_last_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => frame_word_first,
      I1 => axi_dwr_sel,
      I2 => M_AXI_WREADY,
      I3 => \Use_Trace_External_AXI_Master.trace_started_reg_0\,
      I4 => \^dbg_trvalid_0_0\,
      O => \Use_Trace_External_AXI_Master.frame_word_first_reg\
    );
\Use_Trace_External_AXI_Master.saved_extra[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75770000"
    )
        port map (
      I0 => M_AXI_ARESETN,
      I1 => \Use_Trace_External_AXI_Master.saved_final_reg[5]\,
      I2 => \^use_trace_axi_master.trace_stopped_reg_0\,
      I3 => Dbg_TrValid_0,
      I4 => \^has_fifo.axi_dwr_sel_reg\,
      O => M_AXI_ARESETN_0
    );
\Use_Trace_External_AXI_Master.saved_extra[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAFFFFAAAAAAAA"
    )
        port map (
      I0 => \^dbg_trvalid_0_0\,
      I1 => axi_dwr_sel,
      I2 => M_AXI_WREADY,
      I3 => \Use_Trace_External_AXI_Master.trace_started_reg_0\,
      I4 => \Use_Trace_External_AXI_Master.saved_final_reg[5]\,
      I5 => \Use_Trace_External_AXI_Master.saved_extra_reg[0]\,
      O => \^has_fifo.axi_dwr_sel_reg\
    );
\Use_Trace_External_AXI_Master.saved_final[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DFF"
    )
        port map (
      I0 => Dbg_TrValid_0,
      I1 => \^use_trace_axi_master.trace_stopped_reg_0\,
      I2 => \Use_Trace_External_AXI_Master.saved_final_reg[5]\,
      I3 => M_AXI_ARESETN,
      O => \^dbg_trvalid_0_0\
    );
\Use_Trace_External_AXI_Master.saved_trdata[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75770000"
    )
        port map (
      I0 => M_AXI_ARESETN,
      I1 => \Use_Trace_External_AXI_Master.saved_final_reg[5]\,
      I2 => \^use_trace_axi_master.trace_stopped_reg_0\,
      I3 => Dbg_TrValid_0,
      I4 => \Use_Trace_External_AXI_Master.saved_trdata_reg[8]\,
      O => M_AXI_ARESETN_1
    );
\Use_Trace_External_AXI_Master.trace_started_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15555555"
    )
        port map (
      I0 => \^dbg_trvalid_0_0\,
      I1 => \Use_Trace_External_AXI_Master.trace_started_reg_0\,
      I2 => M_AXI_WREADY,
      I3 => axi_dwr_sel,
      I4 => frame_word_first,
      O => \^axi_wvalid_reg\
    );
\Use_Trace_External_AXI_Master.trace_word[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000004"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.trace_word_reg[0]_0\,
      I1 => \Use_Trace_External_AXI_Master.trace_word_reg[0]_1\,
      I2 => \Use_Trace_External_AXI_Master.trace_word_reg[0]_2\(0),
      I3 => \^use_trace_external_axi_master.trace_started_reg\,
      I4 => \Use_Trace_External_AXI_Master.trace_word_reg[0]\,
      I5 => \Use_Trace_External_AXI_Master.trace_word[0]_i_3_n_0\,
      O => \Use_Trace_External_AXI_Master.frame_word_index_reg[4]\
    );
\Use_Trace_External_AXI_Master.trace_word[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFDFFF8FFF8F0F"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.saved_final_reg[5]\,
      I1 => master_dwr_data(0),
      I2 => M_AXI_ARESETN,
      I3 => Dbg_TrReady_0_0,
      I4 => frame_word_first,
      I5 => \^use_trace_external_axi_master.trace_started_reg\,
      O => \Use_Trace_External_AXI_Master.trace_word[0]_i_3_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFFFFFF0F4F4"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.trace_word_reg[16]_0\,
      I1 => \Use_Trace_External_AXI_Master.trace_word_reg[16]_1\,
      I2 => \Use_Trace_External_AXI_Master.trace_word[16]_i_2_n_0\,
      I3 => master_dwr_data(1),
      I4 => \Use_Trace_External_AXI_Master.trace_word_reg[0]\,
      I5 => \^use_trace_external_axi_master.trace_started_reg\,
      O => \Use_Trace_External_AXI_Master.trace_word_reg[16]\
    );
\Use_Trace_External_AXI_Master.trace_word[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40000000FFFFFFFF"
    )
        port map (
      I0 => \^use_trace_external_axi_master.trace_started_reg\,
      I1 => frame_word_first,
      I2 => axi_dwr_sel,
      I3 => M_AXI_WREADY,
      I4 => \Use_Trace_External_AXI_Master.trace_started_reg_0\,
      I5 => M_AXI_ARESETN,
      O => \Use_Trace_External_AXI_Master.trace_word[16]_i_2_n_0\
    );
\command_1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => command_10,
      CLR => \^ar\(0),
      D => p_0_in_2(7),
      Q => command_1(0)
    );
\command_1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => command_10,
      CLR => \^ar\(0),
      D => p_0_in_2(6),
      Q => command_1(1)
    );
\command_1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => command_10,
      CLR => \^ar\(0),
      D => p_0_in_2(5),
      Q => command_1(2)
    );
\command_1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => command_10,
      CLR => \^ar\(0),
      D => p_0_in_2(4),
      Q => command_1(3)
    );
\command_1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => command_10,
      CLR => \^ar\(0),
      D => p_0_in_2(3),
      Q => command_1(4)
    );
\command_1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => command_10,
      CLR => \^ar\(0),
      D => p_0_in_2(2),
      Q => command_1(5)
    );
\command_1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => command_10,
      CLR => \^ar\(0),
      D => p_0_in_2(1),
      Q => command_1(6)
    );
\command_1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => command_10,
      CLR => \^ar\(0),
      D => p_0_in_2(0),
      Q => command_1(7)
    );
\completion_ctrl_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => \^ar\(0),
      D => \Use_BSCAN.FDC_I_n_44\,
      Q => completion_ctrl
    );
\i__carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_dwr_addr(4),
      O => \i__carry_i_1_n_0\
    );
\plusOp_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \plusOp_inferred__0/i__carry_n_0\,
      CO(2) => \plusOp_inferred__0/i__carry_n_1\,
      CO(1) => \plusOp_inferred__0/i__carry_n_2\,
      CO(0) => \plusOp_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => master_dwr_addr(4),
      DI(0) => '0',
      O(3) => \plusOp_inferred__0/i__carry_n_4\,
      O(2) => \plusOp_inferred__0/i__carry_n_5\,
      O(1) => \plusOp_inferred__0/i__carry_n_6\,
      O(0) => \plusOp_inferred__0/i__carry_n_7\,
      S(3 downto 2) => master_dwr_addr(6 downto 5),
      S(1) => \i__carry_i_1_n_0\,
      S(0) => master_dwr_addr(3)
    );
\plusOp_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__0/i__carry_n_0\,
      CO(3) => \plusOp_inferred__0/i__carry__0_n_0\,
      CO(2) => \plusOp_inferred__0/i__carry__0_n_1\,
      CO(1) => \plusOp_inferred__0/i__carry__0_n_2\,
      CO(0) => \plusOp_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__0/i__carry__0_n_4\,
      O(2) => \plusOp_inferred__0/i__carry__0_n_5\,
      O(1) => \plusOp_inferred__0/i__carry__0_n_6\,
      O(0) => \plusOp_inferred__0/i__carry__0_n_7\,
      S(3 downto 0) => master_dwr_addr(10 downto 7)
    );
\plusOp_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__0/i__carry__0_n_0\,
      CO(3) => \plusOp_inferred__0/i__carry__1_n_0\,
      CO(2) => \plusOp_inferred__0/i__carry__1_n_1\,
      CO(1) => \plusOp_inferred__0/i__carry__1_n_2\,
      CO(0) => \plusOp_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__0/i__carry__1_n_4\,
      O(2) => \plusOp_inferred__0/i__carry__1_n_5\,
      O(1) => \plusOp_inferred__0/i__carry__1_n_6\,
      O(0) => \plusOp_inferred__0/i__carry__1_n_7\,
      S(3 downto 0) => master_dwr_addr(14 downto 11)
    );
\plusOp_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__0/i__carry__1_n_0\,
      CO(3) => \plusOp_inferred__0/i__carry__2_n_0\,
      CO(2) => \plusOp_inferred__0/i__carry__2_n_1\,
      CO(1) => \plusOp_inferred__0/i__carry__2_n_2\,
      CO(0) => \plusOp_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__0/i__carry__2_n_4\,
      O(2) => \plusOp_inferred__0/i__carry__2_n_5\,
      O(1) => \plusOp_inferred__0/i__carry__2_n_6\,
      O(0) => \plusOp_inferred__0/i__carry__2_n_7\,
      S(3 downto 0) => master_dwr_addr(18 downto 15)
    );
\plusOp_inferred__0/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__0/i__carry__2_n_0\,
      CO(3) => \plusOp_inferred__0/i__carry__3_n_0\,
      CO(2) => \plusOp_inferred__0/i__carry__3_n_1\,
      CO(1) => \plusOp_inferred__0/i__carry__3_n_2\,
      CO(0) => \plusOp_inferred__0/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__0/i__carry__3_n_4\,
      O(2) => \plusOp_inferred__0/i__carry__3_n_5\,
      O(1) => \plusOp_inferred__0/i__carry__3_n_6\,
      O(0) => \plusOp_inferred__0/i__carry__3_n_7\,
      S(3 downto 0) => master_dwr_addr(22 downto 19)
    );
\plusOp_inferred__0/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__0/i__carry__3_n_0\,
      CO(3) => \plusOp_inferred__0/i__carry__4_n_0\,
      CO(2) => \plusOp_inferred__0/i__carry__4_n_1\,
      CO(1) => \plusOp_inferred__0/i__carry__4_n_2\,
      CO(0) => \plusOp_inferred__0/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__0/i__carry__4_n_4\,
      O(2) => \plusOp_inferred__0/i__carry__4_n_5\,
      O(1) => \plusOp_inferred__0/i__carry__4_n_6\,
      O(0) => \plusOp_inferred__0/i__carry__4_n_7\,
      S(3 downto 0) => master_dwr_addr(26 downto 23)
    );
\plusOp_inferred__0/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__0/i__carry__4_n_0\,
      CO(3) => \plusOp_inferred__0/i__carry__5_n_0\,
      CO(2) => \plusOp_inferred__0/i__carry__5_n_1\,
      CO(1) => \plusOp_inferred__0/i__carry__5_n_2\,
      CO(0) => \plusOp_inferred__0/i__carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__0/i__carry__5_n_4\,
      O(2) => \plusOp_inferred__0/i__carry__5_n_5\,
      O(1) => \plusOp_inferred__0/i__carry__5_n_6\,
      O(0) => \plusOp_inferred__0/i__carry__5_n_7\,
      S(3 downto 0) => master_dwr_addr(30 downto 27)
    );
\plusOp_inferred__0/i__carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__0/i__carry__5_n_0\,
      CO(3 downto 0) => \NLW_plusOp_inferred__0/i__carry__6_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_plusOp_inferred__0/i__carry__6_O_UNCONNECTED\(3 downto 1),
      O(0) => \plusOp_inferred__0/i__carry__6_n_7\,
      S(3 downto 1) => B"000",
      S(0) => master_dwr_addr(31)
    );
sel_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFDFDF"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => sel_n_i_3_n_0,
      I3 => sel_n_reg_0,
      I4 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      O => \^use_bscan.port_selector_reg[0]\
    );
sel_n_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => SEL,
      I1 => Q(2),
      I2 => Q(3),
      O => sel_n_i_3_n_0
    );
sel_n_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => \^use_dbg_reg_access.dbgreg_capture_reg\,
      D => \^use_bscan.port_selector_reg[0]\,
      PRE => sel_with_scan_reset,
      Q => sel_n
    );
\shift_Count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => SHIFT,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => dbgreg_SHIFT,
      I3 => \shift_Count_reg_n_0_[0]\,
      O => p_0_in(0)
    );
\shift_Count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E200"
    )
        port map (
      I0 => SHIFT,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => dbgreg_SHIFT,
      I3 => A1,
      I4 => \shift_Count_reg_n_0_[0]\,
      O => p_0_in(1)
    );
\shift_Count[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8B800B800B800"
    )
        port map (
      I0 => dbgreg_SHIFT,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => SHIFT,
      I3 => A2,
      I4 => A1,
      I5 => \shift_Count_reg_n_0_[0]\,
      O => p_0_in(2)
    );
\shift_Count[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \^use_dbg_reg_access.dbgreg_shift_reg\,
      I1 => A3,
      I2 => A2,
      I3 => A1,
      I4 => \shift_Count_reg_n_0_[0]\,
      O => p_0_in(3)
    );
\shift_Count[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \^use_dbg_reg_access.dbgreg_shift_reg\,
      I1 => shift_Count_reg(4),
      I2 => \shift_Count_reg_n_0_[0]\,
      I3 => A1,
      I4 => A2,
      I5 => A3,
      O => p_0_in(4)
    );
\shift_Count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7878780000007800"
    )
        port map (
      I0 => \shift_Count[5]_i_2_n_0\,
      I1 => shift_Count_reg(4),
      I2 => shift_Count_reg(5),
      I3 => SHIFT,
      I4 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I5 => dbgreg_SHIFT,
      O => p_0_in(5)
    );
\shift_Count[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \shift_Count_reg_n_0_[0]\,
      I1 => A1,
      I2 => A2,
      I3 => A3,
      O => \shift_Count[5]_i_2_n_0\
    );
\shift_Count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => \^ar\(0),
      D => p_0_in(0),
      Q => \shift_Count_reg_n_0_[0]\
    );
\shift_Count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => \^ar\(0),
      D => p_0_in(1),
      Q => A1
    );
\shift_Count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => \^ar\(0),
      D => p_0_in(2),
      Q => A2
    );
\shift_Count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => \^ar\(0),
      D => p_0_in(3),
      Q => A3
    );
\shift_Count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => \^ar\(0),
      D => p_0_in(4),
      Q => shift_Count_reg(4)
    );
\shift_Count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => \^ar\(0),
      D => p_0_in(5),
      Q => shift_Count_reg(5)
    );
\tdi_shifter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => SHIFT,
      I1 => \Use_Serial_Unified_Completion.clear_overrun_reg_0\,
      I2 => dbgreg_SHIFT,
      I3 => \^use_bscan.port_selector_reg[0]\,
      O => tdi_shifter0
    );
\tdi_shifter_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => tdi_shifter0,
      CLR => \^ar\(0),
      D => \^d\(31),
      Q => p_0_in_2(7)
    );
\tdi_shifter_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => tdi_shifter0,
      CLR => \^ar\(0),
      D => \tdi_shifter_reg_n_0_[9]\,
      Q => \tdi_shifter_reg_n_0_[10]\
    );
\tdi_shifter_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => tdi_shifter0,
      CLR => \^ar\(0),
      D => \tdi_shifter_reg_n_0_[10]\,
      Q => \tdi_shifter_reg_n_0_[11]\
    );
\tdi_shifter_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => tdi_shifter0,
      CLR => \^ar\(0),
      D => \tdi_shifter_reg_n_0_[11]\,
      Q => \tdi_shifter_reg_n_0_[12]\
    );
\tdi_shifter_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => tdi_shifter0,
      CLR => \^ar\(0),
      D => \tdi_shifter_reg_n_0_[12]\,
      Q => \tdi_shifter_reg_n_0_[13]\
    );
\tdi_shifter_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => tdi_shifter0,
      CLR => \^ar\(0),
      D => \tdi_shifter_reg_n_0_[13]\,
      Q => \tdi_shifter_reg_n_0_[14]\
    );
\tdi_shifter_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => tdi_shifter0,
      CLR => \^ar\(0),
      D => \tdi_shifter_reg_n_0_[14]\,
      Q => \tdi_shifter_reg_n_0_[15]\
    );
\tdi_shifter_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => tdi_shifter0,
      CLR => \^ar\(0),
      D => p_0_in_2(7),
      Q => p_0_in_2(6)
    );
\tdi_shifter_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => tdi_shifter0,
      CLR => \^ar\(0),
      D => p_0_in_2(6),
      Q => p_0_in_2(5)
    );
\tdi_shifter_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => tdi_shifter0,
      CLR => \^ar\(0),
      D => p_0_in_2(5),
      Q => p_0_in_2(4)
    );
\tdi_shifter_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => tdi_shifter0,
      CLR => \^ar\(0),
      D => p_0_in_2(4),
      Q => p_0_in_2(3)
    );
\tdi_shifter_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => tdi_shifter0,
      CLR => \^ar\(0),
      D => p_0_in_2(3),
      Q => p_0_in_2(2)
    );
\tdi_shifter_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => tdi_shifter0,
      CLR => \^ar\(0),
      D => p_0_in_2(2),
      Q => p_0_in_2(1)
    );
\tdi_shifter_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => tdi_shifter0,
      CLR => \^ar\(0),
      D => p_0_in_2(1),
      Q => p_0_in_2(0)
    );
\tdi_shifter_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => tdi_shifter0,
      CLR => \^ar\(0),
      D => p_0_in_2(0),
      Q => \tdi_shifter_reg_n_0_[8]\
    );
\tdi_shifter_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => tdi_shifter0,
      CLR => \^ar\(0),
      D => \tdi_shifter_reg_n_0_[8]\,
      Q => \tdi_shifter_reg_n_0_[9]\
    );
wrap2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => wrap2_carry_n_0,
      CO(2) => wrap2_carry_n_1,
      CO(1) => wrap2_carry_n_2,
      CO(0) => wrap2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_wrap2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => wrap2_carry_i_1_n_0,
      S(2) => wrap2_carry_i_2_n_0,
      S(1) => wrap2_carry_i_3_n_0,
      S(0) => wrap2_carry_i_4_n_0
    );
\wrap2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => wrap2_carry_n_0,
      CO(3 downto 2) => \NLW_wrap2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => wrap233_in,
      CO(0) => \wrap2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_wrap2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \wrap2_carry__0_i_1_n_0\,
      S(0) => \wrap2_carry__0_i_2_n_0\
    );
\wrap2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Use_Trace_AXI_Master.high_addr_reg_n_0_[0]\,
      I1 => master_dwr_addr(31),
      O => \wrap2_carry__0_i_1_n_0\
    );
\wrap2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \Use_Trace_AXI_Master.high_addr_reg_n_0_[2]\,
      I1 => master_dwr_addr(29),
      I2 => \Use_Trace_AXI_Master.high_addr_reg_n_0_[1]\,
      I3 => master_dwr_addr(30),
      I4 => master_dwr_addr(28),
      I5 => \Use_Trace_AXI_Master.high_addr_reg_n_0_[3]\,
      O => \wrap2_carry__0_i_2_n_0\
    );
wrap2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \Use_Trace_AXI_Master.high_addr_reg_n_0_[6]\,
      I1 => master_dwr_addr(25),
      I2 => \Use_Trace_AXI_Master.high_addr_reg_n_0_[4]\,
      I3 => master_dwr_addr(27),
      I4 => master_dwr_addr(26),
      I5 => \Use_Trace_AXI_Master.high_addr_reg_n_0_[5]\,
      O => wrap2_carry_i_1_n_0
    );
wrap2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \Use_Trace_AXI_Master.high_addr_reg_n_0_[8]\,
      I1 => master_dwr_addr(23),
      I2 => \Use_Trace_AXI_Master.high_addr_reg_n_0_[7]\,
      I3 => master_dwr_addr(24),
      I4 => master_dwr_addr(22),
      I5 => \Use_Trace_AXI_Master.high_addr_reg_n_0_[9]\,
      O => wrap2_carry_i_2_n_0
    );
wrap2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \Use_Trace_AXI_Master.high_addr_reg_n_0_[10]\,
      I1 => master_dwr_addr(21),
      I2 => \Use_Trace_AXI_Master.high_addr_reg_n_0_[12]\,
      I3 => master_dwr_addr(19),
      I4 => master_dwr_addr(20),
      I5 => \Use_Trace_AXI_Master.high_addr_reg_n_0_[11]\,
      O => wrap2_carry_i_3_n_0
    );
wrap2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \Use_Trace_AXI_Master.high_addr_reg_n_0_[13]\,
      I1 => master_dwr_addr(18),
      I2 => \Use_Trace_AXI_Master.high_addr_reg_n_0_[14]\,
      I3 => master_dwr_addr(17),
      I4 => master_dwr_addr(16),
      I5 => \Use_Trace_AXI_Master.high_addr_reg_n_0_[15]\,
      O => wrap2_carry_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_SRL_FIFO is
  port (
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 26 downto 0 );
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \Using_FPGA.Native_1\ : in STD_LOGIC;
    M_AXI_ACLK : in STD_LOGIC;
    lmb_rd_resp : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_Dbg_Mem_Access.output_reg[28]\ : in STD_LOGIC;
    \Use_Dbg_Mem_Access.output_reg[28]_0\ : in STD_LOGIC;
    \Use_Dbg_Mem_Access.output_reg[28]_1\ : in STD_LOGIC;
    \Use_Dbg_Mem_Access.output_reg[24]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    lmb_wr_resp : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_Dbg_Mem_Access.output_reg[26]\ : in STD_LOGIC;
    lmb_rd_idle : in STD_LOGIC;
    \Use_Dbg_Mem_Access.output_reg[25]\ : in STD_LOGIC;
    \Use_Dbg_Mem_Access.output_reg[24]_0\ : in STD_LOGIC;
    \Use_Dbg_Mem_Access.output_reg[24]_1\ : in STD_LOGIC;
    \Use_Dbg_Mem_Access.output_reg[0]\ : in STD_LOGIC;
    master_data_rd : in STD_LOGIC;
    M_AXI_RVALID : in STD_LOGIC;
    data_Exists_I_reg_0 : in STD_LOGIC;
    lmb_ready_vec_q : in STD_LOGIC;
    \Using_FPGA.Native_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_SRL_FIFO : entity is "SRL_FIFO";
end test_mdm_1_0_SRL_FIFO;

architecture STRUCTURE of test_mdm_1_0_SRL_FIFO is
  signal Addr_0 : STD_LOGIC;
  signal Addr_1 : STD_LOGIC;
  signal Addr_2 : STD_LOGIC;
  signal Addr_3 : STD_LOGIC;
  signal Addr_4 : STD_LOGIC;
  signal \Addr_Counters[0].FDRE_I_n_2\ : STD_LOGIC;
  signal \Addr_Counters[1].Used_MuxCY.MUXCY_L_I_n_0\ : STD_LOGIC;
  signal CI : STD_LOGIC;
  signal LI : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S2_out : STD_LOGIC;
  signal S3_out : STD_LOGIC;
  signal S5_out : STD_LOGIC;
  signal addr_cy_0 : STD_LOGIC;
  signal addr_cy_1 : STD_LOGIC;
  signal addr_cy_2 : STD_LOGIC;
  signal addr_cy_3 : STD_LOGIC;
  signal \data_Exists_I_i_2__0_n_0\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal master_data_exists : STD_LOGIC;
  signal next_Data_Exists : STD_LOGIC;
  signal sum_A_0 : STD_LOGIC;
  signal sum_A_1 : STD_LOGIC;
  signal sum_A_2 : STD_LOGIC;
  signal sum_A_3 : STD_LOGIC;
  signal sum_A_4 : STD_LOGIC;
begin
\Addr_Counters[0].FDRE_I\: entity work.test_mdm_1_0_MB_FDRE_40
     port map (
      Addr_0 => Addr_0,
      Addr_1 => Addr_1,
      Addr_2 => Addr_2,
      Addr_3 => Addr_3,
      Addr_4 => Addr_4,
      CI => CI,
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_RVALID => M_AXI_RVALID,
      O => sum_A_4,
      S => S5_out,
      \Use_Dbg_Mem_Access.Master_data_rd_reg\ => S3_out,
      \Using_FPGA.Native_0\ => \Addr_Counters[0].FDRE_I_n_2\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_2\ => data_Exists_I_reg_0,
      \Using_FPGA.Native_I1_i_1__4\ => \Addr_Counters[1].Used_MuxCY.MUXCY_L_I_n_0\,
      lmb_rd_idle => lmb_rd_idle,
      lmb_ready_vec_q => lmb_ready_vec_q,
      master_data_exists => master_data_exists,
      master_data_rd => master_data_rd
    );
\Addr_Counters[0].Used_MuxCY.MUXCY_L_I\: entity work.test_mdm_1_0_MB_MUXCY_XORCY_41
     port map (
      Addr_4 => Addr_4,
      CI => CI,
      LO => addr_cy_3,
      O => sum_A_4,
      S => S5_out,
      lopt => lopt,
      lopt_1 => Addr_3,
      lopt_10 => lopt_4,
      lopt_11 => lopt_5,
      lopt_2 => S3_out,
      lopt_3 => lopt_1,
      lopt_4 => Addr_2,
      lopt_5 => S2_out,
      lopt_6 => lopt_2,
      lopt_7 => Addr_1,
      lopt_8 => S,
      lopt_9 => lopt_3
    );
\Addr_Counters[1].FDRE_I\: entity work.test_mdm_1_0_MB_FDRE_42
     port map (
      Addr_3 => Addr_3,
      M_AXI_ACLK => M_AXI_ACLK,
      O => sum_A_3,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      master_data_exists => master_data_exists
    );
\Addr_Counters[1].Used_MuxCY.MUXCY_L_I\: entity work.test_mdm_1_0_MB_MUXCY_XORCY_43
     port map (
      Addr_3 => Addr_3,
      CI => addr_cy_3,
      \Has_FIFO.lmb_rd_idle_reg\ => \Addr_Counters[1].Used_MuxCY.MUXCY_L_I_n_0\,
      LO => addr_cy_2,
      M_AXI_RVALID => M_AXI_RVALID,
      O => sum_A_3,
      S => S3_out,
      \Using_FPGA.Native_I1_i_3\ => data_Exists_I_reg_0,
      lmb_rd_idle => lmb_rd_idle,
      lmb_ready_vec_q => lmb_ready_vec_q,
      lopt => lopt,
      lopt_1 => lopt_3
    );
\Addr_Counters[2].FDRE_I\: entity work.test_mdm_1_0_MB_FDRE_44
     port map (
      Addr_2 => Addr_2,
      M_AXI_ACLK => M_AXI_ACLK,
      O => sum_A_2,
      S => S2_out,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_1\ => \Addr_Counters[0].FDRE_I_n_2\,
      master_data_exists => master_data_exists,
      master_data_rd => master_data_rd
    );
\Addr_Counters[2].Used_MuxCY.MUXCY_L_I\: entity work.test_mdm_1_0_MB_MUXCY_XORCY_45
     port map (
      Addr_2 => Addr_2,
      CI => addr_cy_2,
      LO => addr_cy_1,
      O => sum_A_2,
      S => S2_out,
      lopt => lopt_1,
      lopt_1 => lopt_4
    );
\Addr_Counters[3].FDRE_I\: entity work.test_mdm_1_0_MB_FDRE_46
     port map (
      Addr_0 => Addr_0,
      Addr_1 => Addr_1,
      Addr_2 => Addr_2,
      Addr_3 => Addr_3,
      Addr_4 => Addr_4,
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_RVALID => M_AXI_RVALID,
      O => sum_A_1,
      S => S,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_1\ => \Addr_Counters[0].FDRE_I_n_2\,
      data_Exists_I_reg => data_Exists_I_reg_0,
      data_Exists_I_reg_0 => \data_Exists_I_i_2__0_n_0\,
      master_data_exists => master_data_exists,
      master_data_rd => master_data_rd,
      next_Data_Exists => next_Data_Exists
    );
\Addr_Counters[3].Used_MuxCY.MUXCY_L_I\: entity work.test_mdm_1_0_MB_MUXCY_XORCY_47
     port map (
      Addr_1 => Addr_1,
      CI => addr_cy_1,
      LO => addr_cy_0,
      O => sum_A_1,
      S => S,
      lopt => lopt_2,
      lopt_1 => lopt_5
    );
\Addr_Counters[4].FDRE_I\: entity work.test_mdm_1_0_MB_FDRE_48
     port map (
      Addr_0 => Addr_0,
      LI => LI,
      M_AXI_ACLK => M_AXI_ACLK,
      \Using_FPGA.Native_0\ => \Using_FPGA.Native_1\,
      \Using_FPGA.Native_1\ => \Addr_Counters[0].FDRE_I_n_2\,
      master_data_exists => master_data_exists,
      master_data_rd => master_data_rd,
      sum_A_0 => sum_A_0
    );
\Addr_Counters[4].No_MuxCY.XORCY_I\: entity work.test_mdm_1_0_MB_XORCY_49
     port map (
      LI => LI,
      LO => addr_cy_0,
      sum_A_0 => sum_A_0
    );
\FIFO_RAM[0].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_50
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_RDATA(0) => M_AXI_RDATA(31),
      \Use_Dbg_Mem_Access.output_reg[0]\ => \Use_Dbg_Mem_Access.output_reg[0]\,
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_0\(4),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_2\(31),
      lmb_rd_idle => lmb_rd_idle,
      lmb_ready_vec_q => lmb_ready_vec_q
    );
\FIFO_RAM[10].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_51
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_RDATA(0) => M_AXI_RDATA(21),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(17),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_2\(21),
      lmb_rd_idle => lmb_rd_idle,
      lmb_ready_vec_q => lmb_ready_vec_q
    );
\FIFO_RAM[11].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_52
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_RDATA(0) => M_AXI_RDATA(20),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(16),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_2\(20),
      lmb_rd_idle => lmb_rd_idle,
      lmb_ready_vec_q => lmb_ready_vec_q
    );
\FIFO_RAM[12].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_53
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_RDATA(0) => M_AXI_RDATA(19),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(15),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_2\(19),
      lmb_rd_idle => lmb_rd_idle,
      lmb_ready_vec_q => lmb_ready_vec_q
    );
\FIFO_RAM[13].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_54
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_RDATA(0) => M_AXI_RDATA(18),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(14),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_2\(18),
      lmb_rd_idle => lmb_rd_idle,
      lmb_ready_vec_q => lmb_ready_vec_q
    );
\FIFO_RAM[14].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_55
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_RDATA(0) => M_AXI_RDATA(17),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(13),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_2\(17),
      lmb_rd_idle => lmb_rd_idle,
      lmb_ready_vec_q => lmb_ready_vec_q
    );
\FIFO_RAM[15].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_56
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_RDATA(0) => M_AXI_RDATA(16),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(12),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_2\(16),
      lmb_rd_idle => lmb_rd_idle,
      lmb_ready_vec_q => lmb_ready_vec_q
    );
\FIFO_RAM[16].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_57
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_RDATA(0) => M_AXI_RDATA(15),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(11),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_2\(15),
      lmb_rd_idle => lmb_rd_idle,
      lmb_ready_vec_q => lmb_ready_vec_q
    );
\FIFO_RAM[17].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_58
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_RDATA(0) => M_AXI_RDATA(14),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(10),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_2\(14),
      lmb_rd_idle => lmb_rd_idle,
      lmb_ready_vec_q => lmb_ready_vec_q
    );
\FIFO_RAM[18].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_59
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_RDATA(0) => M_AXI_RDATA(13),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(9),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_2\(13),
      lmb_rd_idle => lmb_rd_idle,
      lmb_ready_vec_q => lmb_ready_vec_q
    );
\FIFO_RAM[19].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_60
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_RDATA(0) => M_AXI_RDATA(12),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(8),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_2\(12),
      lmb_rd_idle => lmb_rd_idle,
      lmb_ready_vec_q => lmb_ready_vec_q
    );
\FIFO_RAM[1].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_61
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_RDATA(0) => M_AXI_RDATA(30),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(26),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_2\(30),
      lmb_rd_idle => lmb_rd_idle,
      lmb_ready_vec_q => lmb_ready_vec_q
    );
\FIFO_RAM[20].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_62
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_RDATA(0) => M_AXI_RDATA(11),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(7),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_2\(11),
      lmb_rd_idle => lmb_rd_idle,
      lmb_ready_vec_q => lmb_ready_vec_q
    );
\FIFO_RAM[21].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_63
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_RDATA(0) => M_AXI_RDATA(10),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(6),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_2\(10),
      lmb_rd_idle => lmb_rd_idle,
      lmb_ready_vec_q => lmb_ready_vec_q
    );
\FIFO_RAM[22].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_64
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_RDATA(0) => M_AXI_RDATA(9),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(5),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_2\(9),
      lmb_rd_idle => lmb_rd_idle,
      lmb_ready_vec_q => lmb_ready_vec_q
    );
\FIFO_RAM[23].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_65
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_RDATA(0) => M_AXI_RDATA(8),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(4),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_2\(8),
      lmb_rd_idle => lmb_rd_idle,
      lmb_ready_vec_q => lmb_ready_vec_q
    );
\FIFO_RAM[24].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_66
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      \Has_FIFO.lmb_wr_idle_reg\(0) => \Using_FPGA.Native_0\(3),
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_RDATA(0) => M_AXI_RDATA(7),
      \Use_Dbg_Mem_Access.output_reg[24]\ => \Use_Dbg_Mem_Access.output_reg[24]_0\,
      \Use_Dbg_Mem_Access.output_reg[24]_0\ => \Use_Dbg_Mem_Access.output_reg[24]_1\,
      \Use_Dbg_Mem_Access.output_reg[24]_1\ => \Use_Dbg_Mem_Access.output_reg[28]_0\,
      \Use_Dbg_Mem_Access.output_reg[24]_2\ => \Use_Dbg_Mem_Access.output_reg[28]_1\,
      \Use_Dbg_Mem_Access.output_reg[24]_3\(0) => \Use_Dbg_Mem_Access.output_reg[24]\(3),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_2\(7),
      lmb_rd_idle => lmb_rd_idle,
      lmb_ready_vec_q => lmb_ready_vec_q
    );
\FIFO_RAM[25].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_67
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      \Has_FIFO.lmb_rd_idle_reg\(0) => \Using_FPGA.Native_0\(2),
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_RDATA(0) => M_AXI_RDATA(6),
      \Use_Dbg_Mem_Access.output_reg[25]\ => \Use_Dbg_Mem_Access.output_reg[25]\,
      \Use_Dbg_Mem_Access.output_reg[25]_0\ => \Use_Dbg_Mem_Access.output_reg[28]_0\,
      \Use_Dbg_Mem_Access.output_reg[25]_1\ => \Use_Dbg_Mem_Access.output_reg[28]_1\,
      \Use_Dbg_Mem_Access.output_reg[25]_2\(0) => \Use_Dbg_Mem_Access.output_reg[24]\(2),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_2\(6),
      lmb_rd_idle => lmb_rd_idle,
      lmb_ready_vec_q => lmb_ready_vec_q
    );
\FIFO_RAM[26].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_68
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      \Has_FIFO.lmb_wr_resp_reg[1]\(0) => \Using_FPGA.Native_0\(1),
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_RDATA(0) => M_AXI_RDATA(5),
      \Use_Dbg_Mem_Access.output_reg[26]\ => \Use_Dbg_Mem_Access.output_reg[26]\,
      \Use_Dbg_Mem_Access.output_reg[26]_0\ => \Use_Dbg_Mem_Access.output_reg[28]_0\,
      \Use_Dbg_Mem_Access.output_reg[26]_1\ => \Use_Dbg_Mem_Access.output_reg[28]_1\,
      \Use_Dbg_Mem_Access.output_reg[26]_2\(0) => \Use_Dbg_Mem_Access.output_reg[24]\(1),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_2\(5),
      lmb_rd_idle => lmb_rd_idle,
      lmb_ready_vec_q => lmb_ready_vec_q,
      lmb_wr_resp(0) => lmb_wr_resp(0)
    );
\FIFO_RAM[27].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_69
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_RDATA(0) => M_AXI_RDATA(4),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(3),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_2\(4),
      lmb_rd_idle => lmb_rd_idle,
      lmb_ready_vec_q => lmb_ready_vec_q
    );
\FIFO_RAM[28].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_70
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      \Has_FIFO.lmb_rd_resp_reg[1]\(0) => \Using_FPGA.Native_0\(0),
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_RDATA(0) => M_AXI_RDATA(3),
      \Use_Dbg_Mem_Access.output_reg[28]\ => \Use_Dbg_Mem_Access.output_reg[28]\,
      \Use_Dbg_Mem_Access.output_reg[28]_0\ => \Use_Dbg_Mem_Access.output_reg[28]_0\,
      \Use_Dbg_Mem_Access.output_reg[28]_1\ => \Use_Dbg_Mem_Access.output_reg[28]_1\,
      \Use_Dbg_Mem_Access.output_reg[28]_2\(0) => \Use_Dbg_Mem_Access.output_reg[24]\(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native_2\(3),
      lmb_rd_idle => lmb_rd_idle,
      lmb_rd_resp(0) => lmb_rd_resp(0),
      lmb_ready_vec_q => lmb_ready_vec_q
    );
\FIFO_RAM[29].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_71
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_RDATA(0) => M_AXI_RDATA(2),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(2),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_2\(2),
      lmb_rd_idle => lmb_rd_idle,
      lmb_ready_vec_q => lmb_ready_vec_q
    );
\FIFO_RAM[2].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_72
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_RDATA(0) => M_AXI_RDATA(29),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(25),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_2\(29),
      lmb_rd_idle => lmb_rd_idle,
      lmb_ready_vec_q => lmb_ready_vec_q
    );
\FIFO_RAM[30].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_73
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_RDATA(0) => M_AXI_RDATA(1),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(1),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_2\(1),
      lmb_rd_idle => lmb_rd_idle,
      lmb_ready_vec_q => lmb_ready_vec_q
    );
\FIFO_RAM[31].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_74
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_RDATA(0) => M_AXI_RDATA(0),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(0),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_2\(0),
      lmb_rd_idle => lmb_rd_idle,
      lmb_ready_vec_q => lmb_ready_vec_q
    );
\FIFO_RAM[3].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_75
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_RDATA(0) => M_AXI_RDATA(28),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(24),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_2\(28),
      lmb_rd_idle => lmb_rd_idle,
      lmb_ready_vec_q => lmb_ready_vec_q
    );
\FIFO_RAM[4].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_76
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_RDATA(0) => M_AXI_RDATA(27),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(23),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_2\(27),
      lmb_rd_idle => lmb_rd_idle,
      lmb_ready_vec_q => lmb_ready_vec_q
    );
\FIFO_RAM[5].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_77
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_RDATA(0) => M_AXI_RDATA(26),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(22),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_2\(26),
      lmb_rd_idle => lmb_rd_idle,
      lmb_ready_vec_q => lmb_ready_vec_q
    );
\FIFO_RAM[6].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_78
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_RDATA(0) => M_AXI_RDATA(25),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(21),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_2\(25),
      lmb_rd_idle => lmb_rd_idle,
      lmb_ready_vec_q => lmb_ready_vec_q
    );
\FIFO_RAM[7].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_79
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_RDATA(0) => M_AXI_RDATA(24),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(20),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_2\(24),
      lmb_rd_idle => lmb_rd_idle,
      lmb_ready_vec_q => lmb_ready_vec_q
    );
\FIFO_RAM[8].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_80
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_RDATA(0) => M_AXI_RDATA(23),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(19),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_2\(23),
      lmb_rd_idle => lmb_rd_idle,
      lmb_ready_vec_q => lmb_ready_vec_q
    );
\FIFO_RAM[9].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_81
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_RDATA(0) => M_AXI_RDATA(22),
      \Using_FPGA.Native_0\(0) => \Using_FPGA.Native\(18),
      \Using_FPGA.Native_1\(0) => \Using_FPGA.Native_2\(22),
      lmb_rd_idle => lmb_rd_idle,
      lmb_ready_vec_q => lmb_ready_vec_q
    );
\data_Exists_I_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lmb_ready_vec_q,
      I1 => lmb_rd_idle,
      O => \data_Exists_I_i_2__0_n_0\
    );
data_Exists_I_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => next_Data_Exists,
      Q => master_data_exists,
      R => \Using_FPGA.Native_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_SRL_FIFO_1 is
  port (
    M_AXI_ARESETN_0 : out STD_LOGIC;
    data_Exists_I_reg_0 : out STD_LOGIC;
    LMB_Data_Write_0 : out STD_LOGIC_VECTOR ( 0 to 31 );
    M_AXI_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_ARESETN : in STD_LOGIC;
    lmb_ready_vec_q : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    M_AXI_WREADY : in STD_LOGIC;
    \Using_FPGA.Native_0\ : in STD_LOGIC;
    master_data_wr : in STD_LOGIC;
    master_dwr_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_WDATA_22_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_SRL_FIFO_1 : entity is "SRL_FIFO";
end test_mdm_1_0_SRL_FIFO_1;

architecture STRUCTURE of test_mdm_1_0_SRL_FIFO_1 is
  signal Addr_0 : STD_LOGIC;
  signal Addr_1 : STD_LOGIC;
  signal Addr_2 : STD_LOGIC;
  signal Addr_3 : STD_LOGIC;
  signal Addr_4 : STD_LOGIC;
  signal \Addr_Counters[0].FDRE_I_n_2\ : STD_LOGIC;
  signal CI : STD_LOGIC;
  signal LI : STD_LOGIC;
  signal \^m_axi_aresetn_0\ : STD_LOGIC;
  signal M_AXI_WDATA_22_sn_1 : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S2_out : STD_LOGIC;
  signal S3_out : STD_LOGIC;
  signal S5_out : STD_LOGIC;
  signal addr_cy_0 : STD_LOGIC;
  signal addr_cy_1 : STD_LOGIC;
  signal addr_cy_2 : STD_LOGIC;
  signal addr_cy_3 : STD_LOGIC;
  signal data_Exists_I_i_2_n_0 : STD_LOGIC;
  signal \^data_exists_i_reg_0\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal next_Data_Exists : STD_LOGIC;
  signal sum_A_0 : STD_LOGIC;
  signal sum_A_1 : STD_LOGIC;
  signal sum_A_2 : STD_LOGIC;
  signal sum_A_3 : STD_LOGIC;
  signal sum_A_4 : STD_LOGIC;
begin
  M_AXI_ARESETN_0 <= \^m_axi_aresetn_0\;
  M_AXI_WDATA_22_sn_1 <= M_AXI_WDATA_22_sp_1;
  data_Exists_I_reg_0 <= \^data_exists_i_reg_0\;
\Addr_Counters[0].FDRE_I\: entity work.test_mdm_1_0_MB_FDRE
     port map (
      Addr_0 => Addr_0,
      Addr_1 => Addr_1,
      Addr_2 => Addr_2,
      Addr_3 => Addr_3,
      Addr_4 => Addr_4,
      CI => CI,
      \LMB_Data_Write_0[9]\ => \Using_FPGA.Native\,
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_WREADY => M_AXI_WREADY,
      O => sum_A_4,
      S => S5_out,
      \Use_Dbg_Mem_Access.Master_data_wr_reg\ => \Addr_Counters[0].FDRE_I_n_2\,
      \Using_FPGA.Native_0\ => \^m_axi_aresetn_0\,
      \Using_FPGA.Native_1\ => \^data_exists_i_reg_0\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_0\,
      lmb_ready_vec_q => lmb_ready_vec_q,
      master_data_wr => master_data_wr
    );
\Addr_Counters[0].Used_MuxCY.MUXCY_L_I\: entity work.test_mdm_1_0_MB_MUXCY_XORCY
     port map (
      Addr_4 => Addr_4,
      CI => CI,
      LO => addr_cy_3,
      O => sum_A_4,
      S => S5_out,
      lopt => lopt,
      lopt_1 => Addr_3,
      lopt_10 => lopt_4,
      lopt_11 => lopt_5,
      lopt_2 => S3_out,
      lopt_3 => lopt_1,
      lopt_4 => Addr_2,
      lopt_5 => S2_out,
      lopt_6 => lopt_2,
      lopt_7 => Addr_1,
      lopt_8 => S,
      lopt_9 => lopt_3
    );
\Addr_Counters[1].FDRE_I\: entity work.test_mdm_1_0_MB_FDRE_2
     port map (
      Addr_3 => Addr_3,
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_WREADY => M_AXI_WREADY,
      O => sum_A_3,
      S => S3_out,
      \Using_FPGA.Native_0\ => \^m_axi_aresetn_0\,
      \Using_FPGA.Native_1\ => \^data_exists_i_reg_0\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_3\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_4\ => \Addr_Counters[0].FDRE_I_n_2\,
      lmb_ready_vec_q => lmb_ready_vec_q
    );
\Addr_Counters[1].Used_MuxCY.MUXCY_L_I\: entity work.test_mdm_1_0_MB_MUXCY_XORCY_3
     port map (
      Addr_3 => Addr_3,
      CI => addr_cy_3,
      LO => addr_cy_2,
      O => sum_A_3,
      S => S3_out,
      lopt => lopt,
      lopt_1 => lopt_3
    );
\Addr_Counters[2].FDRE_I\: entity work.test_mdm_1_0_MB_FDRE_4
     port map (
      Addr_2 => Addr_2,
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_WREADY => M_AXI_WREADY,
      O => sum_A_2,
      S => S2_out,
      \Using_FPGA.Native_0\ => \^m_axi_aresetn_0\,
      \Using_FPGA.Native_1\ => \^data_exists_i_reg_0\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_3\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_4\ => \Addr_Counters[0].FDRE_I_n_2\,
      lmb_ready_vec_q => lmb_ready_vec_q
    );
\Addr_Counters[2].Used_MuxCY.MUXCY_L_I\: entity work.test_mdm_1_0_MB_MUXCY_XORCY_5
     port map (
      Addr_2 => Addr_2,
      CI => addr_cy_2,
      LO => addr_cy_1,
      O => sum_A_2,
      S => S2_out,
      lopt => lopt_1,
      lopt_1 => lopt_4
    );
\Addr_Counters[3].FDRE_I\: entity work.test_mdm_1_0_MB_FDRE_6
     port map (
      Addr_0 => Addr_0,
      Addr_1 => Addr_1,
      Addr_2 => Addr_2,
      Addr_3 => Addr_3,
      Addr_4 => Addr_4,
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_WREADY => M_AXI_WREADY,
      O => sum_A_1,
      S => S,
      \Using_FPGA.Native_0\ => \^m_axi_aresetn_0\,
      \Using_FPGA.Native_1\ => \^data_exists_i_reg_0\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_3\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_4\ => \Addr_Counters[0].FDRE_I_n_2\,
      data_Exists_I_reg => data_Exists_I_i_2_n_0,
      lmb_ready_vec_q => lmb_ready_vec_q,
      master_data_wr => master_data_wr,
      next_Data_Exists => next_Data_Exists
    );
\Addr_Counters[3].Used_MuxCY.MUXCY_L_I\: entity work.test_mdm_1_0_MB_MUXCY_XORCY_7
     port map (
      Addr_1 => Addr_1,
      CI => addr_cy_1,
      LO => addr_cy_0,
      O => sum_A_1,
      S => S,
      lopt => lopt_2,
      lopt_1 => lopt_5
    );
\Addr_Counters[4].FDRE_I\: entity work.test_mdm_1_0_MB_FDRE_8
     port map (
      Addr_0 => Addr_0,
      LI => LI,
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_ARESETN => M_AXI_ARESETN,
      M_AXI_ARESETN_0 => \^m_axi_aresetn_0\,
      M_AXI_WREADY => M_AXI_WREADY,
      \Using_FPGA.Native_0\ => \^data_exists_i_reg_0\,
      \Using_FPGA.Native_1\ => \Using_FPGA.Native\,
      \Using_FPGA.Native_2\ => \Using_FPGA.Native_0\,
      \Using_FPGA.Native_3\ => \Addr_Counters[0].FDRE_I_n_2\,
      lmb_ready_vec_q => lmb_ready_vec_q,
      sum_A_0 => sum_A_0
    );
\Addr_Counters[4].No_MuxCY.XORCY_I\: entity work.test_mdm_1_0_MB_XORCY
     port map (
      LI => LI,
      LO => addr_cy_0,
      sum_A_0 => sum_A_0
    );
\FIFO_RAM[0].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      D(0) => D(31),
      LMB_Data_Write_0(0) => LMB_Data_Write_0(0),
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_WDATA(0) => M_AXI_WDATA(31),
      \M_AXI_WDATA[31]\ => M_AXI_WDATA_22_sn_1,
      master_dwr_data(0) => master_dwr_data(31)
    );
\FIFO_RAM[10].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_9
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      D(0) => D(21),
      LMB_Data_Write_0(0) => LMB_Data_Write_0(10),
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_WDATA(0) => M_AXI_WDATA(21),
      \M_AXI_WDATA[21]\ => M_AXI_WDATA_22_sn_1,
      master_dwr_data(0) => master_dwr_data(21)
    );
\FIFO_RAM[11].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_10
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      D(0) => D(20),
      LMB_Data_Write_0(0) => LMB_Data_Write_0(11),
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_WDATA(0) => M_AXI_WDATA(20),
      \M_AXI_WDATA[20]\ => M_AXI_WDATA_22_sn_1,
      master_dwr_data(0) => master_dwr_data(20)
    );
\FIFO_RAM[12].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_11
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      D(0) => D(19),
      LMB_Data_Write_0(0) => LMB_Data_Write_0(12),
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_WDATA(0) => M_AXI_WDATA(19),
      \M_AXI_WDATA[19]\ => M_AXI_WDATA_22_sn_1,
      master_dwr_data(0) => master_dwr_data(19)
    );
\FIFO_RAM[13].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_12
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      D(0) => D(18),
      LMB_Data_Write_0(0) => LMB_Data_Write_0(13),
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_WDATA(0) => M_AXI_WDATA(18),
      \M_AXI_WDATA[18]\ => M_AXI_WDATA_22_sn_1,
      master_dwr_data(0) => master_dwr_data(18)
    );
\FIFO_RAM[14].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_13
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      D(0) => D(17),
      LMB_Data_Write_0(0) => LMB_Data_Write_0(14),
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_WDATA(0) => M_AXI_WDATA(17),
      \M_AXI_WDATA[17]\ => M_AXI_WDATA_22_sn_1,
      master_dwr_data(0) => master_dwr_data(17)
    );
\FIFO_RAM[15].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_14
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      D(0) => D(16),
      LMB_Data_Write_0(0) => LMB_Data_Write_0(15),
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_WDATA(0) => M_AXI_WDATA(16),
      \M_AXI_WDATA[16]\ => M_AXI_WDATA_22_sn_1,
      master_dwr_data(0) => master_dwr_data(16)
    );
\FIFO_RAM[16].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_15
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      D(0) => D(15),
      LMB_Data_Write_0(0) => LMB_Data_Write_0(16),
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_WDATA(0) => M_AXI_WDATA(15),
      \M_AXI_WDATA[15]\ => M_AXI_WDATA_22_sn_1,
      master_dwr_data(0) => master_dwr_data(15)
    );
\FIFO_RAM[17].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_16
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      D(0) => D(14),
      LMB_Data_Write_0(0) => LMB_Data_Write_0(17),
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_WDATA(0) => M_AXI_WDATA(14),
      \M_AXI_WDATA[14]\ => M_AXI_WDATA_22_sn_1,
      master_dwr_data(0) => master_dwr_data(14)
    );
\FIFO_RAM[18].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_17
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      D(0) => D(13),
      LMB_Data_Write_0(0) => LMB_Data_Write_0(18),
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_WDATA(0) => M_AXI_WDATA(13),
      \M_AXI_WDATA[13]\ => M_AXI_WDATA_22_sn_1,
      master_dwr_data(0) => master_dwr_data(13)
    );
\FIFO_RAM[19].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_18
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      D(0) => D(12),
      LMB_Data_Write_0(0) => LMB_Data_Write_0(19),
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_WDATA(0) => M_AXI_WDATA(12),
      \M_AXI_WDATA[12]\ => M_AXI_WDATA_22_sn_1,
      master_dwr_data(0) => master_dwr_data(12)
    );
\FIFO_RAM[1].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_19
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      D(0) => D(30),
      LMB_Data_Write_0(0) => LMB_Data_Write_0(1),
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_WDATA(0) => M_AXI_WDATA(30),
      \M_AXI_WDATA[30]\ => M_AXI_WDATA_22_sn_1,
      master_dwr_data(0) => master_dwr_data(30)
    );
\FIFO_RAM[20].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_20
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      D(0) => D(11),
      LMB_Data_Write_0(0) => LMB_Data_Write_0(20),
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_WDATA(0) => M_AXI_WDATA(11),
      \M_AXI_WDATA[11]\ => M_AXI_WDATA_22_sn_1,
      master_dwr_data(0) => master_dwr_data(11)
    );
\FIFO_RAM[21].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_21
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      D(0) => D(10),
      LMB_Data_Write_0(0) => LMB_Data_Write_0(21),
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_WDATA(0) => M_AXI_WDATA(10),
      \M_AXI_WDATA[10]\ => M_AXI_WDATA_22_sn_1,
      master_dwr_data(0) => master_dwr_data(10)
    );
\FIFO_RAM[22].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_22
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      D(0) => D(9),
      LMB_Data_Write_0(0) => LMB_Data_Write_0(22),
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_WDATA(0) => M_AXI_WDATA(9),
      \M_AXI_WDATA[9]\ => M_AXI_WDATA_22_sn_1,
      master_dwr_data(0) => master_dwr_data(9)
    );
\FIFO_RAM[23].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_23
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      D(0) => D(8),
      LMB_Data_Write_0(0) => LMB_Data_Write_0(23),
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_WDATA(0) => M_AXI_WDATA(8),
      \M_AXI_WDATA[8]\ => M_AXI_WDATA_22_sn_1,
      master_dwr_data(0) => master_dwr_data(8)
    );
\FIFO_RAM[24].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_24
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      D(0) => D(7),
      LMB_Data_Write_0(0) => LMB_Data_Write_0(24),
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_WDATA(0) => M_AXI_WDATA(7),
      \M_AXI_WDATA[7]\ => M_AXI_WDATA_22_sn_1,
      master_dwr_data(0) => master_dwr_data(7)
    );
\FIFO_RAM[25].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_25
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      D(0) => D(6),
      LMB_Data_Write_0(0) => LMB_Data_Write_0(25),
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_WDATA(0) => M_AXI_WDATA(6),
      \M_AXI_WDATA[6]\ => M_AXI_WDATA_22_sn_1,
      master_dwr_data(0) => master_dwr_data(6)
    );
\FIFO_RAM[26].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_26
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      D(0) => D(5),
      LMB_Data_Write_0(0) => LMB_Data_Write_0(26),
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_WDATA(0) => M_AXI_WDATA(5),
      \M_AXI_WDATA[5]\ => M_AXI_WDATA_22_sn_1,
      master_dwr_data(0) => master_dwr_data(5)
    );
\FIFO_RAM[27].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_27
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      D(0) => D(4),
      LMB_Data_Write_0(0) => LMB_Data_Write_0(27),
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_WDATA(0) => M_AXI_WDATA(4),
      \M_AXI_WDATA[4]\ => M_AXI_WDATA_22_sn_1,
      master_dwr_data(0) => master_dwr_data(4)
    );
\FIFO_RAM[28].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_28
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      D(0) => D(3),
      LMB_Data_Write_0(0) => LMB_Data_Write_0(28),
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_WDATA(0) => M_AXI_WDATA(3),
      \M_AXI_WDATA[3]\ => M_AXI_WDATA_22_sn_1,
      master_dwr_data(0) => master_dwr_data(3)
    );
\FIFO_RAM[29].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_29
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      D(0) => D(2),
      LMB_Data_Write_0(0) => LMB_Data_Write_0(29),
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_WDATA(0) => M_AXI_WDATA(2),
      \M_AXI_WDATA[2]\ => M_AXI_WDATA_22_sn_1,
      master_dwr_data(0) => master_dwr_data(2)
    );
\FIFO_RAM[2].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_30
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      D(0) => D(29),
      LMB_Data_Write_0(0) => LMB_Data_Write_0(2),
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_WDATA(0) => M_AXI_WDATA(29),
      \M_AXI_WDATA[29]\ => M_AXI_WDATA_22_sn_1,
      master_dwr_data(0) => master_dwr_data(29)
    );
\FIFO_RAM[30].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_31
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      D(0) => D(1),
      LMB_Data_Write_0(0) => LMB_Data_Write_0(30),
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_WDATA(0) => M_AXI_WDATA(1),
      \M_AXI_WDATA[1]\ => M_AXI_WDATA_22_sn_1,
      master_dwr_data(0) => master_dwr_data(1)
    );
\FIFO_RAM[31].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_32
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      D(0) => D(0),
      LMB_Data_Write_0(0) => LMB_Data_Write_0(31),
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_WDATA(0) => M_AXI_WDATA(0),
      M_AXI_WDATA_0_sp_1 => M_AXI_WDATA_22_sn_1,
      master_dwr_data(0) => master_dwr_data(0)
    );
\FIFO_RAM[3].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_33
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      D(0) => D(28),
      LMB_Data_Write_0(0) => LMB_Data_Write_0(3),
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_WDATA(0) => M_AXI_WDATA(28),
      \M_AXI_WDATA[28]\ => M_AXI_WDATA_22_sn_1,
      master_dwr_data(0) => master_dwr_data(28)
    );
\FIFO_RAM[4].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_34
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      D(0) => D(27),
      LMB_Data_Write_0(0) => LMB_Data_Write_0(4),
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_WDATA(0) => M_AXI_WDATA(27),
      \M_AXI_WDATA[27]\ => M_AXI_WDATA_22_sn_1,
      master_dwr_data(0) => master_dwr_data(27)
    );
\FIFO_RAM[5].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_35
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      D(0) => D(26),
      LMB_Data_Write_0(0) => LMB_Data_Write_0(5),
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_WDATA(0) => M_AXI_WDATA(26),
      \M_AXI_WDATA[26]\ => M_AXI_WDATA_22_sn_1,
      master_dwr_data(0) => master_dwr_data(26)
    );
\FIFO_RAM[6].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_36
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      D(0) => D(25),
      LMB_Data_Write_0(0) => LMB_Data_Write_0(6),
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_WDATA(0) => M_AXI_WDATA(25),
      \M_AXI_WDATA[25]\ => M_AXI_WDATA_22_sn_1,
      master_dwr_data(0) => master_dwr_data(25)
    );
\FIFO_RAM[7].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_37
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      D(0) => D(24),
      LMB_Data_Write_0(0) => LMB_Data_Write_0(7),
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_WDATA(0) => M_AXI_WDATA(24),
      \M_AXI_WDATA[24]\ => M_AXI_WDATA_22_sn_1,
      master_dwr_data(0) => master_dwr_data(24)
    );
\FIFO_RAM[8].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_38
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      D(0) => D(23),
      LMB_Data_Write_0(0) => LMB_Data_Write_0(8),
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_WDATA(0) => M_AXI_WDATA(23),
      \M_AXI_WDATA[23]\ => M_AXI_WDATA_22_sn_1,
      master_dwr_data(0) => master_dwr_data(23)
    );
\FIFO_RAM[9].D32.SRLC32E_I\: entity work.test_mdm_1_0_MB_SRLC32E_39
     port map (
      A(4) => Addr_0,
      A(3) => Addr_1,
      A(2) => Addr_2,
      A(1) => Addr_3,
      A(0) => Addr_4,
      CI => CI,
      D(0) => D(22),
      LMB_Data_Write_0(0) => LMB_Data_Write_0(9),
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_WDATA(0) => M_AXI_WDATA(22),
      \M_AXI_WDATA[22]\ => M_AXI_WDATA_22_sn_1,
      master_dwr_data(0) => master_dwr_data(22)
    );
data_Exists_I_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7077"
    )
        port map (
      I0 => \Using_FPGA.Native_0\,
      I1 => M_AXI_WREADY,
      I2 => \Using_FPGA.Native\,
      I3 => lmb_ready_vec_q,
      O => data_Exists_I_i_2_n_0
    );
data_Exists_I_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => next_Data_Exists,
      Q => \^data_exists_i_reg_0\,
      R => \^m_axi_aresetn_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_address_decoder is
  port (
    \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]_0\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0\ : out STD_LOGIC;
    Bus_RNW_reg_reg_0 : out STD_LOGIC;
    bus2ip_rdce : out STD_LOGIC_VECTOR ( 0 to 0 );
    Bus_RNW_reg_reg_1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_1\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_2\ : out STD_LOGIC;
    Bus_RNW_reg_reg_2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_RREADY_0 : out STD_LOGIC;
    S_AXI_BREADY_0 : out STD_LOGIC;
    Q : in STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dbgreg_force_lock : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    unlocked : in STD_LOGIC;
    s_axi_rvalid_i_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[0]\ : in STD_LOGIC;
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_ARREADY : in STD_LOGIC;
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AWREADY : in STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC;
    S_AXI_RVALID : in STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_BVALID : in STD_LOGIC;
    bus2ip_rnw_i : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_address_decoder : entity is "address_decoder";
end test_mdm_1_0_address_decoder;

architecture STRUCTURE of test_mdm_1_0_address_decoder is
  signal Bus_RNW_reg_i_1_n_0 : STD_LOGIC;
  signal \^bus_rnw_reg_reg_0\ : STD_LOGIC;
  signal \^bus_rnw_reg_reg_2\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[4].ce_out_i_reg[4]_0\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[4].ce_out_i_reg[4]_2\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[5].ce_out_i_reg[5]_0\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[6].ce_out_i_reg\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\ : STD_LOGIC;
  signal S_AXI_WREADY_INST_0_i_1_n_0 : STD_LOGIC;
  signal ce_expnd_i_0 : STD_LOGIC;
  signal ce_expnd_i_1 : STD_LOGIC;
  signal ce_expnd_i_2 : STD_LOGIC;
  signal ce_expnd_i_3 : STD_LOGIC;
  signal ce_expnd_i_4 : STD_LOGIC;
  signal ce_expnd_i_5 : STD_LOGIC;
  signal ce_expnd_i_6 : STD_LOGIC;
  signal ce_expnd_i_7 : STD_LOGIC;
  signal cs_ce_clr : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Bus_RNW_reg_i_1 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[1].ce_out_i[1]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[7].ce_out_i[7]_i_2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of S_AXI_ARREADY_INST_0 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of S_AXI_WREADY_INST_0 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.dbgreg_access_lock_i_4\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.rdack_data_i_4\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.type_lock[1]_i_1\ : label is "soft_lutpair115";
begin
  Bus_RNW_reg_reg_0 <= \^bus_rnw_reg_reg_0\;
  Bus_RNW_reg_reg_2 <= \^bus_rnw_reg_reg_2\;
  \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0\ <= \^gen_bkend_ce_registers[4].ce_out_i_reg[4]_0\;
  \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_2\ <= \^gen_bkend_ce_registers[4].ce_out_i_reg[4]_2\;
  \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]_0\ <= \^gen_bkend_ce_registers[5].ce_out_i_reg[5]_0\;
  \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg\ <= \^gen_bkend_ce_registers[6].ce_out_i_reg\;
Bus_RNW_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bus2ip_rnw_i,
      I1 => Q,
      I2 => \^bus_rnw_reg_reg_0\,
      O => Bus_RNW_reg_i_1_n_0
    );
Bus_RNW_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => Bus_RNW_reg_i_1_n_0,
      Q => \^bus_rnw_reg_reg_0\,
      R => '0'
    );
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[4].ce_out_i_reg[4]_2\,
      I1 => s_axi_rvalid_i_reg(2),
      I2 => s_axi_rvalid_i_reg(0),
      I3 => \FSM_onehot_state_reg[0]\,
      I4 => s_axi_rvalid_i_reg(3),
      I5 => \^bus_rnw_reg_reg_2\,
      O => D(0)
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44444444444444"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[4].ce_out_i_reg[4]_2\,
      I1 => s_axi_rvalid_i_reg(2),
      I2 => S_AXI_ARVALID,
      I3 => s_axi_rvalid_i_reg(1),
      I4 => S_AXI_WVALID,
      I5 => S_AXI_AWVALID,
      O => D(1)
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_rvalid_i_reg(1),
      I1 => S_AXI_ARVALID,
      I2 => \^bus_rnw_reg_reg_2\,
      I3 => s_axi_rvalid_i_reg(3),
      O => D(2)
    );
\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => Q,
      D => ce_expnd_i_7,
      Q => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[1].ce_out_i[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]_0\(2),
      I1 => \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]_0\(1),
      I2 => \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]_0\(0),
      O => ce_expnd_i_6
    );
\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => Q,
      D => ce_expnd_i_6,
      Q => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => Q,
      D => ce_expnd_i_5,
      Q => \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => Q,
      D => ce_expnd_i_4,
      Q => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => Q,
      D => ce_expnd_i_3,
      Q => \^gen_bkend_ce_registers[4].ce_out_i_reg[4]_0\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => Q,
      D => ce_expnd_i_2,
      Q => \^gen_bkend_ce_registers[5].ce_out_i_reg[5]_0\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => Q,
      D => ce_expnd_i_1,
      Q => \^gen_bkend_ce_registers[6].ce_out_i_reg\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[7].ce_out_i[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[4].ce_out_i_reg[4]_2\,
      I1 => S_AXI_ARESETN,
      I2 => \^bus_rnw_reg_reg_2\,
      O => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[7].ce_out_i[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]_0\(1),
      I1 => \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]_0\(0),
      I2 => \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]_0\(2),
      O => ce_expnd_i_0
    );
\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => Q,
      D => ce_expnd_i_0,
      Q => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\,
      R => cs_ce_clr
    );
\MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I\: entity work.test_mdm_1_0_pselect_f
     port map (
      \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]\(2 downto 0) => \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]_0\(2 downto 0),
      ce_expnd_i_7 => ce_expnd_i_7
    );
\MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I\: entity work.\test_mdm_1_0_pselect_f__parameterized1\
     port map (
      \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]\(2 downto 0) => \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]_0\(2 downto 0),
      ce_expnd_i_5 => ce_expnd_i_5
    );
\MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I\: entity work.\test_mdm_1_0_pselect_f__parameterized2\
     port map (
      \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\(2 downto 0) => \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]_0\(2 downto 0),
      ce_expnd_i_4 => ce_expnd_i_4
    );
\MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I\: entity work.\test_mdm_1_0_pselect_f__parameterized3\
     port map (
      \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]\(2 downto 0) => \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]_0\(2 downto 0),
      ce_expnd_i_3 => ce_expnd_i_3
    );
\MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I\: entity work.\test_mdm_1_0_pselect_f__parameterized4\
     port map (
      \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]\(2 downto 0) => \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]_0\(2 downto 0),
      ce_expnd_i_2 => ce_expnd_i_2
    );
\MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I\: entity work.\test_mdm_1_0_pselect_f__parameterized5\
     port map (
      \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]\(2 downto 0) => \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]_0\(2 downto 0),
      ce_expnd_i_1 => ce_expnd_i_1
    );
S_AXI_ARREADY_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A888AAAA"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => \^gen_bkend_ce_registers[4].ce_out_i_reg[4]_0\,
      I2 => S_AXI_ARREADY,
      I3 => \^gen_bkend_ce_registers[5].ce_out_i_reg[5]_0\,
      I4 => S_AXI_WREADY_INST_0_i_1_n_0,
      O => \^bus_rnw_reg_reg_2\
    );
S_AXI_WREADY_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FDDD"
    )
        port map (
      I0 => S_AXI_WREADY_INST_0_i_1_n_0,
      I1 => \^gen_bkend_ce_registers[4].ce_out_i_reg[4]_0\,
      I2 => S_AXI_AWREADY,
      I3 => \^gen_bkend_ce_registers[5].ce_out_i_reg[5]_0\,
      I4 => \^bus_rnw_reg_reg_0\,
      O => \^gen_bkend_ce_registers[4].ce_out_i_reg[4]_2\
    );
S_AXI_WREADY_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg\,
      I1 => \GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg\,
      I2 => \GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg\,
      I3 => \GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg\,
      I4 => \^gen_bkend_ce_registers[6].ce_out_i_reg\,
      I5 => \GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg\,
      O => S_AXI_WREADY_INST_0_i_1_n_0
    );
\Use_Dbg_Reg_Access.dbgreg_access_lock_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[4].ce_out_i_reg[4]_0\,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_1\
    );
\Use_Dbg_Reg_Access.dbgreg_force_lock_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444400000000000"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => \^gen_bkend_ce_registers[4].ce_out_i_reg[4]_0\,
      I2 => S_AXI_WDATA(0),
      I3 => S_AXI_WDATA(1),
      I4 => dbgreg_force_lock,
      I5 => S_AXI_ARESETN,
      O => Bus_RNW_reg_reg_1
    );
\Use_Dbg_Reg_Access.rdack_data_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => \^gen_bkend_ce_registers[5].ce_out_i_reg[5]_0\,
      O => bus2ip_rdce(0)
    );
\Use_Dbg_Reg_Access.type_lock[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => unlocked,
      I1 => \^bus_rnw_reg_reg_0\,
      I2 => \^gen_bkend_ce_registers[4].ce_out_i_reg[4]_0\,
      O => E(0)
    );
s_axi_bvalid_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => S_AXI_BREADY,
      I1 => \^gen_bkend_ce_registers[4].ce_out_i_reg[4]_2\,
      I2 => s_axi_rvalid_i_reg(2),
      I3 => S_AXI_BVALID,
      O => S_AXI_BREADY_0
    );
s_axi_rvalid_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => S_AXI_RREADY,
      I1 => \^bus_rnw_reg_reg_2\,
      I2 => s_axi_rvalid_i_reg(3),
      I3 => S_AXI_RVALID,
      O => S_AXI_RREADY_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MDM_Core is
  port (
    \out\ : out STD_LOGIC;
    execute_3 : out STD_LOGIC;
    rd_resp_zero : out STD_LOGIC;
    wr_resp_zero : out STD_LOGIC;
    master_rd_start : out STD_LOGIC;
    master_wr_excl : out STD_LOGIC;
    master_data_rd : out STD_LOGIC;
    master_data_wr : out STD_LOGIC;
    \Use_Dbg_Reg_Access.dbgreg_CAPTURE_reg_0\ : out STD_LOGIC;
    sel_n0 : out STD_LOGIC;
    Functional_Reset : out STD_LOGIC;
    \Use_Dbg_Reg_Access.rdack_data_reg_0\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.wrack_data_reg_0\ : out STD_LOGIC;
    master_dwr_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Ext_NM_BRK : out STD_LOGIC;
    Debug_SYS_Rst : out STD_LOGIC;
    Dbg_Rst_0 : out STD_LOGIC;
    master_wr_start : out STD_LOGIC;
    trace_stopped : out STD_LOGIC;
    unlocked : out STD_LOGIC;
    dbgreg_drck : out STD_LOGIC;
    dbgreg_update : out STD_LOGIC;
    dbgreg_select : out STD_LOGIC;
    \Use_Trace_External_AXI_Master.trace_started_reg_0\ : out STD_LOGIC;
    dbgreg_force_lock : out STD_LOGIC;
    \Use_Trace_External_AXI_Master.trace_started_reg_1\ : out STD_LOGIC;
    Ext_JTAG_SEL : out STD_LOGIC;
    \Use_Dbg_Reg_Access.dbgreg_SHIFT_reg_0\ : out STD_LOGIC;
    \Use_Dbg_Reg_Access.selected_reg_0\ : out STD_LOGIC;
    Dbg_Reg_En_0 : out STD_LOGIC_VECTOR ( 0 to 7 );
    \Use_BSCAN.command_reg[6]\ : out STD_LOGIC;
    Dbg_TrReady_0 : out STD_LOGIC;
    Ext_JTAG_TDI : out STD_LOGIC;
    S0 : out STD_LOGIC;
    \Use_Dbg_Mem_Access.rd_wr_len_reg[4]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_dwr_exclusive : out STD_LOGIC;
    \Use_Dbg_Reg_Access.reg_data_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Use_Dbg_Mem_Access.Master_wr_start_reg\ : out STD_LOGIC;
    \Use_Dbg_Mem_Access.Master_rd_start_reg\ : out STD_LOGIC;
    \Has_FIFO.axi_dwr_sel_reg\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Use_Dbg_Mem_Access.input_reg[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Use_Dbg_Mem_Access.rd_wr_size_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    LMB_Byte_Enable_31 : out STD_LOGIC_VECTOR ( 0 to 3 );
    \Use_Dbg_Mem_Access.rd_wr_size_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_Trace_AXI_Master.current_addr_reg[0]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_Disable_0 : out STD_LOGIC;
    \Use_Dbg_Reg_Access.selected_reg_1\ : out STD_LOGIC;
    \Use_BSCAN.command_reg[7]\ : out STD_LOGIC;
    \Use_Dbg_Mem_Access.output_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CLK : in STD_LOGIC;
    \Using_FPGA.Native\ : in STD_LOGIC;
    Reset : in STD_LOGIC;
    M_AXI_ACLK : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    \Use_Dbg_Mem_Access.wr_resp_zero_reg\ : in STD_LOGIC;
    Master_data_wr1 : in STD_LOGIC;
    sel_with_scan_reset : in STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC;
    jtag_busy : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Use_Trace_External_AXI_Master.frame_word_last_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_Dbg_Reg_Access.dbgreg_force_lock_reg_0\ : in STD_LOGIC;
    \Use_Trace_External_AXI_Master.trace_word_reg[0]_0\ : in STD_LOGIC;
    M_AXI_ARESETN : in STD_LOGIC;
    Dbg_TrReady_0_0 : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    SHIFT : in STD_LOGIC;
    Ext_JTAG_TDO : in STD_LOGIC;
    SEL : in STD_LOGIC;
    Dbg_TDO_0 : in STD_LOGIC;
    CAPTURE : in STD_LOGIC;
    \Use_Dbg_Mem_Access.master_overrun_reg\ : in STD_LOGIC;
    wdata_exists : in STD_LOGIC;
    bus2ip_rdce : in STD_LOGIC_VECTOR ( 0 to 0 );
    master_data_out : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \Use_Dbg_Mem_Access.output_reg[29]\ : in STD_LOGIC;
    master_dwr_resp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\ : in STD_LOGIC;
    Bus_RNW_reg : in STD_LOGIC;
    \Use_Dbg_Reg_Access.dbgreg_access_lock_reg_0\ : in STD_LOGIC;
    axi_dwr_sel : in STD_LOGIC;
    M_AXI_WREADY : in STD_LOGIC;
    \Use_Trace_External_AXI_Master.trace_started_reg_2\ : in STD_LOGIC;
    Dbg_TrValid_0 : in STD_LOGIC;
    O : in STD_LOGIC;
    Dbg_TrData_0 : in STD_LOGIC_VECTOR ( 0 to 35 );
    wr_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_WLAST_reg : in STD_LOGIC;
    Scan_Reset_Sel : in STD_LOGIC;
    Scan_Reset : in STD_LOGIC;
    Scan_En : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\ : in STD_LOGIC;
    \Has_FIFO.lmb_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    master_error0 : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg\ : in STD_LOGIC;
    \Use_Trace_AXI_Master.current_addr_reg[28]\ : in STD_LOGIC;
    \Use_Dbg_Mem_Access.output_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \Use_Trace_External_AXI_Master.saved_trdata_reg[31]_0\ : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MDM_Core : entity is "MDM_Core";
end test_mdm_1_0_MDM_Core;

architecture STRUCTURE of test_mdm_1_0_MDM_Core is
  signal A : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal Config_Reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Config_Reg__0\ : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal Dbg_TrReady_0_INST_0_i_1_n_0 : STD_LOGIC;
  signal \^ext_jtag_tdi\ : STD_LOGIC;
  signal \FSM_sequential_Use_Dbg_Reg_Access.state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_Use_Dbg_Reg_Access.state[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_Use_Dbg_Reg_Access.state[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_Use_Dbg_Reg_Access.state[3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_Use_Dbg_Reg_Access.state[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_Use_Dbg_Reg_Access.state[3]_i_7_n_0\ : STD_LOGIC;
  signal \^functional_reset\ : STD_LOGIC;
  signal JTAG_CONTROL_I_n_131 : STD_LOGIC;
  signal JTAG_CONTROL_I_n_132 : STD_LOGIC;
  signal JTAG_CONTROL_I_n_133 : STD_LOGIC;
  signal JTAG_CONTROL_I_n_134 : STD_LOGIC;
  signal JTAG_CONTROL_I_n_135 : STD_LOGIC;
  signal JTAG_CONTROL_I_n_136 : STD_LOGIC;
  signal JTAG_CONTROL_I_n_137 : STD_LOGIC;
  signal JTAG_CONTROL_I_n_138 : STD_LOGIC;
  signal JTAG_CONTROL_I_n_139 : STD_LOGIC;
  signal JTAG_CONTROL_I_n_140 : STD_LOGIC;
  signal JTAG_CONTROL_I_n_141 : STD_LOGIC;
  signal JTAG_CONTROL_I_n_142 : STD_LOGIC;
  signal JTAG_CONTROL_I_n_143 : STD_LOGIC;
  signal JTAG_CONTROL_I_n_144 : STD_LOGIC;
  signal JTAG_CONTROL_I_n_145 : STD_LOGIC;
  signal JTAG_CONTROL_I_n_146 : STD_LOGIC;
  signal JTAG_CONTROL_I_n_147 : STD_LOGIC;
  signal JTAG_CONTROL_I_n_148 : STD_LOGIC;
  signal JTAG_CONTROL_I_n_149 : STD_LOGIC;
  signal JTAG_CONTROL_I_n_150 : STD_LOGIC;
  signal JTAG_CONTROL_I_n_151 : STD_LOGIC;
  signal JTAG_CONTROL_I_n_152 : STD_LOGIC;
  signal JTAG_CONTROL_I_n_153 : STD_LOGIC;
  signal JTAG_CONTROL_I_n_154 : STD_LOGIC;
  signal JTAG_CONTROL_I_n_155 : STD_LOGIC;
  signal JTAG_CONTROL_I_n_156 : STD_LOGIC;
  signal JTAG_CONTROL_I_n_157 : STD_LOGIC;
  signal JTAG_CONTROL_I_n_158 : STD_LOGIC;
  signal JTAG_CONTROL_I_n_159 : STD_LOGIC;
  signal JTAG_CONTROL_I_n_160 : STD_LOGIC;
  signal JTAG_CONTROL_I_n_161 : STD_LOGIC;
  signal JTAG_CONTROL_I_n_162 : STD_LOGIC;
  signal JTAG_CONTROL_I_n_163 : STD_LOGIC;
  signal JTAG_CONTROL_I_n_164 : STD_LOGIC;
  signal JTAG_CONTROL_I_n_19 : STD_LOGIC;
  signal JTAG_CONTROL_I_n_21 : STD_LOGIC;
  signal JTAG_CONTROL_I_n_33 : STD_LOGIC;
  signal JTAG_CONTROL_I_n_34 : STD_LOGIC;
  signal JTAG_CONTROL_I_n_35 : STD_LOGIC;
  signal JTAG_CONTROL_I_n_36 : STD_LOGIC;
  signal JTAG_CONTROL_I_n_38 : STD_LOGIC;
  signal MDM_SEL : STD_LOGIC;
  signal PORT_Selector : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal PORT_Selector_1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal TDI_Shifter : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal TDI_Shifter0 : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12_n_0\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11_n_0\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1_n_0\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0_n_0\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg[4]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2_n_0\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg_c_0_n_0\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg_c_10_n_0\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg_c_11_n_0\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg_c_12_n_0\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg_c_1_n_0\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg_c_2_n_0\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg_c_3_n_0\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg_c_4_n_0\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg_c_5_n_0\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg_c_6_n_0\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg_c_7_n_0\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg_c_8_n_0\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg_c_9_n_0\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg_c_n_0\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg_gate__0_n_0\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg_gate__1_n_0\ : STD_LOGIC;
  signal \Use_BSCAN.Config_Reg_reg_gate_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.DbgReg_DRCK_i_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.DbgReg_DRCK_i_i_2_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.DbgReg_UPDATE_i_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.bit_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.bit_cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.bit_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.bit_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.bit_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.bit_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.bit_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.bit_cnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.bit_cnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.bit_cnt[8]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[8]\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.clk_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.clk_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.clk_fall_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.clk_fall_reg_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.clk_rise_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.data_shift_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.data_shift_reg_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.dbgreg_CAPTURE_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.dbgreg_SEL_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.dbgreg_SEL_reg_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.dbgreg_SHIFT_i_1_n_0\ : STD_LOGIC;
  signal \^use_dbg_reg_access.dbgreg_shift_reg_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.dbgreg_TDI_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.dbgreg_TDI_reg_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.dbgreg_access_lock_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.dbgreg_access_lock_i_2_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.dbgreg_access_lock_i_3_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.dbgreg_access_lock_i_5_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.dbgreg_disable_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.direction_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.direction_i_2_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.direction_reg_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.jtag_axi_overrun_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.next_bit_i_10_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.next_bit_i_11_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.next_bit_i_12_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.next_bit_i_13_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.next_bit_i_15_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.next_bit_i_16_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.next_bit_i_17_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.next_bit_i_18_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.next_bit_i_19_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.next_bit_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.next_bit_i_20_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.next_bit_i_21_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.next_bit_i_22_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.next_bit_i_23_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.next_bit_i_24_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.next_bit_i_25_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.next_bit_i_26_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.next_bit_i_27_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.next_bit_i_28_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.next_bit_i_29_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.next_bit_i_2_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.next_bit_i_30_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.next_bit_i_31_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.next_bit_i_32_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.next_bit_i_33_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.next_bit_i_34_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.next_bit_i_35_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.next_bit_i_3_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.next_bit_i_4_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.next_bit_i_6_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.next_bit_i_7_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.next_bit_i_9_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.next_bit_reg_i_14_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.next_bit_reg_i_8_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.next_bit_reg_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.next_capture_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.next_capture_reg_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.next_shift_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.next_shift_i_3_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.next_shift_i_4_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.next_shift_reg_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.rd_wr_n_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.rd_wr_n_reg_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.rdack_data_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.rdack_data_i_2_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.rdack_data_i_3_n_0\ : STD_LOGIC;
  signal \^use_dbg_reg_access.rdack_data_reg_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[0]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[10]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[11]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[12]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[13]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[14]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[15]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[15]_i_4_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[16]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[17]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[18]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[19]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[1]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[20]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[20]_i_4_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[20]_i_5_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[21]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[22]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[22]_i_4_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[23]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[24]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[24]_i_4_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[25]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[25]_i_4_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[26]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[26]_i_4_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[27]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[27]_i_4_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[28]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[29]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[29]_i_4_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[29]_i_5_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[29]_i_6_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[2]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[30]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[30]_i_4_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[31]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[31]_i_4_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[31]_i_5_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[31]_i_6_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[31]_i_7_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[31]_i_9_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[3]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[4]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[5]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[6]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[6]_i_4_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[7]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[8]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data[9]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data_reg_n_0_[16]\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data_reg_n_0_[17]\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data_reg_n_0_[18]\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data_reg_n_0_[19]\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data_reg_n_0_[20]\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data_reg_n_0_[21]\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data_reg_n_0_[22]\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data_reg_n_0_[23]\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data_reg_n_0_[24]\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data_reg_n_0_[25]\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data_reg_n_0_[26]\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data_reg_n_0_[27]\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data_reg_n_0_[28]\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data_reg_n_0_[29]\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data_reg_n_0_[30]\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data_reg_n_0_[31]\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.reg_data_reg_n_0_[9]\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.selected_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.shift_index[0]_i_10_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.shift_index[0]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.shift_index[0]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.shift_index[0]_i_4_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.shift_index[0]_i_5_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.shift_index[0]_i_6_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.shift_index[0]_i_7_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.shift_index[0]_i_8_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.shift_index[0]_i_9_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.shift_index[1]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.shift_index[2]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.shift_index[3]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.shift_index[3]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.shifting_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.shifting_i_2_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.shifting_i_3_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.shifting_reg_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.unlocked_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.unlocked_i_3_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.unlocked_i_4_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.unlocked_i_5_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.wrack_data_i_1_n_0\ : STD_LOGIC;
  signal \Use_Dbg_Reg_Access.wrack_data_i_2_n_0\ : STD_LOGIC;
  signal \Use_E2.BSCANE2_I_i_2_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.frame_word_index[3]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.frame_word_index[4]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.frame_word_index_reg\ : STD_LOGIC_VECTOR ( 0 to 4 );
  signal \Use_Trace_External_AXI_Master.frame_word_last_reg_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.saved_final[4]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.saved_final[4]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.saved_final[4]_i_4_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.saved_final[5]_i_10_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.saved_final[5]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.saved_final[5]_i_4_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.saved_final[5]_i_5_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.saved_final[5]_i_6_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.saved_final[5]_i_7_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.saved_final[5]_i_8_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.saved_final[5]_i_9_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.saved_trdata_reg_n_0_[10]\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.saved_trdata_reg_n_0_[11]\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.saved_trdata_reg_n_0_[12]\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.saved_trdata_reg_n_0_[13]\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.saved_trdata_reg_n_0_[14]\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.saved_trdata_reg_n_0_[15]\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.saved_trdata_reg_n_0_[8]\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.saved_trdata_reg_n_0_[9]\ : STD_LOGIC;
  signal \^use_trace_external_axi_master.trace_started_reg_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[0]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[10]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[10]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[10]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[10]_i_4_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[11]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[11]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[11]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[11]_i_4_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[12]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[12]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[12]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[12]_i_4_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[13]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[13]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[13]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[13]_i_4_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[14]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[14]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[14]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[14]_i_4_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[15]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[15]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[15]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[15]_i_4_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[17]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[17]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[17]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[17]_i_4_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[18]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[18]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[18]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[18]_i_4_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[18]_i_5_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[19]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[19]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[19]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[19]_i_4_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[19]_i_5_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[1]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[1]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[1]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[1]_i_4_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[20]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[20]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[20]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[20]_i_4_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[20]_i_5_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[21]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[21]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[21]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[21]_i_4_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[21]_i_5_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[21]_i_6_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[22]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[22]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[22]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[22]_i_4_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[22]_i_5_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[23]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[23]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[23]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[23]_i_4_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[23]_i_5_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[23]_i_6_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[24]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[24]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[24]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[24]_i_4_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[24]_i_5_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[25]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[25]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[25]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[25]_i_4_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[26]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[26]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[26]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[27]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[27]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[27]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[28]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[28]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[28]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[29]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[29]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[29]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[2]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[2]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[2]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[2]_i_4_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[30]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[30]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[30]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[31]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[31]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[31]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[31]_i_4_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[31]_i_5_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[3]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[3]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[3]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[3]_i_4_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[4]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[4]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[4]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[4]_i_4_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[5]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[5]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[5]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[5]_i_4_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[6]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[6]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[6]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[6]_i_4_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[7]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[7]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[7]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[7]_i_4_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[8]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[8]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[8]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[8]_i_4_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[9]_i_1_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[9]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[9]_i_3_n_0\ : STD_LOGIC;
  signal \Use_Trace_External_AXI_Master.trace_word[9]_i_4_n_0\ : STD_LOGIC;
  signal bit_cnt : STD_LOGIC_VECTOR ( 0 to 5 );
  signal bit_size : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal bus2ip_with_scan_reset : STD_LOGIC;
  signal clk_rise : STD_LOGIC;
  signal cmd_val : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal config_with_scan_reset : STD_LOGIC;
  signal data6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data7 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data8 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dbgreg_CAPTURE : STD_LOGIC;
  signal dbgreg_SHIFT : STD_LOGIC;
  signal dbgreg_access_lock : STD_LOGIC;
  signal dbgreg_disable : STD_LOGIC;
  signal \^dbgreg_drck\ : STD_LOGIC;
  signal \^dbgreg_force_lock\ : STD_LOGIC;
  signal \^dbgreg_select\ : STD_LOGIC;
  signal dbgreg_unlocked : STD_LOGIC;
  signal \^dbgreg_update\ : STD_LOGIC;
  signal frame_word_first : STD_LOGIC;
  signal frame_word_next_last : STD_LOGIC;
  signal \g0_b0__0_n_0\ : STD_LOGIC;
  signal g0_b0_n_0 : STD_LOGIC;
  signal \g0_b1__0_n_0\ : STD_LOGIC;
  signal g0_b1_n_0 : STD_LOGIC;
  signal \g0_b2__0_n_0\ : STD_LOGIC;
  signal g0_b2_n_0 : STD_LOGIC;
  signal g0_b3_n_0 : STD_LOGIC;
  signal jtag_access_lock : STD_LOGIC;
  signal jtag_access_lock_1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of jtag_access_lock_1 : signal is "true";
  signal jtag_axi_overrun : STD_LOGIC;
  signal jtag_busy_1 : STD_LOGIC;
  attribute async_reg of jtag_busy_1 : signal is "true";
  signal jtag_clear_overrun : STD_LOGIC;
  signal jtag_clear_overrun_1 : STD_LOGIC;
  attribute async_reg of jtag_clear_overrun_1 : signal is "true";
  signal jtag_disable : STD_LOGIC;
  signal jtag_force_lock : STD_LOGIC;
  signal jtag_force_lock_1 : STD_LOGIC;
  attribute async_reg of jtag_force_lock_1 : signal is "true";
  signal \^master_dwr_data\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal minusOp : STD_LOGIC_VECTOR ( 0 to 0 );
  signal next_bit8_out : STD_LOGIC;
  signal next_shift : STD_LOGIC;
  signal p_0_in_1 : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \saved_extra__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shift_index : STD_LOGIC_VECTOR ( 0 to 4 );
  signal shift_n_reset : STD_LOGIC;
  signal shifting13_out : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \state__1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal type_lock : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^unlocked\ : STD_LOGIC;
  signal unlocked0 : STD_LOGIC;
  signal use_mdm : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Dbg_TrReady_0_INST_0_i_1 : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \FSM_sequential_Use_Dbg_Reg_Access.state[1]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \FSM_sequential_Use_Dbg_Reg_Access.state[1]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \FSM_sequential_Use_Dbg_Reg_Access.state[2]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \FSM_sequential_Use_Dbg_Reg_Access.state[3]_i_3\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \FSM_sequential_Use_Dbg_Reg_Access.state[3]_i_4\ : label is "soft_lutpair75";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_Use_Dbg_Reg_Access.state_reg[0]\ : label is "exit1:0100,shift_dr:0011,capture_dr:0010,select_dr:0001,idle:0000,update_dr:0111,data_done:1000,exit2:0110,cmd_done:1001,pause:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_Use_Dbg_Reg_Access.state_reg[1]\ : label is "exit1:0100,shift_dr:0011,capture_dr:0010,select_dr:0001,idle:0000,update_dr:0111,data_done:1000,exit2:0110,cmd_done:1001,pause:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_Use_Dbg_Reg_Access.state_reg[2]\ : label is "exit1:0100,shift_dr:0011,capture_dr:0010,select_dr:0001,idle:0000,update_dr:0111,data_done:1000,exit2:0110,cmd_done:1001,pause:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_Use_Dbg_Reg_Access.state_reg[3]\ : label is "exit1:0100,shift_dr:0011,capture_dr:0010,select_dr:0001,idle:0000,update_dr:0111,data_done:1000,exit2:0110,cmd_done:1001,pause:0101";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \Use_BSCAN.Config_Reg_reg[0]\ : label is "yes";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11\ : label is "U0/\MDM_Core_I1/Use_BSCAN.Config_Reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11\ : label is "U0/\MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11 ";
  attribute SHREG_EXTRACT of \Use_BSCAN.Config_Reg_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \Use_BSCAN.Config_Reg_reg[25]\ : label is "yes";
  attribute srl_bus_name of \Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0\ : label is "U0/\MDM_Core_I1/Use_BSCAN.Config_Reg_reg ";
  attribute srl_name of \Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0\ : label is "U0/\MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0 ";
  attribute SHREG_EXTRACT of \Use_BSCAN.Config_Reg_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \Use_BSCAN.Config_Reg_reg[30]\ : label is "yes";
  attribute srl_bus_name of \Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2\ : label is "U0/\MDM_Core_I1/Use_BSCAN.Config_Reg_reg ";
  attribute srl_name of \Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2\ : label is "U0/\MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2 ";
  attribute SHREG_EXTRACT of \Use_BSCAN.Config_Reg_reg[9]\ : label is "yes";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.bit_cnt[0]_i_3\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.bit_cnt[0]_i_5\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.bit_cnt[3]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.bit_cnt[3]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.bit_cnt[4]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.bit_cnt[8]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.clk_cnt[0]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.clk_cnt[1]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.clk_fall_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.clk_rise_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.dbgreg_SHIFT_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.dbgreg_disable_i_1\ : label is "soft_lutpair86";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Use_Dbg_Reg_Access.jtag_access_lock_1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Use_Dbg_Reg_Access.jtag_access_lock_1_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \Use_Dbg_Reg_Access.jtag_busy_1_reg\ : label is std.standard.true;
  attribute KEEP of \Use_Dbg_Reg_Access.jtag_busy_1_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \Use_Dbg_Reg_Access.jtag_clear_overrun_1_reg\ : label is std.standard.true;
  attribute KEEP of \Use_Dbg_Reg_Access.jtag_clear_overrun_1_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \Use_Dbg_Reg_Access.jtag_force_lock_1_reg\ : label is std.standard.true;
  attribute KEEP of \Use_Dbg_Reg_Access.jtag_force_lock_1_reg\ : label is "yes";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.next_bit_i_10\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.next_bit_i_26\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.next_bit_i_27\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.next_bit_i_9\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.next_shift_i_2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.next_shift_i_4\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.rdack_data_i_3\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.reg_data[15]_i_3\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.reg_data[20]_i_3\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.reg_data[20]_i_4\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.reg_data[22]_i_3\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.reg_data[24]_i_3\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.reg_data[25]_i_3\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.reg_data[26]_i_3\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.reg_data[27]_i_3\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.reg_data[29]_i_3\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.reg_data[29]_i_4\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.reg_data[29]_i_5\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.reg_data[30]_i_3\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.reg_data[31]_i_3\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.reg_data[31]_i_4\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.reg_data[31]_i_5\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.reg_data[31]_i_6\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.reg_data[31]_i_8\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.reg_data[31]_i_9\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.reg_data[6]_i_3\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.shift_index[0]_i_10\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.shift_index[0]_i_5\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.shift_index[0]_i_6\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.shift_index[0]_i_8\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.shift_index[1]_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.shift_index[3]_i_2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.shift_index[3]_i_3\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.unlocked_i_4\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \Use_Dbg_Reg_Access.wrack_data_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \Use_Trace_External_AXI_Master.frame_word_index[0]_i_2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \Use_Trace_External_AXI_Master.frame_word_index[1]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \Use_Trace_External_AXI_Master.frame_word_index[2]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \Use_Trace_External_AXI_Master.frame_word_index[3]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \Use_Trace_External_AXI_Master.frame_word_last_i_3\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \Use_Trace_External_AXI_Master.saved_final[4]_i_2\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \Use_Trace_External_AXI_Master.saved_final[5]_i_3\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \Use_Trace_External_AXI_Master.saved_final[5]_i_6\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \Use_Trace_External_AXI_Master.saved_final[5]_i_8\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \Use_Trace_External_AXI_Master.saved_final[5]_i_9\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \Use_Trace_External_AXI_Master.trace_word[10]_i_3\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \Use_Trace_External_AXI_Master.trace_word[11]_i_3\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \Use_Trace_External_AXI_Master.trace_word[12]_i_3\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \Use_Trace_External_AXI_Master.trace_word[14]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \Use_Trace_External_AXI_Master.trace_word[17]_i_3\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \Use_Trace_External_AXI_Master.trace_word[1]_i_4\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \Use_Trace_External_AXI_Master.trace_word[21]_i_4\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \Use_Trace_External_AXI_Master.trace_word[23]_i_4\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \Use_Trace_External_AXI_Master.trace_word[24]_i_2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \Use_Trace_External_AXI_Master.trace_word[24]_i_3\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \Use_Trace_External_AXI_Master.trace_word[25]_i_4\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \Use_Trace_External_AXI_Master.trace_word[2]_i_3\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \Use_Trace_External_AXI_Master.trace_word[31]_i_2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \Use_Trace_External_AXI_Master.trace_word[31]_i_4\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \Use_Trace_External_AXI_Master.trace_word[3]_i_4\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \Use_Trace_External_AXI_Master.trace_word[4]_i_4\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \Use_Trace_External_AXI_Master.trace_word[5]_i_3\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \Use_Trace_External_AXI_Master.trace_word[6]_i_2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \Use_Trace_External_AXI_Master.trace_word[7]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \Use_Trace_External_AXI_Master.trace_word[8]_i_2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \Use_Trace_External_AXI_Master.trace_word[9]_i_4\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of g0_b0 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \g0_b0__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of g0_b1 : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \g0_b1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of g0_b2 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \g0_b2__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[10]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[11]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[12]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[13]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[14]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[15]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[16]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[17]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[18]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[19]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[1]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[20]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[21]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[22]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[23]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[24]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[25]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[26]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[27]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[28]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[2]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[30]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[31]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[3]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[4]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[5]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[6]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[7]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[8]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[9]_i_1\ : label is "soft_lutpair96";
begin
  Ext_JTAG_TDI <= \^ext_jtag_tdi\;
  Functional_Reset <= \^functional_reset\;
  \Use_Dbg_Reg_Access.dbgreg_SHIFT_reg_0\ <= \^use_dbg_reg_access.dbgreg_shift_reg_0\;
  \Use_Dbg_Reg_Access.rdack_data_reg_0\ <= \^use_dbg_reg_access.rdack_data_reg_0\;
  \Use_Trace_External_AXI_Master.trace_started_reg_0\ <= \^use_trace_external_axi_master.trace_started_reg_0\;
  dbgreg_drck <= \^dbgreg_drck\;
  dbgreg_force_lock <= \^dbgreg_force_lock\;
  dbgreg_select <= \^dbgreg_select\;
  dbgreg_update <= \^dbgreg_update\;
  master_dwr_data(31 downto 0) <= \^master_dwr_data\(31 downto 0);
  unlocked <= \^unlocked\;
Dbg_Disable_0_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dbgreg_disable,
      I1 => jtag_disable,
      O => Dbg_Disable_0
    );
Dbg_TrReady_0_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7BF7B"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(2),
      I1 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(3),
      I2 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(4),
      I3 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(0),
      I4 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(1),
      O => Dbg_TrReady_0_INST_0_i_1_n_0
    );
Ext_JTAG_SEL_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => PORT_Selector(3),
      I1 => PORT_Selector(2),
      I2 => SEL,
      I3 => PORT_Selector(1),
      I4 => PORT_Selector(0),
      O => Ext_JTAG_SEL
    );
\FSM_sequential_Use_Dbg_Reg_Access.state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00007400FFFF"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.data_shift_reg_n_0\,
      I1 => \state__0\(1),
      I2 => dbgreg_access_lock,
      I3 => \state__0\(2),
      I4 => \state__0\(0),
      I5 => \state__0\(3),
      O => \state__1\(0)
    );
\FSM_sequential_Use_Dbg_Reg_Access.state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05070A0A"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \FSM_sequential_Use_Dbg_Reg_Access.state[1]_i_2_n_0\,
      I2 => \state__0\(3),
      I3 => \state__0\(2),
      I4 => \state__0\(1),
      O => \state__1\(1)
    );
\FSM_sequential_Use_Dbg_Reg_Access.state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[3]\,
      I1 => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[0]\,
      I2 => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[2]\,
      I3 => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[1]\,
      I4 => \Use_Dbg_Reg_Access.bit_cnt[3]_i_2_n_0\,
      O => \FSM_sequential_Use_Dbg_Reg_Access.state[1]_i_2_n_0\
    );
\FSM_sequential_Use_Dbg_Reg_Access.state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11440444"
    )
        port map (
      I0 => \state__0\(3),
      I1 => \state__0\(2),
      I2 => dbgreg_access_lock,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      O => \state__1\(2)
    );
\FSM_sequential_Use_Dbg_Reg_Access.state[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => S_AXI_ARESETN,
      O => \^functional_reset\
    );
\FSM_sequential_Use_Dbg_Reg_Access.state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AAAAA8AA"
    )
        port map (
      I0 => clk_rise,
      I1 => \FSM_sequential_Use_Dbg_Reg_Access.state[3]_i_4_n_0\,
      I2 => \FSM_sequential_Use_Dbg_Reg_Access.state[3]_i_5_n_0\,
      I3 => \state__0\(0),
      I4 => \state__0\(2),
      I5 => \FSM_sequential_Use_Dbg_Reg_Access.state[3]_i_6_n_0\,
      O => \FSM_sequential_Use_Dbg_Reg_Access.state[3]_i_2_n_0\
    );
\FSM_sequential_Use_Dbg_Reg_Access.state[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \state__0\(3),
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \state__1\(3)
    );
\FSM_sequential_Use_Dbg_Reg_Access.state[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      I2 => \Use_Dbg_Reg_Access.shifting_reg_n_0\,
      I3 => \state__0\(0),
      O => \FSM_sequential_Use_Dbg_Reg_Access.state[3]_i_4_n_0\
    );
\FSM_sequential_Use_Dbg_Reg_Access.state[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAE"
    )
        port map (
      I0 => \FSM_sequential_Use_Dbg_Reg_Access.state[3]_i_7_n_0\,
      I1 => \Use_Dbg_Reg_Access.bit_cnt[3]_i_2_n_0\,
      I2 => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[1]\,
      I3 => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[2]\,
      I4 => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[0]\,
      I5 => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[3]\,
      O => \FSM_sequential_Use_Dbg_Reg_Access.state[3]_i_5_n_0\
    );
\FSM_sequential_Use_Dbg_Reg_Access.state[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA99AA99AAF9AA99"
    )
        port map (
      I0 => \state__0\(3),
      I1 => \state__0\(2),
      I2 => dbgreg_access_lock,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \Use_Dbg_Reg_Access.shifting_reg_n_0\,
      O => \FSM_sequential_Use_Dbg_Reg_Access.state[3]_i_6_n_0\
    );
\FSM_sequential_Use_Dbg_Reg_Access.state[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000001"
    )
        port map (
      I0 => A(0),
      I1 => A(1),
      I2 => A(4),
      I3 => A(3),
      I4 => \Use_Dbg_Reg_Access.direction_reg_n_0\,
      I5 => A(2),
      O => \FSM_sequential_Use_Dbg_Reg_Access.state[3]_i_7_n_0\
    );
\FSM_sequential_Use_Dbg_Reg_Access.state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \FSM_sequential_Use_Dbg_Reg_Access.state[3]_i_2_n_0\,
      D => \state__1\(0),
      Q => \state__0\(0),
      R => \^functional_reset\
    );
\FSM_sequential_Use_Dbg_Reg_Access.state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \FSM_sequential_Use_Dbg_Reg_Access.state[3]_i_2_n_0\,
      D => \state__1\(1),
      Q => \state__0\(1),
      R => \^functional_reset\
    );
\FSM_sequential_Use_Dbg_Reg_Access.state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \FSM_sequential_Use_Dbg_Reg_Access.state[3]_i_2_n_0\,
      D => \state__1\(2),
      Q => \state__0\(2),
      R => \^functional_reset\
    );
\FSM_sequential_Use_Dbg_Reg_Access.state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \FSM_sequential_Use_Dbg_Reg_Access.state[3]_i_2_n_0\,
      D => \state__1\(3),
      Q => \state__0\(3),
      R => \^functional_reset\
    );
JTAG_CONTROL_I: entity work.test_mdm_1_0_JTAG_CONTROL
     port map (
      AR(0) => config_with_scan_reset,
      CAPTURE => CAPTURE,
      CLK => CLK,
      D(31) => \^ext_jtag_tdi\,
      D(30 downto 0) => \Use_Dbg_Mem_Access.input_reg[0]\(31 downto 1),
      Dbg_Reg_En_0(0 to 7) => Dbg_Reg_En_0(0 to 7),
      Dbg_Rst_0 => Dbg_Rst_0,
      Dbg_TDO_0 => Dbg_TDO_0,
      Dbg_TrReady_0 => Dbg_TrReady_0,
      Dbg_TrReady_0_0 => Dbg_TrReady_0_0,
      Dbg_TrValid_0 => Dbg_TrValid_0,
      Dbg_TrValid_0_0 => JTAG_CONTROL_I_n_36,
      Debug_SYS_Rst => Debug_SYS_Rst,
      Ext_NM_BRK => Ext_NM_BRK,
      \Has_FIFO.axi_dwr_sel_reg\ => JTAG_CONTROL_I_n_35,
      \Has_FIFO.axi_dwr_sel_reg_0\(3 downto 0) => \Has_FIFO.axi_dwr_sel_reg\(3 downto 0),
      \Has_FIFO.lmb_state_reg[0]\(0) => \Has_FIFO.lmb_state_reg[0]\(0),
      LMB_Byte_Enable_31(0 to 3) => LMB_Byte_Enable_31(0 to 3),
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_ARESETN => M_AXI_ARESETN,
      M_AXI_ARESETN_0 => JTAG_CONTROL_I_n_163,
      M_AXI_ARESETN_1 => JTAG_CONTROL_I_n_164,
      M_AXI_WLAST_reg => M_AXI_WLAST_reg,
      M_AXI_WREADY => M_AXI_WREADY,
      Master_data_wr1 => Master_data_wr1,
      O => O,
      Q(3 downto 0) => PORT_Selector(3 downto 0),
      Reset => Reset,
      SEL => SEL,
      SHIFT => SHIFT,
      SR(0) => JTAG_CONTROL_I_n_33,
      S_AXI_WDATA(31 downto 0) => S_AXI_WDATA(31 downto 0),
      Scan_En => Scan_En,
      Scan_Reset => Scan_Reset,
      Scan_Reset_Sel => Scan_Reset_Sel,
      \Use_BSCAN.PORT_Selector_reg[0]\ => sel_n0,
      \Use_BSCAN.command_reg[6]_0\ => \Use_BSCAN.command_reg[6]\,
      \Use_BSCAN.command_reg[7]_0\ => \Use_BSCAN.command_reg[7]\,
      \Use_Dbg_Mem_Access.Master_rd_start_reg_0\ => \Use_Dbg_Mem_Access.Master_rd_start_reg\,
      \Use_Dbg_Mem_Access.Master_wr_start_reg_0\ => \Use_Dbg_Mem_Access.Master_wr_start_reg\,
      \Use_Dbg_Mem_Access.input_reg[31]_0\(0) => \Use_Dbg_Mem_Access.input_reg[0]\(0),
      \Use_Dbg_Mem_Access.master_overrun_reg_0\ => \Use_Dbg_Mem_Access.master_overrun_reg\,
      \Use_Dbg_Mem_Access.output_reg[0]_0\(4 downto 0) => \Use_Dbg_Mem_Access.output_reg[0]\(4 downto 0),
      \Use_Dbg_Mem_Access.output_reg[23]_0\(3 downto 0) => \Use_Dbg_Mem_Access.output_reg[23]\(3 downto 0),
      \Use_Dbg_Mem_Access.output_reg[29]_0\ => \Use_Dbg_Mem_Access.output_reg[29]\,
      \Use_Dbg_Mem_Access.rd_wr_len_reg[0]_0\(4 downto 0) => Q(4 downto 0),
      \Use_Dbg_Mem_Access.rd_wr_len_reg[0]_1\(4 downto 0) => D(4 downto 0),
      \Use_Dbg_Mem_Access.rd_wr_len_reg[4]_0\ => \Use_Dbg_Mem_Access.rd_wr_len_reg[4]\,
      \Use_Dbg_Mem_Access.rd_wr_size_reg[0]_0\(1 downto 0) => \Use_Dbg_Mem_Access.rd_wr_size_reg[0]\(1 downto 0),
      \Use_Dbg_Mem_Access.rd_wr_size_reg[1]_0\(0) => \Use_Dbg_Mem_Access.rd_wr_size_reg[1]\(0),
      \Use_Dbg_Mem_Access.wr_resp_zero_reg_0\ => \Use_Dbg_Mem_Access.wr_resp_zero_reg\,
      \Use_Dbg_Reg_Access.No_BSCANID.update_reset_reg\ => \Use_E2.BSCANE2_I_i_2_n_0\,
      \Use_Dbg_Reg_Access.dbgreg_CAPTURE_reg\ => \Use_Dbg_Reg_Access.dbgreg_CAPTURE_reg_0\,
      \Use_Dbg_Reg_Access.dbgreg_SHIFT_reg\ => \^use_dbg_reg_access.dbgreg_shift_reg_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[0]\ => JTAG_CONTROL_I_n_162,
      \Use_Dbg_Reg_Access.reg_data_reg[0]_0\ => \Use_Dbg_Reg_Access.reg_data[0]_i_3_n_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[0]_1\ => \Use_Dbg_Reg_Access.reg_data[29]_i_5_n_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[0]_2\ => \Use_Dbg_Reg_Access.reg_data[31]_i_3_n_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[0]_3\ => \Use_Dbg_Reg_Access.reg_data[24]_i_3_n_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[0]_4\ => \Use_Dbg_Reg_Access.reg_data[6]_i_3_n_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[0]_5\ => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[0]\,
      \Use_Dbg_Reg_Access.reg_data_reg[10]\ => JTAG_CONTROL_I_n_152,
      \Use_Dbg_Reg_Access.reg_data_reg[10]_0\ => \Use_Dbg_Reg_Access.reg_data[10]_i_3_n_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[10]_1\ => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[10]\,
      \Use_Dbg_Reg_Access.reg_data_reg[11]\ => JTAG_CONTROL_I_n_151,
      \Use_Dbg_Reg_Access.reg_data_reg[11]_0\ => \Use_Dbg_Reg_Access.reg_data[11]_i_3_n_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[11]_1\ => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[11]\,
      \Use_Dbg_Reg_Access.reg_data_reg[12]\ => JTAG_CONTROL_I_n_150,
      \Use_Dbg_Reg_Access.reg_data_reg[12]_0\ => \Use_Dbg_Reg_Access.reg_data[12]_i_3_n_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[12]_1\ => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[12]\,
      \Use_Dbg_Reg_Access.reg_data_reg[13]\ => JTAG_CONTROL_I_n_149,
      \Use_Dbg_Reg_Access.reg_data_reg[13]_0\ => \Use_Dbg_Reg_Access.reg_data[13]_i_3_n_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[13]_1\ => \Use_Dbg_Reg_Access.reg_data[29]_i_3_n_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[13]_2\ => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[13]\,
      \Use_Dbg_Reg_Access.reg_data_reg[14]\ => JTAG_CONTROL_I_n_148,
      \Use_Dbg_Reg_Access.reg_data_reg[14]_0\ => \Use_Dbg_Reg_Access.reg_data[14]_i_3_n_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[14]_1\ => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[14]\,
      \Use_Dbg_Reg_Access.reg_data_reg[15]\ => JTAG_CONTROL_I_n_147,
      \Use_Dbg_Reg_Access.reg_data_reg[15]_0\ => \Use_Dbg_Reg_Access.reg_data[15]_i_4_n_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[15]_1\ => \Use_Dbg_Reg_Access.reg_data[31]_i_4_n_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[15]_2\ => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[15]\,
      \Use_Dbg_Reg_Access.reg_data_reg[16]\ => JTAG_CONTROL_I_n_146,
      \Use_Dbg_Reg_Access.reg_data_reg[16]_0\ => \Use_Dbg_Reg_Access.reg_data[16]_i_3_n_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[16]_1\ => \Use_Dbg_Reg_Access.reg_data[20]_i_3_n_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[16]_2\ => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[16]\,
      \Use_Dbg_Reg_Access.reg_data_reg[17]\ => JTAG_CONTROL_I_n_145,
      \Use_Dbg_Reg_Access.reg_data_reg[17]_0\ => \Use_Dbg_Reg_Access.reg_data[17]_i_3_n_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[17]_1\ => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[17]\,
      \Use_Dbg_Reg_Access.reg_data_reg[18]\ => JTAG_CONTROL_I_n_144,
      \Use_Dbg_Reg_Access.reg_data_reg[18]_0\ => \Use_Dbg_Reg_Access.reg_data[18]_i_3_n_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[18]_1\ => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[18]\,
      \Use_Dbg_Reg_Access.reg_data_reg[19]\ => JTAG_CONTROL_I_n_143,
      \Use_Dbg_Reg_Access.reg_data_reg[19]_0\ => \Use_Dbg_Reg_Access.reg_data[19]_i_3_n_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[19]_1\ => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[19]\,
      \Use_Dbg_Reg_Access.reg_data_reg[1]\ => JTAG_CONTROL_I_n_161,
      \Use_Dbg_Reg_Access.reg_data_reg[1]_0\ => \Use_Dbg_Reg_Access.reg_data[1]_i_3_n_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[1]_1\ => \Use_Dbg_Reg_Access.reg_data[25]_i_3_n_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[1]_2\ => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[1]\,
      \Use_Dbg_Reg_Access.reg_data_reg[20]\ => JTAG_CONTROL_I_n_142,
      \Use_Dbg_Reg_Access.reg_data_reg[20]_0\ => \Use_Dbg_Reg_Access.reg_data[20]_i_5_n_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[20]_1\ => \Use_Dbg_Reg_Access.reg_data[20]_i_4_n_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[20]_2\ => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[20]\,
      \Use_Dbg_Reg_Access.reg_data_reg[21]\ => JTAG_CONTROL_I_n_141,
      \Use_Dbg_Reg_Access.reg_data_reg[21]_0\ => \Use_Dbg_Reg_Access.reg_data[21]_i_3_n_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[21]_1\ => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[21]\,
      \Use_Dbg_Reg_Access.reg_data_reg[22]\ => JTAG_CONTROL_I_n_140,
      \Use_Dbg_Reg_Access.reg_data_reg[22]_0\ => \Use_Dbg_Reg_Access.reg_data[22]_i_4_n_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[22]_1\ => \Use_Dbg_Reg_Access.reg_data[22]_i_3_n_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[22]_2\ => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[22]\,
      \Use_Dbg_Reg_Access.reg_data_reg[23]\ => JTAG_CONTROL_I_n_139,
      \Use_Dbg_Reg_Access.reg_data_reg[23]_0\ => \Use_Dbg_Reg_Access.reg_data[23]_i_3_n_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[23]_1\ => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[23]\,
      \Use_Dbg_Reg_Access.reg_data_reg[24]\ => JTAG_CONTROL_I_n_138,
      \Use_Dbg_Reg_Access.reg_data_reg[24]_0\ => \Use_Dbg_Reg_Access.reg_data[24]_i_4_n_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[24]_1\ => \Use_Dbg_Reg_Access.reg_data[31]_i_5_n_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[24]_2\ => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[24]\,
      \Use_Dbg_Reg_Access.reg_data_reg[25]\ => JTAG_CONTROL_I_n_137,
      \Use_Dbg_Reg_Access.reg_data_reg[25]_0\ => \Use_Dbg_Reg_Access.reg_data[25]_i_4_n_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[25]_1\ => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[25]\,
      \Use_Dbg_Reg_Access.reg_data_reg[26]\ => JTAG_CONTROL_I_n_136,
      \Use_Dbg_Reg_Access.reg_data_reg[26]_0\ => \Use_Dbg_Reg_Access.reg_data[26]_i_4_n_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[26]_1\ => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[26]\,
      \Use_Dbg_Reg_Access.reg_data_reg[27]\ => JTAG_CONTROL_I_n_135,
      \Use_Dbg_Reg_Access.reg_data_reg[27]_0\ => \Use_Dbg_Reg_Access.reg_data[27]_i_4_n_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[27]_1\ => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[27]\,
      \Use_Dbg_Reg_Access.reg_data_reg[28]\ => JTAG_CONTROL_I_n_134,
      \Use_Dbg_Reg_Access.reg_data_reg[28]_0\ => \Use_Dbg_Reg_Access.reg_data[28]_i_3_n_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[28]_1\ => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[28]\,
      \Use_Dbg_Reg_Access.reg_data_reg[29]\ => JTAG_CONTROL_I_n_133,
      \Use_Dbg_Reg_Access.reg_data_reg[29]_0\ => \Use_Dbg_Reg_Access.reg_data[29]_i_6_n_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[29]_1\ => \Use_Dbg_Reg_Access.reg_data[29]_i_4_n_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[29]_2\ => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[29]\,
      \Use_Dbg_Reg_Access.reg_data_reg[2]\ => JTAG_CONTROL_I_n_160,
      \Use_Dbg_Reg_Access.reg_data_reg[2]_0\ => \Use_Dbg_Reg_Access.reg_data[2]_i_3_n_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[2]_1\ => \Use_Dbg_Reg_Access.reg_data[26]_i_3_n_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[2]_2\ => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[2]\,
      \Use_Dbg_Reg_Access.reg_data_reg[30]\ => JTAG_CONTROL_I_n_132,
      \Use_Dbg_Reg_Access.reg_data_reg[30]_0\ => \Use_Dbg_Reg_Access.reg_data[30]_i_4_n_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[30]_1\ => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[30]\,
      \Use_Dbg_Reg_Access.reg_data_reg[31]\ => JTAG_CONTROL_I_n_131,
      \Use_Dbg_Reg_Access.reg_data_reg[31]_0\ => \Use_Dbg_Reg_Access.reg_data[31]_i_6_n_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[31]_1\ => \Use_Dbg_Reg_Access.reg_data[31]_i_7_n_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[31]_2\ => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[31]\,
      \Use_Dbg_Reg_Access.reg_data_reg[3]\ => JTAG_CONTROL_I_n_159,
      \Use_Dbg_Reg_Access.reg_data_reg[3]_0\ => \Use_Dbg_Reg_Access.reg_data[3]_i_3_n_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[3]_1\ => \Use_Dbg_Reg_Access.reg_data[27]_i_3_n_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[3]_2\ => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[3]\,
      \Use_Dbg_Reg_Access.reg_data_reg[4]\ => JTAG_CONTROL_I_n_158,
      \Use_Dbg_Reg_Access.reg_data_reg[4]_0\ => \Use_Dbg_Reg_Access.reg_data[4]_i_3_n_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[4]_1\ => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[4]\,
      \Use_Dbg_Reg_Access.reg_data_reg[5]\ => JTAG_CONTROL_I_n_157,
      \Use_Dbg_Reg_Access.reg_data_reg[5]_0\ => \Use_Dbg_Reg_Access.reg_data[5]_i_3_n_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[5]_1\ => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[5]\,
      \Use_Dbg_Reg_Access.reg_data_reg[6]\ => JTAG_CONTROL_I_n_156,
      \Use_Dbg_Reg_Access.reg_data_reg[6]_0\ => \Use_Dbg_Reg_Access.reg_data[6]_i_4_n_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[6]_1\ => \Use_Dbg_Reg_Access.reg_data[30]_i_3_n_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[6]_2\ => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[6]\,
      \Use_Dbg_Reg_Access.reg_data_reg[7]\ => JTAG_CONTROL_I_n_155,
      \Use_Dbg_Reg_Access.reg_data_reg[7]_0\ => \Use_Dbg_Reg_Access.reg_data[7]_i_3_n_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[7]_1\ => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[7]\,
      \Use_Dbg_Reg_Access.reg_data_reg[8]\ => JTAG_CONTROL_I_n_154,
      \Use_Dbg_Reg_Access.reg_data_reg[8]_0\ => \Use_Dbg_Reg_Access.reg_data[8]_i_3_n_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[8]_1\ => \Use_Dbg_Reg_Access.reg_data[15]_i_3_n_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[8]_2\ => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[8]\,
      \Use_Dbg_Reg_Access.reg_data_reg[9]\ => JTAG_CONTROL_I_n_153,
      \Use_Dbg_Reg_Access.reg_data_reg[9]_0\ => \Use_Dbg_Reg_Access.reg_data[9]_i_3_n_0\,
      \Use_Dbg_Reg_Access.reg_data_reg[9]_1\ => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[9]\,
      \Use_Dbg_Reg_Access.selected_reg\ => \Use_Dbg_Reg_Access.selected_reg_0\,
      \Use_Dbg_Reg_Access.selected_reg_0\ => \Use_Dbg_Reg_Access.selected_reg_1\,
      \Use_Serial_Unified_Completion.clear_overrun_reg_0\ => \^dbgreg_select\,
      \Use_Trace_AXI_Master.Trace_Stopped_reg_0\ => trace_stopped,
      \Use_Trace_AXI_Master.current_addr_reg[0]_0\(31 downto 0) => \Use_Trace_AXI_Master.current_addr_reg[0]\(31 downto 0),
      \Use_Trace_AXI_Master.current_addr_reg[28]_0\ => \Use_Trace_AXI_Master.current_addr_reg[28]\,
      \Use_Trace_External_AXI_Master.frame_word_first_reg\ => JTAG_CONTROL_I_n_38,
      \Use_Trace_External_AXI_Master.frame_word_index_reg[0]\ => \Use_Trace_External_AXI_Master.frame_word_last_reg_n_0\,
      \Use_Trace_External_AXI_Master.frame_word_index_reg[4]\ => JTAG_CONTROL_I_n_21,
      \Use_Trace_External_AXI_Master.saved_extra_reg[0]\ => Dbg_TrReady_0_INST_0_i_1_n_0,
      \Use_Trace_External_AXI_Master.saved_final_reg[5]\ => \^use_trace_external_axi_master.trace_started_reg_0\,
      \Use_Trace_External_AXI_Master.saved_trdata_reg[8]\ => \Use_Trace_External_AXI_Master.saved_trdata_reg[31]_0\,
      \Use_Trace_External_AXI_Master.trace_started_reg\ => \Use_Trace_External_AXI_Master.trace_started_reg_1\,
      \Use_Trace_External_AXI_Master.trace_started_reg_0\ => \Use_Trace_External_AXI_Master.trace_started_reg_2\,
      \Use_Trace_External_AXI_Master.trace_word_reg[0]\ => \Use_Trace_External_AXI_Master.trace_word_reg[0]_0\,
      \Use_Trace_External_AXI_Master.trace_word_reg[0]_0\ => \Use_Trace_External_AXI_Master.trace_word[0]_i_2_n_0\,
      \Use_Trace_External_AXI_Master.trace_word_reg[0]_1\ => g0_b3_n_0,
      \Use_Trace_External_AXI_Master.trace_word_reg[0]_2\(0) => g0_b2_n_0,
      \Use_Trace_External_AXI_Master.trace_word_reg[16]\ => JTAG_CONTROL_I_n_19,
      \Use_Trace_External_AXI_Master.trace_word_reg[16]_0\ => \Use_Trace_External_AXI_Master.saved_final[5]_i_6_n_0\,
      \Use_Trace_External_AXI_Master.trace_word_reg[16]_1\ => \Use_Trace_External_AXI_Master.trace_word[23]_i_4_n_0\,
      \Using_FPGA.Native\ => \Using_FPGA.Native\,
      axi_dwr_exclusive => axi_dwr_exclusive,
      axi_dwr_sel => axi_dwr_sel,
      axi_wvalid_reg => JTAG_CONTROL_I_n_34,
      bus2ip_rdce(0) => bus2ip_rdce(0),
      dbgreg_CAPTURE => dbgreg_CAPTURE,
      dbgreg_SHIFT => dbgreg_SHIFT,
      dbgreg_access_lock => dbgreg_access_lock,
      dbgreg_force_lock => \^dbgreg_force_lock\,
      dbgreg_unlocked => dbgreg_unlocked,
      execute_3 => execute_3,
      frame_word_first => frame_word_first,
      jtag_access_lock => jtag_access_lock,
      jtag_axi_overrun => jtag_axi_overrun,
      jtag_clear_overrun => jtag_clear_overrun,
      jtag_force_lock => jtag_force_lock,
      master_data_out(26 downto 0) => master_data_out(26 downto 0),
      master_data_rd => master_data_rd,
      master_data_wr => master_data_wr,
      master_dwr_data(1) => \^master_dwr_data\(16),
      master_dwr_data(0) => \^master_dwr_data\(0),
      master_dwr_resp(1 downto 0) => master_dwr_resp(1 downto 0),
      master_error0 => master_error0,
      master_rd_start => master_rd_start,
      master_wr_excl => master_wr_excl,
      master_wr_start => master_wr_start,
      \out\ => \out\,
      p_1_in => p_1_in,
      rd_resp_zero => rd_resp_zero,
      sel_n_reg_0 => \Use_Dbg_Reg_Access.dbgreg_SEL_reg_n_0\,
      sel_with_scan_reset => sel_with_scan_reset,
      \tdi_shifter_reg[0]_0\ => \Use_Dbg_Reg_Access.dbgreg_TDI_reg_n_0\,
      wdata_exists => wdata_exists,
      wr_resp_zero => wr_resp_zero,
      wr_state(0) => wr_state(0)
    );
\Use_BSCAN.Config_Reg[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080D0808080D0D0D"
    )
        port map (
      I0 => Scan_Reset_Sel,
      I1 => Scan_Reset,
      I2 => Scan_En,
      I3 => dbgreg_SHIFT,
      I4 => \^dbgreg_select\,
      I5 => SHIFT,
      O => shift_n_reset
    );
\Use_BSCAN.Config_Reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => shift_n_reset,
      D => \Config_Reg__0\(1),
      Q => Config_Reg(0)
    );
\Use_BSCAN.Config_Reg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => shift_n_reset,
      D => \Use_BSCAN.Config_Reg_reg_gate__0_n_0\,
      Q => \Config_Reg__0\(10)
    );
\Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12\: unisim.vcomponents.FDRE
     port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      D => \Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11_n_0\,
      Q => \Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12_n_0\,
      R => '0'
    );
\Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => \Using_FPGA.Native\,
      D => \Config_Reg__0\(25),
      Q => \Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11_n_0\
    );
\Use_BSCAN.Config_Reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      D => \Config_Reg__0\(2),
      PRE => shift_n_reset,
      Q => \Config_Reg__0\(1)
    );
\Use_BSCAN.Config_Reg_reg[25]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      D => \Config_Reg__0\(26),
      PRE => shift_n_reset,
      Q => \Config_Reg__0\(25)
    );
\Use_BSCAN.Config_Reg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => shift_n_reset,
      D => \Use_BSCAN.Config_Reg_reg_gate_n_0\,
      Q => \Config_Reg__0\(26)
    );
\Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1\: unisim.vcomponents.FDRE
     port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      D => \Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0_n_0\,
      Q => \Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1_n_0\,
      R => '0'
    );
\Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \Using_FPGA.Native\,
      D => \Config_Reg__0\(30),
      Q => \Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0_n_0\
    );
\Use_BSCAN.Config_Reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      D => \Config_Reg__0\(3),
      PRE => shift_n_reset,
      Q => \Config_Reg__0\(2)
    );
\Use_BSCAN.Config_Reg_reg[30]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      D => '0',
      PRE => shift_n_reset,
      Q => \Config_Reg__0\(30)
    );
\Use_BSCAN.Config_Reg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => shift_n_reset,
      D => \Use_BSCAN.Config_Reg_reg_gate__1_n_0\,
      Q => \Config_Reg__0\(3)
    );
\Use_BSCAN.Config_Reg_reg[4]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_3\: unisim.vcomponents.FDRE
     port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      D => \Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2_n_0\,
      Q => \Use_BSCAN.Config_Reg_reg[4]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_3_n_0\,
      R => '0'
    );
\Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \Using_FPGA.Native\,
      D => \Config_Reg__0\(9),
      Q => \Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2_n_0\
    );
\Use_BSCAN.Config_Reg_reg[9]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      D => \Config_Reg__0\(10),
      PRE => shift_n_reset,
      Q => \Config_Reg__0\(9)
    );
\Use_BSCAN.Config_Reg_reg_c\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => shift_n_reset,
      D => '1',
      Q => \Use_BSCAN.Config_Reg_reg_c_n_0\
    );
\Use_BSCAN.Config_Reg_reg_c_0\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => shift_n_reset,
      D => \Use_BSCAN.Config_Reg_reg_c_n_0\,
      Q => \Use_BSCAN.Config_Reg_reg_c_0_n_0\
    );
\Use_BSCAN.Config_Reg_reg_c_1\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => shift_n_reset,
      D => \Use_BSCAN.Config_Reg_reg_c_0_n_0\,
      Q => \Use_BSCAN.Config_Reg_reg_c_1_n_0\
    );
\Use_BSCAN.Config_Reg_reg_c_10\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => shift_n_reset,
      D => \Use_BSCAN.Config_Reg_reg_c_9_n_0\,
      Q => \Use_BSCAN.Config_Reg_reg_c_10_n_0\
    );
\Use_BSCAN.Config_Reg_reg_c_11\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => shift_n_reset,
      D => \Use_BSCAN.Config_Reg_reg_c_10_n_0\,
      Q => \Use_BSCAN.Config_Reg_reg_c_11_n_0\
    );
\Use_BSCAN.Config_Reg_reg_c_12\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => shift_n_reset,
      D => \Use_BSCAN.Config_Reg_reg_c_11_n_0\,
      Q => \Use_BSCAN.Config_Reg_reg_c_12_n_0\
    );
\Use_BSCAN.Config_Reg_reg_c_2\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => shift_n_reset,
      D => \Use_BSCAN.Config_Reg_reg_c_1_n_0\,
      Q => \Use_BSCAN.Config_Reg_reg_c_2_n_0\
    );
\Use_BSCAN.Config_Reg_reg_c_3\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => shift_n_reset,
      D => \Use_BSCAN.Config_Reg_reg_c_2_n_0\,
      Q => \Use_BSCAN.Config_Reg_reg_c_3_n_0\
    );
\Use_BSCAN.Config_Reg_reg_c_4\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => shift_n_reset,
      D => \Use_BSCAN.Config_Reg_reg_c_3_n_0\,
      Q => \Use_BSCAN.Config_Reg_reg_c_4_n_0\
    );
\Use_BSCAN.Config_Reg_reg_c_5\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => shift_n_reset,
      D => \Use_BSCAN.Config_Reg_reg_c_4_n_0\,
      Q => \Use_BSCAN.Config_Reg_reg_c_5_n_0\
    );
\Use_BSCAN.Config_Reg_reg_c_6\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => shift_n_reset,
      D => \Use_BSCAN.Config_Reg_reg_c_5_n_0\,
      Q => \Use_BSCAN.Config_Reg_reg_c_6_n_0\
    );
\Use_BSCAN.Config_Reg_reg_c_7\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => shift_n_reset,
      D => \Use_BSCAN.Config_Reg_reg_c_6_n_0\,
      Q => \Use_BSCAN.Config_Reg_reg_c_7_n_0\
    );
\Use_BSCAN.Config_Reg_reg_c_8\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => shift_n_reset,
      D => \Use_BSCAN.Config_Reg_reg_c_7_n_0\,
      Q => \Use_BSCAN.Config_Reg_reg_c_8_n_0\
    );
\Use_BSCAN.Config_Reg_reg_c_9\: unisim.vcomponents.FDCE
     port map (
      C => \Using_FPGA.Native\,
      CE => '1',
      CLR => shift_n_reset,
      D => \Use_BSCAN.Config_Reg_reg_c_8_n_0\,
      Q => \Use_BSCAN.Config_Reg_reg_c_9_n_0\
    );
\Use_BSCAN.Config_Reg_reg_gate\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1_n_0\,
      I1 => \Use_BSCAN.Config_Reg_reg_c_1_n_0\,
      O => \Use_BSCAN.Config_Reg_reg_gate_n_0\
    );
\Use_BSCAN.Config_Reg_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12_n_0\,
      I1 => \Use_BSCAN.Config_Reg_reg_c_12_n_0\,
      O => \Use_BSCAN.Config_Reg_reg_gate__0_n_0\
    );
\Use_BSCAN.Config_Reg_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Use_BSCAN.Config_Reg_reg[4]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_3_n_0\,
      I1 => \Use_BSCAN.Config_Reg_reg_c_3_n_0\,
      O => \Use_BSCAN.Config_Reg_reg_gate__1_n_0\
    );
\Use_BSCAN.PORT_Selector_1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => PORT_Selector(3),
      I1 => PORT_Selector(2),
      I2 => SEL,
      I3 => PORT_Selector(0),
      I4 => PORT_Selector(1),
      O => MDM_SEL
    );
\Use_BSCAN.PORT_Selector_1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => MDM_SEL,
      CLR => AR(0),
      D => TDI_Shifter(0),
      Q => PORT_Selector_1(0)
    );
\Use_BSCAN.PORT_Selector_1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => MDM_SEL,
      CLR => AR(0),
      D => TDI_Shifter(1),
      Q => PORT_Selector_1(1)
    );
\Use_BSCAN.PORT_Selector_1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => MDM_SEL,
      CLR => AR(0),
      D => TDI_Shifter(2),
      Q => PORT_Selector_1(2)
    );
\Use_BSCAN.PORT_Selector_1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => MDM_SEL,
      CLR => AR(0),
      D => TDI_Shifter(3),
      Q => PORT_Selector_1(3)
    );
\Use_BSCAN.PORT_Selector_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => PORT_Selector_1(0),
      Q => PORT_Selector(0)
    );
\Use_BSCAN.PORT_Selector_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => PORT_Selector_1(1),
      Q => PORT_Selector(1)
    );
\Use_BSCAN.PORT_Selector_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => PORT_Selector_1(2),
      Q => PORT_Selector(2)
    );
\Use_BSCAN.PORT_Selector_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => PORT_Selector_1(3),
      Q => PORT_Selector(3)
    );
\Use_BSCAN.TDI_Shifter[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \^use_dbg_reg_access.dbgreg_shift_reg_0\,
      I1 => PORT_Selector(1),
      I2 => PORT_Selector(0),
      I3 => SEL,
      I4 => PORT_Selector(2),
      I5 => PORT_Selector(3),
      O => TDI_Shifter0
    );
\Use_BSCAN.TDI_Shifter_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => TDI_Shifter0,
      CLR => AR(0),
      D => TDI_Shifter(1),
      Q => TDI_Shifter(0)
    );
\Use_BSCAN.TDI_Shifter_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => TDI_Shifter0,
      CLR => AR(0),
      D => TDI_Shifter(2),
      Q => TDI_Shifter(1)
    );
\Use_BSCAN.TDI_Shifter_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => TDI_Shifter0,
      CLR => AR(0),
      D => TDI_Shifter(3),
      Q => TDI_Shifter(2)
    );
\Use_BSCAN.TDI_Shifter_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \Using_FPGA.Native\,
      CE => TDI_Shifter0,
      CLR => AR(0),
      D => \^ext_jtag_tdi\,
      Q => TDI_Shifter(3)
    );
\Use_BSCAN.jtag_disable_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => '0',
      PRE => config_with_scan_reset,
      Q => jtag_disable
    );
\Use_Dbg_Reg_Access.DbgReg_DRCK_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.DbgReg_DRCK_i_i_2_n_0\,
      I1 => S_AXI_ARESETN,
      I2 => clk_rise,
      I3 => \Use_Dbg_Reg_Access.clk_fall_reg_n_0\,
      O => \Use_Dbg_Reg_Access.DbgReg_DRCK_i_i_1_n_0\
    );
\Use_Dbg_Reg_Access.DbgReg_DRCK_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFBBFF00400040"
    )
        port map (
      I0 => \state__0\(3),
      I1 => clk_rise,
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      I4 => \state__0\(0),
      I5 => \^dbgreg_drck\,
      O => \Use_Dbg_Reg_Access.DbgReg_DRCK_i_i_2_n_0\
    );
\Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Use_Dbg_Reg_Access.DbgReg_DRCK_i_i_1_n_0\,
      Q => \^dbgreg_drck\,
      R => '0'
    );
\Use_Dbg_Reg_Access.DbgReg_UPDATE_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFFFF00800000"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      I3 => \state__0\(3),
      I4 => clk_rise,
      I5 => \^dbgreg_update\,
      O => \Use_Dbg_Reg_Access.DbgReg_UPDATE_i_i_1_n_0\
    );
\Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Use_Dbg_Reg_Access.DbgReg_UPDATE_i_i_1_n_0\,
      Q => \^dbgreg_update\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.bit_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04400004"
    )
        port map (
      I0 => \state__0\(2),
      I1 => clk_rise,
      I2 => \state__0\(3),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \Use_Dbg_Reg_Access.bit_cnt[0]_i_1_n_0\
    );
\Use_Dbg_Reg_Access.bit_cnt[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8888F88F888"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.bit_cnt[0]_i_3_n_0\,
      I1 => bit_size(8),
      I2 => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[0]\,
      I3 => \Use_Dbg_Reg_Access.shift_index[3]_i_2_n_0\,
      I4 => \Use_Dbg_Reg_Access.bit_cnt[0]_i_4_n_0\,
      I5 => \Use_Dbg_Reg_Access.bit_cnt[0]_i_5_n_0\,
      O => bit_cnt(0)
    );
\Use_Dbg_Reg_Access.bit_cnt[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(3),
      I2 => \state__0\(2),
      O => \Use_Dbg_Reg_Access.bit_cnt[0]_i_3_n_0\
    );
\Use_Dbg_Reg_Access.bit_cnt[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[4]\,
      I1 => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[6]\,
      I2 => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[8]\,
      I3 => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[7]\,
      I4 => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[5]\,
      I5 => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[3]\,
      O => \Use_Dbg_Reg_Access.bit_cnt[0]_i_4_n_0\
    );
\Use_Dbg_Reg_Access.bit_cnt[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[2]\,
      I1 => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[1]\,
      O => \Use_Dbg_Reg_Access.bit_cnt[0]_i_5_n_0\
    );
\Use_Dbg_Reg_Access.bit_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8888F88F888"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.bit_cnt[0]_i_3_n_0\,
      I1 => bit_size(7),
      I2 => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[1]\,
      I3 => \Use_Dbg_Reg_Access.shift_index[3]_i_2_n_0\,
      I4 => \Use_Dbg_Reg_Access.bit_cnt[0]_i_4_n_0\,
      I5 => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[2]\,
      O => bit_cnt(1)
    );
\Use_Dbg_Reg_Access.bit_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA3C00"
    )
        port map (
      I0 => bit_size(6),
      I1 => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[2]\,
      I2 => \Use_Dbg_Reg_Access.bit_cnt[0]_i_4_n_0\,
      I3 => \state__0\(1),
      I4 => \state__0\(3),
      O => bit_cnt(2)
    );
\Use_Dbg_Reg_Access.bit_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202C2C20"
    )
        port map (
      I0 => bit_size(5),
      I1 => \state__0\(1),
      I2 => \state__0\(3),
      I3 => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[3]\,
      I4 => \Use_Dbg_Reg_Access.bit_cnt[3]_i_2_n_0\,
      O => bit_cnt(3)
    );
\Use_Dbg_Reg_Access.bit_cnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[5]\,
      I1 => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[7]\,
      I2 => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[8]\,
      I3 => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[6]\,
      I4 => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[4]\,
      O => \Use_Dbg_Reg_Access.bit_cnt[3]_i_2_n_0\
    );
\Use_Dbg_Reg_Access.bit_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202C2C20"
    )
        port map (
      I0 => bit_size(4),
      I1 => \state__0\(1),
      I2 => \state__0\(3),
      I3 => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[4]\,
      I4 => \Use_Dbg_Reg_Access.bit_cnt[4]_i_2_n_0\,
      O => bit_cnt(4)
    );
\Use_Dbg_Reg_Access.bit_cnt[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[6]\,
      I1 => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[8]\,
      I2 => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[7]\,
      I3 => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[5]\,
      O => \Use_Dbg_Reg_Access.bit_cnt[4]_i_2_n_0\
    );
\Use_Dbg_Reg_Access.bit_cnt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202C2C20"
    )
        port map (
      I0 => bit_size(3),
      I1 => \state__0\(1),
      I2 => \state__0\(3),
      I3 => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[5]\,
      I4 => \Use_Dbg_Reg_Access.bit_cnt[5]_i_2_n_0\,
      O => bit_cnt(5)
    );
\Use_Dbg_Reg_Access.bit_cnt[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[7]\,
      I1 => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[8]\,
      I2 => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[6]\,
      O => \Use_Dbg_Reg_Access.bit_cnt[5]_i_2_n_0\
    );
\Use_Dbg_Reg_Access.bit_cnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF0E0F01FF010F"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[8]\,
      I1 => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[7]\,
      I2 => \state__0\(3),
      I3 => \state__0\(1),
      I4 => bit_size(2),
      I5 => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[6]\,
      O => \Use_Dbg_Reg_Access.bit_cnt[6]_i_1_n_0\
    );
\Use_Dbg_Reg_Access.bit_cnt[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75313175"
    )
        port map (
      I0 => \state__0\(3),
      I1 => \state__0\(1),
      I2 => bit_size(1),
      I3 => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[7]\,
      I4 => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[8]\,
      O => \Use_Dbg_Reg_Access.bit_cnt[7]_i_1_n_0\
    );
\Use_Dbg_Reg_Access.bit_cnt[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3175"
    )
        port map (
      I0 => \state__0\(3),
      I1 => \state__0\(1),
      I2 => bit_size(0),
      I3 => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[8]\,
      O => \Use_Dbg_Reg_Access.bit_cnt[8]_i_1_n_0\
    );
\Use_Dbg_Reg_Access.bit_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Use_Dbg_Reg_Access.bit_cnt[0]_i_1_n_0\,
      D => bit_cnt(0),
      Q => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[0]\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.bit_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Use_Dbg_Reg_Access.bit_cnt[0]_i_1_n_0\,
      D => bit_cnt(1),
      Q => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[1]\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.bit_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Use_Dbg_Reg_Access.bit_cnt[0]_i_1_n_0\,
      D => bit_cnt(2),
      Q => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[2]\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.bit_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Use_Dbg_Reg_Access.bit_cnt[0]_i_1_n_0\,
      D => bit_cnt(3),
      Q => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[3]\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.bit_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Use_Dbg_Reg_Access.bit_cnt[0]_i_1_n_0\,
      D => bit_cnt(4),
      Q => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[4]\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.bit_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Use_Dbg_Reg_Access.bit_cnt[0]_i_1_n_0\,
      D => bit_cnt(5),
      Q => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[5]\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.bit_cnt_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => \Use_Dbg_Reg_Access.bit_cnt[0]_i_1_n_0\,
      D => \Use_Dbg_Reg_Access.bit_cnt[6]_i_1_n_0\,
      Q => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[6]\,
      S => \^functional_reset\
    );
\Use_Dbg_Reg_Access.bit_cnt_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => \Use_Dbg_Reg_Access.bit_cnt[0]_i_1_n_0\,
      D => \Use_Dbg_Reg_Access.bit_cnt[7]_i_1_n_0\,
      Q => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[7]\,
      S => \^functional_reset\
    );
\Use_Dbg_Reg_Access.bit_cnt_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => \Use_Dbg_Reg_Access.bit_cnt[0]_i_1_n_0\,
      D => \Use_Dbg_Reg_Access.bit_cnt[8]_i_1_n_0\,
      Q => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[8]\,
      S => \^functional_reset\
    );
\Use_Dbg_Reg_Access.bit_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => E(0),
      D => S_AXI_WDATA(0),
      Q => bit_size(0),
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.bit_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => E(0),
      D => S_AXI_WDATA(1),
      Q => bit_size(1),
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.bit_size_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => E(0),
      D => S_AXI_WDATA(2),
      Q => bit_size(2),
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.bit_size_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => E(0),
      D => S_AXI_WDATA(3),
      Q => bit_size(3),
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.bit_size_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => E(0),
      D => S_AXI_WDATA(4),
      Q => bit_size(4),
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.bit_size_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => E(0),
      D => S_AXI_WDATA(5),
      Q => bit_size(5),
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.bit_size_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => E(0),
      D => S_AXI_WDATA(6),
      Q => bit_size(6),
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.bit_size_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => E(0),
      D => S_AXI_WDATA(7),
      Q => bit_size(7),
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.bit_size_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => E(0),
      D => S_AXI_WDATA(8),
      Q => bit_size(8),
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.clk_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in_1,
      I1 => \Use_Dbg_Reg_Access.clk_cnt_reg_n_0_[1]\,
      O => \Use_Dbg_Reg_Access.clk_cnt[0]_i_1_n_0\
    );
\Use_Dbg_Reg_Access.clk_cnt[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.clk_cnt_reg_n_0_[1]\,
      O => minusOp(0)
    );
\Use_Dbg_Reg_Access.clk_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Use_Dbg_Reg_Access.clk_cnt[0]_i_1_n_0\,
      Q => p_0_in_1,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.clk_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => minusOp(0),
      Q => \Use_Dbg_Reg_Access.clk_cnt_reg_n_0_[1]\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.clk_fall_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_0_in_1,
      I1 => S_AXI_ARESETN,
      I2 => \Use_Dbg_Reg_Access.clk_cnt_reg_n_0_[1]\,
      O => \Use_Dbg_Reg_Access.clk_fall_i_1_n_0\
    );
\Use_Dbg_Reg_Access.clk_fall_reg\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Use_Dbg_Reg_Access.clk_fall_i_1_n_0\,
      Q => \Use_Dbg_Reg_Access.clk_fall_reg_n_0\,
      R => '0'
    );
\Use_Dbg_Reg_Access.clk_rise_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => p_0_in_1,
      I1 => S_AXI_ARESETN,
      I2 => \Use_Dbg_Reg_Access.clk_cnt_reg_n_0_[1]\,
      O => \Use_Dbg_Reg_Access.clk_rise_i_1_n_0\
    );
\Use_Dbg_Reg_Access.clk_rise_reg\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Use_Dbg_Reg_Access.clk_rise_i_1_n_0\,
      Q => clk_rise,
      R => '0'
    );
\Use_Dbg_Reg_Access.cmd_val_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => E(0),
      D => S_AXI_WDATA(9),
      Q => cmd_val(0),
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.cmd_val_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => E(0),
      D => S_AXI_WDATA(10),
      Q => cmd_val(1),
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.cmd_val_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => E(0),
      D => S_AXI_WDATA(11),
      Q => cmd_val(2),
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.cmd_val_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => E(0),
      D => S_AXI_WDATA(12),
      Q => cmd_val(3),
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.cmd_val_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => E(0),
      D => S_AXI_WDATA(13),
      Q => cmd_val(4),
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.cmd_val_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => E(0),
      D => S_AXI_WDATA(14),
      Q => cmd_val(5),
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.cmd_val_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => E(0),
      D => S_AXI_WDATA(15),
      Q => cmd_val(6),
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.cmd_val_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => E(0),
      D => S_AXI_WDATA(16),
      Q => cmd_val(7),
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.data_shift_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      I3 => \state__0\(3),
      I4 => clk_rise,
      I5 => \Use_Dbg_Reg_Access.data_shift_reg_n_0\,
      O => \Use_Dbg_Reg_Access.data_shift_i_1_n_0\
    );
\Use_Dbg_Reg_Access.data_shift_reg\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Use_Dbg_Reg_Access.data_shift_i_1_n_0\,
      Q => \Use_Dbg_Reg_Access.data_shift_reg_n_0\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.dbgreg_CAPTURE_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.next_capture_reg_n_0\,
      I1 => \Use_Dbg_Reg_Access.clk_fall_reg_n_0\,
      I2 => clk_rise,
      I3 => dbgreg_CAPTURE,
      O => \Use_Dbg_Reg_Access.dbgreg_CAPTURE_i_1_n_0\
    );
\Use_Dbg_Reg_Access.dbgreg_CAPTURE_reg\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Use_Dbg_Reg_Access.dbgreg_CAPTURE_i_1_n_0\,
      Q => dbgreg_CAPTURE,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.dbgreg_SEL_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000020"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(2),
      I2 => clk_rise,
      I3 => \state__0\(1),
      I4 => \state__0\(3),
      I5 => \Use_Dbg_Reg_Access.dbgreg_SEL_reg_n_0\,
      O => \Use_Dbg_Reg_Access.dbgreg_SEL_i_1_n_0\
    );
\Use_Dbg_Reg_Access.dbgreg_SEL_reg\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Use_Dbg_Reg_Access.dbgreg_SEL_i_1_n_0\,
      Q => \Use_Dbg_Reg_Access.dbgreg_SEL_reg_n_0\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.dbgreg_SHIFT_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.next_shift_reg_n_0\,
      I1 => \Use_Dbg_Reg_Access.clk_fall_reg_n_0\,
      I2 => clk_rise,
      I3 => dbgreg_SHIFT,
      O => \Use_Dbg_Reg_Access.dbgreg_SHIFT_i_1_n_0\
    );
\Use_Dbg_Reg_Access.dbgreg_SHIFT_reg\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Use_Dbg_Reg_Access.dbgreg_SHIFT_i_1_n_0\,
      Q => dbgreg_SHIFT,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.dbgreg_TDI_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.next_bit_reg_n_0\,
      I1 => \Use_Dbg_Reg_Access.clk_fall_reg_n_0\,
      I2 => clk_rise,
      I3 => \Use_Dbg_Reg_Access.dbgreg_TDI_reg_n_0\,
      O => \Use_Dbg_Reg_Access.dbgreg_TDI_i_1_n_0\
    );
\Use_Dbg_Reg_Access.dbgreg_TDI_reg\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Use_Dbg_Reg_Access.dbgreg_TDI_i_1_n_0\,
      Q => \Use_Dbg_Reg_Access.dbgreg_TDI_reg_n_0\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.dbgreg_access_lock_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.dbgreg_access_lock_i_2_n_0\,
      I1 => S_AXI_ARESETN,
      I2 => jtag_force_lock_1,
      O => \Use_Dbg_Reg_Access.dbgreg_access_lock_i_1_n_0\
    );
\Use_Dbg_Reg_Access.dbgreg_access_lock_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA0FFF1AAA0AAA0"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.dbgreg_access_lock_i_3_n_0\,
      I1 => \Use_Dbg_Reg_Access.dbgreg_access_lock_reg_0\,
      I2 => S_AXI_WDATA(18),
      I3 => S_AXI_WDATA(19),
      I4 => \Use_Dbg_Reg_Access.dbgreg_access_lock_i_5_n_0\,
      I5 => dbgreg_access_lock,
      O => \Use_Dbg_Reg_Access.dbgreg_access_lock_i_2_n_0\
    );
\Use_Dbg_Reg_Access.dbgreg_access_lock_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808080808080AA"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.dbgreg_access_lock_reg_0\,
      I1 => S_AXI_WDATA(19),
      I2 => S_AXI_WDATA(18),
      I3 => dbgreg_access_lock,
      I4 => jtag_access_lock_1,
      I5 => jtag_busy_1,
      O => \Use_Dbg_Reg_Access.dbgreg_access_lock_i_3_n_0\
    );
\Use_Dbg_Reg_Access.dbgreg_access_lock_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(3),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => type_lock(0),
      I5 => type_lock(1),
      O => \Use_Dbg_Reg_Access.dbgreg_access_lock_i_5_n_0\
    );
\Use_Dbg_Reg_Access.dbgreg_access_lock_reg\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Use_Dbg_Reg_Access.dbgreg_access_lock_i_1_n_0\,
      Q => dbgreg_access_lock,
      R => '0'
    );
\Use_Dbg_Reg_Access.dbgreg_disable_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dbgreg_disable,
      I1 => \^unlocked\,
      O => \Use_Dbg_Reg_Access.dbgreg_disable_i_1_n_0\
    );
\Use_Dbg_Reg_Access.dbgreg_disable_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"080D"
    )
        port map (
      I0 => Scan_Reset_Sel,
      I1 => Scan_Reset,
      I2 => Scan_En,
      I3 => S_AXI_ARESETN,
      O => bus2ip_with_scan_reset
    );
\Use_Dbg_Reg_Access.dbgreg_disable_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Use_Dbg_Reg_Access.dbgreg_disable_i_1_n_0\,
      PRE => bus2ip_with_scan_reset,
      Q => dbgreg_disable
    );
\Use_Dbg_Reg_Access.dbgreg_force_lock_reg\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Use_Dbg_Reg_Access.dbgreg_force_lock_reg_0\,
      Q => \^dbgreg_force_lock\,
      R => '0'
    );
\Use_Dbg_Reg_Access.dbgreg_unlocked_reg\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => jtag_force_lock_1,
      Q => dbgreg_unlocked,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.direction_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFB0000000"
    )
        port map (
      I0 => use_mdm,
      I1 => \state__0\(0),
      I2 => \Use_Dbg_Reg_Access.direction_i_2_n_0\,
      I3 => \state__0\(3),
      I4 => clk_rise,
      I5 => \Use_Dbg_Reg_Access.direction_reg_n_0\,
      O => \Use_Dbg_Reg_Access.direction_i_1_n_0\
    );
\Use_Dbg_Reg_Access.direction_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(1),
      O => \Use_Dbg_Reg_Access.direction_i_2_n_0\
    );
\Use_Dbg_Reg_Access.direction_reg\: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Use_Dbg_Reg_Access.direction_i_1_n_0\,
      Q => \Use_Dbg_Reg_Access.direction_reg_n_0\,
      S => \^functional_reset\
    );
\Use_Dbg_Reg_Access.jtag_access_lock_1_reg\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => jtag_access_lock,
      Q => jtag_access_lock_1,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.jtag_axi_overrun_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => jtag_clear_overrun_1,
      I1 => jtag_busy_1,
      I2 => \^dbgreg_select\,
      I3 => jtag_axi_overrun,
      O => \Use_Dbg_Reg_Access.jtag_axi_overrun_i_1_n_0\
    );
\Use_Dbg_Reg_Access.jtag_axi_overrun_reg\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Use_Dbg_Reg_Access.jtag_axi_overrun_i_1_n_0\,
      Q => jtag_axi_overrun,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.jtag_busy_1_reg\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => jtag_busy,
      Q => jtag_busy_1,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.jtag_clear_overrun_1_reg\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => jtag_clear_overrun,
      Q => jtag_clear_overrun_1,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.jtag_force_lock_1_reg\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => jtag_force_lock,
      Q => jtag_force_lock_1,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.next_bit_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0DFFFFFF0D0000"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.next_bit_i_2_n_0\,
      I1 => \Use_Dbg_Reg_Access.next_bit_i_3_n_0\,
      I2 => \state__0\(3),
      I3 => \Use_Dbg_Reg_Access.next_bit_i_4_n_0\,
      I4 => next_bit8_out,
      I5 => \Use_Dbg_Reg_Access.next_bit_reg_n_0\,
      O => \Use_Dbg_Reg_Access.next_bit_i_1_n_0\
    );
\Use_Dbg_Reg_Access.next_bit_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => cmd_val(0),
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      O => \Use_Dbg_Reg_Access.next_bit_i_10_n_0\
    );
\Use_Dbg_Reg_Access.next_bit_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555510FFFFFFFF"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.next_bit_i_25_n_0\,
      I1 => \Use_Dbg_Reg_Access.shift_index[0]_i_7_n_0\,
      I2 => \Use_Dbg_Reg_Access.next_bit_i_26_n_0\,
      I3 => \Use_Dbg_Reg_Access.next_bit_i_27_n_0\,
      I4 => \Use_Dbg_Reg_Access.direction_reg_n_0\,
      I5 => \state__0\(2),
      O => \Use_Dbg_Reg_Access.next_bit_i_11_n_0\
    );
\Use_Dbg_Reg_Access.next_bit_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0305F30503F5F3F5"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.next_bit_i_28_n_0\,
      I1 => \Use_Dbg_Reg_Access.next_bit_i_29_n_0\,
      I2 => bit_size(2),
      I3 => bit_size(3),
      I4 => \Use_Dbg_Reg_Access.next_bit_i_30_n_0\,
      I5 => \Use_Dbg_Reg_Access.next_bit_i_31_n_0\,
      O => \Use_Dbg_Reg_Access.next_bit_i_12_n_0\
    );
\Use_Dbg_Reg_Access.next_bit_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0503F50305F3F5F3"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.next_bit_i_32_n_0\,
      I1 => \Use_Dbg_Reg_Access.next_bit_i_33_n_0\,
      I2 => bit_size(2),
      I3 => bit_size(3),
      I4 => \Use_Dbg_Reg_Access.next_bit_i_34_n_0\,
      I5 => \Use_Dbg_Reg_Access.next_bit_i_35_n_0\,
      O => \Use_Dbg_Reg_Access.next_bit_i_13_n_0\
    );
\Use_Dbg_Reg_Access.next_bit_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500330F55FF330F"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[6]\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[5]\,
      I2 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[7]\,
      I3 => \Use_Dbg_Reg_Access.shift_index[3]_i_3_n_0\,
      I4 => A(0),
      I5 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[4]\,
      O => \Use_Dbg_Reg_Access.next_bit_i_15_n_0\
    );
\Use_Dbg_Reg_Access.next_bit_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00330F55FF330F55"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[11]\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[8]\,
      I2 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[9]\,
      I3 => \Use_Dbg_Reg_Access.shift_index[3]_i_3_n_0\,
      I4 => A(0),
      I5 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[10]\,
      O => \Use_Dbg_Reg_Access.next_bit_i_16_n_0\
    );
\Use_Dbg_Reg_Access.next_bit_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500330F55FF330F"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[2]\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[1]\,
      I2 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[3]\,
      I3 => \Use_Dbg_Reg_Access.shift_index[3]_i_3_n_0\,
      I4 => A(0),
      I5 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[0]\,
      O => \Use_Dbg_Reg_Access.next_bit_i_17_n_0\
    );
\Use_Dbg_Reg_Access.next_bit_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500330F55FF330F"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[14]\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[13]\,
      I2 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[15]\,
      I3 => \Use_Dbg_Reg_Access.shift_index[3]_i_3_n_0\,
      I4 => A(0),
      I5 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[12]\,
      O => \Use_Dbg_Reg_Access.next_bit_i_18_n_0\
    );
\Use_Dbg_Reg_Access.next_bit_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00550F33FF550F33"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[24]\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[27]\,
      I2 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[25]\,
      I3 => \Use_Dbg_Reg_Access.shift_index[3]_i_3_n_0\,
      I4 => A(0),
      I5 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[26]\,
      O => \Use_Dbg_Reg_Access.next_bit_i_19_n_0\
    );
\Use_Dbg_Reg_Access.next_bit_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF470047FF"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.next_bit_i_6_n_0\,
      I1 => \Use_Dbg_Reg_Access.shift_index[0]_i_4_n_0\,
      I2 => \Use_Dbg_Reg_Access.next_bit_i_7_n_0\,
      I3 => \Use_Dbg_Reg_Access.data_shift_reg_n_0\,
      I4 => \Use_Dbg_Reg_Access.next_bit_reg_i_8_n_0\,
      I5 => \Use_Dbg_Reg_Access.next_bit_i_9_n_0\,
      O => \Use_Dbg_Reg_Access.next_bit_i_2_n_0\
    );
\Use_Dbg_Reg_Access.next_bit_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3300550F33FF550F"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[17]\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[18]\,
      I2 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[19]\,
      I3 => \Use_Dbg_Reg_Access.shift_index[3]_i_3_n_0\,
      I4 => A(0),
      I5 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[16]\,
      O => \Use_Dbg_Reg_Access.next_bit_i_20_n_0\
    );
\Use_Dbg_Reg_Access.next_bit_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500330F55FF330F"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[30]\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[29]\,
      I2 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[31]\,
      I3 => \Use_Dbg_Reg_Access.shift_index[3]_i_3_n_0\,
      I4 => A(0),
      I5 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[28]\,
      O => \Use_Dbg_Reg_Access.next_bit_i_21_n_0\
    );
\Use_Dbg_Reg_Access.next_bit_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00330F55FF330F55"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[23]\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[20]\,
      I2 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[21]\,
      I3 => \Use_Dbg_Reg_Access.shift_index[3]_i_3_n_0\,
      I4 => A(0),
      I5 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[22]\,
      O => \Use_Dbg_Reg_Access.next_bit_i_22_n_0\
    );
\Use_Dbg_Reg_Access.next_bit_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCF0FFAACCF000"
    )
        port map (
      I0 => cmd_val(6),
      I1 => cmd_val(4),
      I2 => cmd_val(5),
      I3 => \Use_Dbg_Reg_Access.shift_index[3]_i_3_n_0\,
      I4 => A(0),
      I5 => cmd_val(7),
      O => \Use_Dbg_Reg_Access.next_bit_i_23_n_0\
    );
\Use_Dbg_Reg_Access.next_bit_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCAAFFF0CCAA00"
    )
        port map (
      I0 => cmd_val(1),
      I1 => cmd_val(0),
      I2 => cmd_val(2),
      I3 => \Use_Dbg_Reg_Access.shift_index[3]_i_3_n_0\,
      I4 => A(0),
      I5 => cmd_val(3),
      O => \Use_Dbg_Reg_Access.next_bit_i_24_n_0\
    );
\Use_Dbg_Reg_Access.next_bit_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[0]\,
      I1 => \Use_Dbg_Reg_Access.direction_reg_n_0\,
      I2 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[31]\,
      O => \Use_Dbg_Reg_Access.next_bit_i_25_n_0\
    );
\Use_Dbg_Reg_Access.next_bit_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => cmd_val(7),
      I1 => cmd_val(4),
      I2 => cmd_val(6),
      I3 => cmd_val(1),
      O => \Use_Dbg_Reg_Access.next_bit_i_26_n_0\
    );
\Use_Dbg_Reg_Access.next_bit_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[1]\,
      I1 => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[2]\,
      I2 => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[0]\,
      I3 => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[3]\,
      O => \Use_Dbg_Reg_Access.next_bit_i_27_n_0\
    );
\Use_Dbg_Reg_Access.next_bit_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[2]\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[0]\,
      I2 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[3]\,
      I3 => bit_size(0),
      I4 => bit_size(1),
      I5 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[1]\,
      O => \Use_Dbg_Reg_Access.next_bit_i_28_n_0\
    );
\Use_Dbg_Reg_Access.next_bit_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[10]\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[8]\,
      I2 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[11]\,
      I3 => bit_size(0),
      I4 => bit_size(1),
      I5 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[9]\,
      O => \Use_Dbg_Reg_Access.next_bit_i_29_n_0\
    );
\Use_Dbg_Reg_Access.next_bit_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBABABABBBA"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.next_bit_i_10_n_0\,
      I1 => \Use_Dbg_Reg_Access.next_bit_i_11_n_0\,
      I2 => \Use_Dbg_Reg_Access.shift_index[0]_i_3_n_0\,
      I3 => \Use_Dbg_Reg_Access.next_bit_i_12_n_0\,
      I4 => bit_size(4),
      I5 => \Use_Dbg_Reg_Access.next_bit_i_13_n_0\,
      O => \Use_Dbg_Reg_Access.next_bit_i_3_n_0\
    );
\Use_Dbg_Reg_Access.next_bit_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[14]\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[12]\,
      I2 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[15]\,
      I3 => bit_size(0),
      I4 => bit_size(1),
      I5 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[13]\,
      O => \Use_Dbg_Reg_Access.next_bit_i_30_n_0\
    );
\Use_Dbg_Reg_Access.next_bit_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[6]\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[4]\,
      I2 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[7]\,
      I3 => bit_size(0),
      I4 => bit_size(1),
      I5 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[5]\,
      O => \Use_Dbg_Reg_Access.next_bit_i_31_n_0\
    );
\Use_Dbg_Reg_Access.next_bit_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[26]\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[24]\,
      I2 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[27]\,
      I3 => bit_size(0),
      I4 => bit_size(1),
      I5 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[25]\,
      O => \Use_Dbg_Reg_Access.next_bit_i_32_n_0\
    );
\Use_Dbg_Reg_Access.next_bit_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[18]\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[16]\,
      I2 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[19]\,
      I3 => bit_size(0),
      I4 => bit_size(1),
      I5 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[17]\,
      O => \Use_Dbg_Reg_Access.next_bit_i_33_n_0\
    );
\Use_Dbg_Reg_Access.next_bit_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[30]\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[28]\,
      I2 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[31]\,
      I3 => bit_size(0),
      I4 => bit_size(1),
      I5 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[29]\,
      O => \Use_Dbg_Reg_Access.next_bit_i_34_n_0\
    );
\Use_Dbg_Reg_Access.next_bit_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5500330F55FF33"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[22]\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[20]\,
      I2 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[23]\,
      I3 => bit_size(0),
      I4 => bit_size(1),
      I5 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[21]\,
      O => \Use_Dbg_Reg_Access.next_bit_i_35_n_0\
    );
\Use_Dbg_Reg_Access.next_bit_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A8A8A808080"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.bit_cnt[0]_i_3_n_0\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[0]\,
      I2 => use_mdm,
      I3 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[31]\,
      I4 => \Use_Dbg_Reg_Access.shift_index[0]_i_9_n_0\,
      I5 => \Use_Dbg_Reg_Access.next_bit_reg_i_14_n_0\,
      O => \Use_Dbg_Reg_Access.next_bit_i_4_n_0\
    );
\Use_Dbg_Reg_Access.next_bit_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020200200202082"
    )
        port map (
      I0 => clk_rise,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \state__0\(2),
      I4 => \state__0\(3),
      I5 => \FSM_sequential_Use_Dbg_Reg_Access.state[3]_i_5_n_0\,
      O => next_bit8_out
    );
\Use_Dbg_Reg_Access.next_bit_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0530F530053FF53F"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.next_bit_i_15_n_0\,
      I1 => \Use_Dbg_Reg_Access.next_bit_i_16_n_0\,
      I2 => \Use_Dbg_Reg_Access.shift_index[2]_i_2_n_0\,
      I3 => \Use_Dbg_Reg_Access.shift_index[1]_i_2_n_0\,
      I4 => \Use_Dbg_Reg_Access.next_bit_i_17_n_0\,
      I5 => \Use_Dbg_Reg_Access.next_bit_i_18_n_0\,
      O => \Use_Dbg_Reg_Access.next_bit_i_6_n_0\
    );
\Use_Dbg_Reg_Access.next_bit_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3050305F3F503F5F"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.next_bit_i_19_n_0\,
      I1 => \Use_Dbg_Reg_Access.next_bit_i_20_n_0\,
      I2 => \Use_Dbg_Reg_Access.shift_index[2]_i_2_n_0\,
      I3 => \Use_Dbg_Reg_Access.shift_index[1]_i_2_n_0\,
      I4 => \Use_Dbg_Reg_Access.next_bit_i_21_n_0\,
      I5 => \Use_Dbg_Reg_Access.next_bit_i_22_n_0\,
      O => \Use_Dbg_Reg_Access.next_bit_i_7_n_0\
    );
\Use_Dbg_Reg_Access.next_bit_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(1),
      O => \Use_Dbg_Reg_Access.next_bit_i_9_n_0\
    );
\Use_Dbg_Reg_Access.next_bit_reg\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Use_Dbg_Reg_Access.next_bit_i_1_n_0\,
      Q => \Use_Dbg_Reg_Access.next_bit_reg_n_0\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.next_bit_reg_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Use_Dbg_Reg_Access.next_bit_i_12_n_0\,
      I1 => \Use_Dbg_Reg_Access.next_bit_i_13_n_0\,
      O => \Use_Dbg_Reg_Access.next_bit_reg_i_14_n_0\,
      S => bit_size(4)
    );
\Use_Dbg_Reg_Access.next_bit_reg_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \Use_Dbg_Reg_Access.next_bit_i_23_n_0\,
      I1 => \Use_Dbg_Reg_Access.next_bit_i_24_n_0\,
      O => \Use_Dbg_Reg_Access.next_bit_reg_i_8_n_0\,
      S => \Use_Dbg_Reg_Access.shift_index[2]_i_2_n_0\
    );
\Use_Dbg_Reg_Access.next_capture_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00001000"
    )
        port map (
      I0 => \state__0\(3),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => clk_rise,
      I4 => \state__0\(2),
      I5 => \Use_Dbg_Reg_Access.next_capture_reg_n_0\,
      O => \Use_Dbg_Reg_Access.next_capture_i_1_n_0\
    );
\Use_Dbg_Reg_Access.next_capture_reg\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Use_Dbg_Reg_Access.next_capture_i_1_n_0\,
      Q => \Use_Dbg_Reg_Access.next_capture_reg_n_0\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.next_shift_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBAAB00008AA8"
    )
        port map (
      I0 => next_shift,
      I1 => \FSM_sequential_Use_Dbg_Reg_Access.state[3]_i_5_n_0\,
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => \Use_Dbg_Reg_Access.next_shift_i_3_n_0\,
      I5 => \Use_Dbg_Reg_Access.next_shift_reg_n_0\,
      O => \Use_Dbg_Reg_Access.next_shift_i_1_n_0\
    );
\Use_Dbg_Reg_Access.next_shift_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07000707"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \state__0\(3),
      I3 => \Use_Dbg_Reg_Access.shifting_reg_n_0\,
      I4 => \state__0\(2),
      O => next_shift
    );
\Use_Dbg_Reg_Access.next_shift_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00FF7FFFFFFF"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.shifting_reg_n_0\,
      I1 => \state__0\(0),
      I2 => dbgreg_access_lock,
      I3 => \Use_Dbg_Reg_Access.next_shift_i_4_n_0\,
      I4 => \state__0\(2),
      I5 => \state__0\(1),
      O => \Use_Dbg_Reg_Access.next_shift_i_3_n_0\
    );
\Use_Dbg_Reg_Access.next_shift_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk_rise,
      I1 => \state__0\(3),
      O => \Use_Dbg_Reg_Access.next_shift_i_4_n_0\
    );
\Use_Dbg_Reg_Access.next_shift_reg\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Use_Dbg_Reg_Access.next_shift_i_1_n_0\,
      Q => \Use_Dbg_Reg_Access.next_shift_reg_n_0\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.rd_wr_n_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => Bus_RNW_reg,
      I1 => dbgreg_access_lock,
      I2 => \^unlocked\,
      I3 => \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\,
      I4 => \Use_Dbg_Reg_Access.shifting_reg_n_0\,
      I5 => \Use_Dbg_Reg_Access.rd_wr_n_reg_n_0\,
      O => \Use_Dbg_Reg_Access.rd_wr_n_i_1_n_0\
    );
\Use_Dbg_Reg_Access.rd_wr_n_reg\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Use_Dbg_Reg_Access.rd_wr_n_i_1_n_0\,
      Q => \Use_Dbg_Reg_Access.rd_wr_n_reg_n_0\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.rdack_data_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444F444F444F44"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.rdack_data_i_2_n_0\,
      I1 => \Use_Dbg_Reg_Access.rd_wr_n_reg_n_0\,
      I2 => \Use_Dbg_Reg_Access.rdack_data_i_3_n_0\,
      I3 => bus2ip_rdce(0),
      I4 => dbgreg_access_lock,
      I5 => \^unlocked\,
      O => \Use_Dbg_Reg_Access.rdack_data_i_1_n_0\
    );
\Use_Dbg_Reg_Access.rdack_data_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11113FFF3FFF3FFF"
    )
        port map (
      I0 => clk_rise,
      I1 => \Use_Dbg_Reg_Access.reg_data[29]_i_5_n_0\,
      I2 => \FSM_sequential_Use_Dbg_Reg_Access.state[3]_i_7_n_0\,
      I3 => \FSM_sequential_Use_Dbg_Reg_Access.state[1]_i_2_n_0\,
      I4 => \Use_Dbg_Reg_Access.data_shift_reg_n_0\,
      I5 => \state__1\(3),
      O => \Use_Dbg_Reg_Access.rdack_data_i_2_n_0\
    );
\Use_Dbg_Reg_Access.rdack_data_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => \state__0\(3),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      I3 => clk_rise,
      O => \Use_Dbg_Reg_Access.rdack_data_i_3_n_0\
    );
\Use_Dbg_Reg_Access.rdack_data_reg\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Use_Dbg_Reg_Access.rdack_data_i_1_n_0\,
      Q => \^use_dbg_reg_access.rdack_data_reg_0\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.reg_data[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.data_shift_reg_n_0\,
      I1 => A(4),
      I2 => A(3),
      I3 => A(1),
      I4 => A(2),
      I5 => A(0),
      O => \Use_Dbg_Reg_Access.reg_data[0]_i_3_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => A(0),
      I1 => A(1),
      I2 => A(2),
      I3 => \Use_Dbg_Reg_Access.data_shift_reg_n_0\,
      I4 => A(4),
      I5 => A(3),
      O => \Use_Dbg_Reg_Access.reg_data[10]_i_3_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => A(1),
      I1 => A(0),
      I2 => A(2),
      I3 => \Use_Dbg_Reg_Access.data_shift_reg_n_0\,
      I4 => A(4),
      I5 => A(3),
      O => \Use_Dbg_Reg_Access.reg_data[11]_i_3_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFFFFFFFF"
    )
        port map (
      I0 => A(0),
      I1 => A(2),
      I2 => A(1),
      I3 => A(4),
      I4 => A(3),
      I5 => \Use_Dbg_Reg_Access.data_shift_reg_n_0\,
      O => \Use_Dbg_Reg_Access.reg_data[12]_i_3_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => A(1),
      I1 => A(0),
      I2 => A(2),
      I3 => \Use_Dbg_Reg_Access.data_shift_reg_n_0\,
      I4 => A(4),
      I5 => A(3),
      O => \Use_Dbg_Reg_Access.reg_data[13]_i_3_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => A(0),
      I1 => A(1),
      I2 => A(2),
      I3 => \Use_Dbg_Reg_Access.data_shift_reg_n_0\,
      I4 => A(4),
      I5 => A(3),
      O => \Use_Dbg_Reg_Access.reg_data[14]_i_3_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data[31]_i_9_n_0\,
      I1 => \Use_Dbg_Reg_Access.data_shift_reg_n_0\,
      I2 => A(4),
      I3 => A(3),
      I4 => clk_rise,
      O => \Use_Dbg_Reg_Access.reg_data[15]_i_3_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.data_shift_reg_n_0\,
      I1 => A(4),
      I2 => A(3),
      I3 => A(0),
      I4 => A(1),
      I5 => A(2),
      O => \Use_Dbg_Reg_Access.reg_data[15]_i_4_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => A(1),
      I1 => A(2),
      I2 => A(0),
      I3 => \Use_Dbg_Reg_Access.data_shift_reg_n_0\,
      I4 => A(3),
      I5 => A(4),
      O => \Use_Dbg_Reg_Access.reg_data[16]_i_3_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => A(1),
      I1 => A(0),
      I2 => A(2),
      I3 => \Use_Dbg_Reg_Access.data_shift_reg_n_0\,
      I4 => A(3),
      I5 => A(4),
      O => \Use_Dbg_Reg_Access.reg_data[17]_i_3_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => A(0),
      I1 => A(1),
      I2 => A(2),
      I3 => \Use_Dbg_Reg_Access.data_shift_reg_n_0\,
      I4 => A(3),
      I5 => A(4),
      O => \Use_Dbg_Reg_Access.reg_data[18]_i_3_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => A(1),
      I1 => A(0),
      I2 => A(2),
      I3 => \Use_Dbg_Reg_Access.data_shift_reg_n_0\,
      I4 => A(3),
      I5 => A(4),
      O => \Use_Dbg_Reg_Access.reg_data[19]_i_3_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFDFFFF"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.data_shift_reg_n_0\,
      I1 => A(4),
      I2 => A(3),
      I3 => A(1),
      I4 => A(0),
      I5 => A(2),
      O => \Use_Dbg_Reg_Access.reg_data[1]_i_3_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data[31]_i_9_n_0\,
      I1 => \Use_Dbg_Reg_Access.data_shift_reg_n_0\,
      I2 => A(3),
      I3 => A(4),
      I4 => clk_rise,
      O => \Use_Dbg_Reg_Access.reg_data[20]_i_3_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => A(0),
      I1 => A(2),
      I2 => A(1),
      O => \Use_Dbg_Reg_Access.reg_data[20]_i_4_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => A(1),
      I1 => A(2),
      I2 => A(0),
      I3 => \Use_Dbg_Reg_Access.data_shift_reg_n_0\,
      I4 => A(3),
      I5 => A(4),
      O => \Use_Dbg_Reg_Access.reg_data[20]_i_5_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFFFFFFFFFF"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.data_shift_reg_n_0\,
      I1 => A(3),
      I2 => A(4),
      I3 => A(1),
      I4 => A(0),
      I5 => A(2),
      O => \Use_Dbg_Reg_Access.reg_data[21]_i_3_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[22]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => A(4),
      I1 => A(3),
      I2 => \Use_Dbg_Reg_Access.data_shift_reg_n_0\,
      O => \Use_Dbg_Reg_Access.reg_data[22]_i_3_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFFFFFFFFFF"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.data_shift_reg_n_0\,
      I1 => A(3),
      I2 => A(4),
      I3 => A(0),
      I4 => A(1),
      I5 => A(2),
      O => \Use_Dbg_Reg_Access.reg_data[22]_i_4_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => A(3),
      I1 => A(4),
      I2 => A(0),
      I3 => A(1),
      I4 => A(2),
      I5 => \Use_Dbg_Reg_Access.data_shift_reg_n_0\,
      O => \Use_Dbg_Reg_Access.reg_data[23]_i_3_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => A(0),
      I1 => A(2),
      I2 => A(1),
      O => \Use_Dbg_Reg_Access.reg_data[24]_i_3_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => A(4),
      I1 => A(3),
      I2 => \Use_Dbg_Reg_Access.data_shift_reg_n_0\,
      I3 => A(1),
      I4 => A(2),
      I5 => A(0),
      O => \Use_Dbg_Reg_Access.reg_data[24]_i_4_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[25]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => A(2),
      I1 => A(0),
      I2 => A(1),
      O => \Use_Dbg_Reg_Access.reg_data[25]_i_3_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => A(4),
      I1 => A(3),
      I2 => \Use_Dbg_Reg_Access.data_shift_reg_n_0\,
      I3 => A(1),
      I4 => A(0),
      I5 => A(2),
      O => \Use_Dbg_Reg_Access.reg_data[25]_i_4_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[26]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => A(2),
      I1 => A(1),
      I2 => A(0),
      O => \Use_Dbg_Reg_Access.reg_data[26]_i_3_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => A(4),
      I1 => A(3),
      I2 => \Use_Dbg_Reg_Access.data_shift_reg_n_0\,
      I3 => A(0),
      I4 => A(1),
      I5 => A(2),
      O => \Use_Dbg_Reg_Access.reg_data[26]_i_4_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => A(2),
      I1 => A(0),
      I2 => A(1),
      O => \Use_Dbg_Reg_Access.reg_data[27]_i_3_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => A(4),
      I1 => A(3),
      I2 => \Use_Dbg_Reg_Access.data_shift_reg_n_0\,
      I3 => A(1),
      I4 => A(0),
      I5 => A(2),
      O => \Use_Dbg_Reg_Access.reg_data[27]_i_4_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
        port map (
      I0 => A(0),
      I1 => A(2),
      I2 => A(1),
      I3 => A(4),
      I4 => A(3),
      I5 => \Use_Dbg_Reg_Access.data_shift_reg_n_0\,
      O => \Use_Dbg_Reg_Access.reg_data[28]_i_3_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[29]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => A(2),
      I1 => A(0),
      I2 => A(1),
      O => \Use_Dbg_Reg_Access.reg_data[29]_i_3_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[29]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.data_shift_reg_n_0\,
      I1 => A(3),
      I2 => A(4),
      O => \Use_Dbg_Reg_Access.reg_data[29]_i_4_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[29]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => clk_rise,
      I1 => \state__0\(0),
      I2 => \state__0\(3),
      I3 => \state__0\(2),
      I4 => \state__0\(1),
      O => \Use_Dbg_Reg_Access.reg_data[29]_i_5_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => A(1),
      I1 => A(0),
      I2 => A(2),
      I3 => A(4),
      I4 => A(3),
      I5 => \Use_Dbg_Reg_Access.data_shift_reg_n_0\,
      O => \Use_Dbg_Reg_Access.reg_data[29]_i_6_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFDFFFF"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.data_shift_reg_n_0\,
      I1 => A(4),
      I2 => A(3),
      I3 => A(0),
      I4 => A(1),
      I5 => A(2),
      O => \Use_Dbg_Reg_Access.reg_data[2]_i_3_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[30]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => A(2),
      I1 => A(1),
      I2 => A(0),
      O => \Use_Dbg_Reg_Access.reg_data[30]_i_3_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => A(0),
      I1 => A(1),
      I2 => A(2),
      I3 => A(4),
      I4 => A(3),
      I5 => \Use_Dbg_Reg_Access.data_shift_reg_n_0\,
      O => \Use_Dbg_Reg_Access.reg_data[30]_i_4_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"707070F0"
    )
        port map (
      I0 => clk_rise,
      I1 => \state__0\(3),
      I2 => shifting13_out,
      I3 => \state__0\(2),
      I4 => \state__0\(1),
      O => \Use_Dbg_Reg_Access.reg_data[31]_i_3_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => A(0),
      I1 => A(1),
      I2 => A(2),
      O => \Use_Dbg_Reg_Access.reg_data[31]_i_4_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data[31]_i_9_n_0\,
      I1 => \Use_Dbg_Reg_Access.data_shift_reg_n_0\,
      I2 => clk_rise,
      I3 => A(4),
      I4 => A(3),
      O => \Use_Dbg_Reg_Access.reg_data[31]_i_5_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03DFFFFF"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      I3 => \state__0\(3),
      I4 => clk_rise,
      O => \Use_Dbg_Reg_Access.reg_data[31]_i_6_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.data_shift_reg_n_0\,
      I1 => A(0),
      I2 => A(1),
      I3 => A(2),
      I4 => A(4),
      I5 => A(3),
      O => \Use_Dbg_Reg_Access.reg_data[31]_i_7_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => dbgreg_access_lock,
      I1 => \^unlocked\,
      I2 => \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\,
      I3 => \Use_Dbg_Reg_Access.shifting_reg_n_0\,
      O => shifting13_out
    );
\Use_Dbg_Reg_Access.reg_data[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      I2 => \state__0\(3),
      I3 => \state__0\(0),
      O => \Use_Dbg_Reg_Access.reg_data[31]_i_9_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFFFFFF"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.data_shift_reg_n_0\,
      I1 => A(4),
      I2 => A(3),
      I3 => A(1),
      I4 => A(0),
      I5 => A(2),
      O => \Use_Dbg_Reg_Access.reg_data[3]_i_3_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => A(0),
      I1 => A(2),
      I2 => A(1),
      I3 => A(4),
      I4 => A(3),
      I5 => \Use_Dbg_Reg_Access.data_shift_reg_n_0\,
      O => \Use_Dbg_Reg_Access.reg_data[4]_i_3_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFFFFFF"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.data_shift_reg_n_0\,
      I1 => A(4),
      I2 => A(3),
      I3 => A(1),
      I4 => A(0),
      I5 => A(2),
      O => \Use_Dbg_Reg_Access.reg_data[5]_i_3_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => A(3),
      I1 => A(4),
      I2 => \Use_Dbg_Reg_Access.data_shift_reg_n_0\,
      O => \Use_Dbg_Reg_Access.reg_data[6]_i_3_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFFFFFF"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.data_shift_reg_n_0\,
      I1 => A(4),
      I2 => A(3),
      I3 => A(0),
      I4 => A(1),
      I5 => A(2),
      O => \Use_Dbg_Reg_Access.reg_data[6]_i_4_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7FFFFFFFFF"
    )
        port map (
      I0 => A(0),
      I1 => A(1),
      I2 => A(2),
      I3 => A(4),
      I4 => A(3),
      I5 => \Use_Dbg_Reg_Access.data_shift_reg_n_0\,
      O => \Use_Dbg_Reg_Access.reg_data[7]_i_3_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => A(1),
      I1 => A(2),
      I2 => A(0),
      I3 => \Use_Dbg_Reg_Access.data_shift_reg_n_0\,
      I4 => A(4),
      I5 => A(3),
      O => \Use_Dbg_Reg_Access.reg_data[8]_i_3_n_0\
    );
\Use_Dbg_Reg_Access.reg_data[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => A(1),
      I1 => A(0),
      I2 => A(2),
      I3 => \Use_Dbg_Reg_Access.data_shift_reg_n_0\,
      I4 => A(4),
      I5 => A(3),
      O => \Use_Dbg_Reg_Access.reg_data[9]_i_3_n_0\
    );
\Use_Dbg_Reg_Access.reg_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => JTAG_CONTROL_I_n_162,
      Q => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[0]\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.reg_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => JTAG_CONTROL_I_n_152,
      Q => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[10]\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.reg_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => JTAG_CONTROL_I_n_151,
      Q => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[11]\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.reg_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => JTAG_CONTROL_I_n_150,
      Q => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[12]\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.reg_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => JTAG_CONTROL_I_n_149,
      Q => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[13]\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.reg_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => JTAG_CONTROL_I_n_148,
      Q => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[14]\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.reg_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => JTAG_CONTROL_I_n_147,
      Q => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[15]\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.reg_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => JTAG_CONTROL_I_n_146,
      Q => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[16]\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.reg_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => JTAG_CONTROL_I_n_145,
      Q => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[17]\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.reg_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => JTAG_CONTROL_I_n_144,
      Q => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[18]\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.reg_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => JTAG_CONTROL_I_n_143,
      Q => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[19]\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.reg_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => JTAG_CONTROL_I_n_161,
      Q => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[1]\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.reg_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => JTAG_CONTROL_I_n_142,
      Q => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[20]\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.reg_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => JTAG_CONTROL_I_n_141,
      Q => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[21]\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.reg_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => JTAG_CONTROL_I_n_140,
      Q => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[22]\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.reg_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => JTAG_CONTROL_I_n_139,
      Q => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[23]\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.reg_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => JTAG_CONTROL_I_n_138,
      Q => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[24]\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.reg_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => JTAG_CONTROL_I_n_137,
      Q => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[25]\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.reg_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => JTAG_CONTROL_I_n_136,
      Q => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[26]\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.reg_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => JTAG_CONTROL_I_n_135,
      Q => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[27]\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.reg_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => JTAG_CONTROL_I_n_134,
      Q => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[28]\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.reg_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => JTAG_CONTROL_I_n_133,
      Q => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[29]\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.reg_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => JTAG_CONTROL_I_n_160,
      Q => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[2]\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.reg_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => JTAG_CONTROL_I_n_132,
      Q => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[30]\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.reg_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => JTAG_CONTROL_I_n_131,
      Q => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[31]\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.reg_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => JTAG_CONTROL_I_n_159,
      Q => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[3]\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.reg_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => JTAG_CONTROL_I_n_158,
      Q => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[4]\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.reg_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => JTAG_CONTROL_I_n_157,
      Q => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[5]\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.reg_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => JTAG_CONTROL_I_n_156,
      Q => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[6]\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.reg_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => JTAG_CONTROL_I_n_155,
      Q => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[7]\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.reg_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => JTAG_CONTROL_I_n_154,
      Q => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[8]\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.reg_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => JTAG_CONTROL_I_n_153,
      Q => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[9]\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.selected_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(3),
      I2 => \state__0\(1),
      I3 => clk_rise,
      I4 => \state__0\(2),
      I5 => \^dbgreg_select\,
      O => \Use_Dbg_Reg_Access.selected_i_1_n_0\
    );
\Use_Dbg_Reg_Access.selected_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Use_Dbg_Reg_Access.selected_i_1_n_0\,
      Q => \^dbgreg_select\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.shift_index[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200080202002802"
    )
        port map (
      I0 => clk_rise,
      I1 => \state__0\(3),
      I2 => \state__0\(2),
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \Use_Dbg_Reg_Access.shift_index[0]_i_3_n_0\,
      O => \Use_Dbg_Reg_Access.shift_index[0]_i_1_n_0\
    );
\Use_Dbg_Reg_Access.shift_index[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => cmd_val(1),
      I1 => cmd_val(6),
      I2 => cmd_val(4),
      I3 => cmd_val(7),
      I4 => \Use_Dbg_Reg_Access.shift_index[0]_i_7_n_0\,
      O => \Use_Dbg_Reg_Access.shift_index[0]_i_10_n_0\
    );
\Use_Dbg_Reg_Access.shift_index[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0404FF04"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.shift_index[0]_i_4_n_0\,
      I1 => \state__0\(1),
      I2 => \state__0\(3),
      I3 => bit_size(4),
      I4 => \Use_Dbg_Reg_Access.shift_index[0]_i_5_n_0\,
      I5 => \Use_Dbg_Reg_Access.shift_index[0]_i_6_n_0\,
      O => shift_index(0)
    );
\Use_Dbg_Reg_Access.shift_index[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.shift_index[0]_i_7_n_0\,
      I1 => cmd_val(7),
      I2 => cmd_val(4),
      I3 => cmd_val(6),
      I4 => cmd_val(1),
      I5 => \Use_Dbg_Reg_Access.shift_index[0]_i_8_n_0\,
      O => \Use_Dbg_Reg_Access.shift_index[0]_i_3_n_0\
    );
\Use_Dbg_Reg_Access.shift_index[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555555555555556"
    )
        port map (
      I0 => A(4),
      I1 => \Use_Dbg_Reg_Access.direction_reg_n_0\,
      I2 => A(2),
      I3 => A(1),
      I4 => A(0),
      I5 => A(3),
      O => \Use_Dbg_Reg_Access.shift_index[0]_i_4_n_0\
    );
\Use_Dbg_Reg_Access.shift_index[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0EF"
    )
        port map (
      I0 => use_mdm,
      I1 => \state__0\(1),
      I2 => \state__0\(3),
      I3 => \state__0\(2),
      O => \Use_Dbg_Reg_Access.shift_index[0]_i_5_n_0\
    );
\Use_Dbg_Reg_Access.shift_index[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.shift_index[0]_i_9_n_0\,
      I1 => use_mdm,
      I2 => \state__0\(1),
      I3 => \state__0\(3),
      I4 => \state__0\(2),
      O => \Use_Dbg_Reg_Access.shift_index[0]_i_6_n_0\
    );
\Use_Dbg_Reg_Access.shift_index[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => cmd_val(0),
      I1 => cmd_val(3),
      I2 => cmd_val(2),
      I3 => cmd_val(5),
      O => \Use_Dbg_Reg_Access.shift_index[0]_i_7_n_0\
    );
\Use_Dbg_Reg_Access.shift_index[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.direction_reg_n_0\,
      I1 => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[3]\,
      I2 => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[0]\,
      I3 => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[2]\,
      I4 => \Use_Dbg_Reg_Access.bit_cnt_reg_n_0_[1]\,
      O => \Use_Dbg_Reg_Access.shift_index[0]_i_8_n_0\
    );
\Use_Dbg_Reg_Access.shift_index[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => bit_size(7),
      I1 => bit_size(6),
      I2 => bit_size(8),
      I3 => bit_size(5),
      I4 => \Use_Dbg_Reg_Access.shift_index[0]_i_10_n_0\,
      O => \Use_Dbg_Reg_Access.shift_index[0]_i_9_n_0\
    );
\Use_Dbg_Reg_Access.shift_index[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0404FF04"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.shift_index[1]_i_2_n_0\,
      I1 => \state__0\(1),
      I2 => \state__0\(3),
      I3 => bit_size(3),
      I4 => \Use_Dbg_Reg_Access.shift_index[0]_i_5_n_0\,
      I5 => \Use_Dbg_Reg_Access.shift_index[0]_i_6_n_0\,
      O => shift_index(1)
    );
\Use_Dbg_Reg_Access.shift_index[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555556"
    )
        port map (
      I0 => A(3),
      I1 => \Use_Dbg_Reg_Access.direction_reg_n_0\,
      I2 => A(2),
      I3 => A(1),
      I4 => A(0),
      O => \Use_Dbg_Reg_Access.shift_index[1]_i_2_n_0\
    );
\Use_Dbg_Reg_Access.shift_index[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0404FF04"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.shift_index[2]_i_2_n_0\,
      I1 => \state__0\(1),
      I2 => \state__0\(3),
      I3 => bit_size(2),
      I4 => \Use_Dbg_Reg_Access.shift_index[0]_i_5_n_0\,
      I5 => \Use_Dbg_Reg_Access.shift_index[0]_i_6_n_0\,
      O => shift_index(2)
    );
\Use_Dbg_Reg_Access.shift_index[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9556"
    )
        port map (
      I0 => A(2),
      I1 => \Use_Dbg_Reg_Access.direction_reg_n_0\,
      I2 => A(0),
      I3 => A(1),
      O => \Use_Dbg_Reg_Access.shift_index[2]_i_2_n_0\
    );
\Use_Dbg_Reg_Access.shift_index[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF44444F4"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.shift_index[0]_i_5_n_0\,
      I1 => bit_size(1),
      I2 => \Use_Dbg_Reg_Access.shift_index[3]_i_2_n_0\,
      I3 => \Use_Dbg_Reg_Access.shift_index[3]_i_3_n_0\,
      I4 => A(0),
      I5 => \Use_Dbg_Reg_Access.shift_index[0]_i_6_n_0\,
      O => shift_index(3)
    );
\Use_Dbg_Reg_Access.shift_index[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(3),
      O => \Use_Dbg_Reg_Access.shift_index[3]_i_2_n_0\
    );
\Use_Dbg_Reg_Access.shift_index[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.direction_reg_n_0\,
      I1 => A(1),
      O => \Use_Dbg_Reg_Access.shift_index[3]_i_3_n_0\
    );
\Use_Dbg_Reg_Access.shift_index[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAEAEAEFFAEAE"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.shift_index[0]_i_6_n_0\,
      I1 => bit_size(0),
      I2 => \Use_Dbg_Reg_Access.shift_index[0]_i_5_n_0\,
      I3 => \state__0\(3),
      I4 => \state__0\(1),
      I5 => A(0),
      O => shift_index(4)
    );
\Use_Dbg_Reg_Access.shift_index_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Use_Dbg_Reg_Access.shift_index[0]_i_1_n_0\,
      D => shift_index(0),
      Q => A(4),
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.shift_index_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Use_Dbg_Reg_Access.shift_index[0]_i_1_n_0\,
      D => shift_index(1),
      Q => A(3),
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.shift_index_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Use_Dbg_Reg_Access.shift_index[0]_i_1_n_0\,
      D => shift_index(2),
      Q => A(2),
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.shift_index_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Use_Dbg_Reg_Access.shift_index[0]_i_1_n_0\,
      D => shift_index(3),
      Q => A(1),
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.shift_index_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \Use_Dbg_Reg_Access.shift_index[0]_i_1_n_0\,
      D => shift_index(4),
      Q => A(0),
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.shifting_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.shifting_i_2_n_0\,
      I1 => \Use_Dbg_Reg_Access.shifting_i_3_n_0\,
      I2 => \Use_Dbg_Reg_Access.shifting_reg_n_0\,
      O => \Use_Dbg_Reg_Access.shifting_i_1_n_0\
    );
\Use_Dbg_Reg_Access.shifting_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008AA8AAAAAAAAA"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\,
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      I4 => \state__0\(3),
      I5 => clk_rise,
      O => \Use_Dbg_Reg_Access.shifting_i_2_n_0\
    );
\Use_Dbg_Reg_Access.shifting_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AAAAAA23AAAEAA"
    )
        port map (
      I0 => shifting13_out,
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      I3 => clk_rise,
      I4 => \state__0\(3),
      I5 => \state__0\(1),
      O => \Use_Dbg_Reg_Access.shifting_i_3_n_0\
    );
\Use_Dbg_Reg_Access.shifting_reg\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Use_Dbg_Reg_Access.shifting_i_1_n_0\,
      Q => \Use_Dbg_Reg_Access.shifting_reg_n_0\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.type_lock_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => E(0),
      D => S_AXI_WDATA(18),
      Q => type_lock(0),
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.type_lock_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => E(0),
      D => S_AXI_WDATA(19),
      Q => type_lock(1),
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.unlocked_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => unlocked0,
      I1 => \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg\,
      I2 => Bus_RNW_reg,
      I3 => \^unlocked\,
      O => \Use_Dbg_Reg_Access.unlocked_i_1_n_0\
    );
\Use_Dbg_Reg_Access.unlocked_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.unlocked_i_3_n_0\,
      I1 => \Use_Dbg_Reg_Access.unlocked_i_4_n_0\,
      I2 => \Use_Dbg_Reg_Access.unlocked_i_5_n_0\,
      I3 => S_AXI_WDATA(14),
      I4 => S_AXI_WDATA(4),
      I5 => S_AXI_WDATA(11),
      O => unlocked0
    );
\Use_Dbg_Reg_Access.unlocked_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => S_AXI_WDATA(10),
      I1 => S_AXI_WDATA(1),
      I2 => S_AXI_WDATA(15),
      I3 => S_AXI_WDATA(7),
      I4 => S_AXI_WDATA(8),
      I5 => S_AXI_WDATA(9),
      O => \Use_Dbg_Reg_Access.unlocked_i_3_n_0\
    );
\Use_Dbg_Reg_Access.unlocked_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => S_AXI_WDATA(3),
      I1 => S_AXI_WDATA(13),
      I2 => S_AXI_WDATA(5),
      I3 => \^unlocked\,
      O => \Use_Dbg_Reg_Access.unlocked_i_4_n_0\
    );
\Use_Dbg_Reg_Access.unlocked_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => S_AXI_WDATA(0),
      I1 => S_AXI_WDATA(6),
      I2 => S_AXI_WDATA(2),
      I3 => S_AXI_WDATA(12),
      O => \Use_Dbg_Reg_Access.unlocked_i_5_n_0\
    );
\Use_Dbg_Reg_Access.unlocked_reg\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Use_Dbg_Reg_Access.unlocked_i_1_n_0\,
      Q => \^unlocked\,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.use_mdm_reg\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => E(0),
      D => S_AXI_WDATA(17),
      Q => use_mdm,
      R => \^functional_reset\
    );
\Use_Dbg_Reg_Access.wrack_data_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11111111111F1111"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.rdack_data_i_2_n_0\,
      I1 => \Use_Dbg_Reg_Access.rd_wr_n_reg_n_0\,
      I2 => \Use_Dbg_Reg_Access.rdack_data_i_3_n_0\,
      I3 => \Use_Dbg_Reg_Access.wrack_data_i_2_n_0\,
      I4 => \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\,
      I5 => Bus_RNW_reg,
      O => \Use_Dbg_Reg_Access.wrack_data_i_1_n_0\
    );
\Use_Dbg_Reg_Access.wrack_data_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^unlocked\,
      I1 => dbgreg_access_lock,
      O => \Use_Dbg_Reg_Access.wrack_data_i_2_n_0\
    );
\Use_Dbg_Reg_Access.wrack_data_reg\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \Use_Dbg_Reg_Access.wrack_data_i_1_n_0\,
      Q => \Use_Dbg_Reg_Access.wrack_data_reg_0\,
      R => \^functional_reset\
    );
\Use_E2.BSCANE2_I_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFA0C"
    )
        port map (
      I0 => Ext_JTAG_TDO,
      I1 => Config_Reg(0),
      I2 => PORT_Selector(0),
      I3 => PORT_Selector(1),
      I4 => PORT_Selector(3),
      I5 => PORT_Selector(2),
      O => \Use_E2.BSCANE2_I_i_2_n_0\
    );
\Use_Trace_External_AXI_Master.frame_word_first_reg\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.frame_word_last_reg_0\(0),
      D => \Use_Trace_External_AXI_Master.frame_word_last_reg_n_0\,
      Q => frame_word_first,
      R => JTAG_CONTROL_I_n_38
    );
\Use_Trace_External_AXI_Master.frame_word_index[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(0),
      I1 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(2),
      I2 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(1),
      I3 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(4),
      I4 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(3),
      O => plusOp(4)
    );
\Use_Trace_External_AXI_Master.frame_word_index[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(1),
      I1 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(2),
      I2 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(4),
      I3 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(3),
      O => plusOp(3)
    );
\Use_Trace_External_AXI_Master.frame_word_index[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(2),
      I1 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(3),
      I2 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(4),
      O => plusOp(2)
    );
\Use_Trace_External_AXI_Master.frame_word_index[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(4),
      I1 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(3),
      O => \Use_Trace_External_AXI_Master.frame_word_index[3]_i_1_n_0\
    );
\Use_Trace_External_AXI_Master.frame_word_index[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(4),
      O => \Use_Trace_External_AXI_Master.frame_word_index[4]_i_1_n_0\
    );
\Use_Trace_External_AXI_Master.frame_word_index_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.frame_word_last_reg_0\(0),
      D => plusOp(4),
      Q => \Use_Trace_External_AXI_Master.frame_word_index_reg\(0),
      R => JTAG_CONTROL_I_n_33
    );
\Use_Trace_External_AXI_Master.frame_word_index_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.frame_word_last_reg_0\(0),
      D => plusOp(3),
      Q => \Use_Trace_External_AXI_Master.frame_word_index_reg\(1),
      R => JTAG_CONTROL_I_n_33
    );
\Use_Trace_External_AXI_Master.frame_word_index_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.frame_word_last_reg_0\(0),
      D => plusOp(2),
      Q => \Use_Trace_External_AXI_Master.frame_word_index_reg\(2),
      R => JTAG_CONTROL_I_n_33
    );
\Use_Trace_External_AXI_Master.frame_word_index_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.frame_word_last_reg_0\(0),
      D => \Use_Trace_External_AXI_Master.frame_word_index[3]_i_1_n_0\,
      Q => \Use_Trace_External_AXI_Master.frame_word_index_reg\(3),
      R => JTAG_CONTROL_I_n_33
    );
\Use_Trace_External_AXI_Master.frame_word_index_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.frame_word_last_reg_0\(0),
      D => \Use_Trace_External_AXI_Master.frame_word_index[4]_i_1_n_0\,
      Q => \Use_Trace_External_AXI_Master.frame_word_index_reg\(4),
      R => JTAG_CONTROL_I_n_33
    );
\Use_Trace_External_AXI_Master.frame_word_last_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(1),
      I1 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(0),
      I2 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(4),
      I3 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(3),
      I4 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(2),
      O => frame_word_next_last
    );
\Use_Trace_External_AXI_Master.frame_word_last_reg\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.frame_word_last_reg_0\(0),
      D => frame_word_next_last,
      Q => \Use_Trace_External_AXI_Master.frame_word_last_reg_n_0\,
      R => JTAG_CONTROL_I_n_38
    );
\Use_Trace_External_AXI_Master.saved_extra_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => JTAG_CONTROL_I_n_35,
      D => \saved_extra__0\(4),
      Q => \saved_extra__0\(0),
      R => JTAG_CONTROL_I_n_163
    );
\Use_Trace_External_AXI_Master.saved_extra_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => JTAG_CONTROL_I_n_35,
      D => \saved_extra__0\(5),
      Q => \saved_extra__0\(1),
      R => JTAG_CONTROL_I_n_163
    );
\Use_Trace_External_AXI_Master.saved_extra_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => JTAG_CONTROL_I_n_35,
      D => \saved_extra__0\(6),
      Q => \saved_extra__0\(2),
      R => JTAG_CONTROL_I_n_163
    );
\Use_Trace_External_AXI_Master.saved_extra_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => JTAG_CONTROL_I_n_35,
      D => \saved_extra__0\(7),
      Q => \saved_extra__0\(3),
      R => JTAG_CONTROL_I_n_163
    );
\Use_Trace_External_AXI_Master.saved_extra_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => JTAG_CONTROL_I_n_35,
      D => Dbg_TrData_0(19),
      Q => \saved_extra__0\(4),
      R => JTAG_CONTROL_I_n_163
    );
\Use_Trace_External_AXI_Master.saved_extra_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => JTAG_CONTROL_I_n_35,
      D => Dbg_TrData_0(18),
      Q => \saved_extra__0\(5),
      R => JTAG_CONTROL_I_n_163
    );
\Use_Trace_External_AXI_Master.saved_extra_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => JTAG_CONTROL_I_n_35,
      D => Dbg_TrData_0(1),
      Q => \saved_extra__0\(6),
      R => JTAG_CONTROL_I_n_163
    );
\Use_Trace_External_AXI_Master.saved_extra_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => JTAG_CONTROL_I_n_35,
      D => Dbg_TrData_0(0),
      Q => \saved_extra__0\(7),
      R => JTAG_CONTROL_I_n_163
    );
\Use_Trace_External_AXI_Master.saved_final[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808F80808F8F8F"
    )
        port map (
      I0 => data8(0),
      I1 => \Use_Trace_External_AXI_Master.saved_final[4]_i_2_n_0\,
      I2 => g0_b3_n_0,
      I3 => g0_b2_n_0,
      I4 => \Use_Trace_External_AXI_Master.saved_final[4]_i_3_n_0\,
      I5 => \Use_Trace_External_AXI_Master.saved_final[4]_i_4_n_0\,
      O => data8(6)
    );
\Use_Trace_External_AXI_Master.saved_final[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => g0_b0_n_0,
      I1 => g0_b1_n_0,
      O => \Use_Trace_External_AXI_Master.saved_final[4]_i_2_n_0\
    );
\Use_Trace_External_AXI_Master.saved_final[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3500350F35F035FF"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.saved_trdata_reg_n_0_[8]\,
      I1 => data7(0),
      I2 => g0_b1_n_0,
      I3 => g0_b0_n_0,
      I4 => Dbg_TrData_0(9),
      I5 => data6(0),
      O => \Use_Trace_External_AXI_Master.saved_final[4]_i_3_n_0\
    );
\Use_Trace_External_AXI_Master.saved_final[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5533000F5533FF0F"
    )
        port map (
      I0 => Dbg_TrData_0(17),
      I1 => Dbg_TrData_0(35),
      I2 => \saved_extra__0\(0),
      I3 => g0_b1_n_0,
      I4 => g0_b0_n_0,
      I5 => Dbg_TrData_0(27),
      O => \Use_Trace_External_AXI_Master.saved_final[4]_i_4_n_0\
    );
\Use_Trace_External_AXI_Master.saved_final[5]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.trace_word[17]_i_3_n_0\,
      I1 => \saved_extra__0\(0),
      I2 => \Use_Trace_External_AXI_Master.saved_final[5]_i_3_n_0\,
      I3 => Dbg_TrData_0(27),
      O => \Use_Trace_External_AXI_Master.saved_final[5]_i_10_n_0\
    );
\Use_Trace_External_AXI_Master.saved_final[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF2F0000"
    )
        port map (
      I0 => data6(0),
      I1 => \Use_Trace_External_AXI_Master.saved_final[5]_i_3_n_0\,
      I2 => \Use_Trace_External_AXI_Master.saved_final[5]_i_4_n_0\,
      I3 => \Use_Trace_External_AXI_Master.saved_final[5]_i_5_n_0\,
      I4 => \Use_Trace_External_AXI_Master.saved_final[5]_i_6_n_0\,
      I5 => \Use_Trace_External_AXI_Master.saved_final[5]_i_7_n_0\,
      O => data8(7)
    );
\Use_Trace_External_AXI_Master.saved_final[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFE5F"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(1),
      I1 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(4),
      I2 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(3),
      I3 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(2),
      I4 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(0),
      O => \Use_Trace_External_AXI_Master.saved_final[5]_i_3_n_0\
    );
\Use_Trace_External_AXI_Master.saved_final[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB9FFFFFFFFFFF"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(0),
      I1 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(2),
      I2 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(3),
      I3 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(4),
      I4 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(1),
      I5 => Dbg_TrData_0(9),
      O => \Use_Trace_External_AXI_Master.saved_final[5]_i_4_n_0\
    );
\Use_Trace_External_AXI_Master.saved_final[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.saved_final[5]_i_8_n_0\,
      I1 => \Use_Trace_External_AXI_Master.saved_trdata_reg_n_0_[8]\,
      I2 => \Use_Trace_External_AXI_Master.saved_final[5]_i_9_n_0\,
      I3 => data7(0),
      O => \Use_Trace_External_AXI_Master.saved_final[5]_i_5_n_0\
    );
\Use_Trace_External_AXI_Master.saved_final[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06000006"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(3),
      I1 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(4),
      I2 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(0),
      I3 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(1),
      I4 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(2),
      O => \Use_Trace_External_AXI_Master.saved_final[5]_i_6_n_0\
    );
\Use_Trace_External_AXI_Master.saved_final[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8AAAA88A888A8"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.trace_word[21]_i_4_n_0\,
      I1 => \Use_Trace_External_AXI_Master.saved_final[5]_i_10_n_0\,
      I2 => Dbg_TrData_0(35),
      I3 => \Use_Trace_External_AXI_Master.saved_final[5]_i_8_n_0\,
      I4 => \Use_Trace_External_AXI_Master.saved_final[5]_i_9_n_0\,
      I5 => Dbg_TrData_0(17),
      O => \Use_Trace_External_AXI_Master.saved_final[5]_i_7_n_0\
    );
\Use_Trace_External_AXI_Master.saved_final[5]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF9F9FF"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(0),
      I1 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(2),
      I2 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(1),
      I3 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(3),
      I4 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(4),
      O => \Use_Trace_External_AXI_Master.saved_final[5]_i_8_n_0\
    );
\Use_Trace_External_AXI_Master.saved_final[5]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"005557A0"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(1),
      I1 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(4),
      I2 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(3),
      I3 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(2),
      I4 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(0),
      O => \Use_Trace_External_AXI_Master.saved_final[5]_i_9_n_0\
    );
\Use_Trace_External_AXI_Master.saved_final_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.frame_word_last_reg_0\(0),
      D => data8(2),
      Q => data8(0),
      R => JTAG_CONTROL_I_n_36
    );
\Use_Trace_External_AXI_Master.saved_final_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.frame_word_last_reg_0\(0),
      D => data8(3),
      Q => data8(1),
      R => JTAG_CONTROL_I_n_36
    );
\Use_Trace_External_AXI_Master.saved_final_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.frame_word_last_reg_0\(0),
      D => data8(4),
      Q => data8(2),
      R => JTAG_CONTROL_I_n_36
    );
\Use_Trace_External_AXI_Master.saved_final_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.frame_word_last_reg_0\(0),
      D => data8(5),
      Q => data8(3),
      R => JTAG_CONTROL_I_n_36
    );
\Use_Trace_External_AXI_Master.saved_final_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.frame_word_last_reg_0\(0),
      D => data8(6),
      Q => data8(4),
      R => JTAG_CONTROL_I_n_36
    );
\Use_Trace_External_AXI_Master.saved_final_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.frame_word_last_reg_0\(0),
      D => data8(7),
      Q => data8(5),
      R => JTAG_CONTROL_I_n_36
    );
\Use_Trace_External_AXI_Master.saved_trdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.saved_trdata_reg[31]_0\,
      D => Dbg_TrData_0(25),
      Q => \Use_Trace_External_AXI_Master.saved_trdata_reg_n_0_[10]\,
      R => JTAG_CONTROL_I_n_164
    );
\Use_Trace_External_AXI_Master.saved_trdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.saved_trdata_reg[31]_0\,
      D => Dbg_TrData_0(24),
      Q => \Use_Trace_External_AXI_Master.saved_trdata_reg_n_0_[11]\,
      R => JTAG_CONTROL_I_n_164
    );
\Use_Trace_External_AXI_Master.saved_trdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.saved_trdata_reg[31]_0\,
      D => Dbg_TrData_0(23),
      Q => \Use_Trace_External_AXI_Master.saved_trdata_reg_n_0_[12]\,
      R => JTAG_CONTROL_I_n_164
    );
\Use_Trace_External_AXI_Master.saved_trdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.saved_trdata_reg[31]_0\,
      D => Dbg_TrData_0(22),
      Q => \Use_Trace_External_AXI_Master.saved_trdata_reg_n_0_[13]\,
      R => JTAG_CONTROL_I_n_164
    );
\Use_Trace_External_AXI_Master.saved_trdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.saved_trdata_reg[31]_0\,
      D => Dbg_TrData_0(21),
      Q => \Use_Trace_External_AXI_Master.saved_trdata_reg_n_0_[14]\,
      R => JTAG_CONTROL_I_n_164
    );
\Use_Trace_External_AXI_Master.saved_trdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.saved_trdata_reg[31]_0\,
      D => Dbg_TrData_0(20),
      Q => \Use_Trace_External_AXI_Master.saved_trdata_reg_n_0_[15]\,
      R => JTAG_CONTROL_I_n_164
    );
\Use_Trace_External_AXI_Master.saved_trdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.saved_trdata_reg[31]_0\,
      D => Dbg_TrData_0(17),
      Q => data6(0),
      R => JTAG_CONTROL_I_n_164
    );
\Use_Trace_External_AXI_Master.saved_trdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.saved_trdata_reg[31]_0\,
      D => Dbg_TrData_0(16),
      Q => data6(1),
      R => JTAG_CONTROL_I_n_164
    );
\Use_Trace_External_AXI_Master.saved_trdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.saved_trdata_reg[31]_0\,
      D => Dbg_TrData_0(15),
      Q => data6(2),
      R => JTAG_CONTROL_I_n_164
    );
\Use_Trace_External_AXI_Master.saved_trdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.saved_trdata_reg[31]_0\,
      D => Dbg_TrData_0(14),
      Q => data6(3),
      R => JTAG_CONTROL_I_n_164
    );
\Use_Trace_External_AXI_Master.saved_trdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.saved_trdata_reg[31]_0\,
      D => Dbg_TrData_0(13),
      Q => data6(4),
      R => JTAG_CONTROL_I_n_164
    );
\Use_Trace_External_AXI_Master.saved_trdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.saved_trdata_reg[31]_0\,
      D => Dbg_TrData_0(12),
      Q => data6(5),
      R => JTAG_CONTROL_I_n_164
    );
\Use_Trace_External_AXI_Master.saved_trdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.saved_trdata_reg[31]_0\,
      D => Dbg_TrData_0(11),
      Q => data6(6),
      R => JTAG_CONTROL_I_n_164
    );
\Use_Trace_External_AXI_Master.saved_trdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.saved_trdata_reg[31]_0\,
      D => Dbg_TrData_0(10),
      Q => data6(7),
      R => JTAG_CONTROL_I_n_164
    );
\Use_Trace_External_AXI_Master.saved_trdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.saved_trdata_reg[31]_0\,
      D => Dbg_TrData_0(9),
      Q => data7(0),
      R => JTAG_CONTROL_I_n_164
    );
\Use_Trace_External_AXI_Master.saved_trdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.saved_trdata_reg[31]_0\,
      D => Dbg_TrData_0(8),
      Q => data7(1),
      R => JTAG_CONTROL_I_n_164
    );
\Use_Trace_External_AXI_Master.saved_trdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.saved_trdata_reg[31]_0\,
      D => Dbg_TrData_0(7),
      Q => data7(2),
      R => JTAG_CONTROL_I_n_164
    );
\Use_Trace_External_AXI_Master.saved_trdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.saved_trdata_reg[31]_0\,
      D => Dbg_TrData_0(6),
      Q => data7(3),
      R => JTAG_CONTROL_I_n_164
    );
\Use_Trace_External_AXI_Master.saved_trdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.saved_trdata_reg[31]_0\,
      D => Dbg_TrData_0(5),
      Q => data7(4),
      R => JTAG_CONTROL_I_n_164
    );
\Use_Trace_External_AXI_Master.saved_trdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.saved_trdata_reg[31]_0\,
      D => Dbg_TrData_0(4),
      Q => data7(5),
      R => JTAG_CONTROL_I_n_164
    );
\Use_Trace_External_AXI_Master.saved_trdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.saved_trdata_reg[31]_0\,
      D => Dbg_TrData_0(3),
      Q => data7(6),
      R => JTAG_CONTROL_I_n_164
    );
\Use_Trace_External_AXI_Master.saved_trdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.saved_trdata_reg[31]_0\,
      D => Dbg_TrData_0(2),
      Q => data7(7),
      R => JTAG_CONTROL_I_n_164
    );
\Use_Trace_External_AXI_Master.saved_trdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.saved_trdata_reg[31]_0\,
      D => Dbg_TrData_0(27),
      Q => \Use_Trace_External_AXI_Master.saved_trdata_reg_n_0_[8]\,
      R => JTAG_CONTROL_I_n_164
    );
\Use_Trace_External_AXI_Master.saved_trdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.saved_trdata_reg[31]_0\,
      D => Dbg_TrData_0(26),
      Q => \Use_Trace_External_AXI_Master.saved_trdata_reg_n_0_[9]\,
      R => JTAG_CONTROL_I_n_164
    );
\Use_Trace_External_AXI_Master.trace_started_reg\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => JTAG_CONTROL_I_n_34,
      Q => \^use_trace_external_axi_master.trace_started_reg_0\,
      R => '0'
    );
\Use_Trace_External_AXI_Master.trace_word[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => g0_b0_n_0,
      I1 => g0_b1_n_0,
      O => \Use_Trace_External_AXI_Master.trace_word[0]_i_2_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCDCFCD"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.trace_word[10]_i_2_n_0\,
      I1 => \Use_Trace_External_AXI_Master.trace_word[10]_i_3_n_0\,
      I2 => g0_b3_n_0,
      I3 => \g0_b2__0_n_0\,
      I4 => \Use_Trace_External_AXI_Master.trace_word[10]_i_4_n_0\,
      O => \Use_Trace_External_AXI_Master.trace_word[10]_i_1_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => Dbg_TrData_0(25),
      I1 => \saved_extra__0\(2),
      I2 => Dbg_TrData_0(15),
      I3 => \g0_b1__0_n_0\,
      I4 => \g0_b0__0_n_0\,
      I5 => Dbg_TrData_0(33),
      O => \Use_Trace_External_AXI_Master.trace_word[10]_i_2_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0A0"
    )
        port map (
      I0 => \g0_b1__0_n_0\,
      I1 => \g0_b0__0_n_0\,
      I2 => g0_b3_n_0,
      I3 => data8(2),
      O => \Use_Trace_External_AXI_Master.trace_word[10]_i_3_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => data6(2),
      I1 => Dbg_TrData_0(7),
      I2 => data7(2),
      I3 => \g0_b1__0_n_0\,
      I4 => \g0_b0__0_n_0\,
      I5 => \Use_Trace_External_AXI_Master.saved_trdata_reg_n_0_[10]\,
      O => \Use_Trace_External_AXI_Master.trace_word[10]_i_4_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDCCCDF"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.trace_word[11]_i_2_n_0\,
      I1 => \Use_Trace_External_AXI_Master.trace_word[11]_i_3_n_0\,
      I2 => \g0_b2__0_n_0\,
      I3 => g0_b3_n_0,
      I4 => \Use_Trace_External_AXI_Master.trace_word[11]_i_4_n_0\,
      O => \Use_Trace_External_AXI_Master.trace_word[11]_i_1_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => data6(3),
      I1 => Dbg_TrData_0(6),
      I2 => data7(3),
      I3 => \g0_b1__0_n_0\,
      I4 => \g0_b0__0_n_0\,
      I5 => \Use_Trace_External_AXI_Master.saved_trdata_reg_n_0_[11]\,
      O => \Use_Trace_External_AXI_Master.trace_word[11]_i_2_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0A0"
    )
        port map (
      I0 => \g0_b1__0_n_0\,
      I1 => \g0_b0__0_n_0\,
      I2 => g0_b3_n_0,
      I3 => data8(3),
      O => \Use_Trace_External_AXI_Master.trace_word[11]_i_3_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => Dbg_TrData_0(24),
      I1 => \saved_extra__0\(3),
      I2 => Dbg_TrData_0(14),
      I3 => \g0_b1__0_n_0\,
      I4 => \g0_b0__0_n_0\,
      I5 => Dbg_TrData_0(32),
      O => \Use_Trace_External_AXI_Master.trace_word[11]_i_4_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCDCFCD"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.trace_word[12]_i_2_n_0\,
      I1 => \Use_Trace_External_AXI_Master.trace_word[12]_i_3_n_0\,
      I2 => g0_b3_n_0,
      I3 => \g0_b2__0_n_0\,
      I4 => \Use_Trace_External_AXI_Master.trace_word[12]_i_4_n_0\,
      O => \Use_Trace_External_AXI_Master.trace_word[12]_i_1_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => Dbg_TrData_0(23),
      I1 => \saved_extra__0\(4),
      I2 => Dbg_TrData_0(13),
      I3 => \g0_b1__0_n_0\,
      I4 => \g0_b0__0_n_0\,
      I5 => Dbg_TrData_0(31),
      O => \Use_Trace_External_AXI_Master.trace_word[12]_i_2_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0A0"
    )
        port map (
      I0 => \g0_b1__0_n_0\,
      I1 => \g0_b0__0_n_0\,
      I2 => g0_b3_n_0,
      I3 => data8(4),
      O => \Use_Trace_External_AXI_Master.trace_word[12]_i_3_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => data6(4),
      I1 => Dbg_TrData_0(5),
      I2 => data7(4),
      I3 => \g0_b1__0_n_0\,
      I4 => \g0_b0__0_n_0\,
      I5 => \Use_Trace_External_AXI_Master.saved_trdata_reg_n_0_[12]\,
      O => \Use_Trace_External_AXI_Master.trace_word[12]_i_4_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCDCFCD"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.trace_word[13]_i_2_n_0\,
      I1 => \Use_Trace_External_AXI_Master.trace_word[13]_i_3_n_0\,
      I2 => g0_b3_n_0,
      I3 => \g0_b2__0_n_0\,
      I4 => \Use_Trace_External_AXI_Master.trace_word[13]_i_4_n_0\,
      O => \Use_Trace_External_AXI_Master.trace_word[13]_i_1_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => Dbg_TrData_0(22),
      I1 => \saved_extra__0\(5),
      I2 => Dbg_TrData_0(12),
      I3 => \g0_b1__0_n_0\,
      I4 => \g0_b0__0_n_0\,
      I5 => Dbg_TrData_0(30),
      O => \Use_Trace_External_AXI_Master.trace_word[13]_i_2_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \g0_b0__0_n_0\,
      I1 => data8(5),
      I2 => g0_b3_n_0,
      I3 => \g0_b1__0_n_0\,
      O => \Use_Trace_External_AXI_Master.trace_word[13]_i_3_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => data6(5),
      I1 => Dbg_TrData_0(4),
      I2 => data7(5),
      I3 => \g0_b1__0_n_0\,
      I4 => \g0_b0__0_n_0\,
      I5 => \Use_Trace_External_AXI_Master.saved_trdata_reg_n_0_[13]\,
      O => \Use_Trace_External_AXI_Master.trace_word[13]_i_4_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => \g0_b0__0_n_0\,
      I1 => g0_b3_n_0,
      I2 => data8(6),
      I3 => \Use_Trace_External_AXI_Master.trace_word[14]_i_2_n_0\,
      O => \Use_Trace_External_AXI_Master.trace_word[14]_i_1_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDFD0131"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.trace_word[14]_i_3_n_0\,
      I1 => g0_b3_n_0,
      I2 => \g0_b2__0_n_0\,
      I3 => \Use_Trace_External_AXI_Master.trace_word[14]_i_4_n_0\,
      I4 => \g0_b1__0_n_0\,
      O => \Use_Trace_External_AXI_Master.trace_word[14]_i_2_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3050305F3F503F5F"
    )
        port map (
      I0 => Dbg_TrData_0(21),
      I1 => Dbg_TrData_0(11),
      I2 => \g0_b1__0_n_0\,
      I3 => \g0_b0__0_n_0\,
      I4 => \saved_extra__0\(6),
      I5 => Dbg_TrData_0(29),
      O => \Use_Trace_External_AXI_Master.trace_word[14]_i_3_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => data6(6),
      I1 => Dbg_TrData_0(3),
      I2 => data7(6),
      I3 => \g0_b1__0_n_0\,
      I4 => \g0_b0__0_n_0\,
      I5 => \Use_Trace_External_AXI_Master.saved_trdata_reg_n_0_[14]\,
      O => \Use_Trace_External_AXI_Master.trace_word[14]_i_4_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => \g0_b0__0_n_0\,
      I1 => g0_b3_n_0,
      I2 => data8(7),
      I3 => \Use_Trace_External_AXI_Master.trace_word[15]_i_2_n_0\,
      O => \Use_Trace_External_AXI_Master.trace_word[15]_i_1_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F70407"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.trace_word[15]_i_3_n_0\,
      I1 => \g0_b2__0_n_0\,
      I2 => g0_b3_n_0,
      I3 => \Use_Trace_External_AXI_Master.trace_word[15]_i_4_n_0\,
      I4 => \g0_b1__0_n_0\,
      O => \Use_Trace_External_AXI_Master.trace_word[15]_i_2_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3050305F3F503F5F"
    )
        port map (
      I0 => data6(7),
      I1 => data7(7),
      I2 => \g0_b1__0_n_0\,
      I3 => \g0_b0__0_n_0\,
      I4 => Dbg_TrData_0(2),
      I5 => \Use_Trace_External_AXI_Master.saved_trdata_reg_n_0_[15]\,
      O => \Use_Trace_External_AXI_Master.trace_word[15]_i_3_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => Dbg_TrData_0(20),
      I1 => \saved_extra__0\(7),
      I2 => Dbg_TrData_0(10),
      I3 => \g0_b1__0_n_0\,
      I4 => \g0_b0__0_n_0\,
      I5 => Dbg_TrData_0(28),
      O => \Use_Trace_External_AXI_Master.trace_word[15]_i_4_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCCDFDDFFFFDFDD"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.trace_word[17]_i_2_n_0\,
      I1 => \Use_Trace_External_AXI_Master.trace_word[23]_i_4_n_0\,
      I2 => \Use_Trace_External_AXI_Master.trace_word[17]_i_3_n_0\,
      I3 => \saved_extra__0\(1),
      I4 => \Use_Trace_External_AXI_Master.saved_final[5]_i_6_n_0\,
      I5 => \Use_Trace_External_AXI_Master.trace_word[17]_i_4_n_0\,
      O => \Use_Trace_External_AXI_Master.trace_word[17]_i_1_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => Dbg_TrData_0(16),
      I1 => \Use_Trace_External_AXI_Master.saved_final[5]_i_9_n_0\,
      I2 => Dbg_TrData_0(26),
      I3 => \Use_Trace_External_AXI_Master.saved_final[5]_i_3_n_0\,
      I4 => Dbg_TrData_0(34),
      I5 => \Use_Trace_External_AXI_Master.saved_final[5]_i_8_n_0\,
      O => \Use_Trace_External_AXI_Master.trace_word[17]_i_2_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFBDFF"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(1),
      I1 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(4),
      I2 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(3),
      I3 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(2),
      I4 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(0),
      O => \Use_Trace_External_AXI_Master.trace_word[17]_i_3_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => data7(1),
      I1 => \Use_Trace_External_AXI_Master.saved_final[5]_i_9_n_0\,
      I2 => data6(1),
      I3 => \Use_Trace_External_AXI_Master.saved_final[5]_i_3_n_0\,
      I4 => \Use_Trace_External_AXI_Master.saved_trdata_reg_n_0_[9]\,
      I5 => \Use_Trace_External_AXI_Master.saved_final[5]_i_8_n_0\,
      O => \Use_Trace_External_AXI_Master.trace_word[17]_i_4_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFD0FFDFFFDF"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.trace_word[18]_i_2_n_0\,
      I1 => \Use_Trace_External_AXI_Master.trace_word[18]_i_3_n_0\,
      I2 => \Use_Trace_External_AXI_Master.saved_final[5]_i_6_n_0\,
      I3 => \Use_Trace_External_AXI_Master.trace_word[23]_i_4_n_0\,
      I4 => \Use_Trace_External_AXI_Master.trace_word[18]_i_4_n_0\,
      I5 => \Use_Trace_External_AXI_Master.trace_word[18]_i_5_n_0\,
      O => \Use_Trace_External_AXI_Master.trace_word[18]_i_1_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[18]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => Dbg_TrData_0(7),
      I1 => \Use_Trace_External_AXI_Master.trace_word[17]_i_3_n_0\,
      I2 => \Use_Trace_External_AXI_Master.saved_final[5]_i_3_n_0\,
      I3 => data6(2),
      O => \Use_Trace_External_AXI_Master.trace_word[18]_i_2_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[18]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.saved_final[5]_i_8_n_0\,
      I1 => \Use_Trace_External_AXI_Master.saved_trdata_reg_n_0_[10]\,
      I2 => \Use_Trace_External_AXI_Master.saved_final[5]_i_9_n_0\,
      I3 => data7(2),
      O => \Use_Trace_External_AXI_Master.trace_word[18]_i_3_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[18]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.saved_final[5]_i_8_n_0\,
      I1 => Dbg_TrData_0(33),
      I2 => \Use_Trace_External_AXI_Master.saved_final[5]_i_9_n_0\,
      I3 => Dbg_TrData_0(15),
      O => \Use_Trace_External_AXI_Master.trace_word[18]_i_4_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[18]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => \saved_extra__0\(2),
      I1 => \Use_Trace_External_AXI_Master.trace_word[17]_i_3_n_0\,
      I2 => \Use_Trace_External_AXI_Master.saved_final[5]_i_3_n_0\,
      I3 => Dbg_TrData_0(25),
      O => \Use_Trace_External_AXI_Master.trace_word[18]_i_5_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD0DFDFD"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.trace_word[19]_i_2_n_0\,
      I1 => \Use_Trace_External_AXI_Master.trace_word[19]_i_3_n_0\,
      I2 => \Use_Trace_External_AXI_Master.saved_final[5]_i_6_n_0\,
      I3 => \Use_Trace_External_AXI_Master.trace_word[19]_i_4_n_0\,
      I4 => \Use_Trace_External_AXI_Master.trace_word[19]_i_5_n_0\,
      I5 => \Use_Trace_External_AXI_Master.trace_word[23]_i_4_n_0\,
      O => \Use_Trace_External_AXI_Master.trace_word[19]_i_1_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => \saved_extra__0\(3),
      I1 => \Use_Trace_External_AXI_Master.trace_word[17]_i_3_n_0\,
      I2 => \Use_Trace_External_AXI_Master.saved_final[5]_i_3_n_0\,
      I3 => Dbg_TrData_0(24),
      O => \Use_Trace_External_AXI_Master.trace_word[19]_i_2_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[19]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.saved_final[5]_i_8_n_0\,
      I1 => Dbg_TrData_0(32),
      I2 => \Use_Trace_External_AXI_Master.saved_final[5]_i_9_n_0\,
      I3 => Dbg_TrData_0(14),
      O => \Use_Trace_External_AXI_Master.trace_word[19]_i_3_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[19]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.saved_final[5]_i_8_n_0\,
      I1 => \Use_Trace_External_AXI_Master.saved_trdata_reg_n_0_[11]\,
      I2 => \Use_Trace_External_AXI_Master.saved_final[5]_i_9_n_0\,
      I3 => data7(3),
      O => \Use_Trace_External_AXI_Master.trace_word[19]_i_4_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[19]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => Dbg_TrData_0(6),
      I1 => \Use_Trace_External_AXI_Master.trace_word[17]_i_3_n_0\,
      I2 => \Use_Trace_External_AXI_Master.saved_final[5]_i_3_n_0\,
      I3 => data6(3),
      O => \Use_Trace_External_AXI_Master.trace_word[19]_i_5_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1013"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.trace_word[1]_i_2_n_0\,
      I1 => g0_b3_n_0,
      I2 => g0_b2_n_0,
      I3 => \Use_Trace_External_AXI_Master.trace_word[1]_i_3_n_0\,
      I4 => \Use_Trace_External_AXI_Master.trace_word[1]_i_4_n_0\,
      O => \Use_Trace_External_AXI_Master.trace_word[1]_i_1_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => data6(1),
      I1 => Dbg_TrData_0(8),
      I2 => data7(1),
      I3 => g0_b1_n_0,
      I4 => g0_b0_n_0,
      I5 => \Use_Trace_External_AXI_Master.saved_trdata_reg_n_0_[9]\,
      O => \Use_Trace_External_AXI_Master.trace_word[1]_i_2_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => Dbg_TrData_0(26),
      I1 => \saved_extra__0\(1),
      I2 => Dbg_TrData_0(16),
      I3 => g0_b1_n_0,
      I4 => g0_b0_n_0,
      I5 => Dbg_TrData_0(34),
      O => \Use_Trace_External_AXI_Master.trace_word[1]_i_3_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8280"
    )
        port map (
      I0 => g0_b3_n_0,
      I1 => g0_b1_n_0,
      I2 => g0_b0_n_0,
      I3 => data8(1),
      O => \Use_Trace_External_AXI_Master.trace_word[1]_i_4_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFD0FFDFFFDF"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.trace_word[20]_i_2_n_0\,
      I1 => \Use_Trace_External_AXI_Master.trace_word[20]_i_3_n_0\,
      I2 => \Use_Trace_External_AXI_Master.saved_final[5]_i_6_n_0\,
      I3 => \Use_Trace_External_AXI_Master.trace_word[23]_i_4_n_0\,
      I4 => \Use_Trace_External_AXI_Master.trace_word[20]_i_4_n_0\,
      I5 => \Use_Trace_External_AXI_Master.trace_word[20]_i_5_n_0\,
      O => \Use_Trace_External_AXI_Master.trace_word[20]_i_1_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => Dbg_TrData_0(5),
      I1 => \Use_Trace_External_AXI_Master.trace_word[17]_i_3_n_0\,
      I2 => \Use_Trace_External_AXI_Master.saved_final[5]_i_3_n_0\,
      I3 => data6(4),
      O => \Use_Trace_External_AXI_Master.trace_word[20]_i_2_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.saved_final[5]_i_8_n_0\,
      I1 => \Use_Trace_External_AXI_Master.saved_trdata_reg_n_0_[12]\,
      I2 => \Use_Trace_External_AXI_Master.saved_final[5]_i_9_n_0\,
      I3 => data7(4),
      O => \Use_Trace_External_AXI_Master.trace_word[20]_i_3_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[20]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.saved_final[5]_i_8_n_0\,
      I1 => Dbg_TrData_0(31),
      I2 => \Use_Trace_External_AXI_Master.saved_final[5]_i_9_n_0\,
      I3 => Dbg_TrData_0(13),
      O => \Use_Trace_External_AXI_Master.trace_word[20]_i_4_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[20]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => \saved_extra__0\(4),
      I1 => \Use_Trace_External_AXI_Master.trace_word[17]_i_3_n_0\,
      I2 => \Use_Trace_External_AXI_Master.saved_final[5]_i_3_n_0\,
      I3 => Dbg_TrData_0(23),
      O => \Use_Trace_External_AXI_Master.trace_word[20]_i_5_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF2F0000"
    )
        port map (
      I0 => Dbg_TrData_0(22),
      I1 => \Use_Trace_External_AXI_Master.saved_final[5]_i_3_n_0\,
      I2 => \Use_Trace_External_AXI_Master.trace_word[21]_i_2_n_0\,
      I3 => \Use_Trace_External_AXI_Master.trace_word[21]_i_3_n_0\,
      I4 => \Use_Trace_External_AXI_Master.trace_word[21]_i_4_n_0\,
      I5 => \Use_Trace_External_AXI_Master.trace_word[21]_i_5_n_0\,
      O => \Use_Trace_External_AXI_Master.trace_word[21]_i_1_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB9FFFFFFFFFFF"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(0),
      I1 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(2),
      I2 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(3),
      I3 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(4),
      I4 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(1),
      I5 => \saved_extra__0\(5),
      O => \Use_Trace_External_AXI_Master.trace_word[21]_i_2_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[21]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.saved_final[5]_i_8_n_0\,
      I1 => Dbg_TrData_0(30),
      I2 => \Use_Trace_External_AXI_Master.saved_final[5]_i_9_n_0\,
      I3 => Dbg_TrData_0(12),
      O => \Use_Trace_External_AXI_Master.trace_word[21]_i_3_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[21]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F16161E"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(2),
      I1 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(1),
      I2 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(0),
      I3 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(4),
      I4 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(3),
      O => \Use_Trace_External_AXI_Master.trace_word[21]_i_4_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8AAAA88A888A8"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.saved_final[5]_i_6_n_0\,
      I1 => \Use_Trace_External_AXI_Master.trace_word[21]_i_6_n_0\,
      I2 => Dbg_TrData_0(4),
      I3 => \Use_Trace_External_AXI_Master.trace_word[17]_i_3_n_0\,
      I4 => \Use_Trace_External_AXI_Master.saved_final[5]_i_3_n_0\,
      I5 => data6(5),
      O => \Use_Trace_External_AXI_Master.trace_word[21]_i_5_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[21]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.saved_final[5]_i_8_n_0\,
      I1 => \Use_Trace_External_AXI_Master.saved_trdata_reg_n_0_[13]\,
      I2 => \Use_Trace_External_AXI_Master.saved_final[5]_i_9_n_0\,
      I3 => data7(5),
      O => \Use_Trace_External_AXI_Master.trace_word[21]_i_6_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD0DFDFD"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.trace_word[22]_i_2_n_0\,
      I1 => \Use_Trace_External_AXI_Master.trace_word[22]_i_3_n_0\,
      I2 => \Use_Trace_External_AXI_Master.saved_final[5]_i_6_n_0\,
      I3 => \Use_Trace_External_AXI_Master.trace_word[22]_i_4_n_0\,
      I4 => \Use_Trace_External_AXI_Master.trace_word[22]_i_5_n_0\,
      I5 => \Use_Trace_External_AXI_Master.trace_word[23]_i_4_n_0\,
      O => \Use_Trace_External_AXI_Master.trace_word[22]_i_1_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => \saved_extra__0\(6),
      I1 => \Use_Trace_External_AXI_Master.trace_word[17]_i_3_n_0\,
      I2 => \Use_Trace_External_AXI_Master.saved_final[5]_i_3_n_0\,
      I3 => Dbg_TrData_0(21),
      O => \Use_Trace_External_AXI_Master.trace_word[22]_i_2_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[22]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.saved_final[5]_i_8_n_0\,
      I1 => Dbg_TrData_0(29),
      I2 => \Use_Trace_External_AXI_Master.saved_final[5]_i_9_n_0\,
      I3 => Dbg_TrData_0(11),
      O => \Use_Trace_External_AXI_Master.trace_word[22]_i_3_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[22]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.saved_final[5]_i_8_n_0\,
      I1 => \Use_Trace_External_AXI_Master.saved_trdata_reg_n_0_[14]\,
      I2 => \Use_Trace_External_AXI_Master.saved_final[5]_i_9_n_0\,
      I3 => data7(6),
      O => \Use_Trace_External_AXI_Master.trace_word[22]_i_4_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[22]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => Dbg_TrData_0(3),
      I1 => \Use_Trace_External_AXI_Master.trace_word[17]_i_3_n_0\,
      I2 => \Use_Trace_External_AXI_Master.saved_final[5]_i_3_n_0\,
      I3 => data6(6),
      O => \Use_Trace_External_AXI_Master.trace_word[22]_i_5_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFD0FFDFFFDF"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.trace_word[23]_i_2_n_0\,
      I1 => \Use_Trace_External_AXI_Master.trace_word[23]_i_3_n_0\,
      I2 => \Use_Trace_External_AXI_Master.saved_final[5]_i_6_n_0\,
      I3 => \Use_Trace_External_AXI_Master.trace_word[23]_i_4_n_0\,
      I4 => \Use_Trace_External_AXI_Master.trace_word[23]_i_5_n_0\,
      I5 => \Use_Trace_External_AXI_Master.trace_word[23]_i_6_n_0\,
      O => \Use_Trace_External_AXI_Master.trace_word[23]_i_1_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => Dbg_TrData_0(2),
      I1 => \Use_Trace_External_AXI_Master.trace_word[17]_i_3_n_0\,
      I2 => \Use_Trace_External_AXI_Master.saved_final[5]_i_3_n_0\,
      I3 => data6(7),
      O => \Use_Trace_External_AXI_Master.trace_word[23]_i_2_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.saved_final[5]_i_8_n_0\,
      I1 => \Use_Trace_External_AXI_Master.saved_trdata_reg_n_0_[15]\,
      I2 => \Use_Trace_External_AXI_Master.saved_final[5]_i_9_n_0\,
      I3 => data7(7),
      O => \Use_Trace_External_AXI_Master.trace_word[23]_i_3_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF00001"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(4),
      I1 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(3),
      I2 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(2),
      I3 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(1),
      I4 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(0),
      O => \Use_Trace_External_AXI_Master.trace_word[23]_i_4_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.saved_final[5]_i_8_n_0\,
      I1 => Dbg_TrData_0(28),
      I2 => \Use_Trace_External_AXI_Master.trace_word[17]_i_3_n_0\,
      I3 => \saved_extra__0\(7),
      O => \Use_Trace_External_AXI_Master.trace_word[23]_i_5_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => Dbg_TrData_0(10),
      I1 => \Use_Trace_External_AXI_Master.saved_final[5]_i_9_n_0\,
      I2 => \Use_Trace_External_AXI_Master.saved_final[5]_i_3_n_0\,
      I3 => Dbg_TrData_0(20),
      O => \Use_Trace_External_AXI_Master.trace_word[23]_i_6_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF232C202"
    )
        port map (
      I0 => Dbg_TrData_0(35),
      I1 => \Use_Trace_External_AXI_Master.trace_word[24]_i_2_n_0\,
      I2 => \Use_Trace_External_AXI_Master.trace_word[24]_i_3_n_0\,
      I3 => Dbg_TrData_0(27),
      I4 => Dbg_TrData_0(17),
      I5 => \Use_Trace_External_AXI_Master.trace_word[24]_i_4_n_0\,
      O => \Use_Trace_External_AXI_Master.trace_word[24]_i_1_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0302BEA6"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(3),
      I1 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(1),
      I2 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(2),
      I3 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(4),
      I4 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(0),
      O => \Use_Trace_External_AXI_Master.trace_word[24]_i_2_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00070740"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(4),
      I1 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(3),
      I2 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(1),
      I3 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(2),
      I4 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(0),
      O => \Use_Trace_External_AXI_Master.trace_word[24]_i_3_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7373535050505350"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.trace_word[24]_i_5_n_0\,
      I1 => \Use_Trace_External_AXI_Master.trace_word[25]_i_4_n_0\,
      I2 => \Use_Trace_External_AXI_Master.trace_word[31]_i_2_n_0\,
      I3 => \saved_extra__0\(0),
      I4 => \Use_Trace_External_AXI_Master.trace_word[31]_i_4_n_0\,
      I5 => data8(0),
      O => \Use_Trace_External_AXI_Master.trace_word[24]_i_4_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => data6(0),
      I1 => Dbg_TrData_0(9),
      I2 => data7(0),
      I3 => \Use_Trace_External_AXI_Master.trace_word[24]_i_3_n_0\,
      I4 => \Use_Trace_External_AXI_Master.trace_word[24]_i_2_n_0\,
      I5 => \Use_Trace_External_AXI_Master.saved_trdata_reg_n_0_[8]\,
      O => \Use_Trace_External_AXI_Master.trace_word[24]_i_5_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44474447F4F74447"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.trace_word[25]_i_2_n_0\,
      I1 => \Use_Trace_External_AXI_Master.trace_word[31]_i_2_n_0\,
      I2 => \Use_Trace_External_AXI_Master.trace_word[31]_i_4_n_0\,
      I3 => \Use_Trace_External_AXI_Master.trace_word[25]_i_3_n_0\,
      I4 => data8(1),
      I5 => \Use_Trace_External_AXI_Master.trace_word[25]_i_4_n_0\,
      O => \Use_Trace_External_AXI_Master.trace_word[25]_i_1_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => data6(1),
      I1 => Dbg_TrData_0(8),
      I2 => data7(1),
      I3 => \Use_Trace_External_AXI_Master.trace_word[24]_i_3_n_0\,
      I4 => \Use_Trace_External_AXI_Master.trace_word[24]_i_2_n_0\,
      I5 => \Use_Trace_External_AXI_Master.saved_trdata_reg_n_0_[9]\,
      O => \Use_Trace_External_AXI_Master.trace_word[25]_i_2_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => Dbg_TrData_0(26),
      I1 => \saved_extra__0\(1),
      I2 => Dbg_TrData_0(16),
      I3 => \Use_Trace_External_AXI_Master.trace_word[24]_i_3_n_0\,
      I4 => \Use_Trace_External_AXI_Master.trace_word[24]_i_2_n_0\,
      I5 => Dbg_TrData_0(34),
      O => \Use_Trace_External_AXI_Master.trace_word[25]_i_3_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[25]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABB2FAFF"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(0),
      I1 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(4),
      I2 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(2),
      I3 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(1),
      I4 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(3),
      O => \Use_Trace_External_AXI_Master.trace_word[25]_i_4_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C5FFC5"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.trace_word[26]_i_2_n_0\,
      I1 => data8(2),
      I2 => \Use_Trace_External_AXI_Master.trace_word[31]_i_4_n_0\,
      I3 => \Use_Trace_External_AXI_Master.trace_word[31]_i_2_n_0\,
      I4 => \Use_Trace_External_AXI_Master.trace_word[26]_i_3_n_0\,
      O => \Use_Trace_External_AXI_Master.trace_word[26]_i_1_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => Dbg_TrData_0(25),
      I1 => \saved_extra__0\(2),
      I2 => Dbg_TrData_0(15),
      I3 => \Use_Trace_External_AXI_Master.trace_word[24]_i_3_n_0\,
      I4 => \Use_Trace_External_AXI_Master.trace_word[24]_i_2_n_0\,
      I5 => Dbg_TrData_0(33),
      O => \Use_Trace_External_AXI_Master.trace_word[26]_i_2_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => data6(2),
      I1 => Dbg_TrData_0(7),
      I2 => data7(2),
      I3 => \Use_Trace_External_AXI_Master.trace_word[24]_i_3_n_0\,
      I4 => \Use_Trace_External_AXI_Master.trace_word[24]_i_2_n_0\,
      I5 => \Use_Trace_External_AXI_Master.saved_trdata_reg_n_0_[10]\,
      O => \Use_Trace_External_AXI_Master.trace_word[26]_i_3_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0C1D1D"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.trace_word[27]_i_2_n_0\,
      I1 => \Use_Trace_External_AXI_Master.trace_word[31]_i_2_n_0\,
      I2 => \Use_Trace_External_AXI_Master.trace_word[27]_i_3_n_0\,
      I3 => data8(3),
      I4 => \Use_Trace_External_AXI_Master.trace_word[31]_i_4_n_0\,
      O => \Use_Trace_External_AXI_Master.trace_word[27]_i_1_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => Dbg_TrData_0(24),
      I1 => \saved_extra__0\(3),
      I2 => Dbg_TrData_0(14),
      I3 => \Use_Trace_External_AXI_Master.trace_word[24]_i_3_n_0\,
      I4 => \Use_Trace_External_AXI_Master.trace_word[24]_i_2_n_0\,
      I5 => Dbg_TrData_0(32),
      O => \Use_Trace_External_AXI_Master.trace_word[27]_i_2_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => data6(3),
      I1 => Dbg_TrData_0(6),
      I2 => data7(3),
      I3 => \Use_Trace_External_AXI_Master.trace_word[24]_i_3_n_0\,
      I4 => \Use_Trace_External_AXI_Master.trace_word[24]_i_2_n_0\,
      I5 => \Use_Trace_External_AXI_Master.saved_trdata_reg_n_0_[11]\,
      O => \Use_Trace_External_AXI_Master.trace_word[27]_i_3_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0C1D1D"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.trace_word[28]_i_2_n_0\,
      I1 => \Use_Trace_External_AXI_Master.trace_word[31]_i_2_n_0\,
      I2 => \Use_Trace_External_AXI_Master.trace_word[28]_i_3_n_0\,
      I3 => data8(4),
      I4 => \Use_Trace_External_AXI_Master.trace_word[31]_i_4_n_0\,
      O => \Use_Trace_External_AXI_Master.trace_word[28]_i_1_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => Dbg_TrData_0(23),
      I1 => \saved_extra__0\(4),
      I2 => Dbg_TrData_0(13),
      I3 => \Use_Trace_External_AXI_Master.trace_word[24]_i_3_n_0\,
      I4 => \Use_Trace_External_AXI_Master.trace_word[24]_i_2_n_0\,
      I5 => Dbg_TrData_0(31),
      O => \Use_Trace_External_AXI_Master.trace_word[28]_i_2_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => data6(4),
      I1 => Dbg_TrData_0(5),
      I2 => data7(4),
      I3 => \Use_Trace_External_AXI_Master.trace_word[24]_i_3_n_0\,
      I4 => \Use_Trace_External_AXI_Master.trace_word[24]_i_2_n_0\,
      I5 => \Use_Trace_External_AXI_Master.saved_trdata_reg_n_0_[12]\,
      O => \Use_Trace_External_AXI_Master.trace_word[28]_i_3_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C5FFC5"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.trace_word[29]_i_2_n_0\,
      I1 => data8(5),
      I2 => \Use_Trace_External_AXI_Master.trace_word[31]_i_4_n_0\,
      I3 => \Use_Trace_External_AXI_Master.trace_word[31]_i_2_n_0\,
      I4 => \Use_Trace_External_AXI_Master.trace_word[29]_i_3_n_0\,
      O => \Use_Trace_External_AXI_Master.trace_word[29]_i_1_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => Dbg_TrData_0(22),
      I1 => \saved_extra__0\(5),
      I2 => Dbg_TrData_0(12),
      I3 => \Use_Trace_External_AXI_Master.trace_word[24]_i_3_n_0\,
      I4 => \Use_Trace_External_AXI_Master.trace_word[24]_i_2_n_0\,
      I5 => Dbg_TrData_0(30),
      O => \Use_Trace_External_AXI_Master.trace_word[29]_i_2_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => data6(5),
      I1 => Dbg_TrData_0(4),
      I2 => data7(5),
      I3 => \Use_Trace_External_AXI_Master.trace_word[24]_i_3_n_0\,
      I4 => \Use_Trace_External_AXI_Master.trace_word[24]_i_2_n_0\,
      I5 => \Use_Trace_External_AXI_Master.saved_trdata_reg_n_0_[13]\,
      O => \Use_Trace_External_AXI_Master.trace_word[29]_i_3_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CDCCCDCF"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.trace_word[2]_i_2_n_0\,
      I1 => \Use_Trace_External_AXI_Master.trace_word[2]_i_3_n_0\,
      I2 => g0_b3_n_0,
      I3 => g0_b2_n_0,
      I4 => \Use_Trace_External_AXI_Master.trace_word[2]_i_4_n_0\,
      O => \Use_Trace_External_AXI_Master.trace_word[2]_i_1_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => data6(2),
      I1 => Dbg_TrData_0(7),
      I2 => data7(2),
      I3 => g0_b1_n_0,
      I4 => g0_b0_n_0,
      I5 => \Use_Trace_External_AXI_Master.saved_trdata_reg_n_0_[10]\,
      O => \Use_Trace_External_AXI_Master.trace_word[2]_i_2_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0A0"
    )
        port map (
      I0 => g0_b1_n_0,
      I1 => g0_b0_n_0,
      I2 => g0_b3_n_0,
      I3 => data8(2),
      O => \Use_Trace_External_AXI_Master.trace_word[2]_i_3_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => Dbg_TrData_0(25),
      I1 => \saved_extra__0\(2),
      I2 => Dbg_TrData_0(15),
      I3 => g0_b1_n_0,
      I4 => g0_b0_n_0,
      I5 => Dbg_TrData_0(33),
      O => \Use_Trace_External_AXI_Master.trace_word[2]_i_4_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5C0D5CF"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.trace_word[30]_i_2_n_0\,
      I1 => data8(6),
      I2 => \Use_Trace_External_AXI_Master.trace_word[31]_i_4_n_0\,
      I3 => \Use_Trace_External_AXI_Master.trace_word[31]_i_2_n_0\,
      I4 => \Use_Trace_External_AXI_Master.trace_word[30]_i_3_n_0\,
      O => \Use_Trace_External_AXI_Master.trace_word[30]_i_1_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => data6(6),
      I1 => Dbg_TrData_0(3),
      I2 => data7(6),
      I3 => \Use_Trace_External_AXI_Master.trace_word[24]_i_3_n_0\,
      I4 => \Use_Trace_External_AXI_Master.trace_word[24]_i_2_n_0\,
      I5 => \Use_Trace_External_AXI_Master.saved_trdata_reg_n_0_[14]\,
      O => \Use_Trace_External_AXI_Master.trace_word[30]_i_2_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => Dbg_TrData_0(21),
      I1 => \saved_extra__0\(6),
      I2 => Dbg_TrData_0(11),
      I3 => \Use_Trace_External_AXI_Master.trace_word[24]_i_3_n_0\,
      I4 => \Use_Trace_External_AXI_Master.trace_word[24]_i_2_n_0\,
      I5 => Dbg_TrData_0(29),
      O => \Use_Trace_External_AXI_Master.trace_word[30]_i_3_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AE0CAE3F"
    )
        port map (
      I0 => data8(7),
      I1 => \Use_Trace_External_AXI_Master.trace_word[31]_i_2_n_0\,
      I2 => \Use_Trace_External_AXI_Master.trace_word[31]_i_3_n_0\,
      I3 => \Use_Trace_External_AXI_Master.trace_word[31]_i_4_n_0\,
      I4 => \Use_Trace_External_AXI_Master.trace_word[31]_i_5_n_0\,
      O => \Use_Trace_External_AXI_Master.trace_word[31]_i_1_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(2),
      I1 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(1),
      I2 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(0),
      I3 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(3),
      O => \Use_Trace_External_AXI_Master.trace_word[31]_i_2_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55330F0055330FFF"
    )
        port map (
      I0 => data6(7),
      I1 => Dbg_TrData_0(2),
      I2 => data7(7),
      I3 => \Use_Trace_External_AXI_Master.trace_word[24]_i_3_n_0\,
      I4 => \Use_Trace_External_AXI_Master.trace_word[24]_i_2_n_0\,
      I5 => \Use_Trace_External_AXI_Master.saved_trdata_reg_n_0_[15]\,
      O => \Use_Trace_External_AXI_Master.trace_word[31]_i_3_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00088888"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(3),
      I1 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(4),
      I2 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(2),
      I3 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(1),
      I4 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(0),
      O => \Use_Trace_External_AXI_Master.trace_word[31]_i_4_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F5533000F5533FF"
    )
        port map (
      I0 => \saved_extra__0\(7),
      I1 => Dbg_TrData_0(10),
      I2 => Dbg_TrData_0(20),
      I3 => \Use_Trace_External_AXI_Master.trace_word[24]_i_3_n_0\,
      I4 => \Use_Trace_External_AXI_Master.trace_word[24]_i_2_n_0\,
      I5 => Dbg_TrData_0(28),
      O => \Use_Trace_External_AXI_Master.trace_word[31]_i_5_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0131"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.trace_word[3]_i_2_n_0\,
      I1 => g0_b3_n_0,
      I2 => g0_b2_n_0,
      I3 => \Use_Trace_External_AXI_Master.trace_word[3]_i_3_n_0\,
      I4 => \Use_Trace_External_AXI_Master.trace_word[3]_i_4_n_0\,
      O => \Use_Trace_External_AXI_Master.trace_word[3]_i_1_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => Dbg_TrData_0(24),
      I1 => \saved_extra__0\(3),
      I2 => Dbg_TrData_0(14),
      I3 => g0_b1_n_0,
      I4 => g0_b0_n_0,
      I5 => Dbg_TrData_0(32),
      O => \Use_Trace_External_AXI_Master.trace_word[3]_i_2_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => data6(3),
      I1 => Dbg_TrData_0(6),
      I2 => data7(3),
      I3 => g0_b1_n_0,
      I4 => g0_b0_n_0,
      I5 => \Use_Trace_External_AXI_Master.saved_trdata_reg_n_0_[11]\,
      O => \Use_Trace_External_AXI_Master.trace_word[3]_i_3_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0A0"
    )
        port map (
      I0 => g0_b1_n_0,
      I1 => g0_b0_n_0,
      I2 => g0_b3_n_0,
      I3 => data8(3),
      O => \Use_Trace_External_AXI_Master.trace_word[3]_i_4_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0131"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.trace_word[4]_i_2_n_0\,
      I1 => g0_b3_n_0,
      I2 => g0_b2_n_0,
      I3 => \Use_Trace_External_AXI_Master.trace_word[4]_i_3_n_0\,
      I4 => \Use_Trace_External_AXI_Master.trace_word[4]_i_4_n_0\,
      O => \Use_Trace_External_AXI_Master.trace_word[4]_i_1_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => Dbg_TrData_0(23),
      I1 => \saved_extra__0\(4),
      I2 => Dbg_TrData_0(13),
      I3 => g0_b1_n_0,
      I4 => g0_b0_n_0,
      I5 => Dbg_TrData_0(31),
      O => \Use_Trace_External_AXI_Master.trace_word[4]_i_2_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => data6(4),
      I1 => Dbg_TrData_0(5),
      I2 => data7(4),
      I3 => g0_b1_n_0,
      I4 => g0_b0_n_0,
      I5 => \Use_Trace_External_AXI_Master.saved_trdata_reg_n_0_[12]\,
      O => \Use_Trace_External_AXI_Master.trace_word[4]_i_3_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0A0"
    )
        port map (
      I0 => g0_b1_n_0,
      I1 => g0_b0_n_0,
      I2 => g0_b3_n_0,
      I3 => data8(4),
      O => \Use_Trace_External_AXI_Master.trace_word[4]_i_4_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCDCFCD"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.trace_word[5]_i_2_n_0\,
      I1 => \Use_Trace_External_AXI_Master.trace_word[5]_i_3_n_0\,
      I2 => g0_b3_n_0,
      I3 => g0_b2_n_0,
      I4 => \Use_Trace_External_AXI_Master.trace_word[5]_i_4_n_0\,
      O => \Use_Trace_External_AXI_Master.trace_word[5]_i_1_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => Dbg_TrData_0(22),
      I1 => \saved_extra__0\(5),
      I2 => Dbg_TrData_0(12),
      I3 => g0_b1_n_0,
      I4 => g0_b0_n_0,
      I5 => Dbg_TrData_0(30),
      O => \Use_Trace_External_AXI_Master.trace_word[5]_i_2_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => g0_b1_n_0,
      I1 => g0_b3_n_0,
      I2 => data8(5),
      I3 => g0_b0_n_0,
      O => \Use_Trace_External_AXI_Master.trace_word[5]_i_3_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => data6(5),
      I1 => Dbg_TrData_0(4),
      I2 => data7(5),
      I3 => g0_b1_n_0,
      I4 => g0_b0_n_0,
      I5 => \Use_Trace_External_AXI_Master.saved_trdata_reg_n_0_[13]\,
      O => \Use_Trace_External_AXI_Master.trace_word[5]_i_4_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEAFAAEEEEAFFF"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.trace_word[6]_i_2_n_0\,
      I1 => g0_b1_n_0,
      I2 => \Use_Trace_External_AXI_Master.trace_word[6]_i_3_n_0\,
      I3 => g0_b2_n_0,
      I4 => g0_b3_n_0,
      I5 => \Use_Trace_External_AXI_Master.trace_word[6]_i_4_n_0\,
      O => \Use_Trace_External_AXI_Master.trace_word[6]_i_1_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => g0_b1_n_0,
      I1 => g0_b0_n_0,
      I2 => data8(0),
      I3 => g0_b3_n_0,
      O => \Use_Trace_External_AXI_Master.trace_word[6]_i_2_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => data6(6),
      I1 => Dbg_TrData_0(3),
      I2 => data7(6),
      I3 => g0_b1_n_0,
      I4 => g0_b0_n_0,
      I5 => \Use_Trace_External_AXI_Master.saved_trdata_reg_n_0_[14]\,
      O => \Use_Trace_External_AXI_Master.trace_word[6]_i_3_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0350035FF350F35F"
    )
        port map (
      I0 => Dbg_TrData_0(21),
      I1 => Dbg_TrData_0(29),
      I2 => g0_b1_n_0,
      I3 => g0_b0_n_0,
      I4 => \saved_extra__0\(6),
      I5 => Dbg_TrData_0(11),
      O => \Use_Trace_External_AXI_Master.trace_word[6]_i_4_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => g0_b0_n_0,
      I1 => g0_b3_n_0,
      I2 => data8(7),
      I3 => \Use_Trace_External_AXI_Master.trace_word[7]_i_2_n_0\,
      O => \Use_Trace_External_AXI_Master.trace_word[7]_i_1_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCDF1013"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.trace_word[7]_i_3_n_0\,
      I1 => g0_b3_n_0,
      I2 => g0_b2_n_0,
      I3 => \Use_Trace_External_AXI_Master.trace_word[7]_i_4_n_0\,
      I4 => g0_b1_n_0,
      O => \Use_Trace_External_AXI_Master.trace_word[7]_i_2_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00330F55FF330F55"
    )
        port map (
      I0 => Dbg_TrData_0(2),
      I1 => \Use_Trace_External_AXI_Master.saved_trdata_reg_n_0_[15]\,
      I2 => data6(7),
      I3 => g0_b1_n_0,
      I4 => g0_b0_n_0,
      I5 => data7(7),
      O => \Use_Trace_External_AXI_Master.trace_word[7]_i_3_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => Dbg_TrData_0(20),
      I1 => \saved_extra__0\(7),
      I2 => Dbg_TrData_0(10),
      I3 => g0_b1_n_0,
      I4 => g0_b0_n_0,
      I5 => Dbg_TrData_0(28),
      O => \Use_Trace_External_AXI_Master.trace_word[7]_i_4_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808F80808F8F8F"
    )
        port map (
      I0 => data8(0),
      I1 => \Use_Trace_External_AXI_Master.trace_word[8]_i_2_n_0\,
      I2 => g0_b3_n_0,
      I3 => \g0_b2__0_n_0\,
      I4 => \Use_Trace_External_AXI_Master.trace_word[8]_i_3_n_0\,
      I5 => \Use_Trace_External_AXI_Master.trace_word[8]_i_4_n_0\,
      O => \Use_Trace_External_AXI_Master.trace_word[8]_i_1_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \g0_b0__0_n_0\,
      I1 => \g0_b1__0_n_0\,
      O => \Use_Trace_External_AXI_Master.trace_word[8]_i_2_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5300530F53F053FF"
    )
        port map (
      I0 => data7(0),
      I1 => \Use_Trace_External_AXI_Master.saved_trdata_reg_n_0_[8]\,
      I2 => \g0_b1__0_n_0\,
      I3 => \g0_b0__0_n_0\,
      I4 => Dbg_TrData_0(9),
      I5 => data6(0),
      O => \Use_Trace_External_AXI_Master.trace_word[8]_i_3_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5533000F5533FF0F"
    )
        port map (
      I0 => Dbg_TrData_0(17),
      I1 => Dbg_TrData_0(35),
      I2 => \saved_extra__0\(0),
      I3 => \g0_b1__0_n_0\,
      I4 => \g0_b0__0_n_0\,
      I5 => Dbg_TrData_0(27),
      O => \Use_Trace_External_AXI_Master.trace_word[8]_i_4_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0407"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.trace_word[9]_i_2_n_0\,
      I1 => \g0_b2__0_n_0\,
      I2 => g0_b3_n_0,
      I3 => \Use_Trace_External_AXI_Master.trace_word[9]_i_3_n_0\,
      I4 => \Use_Trace_External_AXI_Master.trace_word[9]_i_4_n_0\,
      O => \Use_Trace_External_AXI_Master.trace_word[9]_i_1_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => data6(1),
      I1 => Dbg_TrData_0(8),
      I2 => data7(1),
      I3 => \g0_b1__0_n_0\,
      I4 => \g0_b0__0_n_0\,
      I5 => \Use_Trace_External_AXI_Master.saved_trdata_reg_n_0_[9]\,
      O => \Use_Trace_External_AXI_Master.trace_word[9]_i_2_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0055330FFF5533"
    )
        port map (
      I0 => Dbg_TrData_0(26),
      I1 => \saved_extra__0\(1),
      I2 => Dbg_TrData_0(16),
      I3 => \g0_b1__0_n_0\,
      I4 => \g0_b0__0_n_0\,
      I5 => Dbg_TrData_0(34),
      O => \Use_Trace_External_AXI_Master.trace_word[9]_i_3_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8280"
    )
        port map (
      I0 => g0_b3_n_0,
      I1 => \g0_b1__0_n_0\,
      I2 => \g0_b0__0_n_0\,
      I3 => data8(1),
      O => \Use_Trace_External_AXI_Master.trace_word[9]_i_4_n_0\
    );
\Use_Trace_External_AXI_Master.trace_word_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => JTAG_CONTROL_I_n_21,
      Q => \^master_dwr_data\(0),
      R => '0'
    );
\Use_Trace_External_AXI_Master.trace_word_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.frame_word_last_reg_0\(0),
      D => \Use_Trace_External_AXI_Master.trace_word[10]_i_1_n_0\,
      Q => \^master_dwr_data\(10),
      S => JTAG_CONTROL_I_n_38
    );
\Use_Trace_External_AXI_Master.trace_word_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.frame_word_last_reg_0\(0),
      D => \Use_Trace_External_AXI_Master.trace_word[11]_i_1_n_0\,
      Q => \^master_dwr_data\(11),
      S => JTAG_CONTROL_I_n_38
    );
\Use_Trace_External_AXI_Master.trace_word_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.frame_word_last_reg_0\(0),
      D => \Use_Trace_External_AXI_Master.trace_word[12]_i_1_n_0\,
      Q => \^master_dwr_data\(12),
      S => JTAG_CONTROL_I_n_38
    );
\Use_Trace_External_AXI_Master.trace_word_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.frame_word_last_reg_0\(0),
      D => \Use_Trace_External_AXI_Master.trace_word[13]_i_1_n_0\,
      Q => \^master_dwr_data\(13),
      S => JTAG_CONTROL_I_n_38
    );
\Use_Trace_External_AXI_Master.trace_word_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.frame_word_last_reg_0\(0),
      D => \Use_Trace_External_AXI_Master.trace_word[14]_i_1_n_0\,
      Q => \^master_dwr_data\(14),
      S => JTAG_CONTROL_I_n_38
    );
\Use_Trace_External_AXI_Master.trace_word_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.frame_word_last_reg_0\(0),
      D => \Use_Trace_External_AXI_Master.trace_word[15]_i_1_n_0\,
      Q => \^master_dwr_data\(15),
      S => JTAG_CONTROL_I_n_38
    );
\Use_Trace_External_AXI_Master.trace_word_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => JTAG_CONTROL_I_n_19,
      Q => \^master_dwr_data\(16),
      R => '0'
    );
\Use_Trace_External_AXI_Master.trace_word_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.frame_word_last_reg_0\(0),
      D => \Use_Trace_External_AXI_Master.trace_word[17]_i_1_n_0\,
      Q => \^master_dwr_data\(17),
      S => JTAG_CONTROL_I_n_38
    );
\Use_Trace_External_AXI_Master.trace_word_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.frame_word_last_reg_0\(0),
      D => \Use_Trace_External_AXI_Master.trace_word[18]_i_1_n_0\,
      Q => \^master_dwr_data\(18),
      S => JTAG_CONTROL_I_n_38
    );
\Use_Trace_External_AXI_Master.trace_word_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.frame_word_last_reg_0\(0),
      D => \Use_Trace_External_AXI_Master.trace_word[19]_i_1_n_0\,
      Q => \^master_dwr_data\(19),
      S => JTAG_CONTROL_I_n_38
    );
\Use_Trace_External_AXI_Master.trace_word_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.frame_word_last_reg_0\(0),
      D => \Use_Trace_External_AXI_Master.trace_word[1]_i_1_n_0\,
      Q => \^master_dwr_data\(1),
      S => JTAG_CONTROL_I_n_38
    );
\Use_Trace_External_AXI_Master.trace_word_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.frame_word_last_reg_0\(0),
      D => \Use_Trace_External_AXI_Master.trace_word[20]_i_1_n_0\,
      Q => \^master_dwr_data\(20),
      S => JTAG_CONTROL_I_n_38
    );
\Use_Trace_External_AXI_Master.trace_word_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.frame_word_last_reg_0\(0),
      D => \Use_Trace_External_AXI_Master.trace_word[21]_i_1_n_0\,
      Q => \^master_dwr_data\(21),
      S => JTAG_CONTROL_I_n_38
    );
\Use_Trace_External_AXI_Master.trace_word_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.frame_word_last_reg_0\(0),
      D => \Use_Trace_External_AXI_Master.trace_word[22]_i_1_n_0\,
      Q => \^master_dwr_data\(22),
      S => JTAG_CONTROL_I_n_38
    );
\Use_Trace_External_AXI_Master.trace_word_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.frame_word_last_reg_0\(0),
      D => \Use_Trace_External_AXI_Master.trace_word[23]_i_1_n_0\,
      Q => \^master_dwr_data\(23),
      S => JTAG_CONTROL_I_n_38
    );
\Use_Trace_External_AXI_Master.trace_word_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.frame_word_last_reg_0\(0),
      D => \Use_Trace_External_AXI_Master.trace_word[24]_i_1_n_0\,
      Q => \^master_dwr_data\(24),
      S => JTAG_CONTROL_I_n_38
    );
\Use_Trace_External_AXI_Master.trace_word_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.frame_word_last_reg_0\(0),
      D => \Use_Trace_External_AXI_Master.trace_word[25]_i_1_n_0\,
      Q => \^master_dwr_data\(25),
      S => JTAG_CONTROL_I_n_38
    );
\Use_Trace_External_AXI_Master.trace_word_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.frame_word_last_reg_0\(0),
      D => \Use_Trace_External_AXI_Master.trace_word[26]_i_1_n_0\,
      Q => \^master_dwr_data\(26),
      S => JTAG_CONTROL_I_n_38
    );
\Use_Trace_External_AXI_Master.trace_word_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.frame_word_last_reg_0\(0),
      D => \Use_Trace_External_AXI_Master.trace_word[27]_i_1_n_0\,
      Q => \^master_dwr_data\(27),
      S => JTAG_CONTROL_I_n_38
    );
\Use_Trace_External_AXI_Master.trace_word_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.frame_word_last_reg_0\(0),
      D => \Use_Trace_External_AXI_Master.trace_word[28]_i_1_n_0\,
      Q => \^master_dwr_data\(28),
      S => JTAG_CONTROL_I_n_38
    );
\Use_Trace_External_AXI_Master.trace_word_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.frame_word_last_reg_0\(0),
      D => \Use_Trace_External_AXI_Master.trace_word[29]_i_1_n_0\,
      Q => \^master_dwr_data\(29),
      S => JTAG_CONTROL_I_n_38
    );
\Use_Trace_External_AXI_Master.trace_word_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.frame_word_last_reg_0\(0),
      D => \Use_Trace_External_AXI_Master.trace_word[2]_i_1_n_0\,
      Q => \^master_dwr_data\(2),
      S => JTAG_CONTROL_I_n_38
    );
\Use_Trace_External_AXI_Master.trace_word_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.frame_word_last_reg_0\(0),
      D => \Use_Trace_External_AXI_Master.trace_word[30]_i_1_n_0\,
      Q => \^master_dwr_data\(30),
      S => JTAG_CONTROL_I_n_38
    );
\Use_Trace_External_AXI_Master.trace_word_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.frame_word_last_reg_0\(0),
      D => \Use_Trace_External_AXI_Master.trace_word[31]_i_1_n_0\,
      Q => \^master_dwr_data\(31),
      R => JTAG_CONTROL_I_n_38
    );
\Use_Trace_External_AXI_Master.trace_word_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.frame_word_last_reg_0\(0),
      D => \Use_Trace_External_AXI_Master.trace_word[3]_i_1_n_0\,
      Q => \^master_dwr_data\(3),
      S => JTAG_CONTROL_I_n_38
    );
\Use_Trace_External_AXI_Master.trace_word_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.frame_word_last_reg_0\(0),
      D => \Use_Trace_External_AXI_Master.trace_word[4]_i_1_n_0\,
      Q => \^master_dwr_data\(4),
      S => JTAG_CONTROL_I_n_38
    );
\Use_Trace_External_AXI_Master.trace_word_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.frame_word_last_reg_0\(0),
      D => \Use_Trace_External_AXI_Master.trace_word[5]_i_1_n_0\,
      Q => \^master_dwr_data\(5),
      S => JTAG_CONTROL_I_n_38
    );
\Use_Trace_External_AXI_Master.trace_word_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.frame_word_last_reg_0\(0),
      D => \Use_Trace_External_AXI_Master.trace_word[6]_i_1_n_0\,
      Q => \^master_dwr_data\(6),
      S => JTAG_CONTROL_I_n_38
    );
\Use_Trace_External_AXI_Master.trace_word_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.frame_word_last_reg_0\(0),
      D => \Use_Trace_External_AXI_Master.trace_word[7]_i_1_n_0\,
      Q => \^master_dwr_data\(7),
      S => JTAG_CONTROL_I_n_38
    );
\Use_Trace_External_AXI_Master.trace_word_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.frame_word_last_reg_0\(0),
      D => \Use_Trace_External_AXI_Master.trace_word[8]_i_1_n_0\,
      Q => \^master_dwr_data\(8),
      S => JTAG_CONTROL_I_n_38
    );
\Use_Trace_External_AXI_Master.trace_word_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => M_AXI_ACLK,
      CE => \Use_Trace_External_AXI_Master.frame_word_last_reg_0\(0),
      D => \Use_Trace_External_AXI_Master.trace_word[9]_i_1_n_0\,
      Q => \^master_dwr_data\(9),
      S => JTAG_CONTROL_I_n_38
    );
\Using_FPGA.Native_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dbgreg_select\,
      O => S0
    );
g0_b0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0003EB3E"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(4),
      I1 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(3),
      I2 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(2),
      I3 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(1),
      I4 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(0),
      O => g0_b0_n_0
    );
\g0_b0__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD1CD1"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(4),
      I1 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(3),
      I2 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(2),
      I3 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(1),
      I4 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(0),
      O => \g0_b0__0_n_0\
    );
g0_b1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF18F1"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(4),
      I1 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(3),
      I2 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(2),
      I3 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(1),
      I4 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(0),
      O => g0_b1_n_0
    );
\g0_b1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000CF3CE"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(4),
      I1 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(3),
      I2 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(2),
      I3 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(1),
      I4 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(0),
      O => \g0_b1__0_n_0\
    );
g0_b2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000F78F6"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(4),
      I1 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(3),
      I2 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(2),
      I3 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(1),
      I4 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(0),
      O => g0_b2_n_0
    );
\g0_b2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C70C6"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(4),
      I1 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(3),
      I2 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(2),
      I3 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(1),
      I4 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(0),
      O => \g0_b2__0_n_0\
    );
g0_b3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF00001"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(4),
      I1 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(3),
      I2 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(2),
      I3 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(1),
      I4 => \Use_Trace_External_AXI_Master.frame_word_index_reg\(0),
      O => g0_b3_n_0
    );
\s_axi_rdata_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880888"
    )
        port map (
      I0 => \^use_dbg_reg_access.rdack_data_reg_0\,
      I1 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[0]\,
      I2 => Bus_RNW_reg,
      I3 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      I4 => dbgreg_access_lock,
      O => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\(0)
    );
\s_axi_rdata_i[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[10]\,
      I1 => \^use_dbg_reg_access.rdack_data_reg_0\,
      I2 => Bus_RNW_reg,
      I3 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\(10)
    );
\s_axi_rdata_i[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[11]\,
      I1 => \^use_dbg_reg_access.rdack_data_reg_0\,
      I2 => Bus_RNW_reg,
      I3 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\(11)
    );
\s_axi_rdata_i[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[12]\,
      I1 => \^use_dbg_reg_access.rdack_data_reg_0\,
      I2 => Bus_RNW_reg,
      I3 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\(12)
    );
\s_axi_rdata_i[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[13]\,
      I1 => \^use_dbg_reg_access.rdack_data_reg_0\,
      I2 => Bus_RNW_reg,
      I3 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\(13)
    );
\s_axi_rdata_i[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[14]\,
      I1 => \^use_dbg_reg_access.rdack_data_reg_0\,
      I2 => Bus_RNW_reg,
      I3 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\(14)
    );
\s_axi_rdata_i[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[15]\,
      I1 => \^use_dbg_reg_access.rdack_data_reg_0\,
      I2 => Bus_RNW_reg,
      I3 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\(15)
    );
\s_axi_rdata_i[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[16]\,
      I1 => \^use_dbg_reg_access.rdack_data_reg_0\,
      I2 => Bus_RNW_reg,
      I3 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\(16)
    );
\s_axi_rdata_i[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[17]\,
      I1 => \^use_dbg_reg_access.rdack_data_reg_0\,
      I2 => Bus_RNW_reg,
      I3 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\(17)
    );
\s_axi_rdata_i[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[18]\,
      I1 => \^use_dbg_reg_access.rdack_data_reg_0\,
      I2 => Bus_RNW_reg,
      I3 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\(18)
    );
\s_axi_rdata_i[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[19]\,
      I1 => \^use_dbg_reg_access.rdack_data_reg_0\,
      I2 => Bus_RNW_reg,
      I3 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\(19)
    );
\s_axi_rdata_i[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[1]\,
      I1 => \^use_dbg_reg_access.rdack_data_reg_0\,
      I2 => Bus_RNW_reg,
      I3 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\(1)
    );
\s_axi_rdata_i[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[20]\,
      I1 => \^use_dbg_reg_access.rdack_data_reg_0\,
      I2 => Bus_RNW_reg,
      I3 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\(20)
    );
\s_axi_rdata_i[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[21]\,
      I1 => \^use_dbg_reg_access.rdack_data_reg_0\,
      I2 => Bus_RNW_reg,
      I3 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\(21)
    );
\s_axi_rdata_i[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[22]\,
      I1 => \^use_dbg_reg_access.rdack_data_reg_0\,
      I2 => Bus_RNW_reg,
      I3 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\(22)
    );
\s_axi_rdata_i[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[23]\,
      I1 => \^use_dbg_reg_access.rdack_data_reg_0\,
      I2 => Bus_RNW_reg,
      I3 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\(23)
    );
\s_axi_rdata_i[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[24]\,
      I1 => \^use_dbg_reg_access.rdack_data_reg_0\,
      I2 => Bus_RNW_reg,
      I3 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\(24)
    );
\s_axi_rdata_i[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[25]\,
      I1 => \^use_dbg_reg_access.rdack_data_reg_0\,
      I2 => Bus_RNW_reg,
      I3 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\(25)
    );
\s_axi_rdata_i[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[26]\,
      I1 => \^use_dbg_reg_access.rdack_data_reg_0\,
      I2 => Bus_RNW_reg,
      I3 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\(26)
    );
\s_axi_rdata_i[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[27]\,
      I1 => \^use_dbg_reg_access.rdack_data_reg_0\,
      I2 => Bus_RNW_reg,
      I3 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\(27)
    );
\s_axi_rdata_i[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[28]\,
      I1 => \^use_dbg_reg_access.rdack_data_reg_0\,
      I2 => Bus_RNW_reg,
      I3 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\(28)
    );
\s_axi_rdata_i[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[29]\,
      I1 => \^use_dbg_reg_access.rdack_data_reg_0\,
      I2 => Bus_RNW_reg,
      I3 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\(29)
    );
\s_axi_rdata_i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[2]\,
      I1 => \^use_dbg_reg_access.rdack_data_reg_0\,
      I2 => Bus_RNW_reg,
      I3 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\(2)
    );
\s_axi_rdata_i[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[30]\,
      I1 => \^use_dbg_reg_access.rdack_data_reg_0\,
      I2 => Bus_RNW_reg,
      I3 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\(30)
    );
\s_axi_rdata_i[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[31]\,
      I1 => \^use_dbg_reg_access.rdack_data_reg_0\,
      I2 => Bus_RNW_reg,
      I3 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\(31)
    );
\s_axi_rdata_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[3]\,
      I1 => \^use_dbg_reg_access.rdack_data_reg_0\,
      I2 => Bus_RNW_reg,
      I3 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\(3)
    );
\s_axi_rdata_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[4]\,
      I1 => \^use_dbg_reg_access.rdack_data_reg_0\,
      I2 => Bus_RNW_reg,
      I3 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\(4)
    );
\s_axi_rdata_i[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[5]\,
      I1 => \^use_dbg_reg_access.rdack_data_reg_0\,
      I2 => Bus_RNW_reg,
      I3 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\(5)
    );
\s_axi_rdata_i[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[6]\,
      I1 => \^use_dbg_reg_access.rdack_data_reg_0\,
      I2 => Bus_RNW_reg,
      I3 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\(6)
    );
\s_axi_rdata_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[7]\,
      I1 => \^use_dbg_reg_access.rdack_data_reg_0\,
      I2 => Bus_RNW_reg,
      I3 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\(7)
    );
\s_axi_rdata_i[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[8]\,
      I1 => \^use_dbg_reg_access.rdack_data_reg_0\,
      I2 => Bus_RNW_reg,
      I3 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\(8)
    );
\s_axi_rdata_i[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \Use_Dbg_Reg_Access.reg_data_reg_n_0_[9]\,
      I1 => \^use_dbg_reg_access.rdack_data_reg_0\,
      I2 => Bus_RNW_reg,
      I3 => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      O => \Use_Dbg_Reg_Access.reg_data_reg[31]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_bus_master is
  port (
    Reset : out STD_LOGIC;
    \Using_FPGA.Native\ : out STD_LOGIC_VECTOR ( 26 downto 0 );
    wdata_exists : out STD_LOGIC;
    LMB_Data_Write_0 : out STD_LOGIC_VECTOR ( 0 to 31 );
    M_AXI_AWLOCK : out STD_LOGIC;
    M_AXI_ARLOCK : out STD_LOGIC;
    axi_dwr_sel : out STD_LOGIC;
    axi_dwr_done_reg_0 : out STD_LOGIC;
    axi_wvalid_reg_0 : out STD_LOGIC;
    LMB_Addr_Strobe_0 : out STD_LOGIC;
    LMB_Read_Strobe_0 : out STD_LOGIC;
    LMB_Write_Strobe_0 : out STD_LOGIC;
    M_AXI_AWVALID : out STD_LOGIC;
    M_AXI_WLAST : out STD_LOGIC;
    M_AXI_ARVALID : out STD_LOGIC;
    \Using_FPGA.Native_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    master_dwr_resp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Use_Dbg_Mem_Access.execute_3_reg\ : out STD_LOGIC;
    Master_data_wr1 : out STD_LOGIC;
    \Use_Trace_External_AXI_Master.trace_started_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_ARESETN_0 : out STD_LOGIC;
    axi_wvalid_reg_1 : out STD_LOGIC;
    M_AXI_BREADY : out STD_LOGIC;
    \FSM_sequential_wr_state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Has_FIFO.axi_dwr_sel_reg_0\ : out STD_LOGIC;
    \Has_FIFO.lmb_state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    master_error0 : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    \Has_FIFO.axi_rd_resp_reg[0]_0\ : out STD_LOGIC;
    \axi_wr_resp_reg[0]_0\ : out STD_LOGIC;
    \Has_FIFO.lmb_addr_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Has_FIFO.axi_dwr_sel_reg_1\ : out STD_LOGIC;
    M_AXI_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_AWLEN : out STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_AWSIZE : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_ARLEN : out STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_ARSIZE : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_ACLK : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_dwr_exclusive : in STD_LOGIC;
    master_wr_excl : in STD_LOGIC;
    \Use_Dbg_Mem_Access.output_reg[28]\ : in STD_LOGIC;
    \Use_Dbg_Mem_Access.output_reg[28]_0\ : in STD_LOGIC;
    \Use_Dbg_Mem_Access.output_reg[24]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Use_Dbg_Mem_Access.output_reg[0]\ : in STD_LOGIC;
    execute_3 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    M_AXI_ARESETN : in STD_LOGIC;
    lmb_ready_vec_q : in STD_LOGIC;
    M_AXI_WREADY : in STD_LOGIC;
    master_data_wr : in STD_LOGIC;
    \Use_Trace_External_AXI_Master.frame_word_last_reg\ : in STD_LOGIC;
    \Has_FIFO.axi_dwr_sel_reg_2\ : in STD_LOGIC;
    \Has_FIFO.axi_dwr_sel_reg_3\ : in STD_LOGIC;
    trace_stopped : in STD_LOGIC;
    Dbg_TrValid_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_AWREADY : in STD_LOGIC;
    lmb_ue_vec_q : in STD_LOGIC;
    M_AXI_RLAST : in STD_LOGIC;
    M_AXI_RVALID : in STD_LOGIC;
    master_wr_start : in STD_LOGIC;
    master_rd_start : in STD_LOGIC;
    lmb_wait_vec_q : in STD_LOGIC;
    wr_resp_zero : in STD_LOGIC;
    rd_resp_zero : in STD_LOGIC;
    master_data_rd : in STD_LOGIC;
    \Using_FPGA.Native_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \M_AXI_AWSIZE_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Has_FIFO.M_AXI_ARSIZE_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    master_dwr_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_BVALID : in STD_LOGIC;
    M_AXI_WLAST_reg_0 : in STD_LOGIC;
    M_AXI_ARREADY : in STD_LOGIC;
    \Has_FIFO.lmb_state_reg[0]_0\ : in STD_LOGIC;
    M_AXI_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \M_AXI_AWADDR_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \M_AXI_AWLEN_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \M_AXI_WSTRB_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_bus_master : entity is "bus_master";
end test_mdm_1_0_bus_master;

architecture STRUCTURE of test_mdm_1_0_bus_master is
  signal \FSM_sequential_Has_FIFO.rd_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_Has_FIFO.rd_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wr_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wr_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wr_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_wr_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_wr_state_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Has_FIFO.LMB_Addr_Strobe_i_1_n_0\ : STD_LOGIC;
  signal \Has_FIFO.LMB_Addr_Strobe_i_2_n_0\ : STD_LOGIC;
  signal \Has_FIFO.LMB_Addr_Strobe_i_3_n_0\ : STD_LOGIC;
  signal \Has_FIFO.LMB_Addr_Strobe_i_4_n_0\ : STD_LOGIC;
  signal \Has_FIFO.LMB_Addr_Strobe_i_5_n_0\ : STD_LOGIC;
  signal \Has_FIFO.LMB_Read_Strobe_i_1_n_0\ : STD_LOGIC;
  signal \Has_FIFO.LMB_Read_Strobe_i_2_n_0\ : STD_LOGIC;
  signal \Has_FIFO.LMB_Read_Strobe_i_4_n_0\ : STD_LOGIC;
  signal \Has_FIFO.LMB_Write_Strobe_i_1_n_0\ : STD_LOGIC;
  signal \Has_FIFO.LMB_Write_Strobe_i_2_n_0\ : STD_LOGIC;
  signal \Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0\ : STD_LOGIC;
  signal \Has_FIFO.M_AXI_ARVALID_i_1_n_0\ : STD_LOGIC;
  signal \Has_FIFO.axi_dwr_sel_i_1_n_0\ : STD_LOGIC;
  signal \Has_FIFO.axi_rd_idle_i_1_n_0\ : STD_LOGIC;
  signal \Has_FIFO.axi_rd_idle_reg_n_0\ : STD_LOGIC;
  signal \Has_FIFO.axi_rd_resp[0]_i_1_n_0\ : STD_LOGIC;
  signal \Has_FIFO.axi_rd_resp[1]_i_1_n_0\ : STD_LOGIC;
  signal \^has_fifo.axi_rd_resp_reg[0]_0\ : STD_LOGIC;
  signal \Has_FIFO.axi_rd_resp_reg_n_0_[1]\ : STD_LOGIC;
  signal \Has_FIFO.axi_rd_start_i_1_n_0\ : STD_LOGIC;
  signal \Has_FIFO.axi_rd_start_reg_n_0\ : STD_LOGIC;
  signal \Has_FIFO.axi_rready_i_1_n_0\ : STD_LOGIC;
  signal \Has_FIFO.axi_rready_reg_n_0\ : STD_LOGIC;
  signal \Has_FIFO.axi_wr_start_i_1_n_0\ : STD_LOGIC;
  signal \Has_FIFO.lmb_addr[0]_i_1_n_0\ : STD_LOGIC;
  signal \Has_FIFO.lmb_addr[1]_i_1_n_0\ : STD_LOGIC;
  signal \Has_FIFO.lmb_addr[2]_i_1_n_0\ : STD_LOGIC;
  signal \Has_FIFO.lmb_addr[3]_i_1_n_0\ : STD_LOGIC;
  signal \Has_FIFO.lmb_addr[4]_i_2_n_0\ : STD_LOGIC;
  signal \Has_FIFO.lmb_addr[4]_i_3_n_0\ : STD_LOGIC;
  signal \^has_fifo.lmb_addr_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \Has_FIFO.lmb_len[0]_i_1_n_0\ : STD_LOGIC;
  signal \Has_FIFO.lmb_len[1]_i_1_n_0\ : STD_LOGIC;
  signal \Has_FIFO.lmb_len[2]_i_1_n_0\ : STD_LOGIC;
  signal \Has_FIFO.lmb_len[3]_i_1_n_0\ : STD_LOGIC;
  signal \Has_FIFO.lmb_len[4]_i_1_n_0\ : STD_LOGIC;
  signal \Has_FIFO.lmb_len[4]_i_2_n_0\ : STD_LOGIC;
  signal \Has_FIFO.lmb_len_reg_n_0_[0]\ : STD_LOGIC;
  signal \Has_FIFO.lmb_len_reg_n_0_[1]\ : STD_LOGIC;
  signal \Has_FIFO.lmb_len_reg_n_0_[2]\ : STD_LOGIC;
  signal \Has_FIFO.lmb_len_reg_n_0_[3]\ : STD_LOGIC;
  signal \Has_FIFO.lmb_len_reg_n_0_[4]\ : STD_LOGIC;
  signal \Has_FIFO.lmb_rd_idle_i_1_n_0\ : STD_LOGIC;
  signal \Has_FIFO.lmb_rd_resp[1]_i_1_n_0\ : STD_LOGIC;
  signal \Has_FIFO.lmb_rd_resp[1]_i_2_n_0\ : STD_LOGIC;
  signal \Has_FIFO.lmb_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \Has_FIFO.lmb_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \Has_FIFO.lmb_state[0]_i_4_n_0\ : STD_LOGIC;
  signal \Has_FIFO.lmb_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \Has_FIFO.lmb_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \Has_FIFO.lmb_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \Has_FIFO.lmb_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \Has_FIFO.lmb_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \Has_FIFO.lmb_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \Has_FIFO.lmb_state[3]_i_5_n_0\ : STD_LOGIC;
  signal \Has_FIFO.lmb_state[3]_i_7_n_0\ : STD_LOGIC;
  signal \^has_fifo.lmb_state_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Has_FIFO.lmb_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \Has_FIFO.lmb_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \Has_FIFO.lmb_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \Has_FIFO.lmb_wr_idle_i_1_n_0\ : STD_LOGIC;
  signal \Has_FIFO.lmb_wr_idle_reg_n_0\ : STD_LOGIC;
  signal \Has_FIFO.lmb_wr_resp[1]_i_1_n_0\ : STD_LOGIC;
  signal \Has_FIFO.lmb_wr_resp[1]_i_2_n_0\ : STD_LOGIC;
  signal \Has_FIFO.rd_resp[0]_i_1_n_0\ : STD_LOGIC;
  signal \Has_FIFO.rd_resp[1]_i_1_n_0\ : STD_LOGIC;
  signal \Has_FIFO.rd_resp_reg_n_0_[0]\ : STD_LOGIC;
  signal \Has_FIFO.rd_resp_reg_n_0_[1]\ : STD_LOGIC;
  signal \Has_FIFO.ue_i_1_n_0\ : STD_LOGIC;
  signal \^lmb_addr_strobe_0\ : STD_LOGIC;
  signal LMB_Read_Strobe : STD_LOGIC;
  signal \^lmb_read_strobe_0\ : STD_LOGIC;
  signal \^lmb_write_strobe_0\ : STD_LOGIC;
  signal \^m_axi_arvalid\ : STD_LOGIC;
  signal \M_AXI_AWADDR[31]_i_2_n_0\ : STD_LOGIC;
  signal \^m_axi_awvalid\ : STD_LOGIC;
  signal M_AXI_AWVALID_i_1_n_0 : STD_LOGIC;
  signal \^m_axi_wlast\ : STD_LOGIC;
  signal M_AXI_WLAST_i_1_n_0 : STD_LOGIC;
  signal M_AXI_WLAST_i_3_n_0 : STD_LOGIC;
  signal M_AXI_WLAST_i_5_n_0 : STD_LOGIC;
  signal \^reset\ : STD_LOGIC;
  signal address_done_i_1_n_0 : STD_LOGIC;
  signal address_done_reg_n_0 : STD_LOGIC;
  signal axi_dwr_done_i_1_n_0 : STD_LOGIC;
  signal \^axi_dwr_done_reg_0\ : STD_LOGIC;
  signal \^axi_dwr_sel\ : STD_LOGIC;
  signal axi_dwr_size : STD_LOGIC_VECTOR ( 1 to 1 );
  signal axi_rd_resp : STD_LOGIC;
  signal axi_wr_idle_i_1_n_0 : STD_LOGIC;
  signal axi_wr_idle_reg_n_0 : STD_LOGIC;
  signal \axi_wr_resp[0]_i_1_n_0\ : STD_LOGIC;
  signal \axi_wr_resp[1]_i_1_n_0\ : STD_LOGIC;
  signal axi_wr_start : STD_LOGIC;
  signal axi_wvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wvalid_i_2_n_0 : STD_LOGIC;
  signal \^axi_wvalid_reg_0\ : STD_LOGIC;
  signal data_done_i_1_n_0 : STD_LOGIC;
  signal data_done_reg_n_0 : STD_LOGIC;
  signal len : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \len[2]_i_2_n_0\ : STD_LOGIC;
  signal \len[3]_i_2_n_0\ : STD_LOGIC;
  signal \len[4]_i_1_n_0\ : STD_LOGIC;
  signal \len[4]_i_3_n_0\ : STD_LOGIC;
  signal \len[4]_i_4_n_0\ : STD_LOGIC;
  signal \len_reg_n_0_[0]\ : STD_LOGIC;
  signal \len_reg_n_0_[1]\ : STD_LOGIC;
  signal \len_reg_n_0_[2]\ : STD_LOGIC;
  signal \len_reg_n_0_[3]\ : STD_LOGIC;
  signal \len_reg_n_0_[4]\ : STD_LOGIC;
  signal lmb_len : STD_LOGIC;
  signal lmb_rd_idle : STD_LOGIC;
  signal lmb_rd_resp : STD_LOGIC_VECTOR ( 1 to 1 );
  signal lmb_state : STD_LOGIC;
  signal lmb_wr_resp : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^master_dwr_resp\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^p_1_in\ : STD_LOGIC;
  signal rd_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ue : STD_LOGIC;
  signal wr_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \wr_state__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Dbg_TrReady_0_INST_0_i_2 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \FSM_sequential_Has_FIFO.rd_state[1]_i_1\ : label is "soft_lutpair118";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_Has_FIFO.rd_state_reg[0]\ : label is "start:01,wait_on_ready:10,idle:00,wait_on_data:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_Has_FIFO.rd_state_reg[1]\ : label is "start:01,wait_on_ready:10,idle:00,wait_on_data:11";
  attribute SOFT_HLUTNM of \FSM_sequential_wr_state[0]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \FSM_sequential_wr_state[1]_i_1\ : label is "soft_lutpair127";
  attribute FSM_ENCODED_STATES of \FSM_sequential_wr_state_reg[0]\ : label is "start:01,wait_on_ready:10,idle:00,wait_on_bchan:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_wr_state_reg[1]\ : label is "start:01,wait_on_ready:10,idle:00,wait_on_bchan:11";
  attribute SOFT_HLUTNM of \Has_FIFO.LMB_Addr_Strobe_i_5\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \Has_FIFO.LMB_Read_Strobe_i_2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \Has_FIFO.axi_rd_resp[1]_i_2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \Has_FIFO.lmb_addr[0]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \Has_FIFO.lmb_addr[1]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \Has_FIFO.lmb_addr[2]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \Has_FIFO.lmb_addr[4]_i_3\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \Has_FIFO.lmb_len[0]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \Has_FIFO.lmb_len[1]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \Has_FIFO.lmb_len[4]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \Has_FIFO.lmb_len[4]_i_2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \Has_FIFO.lmb_state[1]_i_3\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \Has_FIFO.lmb_state[3]_i_3\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \Has_FIFO.lmb_state[3]_i_5\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \Has_FIFO.lmb_state[3]_i_7\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \M_AXI_AWSIZE[1]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of M_AXI_AWVALID_i_1 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of M_AXI_BREADY_INST_0 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of M_AXI_WLAST_i_3 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of M_AXI_WLAST_i_4 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \Use_Trace_External_AXI_Master.frame_word_last_i_2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \Use_Trace_External_AXI_Master.saved_trdata[31]_i_2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \Use_Trace_External_AXI_Master.trace_word[16]_i_3\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of address_done_i_1 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of axi_dwr_done_i_1 : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of axi_wvalid_i_1 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of data_done_i_1 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \len[2]_i_2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \len[4]_i_3\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \len[4]_i_4\ : label is "soft_lutpair120";
begin
  \FSM_sequential_wr_state_reg[1]_0\(0) <= \^fsm_sequential_wr_state_reg[1]_0\(0);
  \Has_FIFO.axi_rd_resp_reg[0]_0\ <= \^has_fifo.axi_rd_resp_reg[0]_0\;
  \Has_FIFO.lmb_addr_reg[4]_0\(4 downto 0) <= \^has_fifo.lmb_addr_reg[4]_0\(4 downto 0);
  \Has_FIFO.lmb_state_reg[1]_0\(0) <= \^has_fifo.lmb_state_reg[1]_0\(0);
  LMB_Addr_Strobe_0 <= \^lmb_addr_strobe_0\;
  LMB_Read_Strobe_0 <= \^lmb_read_strobe_0\;
  LMB_Write_Strobe_0 <= \^lmb_write_strobe_0\;
  M_AXI_ARVALID <= \^m_axi_arvalid\;
  M_AXI_AWVALID <= \^m_axi_awvalid\;
  M_AXI_WLAST <= \^m_axi_wlast\;
  Reset <= \^reset\;
  axi_dwr_done_reg_0 <= \^axi_dwr_done_reg_0\;
  axi_dwr_sel <= \^axi_dwr_sel\;
  axi_wvalid_reg_0 <= \^axi_wvalid_reg_0\;
  master_dwr_resp(1 downto 0) <= \^master_dwr_resp\(1 downto 0);
  p_1_in <= \^p_1_in\;
Dbg_TrReady_0_INST_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^axi_wvalid_reg_0\,
      I1 => M_AXI_WREADY,
      I2 => \^axi_dwr_sel\,
      O => axi_wvalid_reg_1
    );
\FSM_sequential_Has_FIFO.rd_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0F0F0ACACACAC"
    )
        port map (
      I0 => M_AXI_ARREADY,
      I1 => \Has_FIFO.axi_rd_start_reg_n_0\,
      I2 => rd_state(1),
      I3 => M_AXI_RLAST,
      I4 => M_AXI_RVALID,
      I5 => rd_state(0),
      O => \FSM_sequential_Has_FIFO.rd_state[0]_i_1_n_0\
    );
\FSM_sequential_Has_FIFO.rd_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FAA"
    )
        port map (
      I0 => rd_state(1),
      I1 => M_AXI_RLAST,
      I2 => M_AXI_RVALID,
      I3 => rd_state(0),
      O => \FSM_sequential_Has_FIFO.rd_state[1]_i_1_n_0\
    );
\FSM_sequential_Has_FIFO.rd_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => \FSM_sequential_Has_FIFO.rd_state[0]_i_1_n_0\,
      Q => rd_state(0),
      R => \^reset\
    );
\FSM_sequential_Has_FIFO.rd_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => \FSM_sequential_Has_FIFO.rd_state[1]_i_1_n_0\,
      Q => rd_state(1),
      R => \^reset\
    );
\FSM_sequential_wr_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008BCC8B"
    )
        port map (
      I0 => \FSM_sequential_wr_state[0]_i_2_n_0\,
      I1 => \^fsm_sequential_wr_state_reg[1]_0\(0),
      I2 => \FSM_sequential_wr_state[0]_i_3_n_0\,
      I3 => wr_state(0),
      I4 => M_AXI_BVALID,
      O => \FSM_sequential_wr_state[0]_i_1_n_0\
    );
\FSM_sequential_wr_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => M_AXI_AWREADY,
      I1 => address_done_reg_n_0,
      I2 => axi_wvalid_i_2_n_0,
      I3 => data_done_reg_n_0,
      O => \FSM_sequential_wr_state[0]_i_2_n_0\
    );
\FSM_sequential_wr_state[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30335555"
    )
        port map (
      I0 => axi_wr_start,
      I1 => \Use_Trace_External_AXI_Master.frame_word_last_reg\,
      I2 => trace_stopped,
      I3 => Dbg_TrValid_0,
      I4 => \^axi_dwr_sel\,
      O => \FSM_sequential_wr_state[0]_i_3_n_0\
    );
\FSM_sequential_wr_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEEE"
    )
        port map (
      I0 => \wr_state__0\(1),
      I1 => \^fsm_sequential_wr_state_reg[1]_0\(0),
      I2 => wr_state(0),
      I3 => M_AXI_BVALID,
      O => \FSM_sequential_wr_state[1]_i_1_n_0\
    );
\FSM_sequential_wr_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6664666466644444"
    )
        port map (
      I0 => \^fsm_sequential_wr_state_reg[1]_0\(0),
      I1 => wr_state(0),
      I2 => M_AXI_AWREADY,
      I3 => address_done_reg_n_0,
      I4 => axi_wvalid_i_2_n_0,
      I5 => data_done_reg_n_0,
      O => \wr_state__0\(1)
    );
\FSM_sequential_wr_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => \FSM_sequential_wr_state[0]_i_1_n_0\,
      Q => wr_state(0),
      R => \^reset\
    );
\FSM_sequential_wr_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => \FSM_sequential_wr_state[1]_i_1_n_0\,
      Q => \^fsm_sequential_wr_state_reg[1]_0\(0),
      R => \^reset\
    );
\Has_FIFO.LMB_Addr_Strobe_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFBFAAAA0080"
    )
        port map (
      I0 => \Has_FIFO.LMB_Addr_Strobe_i_2_n_0\,
      I1 => \Has_FIFO.LMB_Addr_Strobe_i_3_n_0\,
      I2 => \Has_FIFO.lmb_state_reg_n_0_[0]\,
      I3 => \Has_FIFO.lmb_state_reg_n_0_[3]\,
      I4 => \Has_FIFO.LMB_Addr_Strobe_i_4_n_0\,
      I5 => \^lmb_addr_strobe_0\,
      O => \Has_FIFO.LMB_Addr_Strobe_i_1_n_0\
    );
\Has_FIFO.LMB_Addr_Strobe_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888FFFFFFF8"
    )
        port map (
      I0 => lmb_ready_vec_q,
      I1 => \Has_FIFO.lmb_state_reg_n_0_[2]\,
      I2 => master_wr_start,
      I3 => master_rd_start,
      I4 => \^has_fifo.lmb_state_reg[1]_0\(0),
      I5 => \Has_FIFO.lmb_state_reg_n_0_[0]\,
      O => \Has_FIFO.LMB_Addr_Strobe_i_2_n_0\
    );
\Has_FIFO.LMB_Addr_Strobe_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => lmb_ready_vec_q,
      I1 => \Has_FIFO.lmb_len_reg_n_0_[4]\,
      I2 => \Has_FIFO.lmb_len_reg_n_0_[2]\,
      I3 => \Has_FIFO.lmb_len_reg_n_0_[1]\,
      I4 => \Has_FIFO.lmb_len_reg_n_0_[0]\,
      I5 => \Has_FIFO.lmb_len_reg_n_0_[3]\,
      O => \Has_FIFO.LMB_Addr_Strobe_i_3_n_0\
    );
\Has_FIFO.LMB_Addr_Strobe_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000F03000005"
    )
        port map (
      I0 => \Has_FIFO.axi_dwr_sel_reg_2\,
      I1 => \Has_FIFO.LMB_Addr_Strobe_i_5_n_0\,
      I2 => \Has_FIFO.lmb_state_reg_n_0_[3]\,
      I3 => \Has_FIFO.lmb_state_reg_n_0_[2]\,
      I4 => \^has_fifo.lmb_state_reg[1]_0\(0),
      I5 => \Has_FIFO.lmb_state_reg_n_0_[0]\,
      O => \Has_FIFO.LMB_Addr_Strobe_i_4_n_0\
    );
\Has_FIFO.LMB_Addr_Strobe_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \Has_FIFO.lmb_len_reg_n_0_[3]\,
      I1 => \Has_FIFO.lmb_len_reg_n_0_[0]\,
      I2 => \Has_FIFO.lmb_len_reg_n_0_[1]\,
      I3 => \Has_FIFO.lmb_len_reg_n_0_[2]\,
      I4 => \Has_FIFO.lmb_len_reg_n_0_[4]\,
      O => \Has_FIFO.LMB_Addr_Strobe_i_5_n_0\
    );
\Has_FIFO.LMB_Addr_Strobe_reg\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => \Has_FIFO.LMB_Addr_Strobe_i_1_n_0\,
      Q => \^lmb_addr_strobe_0\,
      R => \^reset\
    );
\Has_FIFO.LMB_Read_Strobe_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFFFFFAE0000"
    )
        port map (
      I0 => \Has_FIFO.LMB_Read_Strobe_i_2_n_0\,
      I1 => master_rd_start,
      I2 => \Has_FIFO.lmb_state_reg_n_0_[0]\,
      I3 => \^has_fifo.lmb_state_reg[1]_0\(0),
      I4 => LMB_Read_Strobe,
      I5 => \^lmb_read_strobe_0\,
      O => \Has_FIFO.LMB_Read_Strobe_i_1_n_0\
    );
\Has_FIFO.LMB_Read_Strobe_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Has_FIFO.lmb_state_reg_n_0_[2]\,
      I1 => lmb_ready_vec_q,
      O => \Has_FIFO.LMB_Read_Strobe_i_2_n_0\
    );
\Has_FIFO.LMB_Read_Strobe_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10001010"
    )
        port map (
      I0 => \^has_fifo.lmb_state_reg[1]_0\(0),
      I1 => \Has_FIFO.lmb_state_reg_n_0_[3]\,
      I2 => \Has_FIFO.lmb_state_reg_n_0_[0]\,
      I3 => \Has_FIFO.LMB_Addr_Strobe_i_3_n_0\,
      I4 => \Has_FIFO.lmb_state_reg_n_0_[2]\,
      I5 => \Has_FIFO.LMB_Read_Strobe_i_4_n_0\,
      O => LMB_Read_Strobe
    );
\Has_FIFO.LMB_Read_Strobe_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000A0300000A"
    )
        port map (
      I0 => master_rd_start,
      I1 => \Has_FIFO.LMB_Addr_Strobe_i_5_n_0\,
      I2 => \Has_FIFO.lmb_state_reg_n_0_[3]\,
      I3 => \Has_FIFO.lmb_state_reg_n_0_[2]\,
      I4 => \^has_fifo.lmb_state_reg[1]_0\(0),
      I5 => \Has_FIFO.lmb_state_reg_n_0_[0]\,
      O => \Has_FIFO.LMB_Read_Strobe_i_4_n_0\
    );
\Has_FIFO.LMB_Read_Strobe_reg\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => \Has_FIFO.LMB_Read_Strobe_i_1_n_0\,
      Q => \^lmb_read_strobe_0\,
      R => \^reset\
    );
\Has_FIFO.LMB_Write_Strobe_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \Has_FIFO.lmb_state_reg_n_0_[2]\,
      I1 => lmb_ready_vec_q,
      I2 => \Has_FIFO.lmb_state_reg_n_0_[0]\,
      I3 => master_wr_start,
      I4 => \Has_FIFO.LMB_Write_Strobe_i_2_n_0\,
      I5 => \^lmb_write_strobe_0\,
      O => \Has_FIFO.LMB_Write_Strobe_i_1_n_0\
    );
\Has_FIFO.LMB_Write_Strobe_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200030033000"
    )
        port map (
      I0 => \Has_FIFO.LMB_Addr_Strobe_i_3_n_0\,
      I1 => \Has_FIFO.lmb_state_reg_n_0_[3]\,
      I2 => \Has_FIFO.lmb_state_reg_n_0_[0]\,
      I3 => \^has_fifo.lmb_state_reg[1]_0\(0),
      I4 => master_wr_start,
      I5 => \Has_FIFO.lmb_state_reg_n_0_[2]\,
      O => \Has_FIFO.LMB_Write_Strobe_i_2_n_0\
    );
\Has_FIFO.LMB_Write_Strobe_reg\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => \Has_FIFO.LMB_Write_Strobe_i_1_n_0\,
      Q => \^lmb_write_strobe_0\,
      R => \^reset\
    );
\Has_FIFO.M_AXI_ARADDR[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_state(0),
      I1 => rd_state(1),
      O => \Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0\
    );
\Has_FIFO.M_AXI_ARADDR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0\,
      D => D(0),
      Q => M_AXI_ARADDR(0),
      R => \^reset\
    );
\Has_FIFO.M_AXI_ARADDR_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0\,
      D => D(10),
      Q => M_AXI_ARADDR(10),
      R => \^reset\
    );
\Has_FIFO.M_AXI_ARADDR_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0\,
      D => D(11),
      Q => M_AXI_ARADDR(11),
      R => \^reset\
    );
\Has_FIFO.M_AXI_ARADDR_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0\,
      D => D(12),
      Q => M_AXI_ARADDR(12),
      R => \^reset\
    );
\Has_FIFO.M_AXI_ARADDR_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0\,
      D => D(13),
      Q => M_AXI_ARADDR(13),
      R => \^reset\
    );
\Has_FIFO.M_AXI_ARADDR_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0\,
      D => D(14),
      Q => M_AXI_ARADDR(14),
      R => \^reset\
    );
\Has_FIFO.M_AXI_ARADDR_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0\,
      D => D(15),
      Q => M_AXI_ARADDR(15),
      R => \^reset\
    );
\Has_FIFO.M_AXI_ARADDR_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0\,
      D => D(16),
      Q => M_AXI_ARADDR(16),
      R => \^reset\
    );
\Has_FIFO.M_AXI_ARADDR_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0\,
      D => D(17),
      Q => M_AXI_ARADDR(17),
      R => \^reset\
    );
\Has_FIFO.M_AXI_ARADDR_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0\,
      D => D(18),
      Q => M_AXI_ARADDR(18),
      R => \^reset\
    );
\Has_FIFO.M_AXI_ARADDR_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0\,
      D => D(19),
      Q => M_AXI_ARADDR(19),
      R => \^reset\
    );
\Has_FIFO.M_AXI_ARADDR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0\,
      D => D(1),
      Q => M_AXI_ARADDR(1),
      R => \^reset\
    );
\Has_FIFO.M_AXI_ARADDR_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0\,
      D => D(20),
      Q => M_AXI_ARADDR(20),
      R => \^reset\
    );
\Has_FIFO.M_AXI_ARADDR_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0\,
      D => D(21),
      Q => M_AXI_ARADDR(21),
      R => \^reset\
    );
\Has_FIFO.M_AXI_ARADDR_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0\,
      D => D(22),
      Q => M_AXI_ARADDR(22),
      R => \^reset\
    );
\Has_FIFO.M_AXI_ARADDR_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0\,
      D => D(23),
      Q => M_AXI_ARADDR(23),
      R => \^reset\
    );
\Has_FIFO.M_AXI_ARADDR_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0\,
      D => D(24),
      Q => M_AXI_ARADDR(24),
      R => \^reset\
    );
\Has_FIFO.M_AXI_ARADDR_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0\,
      D => D(25),
      Q => M_AXI_ARADDR(25),
      R => \^reset\
    );
\Has_FIFO.M_AXI_ARADDR_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0\,
      D => D(26),
      Q => M_AXI_ARADDR(26),
      R => \^reset\
    );
\Has_FIFO.M_AXI_ARADDR_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0\,
      D => D(27),
      Q => M_AXI_ARADDR(27),
      R => \^reset\
    );
\Has_FIFO.M_AXI_ARADDR_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0\,
      D => D(28),
      Q => M_AXI_ARADDR(28),
      R => \^reset\
    );
\Has_FIFO.M_AXI_ARADDR_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0\,
      D => D(29),
      Q => M_AXI_ARADDR(29),
      R => \^reset\
    );
\Has_FIFO.M_AXI_ARADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0\,
      D => D(2),
      Q => M_AXI_ARADDR(2),
      R => \^reset\
    );
\Has_FIFO.M_AXI_ARADDR_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0\,
      D => D(30),
      Q => M_AXI_ARADDR(30),
      R => \^reset\
    );
\Has_FIFO.M_AXI_ARADDR_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0\,
      D => D(31),
      Q => M_AXI_ARADDR(31),
      R => \^reset\
    );
\Has_FIFO.M_AXI_ARADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0\,
      D => D(3),
      Q => M_AXI_ARADDR(3),
      R => \^reset\
    );
\Has_FIFO.M_AXI_ARADDR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0\,
      D => D(4),
      Q => M_AXI_ARADDR(4),
      R => \^reset\
    );
\Has_FIFO.M_AXI_ARADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0\,
      D => D(5),
      Q => M_AXI_ARADDR(5),
      R => \^reset\
    );
\Has_FIFO.M_AXI_ARADDR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0\,
      D => D(6),
      Q => M_AXI_ARADDR(6),
      R => \^reset\
    );
\Has_FIFO.M_AXI_ARADDR_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0\,
      D => D(7),
      Q => M_AXI_ARADDR(7),
      R => \^reset\
    );
\Has_FIFO.M_AXI_ARADDR_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0\,
      D => D(8),
      Q => M_AXI_ARADDR(8),
      R => \^reset\
    );
\Has_FIFO.M_AXI_ARADDR_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0\,
      D => D(9),
      Q => M_AXI_ARADDR(9),
      R => \^reset\
    );
\Has_FIFO.M_AXI_ARLEN_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0\,
      D => Q(0),
      Q => M_AXI_ARLEN(0),
      R => \^reset\
    );
\Has_FIFO.M_AXI_ARLEN_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0\,
      D => Q(1),
      Q => M_AXI_ARLEN(1),
      R => \^reset\
    );
\Has_FIFO.M_AXI_ARLEN_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0\,
      D => Q(2),
      Q => M_AXI_ARLEN(2),
      R => \^reset\
    );
\Has_FIFO.M_AXI_ARLEN_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0\,
      D => Q(3),
      Q => M_AXI_ARLEN(3),
      R => \^reset\
    );
\Has_FIFO.M_AXI_ARLEN_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0\,
      D => Q(4),
      Q => M_AXI_ARLEN(4),
      R => \^reset\
    );
\Has_FIFO.M_AXI_ARLOCK_reg\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0\,
      D => master_wr_excl,
      Q => M_AXI_ARLOCK,
      R => \^reset\
    );
\Has_FIFO.M_AXI_ARSIZE_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0\,
      D => \Has_FIFO.M_AXI_ARSIZE_reg[1]_0\(0),
      Q => M_AXI_ARSIZE(0),
      R => \^reset\
    );
\Has_FIFO.M_AXI_ARSIZE_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => M_AXI_ACLK,
      CE => \Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0\,
      D => \Has_FIFO.M_AXI_ARSIZE_reg[1]_0\(1),
      Q => M_AXI_ARSIZE(1),
      S => \^reset\
    );
\Has_FIFO.M_AXI_ARVALID_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F750"
    )
        port map (
      I0 => rd_state(1),
      I1 => M_AXI_ARREADY,
      I2 => rd_state(0),
      I3 => \^m_axi_arvalid\,
      O => \Has_FIFO.M_AXI_ARVALID_i_1_n_0\
    );
\Has_FIFO.M_AXI_ARVALID_reg\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => \Has_FIFO.M_AXI_ARVALID_i_1_n_0\,
      Q => \^m_axi_arvalid\,
      R => \^reset\
    );
\Has_FIFO.Read_FIFO\: entity work.test_mdm_1_0_SRL_FIFO
     port map (
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_RDATA(31 downto 0) => M_AXI_RDATA(31 downto 0),
      M_AXI_RVALID => M_AXI_RVALID,
      \Use_Dbg_Mem_Access.output_reg[0]\ => \Use_Dbg_Mem_Access.output_reg[0]\,
      \Use_Dbg_Mem_Access.output_reg[24]\(3 downto 0) => \Use_Dbg_Mem_Access.output_reg[24]\(3 downto 0),
      \Use_Dbg_Mem_Access.output_reg[24]_0\ => \Has_FIFO.lmb_wr_idle_reg_n_0\,
      \Use_Dbg_Mem_Access.output_reg[24]_1\ => axi_wr_idle_reg_n_0,
      \Use_Dbg_Mem_Access.output_reg[25]\ => \Has_FIFO.axi_rd_idle_reg_n_0\,
      \Use_Dbg_Mem_Access.output_reg[26]\ => \^master_dwr_resp\(1),
      \Use_Dbg_Mem_Access.output_reg[28]\ => \Has_FIFO.axi_rd_resp_reg_n_0_[1]\,
      \Use_Dbg_Mem_Access.output_reg[28]_0\ => \Use_Dbg_Mem_Access.output_reg[28]\,
      \Use_Dbg_Mem_Access.output_reg[28]_1\ => \Use_Dbg_Mem_Access.output_reg[28]_0\,
      \Using_FPGA.Native\(26 downto 0) => \Using_FPGA.Native\(26 downto 0),
      \Using_FPGA.Native_0\(4 downto 0) => \Using_FPGA.Native_0\(4 downto 0),
      \Using_FPGA.Native_1\ => \^reset\,
      \Using_FPGA.Native_2\(31 downto 0) => \Using_FPGA.Native_1\(31 downto 0),
      data_Exists_I_reg_0 => \Has_FIFO.axi_rready_reg_n_0\,
      lmb_rd_idle => lmb_rd_idle,
      lmb_rd_resp(0) => lmb_rd_resp(1),
      lmb_ready_vec_q => lmb_ready_vec_q,
      lmb_wr_resp(0) => lmb_wr_resp(1),
      master_data_rd => master_data_rd
    );
\Has_FIFO.Write_FIFO\: entity work.test_mdm_1_0_SRL_FIFO_1
     port map (
      D(31 downto 0) => D(31 downto 0),
      LMB_Data_Write_0(0 to 31) => LMB_Data_Write_0(0 to 31),
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_ARESETN => M_AXI_ARESETN,
      M_AXI_ARESETN_0 => \^reset\,
      M_AXI_WDATA(31 downto 0) => M_AXI_WDATA(31 downto 0),
      M_AXI_WDATA_22_sp_1 => \^axi_dwr_sel\,
      M_AXI_WREADY => M_AXI_WREADY,
      \Using_FPGA.Native\ => \Has_FIFO.lmb_wr_idle_reg_n_0\,
      \Using_FPGA.Native_0\ => \^axi_wvalid_reg_0\,
      data_Exists_I_reg_0 => wdata_exists,
      lmb_ready_vec_q => lmb_ready_vec_q,
      master_data_wr => master_data_wr,
      master_dwr_data(31 downto 0) => master_dwr_data(31 downto 0)
    );
\Has_FIFO.axi_dwr_sel_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CEFEFEFE00000202"
    )
        port map (
      I0 => \Has_FIFO.axi_dwr_sel_reg_2\,
      I1 => \Has_FIFO.lmb_state[3]_i_5_n_0\,
      I2 => \Has_FIFO.lmb_state_reg_n_0_[3]\,
      I3 => \^axi_dwr_done_reg_0\,
      I4 => \Has_FIFO.axi_dwr_sel_reg_3\,
      I5 => \^axi_dwr_sel\,
      O => \Has_FIFO.axi_dwr_sel_i_1_n_0\
    );
\Has_FIFO.axi_dwr_sel_reg\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => \Has_FIFO.axi_dwr_sel_i_1_n_0\,
      Q => \^axi_dwr_sel\,
      R => \^reset\
    );
\Has_FIFO.axi_rd_idle_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD01"
    )
        port map (
      I0 => \Has_FIFO.axi_rd_start_reg_n_0\,
      I1 => rd_state(1),
      I2 => rd_state(0),
      I3 => \Has_FIFO.axi_rd_idle_reg_n_0\,
      O => \Has_FIFO.axi_rd_idle_i_1_n_0\
    );
\Has_FIFO.axi_rd_idle_reg\: unisim.vcomponents.FDSE
     port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => \Has_FIFO.axi_rd_idle_i_1_n_0\,
      Q => \Has_FIFO.axi_rd_idle_reg_n_0\,
      S => \^reset\
    );
\Has_FIFO.axi_rd_resp[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88FFFF8A880000"
    )
        port map (
      I0 => rd_state(1),
      I1 => \Has_FIFO.rd_resp_reg_n_0_[0]\,
      I2 => \Has_FIFO.rd_resp_reg_n_0_[1]\,
      I3 => M_AXI_RRESP(0),
      I4 => axi_rd_resp,
      I5 => \^has_fifo.axi_rd_resp_reg[0]_0\,
      O => \Has_FIFO.axi_rd_resp[0]_i_1_n_0\
    );
\Has_FIFO.axi_rd_resp[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88FFFF8A880000"
    )
        port map (
      I0 => rd_state(1),
      I1 => \Has_FIFO.rd_resp_reg_n_0_[1]\,
      I2 => \Has_FIFO.rd_resp_reg_n_0_[0]\,
      I3 => M_AXI_RRESP(1),
      I4 => axi_rd_resp,
      I5 => \Has_FIFO.axi_rd_resp_reg_n_0_[1]\,
      O => \Has_FIFO.axi_rd_resp[1]_i_1_n_0\
    );
\Has_FIFO.axi_rd_resp[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0002222"
    )
        port map (
      I0 => \Has_FIFO.axi_rd_start_reg_n_0\,
      I1 => rd_state(1),
      I2 => M_AXI_RLAST,
      I3 => M_AXI_RVALID,
      I4 => rd_state(0),
      O => axi_rd_resp
    );
\Has_FIFO.axi_rd_resp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => \Has_FIFO.axi_rd_resp[0]_i_1_n_0\,
      Q => \^has_fifo.axi_rd_resp_reg[0]_0\,
      R => \^reset\
    );
\Has_FIFO.axi_rd_resp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => \Has_FIFO.axi_rd_resp[1]_i_1_n_0\,
      Q => \Has_FIFO.axi_rd_resp_reg_n_0_[1]\,
      R => \^reset\
    );
\Has_FIFO.axi_rd_start_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => lmb_ready_vec_q,
      I1 => lmb_wait_vec_q,
      I2 => \Has_FIFO.lmb_state_reg_n_0_[0]\,
      I3 => \Has_FIFO.lmb_state_reg_n_0_[3]\,
      I4 => \^has_fifo.lmb_state_reg[1]_0\(0),
      I5 => \Has_FIFO.lmb_state_reg_n_0_[2]\,
      O => \Has_FIFO.axi_rd_start_i_1_n_0\
    );
\Has_FIFO.axi_rd_start_reg\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => \Has_FIFO.axi_rd_start_i_1_n_0\,
      Q => \Has_FIFO.axi_rd_start_reg_n_0\,
      R => \^reset\
    );
\Has_FIFO.axi_rready_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFFFFFF0A000A00"
    )
        port map (
      I0 => M_AXI_ARREADY,
      I1 => M_AXI_RVALID,
      I2 => rd_state(0),
      I3 => rd_state(1),
      I4 => M_AXI_RLAST,
      I5 => \Has_FIFO.axi_rready_reg_n_0\,
      O => \Has_FIFO.axi_rready_i_1_n_0\
    );
\Has_FIFO.axi_rready_reg\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => \Has_FIFO.axi_rready_i_1_n_0\,
      Q => \Has_FIFO.axi_rready_reg_n_0\,
      R => \^reset\
    );
\Has_FIFO.axi_wr_start_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^has_fifo.lmb_state_reg[1]_0\(0),
      I1 => \Has_FIFO.lmb_state_reg_n_0_[2]\,
      I2 => lmb_ready_vec_q,
      I3 => lmb_wait_vec_q,
      I4 => \Has_FIFO.lmb_state_reg_n_0_[0]\,
      I5 => \Has_FIFO.lmb_state_reg_n_0_[3]\,
      O => \Has_FIFO.axi_wr_start_i_1_n_0\
    );
\Has_FIFO.axi_wr_start_reg\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => \Has_FIFO.axi_wr_start_i_1_n_0\,
      Q => axi_wr_start,
      R => \^reset\
    );
\Has_FIFO.lmb_addr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => D(2),
      I1 => \^has_fifo.lmb_addr_reg[4]_0\(0),
      I2 => \Has_FIFO.lmb_state_reg_n_0_[2]\,
      O => \Has_FIFO.lmb_addr[0]_i_1_n_0\
    );
\Has_FIFO.lmb_addr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3CAA"
    )
        port map (
      I0 => D(3),
      I1 => \^has_fifo.lmb_addr_reg[4]_0\(0),
      I2 => \^has_fifo.lmb_addr_reg[4]_0\(1),
      I3 => \Has_FIFO.lmb_state_reg_n_0_[2]\,
      O => \Has_FIFO.lmb_addr[1]_i_1_n_0\
    );
\Has_FIFO.lmb_addr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AFF6A00"
    )
        port map (
      I0 => \^has_fifo.lmb_addr_reg[4]_0\(2),
      I1 => \^has_fifo.lmb_addr_reg[4]_0\(1),
      I2 => \^has_fifo.lmb_addr_reg[4]_0\(0),
      I3 => \Has_FIFO.lmb_state_reg_n_0_[2]\,
      I4 => D(4),
      O => \Has_FIFO.lmb_addr[2]_i_1_n_0\
    );
\Has_FIFO.lmb_addr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAFFFF6AAA0000"
    )
        port map (
      I0 => \^has_fifo.lmb_addr_reg[4]_0\(3),
      I1 => \^has_fifo.lmb_addr_reg[4]_0\(0),
      I2 => \^has_fifo.lmb_addr_reg[4]_0\(1),
      I3 => \^has_fifo.lmb_addr_reg[4]_0\(2),
      I4 => \Has_FIFO.lmb_state_reg_n_0_[2]\,
      I5 => D(5),
      O => \Has_FIFO.lmb_addr[3]_i_1_n_0\
    );
\Has_FIFO.lmb_addr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20203003"
    )
        port map (
      I0 => lmb_ready_vec_q,
      I1 => \Has_FIFO.lmb_state_reg_n_0_[3]\,
      I2 => \Has_FIFO.lmb_state_reg_n_0_[2]\,
      I3 => \^has_fifo.lmb_state_reg[1]_0\(0),
      I4 => \Has_FIFO.lmb_state_reg_n_0_[0]\,
      O => lmb_len
    );
\Has_FIFO.lmb_addr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAFFFF6AAA0000"
    )
        port map (
      I0 => \^has_fifo.lmb_addr_reg[4]_0\(4),
      I1 => \^has_fifo.lmb_addr_reg[4]_0\(2),
      I2 => \Has_FIFO.lmb_addr[4]_i_3_n_0\,
      I3 => \^has_fifo.lmb_addr_reg[4]_0\(3),
      I4 => \Has_FIFO.lmb_state_reg_n_0_[2]\,
      I5 => D(6),
      O => \Has_FIFO.lmb_addr[4]_i_2_n_0\
    );
\Has_FIFO.lmb_addr[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^has_fifo.lmb_addr_reg[4]_0\(0),
      I1 => \^has_fifo.lmb_addr_reg[4]_0\(1),
      O => \Has_FIFO.lmb_addr[4]_i_3_n_0\
    );
\Has_FIFO.lmb_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => lmb_len,
      D => \Has_FIFO.lmb_addr[0]_i_1_n_0\,
      Q => \^has_fifo.lmb_addr_reg[4]_0\(0),
      R => \^reset\
    );
\Has_FIFO.lmb_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => lmb_len,
      D => \Has_FIFO.lmb_addr[1]_i_1_n_0\,
      Q => \^has_fifo.lmb_addr_reg[4]_0\(1),
      R => \^reset\
    );
\Has_FIFO.lmb_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => lmb_len,
      D => \Has_FIFO.lmb_addr[2]_i_1_n_0\,
      Q => \^has_fifo.lmb_addr_reg[4]_0\(2),
      R => \^reset\
    );
\Has_FIFO.lmb_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => lmb_len,
      D => \Has_FIFO.lmb_addr[3]_i_1_n_0\,
      Q => \^has_fifo.lmb_addr_reg[4]_0\(3),
      R => \^reset\
    );
\Has_FIFO.lmb_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => lmb_len,
      D => \Has_FIFO.lmb_addr[4]_i_2_n_0\,
      Q => \^has_fifo.lmb_addr_reg[4]_0\(4),
      R => \^reset\
    );
\Has_FIFO.lmb_len[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \Has_FIFO.lmb_len_reg_n_0_[0]\,
      I1 => \Has_FIFO.lmb_state_reg_n_0_[2]\,
      I2 => Q(0),
      O => \Has_FIFO.lmb_len[0]_i_1_n_0\
    );
\Has_FIFO.lmb_len[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \Has_FIFO.lmb_len_reg_n_0_[1]\,
      I1 => \Has_FIFO.lmb_len_reg_n_0_[0]\,
      I2 => \Has_FIFO.lmb_state_reg_n_0_[2]\,
      I3 => Q(1),
      O => \Has_FIFO.lmb_len[1]_i_1_n_0\
    );
\Has_FIFO.lmb_len[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => \Has_FIFO.lmb_len_reg_n_0_[2]\,
      I1 => \Has_FIFO.lmb_len_reg_n_0_[0]\,
      I2 => \Has_FIFO.lmb_len_reg_n_0_[1]\,
      I3 => \Has_FIFO.lmb_state_reg_n_0_[2]\,
      I4 => Q(2),
      O => \Has_FIFO.lmb_len[2]_i_1_n_0\
    );
\Has_FIFO.lmb_len[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
        port map (
      I0 => \Has_FIFO.lmb_len_reg_n_0_[3]\,
      I1 => \Has_FIFO.lmb_len_reg_n_0_[2]\,
      I2 => \Has_FIFO.lmb_len_reg_n_0_[1]\,
      I3 => \Has_FIFO.lmb_len_reg_n_0_[0]\,
      I4 => \Has_FIFO.lmb_state_reg_n_0_[2]\,
      I5 => Q(3),
      O => \Has_FIFO.lmb_len[3]_i_1_n_0\
    );
\Has_FIFO.lmb_len[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \Has_FIFO.lmb_len_reg_n_0_[4]\,
      I1 => \Has_FIFO.lmb_len[4]_i_2_n_0\,
      I2 => \Has_FIFO.lmb_state_reg_n_0_[2]\,
      I3 => Q(4),
      O => \Has_FIFO.lmb_len[4]_i_1_n_0\
    );
\Has_FIFO.lmb_len[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \Has_FIFO.lmb_len_reg_n_0_[2]\,
      I1 => \Has_FIFO.lmb_len_reg_n_0_[1]\,
      I2 => \Has_FIFO.lmb_len_reg_n_0_[0]\,
      I3 => \Has_FIFO.lmb_len_reg_n_0_[3]\,
      O => \Has_FIFO.lmb_len[4]_i_2_n_0\
    );
\Has_FIFO.lmb_len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => lmb_len,
      D => \Has_FIFO.lmb_len[0]_i_1_n_0\,
      Q => \Has_FIFO.lmb_len_reg_n_0_[0]\,
      R => \^reset\
    );
\Has_FIFO.lmb_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => lmb_len,
      D => \Has_FIFO.lmb_len[1]_i_1_n_0\,
      Q => \Has_FIFO.lmb_len_reg_n_0_[1]\,
      R => \^reset\
    );
\Has_FIFO.lmb_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => lmb_len,
      D => \Has_FIFO.lmb_len[2]_i_1_n_0\,
      Q => \Has_FIFO.lmb_len_reg_n_0_[2]\,
      R => \^reset\
    );
\Has_FIFO.lmb_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => lmb_len,
      D => \Has_FIFO.lmb_len[3]_i_1_n_0\,
      Q => \Has_FIFO.lmb_len_reg_n_0_[3]\,
      R => \^reset\
    );
\Has_FIFO.lmb_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => lmb_len,
      D => \Has_FIFO.lmb_len[4]_i_1_n_0\,
      Q => \Has_FIFO.lmb_len_reg_n_0_[4]\,
      R => \^reset\
    );
\Has_FIFO.lmb_rd_idle_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFD00000001"
    )
        port map (
      I0 => master_rd_start,
      I1 => \Has_FIFO.lmb_state_reg_n_0_[3]\,
      I2 => \Has_FIFO.lmb_state_reg_n_0_[2]\,
      I3 => \^has_fifo.lmb_state_reg[1]_0\(0),
      I4 => \Has_FIFO.lmb_state_reg_n_0_[0]\,
      I5 => lmb_rd_idle,
      O => \Has_FIFO.lmb_rd_idle_i_1_n_0\
    );
\Has_FIFO.lmb_rd_idle_reg\: unisim.vcomponents.FDSE
     port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => \Has_FIFO.lmb_rd_idle_i_1_n_0\,
      Q => lmb_rd_idle,
      S => \^reset\
    );
\Has_FIFO.lmb_rd_resp[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => \Has_FIFO.lmb_state_reg_n_0_[2]\,
      I1 => lmb_ue_vec_q,
      I2 => ue,
      I3 => \Has_FIFO.lmb_rd_resp[1]_i_2_n_0\,
      I4 => lmb_rd_resp(1),
      O => \Has_FIFO.lmb_rd_resp[1]_i_1_n_0\
    );
\Has_FIFO.lmb_rd_resp[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0050500400005004"
    )
        port map (
      I0 => \Has_FIFO.lmb_state_reg_n_0_[3]\,
      I1 => master_rd_start,
      I2 => \Has_FIFO.lmb_state_reg_n_0_[2]\,
      I3 => \^has_fifo.lmb_state_reg[1]_0\(0),
      I4 => \Has_FIFO.lmb_state_reg_n_0_[0]\,
      I5 => lmb_ready_vec_q,
      O => \Has_FIFO.lmb_rd_resp[1]_i_2_n_0\
    );
\Has_FIFO.lmb_rd_resp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => \Has_FIFO.lmb_rd_resp[1]_i_1_n_0\,
      Q => lmb_rd_resp(1),
      R => \^reset\
    );
\Has_FIFO.lmb_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555000155555555"
    )
        port map (
      I0 => \Has_FIFO.lmb_state_reg_n_0_[3]\,
      I1 => \Has_FIFO.lmb_state_reg[0]_0\,
      I2 => \Has_FIFO.lmb_state_reg_n_0_[2]\,
      I3 => \Has_FIFO.lmb_state_reg_n_0_[0]\,
      I4 => \Has_FIFO.lmb_state[0]_i_3_n_0\,
      I5 => \Has_FIFO.lmb_state[0]_i_4_n_0\,
      O => \Has_FIFO.lmb_state[0]_i_1_n_0\
    );
\Has_FIFO.lmb_state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000088808888"
    )
        port map (
      I0 => \^has_fifo.lmb_state_reg[1]_0\(0),
      I1 => \Has_FIFO.lmb_state_reg_n_0_[2]\,
      I2 => lmb_ready_vec_q,
      I3 => lmb_wait_vec_q,
      I4 => \Has_FIFO.lmb_state_reg_n_0_[0]\,
      I5 => \Has_FIFO.LMB_Addr_Strobe_i_5_n_0\,
      O => \Has_FIFO.lmb_state[0]_i_3_n_0\
    );
\Has_FIFO.lmb_state[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF4044FFFFFFFF"
    )
        port map (
      I0 => \Has_FIFO.LMB_Addr_Strobe_i_3_n_0\,
      I1 => \Has_FIFO.lmb_state_reg_n_0_[0]\,
      I2 => lmb_ready_vec_q,
      I3 => lmb_wait_vec_q,
      I4 => \^has_fifo.lmb_state_reg[1]_0\(0),
      I5 => \Has_FIFO.lmb_state_reg_n_0_[2]\,
      O => \Has_FIFO.lmb_state[0]_i_4_n_0\
    );
\Has_FIFO.lmb_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Has_FIFO.lmb_state_reg_n_0_[3]\,
      I1 => \Has_FIFO.lmb_state[1]_i_2_n_0\,
      O => \Has_FIFO.lmb_state[1]_i_1_n_0\
    );
\Has_FIFO.lmb_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CCC0CCF7CCC7CCF"
    )
        port map (
      I0 => \Has_FIFO.LMB_Addr_Strobe_i_3_n_0\,
      I1 => \^has_fifo.lmb_state_reg[1]_0\(0),
      I2 => \Has_FIFO.lmb_state_reg_n_0_[2]\,
      I3 => \Has_FIFO.lmb_state_reg_n_0_[0]\,
      I4 => master_wr_start,
      I5 => \Has_FIFO.lmb_state[1]_i_3_n_0\,
      O => \Has_FIFO.lmb_state[1]_i_2_n_0\
    );
\Has_FIFO.lmb_state[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lmb_wait_vec_q,
      I1 => lmb_ready_vec_q,
      O => \Has_FIFO.lmb_state[1]_i_3_n_0\
    );
\Has_FIFO.lmb_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404540414141414"
    )
        port map (
      I0 => \Has_FIFO.lmb_state_reg_n_0_[3]\,
      I1 => \^has_fifo.lmb_state_reg[1]_0\(0),
      I2 => \Has_FIFO.lmb_state_reg_n_0_[2]\,
      I3 => lmb_wait_vec_q,
      I4 => lmb_ready_vec_q,
      I5 => \Has_FIFO.lmb_state_reg_n_0_[0]\,
      O => \Has_FIFO.lmb_state[2]_i_1_n_0\
    );
\Has_FIFO.lmb_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0303888B03030303"
    )
        port map (
      I0 => \^axi_dwr_done_reg_0\,
      I1 => \Has_FIFO.lmb_state_reg_n_0_[3]\,
      I2 => \Has_FIFO.lmb_state[3]_i_3_n_0\,
      I3 => \Has_FIFO.axi_dwr_sel_reg_2\,
      I4 => \Has_FIFO.lmb_state[3]_i_5_n_0\,
      I5 => \Has_FIFO.axi_dwr_sel_reg_3\,
      O => lmb_state
    );
\Has_FIFO.lmb_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000055555555"
    )
        port map (
      I0 => \Has_FIFO.lmb_state_reg_n_0_[3]\,
      I1 => \Has_FIFO.lmb_state_reg_n_0_[0]\,
      I2 => lmb_wait_vec_q,
      I3 => lmb_ready_vec_q,
      I4 => \Has_FIFO.lmb_state_reg_n_0_[2]\,
      I5 => \Has_FIFO.lmb_state[3]_i_7_n_0\,
      O => \Has_FIFO.lmb_state[3]_i_2_n_0\
    );
\Has_FIFO.lmb_state[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \Has_FIFO.lmb_state_reg_n_0_[0]\,
      I1 => lmb_wait_vec_q,
      I2 => lmb_ready_vec_q,
      I3 => \Has_FIFO.lmb_state_reg_n_0_[2]\,
      O => \Has_FIFO.lmb_state[3]_i_3_n_0\
    );
\Has_FIFO.lmb_state[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \Has_FIFO.lmb_state_reg_n_0_[0]\,
      I1 => \^has_fifo.lmb_state_reg[1]_0\(0),
      I2 => \Has_FIFO.lmb_state_reg_n_0_[2]\,
      O => \Has_FIFO.lmb_state[3]_i_5_n_0\
    );
\Has_FIFO.lmb_state[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \Has_FIFO.lmb_state_reg_n_0_[2]\,
      I1 => \^has_fifo.lmb_state_reg[1]_0\(0),
      I2 => \Has_FIFO.lmb_state_reg_n_0_[0]\,
      I3 => master_wr_start,
      I4 => master_rd_start,
      O => \Has_FIFO.lmb_state[3]_i_7_n_0\
    );
\Has_FIFO.lmb_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => lmb_state,
      D => \Has_FIFO.lmb_state[0]_i_1_n_0\,
      Q => \Has_FIFO.lmb_state_reg_n_0_[0]\,
      R => \^reset\
    );
\Has_FIFO.lmb_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => lmb_state,
      D => \Has_FIFO.lmb_state[1]_i_1_n_0\,
      Q => \^has_fifo.lmb_state_reg[1]_0\(0),
      R => \^reset\
    );
\Has_FIFO.lmb_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => lmb_state,
      D => \Has_FIFO.lmb_state[2]_i_1_n_0\,
      Q => \Has_FIFO.lmb_state_reg_n_0_[2]\,
      R => \^reset\
    );
\Has_FIFO.lmb_state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => lmb_state,
      D => \Has_FIFO.lmb_state[3]_i_2_n_0\,
      Q => \Has_FIFO.lmb_state_reg_n_0_[3]\,
      R => \^reset\
    );
\Has_FIFO.lmb_wr_idle_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFD00000001"
    )
        port map (
      I0 => master_wr_start,
      I1 => \Has_FIFO.lmb_state_reg_n_0_[3]\,
      I2 => \Has_FIFO.lmb_state_reg_n_0_[2]\,
      I3 => \^has_fifo.lmb_state_reg[1]_0\(0),
      I4 => \Has_FIFO.lmb_state_reg_n_0_[0]\,
      I5 => \Has_FIFO.lmb_wr_idle_reg_n_0\,
      O => \Has_FIFO.lmb_wr_idle_i_1_n_0\
    );
\Has_FIFO.lmb_wr_idle_reg\: unisim.vcomponents.FDSE
     port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => \Has_FIFO.lmb_wr_idle_i_1_n_0\,
      Q => \Has_FIFO.lmb_wr_idle_reg_n_0\,
      S => \^reset\
    );
\Has_FIFO.lmb_wr_resp[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => \Has_FIFO.lmb_state_reg_n_0_[2]\,
      I1 => lmb_ue_vec_q,
      I2 => ue,
      I3 => \Has_FIFO.lmb_wr_resp[1]_i_2_n_0\,
      I4 => lmb_wr_resp(1),
      O => \Has_FIFO.lmb_wr_resp[1]_i_1_n_0\
    );
\Has_FIFO.lmb_wr_resp[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C0020002"
    )
        port map (
      I0 => master_wr_start,
      I1 => \^has_fifo.lmb_state_reg[1]_0\(0),
      I2 => \Has_FIFO.lmb_state_reg_n_0_[0]\,
      I3 => \Has_FIFO.lmb_state_reg_n_0_[2]\,
      I4 => lmb_ready_vec_q,
      I5 => \Has_FIFO.lmb_state_reg_n_0_[3]\,
      O => \Has_FIFO.lmb_wr_resp[1]_i_2_n_0\
    );
\Has_FIFO.lmb_wr_resp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => \Has_FIFO.lmb_wr_resp[1]_i_1_n_0\,
      Q => lmb_wr_resp(1),
      R => \^reset\
    );
\Has_FIFO.rd_resp[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFF040000000"
    )
        port map (
      I0 => \Has_FIFO.rd_resp_reg_n_0_[1]\,
      I1 => M_AXI_RRESP(0),
      I2 => rd_state(1),
      I3 => rd_state(0),
      I4 => M_AXI_RVALID,
      I5 => \Has_FIFO.rd_resp_reg_n_0_[0]\,
      O => \Has_FIFO.rd_resp[0]_i_1_n_0\
    );
\Has_FIFO.rd_resp[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFF040000000"
    )
        port map (
      I0 => \Has_FIFO.rd_resp_reg_n_0_[0]\,
      I1 => M_AXI_RRESP(1),
      I2 => rd_state(1),
      I3 => rd_state(0),
      I4 => M_AXI_RVALID,
      I5 => \Has_FIFO.rd_resp_reg_n_0_[1]\,
      O => \Has_FIFO.rd_resp[1]_i_1_n_0\
    );
\Has_FIFO.rd_resp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => \Has_FIFO.rd_resp[0]_i_1_n_0\,
      Q => \Has_FIFO.rd_resp_reg_n_0_[0]\,
      R => \^reset\
    );
\Has_FIFO.rd_resp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => \Has_FIFO.rd_resp[1]_i_1_n_0\,
      Q => \Has_FIFO.rd_resp_reg_n_0_[1]\,
      R => \^reset\
    );
\Has_FIFO.ue_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \Has_FIFO.lmb_state_reg_n_0_[2]\,
      I1 => lmb_ue_vec_q,
      I2 => ue,
      O => \Has_FIFO.ue_i_1_n_0\
    );
\Has_FIFO.ue_reg\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => lmb_len,
      D => \Has_FIFO.ue_i_1_n_0\,
      Q => ue,
      R => \^reset\
    );
\M_AXI_AWADDR[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_state(0),
      I1 => \^fsm_sequential_wr_state_reg[1]_0\(0),
      O => \M_AXI_AWADDR[31]_i_2_n_0\
    );
\M_AXI_AWADDR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \M_AXI_AWADDR[31]_i_2_n_0\,
      D => \M_AXI_AWADDR_reg[31]_0\(0),
      Q => M_AXI_AWADDR(0),
      R => \^reset\
    );
\M_AXI_AWADDR_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \M_AXI_AWADDR[31]_i_2_n_0\,
      D => \M_AXI_AWADDR_reg[31]_0\(10),
      Q => M_AXI_AWADDR(10),
      R => \^reset\
    );
\M_AXI_AWADDR_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \M_AXI_AWADDR[31]_i_2_n_0\,
      D => \M_AXI_AWADDR_reg[31]_0\(11),
      Q => M_AXI_AWADDR(11),
      R => \^reset\
    );
\M_AXI_AWADDR_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \M_AXI_AWADDR[31]_i_2_n_0\,
      D => \M_AXI_AWADDR_reg[31]_0\(12),
      Q => M_AXI_AWADDR(12),
      R => \^reset\
    );
\M_AXI_AWADDR_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \M_AXI_AWADDR[31]_i_2_n_0\,
      D => \M_AXI_AWADDR_reg[31]_0\(13),
      Q => M_AXI_AWADDR(13),
      R => \^reset\
    );
\M_AXI_AWADDR_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \M_AXI_AWADDR[31]_i_2_n_0\,
      D => \M_AXI_AWADDR_reg[31]_0\(14),
      Q => M_AXI_AWADDR(14),
      R => \^reset\
    );
\M_AXI_AWADDR_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \M_AXI_AWADDR[31]_i_2_n_0\,
      D => \M_AXI_AWADDR_reg[31]_0\(15),
      Q => M_AXI_AWADDR(15),
      R => \^reset\
    );
\M_AXI_AWADDR_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \M_AXI_AWADDR[31]_i_2_n_0\,
      D => \M_AXI_AWADDR_reg[31]_0\(16),
      Q => M_AXI_AWADDR(16),
      R => \^reset\
    );
\M_AXI_AWADDR_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \M_AXI_AWADDR[31]_i_2_n_0\,
      D => \M_AXI_AWADDR_reg[31]_0\(17),
      Q => M_AXI_AWADDR(17),
      R => \^reset\
    );
\M_AXI_AWADDR_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \M_AXI_AWADDR[31]_i_2_n_0\,
      D => \M_AXI_AWADDR_reg[31]_0\(18),
      Q => M_AXI_AWADDR(18),
      R => \^reset\
    );
\M_AXI_AWADDR_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \M_AXI_AWADDR[31]_i_2_n_0\,
      D => \M_AXI_AWADDR_reg[31]_0\(19),
      Q => M_AXI_AWADDR(19),
      R => \^reset\
    );
\M_AXI_AWADDR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \M_AXI_AWADDR[31]_i_2_n_0\,
      D => \M_AXI_AWADDR_reg[31]_0\(1),
      Q => M_AXI_AWADDR(1),
      R => \^reset\
    );
\M_AXI_AWADDR_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \M_AXI_AWADDR[31]_i_2_n_0\,
      D => \M_AXI_AWADDR_reg[31]_0\(20),
      Q => M_AXI_AWADDR(20),
      R => \^reset\
    );
\M_AXI_AWADDR_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \M_AXI_AWADDR[31]_i_2_n_0\,
      D => \M_AXI_AWADDR_reg[31]_0\(21),
      Q => M_AXI_AWADDR(21),
      R => \^reset\
    );
\M_AXI_AWADDR_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \M_AXI_AWADDR[31]_i_2_n_0\,
      D => \M_AXI_AWADDR_reg[31]_0\(22),
      Q => M_AXI_AWADDR(22),
      R => \^reset\
    );
\M_AXI_AWADDR_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \M_AXI_AWADDR[31]_i_2_n_0\,
      D => \M_AXI_AWADDR_reg[31]_0\(23),
      Q => M_AXI_AWADDR(23),
      R => \^reset\
    );
\M_AXI_AWADDR_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \M_AXI_AWADDR[31]_i_2_n_0\,
      D => \M_AXI_AWADDR_reg[31]_0\(24),
      Q => M_AXI_AWADDR(24),
      R => \^reset\
    );
\M_AXI_AWADDR_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \M_AXI_AWADDR[31]_i_2_n_0\,
      D => \M_AXI_AWADDR_reg[31]_0\(25),
      Q => M_AXI_AWADDR(25),
      R => \^reset\
    );
\M_AXI_AWADDR_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \M_AXI_AWADDR[31]_i_2_n_0\,
      D => \M_AXI_AWADDR_reg[31]_0\(26),
      Q => M_AXI_AWADDR(26),
      R => \^reset\
    );
\M_AXI_AWADDR_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \M_AXI_AWADDR[31]_i_2_n_0\,
      D => \M_AXI_AWADDR_reg[31]_0\(27),
      Q => M_AXI_AWADDR(27),
      R => \^reset\
    );
\M_AXI_AWADDR_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \M_AXI_AWADDR[31]_i_2_n_0\,
      D => \M_AXI_AWADDR_reg[31]_0\(28),
      Q => M_AXI_AWADDR(28),
      R => \^reset\
    );
\M_AXI_AWADDR_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \M_AXI_AWADDR[31]_i_2_n_0\,
      D => \M_AXI_AWADDR_reg[31]_0\(29),
      Q => M_AXI_AWADDR(29),
      R => \^reset\
    );
\M_AXI_AWADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \M_AXI_AWADDR[31]_i_2_n_0\,
      D => \M_AXI_AWADDR_reg[31]_0\(2),
      Q => M_AXI_AWADDR(2),
      R => \^reset\
    );
\M_AXI_AWADDR_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \M_AXI_AWADDR[31]_i_2_n_0\,
      D => \M_AXI_AWADDR_reg[31]_0\(30),
      Q => M_AXI_AWADDR(30),
      R => \^reset\
    );
\M_AXI_AWADDR_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \M_AXI_AWADDR[31]_i_2_n_0\,
      D => \M_AXI_AWADDR_reg[31]_0\(31),
      Q => M_AXI_AWADDR(31),
      R => \^reset\
    );
\M_AXI_AWADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \M_AXI_AWADDR[31]_i_2_n_0\,
      D => \M_AXI_AWADDR_reg[31]_0\(3),
      Q => M_AXI_AWADDR(3),
      R => \^reset\
    );
\M_AXI_AWADDR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \M_AXI_AWADDR[31]_i_2_n_0\,
      D => \M_AXI_AWADDR_reg[31]_0\(4),
      Q => M_AXI_AWADDR(4),
      R => \^reset\
    );
\M_AXI_AWADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \M_AXI_AWADDR[31]_i_2_n_0\,
      D => \M_AXI_AWADDR_reg[31]_0\(5),
      Q => M_AXI_AWADDR(5),
      R => \^reset\
    );
\M_AXI_AWADDR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \M_AXI_AWADDR[31]_i_2_n_0\,
      D => \M_AXI_AWADDR_reg[31]_0\(6),
      Q => M_AXI_AWADDR(6),
      R => \^reset\
    );
\M_AXI_AWADDR_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \M_AXI_AWADDR[31]_i_2_n_0\,
      D => \M_AXI_AWADDR_reg[31]_0\(7),
      Q => M_AXI_AWADDR(7),
      R => \^reset\
    );
\M_AXI_AWADDR_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \M_AXI_AWADDR[31]_i_2_n_0\,
      D => \M_AXI_AWADDR_reg[31]_0\(8),
      Q => M_AXI_AWADDR(8),
      R => \^reset\
    );
\M_AXI_AWADDR_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \M_AXI_AWADDR[31]_i_2_n_0\,
      D => \M_AXI_AWADDR_reg[31]_0\(9),
      Q => M_AXI_AWADDR(9),
      R => \^reset\
    );
\M_AXI_AWLEN_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \M_AXI_AWADDR[31]_i_2_n_0\,
      D => \M_AXI_AWLEN_reg[4]_0\(0),
      Q => M_AXI_AWLEN(0),
      R => \^reset\
    );
\M_AXI_AWLEN_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \M_AXI_AWADDR[31]_i_2_n_0\,
      D => \M_AXI_AWLEN_reg[4]_0\(1),
      Q => M_AXI_AWLEN(1),
      R => \^reset\
    );
\M_AXI_AWLEN_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \M_AXI_AWADDR[31]_i_2_n_0\,
      D => \M_AXI_AWLEN_reg[4]_0\(2),
      Q => M_AXI_AWLEN(2),
      R => \^reset\
    );
\M_AXI_AWLEN_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \M_AXI_AWADDR[31]_i_2_n_0\,
      D => \M_AXI_AWLEN_reg[4]_0\(3),
      Q => M_AXI_AWLEN(3),
      R => \^reset\
    );
\M_AXI_AWLEN_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \M_AXI_AWADDR[31]_i_2_n_0\,
      D => \M_AXI_AWLEN_reg[4]_0\(4),
      Q => M_AXI_AWLEN(4),
      R => \^reset\
    );
M_AXI_AWLOCK_reg: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \M_AXI_AWADDR[31]_i_2_n_0\,
      D => axi_dwr_exclusive,
      Q => M_AXI_AWLOCK,
      R => \^reset\
    );
\M_AXI_AWSIZE[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^axi_dwr_sel\,
      I1 => \Has_FIFO.M_AXI_ARSIZE_reg[1]_0\(1),
      O => axi_dwr_size(1)
    );
\M_AXI_AWSIZE_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \M_AXI_AWADDR[31]_i_2_n_0\,
      D => \M_AXI_AWSIZE_reg[0]_0\(0),
      Q => M_AXI_AWSIZE(0),
      R => \^reset\
    );
\M_AXI_AWSIZE_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => M_AXI_ACLK,
      CE => \M_AXI_AWADDR[31]_i_2_n_0\,
      D => axi_dwr_size(1),
      Q => M_AXI_AWSIZE(1),
      S => \^reset\
    );
M_AXI_AWVALID_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF44"
    )
        port map (
      I0 => \^fsm_sequential_wr_state_reg[1]_0\(0),
      I1 => wr_state(0),
      I2 => M_AXI_AWREADY,
      I3 => \^m_axi_awvalid\,
      O => M_AXI_AWVALID_i_1_n_0
    );
M_AXI_AWVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => M_AXI_AWVALID_i_1_n_0,
      Q => \^m_axi_awvalid\,
      R => \^reset\
    );
M_AXI_BREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_sequential_wr_state_reg[1]_0\(0),
      I1 => wr_state(0),
      O => M_AXI_BREADY
    );
M_AXI_WLAST_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFFEA00"
    )
        port map (
      I0 => M_AXI_WLAST_reg_0,
      I1 => \^fsm_sequential_wr_state_reg[1]_0\(0),
      I2 => M_AXI_WREADY,
      I3 => M_AXI_WLAST_i_3_n_0,
      I4 => \^m_axi_wlast\,
      O => M_AXI_WLAST_i_1_n_0
    );
M_AXI_WLAST_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"26222222"
    )
        port map (
      I0 => wr_state(0),
      I1 => \^fsm_sequential_wr_state_reg[1]_0\(0),
      I2 => \len_reg_n_0_[1]\,
      I3 => \len_reg_n_0_[0]\,
      I4 => M_AXI_WLAST_i_5_n_0,
      O => M_AXI_WLAST_i_3_n_0
    );
M_AXI_WLAST_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_dwr_sel\,
      I1 => Q(1),
      O => \Has_FIFO.axi_dwr_sel_reg_0\
    );
M_AXI_WLAST_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \len_reg_n_0_[4]\,
      I1 => \len_reg_n_0_[2]\,
      I2 => M_AXI_WREADY,
      I3 => \len_reg_n_0_[3]\,
      O => M_AXI_WLAST_i_5_n_0
    );
M_AXI_WLAST_reg: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => M_AXI_WLAST_i_1_n_0,
      Q => \^m_axi_wlast\,
      R => \^reset\
    );
\M_AXI_WSTRB_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \M_AXI_AWADDR[31]_i_2_n_0\,
      D => \M_AXI_WSTRB_reg[3]_0\(0),
      Q => M_AXI_WSTRB(0),
      R => \^reset\
    );
\M_AXI_WSTRB_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \M_AXI_AWADDR[31]_i_2_n_0\,
      D => \M_AXI_WSTRB_reg[3]_0\(1),
      Q => M_AXI_WSTRB(1),
      R => \^reset\
    );
\M_AXI_WSTRB_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \M_AXI_AWADDR[31]_i_2_n_0\,
      D => \M_AXI_WSTRB_reg[3]_0\(2),
      Q => M_AXI_WSTRB(2),
      R => \^reset\
    );
\M_AXI_WSTRB_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \M_AXI_AWADDR[31]_i_2_n_0\,
      D => \M_AXI_WSTRB_reg[3]_0\(3),
      Q => M_AXI_WSTRB(3),
      R => \^reset\
    );
\Use_Dbg_Mem_Access.Master_rd_start_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => execute_3,
      I1 => \out\,
      I2 => axi_wr_idle_reg_n_0,
      I3 => \Has_FIFO.lmb_wr_idle_reg_n_0\,
      I4 => \Has_FIFO.axi_rd_idle_reg_n_0\,
      I5 => lmb_rd_idle,
      O => \Use_Dbg_Mem_Access.execute_3_reg\
    );
\Use_Dbg_Mem_Access.access_idle_1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => lmb_rd_idle,
      I1 => \Has_FIFO.axi_rd_idle_reg_n_0\,
      I2 => \Has_FIFO.lmb_wr_idle_reg_n_0\,
      I3 => axi_wr_idle_reg_n_0,
      O => Master_data_wr1
    );
\Use_Dbg_Mem_Access.master_error_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FFFFFE00FE00"
    )
        port map (
      I0 => \^master_dwr_resp\(0),
      I1 => lmb_wr_resp(1),
      I2 => \^master_dwr_resp\(1),
      I3 => wr_resp_zero,
      I4 => \^p_1_in\,
      I5 => rd_resp_zero,
      O => master_error0
    );
\Use_Dbg_Mem_Access.rd_resp_zero_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^has_fifo.axi_rd_resp_reg[0]_0\,
      I1 => lmb_rd_resp(1),
      I2 => \Has_FIFO.axi_rd_resp_reg_n_0_[1]\,
      O => \^p_1_in\
    );
\Use_Dbg_Mem_Access.wr_resp_zero_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^master_dwr_resp\(0),
      I1 => lmb_wr_resp(1),
      I2 => \^master_dwr_resp\(1),
      O => \axi_wr_resp_reg[0]_0\
    );
\Use_Trace_External_AXI_Master.frame_word_last_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D555"
    )
        port map (
      I0 => \Use_Trace_External_AXI_Master.frame_word_last_reg\,
      I1 => \^axi_wvalid_reg_0\,
      I2 => M_AXI_WREADY,
      I3 => \^axi_dwr_sel\,
      O => \Use_Trace_External_AXI_Master.trace_started_reg\(0)
    );
\Use_Trace_External_AXI_Master.saved_trdata[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7777777"
    )
        port map (
      I0 => M_AXI_ARESETN,
      I1 => \Use_Trace_External_AXI_Master.frame_word_last_reg\,
      I2 => \^axi_wvalid_reg_0\,
      I3 => M_AXI_WREADY,
      I4 => \^axi_dwr_sel\,
      O => M_AXI_ARESETN_0
    );
\Use_Trace_External_AXI_Master.trace_word[16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => \^axi_dwr_sel\,
      I1 => M_AXI_WREADY,
      I2 => \^axi_wvalid_reg_0\,
      I3 => \Use_Trace_External_AXI_Master.frame_word_last_reg\,
      O => \Has_FIFO.axi_dwr_sel_reg_1\
    );
address_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FA08"
    )
        port map (
      I0 => \^fsm_sequential_wr_state_reg[1]_0\(0),
      I1 => M_AXI_AWREADY,
      I2 => wr_state(0),
      I3 => address_done_reg_n_0,
      O => address_done_i_1_n_0
    );
address_done_reg: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => address_done_i_1_n_0,
      Q => address_done_reg_n_0,
      R => \^reset\
    );
axi_dwr_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FC80"
    )
        port map (
      I0 => M_AXI_BVALID,
      I1 => wr_state(0),
      I2 => \^fsm_sequential_wr_state_reg[1]_0\(0),
      I3 => \^axi_dwr_done_reg_0\,
      O => axi_dwr_done_i_1_n_0
    );
axi_dwr_done_reg: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => axi_dwr_done_i_1_n_0,
      Q => \^axi_dwr_done_reg_0\,
      R => \^reset\
    );
axi_wr_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFC5000000C5"
    )
        port map (
      I0 => axi_wr_start,
      I1 => \Has_FIFO.axi_dwr_sel_reg_3\,
      I2 => \^axi_dwr_sel\,
      I3 => \^fsm_sequential_wr_state_reg[1]_0\(0),
      I4 => wr_state(0),
      I5 => axi_wr_idle_reg_n_0,
      O => axi_wr_idle_i_1_n_0
    );
axi_wr_idle_reg: unisim.vcomponents.FDSE
     port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => axi_wr_idle_i_1_n_0,
      Q => axi_wr_idle_reg_n_0,
      S => \^reset\
    );
\axi_wr_resp[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFCFFFC88000000"
    )
        port map (
      I0 => M_AXI_BRESP(0),
      I1 => \^fsm_sequential_wr_state_reg[1]_0\(0),
      I2 => \FSM_sequential_wr_state[0]_i_3_n_0\,
      I3 => wr_state(0),
      I4 => M_AXI_BVALID,
      I5 => \^master_dwr_resp\(0),
      O => \axi_wr_resp[0]_i_1_n_0\
    );
\axi_wr_resp[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFCFFFC88000000"
    )
        port map (
      I0 => M_AXI_BRESP(1),
      I1 => \^fsm_sequential_wr_state_reg[1]_0\(0),
      I2 => \FSM_sequential_wr_state[0]_i_3_n_0\,
      I3 => wr_state(0),
      I4 => M_AXI_BVALID,
      I5 => \^master_dwr_resp\(1),
      O => \axi_wr_resp[1]_i_1_n_0\
    );
\axi_wr_resp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => \axi_wr_resp[0]_i_1_n_0\,
      Q => \^master_dwr_resp\(0),
      R => \^reset\
    );
\axi_wr_resp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => \axi_wr_resp[1]_i_1_n_0\,
      Q => \^master_dwr_resp\(1),
      R => \^reset\
    );
axi_wvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF44"
    )
        port map (
      I0 => \^fsm_sequential_wr_state_reg[1]_0\(0),
      I1 => wr_state(0),
      I2 => axi_wvalid_i_2_n_0,
      I3 => \^axi_wvalid_reg_0\,
      O => axi_wvalid_i_1_n_0
    );
axi_wvalid_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => M_AXI_WREADY,
      I1 => \len_reg_n_0_[3]\,
      I2 => \len_reg_n_0_[2]\,
      I3 => \len_reg_n_0_[0]\,
      I4 => \len_reg_n_0_[1]\,
      I5 => \len_reg_n_0_[4]\,
      O => axi_wvalid_i_2_n_0
    );
axi_wvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => axi_wvalid_i_1_n_0,
      Q => \^axi_wvalid_reg_0\,
      R => \^reset\
    );
data_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FA08"
    )
        port map (
      I0 => \^fsm_sequential_wr_state_reg[1]_0\(0),
      I1 => axi_wvalid_i_2_n_0,
      I2 => wr_state(0),
      I3 => data_done_reg_n_0,
      O => data_done_i_1_n_0
    );
data_done_reg: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => '1',
      D => data_done_i_1_n_0,
      Q => data_done_reg_n_0,
      R => \^reset\
    );
\len[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE0E0"
    )
        port map (
      I0 => \^axi_dwr_sel\,
      I1 => Q(0),
      I2 => wr_state(0),
      I3 => \len_reg_n_0_[0]\,
      I4 => \^fsm_sequential_wr_state_reg[1]_0\(0),
      O => len(0)
    );
\len[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE0E0FFE0E0E0E0"
    )
        port map (
      I0 => \^axi_dwr_sel\,
      I1 => Q(1),
      I2 => wr_state(0),
      I3 => \len_reg_n_0_[0]\,
      I4 => \len_reg_n_0_[1]\,
      I5 => \^fsm_sequential_wr_state_reg[1]_0\(0),
      O => len(1)
    );
\len[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808FF08FF080808"
    )
        port map (
      I0 => wr_state(0),
      I1 => Q(2),
      I2 => \^axi_dwr_sel\,
      I3 => \^fsm_sequential_wr_state_reg[1]_0\(0),
      I4 => \len_reg_n_0_[2]\,
      I5 => \len[2]_i_2_n_0\,
      O => len(2)
    );
\len[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \len_reg_n_0_[0]\,
      I1 => \len_reg_n_0_[1]\,
      O => \len[2]_i_2_n_0\
    );
\len[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FFFF0808080808"
    )
        port map (
      I0 => wr_state(0),
      I1 => Q(3),
      I2 => \^axi_dwr_sel\,
      I3 => \len_reg_n_0_[3]\,
      I4 => \len[3]_i_2_n_0\,
      I5 => \^fsm_sequential_wr_state_reg[1]_0\(0),
      O => len(3)
    );
\len[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \len_reg_n_0_[1]\,
      I1 => \len_reg_n_0_[0]\,
      I2 => \len_reg_n_0_[2]\,
      O => \len[3]_i_2_n_0\
    );
\len[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => wr_state(0),
      I1 => M_AXI_WREADY,
      I2 => \len[4]_i_3_n_0\,
      I3 => \^fsm_sequential_wr_state_reg[1]_0\(0),
      O => \len[4]_i_1_n_0\
    );
\len[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0808FF08080808"
    )
        port map (
      I0 => wr_state(0),
      I1 => Q(4),
      I2 => \^axi_dwr_sel\,
      I3 => \len_reg_n_0_[4]\,
      I4 => \len[4]_i_4_n_0\,
      I5 => \^fsm_sequential_wr_state_reg[1]_0\(0),
      O => len(4)
    );
\len[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \len_reg_n_0_[4]\,
      I1 => \len_reg_n_0_[1]\,
      I2 => \len_reg_n_0_[0]\,
      I3 => \len_reg_n_0_[2]\,
      I4 => \len_reg_n_0_[3]\,
      O => \len[4]_i_3_n_0\
    );
\len[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \len_reg_n_0_[3]\,
      I1 => \len_reg_n_0_[2]\,
      I2 => \len_reg_n_0_[0]\,
      I3 => \len_reg_n_0_[1]\,
      O => \len[4]_i_4_n_0\
    );
\len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \len[4]_i_1_n_0\,
      D => len(0),
      Q => \len_reg_n_0_[0]\,
      R => \^reset\
    );
\len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \len[4]_i_1_n_0\,
      D => len(1),
      Q => \len_reg_n_0_[1]\,
      R => \^reset\
    );
\len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \len[4]_i_1_n_0\,
      D => len(2),
      Q => \len_reg_n_0_[2]\,
      R => \^reset\
    );
\len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \len[4]_i_1_n_0\,
      D => len(3),
      Q => \len_reg_n_0_[3]\,
      R => \^reset\
    );
\len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXI_ACLK,
      CE => \len[4]_i_1_n_0\,
      D => len(4),
      Q => \len_reg_n_0_[4]\,
      R => \^reset\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_slave_attachment is
  port (
    \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]\ : out STD_LOGIC;
    Bus_RNW_reg_reg : out STD_LOGIC;
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_BVALID : out STD_LOGIC;
    bus2ip_rdce : out STD_LOGIC_VECTOR ( 0 to 0 );
    Bus_RNW_reg_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_1\ : out STD_LOGIC;
    Bus_RNW_reg_reg_1 : out STD_LOGIC;
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Functional_Reset : in STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC;
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dbgreg_force_lock : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    unlocked : in STD_LOGIC;
    S_AXI_ARREADY : in STD_LOGIC;
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AWREADY : in STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC;
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_slave_attachment : entity is "slave_attachment";
end test_mdm_1_0_slave_attachment;

architecture STRUCTURE of test_mdm_1_0_slave_attachment is
  signal \FSM_onehot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  signal I_DECODER_n_10 : STD_LOGIC;
  signal I_DECODER_n_11 : STD_LOGIC;
  signal I_DECODER_n_12 : STD_LOGIC;
  signal I_DECODER_n_13 : STD_LOGIC;
  signal I_DECODER_n_14 : STD_LOGIC;
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal \^s_axi_rvalid\ : STD_LOGIC;
  signal \bus2ip_addr_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[4]_i_2_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \bus2ip_addr_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \bus2ip_addr_i_reg_n_0_[4]\ : STD_LOGIC;
  signal bus2ip_rnw_i : STD_LOGIC;
  signal rst : STD_LOGIC;
  signal s_axi_bresp_i : STD_LOGIC;
  signal s_axi_rresp_i : STD_LOGIC;
  signal start2 : STD_LOGIC;
  signal start2_i_1_n_0 : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "sm_read:1000,sm_write:0100,sm_resp:0001,sm_idle:0010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "sm_read:1000,sm_write:0100,sm_resp:0001,sm_idle:0010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "sm_read:1000,sm_write:0100,sm_resp:0001,sm_idle:0010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "sm_read:1000,sm_write:0100,sm_resp:0001,sm_idle:0010";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus2ip_addr_i[3]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[4]_i_2\ : label is "soft_lutpair117";
begin
  S_AXI_BVALID <= \^s_axi_bvalid\;
  S_AXI_RVALID <= \^s_axi_rvalid\;
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444F444F444F44"
    )
        port map (
      I0 => \FSM_onehot_state[1]_i_2_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => S_AXI_ARVALID,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => S_AXI_WVALID,
      I5 => S_AXI_AWVALID,
      O => \FSM_onehot_state[1]_i_1_n_0\
    );
\FSM_onehot_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \^s_axi_bvalid\,
      I1 => S_AXI_BREADY,
      I2 => \^s_axi_rvalid\,
      I3 => S_AXI_RREADY,
      O => \FSM_onehot_state[1]_i_2_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => I_DECODER_n_12,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      R => rst
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[1]\,
      S => rst
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => I_DECODER_n_11,
      Q => s_axi_bresp_i,
      R => rst
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => I_DECODER_n_10,
      Q => s_axi_rresp_i,
      R => rst
    );
I_DECODER: entity work.test_mdm_1_0_address_decoder
     port map (
      Bus_RNW_reg_reg_0 => Bus_RNW_reg_reg,
      Bus_RNW_reg_reg_1 => Bus_RNW_reg_reg_0,
      Bus_RNW_reg_reg_2 => Bus_RNW_reg_reg_1,
      D(2) => I_DECODER_n_10,
      D(1) => I_DECODER_n_11,
      D(0) => I_DECODER_n_12,
      E(0) => E(0),
      \FSM_onehot_state_reg[0]\ => \FSM_onehot_state[1]_i_2_n_0\,
      \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0\ => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]\,
      \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_1\ => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0\,
      \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_2\ => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_1\,
      \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]_0\ => \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]\,
      \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg\ => \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg\,
      \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]_0\(2) => \bus2ip_addr_i_reg_n_0_[4]\,
      \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]_0\(1) => \bus2ip_addr_i_reg_n_0_[3]\,
      \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]_0\(0) => \bus2ip_addr_i_reg_n_0_[2]\,
      Q => start2,
      S_AXI_ACLK => S_AXI_ACLK,
      S_AXI_ARESETN => S_AXI_ARESETN,
      S_AXI_ARREADY => S_AXI_ARREADY,
      S_AXI_ARVALID => S_AXI_ARVALID,
      S_AXI_AWREADY => S_AXI_AWREADY,
      S_AXI_AWVALID => S_AXI_AWVALID,
      S_AXI_BREADY => S_AXI_BREADY,
      S_AXI_BREADY_0 => I_DECODER_n_14,
      S_AXI_BVALID => \^s_axi_bvalid\,
      S_AXI_RREADY => S_AXI_RREADY,
      S_AXI_RREADY_0 => I_DECODER_n_13,
      S_AXI_RVALID => \^s_axi_rvalid\,
      S_AXI_WDATA(1 downto 0) => S_AXI_WDATA(1 downto 0),
      S_AXI_WVALID => S_AXI_WVALID,
      bus2ip_rdce(0) => bus2ip_rdce(0),
      bus2ip_rnw_i => bus2ip_rnw_i,
      dbgreg_force_lock => dbgreg_force_lock,
      s_axi_rvalid_i_reg(3) => s_axi_rresp_i,
      s_axi_rvalid_i_reg(2) => s_axi_bresp_i,
      s_axi_rvalid_i_reg(1) => \FSM_onehot_state_reg_n_0_[1]\,
      s_axi_rvalid_i_reg(0) => \FSM_onehot_state_reg_n_0_[0]\,
      unlocked => unlocked
    );
\bus2ip_addr_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => S_AXI_ARADDR(0),
      I1 => S_AXI_ARVALID,
      I2 => S_AXI_AWADDR(0),
      O => \bus2ip_addr_i[2]_i_1_n_0\
    );
\bus2ip_addr_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => S_AXI_ARADDR(1),
      I1 => S_AXI_ARVALID,
      I2 => S_AXI_AWADDR(1),
      O => \bus2ip_addr_i[3]_i_1_n_0\
    );
\bus2ip_addr_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA00"
    )
        port map (
      I0 => S_AXI_ARVALID,
      I1 => S_AXI_WVALID,
      I2 => S_AXI_AWVALID,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \bus2ip_addr_i[4]_i_1_n_0\
    );
\bus2ip_addr_i[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => S_AXI_ARADDR(2),
      I1 => S_AXI_ARVALID,
      I2 => S_AXI_AWADDR(2),
      O => \bus2ip_addr_i[4]_i_2_n_0\
    );
\bus2ip_addr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bus2ip_addr_i[4]_i_1_n_0\,
      D => \bus2ip_addr_i[2]_i_1_n_0\,
      Q => \bus2ip_addr_i_reg_n_0_[2]\,
      R => rst
    );
\bus2ip_addr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bus2ip_addr_i[4]_i_1_n_0\,
      D => \bus2ip_addr_i[3]_i_1_n_0\,
      Q => \bus2ip_addr_i_reg_n_0_[3]\,
      R => rst
    );
\bus2ip_addr_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bus2ip_addr_i[4]_i_1_n_0\,
      D => \bus2ip_addr_i[4]_i_2_n_0\,
      Q => \bus2ip_addr_i_reg_n_0_[4]\,
      R => rst
    );
bus2ip_rnw_i_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \bus2ip_addr_i[4]_i_1_n_0\,
      D => S_AXI_ARVALID,
      Q => bus2ip_rnw_i,
      R => rst
    );
rst_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => Functional_Reset,
      Q => rst,
      R => '0'
    );
s_axi_bvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => I_DECODER_n_14,
      Q => \^s_axi_bvalid\,
      R => rst
    );
\s_axi_rdata_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => s_axi_rresp_i,
      D => D(0),
      Q => S_AXI_RDATA(0),
      R => rst
    );
\s_axi_rdata_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => s_axi_rresp_i,
      D => D(10),
      Q => S_AXI_RDATA(10),
      R => rst
    );
\s_axi_rdata_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => s_axi_rresp_i,
      D => D(11),
      Q => S_AXI_RDATA(11),
      R => rst
    );
\s_axi_rdata_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => s_axi_rresp_i,
      D => D(12),
      Q => S_AXI_RDATA(12),
      R => rst
    );
\s_axi_rdata_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => s_axi_rresp_i,
      D => D(13),
      Q => S_AXI_RDATA(13),
      R => rst
    );
\s_axi_rdata_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => s_axi_rresp_i,
      D => D(14),
      Q => S_AXI_RDATA(14),
      R => rst
    );
\s_axi_rdata_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => s_axi_rresp_i,
      D => D(15),
      Q => S_AXI_RDATA(15),
      R => rst
    );
\s_axi_rdata_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => s_axi_rresp_i,
      D => D(16),
      Q => S_AXI_RDATA(16),
      R => rst
    );
\s_axi_rdata_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => s_axi_rresp_i,
      D => D(17),
      Q => S_AXI_RDATA(17),
      R => rst
    );
\s_axi_rdata_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => s_axi_rresp_i,
      D => D(18),
      Q => S_AXI_RDATA(18),
      R => rst
    );
\s_axi_rdata_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => s_axi_rresp_i,
      D => D(19),
      Q => S_AXI_RDATA(19),
      R => rst
    );
\s_axi_rdata_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => s_axi_rresp_i,
      D => D(1),
      Q => S_AXI_RDATA(1),
      R => rst
    );
\s_axi_rdata_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => s_axi_rresp_i,
      D => D(20),
      Q => S_AXI_RDATA(20),
      R => rst
    );
\s_axi_rdata_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => s_axi_rresp_i,
      D => D(21),
      Q => S_AXI_RDATA(21),
      R => rst
    );
\s_axi_rdata_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => s_axi_rresp_i,
      D => D(22),
      Q => S_AXI_RDATA(22),
      R => rst
    );
\s_axi_rdata_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => s_axi_rresp_i,
      D => D(23),
      Q => S_AXI_RDATA(23),
      R => rst
    );
\s_axi_rdata_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => s_axi_rresp_i,
      D => D(24),
      Q => S_AXI_RDATA(24),
      R => rst
    );
\s_axi_rdata_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => s_axi_rresp_i,
      D => D(25),
      Q => S_AXI_RDATA(25),
      R => rst
    );
\s_axi_rdata_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => s_axi_rresp_i,
      D => D(26),
      Q => S_AXI_RDATA(26),
      R => rst
    );
\s_axi_rdata_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => s_axi_rresp_i,
      D => D(27),
      Q => S_AXI_RDATA(27),
      R => rst
    );
\s_axi_rdata_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => s_axi_rresp_i,
      D => D(28),
      Q => S_AXI_RDATA(28),
      R => rst
    );
\s_axi_rdata_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => s_axi_rresp_i,
      D => D(29),
      Q => S_AXI_RDATA(29),
      R => rst
    );
\s_axi_rdata_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => s_axi_rresp_i,
      D => D(2),
      Q => S_AXI_RDATA(2),
      R => rst
    );
\s_axi_rdata_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => s_axi_rresp_i,
      D => D(30),
      Q => S_AXI_RDATA(30),
      R => rst
    );
\s_axi_rdata_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => s_axi_rresp_i,
      D => D(31),
      Q => S_AXI_RDATA(31),
      R => rst
    );
\s_axi_rdata_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => s_axi_rresp_i,
      D => D(3),
      Q => S_AXI_RDATA(3),
      R => rst
    );
\s_axi_rdata_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => s_axi_rresp_i,
      D => D(4),
      Q => S_AXI_RDATA(4),
      R => rst
    );
\s_axi_rdata_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => s_axi_rresp_i,
      D => D(5),
      Q => S_AXI_RDATA(5),
      R => rst
    );
\s_axi_rdata_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => s_axi_rresp_i,
      D => D(6),
      Q => S_AXI_RDATA(6),
      R => rst
    );
\s_axi_rdata_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => s_axi_rresp_i,
      D => D(7),
      Q => S_AXI_RDATA(7),
      R => rst
    );
\s_axi_rdata_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => s_axi_rresp_i,
      D => D(8),
      Q => S_AXI_RDATA(8),
      R => rst
    );
\s_axi_rdata_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => s_axi_rresp_i,
      D => D(9),
      Q => S_AXI_RDATA(9),
      R => rst
    );
s_axi_rvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => I_DECODER_n_13,
      Q => \^s_axi_rvalid\,
      R => rst
    );
start2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => S_AXI_WVALID,
      I1 => S_AXI_AWVALID,
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      I3 => S_AXI_ARVALID,
      O => start2_i_1_n_0
    );
start2_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => start2_i_1_n_0,
      Q => start2,
      R => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_axi_lite_ipif is
  port (
    \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\ : out STD_LOGIC;
    Bus_RNW_reg : out STD_LOGIC;
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_BVALID : out STD_LOGIC;
    bus2ip_rdce : out STD_LOGIC_VECTOR ( 0 to 0 );
    Bus_RNW_reg_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0\ : out STD_LOGIC;
    Bus_RNW_reg_reg_0 : out STD_LOGIC;
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Functional_Reset : in STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC;
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dbgreg_force_lock : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    unlocked : in STD_LOGIC;
    S_AXI_ARREADY : in STD_LOGIC;
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AWREADY : in STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC;
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_axi_lite_ipif : entity is "axi_lite_ipif";
end test_mdm_1_0_axi_lite_ipif;

architecture STRUCTURE of test_mdm_1_0_axi_lite_ipif is
begin
I_SLAVE_ATTACHMENT: entity work.test_mdm_1_0_slave_attachment
     port map (
      Bus_RNW_reg_reg => Bus_RNW_reg,
      Bus_RNW_reg_reg_0 => Bus_RNW_reg_reg,
      Bus_RNW_reg_reg_1 => Bus_RNW_reg_reg_0,
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      Functional_Reset => Functional_Reset,
      \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]\ => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0\ => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]\,
      \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_1\ => \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0\,
      \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]\ => \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\,
      \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg\ => \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg\,
      S_AXI_ACLK => S_AXI_ACLK,
      S_AXI_ARADDR(2 downto 0) => S_AXI_ARADDR(2 downto 0),
      S_AXI_ARESETN => S_AXI_ARESETN,
      S_AXI_ARREADY => S_AXI_ARREADY,
      S_AXI_ARVALID => S_AXI_ARVALID,
      S_AXI_AWADDR(2 downto 0) => S_AXI_AWADDR(2 downto 0),
      S_AXI_AWREADY => S_AXI_AWREADY,
      S_AXI_AWVALID => S_AXI_AWVALID,
      S_AXI_BREADY => S_AXI_BREADY,
      S_AXI_BVALID => S_AXI_BVALID,
      S_AXI_RDATA(31 downto 0) => S_AXI_RDATA(31 downto 0),
      S_AXI_RREADY => S_AXI_RREADY,
      S_AXI_RVALID => S_AXI_RVALID,
      S_AXI_WDATA(1 downto 0) => S_AXI_WDATA(1 downto 0),
      S_AXI_WVALID => S_AXI_WVALID,
      bus2ip_rdce(0) => bus2ip_rdce(0),
      dbgreg_force_lock => dbgreg_force_lock,
      unlocked => unlocked
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0_MDM is
  port (
    Config_Reset : in STD_LOGIC;
    Scan_Reset_Sel : in STD_LOGIC;
    Scan_Reset : in STD_LOGIC;
    Scan_En : in STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    M_AXI_ACLK : in STD_LOGIC;
    M_AXI_ARESETN : in STD_LOGIC;
    M_AXIS_ACLK : in STD_LOGIC;
    M_AXIS_ARESETN : in STD_LOGIC;
    Interrupt : out STD_LOGIC;
    Ext_BRK : out STD_LOGIC;
    Ext_NM_BRK : out STD_LOGIC;
    Debug_SYS_Rst : out STD_LOGIC;
    Trig_In_0 : in STD_LOGIC;
    Trig_Ack_In_0 : out STD_LOGIC;
    Trig_Out_0 : out STD_LOGIC;
    Trig_Ack_Out_0 : in STD_LOGIC;
    Trig_In_1 : in STD_LOGIC;
    Trig_Ack_In_1 : out STD_LOGIC;
    Trig_Out_1 : out STD_LOGIC;
    Trig_Ack_Out_1 : in STD_LOGIC;
    Trig_In_2 : in STD_LOGIC;
    Trig_Ack_In_2 : out STD_LOGIC;
    Trig_Out_2 : out STD_LOGIC;
    Trig_Ack_Out_2 : in STD_LOGIC;
    Trig_In_3 : in STD_LOGIC;
    Trig_Ack_In_3 : out STD_LOGIC;
    Trig_Out_3 : out STD_LOGIC;
    Trig_Ack_Out_3 : in STD_LOGIC;
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_BVALID : out STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC;
    M_AXI_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_AWLOCK : out STD_LOGIC;
    M_AXI_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_AWVALID : out STD_LOGIC;
    M_AXI_AWREADY : in STD_LOGIC;
    M_AXI_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_WLAST : out STD_LOGIC;
    M_AXI_WVALID : out STD_LOGIC;
    M_AXI_WREADY : in STD_LOGIC;
    M_AXI_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_BVALID : in STD_LOGIC;
    M_AXI_BREADY : out STD_LOGIC;
    M_AXI_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_ARLOCK : out STD_LOGIC;
    M_AXI_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_ARVALID : out STD_LOGIC;
    M_AXI_ARREADY : in STD_LOGIC;
    M_AXI_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_RLAST : in STD_LOGIC;
    M_AXI_RVALID : in STD_LOGIC;
    M_AXI_RREADY : out STD_LOGIC;
    LMB_Data_Addr_0 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_0 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_0 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_0 : out STD_LOGIC;
    LMB_Read_Strobe_0 : out STD_LOGIC;
    LMB_Write_Strobe_0 : out STD_LOGIC;
    LMB_Ready_0 : in STD_LOGIC;
    LMB_Wait_0 : in STD_LOGIC;
    LMB_CE_0 : in STD_LOGIC;
    LMB_UE_0 : in STD_LOGIC;
    LMB_Byte_Enable_0 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_1 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_1 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_1 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_1 : out STD_LOGIC;
    LMB_Read_Strobe_1 : out STD_LOGIC;
    LMB_Write_Strobe_1 : out STD_LOGIC;
    LMB_Ready_1 : in STD_LOGIC;
    LMB_Wait_1 : in STD_LOGIC;
    LMB_CE_1 : in STD_LOGIC;
    LMB_UE_1 : in STD_LOGIC;
    LMB_Byte_Enable_1 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_2 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_2 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_2 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_2 : out STD_LOGIC;
    LMB_Read_Strobe_2 : out STD_LOGIC;
    LMB_Write_Strobe_2 : out STD_LOGIC;
    LMB_Ready_2 : in STD_LOGIC;
    LMB_Wait_2 : in STD_LOGIC;
    LMB_CE_2 : in STD_LOGIC;
    LMB_UE_2 : in STD_LOGIC;
    LMB_Byte_Enable_2 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_3 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_3 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_3 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_3 : out STD_LOGIC;
    LMB_Read_Strobe_3 : out STD_LOGIC;
    LMB_Write_Strobe_3 : out STD_LOGIC;
    LMB_Ready_3 : in STD_LOGIC;
    LMB_Wait_3 : in STD_LOGIC;
    LMB_CE_3 : in STD_LOGIC;
    LMB_UE_3 : in STD_LOGIC;
    LMB_Byte_Enable_3 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_4 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_4 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_4 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_4 : out STD_LOGIC;
    LMB_Read_Strobe_4 : out STD_LOGIC;
    LMB_Write_Strobe_4 : out STD_LOGIC;
    LMB_Ready_4 : in STD_LOGIC;
    LMB_Wait_4 : in STD_LOGIC;
    LMB_CE_4 : in STD_LOGIC;
    LMB_UE_4 : in STD_LOGIC;
    LMB_Byte_Enable_4 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_5 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_5 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_5 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_5 : out STD_LOGIC;
    LMB_Read_Strobe_5 : out STD_LOGIC;
    LMB_Write_Strobe_5 : out STD_LOGIC;
    LMB_Ready_5 : in STD_LOGIC;
    LMB_Wait_5 : in STD_LOGIC;
    LMB_CE_5 : in STD_LOGIC;
    LMB_UE_5 : in STD_LOGIC;
    LMB_Byte_Enable_5 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_6 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_6 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_6 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_6 : out STD_LOGIC;
    LMB_Read_Strobe_6 : out STD_LOGIC;
    LMB_Write_Strobe_6 : out STD_LOGIC;
    LMB_Ready_6 : in STD_LOGIC;
    LMB_Wait_6 : in STD_LOGIC;
    LMB_CE_6 : in STD_LOGIC;
    LMB_UE_6 : in STD_LOGIC;
    LMB_Byte_Enable_6 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_7 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_7 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_7 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_7 : out STD_LOGIC;
    LMB_Read_Strobe_7 : out STD_LOGIC;
    LMB_Write_Strobe_7 : out STD_LOGIC;
    LMB_Ready_7 : in STD_LOGIC;
    LMB_Wait_7 : in STD_LOGIC;
    LMB_CE_7 : in STD_LOGIC;
    LMB_UE_7 : in STD_LOGIC;
    LMB_Byte_Enable_7 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_8 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_8 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_8 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_8 : out STD_LOGIC;
    LMB_Read_Strobe_8 : out STD_LOGIC;
    LMB_Write_Strobe_8 : out STD_LOGIC;
    LMB_Ready_8 : in STD_LOGIC;
    LMB_Wait_8 : in STD_LOGIC;
    LMB_CE_8 : in STD_LOGIC;
    LMB_UE_8 : in STD_LOGIC;
    LMB_Byte_Enable_8 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_9 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_9 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_9 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_9 : out STD_LOGIC;
    LMB_Read_Strobe_9 : out STD_LOGIC;
    LMB_Write_Strobe_9 : out STD_LOGIC;
    LMB_Ready_9 : in STD_LOGIC;
    LMB_Wait_9 : in STD_LOGIC;
    LMB_CE_9 : in STD_LOGIC;
    LMB_UE_9 : in STD_LOGIC;
    LMB_Byte_Enable_9 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_10 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_10 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_10 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_10 : out STD_LOGIC;
    LMB_Read_Strobe_10 : out STD_LOGIC;
    LMB_Write_Strobe_10 : out STD_LOGIC;
    LMB_Ready_10 : in STD_LOGIC;
    LMB_Wait_10 : in STD_LOGIC;
    LMB_CE_10 : in STD_LOGIC;
    LMB_UE_10 : in STD_LOGIC;
    LMB_Byte_Enable_10 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_11 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_11 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_11 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_11 : out STD_LOGIC;
    LMB_Read_Strobe_11 : out STD_LOGIC;
    LMB_Write_Strobe_11 : out STD_LOGIC;
    LMB_Ready_11 : in STD_LOGIC;
    LMB_Wait_11 : in STD_LOGIC;
    LMB_CE_11 : in STD_LOGIC;
    LMB_UE_11 : in STD_LOGIC;
    LMB_Byte_Enable_11 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_12 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_12 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_12 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_12 : out STD_LOGIC;
    LMB_Read_Strobe_12 : out STD_LOGIC;
    LMB_Write_Strobe_12 : out STD_LOGIC;
    LMB_Ready_12 : in STD_LOGIC;
    LMB_Wait_12 : in STD_LOGIC;
    LMB_CE_12 : in STD_LOGIC;
    LMB_UE_12 : in STD_LOGIC;
    LMB_Byte_Enable_12 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_13 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_13 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_13 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_13 : out STD_LOGIC;
    LMB_Read_Strobe_13 : out STD_LOGIC;
    LMB_Write_Strobe_13 : out STD_LOGIC;
    LMB_Ready_13 : in STD_LOGIC;
    LMB_Wait_13 : in STD_LOGIC;
    LMB_CE_13 : in STD_LOGIC;
    LMB_UE_13 : in STD_LOGIC;
    LMB_Byte_Enable_13 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_14 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_14 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_14 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_14 : out STD_LOGIC;
    LMB_Read_Strobe_14 : out STD_LOGIC;
    LMB_Write_Strobe_14 : out STD_LOGIC;
    LMB_Ready_14 : in STD_LOGIC;
    LMB_Wait_14 : in STD_LOGIC;
    LMB_CE_14 : in STD_LOGIC;
    LMB_UE_14 : in STD_LOGIC;
    LMB_Byte_Enable_14 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_15 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_15 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_15 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_15 : out STD_LOGIC;
    LMB_Read_Strobe_15 : out STD_LOGIC;
    LMB_Write_Strobe_15 : out STD_LOGIC;
    LMB_Ready_15 : in STD_LOGIC;
    LMB_Wait_15 : in STD_LOGIC;
    LMB_CE_15 : in STD_LOGIC;
    LMB_UE_15 : in STD_LOGIC;
    LMB_Byte_Enable_15 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_16 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_16 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_16 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_16 : out STD_LOGIC;
    LMB_Read_Strobe_16 : out STD_LOGIC;
    LMB_Write_Strobe_16 : out STD_LOGIC;
    LMB_Ready_16 : in STD_LOGIC;
    LMB_Wait_16 : in STD_LOGIC;
    LMB_CE_16 : in STD_LOGIC;
    LMB_UE_16 : in STD_LOGIC;
    LMB_Byte_Enable_16 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_17 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_17 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_17 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_17 : out STD_LOGIC;
    LMB_Read_Strobe_17 : out STD_LOGIC;
    LMB_Write_Strobe_17 : out STD_LOGIC;
    LMB_Ready_17 : in STD_LOGIC;
    LMB_Wait_17 : in STD_LOGIC;
    LMB_CE_17 : in STD_LOGIC;
    LMB_UE_17 : in STD_LOGIC;
    LMB_Byte_Enable_17 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_18 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_18 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_18 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_18 : out STD_LOGIC;
    LMB_Read_Strobe_18 : out STD_LOGIC;
    LMB_Write_Strobe_18 : out STD_LOGIC;
    LMB_Ready_18 : in STD_LOGIC;
    LMB_Wait_18 : in STD_LOGIC;
    LMB_CE_18 : in STD_LOGIC;
    LMB_UE_18 : in STD_LOGIC;
    LMB_Byte_Enable_18 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_19 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_19 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_19 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_19 : out STD_LOGIC;
    LMB_Read_Strobe_19 : out STD_LOGIC;
    LMB_Write_Strobe_19 : out STD_LOGIC;
    LMB_Ready_19 : in STD_LOGIC;
    LMB_Wait_19 : in STD_LOGIC;
    LMB_CE_19 : in STD_LOGIC;
    LMB_UE_19 : in STD_LOGIC;
    LMB_Byte_Enable_19 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_20 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_20 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_20 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_20 : out STD_LOGIC;
    LMB_Read_Strobe_20 : out STD_LOGIC;
    LMB_Write_Strobe_20 : out STD_LOGIC;
    LMB_Ready_20 : in STD_LOGIC;
    LMB_Wait_20 : in STD_LOGIC;
    LMB_CE_20 : in STD_LOGIC;
    LMB_UE_20 : in STD_LOGIC;
    LMB_Byte_Enable_20 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_21 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_21 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_21 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_21 : out STD_LOGIC;
    LMB_Read_Strobe_21 : out STD_LOGIC;
    LMB_Write_Strobe_21 : out STD_LOGIC;
    LMB_Ready_21 : in STD_LOGIC;
    LMB_Wait_21 : in STD_LOGIC;
    LMB_CE_21 : in STD_LOGIC;
    LMB_UE_21 : in STD_LOGIC;
    LMB_Byte_Enable_21 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_22 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_22 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_22 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_22 : out STD_LOGIC;
    LMB_Read_Strobe_22 : out STD_LOGIC;
    LMB_Write_Strobe_22 : out STD_LOGIC;
    LMB_Ready_22 : in STD_LOGIC;
    LMB_Wait_22 : in STD_LOGIC;
    LMB_CE_22 : in STD_LOGIC;
    LMB_UE_22 : in STD_LOGIC;
    LMB_Byte_Enable_22 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_23 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_23 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_23 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_23 : out STD_LOGIC;
    LMB_Read_Strobe_23 : out STD_LOGIC;
    LMB_Write_Strobe_23 : out STD_LOGIC;
    LMB_Ready_23 : in STD_LOGIC;
    LMB_Wait_23 : in STD_LOGIC;
    LMB_CE_23 : in STD_LOGIC;
    LMB_UE_23 : in STD_LOGIC;
    LMB_Byte_Enable_23 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_24 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_24 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_24 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_24 : out STD_LOGIC;
    LMB_Read_Strobe_24 : out STD_LOGIC;
    LMB_Write_Strobe_24 : out STD_LOGIC;
    LMB_Ready_24 : in STD_LOGIC;
    LMB_Wait_24 : in STD_LOGIC;
    LMB_CE_24 : in STD_LOGIC;
    LMB_UE_24 : in STD_LOGIC;
    LMB_Byte_Enable_24 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_25 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_25 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_25 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_25 : out STD_LOGIC;
    LMB_Read_Strobe_25 : out STD_LOGIC;
    LMB_Write_Strobe_25 : out STD_LOGIC;
    LMB_Ready_25 : in STD_LOGIC;
    LMB_Wait_25 : in STD_LOGIC;
    LMB_CE_25 : in STD_LOGIC;
    LMB_UE_25 : in STD_LOGIC;
    LMB_Byte_Enable_25 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_26 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_26 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_26 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_26 : out STD_LOGIC;
    LMB_Read_Strobe_26 : out STD_LOGIC;
    LMB_Write_Strobe_26 : out STD_LOGIC;
    LMB_Ready_26 : in STD_LOGIC;
    LMB_Wait_26 : in STD_LOGIC;
    LMB_CE_26 : in STD_LOGIC;
    LMB_UE_26 : in STD_LOGIC;
    LMB_Byte_Enable_26 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_27 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_27 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_27 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_27 : out STD_LOGIC;
    LMB_Read_Strobe_27 : out STD_LOGIC;
    LMB_Write_Strobe_27 : out STD_LOGIC;
    LMB_Ready_27 : in STD_LOGIC;
    LMB_Wait_27 : in STD_LOGIC;
    LMB_CE_27 : in STD_LOGIC;
    LMB_UE_27 : in STD_LOGIC;
    LMB_Byte_Enable_27 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_28 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_28 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_28 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_28 : out STD_LOGIC;
    LMB_Read_Strobe_28 : out STD_LOGIC;
    LMB_Write_Strobe_28 : out STD_LOGIC;
    LMB_Ready_28 : in STD_LOGIC;
    LMB_Wait_28 : in STD_LOGIC;
    LMB_CE_28 : in STD_LOGIC;
    LMB_UE_28 : in STD_LOGIC;
    LMB_Byte_Enable_28 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_29 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_29 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_29 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_29 : out STD_LOGIC;
    LMB_Read_Strobe_29 : out STD_LOGIC;
    LMB_Write_Strobe_29 : out STD_LOGIC;
    LMB_Ready_29 : in STD_LOGIC;
    LMB_Wait_29 : in STD_LOGIC;
    LMB_CE_29 : in STD_LOGIC;
    LMB_UE_29 : in STD_LOGIC;
    LMB_Byte_Enable_29 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_30 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_30 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_30 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_30 : out STD_LOGIC;
    LMB_Read_Strobe_30 : out STD_LOGIC;
    LMB_Write_Strobe_30 : out STD_LOGIC;
    LMB_Ready_30 : in STD_LOGIC;
    LMB_Wait_30 : in STD_LOGIC;
    LMB_CE_30 : in STD_LOGIC;
    LMB_UE_30 : in STD_LOGIC;
    LMB_Byte_Enable_30 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Addr_31 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Read_31 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_31 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_31 : out STD_LOGIC;
    LMB_Read_Strobe_31 : out STD_LOGIC;
    LMB_Write_Strobe_31 : out STD_LOGIC;
    LMB_Ready_31 : in STD_LOGIC;
    LMB_Wait_31 : in STD_LOGIC;
    LMB_CE_31 : in STD_LOGIC;
    LMB_UE_31 : in STD_LOGIC;
    LMB_Byte_Enable_31 : out STD_LOGIC_VECTOR ( 0 to 3 );
    M_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXIS_TID : out STD_LOGIC_VECTOR ( 6 downto 0 );
    M_AXIS_TREADY : in STD_LOGIC;
    M_AXIS_TVALID : out STD_LOGIC;
    TRACE_CLK_OUT : out STD_LOGIC;
    TRACE_CLK : in STD_LOGIC;
    TRACE_CTL : out STD_LOGIC;
    TRACE_DATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_Disable_0 : out STD_LOGIC;
    Dbg_Clk_0 : out STD_LOGIC;
    Dbg_TDI_0 : out STD_LOGIC;
    Dbg_TDO_0 : in STD_LOGIC;
    Dbg_Reg_En_0 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_0 : out STD_LOGIC;
    Dbg_Shift_0 : out STD_LOGIC;
    Dbg_Update_0 : out STD_LOGIC;
    Dbg_Rst_0 : out STD_LOGIC;
    Dbg_Trig_In_0 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_0 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_0 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_0 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_0 : out STD_LOGIC;
    Dbg_TrData_0 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_0 : out STD_LOGIC;
    Dbg_TrValid_0 : in STD_LOGIC;
    Dbg_AWADDR_0 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_0 : out STD_LOGIC;
    Dbg_AWREADY_0 : in STD_LOGIC;
    Dbg_WDATA_0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_0 : out STD_LOGIC;
    Dbg_WREADY_0 : in STD_LOGIC;
    Dbg_BRESP_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_0 : in STD_LOGIC;
    Dbg_BREADY_0 : out STD_LOGIC;
    Dbg_ARADDR_0 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_0 : out STD_LOGIC;
    Dbg_ARREADY_0 : in STD_LOGIC;
    Dbg_RDATA_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_0 : in STD_LOGIC;
    Dbg_RREADY_0 : out STD_LOGIC;
    Dbg_Disable_1 : out STD_LOGIC;
    Dbg_Clk_1 : out STD_LOGIC;
    Dbg_TDI_1 : out STD_LOGIC;
    Dbg_TDO_1 : in STD_LOGIC;
    Dbg_Reg_En_1 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_1 : out STD_LOGIC;
    Dbg_Shift_1 : out STD_LOGIC;
    Dbg_Update_1 : out STD_LOGIC;
    Dbg_Rst_1 : out STD_LOGIC;
    Dbg_Trig_In_1 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_1 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_1 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_1 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_1 : out STD_LOGIC;
    Dbg_TrData_1 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_1 : out STD_LOGIC;
    Dbg_TrValid_1 : in STD_LOGIC;
    Dbg_AWADDR_1 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_1 : out STD_LOGIC;
    Dbg_AWREADY_1 : in STD_LOGIC;
    Dbg_WDATA_1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_1 : out STD_LOGIC;
    Dbg_WREADY_1 : in STD_LOGIC;
    Dbg_BRESP_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_1 : in STD_LOGIC;
    Dbg_BREADY_1 : out STD_LOGIC;
    Dbg_ARADDR_1 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_1 : out STD_LOGIC;
    Dbg_ARREADY_1 : in STD_LOGIC;
    Dbg_RDATA_1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_1 : in STD_LOGIC;
    Dbg_RREADY_1 : out STD_LOGIC;
    Dbg_Disable_2 : out STD_LOGIC;
    Dbg_Clk_2 : out STD_LOGIC;
    Dbg_TDI_2 : out STD_LOGIC;
    Dbg_TDO_2 : in STD_LOGIC;
    Dbg_Reg_En_2 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_2 : out STD_LOGIC;
    Dbg_Shift_2 : out STD_LOGIC;
    Dbg_Update_2 : out STD_LOGIC;
    Dbg_Rst_2 : out STD_LOGIC;
    Dbg_Trig_In_2 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_2 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_2 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_2 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_2 : out STD_LOGIC;
    Dbg_TrData_2 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_2 : out STD_LOGIC;
    Dbg_TrValid_2 : in STD_LOGIC;
    Dbg_AWADDR_2 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_2 : out STD_LOGIC;
    Dbg_AWREADY_2 : in STD_LOGIC;
    Dbg_WDATA_2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_2 : out STD_LOGIC;
    Dbg_WREADY_2 : in STD_LOGIC;
    Dbg_BRESP_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_2 : in STD_LOGIC;
    Dbg_BREADY_2 : out STD_LOGIC;
    Dbg_ARADDR_2 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_2 : out STD_LOGIC;
    Dbg_ARREADY_2 : in STD_LOGIC;
    Dbg_RDATA_2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_2 : in STD_LOGIC;
    Dbg_RREADY_2 : out STD_LOGIC;
    Dbg_Disable_3 : out STD_LOGIC;
    Dbg_Clk_3 : out STD_LOGIC;
    Dbg_TDI_3 : out STD_LOGIC;
    Dbg_TDO_3 : in STD_LOGIC;
    Dbg_Reg_En_3 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_3 : out STD_LOGIC;
    Dbg_Shift_3 : out STD_LOGIC;
    Dbg_Update_3 : out STD_LOGIC;
    Dbg_Rst_3 : out STD_LOGIC;
    Dbg_Trig_In_3 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_3 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_3 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_3 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_3 : out STD_LOGIC;
    Dbg_TrData_3 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_3 : out STD_LOGIC;
    Dbg_TrValid_3 : in STD_LOGIC;
    Dbg_AWADDR_3 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_3 : out STD_LOGIC;
    Dbg_AWREADY_3 : in STD_LOGIC;
    Dbg_WDATA_3 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_3 : out STD_LOGIC;
    Dbg_WREADY_3 : in STD_LOGIC;
    Dbg_BRESP_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_3 : in STD_LOGIC;
    Dbg_BREADY_3 : out STD_LOGIC;
    Dbg_ARADDR_3 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_3 : out STD_LOGIC;
    Dbg_ARREADY_3 : in STD_LOGIC;
    Dbg_RDATA_3 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_3 : in STD_LOGIC;
    Dbg_RREADY_3 : out STD_LOGIC;
    Dbg_Disable_4 : out STD_LOGIC;
    Dbg_Clk_4 : out STD_LOGIC;
    Dbg_TDI_4 : out STD_LOGIC;
    Dbg_TDO_4 : in STD_LOGIC;
    Dbg_Reg_En_4 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_4 : out STD_LOGIC;
    Dbg_Shift_4 : out STD_LOGIC;
    Dbg_Update_4 : out STD_LOGIC;
    Dbg_Rst_4 : out STD_LOGIC;
    Dbg_Trig_In_4 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_4 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_4 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_4 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_4 : out STD_LOGIC;
    Dbg_TrData_4 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_4 : out STD_LOGIC;
    Dbg_TrValid_4 : in STD_LOGIC;
    Dbg_AWADDR_4 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_4 : out STD_LOGIC;
    Dbg_AWREADY_4 : in STD_LOGIC;
    Dbg_WDATA_4 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_4 : out STD_LOGIC;
    Dbg_WREADY_4 : in STD_LOGIC;
    Dbg_BRESP_4 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_4 : in STD_LOGIC;
    Dbg_BREADY_4 : out STD_LOGIC;
    Dbg_ARADDR_4 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_4 : out STD_LOGIC;
    Dbg_ARREADY_4 : in STD_LOGIC;
    Dbg_RDATA_4 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_4 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_4 : in STD_LOGIC;
    Dbg_RREADY_4 : out STD_LOGIC;
    Dbg_Disable_5 : out STD_LOGIC;
    Dbg_Clk_5 : out STD_LOGIC;
    Dbg_TDI_5 : out STD_LOGIC;
    Dbg_TDO_5 : in STD_LOGIC;
    Dbg_Reg_En_5 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_5 : out STD_LOGIC;
    Dbg_Shift_5 : out STD_LOGIC;
    Dbg_Update_5 : out STD_LOGIC;
    Dbg_Rst_5 : out STD_LOGIC;
    Dbg_Trig_In_5 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_5 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_5 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_5 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_5 : out STD_LOGIC;
    Dbg_TrData_5 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_5 : out STD_LOGIC;
    Dbg_TrValid_5 : in STD_LOGIC;
    Dbg_AWADDR_5 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_5 : out STD_LOGIC;
    Dbg_AWREADY_5 : in STD_LOGIC;
    Dbg_WDATA_5 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_5 : out STD_LOGIC;
    Dbg_WREADY_5 : in STD_LOGIC;
    Dbg_BRESP_5 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_5 : in STD_LOGIC;
    Dbg_BREADY_5 : out STD_LOGIC;
    Dbg_ARADDR_5 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_5 : out STD_LOGIC;
    Dbg_ARREADY_5 : in STD_LOGIC;
    Dbg_RDATA_5 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_5 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_5 : in STD_LOGIC;
    Dbg_RREADY_5 : out STD_LOGIC;
    Dbg_Disable_6 : out STD_LOGIC;
    Dbg_Clk_6 : out STD_LOGIC;
    Dbg_TDI_6 : out STD_LOGIC;
    Dbg_TDO_6 : in STD_LOGIC;
    Dbg_Reg_En_6 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_6 : out STD_LOGIC;
    Dbg_Shift_6 : out STD_LOGIC;
    Dbg_Update_6 : out STD_LOGIC;
    Dbg_Rst_6 : out STD_LOGIC;
    Dbg_Trig_In_6 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_6 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_6 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_6 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_6 : out STD_LOGIC;
    Dbg_TrData_6 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_6 : out STD_LOGIC;
    Dbg_TrValid_6 : in STD_LOGIC;
    Dbg_AWADDR_6 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_6 : out STD_LOGIC;
    Dbg_AWREADY_6 : in STD_LOGIC;
    Dbg_WDATA_6 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_6 : out STD_LOGIC;
    Dbg_WREADY_6 : in STD_LOGIC;
    Dbg_BRESP_6 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_6 : in STD_LOGIC;
    Dbg_BREADY_6 : out STD_LOGIC;
    Dbg_ARADDR_6 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_6 : out STD_LOGIC;
    Dbg_ARREADY_6 : in STD_LOGIC;
    Dbg_RDATA_6 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_6 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_6 : in STD_LOGIC;
    Dbg_RREADY_6 : out STD_LOGIC;
    Dbg_Disable_7 : out STD_LOGIC;
    Dbg_Clk_7 : out STD_LOGIC;
    Dbg_TDI_7 : out STD_LOGIC;
    Dbg_TDO_7 : in STD_LOGIC;
    Dbg_Reg_En_7 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_7 : out STD_LOGIC;
    Dbg_Shift_7 : out STD_LOGIC;
    Dbg_Update_7 : out STD_LOGIC;
    Dbg_Rst_7 : out STD_LOGIC;
    Dbg_Trig_In_7 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_7 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_7 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_7 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_7 : out STD_LOGIC;
    Dbg_TrData_7 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_7 : out STD_LOGIC;
    Dbg_TrValid_7 : in STD_LOGIC;
    Dbg_AWADDR_7 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_7 : out STD_LOGIC;
    Dbg_AWREADY_7 : in STD_LOGIC;
    Dbg_WDATA_7 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_7 : out STD_LOGIC;
    Dbg_WREADY_7 : in STD_LOGIC;
    Dbg_BRESP_7 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_7 : in STD_LOGIC;
    Dbg_BREADY_7 : out STD_LOGIC;
    Dbg_ARADDR_7 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_7 : out STD_LOGIC;
    Dbg_ARREADY_7 : in STD_LOGIC;
    Dbg_RDATA_7 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_7 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_7 : in STD_LOGIC;
    Dbg_RREADY_7 : out STD_LOGIC;
    Dbg_Disable_8 : out STD_LOGIC;
    Dbg_Clk_8 : out STD_LOGIC;
    Dbg_TDI_8 : out STD_LOGIC;
    Dbg_TDO_8 : in STD_LOGIC;
    Dbg_Reg_En_8 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_8 : out STD_LOGIC;
    Dbg_Shift_8 : out STD_LOGIC;
    Dbg_Update_8 : out STD_LOGIC;
    Dbg_Rst_8 : out STD_LOGIC;
    Dbg_Trig_In_8 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_8 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_8 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_8 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_8 : out STD_LOGIC;
    Dbg_TrData_8 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_8 : out STD_LOGIC;
    Dbg_TrValid_8 : in STD_LOGIC;
    Dbg_AWADDR_8 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_8 : out STD_LOGIC;
    Dbg_AWREADY_8 : in STD_LOGIC;
    Dbg_WDATA_8 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_8 : out STD_LOGIC;
    Dbg_WREADY_8 : in STD_LOGIC;
    Dbg_BRESP_8 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_8 : in STD_LOGIC;
    Dbg_BREADY_8 : out STD_LOGIC;
    Dbg_ARADDR_8 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_8 : out STD_LOGIC;
    Dbg_ARREADY_8 : in STD_LOGIC;
    Dbg_RDATA_8 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_8 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_8 : in STD_LOGIC;
    Dbg_RREADY_8 : out STD_LOGIC;
    Dbg_Disable_9 : out STD_LOGIC;
    Dbg_Clk_9 : out STD_LOGIC;
    Dbg_TDI_9 : out STD_LOGIC;
    Dbg_TDO_9 : in STD_LOGIC;
    Dbg_Reg_En_9 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_9 : out STD_LOGIC;
    Dbg_Shift_9 : out STD_LOGIC;
    Dbg_Update_9 : out STD_LOGIC;
    Dbg_Rst_9 : out STD_LOGIC;
    Dbg_Trig_In_9 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_9 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_9 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_9 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_9 : out STD_LOGIC;
    Dbg_TrData_9 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_9 : out STD_LOGIC;
    Dbg_TrValid_9 : in STD_LOGIC;
    Dbg_AWADDR_9 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_9 : out STD_LOGIC;
    Dbg_AWREADY_9 : in STD_LOGIC;
    Dbg_WDATA_9 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_9 : out STD_LOGIC;
    Dbg_WREADY_9 : in STD_LOGIC;
    Dbg_BRESP_9 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_9 : in STD_LOGIC;
    Dbg_BREADY_9 : out STD_LOGIC;
    Dbg_ARADDR_9 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_9 : out STD_LOGIC;
    Dbg_ARREADY_9 : in STD_LOGIC;
    Dbg_RDATA_9 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_9 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_9 : in STD_LOGIC;
    Dbg_RREADY_9 : out STD_LOGIC;
    Dbg_Disable_10 : out STD_LOGIC;
    Dbg_Clk_10 : out STD_LOGIC;
    Dbg_TDI_10 : out STD_LOGIC;
    Dbg_TDO_10 : in STD_LOGIC;
    Dbg_Reg_En_10 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_10 : out STD_LOGIC;
    Dbg_Shift_10 : out STD_LOGIC;
    Dbg_Update_10 : out STD_LOGIC;
    Dbg_Rst_10 : out STD_LOGIC;
    Dbg_Trig_In_10 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_10 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_10 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_10 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_10 : out STD_LOGIC;
    Dbg_TrData_10 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_10 : out STD_LOGIC;
    Dbg_TrValid_10 : in STD_LOGIC;
    Dbg_AWADDR_10 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_10 : out STD_LOGIC;
    Dbg_AWREADY_10 : in STD_LOGIC;
    Dbg_WDATA_10 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_10 : out STD_LOGIC;
    Dbg_WREADY_10 : in STD_LOGIC;
    Dbg_BRESP_10 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_10 : in STD_LOGIC;
    Dbg_BREADY_10 : out STD_LOGIC;
    Dbg_ARADDR_10 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_10 : out STD_LOGIC;
    Dbg_ARREADY_10 : in STD_LOGIC;
    Dbg_RDATA_10 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_10 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_10 : in STD_LOGIC;
    Dbg_RREADY_10 : out STD_LOGIC;
    Dbg_Disable_11 : out STD_LOGIC;
    Dbg_Clk_11 : out STD_LOGIC;
    Dbg_TDI_11 : out STD_LOGIC;
    Dbg_TDO_11 : in STD_LOGIC;
    Dbg_Reg_En_11 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_11 : out STD_LOGIC;
    Dbg_Shift_11 : out STD_LOGIC;
    Dbg_Update_11 : out STD_LOGIC;
    Dbg_Rst_11 : out STD_LOGIC;
    Dbg_Trig_In_11 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_11 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_11 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_11 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_11 : out STD_LOGIC;
    Dbg_TrData_11 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_11 : out STD_LOGIC;
    Dbg_TrValid_11 : in STD_LOGIC;
    Dbg_AWADDR_11 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_11 : out STD_LOGIC;
    Dbg_AWREADY_11 : in STD_LOGIC;
    Dbg_WDATA_11 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_11 : out STD_LOGIC;
    Dbg_WREADY_11 : in STD_LOGIC;
    Dbg_BRESP_11 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_11 : in STD_LOGIC;
    Dbg_BREADY_11 : out STD_LOGIC;
    Dbg_ARADDR_11 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_11 : out STD_LOGIC;
    Dbg_ARREADY_11 : in STD_LOGIC;
    Dbg_RDATA_11 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_11 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_11 : in STD_LOGIC;
    Dbg_RREADY_11 : out STD_LOGIC;
    Dbg_Disable_12 : out STD_LOGIC;
    Dbg_Clk_12 : out STD_LOGIC;
    Dbg_TDI_12 : out STD_LOGIC;
    Dbg_TDO_12 : in STD_LOGIC;
    Dbg_Reg_En_12 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_12 : out STD_LOGIC;
    Dbg_Shift_12 : out STD_LOGIC;
    Dbg_Update_12 : out STD_LOGIC;
    Dbg_Rst_12 : out STD_LOGIC;
    Dbg_Trig_In_12 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_12 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_12 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_12 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_12 : out STD_LOGIC;
    Dbg_TrData_12 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_12 : out STD_LOGIC;
    Dbg_TrValid_12 : in STD_LOGIC;
    Dbg_AWADDR_12 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_12 : out STD_LOGIC;
    Dbg_AWREADY_12 : in STD_LOGIC;
    Dbg_WDATA_12 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_12 : out STD_LOGIC;
    Dbg_WREADY_12 : in STD_LOGIC;
    Dbg_BRESP_12 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_12 : in STD_LOGIC;
    Dbg_BREADY_12 : out STD_LOGIC;
    Dbg_ARADDR_12 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_12 : out STD_LOGIC;
    Dbg_ARREADY_12 : in STD_LOGIC;
    Dbg_RDATA_12 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_12 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_12 : in STD_LOGIC;
    Dbg_RREADY_12 : out STD_LOGIC;
    Dbg_Disable_13 : out STD_LOGIC;
    Dbg_Clk_13 : out STD_LOGIC;
    Dbg_TDI_13 : out STD_LOGIC;
    Dbg_TDO_13 : in STD_LOGIC;
    Dbg_Reg_En_13 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_13 : out STD_LOGIC;
    Dbg_Shift_13 : out STD_LOGIC;
    Dbg_Update_13 : out STD_LOGIC;
    Dbg_Rst_13 : out STD_LOGIC;
    Dbg_Trig_In_13 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_13 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_13 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_13 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_13 : out STD_LOGIC;
    Dbg_TrData_13 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_13 : out STD_LOGIC;
    Dbg_TrValid_13 : in STD_LOGIC;
    Dbg_AWADDR_13 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_13 : out STD_LOGIC;
    Dbg_AWREADY_13 : in STD_LOGIC;
    Dbg_WDATA_13 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_13 : out STD_LOGIC;
    Dbg_WREADY_13 : in STD_LOGIC;
    Dbg_BRESP_13 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_13 : in STD_LOGIC;
    Dbg_BREADY_13 : out STD_LOGIC;
    Dbg_ARADDR_13 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_13 : out STD_LOGIC;
    Dbg_ARREADY_13 : in STD_LOGIC;
    Dbg_RDATA_13 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_13 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_13 : in STD_LOGIC;
    Dbg_RREADY_13 : out STD_LOGIC;
    Dbg_Disable_14 : out STD_LOGIC;
    Dbg_Clk_14 : out STD_LOGIC;
    Dbg_TDI_14 : out STD_LOGIC;
    Dbg_TDO_14 : in STD_LOGIC;
    Dbg_Reg_En_14 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_14 : out STD_LOGIC;
    Dbg_Shift_14 : out STD_LOGIC;
    Dbg_Update_14 : out STD_LOGIC;
    Dbg_Rst_14 : out STD_LOGIC;
    Dbg_Trig_In_14 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_14 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_14 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_14 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_14 : out STD_LOGIC;
    Dbg_TrData_14 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_14 : out STD_LOGIC;
    Dbg_TrValid_14 : in STD_LOGIC;
    Dbg_AWADDR_14 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_14 : out STD_LOGIC;
    Dbg_AWREADY_14 : in STD_LOGIC;
    Dbg_WDATA_14 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_14 : out STD_LOGIC;
    Dbg_WREADY_14 : in STD_LOGIC;
    Dbg_BRESP_14 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_14 : in STD_LOGIC;
    Dbg_BREADY_14 : out STD_LOGIC;
    Dbg_ARADDR_14 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_14 : out STD_LOGIC;
    Dbg_ARREADY_14 : in STD_LOGIC;
    Dbg_RDATA_14 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_14 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_14 : in STD_LOGIC;
    Dbg_RREADY_14 : out STD_LOGIC;
    Dbg_Disable_15 : out STD_LOGIC;
    Dbg_Clk_15 : out STD_LOGIC;
    Dbg_TDI_15 : out STD_LOGIC;
    Dbg_TDO_15 : in STD_LOGIC;
    Dbg_Reg_En_15 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_15 : out STD_LOGIC;
    Dbg_Shift_15 : out STD_LOGIC;
    Dbg_Update_15 : out STD_LOGIC;
    Dbg_Rst_15 : out STD_LOGIC;
    Dbg_Trig_In_15 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_15 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_15 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_15 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_15 : out STD_LOGIC;
    Dbg_TrData_15 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_15 : out STD_LOGIC;
    Dbg_TrValid_15 : in STD_LOGIC;
    Dbg_AWADDR_15 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_15 : out STD_LOGIC;
    Dbg_AWREADY_15 : in STD_LOGIC;
    Dbg_WDATA_15 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_15 : out STD_LOGIC;
    Dbg_WREADY_15 : in STD_LOGIC;
    Dbg_BRESP_15 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_15 : in STD_LOGIC;
    Dbg_BREADY_15 : out STD_LOGIC;
    Dbg_ARADDR_15 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_15 : out STD_LOGIC;
    Dbg_ARREADY_15 : in STD_LOGIC;
    Dbg_RDATA_15 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_15 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_15 : in STD_LOGIC;
    Dbg_RREADY_15 : out STD_LOGIC;
    Dbg_Disable_16 : out STD_LOGIC;
    Dbg_Clk_16 : out STD_LOGIC;
    Dbg_TDI_16 : out STD_LOGIC;
    Dbg_TDO_16 : in STD_LOGIC;
    Dbg_Reg_En_16 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_16 : out STD_LOGIC;
    Dbg_Shift_16 : out STD_LOGIC;
    Dbg_Update_16 : out STD_LOGIC;
    Dbg_Rst_16 : out STD_LOGIC;
    Dbg_Trig_In_16 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_16 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_16 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_16 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_16 : out STD_LOGIC;
    Dbg_TrData_16 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_16 : out STD_LOGIC;
    Dbg_TrValid_16 : in STD_LOGIC;
    Dbg_AWADDR_16 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_16 : out STD_LOGIC;
    Dbg_AWREADY_16 : in STD_LOGIC;
    Dbg_WDATA_16 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_16 : out STD_LOGIC;
    Dbg_WREADY_16 : in STD_LOGIC;
    Dbg_BRESP_16 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_16 : in STD_LOGIC;
    Dbg_BREADY_16 : out STD_LOGIC;
    Dbg_ARADDR_16 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_16 : out STD_LOGIC;
    Dbg_ARREADY_16 : in STD_LOGIC;
    Dbg_RDATA_16 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_16 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_16 : in STD_LOGIC;
    Dbg_RREADY_16 : out STD_LOGIC;
    Dbg_Disable_17 : out STD_LOGIC;
    Dbg_Clk_17 : out STD_LOGIC;
    Dbg_TDI_17 : out STD_LOGIC;
    Dbg_TDO_17 : in STD_LOGIC;
    Dbg_Reg_En_17 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_17 : out STD_LOGIC;
    Dbg_Shift_17 : out STD_LOGIC;
    Dbg_Update_17 : out STD_LOGIC;
    Dbg_Rst_17 : out STD_LOGIC;
    Dbg_Trig_In_17 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_17 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_17 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_17 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_17 : out STD_LOGIC;
    Dbg_TrData_17 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_17 : out STD_LOGIC;
    Dbg_TrValid_17 : in STD_LOGIC;
    Dbg_AWADDR_17 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_17 : out STD_LOGIC;
    Dbg_AWREADY_17 : in STD_LOGIC;
    Dbg_WDATA_17 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_17 : out STD_LOGIC;
    Dbg_WREADY_17 : in STD_LOGIC;
    Dbg_BRESP_17 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_17 : in STD_LOGIC;
    Dbg_BREADY_17 : out STD_LOGIC;
    Dbg_ARADDR_17 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_17 : out STD_LOGIC;
    Dbg_ARREADY_17 : in STD_LOGIC;
    Dbg_RDATA_17 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_17 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_17 : in STD_LOGIC;
    Dbg_RREADY_17 : out STD_LOGIC;
    Dbg_Disable_18 : out STD_LOGIC;
    Dbg_Clk_18 : out STD_LOGIC;
    Dbg_TDI_18 : out STD_LOGIC;
    Dbg_TDO_18 : in STD_LOGIC;
    Dbg_Reg_En_18 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_18 : out STD_LOGIC;
    Dbg_Shift_18 : out STD_LOGIC;
    Dbg_Update_18 : out STD_LOGIC;
    Dbg_Rst_18 : out STD_LOGIC;
    Dbg_Trig_In_18 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_18 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_18 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_18 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_18 : out STD_LOGIC;
    Dbg_TrData_18 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_18 : out STD_LOGIC;
    Dbg_TrValid_18 : in STD_LOGIC;
    Dbg_AWADDR_18 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_18 : out STD_LOGIC;
    Dbg_AWREADY_18 : in STD_LOGIC;
    Dbg_WDATA_18 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_18 : out STD_LOGIC;
    Dbg_WREADY_18 : in STD_LOGIC;
    Dbg_BRESP_18 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_18 : in STD_LOGIC;
    Dbg_BREADY_18 : out STD_LOGIC;
    Dbg_ARADDR_18 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_18 : out STD_LOGIC;
    Dbg_ARREADY_18 : in STD_LOGIC;
    Dbg_RDATA_18 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_18 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_18 : in STD_LOGIC;
    Dbg_RREADY_18 : out STD_LOGIC;
    Dbg_Disable_19 : out STD_LOGIC;
    Dbg_Clk_19 : out STD_LOGIC;
    Dbg_TDI_19 : out STD_LOGIC;
    Dbg_TDO_19 : in STD_LOGIC;
    Dbg_Reg_En_19 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_19 : out STD_LOGIC;
    Dbg_Shift_19 : out STD_LOGIC;
    Dbg_Update_19 : out STD_LOGIC;
    Dbg_Rst_19 : out STD_LOGIC;
    Dbg_Trig_In_19 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_19 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_19 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_19 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_19 : out STD_LOGIC;
    Dbg_TrData_19 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_19 : out STD_LOGIC;
    Dbg_TrValid_19 : in STD_LOGIC;
    Dbg_AWADDR_19 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_19 : out STD_LOGIC;
    Dbg_AWREADY_19 : in STD_LOGIC;
    Dbg_WDATA_19 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_19 : out STD_LOGIC;
    Dbg_WREADY_19 : in STD_LOGIC;
    Dbg_BRESP_19 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_19 : in STD_LOGIC;
    Dbg_BREADY_19 : out STD_LOGIC;
    Dbg_ARADDR_19 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_19 : out STD_LOGIC;
    Dbg_ARREADY_19 : in STD_LOGIC;
    Dbg_RDATA_19 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_19 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_19 : in STD_LOGIC;
    Dbg_RREADY_19 : out STD_LOGIC;
    Dbg_Disable_20 : out STD_LOGIC;
    Dbg_Clk_20 : out STD_LOGIC;
    Dbg_TDI_20 : out STD_LOGIC;
    Dbg_TDO_20 : in STD_LOGIC;
    Dbg_Reg_En_20 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_20 : out STD_LOGIC;
    Dbg_Shift_20 : out STD_LOGIC;
    Dbg_Update_20 : out STD_LOGIC;
    Dbg_Rst_20 : out STD_LOGIC;
    Dbg_Trig_In_20 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_20 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_20 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_20 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_20 : out STD_LOGIC;
    Dbg_TrData_20 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_20 : out STD_LOGIC;
    Dbg_TrValid_20 : in STD_LOGIC;
    Dbg_AWADDR_20 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_20 : out STD_LOGIC;
    Dbg_AWREADY_20 : in STD_LOGIC;
    Dbg_WDATA_20 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_20 : out STD_LOGIC;
    Dbg_WREADY_20 : in STD_LOGIC;
    Dbg_BRESP_20 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_20 : in STD_LOGIC;
    Dbg_BREADY_20 : out STD_LOGIC;
    Dbg_ARADDR_20 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_20 : out STD_LOGIC;
    Dbg_ARREADY_20 : in STD_LOGIC;
    Dbg_RDATA_20 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_20 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_20 : in STD_LOGIC;
    Dbg_RREADY_20 : out STD_LOGIC;
    Dbg_Disable_21 : out STD_LOGIC;
    Dbg_Clk_21 : out STD_LOGIC;
    Dbg_TDI_21 : out STD_LOGIC;
    Dbg_TDO_21 : in STD_LOGIC;
    Dbg_Reg_En_21 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_21 : out STD_LOGIC;
    Dbg_Shift_21 : out STD_LOGIC;
    Dbg_Update_21 : out STD_LOGIC;
    Dbg_Rst_21 : out STD_LOGIC;
    Dbg_Trig_In_21 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_21 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_21 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_21 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_21 : out STD_LOGIC;
    Dbg_TrData_21 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_21 : out STD_LOGIC;
    Dbg_TrValid_21 : in STD_LOGIC;
    Dbg_AWADDR_21 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_21 : out STD_LOGIC;
    Dbg_AWREADY_21 : in STD_LOGIC;
    Dbg_WDATA_21 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_21 : out STD_LOGIC;
    Dbg_WREADY_21 : in STD_LOGIC;
    Dbg_BRESP_21 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_21 : in STD_LOGIC;
    Dbg_BREADY_21 : out STD_LOGIC;
    Dbg_ARADDR_21 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_21 : out STD_LOGIC;
    Dbg_ARREADY_21 : in STD_LOGIC;
    Dbg_RDATA_21 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_21 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_21 : in STD_LOGIC;
    Dbg_RREADY_21 : out STD_LOGIC;
    Dbg_Disable_22 : out STD_LOGIC;
    Dbg_Clk_22 : out STD_LOGIC;
    Dbg_TDI_22 : out STD_LOGIC;
    Dbg_TDO_22 : in STD_LOGIC;
    Dbg_Reg_En_22 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_22 : out STD_LOGIC;
    Dbg_Shift_22 : out STD_LOGIC;
    Dbg_Update_22 : out STD_LOGIC;
    Dbg_Rst_22 : out STD_LOGIC;
    Dbg_Trig_In_22 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_22 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_22 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_22 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_22 : out STD_LOGIC;
    Dbg_TrData_22 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_22 : out STD_LOGIC;
    Dbg_TrValid_22 : in STD_LOGIC;
    Dbg_AWADDR_22 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_22 : out STD_LOGIC;
    Dbg_AWREADY_22 : in STD_LOGIC;
    Dbg_WDATA_22 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_22 : out STD_LOGIC;
    Dbg_WREADY_22 : in STD_LOGIC;
    Dbg_BRESP_22 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_22 : in STD_LOGIC;
    Dbg_BREADY_22 : out STD_LOGIC;
    Dbg_ARADDR_22 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_22 : out STD_LOGIC;
    Dbg_ARREADY_22 : in STD_LOGIC;
    Dbg_RDATA_22 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_22 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_22 : in STD_LOGIC;
    Dbg_RREADY_22 : out STD_LOGIC;
    Dbg_Disable_23 : out STD_LOGIC;
    Dbg_Clk_23 : out STD_LOGIC;
    Dbg_TDI_23 : out STD_LOGIC;
    Dbg_TDO_23 : in STD_LOGIC;
    Dbg_Reg_En_23 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_23 : out STD_LOGIC;
    Dbg_Shift_23 : out STD_LOGIC;
    Dbg_Update_23 : out STD_LOGIC;
    Dbg_Rst_23 : out STD_LOGIC;
    Dbg_Trig_In_23 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_23 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_23 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_23 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_23 : out STD_LOGIC;
    Dbg_TrData_23 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_23 : out STD_LOGIC;
    Dbg_TrValid_23 : in STD_LOGIC;
    Dbg_AWADDR_23 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_23 : out STD_LOGIC;
    Dbg_AWREADY_23 : in STD_LOGIC;
    Dbg_WDATA_23 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_23 : out STD_LOGIC;
    Dbg_WREADY_23 : in STD_LOGIC;
    Dbg_BRESP_23 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_23 : in STD_LOGIC;
    Dbg_BREADY_23 : out STD_LOGIC;
    Dbg_ARADDR_23 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_23 : out STD_LOGIC;
    Dbg_ARREADY_23 : in STD_LOGIC;
    Dbg_RDATA_23 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_23 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_23 : in STD_LOGIC;
    Dbg_RREADY_23 : out STD_LOGIC;
    Dbg_Disable_24 : out STD_LOGIC;
    Dbg_Clk_24 : out STD_LOGIC;
    Dbg_TDI_24 : out STD_LOGIC;
    Dbg_TDO_24 : in STD_LOGIC;
    Dbg_Reg_En_24 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_24 : out STD_LOGIC;
    Dbg_Shift_24 : out STD_LOGIC;
    Dbg_Update_24 : out STD_LOGIC;
    Dbg_Rst_24 : out STD_LOGIC;
    Dbg_Trig_In_24 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_24 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_24 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_24 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_24 : out STD_LOGIC;
    Dbg_TrData_24 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_24 : out STD_LOGIC;
    Dbg_TrValid_24 : in STD_LOGIC;
    Dbg_AWADDR_24 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_24 : out STD_LOGIC;
    Dbg_AWREADY_24 : in STD_LOGIC;
    Dbg_WDATA_24 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_24 : out STD_LOGIC;
    Dbg_WREADY_24 : in STD_LOGIC;
    Dbg_BRESP_24 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_24 : in STD_LOGIC;
    Dbg_BREADY_24 : out STD_LOGIC;
    Dbg_ARADDR_24 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_24 : out STD_LOGIC;
    Dbg_ARREADY_24 : in STD_LOGIC;
    Dbg_RDATA_24 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_24 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_24 : in STD_LOGIC;
    Dbg_RREADY_24 : out STD_LOGIC;
    Dbg_Disable_25 : out STD_LOGIC;
    Dbg_Clk_25 : out STD_LOGIC;
    Dbg_TDI_25 : out STD_LOGIC;
    Dbg_TDO_25 : in STD_LOGIC;
    Dbg_Reg_En_25 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_25 : out STD_LOGIC;
    Dbg_Shift_25 : out STD_LOGIC;
    Dbg_Update_25 : out STD_LOGIC;
    Dbg_Rst_25 : out STD_LOGIC;
    Dbg_Trig_In_25 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_25 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_25 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_25 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_25 : out STD_LOGIC;
    Dbg_TrData_25 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_25 : out STD_LOGIC;
    Dbg_TrValid_25 : in STD_LOGIC;
    Dbg_AWADDR_25 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_25 : out STD_LOGIC;
    Dbg_AWREADY_25 : in STD_LOGIC;
    Dbg_WDATA_25 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_25 : out STD_LOGIC;
    Dbg_WREADY_25 : in STD_LOGIC;
    Dbg_BRESP_25 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_25 : in STD_LOGIC;
    Dbg_BREADY_25 : out STD_LOGIC;
    Dbg_ARADDR_25 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_25 : out STD_LOGIC;
    Dbg_ARREADY_25 : in STD_LOGIC;
    Dbg_RDATA_25 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_25 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_25 : in STD_LOGIC;
    Dbg_RREADY_25 : out STD_LOGIC;
    Dbg_Disable_26 : out STD_LOGIC;
    Dbg_Clk_26 : out STD_LOGIC;
    Dbg_TDI_26 : out STD_LOGIC;
    Dbg_TDO_26 : in STD_LOGIC;
    Dbg_Reg_En_26 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_26 : out STD_LOGIC;
    Dbg_Shift_26 : out STD_LOGIC;
    Dbg_Update_26 : out STD_LOGIC;
    Dbg_Rst_26 : out STD_LOGIC;
    Dbg_Trig_In_26 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_26 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_26 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_26 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_26 : out STD_LOGIC;
    Dbg_TrData_26 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_26 : out STD_LOGIC;
    Dbg_TrValid_26 : in STD_LOGIC;
    Dbg_AWADDR_26 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_26 : out STD_LOGIC;
    Dbg_AWREADY_26 : in STD_LOGIC;
    Dbg_WDATA_26 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_26 : out STD_LOGIC;
    Dbg_WREADY_26 : in STD_LOGIC;
    Dbg_BRESP_26 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_26 : in STD_LOGIC;
    Dbg_BREADY_26 : out STD_LOGIC;
    Dbg_ARADDR_26 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_26 : out STD_LOGIC;
    Dbg_ARREADY_26 : in STD_LOGIC;
    Dbg_RDATA_26 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_26 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_26 : in STD_LOGIC;
    Dbg_RREADY_26 : out STD_LOGIC;
    Dbg_Disable_27 : out STD_LOGIC;
    Dbg_Clk_27 : out STD_LOGIC;
    Dbg_TDI_27 : out STD_LOGIC;
    Dbg_TDO_27 : in STD_LOGIC;
    Dbg_Reg_En_27 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_27 : out STD_LOGIC;
    Dbg_Shift_27 : out STD_LOGIC;
    Dbg_Update_27 : out STD_LOGIC;
    Dbg_Rst_27 : out STD_LOGIC;
    Dbg_Trig_In_27 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_27 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_27 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_27 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_27 : out STD_LOGIC;
    Dbg_TrData_27 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_27 : out STD_LOGIC;
    Dbg_TrValid_27 : in STD_LOGIC;
    Dbg_AWADDR_27 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_27 : out STD_LOGIC;
    Dbg_AWREADY_27 : in STD_LOGIC;
    Dbg_WDATA_27 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_27 : out STD_LOGIC;
    Dbg_WREADY_27 : in STD_LOGIC;
    Dbg_BRESP_27 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_27 : in STD_LOGIC;
    Dbg_BREADY_27 : out STD_LOGIC;
    Dbg_ARADDR_27 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_27 : out STD_LOGIC;
    Dbg_ARREADY_27 : in STD_LOGIC;
    Dbg_RDATA_27 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_27 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_27 : in STD_LOGIC;
    Dbg_RREADY_27 : out STD_LOGIC;
    Dbg_Disable_28 : out STD_LOGIC;
    Dbg_Clk_28 : out STD_LOGIC;
    Dbg_TDI_28 : out STD_LOGIC;
    Dbg_TDO_28 : in STD_LOGIC;
    Dbg_Reg_En_28 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_28 : out STD_LOGIC;
    Dbg_Shift_28 : out STD_LOGIC;
    Dbg_Update_28 : out STD_LOGIC;
    Dbg_Rst_28 : out STD_LOGIC;
    Dbg_Trig_In_28 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_28 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_28 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_28 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_28 : out STD_LOGIC;
    Dbg_TrData_28 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_28 : out STD_LOGIC;
    Dbg_TrValid_28 : in STD_LOGIC;
    Dbg_AWADDR_28 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_28 : out STD_LOGIC;
    Dbg_AWREADY_28 : in STD_LOGIC;
    Dbg_WDATA_28 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_28 : out STD_LOGIC;
    Dbg_WREADY_28 : in STD_LOGIC;
    Dbg_BRESP_28 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_28 : in STD_LOGIC;
    Dbg_BREADY_28 : out STD_LOGIC;
    Dbg_ARADDR_28 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_28 : out STD_LOGIC;
    Dbg_ARREADY_28 : in STD_LOGIC;
    Dbg_RDATA_28 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_28 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_28 : in STD_LOGIC;
    Dbg_RREADY_28 : out STD_LOGIC;
    Dbg_Disable_29 : out STD_LOGIC;
    Dbg_Clk_29 : out STD_LOGIC;
    Dbg_TDI_29 : out STD_LOGIC;
    Dbg_TDO_29 : in STD_LOGIC;
    Dbg_Reg_En_29 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_29 : out STD_LOGIC;
    Dbg_Shift_29 : out STD_LOGIC;
    Dbg_Update_29 : out STD_LOGIC;
    Dbg_Rst_29 : out STD_LOGIC;
    Dbg_Trig_In_29 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_29 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_29 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_29 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_29 : out STD_LOGIC;
    Dbg_TrData_29 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_29 : out STD_LOGIC;
    Dbg_TrValid_29 : in STD_LOGIC;
    Dbg_AWADDR_29 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_29 : out STD_LOGIC;
    Dbg_AWREADY_29 : in STD_LOGIC;
    Dbg_WDATA_29 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_29 : out STD_LOGIC;
    Dbg_WREADY_29 : in STD_LOGIC;
    Dbg_BRESP_29 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_29 : in STD_LOGIC;
    Dbg_BREADY_29 : out STD_LOGIC;
    Dbg_ARADDR_29 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_29 : out STD_LOGIC;
    Dbg_ARREADY_29 : in STD_LOGIC;
    Dbg_RDATA_29 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_29 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_29 : in STD_LOGIC;
    Dbg_RREADY_29 : out STD_LOGIC;
    Dbg_Disable_30 : out STD_LOGIC;
    Dbg_Clk_30 : out STD_LOGIC;
    Dbg_TDI_30 : out STD_LOGIC;
    Dbg_TDO_30 : in STD_LOGIC;
    Dbg_Reg_En_30 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_30 : out STD_LOGIC;
    Dbg_Shift_30 : out STD_LOGIC;
    Dbg_Update_30 : out STD_LOGIC;
    Dbg_Rst_30 : out STD_LOGIC;
    Dbg_Trig_In_30 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_30 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_30 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_30 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_30 : out STD_LOGIC;
    Dbg_TrData_30 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_30 : out STD_LOGIC;
    Dbg_TrValid_30 : in STD_LOGIC;
    Dbg_AWADDR_30 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_30 : out STD_LOGIC;
    Dbg_AWREADY_30 : in STD_LOGIC;
    Dbg_WDATA_30 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_30 : out STD_LOGIC;
    Dbg_WREADY_30 : in STD_LOGIC;
    Dbg_BRESP_30 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_30 : in STD_LOGIC;
    Dbg_BREADY_30 : out STD_LOGIC;
    Dbg_ARADDR_30 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_30 : out STD_LOGIC;
    Dbg_ARREADY_30 : in STD_LOGIC;
    Dbg_RDATA_30 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_30 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_30 : in STD_LOGIC;
    Dbg_RREADY_30 : out STD_LOGIC;
    Dbg_Disable_31 : out STD_LOGIC;
    Dbg_Clk_31 : out STD_LOGIC;
    Dbg_TDI_31 : out STD_LOGIC;
    Dbg_TDO_31 : in STD_LOGIC;
    Dbg_Reg_En_31 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_31 : out STD_LOGIC;
    Dbg_Shift_31 : out STD_LOGIC;
    Dbg_Update_31 : out STD_LOGIC;
    Dbg_Rst_31 : out STD_LOGIC;
    Dbg_Trig_In_31 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_In_31 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Out_31 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Trig_Ack_Out_31 : in STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_TrClk_31 : out STD_LOGIC;
    Dbg_TrData_31 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_31 : out STD_LOGIC;
    Dbg_TrValid_31 : in STD_LOGIC;
    Dbg_AWADDR_31 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_AWVALID_31 : out STD_LOGIC;
    Dbg_AWREADY_31 : in STD_LOGIC;
    Dbg_WDATA_31 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_WVALID_31 : out STD_LOGIC;
    Dbg_WREADY_31 : in STD_LOGIC;
    Dbg_BRESP_31 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_BVALID_31 : in STD_LOGIC;
    Dbg_BREADY_31 : out STD_LOGIC;
    Dbg_ARADDR_31 : out STD_LOGIC_VECTOR ( 14 downto 2 );
    Dbg_ARVALID_31 : out STD_LOGIC;
    Dbg_ARREADY_31 : in STD_LOGIC;
    Dbg_RDATA_31 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Dbg_RRESP_31 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Dbg_RVALID_31 : in STD_LOGIC;
    Dbg_RREADY_31 : out STD_LOGIC;
    bscan_ext_tdi : in STD_LOGIC;
    bscan_ext_reset : in STD_LOGIC;
    bscan_ext_shift : in STD_LOGIC;
    bscan_ext_update : in STD_LOGIC;
    bscan_ext_capture : in STD_LOGIC;
    bscan_ext_sel : in STD_LOGIC;
    bscan_ext_drck : in STD_LOGIC;
    bscan_ext_tdo : out STD_LOGIC;
    bscan_ext_tck : in STD_LOGIC;
    bscan_ext_tms : in STD_LOGIC;
    bscan_ext_bscanid_en : in STD_LOGIC;
    Ext_JTAG_DRCK : out STD_LOGIC;
    Ext_JTAG_RESET : out STD_LOGIC;
    Ext_JTAG_SEL : out STD_LOGIC;
    Ext_JTAG_CAPTURE : out STD_LOGIC;
    Ext_JTAG_SHIFT : out STD_LOGIC;
    Ext_JTAG_UPDATE : out STD_LOGIC;
    Ext_JTAG_TDI : out STD_LOGIC;
    Ext_JTAG_TDO : in STD_LOGIC
  );
  attribute C_ADDR_SIZE : integer;
  attribute C_ADDR_SIZE of test_mdm_1_0_MDM : entity is 32;
  attribute C_AVOID_PRIMITIVES : integer;
  attribute C_AVOID_PRIMITIVES of test_mdm_1_0_MDM : entity is 0;
  attribute C_BSCANID : integer;
  attribute C_BSCANID of test_mdm_1_0_MDM : entity is 76547328;
  attribute C_DATA_SIZE : integer;
  attribute C_DATA_SIZE of test_mdm_1_0_MDM : entity is 32;
  attribute C_DBG_MEM_ACCESS : integer;
  attribute C_DBG_MEM_ACCESS of test_mdm_1_0_MDM : entity is 1;
  attribute C_DBG_REG_ACCESS : integer;
  attribute C_DBG_REG_ACCESS of test_mdm_1_0_MDM : entity is 1;
  attribute C_DEBUG_INTERFACE : integer;
  attribute C_DEBUG_INTERFACE of test_mdm_1_0_MDM : entity is 0;
  attribute C_EXT_TRIG_RESET_VALUE : string;
  attribute C_EXT_TRIG_RESET_VALUE of test_mdm_1_0_MDM : entity is "20'b11110001001000110100";
  attribute C_FAMILY : string;
  attribute C_FAMILY of test_mdm_1_0_MDM : entity is "artix7";
  attribute C_INTERCONNECT : integer;
  attribute C_INTERCONNECT of test_mdm_1_0_MDM : entity is 2;
  attribute C_JTAG_CHAIN : integer;
  attribute C_JTAG_CHAIN of test_mdm_1_0_MDM : entity is 2;
  attribute C_LMB_PROTOCOL : integer;
  attribute C_LMB_PROTOCOL of test_mdm_1_0_MDM : entity is 0;
  attribute C_MB_DBG_PORTS : integer;
  attribute C_MB_DBG_PORTS of test_mdm_1_0_MDM : entity is 1;
  attribute C_M_AXIS_DATA_WIDTH : integer;
  attribute C_M_AXIS_DATA_WIDTH of test_mdm_1_0_MDM : entity is 32;
  attribute C_M_AXIS_ID_WIDTH : integer;
  attribute C_M_AXIS_ID_WIDTH of test_mdm_1_0_MDM : entity is 7;
  attribute C_M_AXI_ADDR_WIDTH : integer;
  attribute C_M_AXI_ADDR_WIDTH of test_mdm_1_0_MDM : entity is 32;
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of test_mdm_1_0_MDM : entity is 32;
  attribute C_M_AXI_THREAD_ID_WIDTH : integer;
  attribute C_M_AXI_THREAD_ID_WIDTH of test_mdm_1_0_MDM : entity is 1;
  attribute C_S_AXI_ACLK_FREQ_HZ : integer;
  attribute C_S_AXI_ACLK_FREQ_HZ of test_mdm_1_0_MDM : entity is 100000000;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of test_mdm_1_0_MDM : entity is 5;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of test_mdm_1_0_MDM : entity is 32;
  attribute C_TRACE_ASYNC_RESET : integer;
  attribute C_TRACE_ASYNC_RESET of test_mdm_1_0_MDM : entity is 0;
  attribute C_TRACE_CLK_FREQ_HZ : integer;
  attribute C_TRACE_CLK_FREQ_HZ of test_mdm_1_0_MDM : entity is 200000000;
  attribute C_TRACE_CLK_OUT_PHASE : integer;
  attribute C_TRACE_CLK_OUT_PHASE of test_mdm_1_0_MDM : entity is 90;
  attribute C_TRACE_DATA_WIDTH : integer;
  attribute C_TRACE_DATA_WIDTH of test_mdm_1_0_MDM : entity is 32;
  attribute C_TRACE_ID : integer;
  attribute C_TRACE_ID of test_mdm_1_0_MDM : entity is 110;
  attribute C_TRACE_OUTPUT : integer;
  attribute C_TRACE_OUTPUT of test_mdm_1_0_MDM : entity is 3;
  attribute C_TRACE_PROTOCOL : integer;
  attribute C_TRACE_PROTOCOL of test_mdm_1_0_MDM : entity is 1;
  attribute C_USE_BSCAN : integer;
  attribute C_USE_BSCAN of test_mdm_1_0_MDM : entity is 0;
  attribute C_USE_CONFIG_RESET : integer;
  attribute C_USE_CONFIG_RESET of test_mdm_1_0_MDM : entity is 0;
  attribute C_USE_CROSS_TRIGGER : integer;
  attribute C_USE_CROSS_TRIGGER of test_mdm_1_0_MDM : entity is 0;
  attribute C_USE_UART : integer;
  attribute C_USE_UART of test_mdm_1_0_MDM : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of test_mdm_1_0_MDM : entity is "MDM";
end test_mdm_1_0_MDM;

architecture STRUCTURE of test_mdm_1_0_MDM is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal CAPTURE : STD_LOGIC;
  signal DRCK : STD_LOGIC;
  signal \^dbg_shift_0\ : STD_LOGIC;
  signal \^dbg_update_0\ : STD_LOGIC;
  signal \^ext_jtag_capture\ : STD_LOGIC;
  signal \^ext_jtag_drck\ : STD_LOGIC;
  signal \^ext_jtag_tdi\ : STD_LOGIC;
  signal Functional_Reset : STD_LOGIC;
  signal \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg\ : STD_LOGIC;
  signal \I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\ : STD_LOGIC;
  signal \I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\ : STD_LOGIC;
  signal \I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg\ : STD_LOGIC;
  signal \JTAG_CONTROL_I/Master_data_wr1\ : STD_LOGIC;
  signal \JTAG_CONTROL_I/execute_3\ : STD_LOGIC;
  signal \JTAG_CONTROL_I/master_error0\ : STD_LOGIC;
  signal \JTAG_CONTROL_I/p_0_in45_in\ : STD_LOGIC;
  signal \JTAG_CONTROL_I/p_1_in\ : STD_LOGIC;
  signal \JTAG_CONTROL_I/rd_resp_zero\ : STD_LOGIC;
  signal \JTAG_CONTROL_I/sel_n0\ : STD_LOGIC;
  signal \JTAG_CONTROL_I/sel_with_scan_reset\ : STD_LOGIC;
  signal \JTAG_CONTROL_I/wr_resp_zero\ : STD_LOGIC;
  signal \^lmb_byte_enable_31\ : STD_LOGIC_VECTOR ( 0 to 3 );
  signal \^lmb_data_addr_0\ : STD_LOGIC_VECTOR ( 0 to 30 );
  signal \^lmb_data_addr_31\ : STD_LOGIC_VECTOR ( 25 to 31 );
  signal \^lmb_data_write_0\ : STD_LOGIC_VECTOR ( 0 to 31 );
  signal \^lmb_read_strobe_0\ : STD_LOGIC;
  signal \^lmb_write_strobe_0\ : STD_LOGIC;
  signal MDM_Core_I1_n_11 : STD_LOGIC;
  signal MDM_Core_I1_n_116 : STD_LOGIC;
  signal MDM_Core_I1_n_117 : STD_LOGIC;
  signal MDM_Core_I1_n_12 : STD_LOGIC;
  signal MDM_Core_I1_n_194 : STD_LOGIC;
  signal MDM_Core_I1_n_195 : STD_LOGIC;
  signal MDM_Core_I1_n_196 : STD_LOGIC;
  signal MDM_Core_I1_n_197 : STD_LOGIC;
  signal MDM_Core_I1_n_198 : STD_LOGIC;
  signal MDM_Core_I1_n_199 : STD_LOGIC;
  signal MDM_Core_I1_n_54 : STD_LOGIC;
  signal MDM_Core_I1_n_56 : STD_LOGIC;
  signal MDM_Core_I1_n_68 : STD_LOGIC;
  signal MDM_Core_I1_n_72 : STD_LOGIC;
  signal \^m_axi_aclk\ : STD_LOGIC;
  signal \^m_axi_arlen\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^m_axi_arsize\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_axi_awlen\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^m_axi_awsize\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_axi_wvalid\ : STD_LOGIC;
  signal O : STD_LOGIC;
  signal Reset : STD_LOGIC;
  signal S0 : STD_LOGIC;
  signal SEL : STD_LOGIC;
  signal SHIFT : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal TDI : STD_LOGIC;
  signal UPDATE : STD_LOGIC;
  signal \Use_AXI_IPIF.AXI_LITE_IPIF_I_n_7\ : STD_LOGIC;
  signal \Use_AXI_IPIF.AXI_LITE_IPIF_I_n_9\ : STD_LOGIC;
  signal \Use_Bus_MASTER.bus_master_I_n_129\ : STD_LOGIC;
  signal \Use_Bus_MASTER.bus_master_I_n_64\ : STD_LOGIC;
  signal \Use_Bus_MASTER.bus_master_I_n_72\ : STD_LOGIC;
  signal \Use_Bus_MASTER.bus_master_I_n_73\ : STD_LOGIC;
  signal \Use_Bus_MASTER.bus_master_I_n_74\ : STD_LOGIC;
  signal \Use_Bus_MASTER.bus_master_I_n_75\ : STD_LOGIC;
  signal \Use_Bus_MASTER.bus_master_I_n_76\ : STD_LOGIC;
  signal \Use_Bus_MASTER.bus_master_I_n_79\ : STD_LOGIC;
  signal \Use_Bus_MASTER.bus_master_I_n_82\ : STD_LOGIC;
  signal \Use_Bus_MASTER.bus_master_I_n_83\ : STD_LOGIC;
  signal \Use_Bus_MASTER.bus_master_I_n_86\ : STD_LOGIC;
  signal \Use_Bus_MASTER.bus_master_I_n_87\ : STD_LOGIC;
  signal \Use_Bus_MASTER.bus_master_I_n_90\ : STD_LOGIC;
  signal \Use_Bus_MASTER.bus_master_I_n_91\ : STD_LOGIC;
  signal \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][25]\ : STD_LOGIC;
  signal \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][26]\ : STD_LOGIC;
  signal \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][27]\ : STD_LOGIC;
  signal \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][29]\ : STD_LOGIC;
  signal \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][30]\ : STD_LOGIC;
  signal \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][31]\ : STD_LOGIC;
  signal \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \Use_E2.BSCAN_I_n_7\ : STD_LOGIC;
  signal axi_dwr_addr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_dwr_exclusive : STD_LOGIC;
  signal axi_dwr_len : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal axi_dwr_sel : STD_LOGIC;
  signal axi_dwr_size : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_dwr_wstrb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal bus2ip_rdce : STD_LOGIC_VECTOR ( 2 to 2 );
  signal busy_with_scan_reset : STD_LOGIC;
  signal dbgreg_drck : STD_LOGIC;
  signal dbgreg_force_lock : STD_LOGIC;
  signal dbgreg_select : STD_LOGIC;
  signal dbgreg_update : STD_LOGIC;
  signal ip2bus_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal jtag_busy : STD_LOGIC;
  signal lmb_ready_vec_q : STD_LOGIC;
  signal lmb_ue_vec_q : STD_LOGIC;
  signal lmb_wait_vec_q : STD_LOGIC;
  signal master_data_in : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal master_data_out : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal master_data_rd : STD_LOGIC;
  signal master_data_wr : STD_LOGIC;
  signal master_dwr_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal master_dwr_resp : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal master_rd_start : STD_LOGIC;
  signal master_wr_excl : STD_LOGIC;
  signal master_wr_len : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal master_wr_size : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal master_wr_start : STD_LOGIC;
  signal sel_n_reset : STD_LOGIC;
  signal trace_stopped : STD_LOGIC;
  signal trace_word0 : STD_LOGIC;
  signal unlocked : STD_LOGIC;
  signal update_reset : STD_LOGIC;
  signal update_set : STD_LOGIC;
  signal update_with_scan_reset : STD_LOGIC;
  signal use_mdm0 : STD_LOGIC;
  signal wdata_exists : STD_LOGIC;
  signal wr_state : STD_LOGIC_VECTOR ( 1 to 1 );
begin
  Dbg_ARADDR_0(14) <= \<const0>\;
  Dbg_ARADDR_0(13) <= \<const0>\;
  Dbg_ARADDR_0(12) <= \<const0>\;
  Dbg_ARADDR_0(11) <= \<const0>\;
  Dbg_ARADDR_0(10) <= \<const0>\;
  Dbg_ARADDR_0(9) <= \<const0>\;
  Dbg_ARADDR_0(8) <= \<const0>\;
  Dbg_ARADDR_0(7) <= \<const0>\;
  Dbg_ARADDR_0(6) <= \<const0>\;
  Dbg_ARADDR_0(5) <= \<const0>\;
  Dbg_ARADDR_0(4) <= \<const0>\;
  Dbg_ARADDR_0(3) <= \<const0>\;
  Dbg_ARADDR_0(2) <= \<const0>\;
  Dbg_ARADDR_1(14) <= \<const0>\;
  Dbg_ARADDR_1(13) <= \<const0>\;
  Dbg_ARADDR_1(12) <= \<const0>\;
  Dbg_ARADDR_1(11) <= \<const0>\;
  Dbg_ARADDR_1(10) <= \<const0>\;
  Dbg_ARADDR_1(9) <= \<const0>\;
  Dbg_ARADDR_1(8) <= \<const0>\;
  Dbg_ARADDR_1(7) <= \<const0>\;
  Dbg_ARADDR_1(6) <= \<const0>\;
  Dbg_ARADDR_1(5) <= \<const0>\;
  Dbg_ARADDR_1(4) <= \<const0>\;
  Dbg_ARADDR_1(3) <= \<const0>\;
  Dbg_ARADDR_1(2) <= \<const0>\;
  Dbg_ARADDR_10(14) <= \<const0>\;
  Dbg_ARADDR_10(13) <= \<const0>\;
  Dbg_ARADDR_10(12) <= \<const0>\;
  Dbg_ARADDR_10(11) <= \<const0>\;
  Dbg_ARADDR_10(10) <= \<const0>\;
  Dbg_ARADDR_10(9) <= \<const0>\;
  Dbg_ARADDR_10(8) <= \<const0>\;
  Dbg_ARADDR_10(7) <= \<const0>\;
  Dbg_ARADDR_10(6) <= \<const0>\;
  Dbg_ARADDR_10(5) <= \<const0>\;
  Dbg_ARADDR_10(4) <= \<const0>\;
  Dbg_ARADDR_10(3) <= \<const0>\;
  Dbg_ARADDR_10(2) <= \<const0>\;
  Dbg_ARADDR_11(14) <= \<const0>\;
  Dbg_ARADDR_11(13) <= \<const0>\;
  Dbg_ARADDR_11(12) <= \<const0>\;
  Dbg_ARADDR_11(11) <= \<const0>\;
  Dbg_ARADDR_11(10) <= \<const0>\;
  Dbg_ARADDR_11(9) <= \<const0>\;
  Dbg_ARADDR_11(8) <= \<const0>\;
  Dbg_ARADDR_11(7) <= \<const0>\;
  Dbg_ARADDR_11(6) <= \<const0>\;
  Dbg_ARADDR_11(5) <= \<const0>\;
  Dbg_ARADDR_11(4) <= \<const0>\;
  Dbg_ARADDR_11(3) <= \<const0>\;
  Dbg_ARADDR_11(2) <= \<const0>\;
  Dbg_ARADDR_12(14) <= \<const0>\;
  Dbg_ARADDR_12(13) <= \<const0>\;
  Dbg_ARADDR_12(12) <= \<const0>\;
  Dbg_ARADDR_12(11) <= \<const0>\;
  Dbg_ARADDR_12(10) <= \<const0>\;
  Dbg_ARADDR_12(9) <= \<const0>\;
  Dbg_ARADDR_12(8) <= \<const0>\;
  Dbg_ARADDR_12(7) <= \<const0>\;
  Dbg_ARADDR_12(6) <= \<const0>\;
  Dbg_ARADDR_12(5) <= \<const0>\;
  Dbg_ARADDR_12(4) <= \<const0>\;
  Dbg_ARADDR_12(3) <= \<const0>\;
  Dbg_ARADDR_12(2) <= \<const0>\;
  Dbg_ARADDR_13(14) <= \<const0>\;
  Dbg_ARADDR_13(13) <= \<const0>\;
  Dbg_ARADDR_13(12) <= \<const0>\;
  Dbg_ARADDR_13(11) <= \<const0>\;
  Dbg_ARADDR_13(10) <= \<const0>\;
  Dbg_ARADDR_13(9) <= \<const0>\;
  Dbg_ARADDR_13(8) <= \<const0>\;
  Dbg_ARADDR_13(7) <= \<const0>\;
  Dbg_ARADDR_13(6) <= \<const0>\;
  Dbg_ARADDR_13(5) <= \<const0>\;
  Dbg_ARADDR_13(4) <= \<const0>\;
  Dbg_ARADDR_13(3) <= \<const0>\;
  Dbg_ARADDR_13(2) <= \<const0>\;
  Dbg_ARADDR_14(14) <= \<const0>\;
  Dbg_ARADDR_14(13) <= \<const0>\;
  Dbg_ARADDR_14(12) <= \<const0>\;
  Dbg_ARADDR_14(11) <= \<const0>\;
  Dbg_ARADDR_14(10) <= \<const0>\;
  Dbg_ARADDR_14(9) <= \<const0>\;
  Dbg_ARADDR_14(8) <= \<const0>\;
  Dbg_ARADDR_14(7) <= \<const0>\;
  Dbg_ARADDR_14(6) <= \<const0>\;
  Dbg_ARADDR_14(5) <= \<const0>\;
  Dbg_ARADDR_14(4) <= \<const0>\;
  Dbg_ARADDR_14(3) <= \<const0>\;
  Dbg_ARADDR_14(2) <= \<const0>\;
  Dbg_ARADDR_15(14) <= \<const0>\;
  Dbg_ARADDR_15(13) <= \<const0>\;
  Dbg_ARADDR_15(12) <= \<const0>\;
  Dbg_ARADDR_15(11) <= \<const0>\;
  Dbg_ARADDR_15(10) <= \<const0>\;
  Dbg_ARADDR_15(9) <= \<const0>\;
  Dbg_ARADDR_15(8) <= \<const0>\;
  Dbg_ARADDR_15(7) <= \<const0>\;
  Dbg_ARADDR_15(6) <= \<const0>\;
  Dbg_ARADDR_15(5) <= \<const0>\;
  Dbg_ARADDR_15(4) <= \<const0>\;
  Dbg_ARADDR_15(3) <= \<const0>\;
  Dbg_ARADDR_15(2) <= \<const0>\;
  Dbg_ARADDR_16(14) <= \<const0>\;
  Dbg_ARADDR_16(13) <= \<const0>\;
  Dbg_ARADDR_16(12) <= \<const0>\;
  Dbg_ARADDR_16(11) <= \<const0>\;
  Dbg_ARADDR_16(10) <= \<const0>\;
  Dbg_ARADDR_16(9) <= \<const0>\;
  Dbg_ARADDR_16(8) <= \<const0>\;
  Dbg_ARADDR_16(7) <= \<const0>\;
  Dbg_ARADDR_16(6) <= \<const0>\;
  Dbg_ARADDR_16(5) <= \<const0>\;
  Dbg_ARADDR_16(4) <= \<const0>\;
  Dbg_ARADDR_16(3) <= \<const0>\;
  Dbg_ARADDR_16(2) <= \<const0>\;
  Dbg_ARADDR_17(14) <= \<const0>\;
  Dbg_ARADDR_17(13) <= \<const0>\;
  Dbg_ARADDR_17(12) <= \<const0>\;
  Dbg_ARADDR_17(11) <= \<const0>\;
  Dbg_ARADDR_17(10) <= \<const0>\;
  Dbg_ARADDR_17(9) <= \<const0>\;
  Dbg_ARADDR_17(8) <= \<const0>\;
  Dbg_ARADDR_17(7) <= \<const0>\;
  Dbg_ARADDR_17(6) <= \<const0>\;
  Dbg_ARADDR_17(5) <= \<const0>\;
  Dbg_ARADDR_17(4) <= \<const0>\;
  Dbg_ARADDR_17(3) <= \<const0>\;
  Dbg_ARADDR_17(2) <= \<const0>\;
  Dbg_ARADDR_18(14) <= \<const0>\;
  Dbg_ARADDR_18(13) <= \<const0>\;
  Dbg_ARADDR_18(12) <= \<const0>\;
  Dbg_ARADDR_18(11) <= \<const0>\;
  Dbg_ARADDR_18(10) <= \<const0>\;
  Dbg_ARADDR_18(9) <= \<const0>\;
  Dbg_ARADDR_18(8) <= \<const0>\;
  Dbg_ARADDR_18(7) <= \<const0>\;
  Dbg_ARADDR_18(6) <= \<const0>\;
  Dbg_ARADDR_18(5) <= \<const0>\;
  Dbg_ARADDR_18(4) <= \<const0>\;
  Dbg_ARADDR_18(3) <= \<const0>\;
  Dbg_ARADDR_18(2) <= \<const0>\;
  Dbg_ARADDR_19(14) <= \<const0>\;
  Dbg_ARADDR_19(13) <= \<const0>\;
  Dbg_ARADDR_19(12) <= \<const0>\;
  Dbg_ARADDR_19(11) <= \<const0>\;
  Dbg_ARADDR_19(10) <= \<const0>\;
  Dbg_ARADDR_19(9) <= \<const0>\;
  Dbg_ARADDR_19(8) <= \<const0>\;
  Dbg_ARADDR_19(7) <= \<const0>\;
  Dbg_ARADDR_19(6) <= \<const0>\;
  Dbg_ARADDR_19(5) <= \<const0>\;
  Dbg_ARADDR_19(4) <= \<const0>\;
  Dbg_ARADDR_19(3) <= \<const0>\;
  Dbg_ARADDR_19(2) <= \<const0>\;
  Dbg_ARADDR_2(14) <= \<const0>\;
  Dbg_ARADDR_2(13) <= \<const0>\;
  Dbg_ARADDR_2(12) <= \<const0>\;
  Dbg_ARADDR_2(11) <= \<const0>\;
  Dbg_ARADDR_2(10) <= \<const0>\;
  Dbg_ARADDR_2(9) <= \<const0>\;
  Dbg_ARADDR_2(8) <= \<const0>\;
  Dbg_ARADDR_2(7) <= \<const0>\;
  Dbg_ARADDR_2(6) <= \<const0>\;
  Dbg_ARADDR_2(5) <= \<const0>\;
  Dbg_ARADDR_2(4) <= \<const0>\;
  Dbg_ARADDR_2(3) <= \<const0>\;
  Dbg_ARADDR_2(2) <= \<const0>\;
  Dbg_ARADDR_20(14) <= \<const0>\;
  Dbg_ARADDR_20(13) <= \<const0>\;
  Dbg_ARADDR_20(12) <= \<const0>\;
  Dbg_ARADDR_20(11) <= \<const0>\;
  Dbg_ARADDR_20(10) <= \<const0>\;
  Dbg_ARADDR_20(9) <= \<const0>\;
  Dbg_ARADDR_20(8) <= \<const0>\;
  Dbg_ARADDR_20(7) <= \<const0>\;
  Dbg_ARADDR_20(6) <= \<const0>\;
  Dbg_ARADDR_20(5) <= \<const0>\;
  Dbg_ARADDR_20(4) <= \<const0>\;
  Dbg_ARADDR_20(3) <= \<const0>\;
  Dbg_ARADDR_20(2) <= \<const0>\;
  Dbg_ARADDR_21(14) <= \<const0>\;
  Dbg_ARADDR_21(13) <= \<const0>\;
  Dbg_ARADDR_21(12) <= \<const0>\;
  Dbg_ARADDR_21(11) <= \<const0>\;
  Dbg_ARADDR_21(10) <= \<const0>\;
  Dbg_ARADDR_21(9) <= \<const0>\;
  Dbg_ARADDR_21(8) <= \<const0>\;
  Dbg_ARADDR_21(7) <= \<const0>\;
  Dbg_ARADDR_21(6) <= \<const0>\;
  Dbg_ARADDR_21(5) <= \<const0>\;
  Dbg_ARADDR_21(4) <= \<const0>\;
  Dbg_ARADDR_21(3) <= \<const0>\;
  Dbg_ARADDR_21(2) <= \<const0>\;
  Dbg_ARADDR_22(14) <= \<const0>\;
  Dbg_ARADDR_22(13) <= \<const0>\;
  Dbg_ARADDR_22(12) <= \<const0>\;
  Dbg_ARADDR_22(11) <= \<const0>\;
  Dbg_ARADDR_22(10) <= \<const0>\;
  Dbg_ARADDR_22(9) <= \<const0>\;
  Dbg_ARADDR_22(8) <= \<const0>\;
  Dbg_ARADDR_22(7) <= \<const0>\;
  Dbg_ARADDR_22(6) <= \<const0>\;
  Dbg_ARADDR_22(5) <= \<const0>\;
  Dbg_ARADDR_22(4) <= \<const0>\;
  Dbg_ARADDR_22(3) <= \<const0>\;
  Dbg_ARADDR_22(2) <= \<const0>\;
  Dbg_ARADDR_23(14) <= \<const0>\;
  Dbg_ARADDR_23(13) <= \<const0>\;
  Dbg_ARADDR_23(12) <= \<const0>\;
  Dbg_ARADDR_23(11) <= \<const0>\;
  Dbg_ARADDR_23(10) <= \<const0>\;
  Dbg_ARADDR_23(9) <= \<const0>\;
  Dbg_ARADDR_23(8) <= \<const0>\;
  Dbg_ARADDR_23(7) <= \<const0>\;
  Dbg_ARADDR_23(6) <= \<const0>\;
  Dbg_ARADDR_23(5) <= \<const0>\;
  Dbg_ARADDR_23(4) <= \<const0>\;
  Dbg_ARADDR_23(3) <= \<const0>\;
  Dbg_ARADDR_23(2) <= \<const0>\;
  Dbg_ARADDR_24(14) <= \<const0>\;
  Dbg_ARADDR_24(13) <= \<const0>\;
  Dbg_ARADDR_24(12) <= \<const0>\;
  Dbg_ARADDR_24(11) <= \<const0>\;
  Dbg_ARADDR_24(10) <= \<const0>\;
  Dbg_ARADDR_24(9) <= \<const0>\;
  Dbg_ARADDR_24(8) <= \<const0>\;
  Dbg_ARADDR_24(7) <= \<const0>\;
  Dbg_ARADDR_24(6) <= \<const0>\;
  Dbg_ARADDR_24(5) <= \<const0>\;
  Dbg_ARADDR_24(4) <= \<const0>\;
  Dbg_ARADDR_24(3) <= \<const0>\;
  Dbg_ARADDR_24(2) <= \<const0>\;
  Dbg_ARADDR_25(14) <= \<const0>\;
  Dbg_ARADDR_25(13) <= \<const0>\;
  Dbg_ARADDR_25(12) <= \<const0>\;
  Dbg_ARADDR_25(11) <= \<const0>\;
  Dbg_ARADDR_25(10) <= \<const0>\;
  Dbg_ARADDR_25(9) <= \<const0>\;
  Dbg_ARADDR_25(8) <= \<const0>\;
  Dbg_ARADDR_25(7) <= \<const0>\;
  Dbg_ARADDR_25(6) <= \<const0>\;
  Dbg_ARADDR_25(5) <= \<const0>\;
  Dbg_ARADDR_25(4) <= \<const0>\;
  Dbg_ARADDR_25(3) <= \<const0>\;
  Dbg_ARADDR_25(2) <= \<const0>\;
  Dbg_ARADDR_26(14) <= \<const0>\;
  Dbg_ARADDR_26(13) <= \<const0>\;
  Dbg_ARADDR_26(12) <= \<const0>\;
  Dbg_ARADDR_26(11) <= \<const0>\;
  Dbg_ARADDR_26(10) <= \<const0>\;
  Dbg_ARADDR_26(9) <= \<const0>\;
  Dbg_ARADDR_26(8) <= \<const0>\;
  Dbg_ARADDR_26(7) <= \<const0>\;
  Dbg_ARADDR_26(6) <= \<const0>\;
  Dbg_ARADDR_26(5) <= \<const0>\;
  Dbg_ARADDR_26(4) <= \<const0>\;
  Dbg_ARADDR_26(3) <= \<const0>\;
  Dbg_ARADDR_26(2) <= \<const0>\;
  Dbg_ARADDR_27(14) <= \<const0>\;
  Dbg_ARADDR_27(13) <= \<const0>\;
  Dbg_ARADDR_27(12) <= \<const0>\;
  Dbg_ARADDR_27(11) <= \<const0>\;
  Dbg_ARADDR_27(10) <= \<const0>\;
  Dbg_ARADDR_27(9) <= \<const0>\;
  Dbg_ARADDR_27(8) <= \<const0>\;
  Dbg_ARADDR_27(7) <= \<const0>\;
  Dbg_ARADDR_27(6) <= \<const0>\;
  Dbg_ARADDR_27(5) <= \<const0>\;
  Dbg_ARADDR_27(4) <= \<const0>\;
  Dbg_ARADDR_27(3) <= \<const0>\;
  Dbg_ARADDR_27(2) <= \<const0>\;
  Dbg_ARADDR_28(14) <= \<const0>\;
  Dbg_ARADDR_28(13) <= \<const0>\;
  Dbg_ARADDR_28(12) <= \<const0>\;
  Dbg_ARADDR_28(11) <= \<const0>\;
  Dbg_ARADDR_28(10) <= \<const0>\;
  Dbg_ARADDR_28(9) <= \<const0>\;
  Dbg_ARADDR_28(8) <= \<const0>\;
  Dbg_ARADDR_28(7) <= \<const0>\;
  Dbg_ARADDR_28(6) <= \<const0>\;
  Dbg_ARADDR_28(5) <= \<const0>\;
  Dbg_ARADDR_28(4) <= \<const0>\;
  Dbg_ARADDR_28(3) <= \<const0>\;
  Dbg_ARADDR_28(2) <= \<const0>\;
  Dbg_ARADDR_29(14) <= \<const0>\;
  Dbg_ARADDR_29(13) <= \<const0>\;
  Dbg_ARADDR_29(12) <= \<const0>\;
  Dbg_ARADDR_29(11) <= \<const0>\;
  Dbg_ARADDR_29(10) <= \<const0>\;
  Dbg_ARADDR_29(9) <= \<const0>\;
  Dbg_ARADDR_29(8) <= \<const0>\;
  Dbg_ARADDR_29(7) <= \<const0>\;
  Dbg_ARADDR_29(6) <= \<const0>\;
  Dbg_ARADDR_29(5) <= \<const0>\;
  Dbg_ARADDR_29(4) <= \<const0>\;
  Dbg_ARADDR_29(3) <= \<const0>\;
  Dbg_ARADDR_29(2) <= \<const0>\;
  Dbg_ARADDR_3(14) <= \<const0>\;
  Dbg_ARADDR_3(13) <= \<const0>\;
  Dbg_ARADDR_3(12) <= \<const0>\;
  Dbg_ARADDR_3(11) <= \<const0>\;
  Dbg_ARADDR_3(10) <= \<const0>\;
  Dbg_ARADDR_3(9) <= \<const0>\;
  Dbg_ARADDR_3(8) <= \<const0>\;
  Dbg_ARADDR_3(7) <= \<const0>\;
  Dbg_ARADDR_3(6) <= \<const0>\;
  Dbg_ARADDR_3(5) <= \<const0>\;
  Dbg_ARADDR_3(4) <= \<const0>\;
  Dbg_ARADDR_3(3) <= \<const0>\;
  Dbg_ARADDR_3(2) <= \<const0>\;
  Dbg_ARADDR_30(14) <= \<const0>\;
  Dbg_ARADDR_30(13) <= \<const0>\;
  Dbg_ARADDR_30(12) <= \<const0>\;
  Dbg_ARADDR_30(11) <= \<const0>\;
  Dbg_ARADDR_30(10) <= \<const0>\;
  Dbg_ARADDR_30(9) <= \<const0>\;
  Dbg_ARADDR_30(8) <= \<const0>\;
  Dbg_ARADDR_30(7) <= \<const0>\;
  Dbg_ARADDR_30(6) <= \<const0>\;
  Dbg_ARADDR_30(5) <= \<const0>\;
  Dbg_ARADDR_30(4) <= \<const0>\;
  Dbg_ARADDR_30(3) <= \<const0>\;
  Dbg_ARADDR_30(2) <= \<const0>\;
  Dbg_ARADDR_31(14) <= \<const0>\;
  Dbg_ARADDR_31(13) <= \<const0>\;
  Dbg_ARADDR_31(12) <= \<const0>\;
  Dbg_ARADDR_31(11) <= \<const0>\;
  Dbg_ARADDR_31(10) <= \<const0>\;
  Dbg_ARADDR_31(9) <= \<const0>\;
  Dbg_ARADDR_31(8) <= \<const0>\;
  Dbg_ARADDR_31(7) <= \<const0>\;
  Dbg_ARADDR_31(6) <= \<const0>\;
  Dbg_ARADDR_31(5) <= \<const0>\;
  Dbg_ARADDR_31(4) <= \<const0>\;
  Dbg_ARADDR_31(3) <= \<const0>\;
  Dbg_ARADDR_31(2) <= \<const0>\;
  Dbg_ARADDR_4(14) <= \<const0>\;
  Dbg_ARADDR_4(13) <= \<const0>\;
  Dbg_ARADDR_4(12) <= \<const0>\;
  Dbg_ARADDR_4(11) <= \<const0>\;
  Dbg_ARADDR_4(10) <= \<const0>\;
  Dbg_ARADDR_4(9) <= \<const0>\;
  Dbg_ARADDR_4(8) <= \<const0>\;
  Dbg_ARADDR_4(7) <= \<const0>\;
  Dbg_ARADDR_4(6) <= \<const0>\;
  Dbg_ARADDR_4(5) <= \<const0>\;
  Dbg_ARADDR_4(4) <= \<const0>\;
  Dbg_ARADDR_4(3) <= \<const0>\;
  Dbg_ARADDR_4(2) <= \<const0>\;
  Dbg_ARADDR_5(14) <= \<const0>\;
  Dbg_ARADDR_5(13) <= \<const0>\;
  Dbg_ARADDR_5(12) <= \<const0>\;
  Dbg_ARADDR_5(11) <= \<const0>\;
  Dbg_ARADDR_5(10) <= \<const0>\;
  Dbg_ARADDR_5(9) <= \<const0>\;
  Dbg_ARADDR_5(8) <= \<const0>\;
  Dbg_ARADDR_5(7) <= \<const0>\;
  Dbg_ARADDR_5(6) <= \<const0>\;
  Dbg_ARADDR_5(5) <= \<const0>\;
  Dbg_ARADDR_5(4) <= \<const0>\;
  Dbg_ARADDR_5(3) <= \<const0>\;
  Dbg_ARADDR_5(2) <= \<const0>\;
  Dbg_ARADDR_6(14) <= \<const0>\;
  Dbg_ARADDR_6(13) <= \<const0>\;
  Dbg_ARADDR_6(12) <= \<const0>\;
  Dbg_ARADDR_6(11) <= \<const0>\;
  Dbg_ARADDR_6(10) <= \<const0>\;
  Dbg_ARADDR_6(9) <= \<const0>\;
  Dbg_ARADDR_6(8) <= \<const0>\;
  Dbg_ARADDR_6(7) <= \<const0>\;
  Dbg_ARADDR_6(6) <= \<const0>\;
  Dbg_ARADDR_6(5) <= \<const0>\;
  Dbg_ARADDR_6(4) <= \<const0>\;
  Dbg_ARADDR_6(3) <= \<const0>\;
  Dbg_ARADDR_6(2) <= \<const0>\;
  Dbg_ARADDR_7(14) <= \<const0>\;
  Dbg_ARADDR_7(13) <= \<const0>\;
  Dbg_ARADDR_7(12) <= \<const0>\;
  Dbg_ARADDR_7(11) <= \<const0>\;
  Dbg_ARADDR_7(10) <= \<const0>\;
  Dbg_ARADDR_7(9) <= \<const0>\;
  Dbg_ARADDR_7(8) <= \<const0>\;
  Dbg_ARADDR_7(7) <= \<const0>\;
  Dbg_ARADDR_7(6) <= \<const0>\;
  Dbg_ARADDR_7(5) <= \<const0>\;
  Dbg_ARADDR_7(4) <= \<const0>\;
  Dbg_ARADDR_7(3) <= \<const0>\;
  Dbg_ARADDR_7(2) <= \<const0>\;
  Dbg_ARADDR_8(14) <= \<const0>\;
  Dbg_ARADDR_8(13) <= \<const0>\;
  Dbg_ARADDR_8(12) <= \<const0>\;
  Dbg_ARADDR_8(11) <= \<const0>\;
  Dbg_ARADDR_8(10) <= \<const0>\;
  Dbg_ARADDR_8(9) <= \<const0>\;
  Dbg_ARADDR_8(8) <= \<const0>\;
  Dbg_ARADDR_8(7) <= \<const0>\;
  Dbg_ARADDR_8(6) <= \<const0>\;
  Dbg_ARADDR_8(5) <= \<const0>\;
  Dbg_ARADDR_8(4) <= \<const0>\;
  Dbg_ARADDR_8(3) <= \<const0>\;
  Dbg_ARADDR_8(2) <= \<const0>\;
  Dbg_ARADDR_9(14) <= \<const0>\;
  Dbg_ARADDR_9(13) <= \<const0>\;
  Dbg_ARADDR_9(12) <= \<const0>\;
  Dbg_ARADDR_9(11) <= \<const0>\;
  Dbg_ARADDR_9(10) <= \<const0>\;
  Dbg_ARADDR_9(9) <= \<const0>\;
  Dbg_ARADDR_9(8) <= \<const0>\;
  Dbg_ARADDR_9(7) <= \<const0>\;
  Dbg_ARADDR_9(6) <= \<const0>\;
  Dbg_ARADDR_9(5) <= \<const0>\;
  Dbg_ARADDR_9(4) <= \<const0>\;
  Dbg_ARADDR_9(3) <= \<const0>\;
  Dbg_ARADDR_9(2) <= \<const0>\;
  Dbg_ARVALID_0 <= \<const0>\;
  Dbg_ARVALID_1 <= \<const0>\;
  Dbg_ARVALID_10 <= \<const0>\;
  Dbg_ARVALID_11 <= \<const0>\;
  Dbg_ARVALID_12 <= \<const0>\;
  Dbg_ARVALID_13 <= \<const0>\;
  Dbg_ARVALID_14 <= \<const0>\;
  Dbg_ARVALID_15 <= \<const0>\;
  Dbg_ARVALID_16 <= \<const0>\;
  Dbg_ARVALID_17 <= \<const0>\;
  Dbg_ARVALID_18 <= \<const0>\;
  Dbg_ARVALID_19 <= \<const0>\;
  Dbg_ARVALID_2 <= \<const0>\;
  Dbg_ARVALID_20 <= \<const0>\;
  Dbg_ARVALID_21 <= \<const0>\;
  Dbg_ARVALID_22 <= \<const0>\;
  Dbg_ARVALID_23 <= \<const0>\;
  Dbg_ARVALID_24 <= \<const0>\;
  Dbg_ARVALID_25 <= \<const0>\;
  Dbg_ARVALID_26 <= \<const0>\;
  Dbg_ARVALID_27 <= \<const0>\;
  Dbg_ARVALID_28 <= \<const0>\;
  Dbg_ARVALID_29 <= \<const0>\;
  Dbg_ARVALID_3 <= \<const0>\;
  Dbg_ARVALID_30 <= \<const0>\;
  Dbg_ARVALID_31 <= \<const0>\;
  Dbg_ARVALID_4 <= \<const0>\;
  Dbg_ARVALID_5 <= \<const0>\;
  Dbg_ARVALID_6 <= \<const0>\;
  Dbg_ARVALID_7 <= \<const0>\;
  Dbg_ARVALID_8 <= \<const0>\;
  Dbg_ARVALID_9 <= \<const0>\;
  Dbg_AWADDR_0(14) <= \<const0>\;
  Dbg_AWADDR_0(13) <= \<const0>\;
  Dbg_AWADDR_0(12) <= \<const0>\;
  Dbg_AWADDR_0(11) <= \<const0>\;
  Dbg_AWADDR_0(10) <= \<const0>\;
  Dbg_AWADDR_0(9) <= \<const0>\;
  Dbg_AWADDR_0(8) <= \<const0>\;
  Dbg_AWADDR_0(7) <= \<const0>\;
  Dbg_AWADDR_0(6) <= \<const0>\;
  Dbg_AWADDR_0(5) <= \<const0>\;
  Dbg_AWADDR_0(4) <= \<const0>\;
  Dbg_AWADDR_0(3) <= \<const0>\;
  Dbg_AWADDR_0(2) <= \<const0>\;
  Dbg_AWADDR_1(14) <= \<const0>\;
  Dbg_AWADDR_1(13) <= \<const0>\;
  Dbg_AWADDR_1(12) <= \<const0>\;
  Dbg_AWADDR_1(11) <= \<const0>\;
  Dbg_AWADDR_1(10) <= \<const0>\;
  Dbg_AWADDR_1(9) <= \<const0>\;
  Dbg_AWADDR_1(8) <= \<const0>\;
  Dbg_AWADDR_1(7) <= \<const0>\;
  Dbg_AWADDR_1(6) <= \<const0>\;
  Dbg_AWADDR_1(5) <= \<const0>\;
  Dbg_AWADDR_1(4) <= \<const0>\;
  Dbg_AWADDR_1(3) <= \<const0>\;
  Dbg_AWADDR_1(2) <= \<const0>\;
  Dbg_AWADDR_10(14) <= \<const0>\;
  Dbg_AWADDR_10(13) <= \<const0>\;
  Dbg_AWADDR_10(12) <= \<const0>\;
  Dbg_AWADDR_10(11) <= \<const0>\;
  Dbg_AWADDR_10(10) <= \<const0>\;
  Dbg_AWADDR_10(9) <= \<const0>\;
  Dbg_AWADDR_10(8) <= \<const0>\;
  Dbg_AWADDR_10(7) <= \<const0>\;
  Dbg_AWADDR_10(6) <= \<const0>\;
  Dbg_AWADDR_10(5) <= \<const0>\;
  Dbg_AWADDR_10(4) <= \<const0>\;
  Dbg_AWADDR_10(3) <= \<const0>\;
  Dbg_AWADDR_10(2) <= \<const0>\;
  Dbg_AWADDR_11(14) <= \<const0>\;
  Dbg_AWADDR_11(13) <= \<const0>\;
  Dbg_AWADDR_11(12) <= \<const0>\;
  Dbg_AWADDR_11(11) <= \<const0>\;
  Dbg_AWADDR_11(10) <= \<const0>\;
  Dbg_AWADDR_11(9) <= \<const0>\;
  Dbg_AWADDR_11(8) <= \<const0>\;
  Dbg_AWADDR_11(7) <= \<const0>\;
  Dbg_AWADDR_11(6) <= \<const0>\;
  Dbg_AWADDR_11(5) <= \<const0>\;
  Dbg_AWADDR_11(4) <= \<const0>\;
  Dbg_AWADDR_11(3) <= \<const0>\;
  Dbg_AWADDR_11(2) <= \<const0>\;
  Dbg_AWADDR_12(14) <= \<const0>\;
  Dbg_AWADDR_12(13) <= \<const0>\;
  Dbg_AWADDR_12(12) <= \<const0>\;
  Dbg_AWADDR_12(11) <= \<const0>\;
  Dbg_AWADDR_12(10) <= \<const0>\;
  Dbg_AWADDR_12(9) <= \<const0>\;
  Dbg_AWADDR_12(8) <= \<const0>\;
  Dbg_AWADDR_12(7) <= \<const0>\;
  Dbg_AWADDR_12(6) <= \<const0>\;
  Dbg_AWADDR_12(5) <= \<const0>\;
  Dbg_AWADDR_12(4) <= \<const0>\;
  Dbg_AWADDR_12(3) <= \<const0>\;
  Dbg_AWADDR_12(2) <= \<const0>\;
  Dbg_AWADDR_13(14) <= \<const0>\;
  Dbg_AWADDR_13(13) <= \<const0>\;
  Dbg_AWADDR_13(12) <= \<const0>\;
  Dbg_AWADDR_13(11) <= \<const0>\;
  Dbg_AWADDR_13(10) <= \<const0>\;
  Dbg_AWADDR_13(9) <= \<const0>\;
  Dbg_AWADDR_13(8) <= \<const0>\;
  Dbg_AWADDR_13(7) <= \<const0>\;
  Dbg_AWADDR_13(6) <= \<const0>\;
  Dbg_AWADDR_13(5) <= \<const0>\;
  Dbg_AWADDR_13(4) <= \<const0>\;
  Dbg_AWADDR_13(3) <= \<const0>\;
  Dbg_AWADDR_13(2) <= \<const0>\;
  Dbg_AWADDR_14(14) <= \<const0>\;
  Dbg_AWADDR_14(13) <= \<const0>\;
  Dbg_AWADDR_14(12) <= \<const0>\;
  Dbg_AWADDR_14(11) <= \<const0>\;
  Dbg_AWADDR_14(10) <= \<const0>\;
  Dbg_AWADDR_14(9) <= \<const0>\;
  Dbg_AWADDR_14(8) <= \<const0>\;
  Dbg_AWADDR_14(7) <= \<const0>\;
  Dbg_AWADDR_14(6) <= \<const0>\;
  Dbg_AWADDR_14(5) <= \<const0>\;
  Dbg_AWADDR_14(4) <= \<const0>\;
  Dbg_AWADDR_14(3) <= \<const0>\;
  Dbg_AWADDR_14(2) <= \<const0>\;
  Dbg_AWADDR_15(14) <= \<const0>\;
  Dbg_AWADDR_15(13) <= \<const0>\;
  Dbg_AWADDR_15(12) <= \<const0>\;
  Dbg_AWADDR_15(11) <= \<const0>\;
  Dbg_AWADDR_15(10) <= \<const0>\;
  Dbg_AWADDR_15(9) <= \<const0>\;
  Dbg_AWADDR_15(8) <= \<const0>\;
  Dbg_AWADDR_15(7) <= \<const0>\;
  Dbg_AWADDR_15(6) <= \<const0>\;
  Dbg_AWADDR_15(5) <= \<const0>\;
  Dbg_AWADDR_15(4) <= \<const0>\;
  Dbg_AWADDR_15(3) <= \<const0>\;
  Dbg_AWADDR_15(2) <= \<const0>\;
  Dbg_AWADDR_16(14) <= \<const0>\;
  Dbg_AWADDR_16(13) <= \<const0>\;
  Dbg_AWADDR_16(12) <= \<const0>\;
  Dbg_AWADDR_16(11) <= \<const0>\;
  Dbg_AWADDR_16(10) <= \<const0>\;
  Dbg_AWADDR_16(9) <= \<const0>\;
  Dbg_AWADDR_16(8) <= \<const0>\;
  Dbg_AWADDR_16(7) <= \<const0>\;
  Dbg_AWADDR_16(6) <= \<const0>\;
  Dbg_AWADDR_16(5) <= \<const0>\;
  Dbg_AWADDR_16(4) <= \<const0>\;
  Dbg_AWADDR_16(3) <= \<const0>\;
  Dbg_AWADDR_16(2) <= \<const0>\;
  Dbg_AWADDR_17(14) <= \<const0>\;
  Dbg_AWADDR_17(13) <= \<const0>\;
  Dbg_AWADDR_17(12) <= \<const0>\;
  Dbg_AWADDR_17(11) <= \<const0>\;
  Dbg_AWADDR_17(10) <= \<const0>\;
  Dbg_AWADDR_17(9) <= \<const0>\;
  Dbg_AWADDR_17(8) <= \<const0>\;
  Dbg_AWADDR_17(7) <= \<const0>\;
  Dbg_AWADDR_17(6) <= \<const0>\;
  Dbg_AWADDR_17(5) <= \<const0>\;
  Dbg_AWADDR_17(4) <= \<const0>\;
  Dbg_AWADDR_17(3) <= \<const0>\;
  Dbg_AWADDR_17(2) <= \<const0>\;
  Dbg_AWADDR_18(14) <= \<const0>\;
  Dbg_AWADDR_18(13) <= \<const0>\;
  Dbg_AWADDR_18(12) <= \<const0>\;
  Dbg_AWADDR_18(11) <= \<const0>\;
  Dbg_AWADDR_18(10) <= \<const0>\;
  Dbg_AWADDR_18(9) <= \<const0>\;
  Dbg_AWADDR_18(8) <= \<const0>\;
  Dbg_AWADDR_18(7) <= \<const0>\;
  Dbg_AWADDR_18(6) <= \<const0>\;
  Dbg_AWADDR_18(5) <= \<const0>\;
  Dbg_AWADDR_18(4) <= \<const0>\;
  Dbg_AWADDR_18(3) <= \<const0>\;
  Dbg_AWADDR_18(2) <= \<const0>\;
  Dbg_AWADDR_19(14) <= \<const0>\;
  Dbg_AWADDR_19(13) <= \<const0>\;
  Dbg_AWADDR_19(12) <= \<const0>\;
  Dbg_AWADDR_19(11) <= \<const0>\;
  Dbg_AWADDR_19(10) <= \<const0>\;
  Dbg_AWADDR_19(9) <= \<const0>\;
  Dbg_AWADDR_19(8) <= \<const0>\;
  Dbg_AWADDR_19(7) <= \<const0>\;
  Dbg_AWADDR_19(6) <= \<const0>\;
  Dbg_AWADDR_19(5) <= \<const0>\;
  Dbg_AWADDR_19(4) <= \<const0>\;
  Dbg_AWADDR_19(3) <= \<const0>\;
  Dbg_AWADDR_19(2) <= \<const0>\;
  Dbg_AWADDR_2(14) <= \<const0>\;
  Dbg_AWADDR_2(13) <= \<const0>\;
  Dbg_AWADDR_2(12) <= \<const0>\;
  Dbg_AWADDR_2(11) <= \<const0>\;
  Dbg_AWADDR_2(10) <= \<const0>\;
  Dbg_AWADDR_2(9) <= \<const0>\;
  Dbg_AWADDR_2(8) <= \<const0>\;
  Dbg_AWADDR_2(7) <= \<const0>\;
  Dbg_AWADDR_2(6) <= \<const0>\;
  Dbg_AWADDR_2(5) <= \<const0>\;
  Dbg_AWADDR_2(4) <= \<const0>\;
  Dbg_AWADDR_2(3) <= \<const0>\;
  Dbg_AWADDR_2(2) <= \<const0>\;
  Dbg_AWADDR_20(14) <= \<const0>\;
  Dbg_AWADDR_20(13) <= \<const0>\;
  Dbg_AWADDR_20(12) <= \<const0>\;
  Dbg_AWADDR_20(11) <= \<const0>\;
  Dbg_AWADDR_20(10) <= \<const0>\;
  Dbg_AWADDR_20(9) <= \<const0>\;
  Dbg_AWADDR_20(8) <= \<const0>\;
  Dbg_AWADDR_20(7) <= \<const0>\;
  Dbg_AWADDR_20(6) <= \<const0>\;
  Dbg_AWADDR_20(5) <= \<const0>\;
  Dbg_AWADDR_20(4) <= \<const0>\;
  Dbg_AWADDR_20(3) <= \<const0>\;
  Dbg_AWADDR_20(2) <= \<const0>\;
  Dbg_AWADDR_21(14) <= \<const0>\;
  Dbg_AWADDR_21(13) <= \<const0>\;
  Dbg_AWADDR_21(12) <= \<const0>\;
  Dbg_AWADDR_21(11) <= \<const0>\;
  Dbg_AWADDR_21(10) <= \<const0>\;
  Dbg_AWADDR_21(9) <= \<const0>\;
  Dbg_AWADDR_21(8) <= \<const0>\;
  Dbg_AWADDR_21(7) <= \<const0>\;
  Dbg_AWADDR_21(6) <= \<const0>\;
  Dbg_AWADDR_21(5) <= \<const0>\;
  Dbg_AWADDR_21(4) <= \<const0>\;
  Dbg_AWADDR_21(3) <= \<const0>\;
  Dbg_AWADDR_21(2) <= \<const0>\;
  Dbg_AWADDR_22(14) <= \<const0>\;
  Dbg_AWADDR_22(13) <= \<const0>\;
  Dbg_AWADDR_22(12) <= \<const0>\;
  Dbg_AWADDR_22(11) <= \<const0>\;
  Dbg_AWADDR_22(10) <= \<const0>\;
  Dbg_AWADDR_22(9) <= \<const0>\;
  Dbg_AWADDR_22(8) <= \<const0>\;
  Dbg_AWADDR_22(7) <= \<const0>\;
  Dbg_AWADDR_22(6) <= \<const0>\;
  Dbg_AWADDR_22(5) <= \<const0>\;
  Dbg_AWADDR_22(4) <= \<const0>\;
  Dbg_AWADDR_22(3) <= \<const0>\;
  Dbg_AWADDR_22(2) <= \<const0>\;
  Dbg_AWADDR_23(14) <= \<const0>\;
  Dbg_AWADDR_23(13) <= \<const0>\;
  Dbg_AWADDR_23(12) <= \<const0>\;
  Dbg_AWADDR_23(11) <= \<const0>\;
  Dbg_AWADDR_23(10) <= \<const0>\;
  Dbg_AWADDR_23(9) <= \<const0>\;
  Dbg_AWADDR_23(8) <= \<const0>\;
  Dbg_AWADDR_23(7) <= \<const0>\;
  Dbg_AWADDR_23(6) <= \<const0>\;
  Dbg_AWADDR_23(5) <= \<const0>\;
  Dbg_AWADDR_23(4) <= \<const0>\;
  Dbg_AWADDR_23(3) <= \<const0>\;
  Dbg_AWADDR_23(2) <= \<const0>\;
  Dbg_AWADDR_24(14) <= \<const0>\;
  Dbg_AWADDR_24(13) <= \<const0>\;
  Dbg_AWADDR_24(12) <= \<const0>\;
  Dbg_AWADDR_24(11) <= \<const0>\;
  Dbg_AWADDR_24(10) <= \<const0>\;
  Dbg_AWADDR_24(9) <= \<const0>\;
  Dbg_AWADDR_24(8) <= \<const0>\;
  Dbg_AWADDR_24(7) <= \<const0>\;
  Dbg_AWADDR_24(6) <= \<const0>\;
  Dbg_AWADDR_24(5) <= \<const0>\;
  Dbg_AWADDR_24(4) <= \<const0>\;
  Dbg_AWADDR_24(3) <= \<const0>\;
  Dbg_AWADDR_24(2) <= \<const0>\;
  Dbg_AWADDR_25(14) <= \<const0>\;
  Dbg_AWADDR_25(13) <= \<const0>\;
  Dbg_AWADDR_25(12) <= \<const0>\;
  Dbg_AWADDR_25(11) <= \<const0>\;
  Dbg_AWADDR_25(10) <= \<const0>\;
  Dbg_AWADDR_25(9) <= \<const0>\;
  Dbg_AWADDR_25(8) <= \<const0>\;
  Dbg_AWADDR_25(7) <= \<const0>\;
  Dbg_AWADDR_25(6) <= \<const0>\;
  Dbg_AWADDR_25(5) <= \<const0>\;
  Dbg_AWADDR_25(4) <= \<const0>\;
  Dbg_AWADDR_25(3) <= \<const0>\;
  Dbg_AWADDR_25(2) <= \<const0>\;
  Dbg_AWADDR_26(14) <= \<const0>\;
  Dbg_AWADDR_26(13) <= \<const0>\;
  Dbg_AWADDR_26(12) <= \<const0>\;
  Dbg_AWADDR_26(11) <= \<const0>\;
  Dbg_AWADDR_26(10) <= \<const0>\;
  Dbg_AWADDR_26(9) <= \<const0>\;
  Dbg_AWADDR_26(8) <= \<const0>\;
  Dbg_AWADDR_26(7) <= \<const0>\;
  Dbg_AWADDR_26(6) <= \<const0>\;
  Dbg_AWADDR_26(5) <= \<const0>\;
  Dbg_AWADDR_26(4) <= \<const0>\;
  Dbg_AWADDR_26(3) <= \<const0>\;
  Dbg_AWADDR_26(2) <= \<const0>\;
  Dbg_AWADDR_27(14) <= \<const0>\;
  Dbg_AWADDR_27(13) <= \<const0>\;
  Dbg_AWADDR_27(12) <= \<const0>\;
  Dbg_AWADDR_27(11) <= \<const0>\;
  Dbg_AWADDR_27(10) <= \<const0>\;
  Dbg_AWADDR_27(9) <= \<const0>\;
  Dbg_AWADDR_27(8) <= \<const0>\;
  Dbg_AWADDR_27(7) <= \<const0>\;
  Dbg_AWADDR_27(6) <= \<const0>\;
  Dbg_AWADDR_27(5) <= \<const0>\;
  Dbg_AWADDR_27(4) <= \<const0>\;
  Dbg_AWADDR_27(3) <= \<const0>\;
  Dbg_AWADDR_27(2) <= \<const0>\;
  Dbg_AWADDR_28(14) <= \<const0>\;
  Dbg_AWADDR_28(13) <= \<const0>\;
  Dbg_AWADDR_28(12) <= \<const0>\;
  Dbg_AWADDR_28(11) <= \<const0>\;
  Dbg_AWADDR_28(10) <= \<const0>\;
  Dbg_AWADDR_28(9) <= \<const0>\;
  Dbg_AWADDR_28(8) <= \<const0>\;
  Dbg_AWADDR_28(7) <= \<const0>\;
  Dbg_AWADDR_28(6) <= \<const0>\;
  Dbg_AWADDR_28(5) <= \<const0>\;
  Dbg_AWADDR_28(4) <= \<const0>\;
  Dbg_AWADDR_28(3) <= \<const0>\;
  Dbg_AWADDR_28(2) <= \<const0>\;
  Dbg_AWADDR_29(14) <= \<const0>\;
  Dbg_AWADDR_29(13) <= \<const0>\;
  Dbg_AWADDR_29(12) <= \<const0>\;
  Dbg_AWADDR_29(11) <= \<const0>\;
  Dbg_AWADDR_29(10) <= \<const0>\;
  Dbg_AWADDR_29(9) <= \<const0>\;
  Dbg_AWADDR_29(8) <= \<const0>\;
  Dbg_AWADDR_29(7) <= \<const0>\;
  Dbg_AWADDR_29(6) <= \<const0>\;
  Dbg_AWADDR_29(5) <= \<const0>\;
  Dbg_AWADDR_29(4) <= \<const0>\;
  Dbg_AWADDR_29(3) <= \<const0>\;
  Dbg_AWADDR_29(2) <= \<const0>\;
  Dbg_AWADDR_3(14) <= \<const0>\;
  Dbg_AWADDR_3(13) <= \<const0>\;
  Dbg_AWADDR_3(12) <= \<const0>\;
  Dbg_AWADDR_3(11) <= \<const0>\;
  Dbg_AWADDR_3(10) <= \<const0>\;
  Dbg_AWADDR_3(9) <= \<const0>\;
  Dbg_AWADDR_3(8) <= \<const0>\;
  Dbg_AWADDR_3(7) <= \<const0>\;
  Dbg_AWADDR_3(6) <= \<const0>\;
  Dbg_AWADDR_3(5) <= \<const0>\;
  Dbg_AWADDR_3(4) <= \<const0>\;
  Dbg_AWADDR_3(3) <= \<const0>\;
  Dbg_AWADDR_3(2) <= \<const0>\;
  Dbg_AWADDR_30(14) <= \<const0>\;
  Dbg_AWADDR_30(13) <= \<const0>\;
  Dbg_AWADDR_30(12) <= \<const0>\;
  Dbg_AWADDR_30(11) <= \<const0>\;
  Dbg_AWADDR_30(10) <= \<const0>\;
  Dbg_AWADDR_30(9) <= \<const0>\;
  Dbg_AWADDR_30(8) <= \<const0>\;
  Dbg_AWADDR_30(7) <= \<const0>\;
  Dbg_AWADDR_30(6) <= \<const0>\;
  Dbg_AWADDR_30(5) <= \<const0>\;
  Dbg_AWADDR_30(4) <= \<const0>\;
  Dbg_AWADDR_30(3) <= \<const0>\;
  Dbg_AWADDR_30(2) <= \<const0>\;
  Dbg_AWADDR_31(14) <= \<const0>\;
  Dbg_AWADDR_31(13) <= \<const0>\;
  Dbg_AWADDR_31(12) <= \<const0>\;
  Dbg_AWADDR_31(11) <= \<const0>\;
  Dbg_AWADDR_31(10) <= \<const0>\;
  Dbg_AWADDR_31(9) <= \<const0>\;
  Dbg_AWADDR_31(8) <= \<const0>\;
  Dbg_AWADDR_31(7) <= \<const0>\;
  Dbg_AWADDR_31(6) <= \<const0>\;
  Dbg_AWADDR_31(5) <= \<const0>\;
  Dbg_AWADDR_31(4) <= \<const0>\;
  Dbg_AWADDR_31(3) <= \<const0>\;
  Dbg_AWADDR_31(2) <= \<const0>\;
  Dbg_AWADDR_4(14) <= \<const0>\;
  Dbg_AWADDR_4(13) <= \<const0>\;
  Dbg_AWADDR_4(12) <= \<const0>\;
  Dbg_AWADDR_4(11) <= \<const0>\;
  Dbg_AWADDR_4(10) <= \<const0>\;
  Dbg_AWADDR_4(9) <= \<const0>\;
  Dbg_AWADDR_4(8) <= \<const0>\;
  Dbg_AWADDR_4(7) <= \<const0>\;
  Dbg_AWADDR_4(6) <= \<const0>\;
  Dbg_AWADDR_4(5) <= \<const0>\;
  Dbg_AWADDR_4(4) <= \<const0>\;
  Dbg_AWADDR_4(3) <= \<const0>\;
  Dbg_AWADDR_4(2) <= \<const0>\;
  Dbg_AWADDR_5(14) <= \<const0>\;
  Dbg_AWADDR_5(13) <= \<const0>\;
  Dbg_AWADDR_5(12) <= \<const0>\;
  Dbg_AWADDR_5(11) <= \<const0>\;
  Dbg_AWADDR_5(10) <= \<const0>\;
  Dbg_AWADDR_5(9) <= \<const0>\;
  Dbg_AWADDR_5(8) <= \<const0>\;
  Dbg_AWADDR_5(7) <= \<const0>\;
  Dbg_AWADDR_5(6) <= \<const0>\;
  Dbg_AWADDR_5(5) <= \<const0>\;
  Dbg_AWADDR_5(4) <= \<const0>\;
  Dbg_AWADDR_5(3) <= \<const0>\;
  Dbg_AWADDR_5(2) <= \<const0>\;
  Dbg_AWADDR_6(14) <= \<const0>\;
  Dbg_AWADDR_6(13) <= \<const0>\;
  Dbg_AWADDR_6(12) <= \<const0>\;
  Dbg_AWADDR_6(11) <= \<const0>\;
  Dbg_AWADDR_6(10) <= \<const0>\;
  Dbg_AWADDR_6(9) <= \<const0>\;
  Dbg_AWADDR_6(8) <= \<const0>\;
  Dbg_AWADDR_6(7) <= \<const0>\;
  Dbg_AWADDR_6(6) <= \<const0>\;
  Dbg_AWADDR_6(5) <= \<const0>\;
  Dbg_AWADDR_6(4) <= \<const0>\;
  Dbg_AWADDR_6(3) <= \<const0>\;
  Dbg_AWADDR_6(2) <= \<const0>\;
  Dbg_AWADDR_7(14) <= \<const0>\;
  Dbg_AWADDR_7(13) <= \<const0>\;
  Dbg_AWADDR_7(12) <= \<const0>\;
  Dbg_AWADDR_7(11) <= \<const0>\;
  Dbg_AWADDR_7(10) <= \<const0>\;
  Dbg_AWADDR_7(9) <= \<const0>\;
  Dbg_AWADDR_7(8) <= \<const0>\;
  Dbg_AWADDR_7(7) <= \<const0>\;
  Dbg_AWADDR_7(6) <= \<const0>\;
  Dbg_AWADDR_7(5) <= \<const0>\;
  Dbg_AWADDR_7(4) <= \<const0>\;
  Dbg_AWADDR_7(3) <= \<const0>\;
  Dbg_AWADDR_7(2) <= \<const0>\;
  Dbg_AWADDR_8(14) <= \<const0>\;
  Dbg_AWADDR_8(13) <= \<const0>\;
  Dbg_AWADDR_8(12) <= \<const0>\;
  Dbg_AWADDR_8(11) <= \<const0>\;
  Dbg_AWADDR_8(10) <= \<const0>\;
  Dbg_AWADDR_8(9) <= \<const0>\;
  Dbg_AWADDR_8(8) <= \<const0>\;
  Dbg_AWADDR_8(7) <= \<const0>\;
  Dbg_AWADDR_8(6) <= \<const0>\;
  Dbg_AWADDR_8(5) <= \<const0>\;
  Dbg_AWADDR_8(4) <= \<const0>\;
  Dbg_AWADDR_8(3) <= \<const0>\;
  Dbg_AWADDR_8(2) <= \<const0>\;
  Dbg_AWADDR_9(14) <= \<const0>\;
  Dbg_AWADDR_9(13) <= \<const0>\;
  Dbg_AWADDR_9(12) <= \<const0>\;
  Dbg_AWADDR_9(11) <= \<const0>\;
  Dbg_AWADDR_9(10) <= \<const0>\;
  Dbg_AWADDR_9(9) <= \<const0>\;
  Dbg_AWADDR_9(8) <= \<const0>\;
  Dbg_AWADDR_9(7) <= \<const0>\;
  Dbg_AWADDR_9(6) <= \<const0>\;
  Dbg_AWADDR_9(5) <= \<const0>\;
  Dbg_AWADDR_9(4) <= \<const0>\;
  Dbg_AWADDR_9(3) <= \<const0>\;
  Dbg_AWADDR_9(2) <= \<const0>\;
  Dbg_AWVALID_0 <= \<const0>\;
  Dbg_AWVALID_1 <= \<const0>\;
  Dbg_AWVALID_10 <= \<const0>\;
  Dbg_AWVALID_11 <= \<const0>\;
  Dbg_AWVALID_12 <= \<const0>\;
  Dbg_AWVALID_13 <= \<const0>\;
  Dbg_AWVALID_14 <= \<const0>\;
  Dbg_AWVALID_15 <= \<const0>\;
  Dbg_AWVALID_16 <= \<const0>\;
  Dbg_AWVALID_17 <= \<const0>\;
  Dbg_AWVALID_18 <= \<const0>\;
  Dbg_AWVALID_19 <= \<const0>\;
  Dbg_AWVALID_2 <= \<const0>\;
  Dbg_AWVALID_20 <= \<const0>\;
  Dbg_AWVALID_21 <= \<const0>\;
  Dbg_AWVALID_22 <= \<const0>\;
  Dbg_AWVALID_23 <= \<const0>\;
  Dbg_AWVALID_24 <= \<const0>\;
  Dbg_AWVALID_25 <= \<const0>\;
  Dbg_AWVALID_26 <= \<const0>\;
  Dbg_AWVALID_27 <= \<const0>\;
  Dbg_AWVALID_28 <= \<const0>\;
  Dbg_AWVALID_29 <= \<const0>\;
  Dbg_AWVALID_3 <= \<const0>\;
  Dbg_AWVALID_30 <= \<const0>\;
  Dbg_AWVALID_31 <= \<const0>\;
  Dbg_AWVALID_4 <= \<const0>\;
  Dbg_AWVALID_5 <= \<const0>\;
  Dbg_AWVALID_6 <= \<const0>\;
  Dbg_AWVALID_7 <= \<const0>\;
  Dbg_AWVALID_8 <= \<const0>\;
  Dbg_AWVALID_9 <= \<const0>\;
  Dbg_BREADY_0 <= \<const0>\;
  Dbg_BREADY_1 <= \<const0>\;
  Dbg_BREADY_10 <= \<const0>\;
  Dbg_BREADY_11 <= \<const0>\;
  Dbg_BREADY_12 <= \<const0>\;
  Dbg_BREADY_13 <= \<const0>\;
  Dbg_BREADY_14 <= \<const0>\;
  Dbg_BREADY_15 <= \<const0>\;
  Dbg_BREADY_16 <= \<const0>\;
  Dbg_BREADY_17 <= \<const0>\;
  Dbg_BREADY_18 <= \<const0>\;
  Dbg_BREADY_19 <= \<const0>\;
  Dbg_BREADY_2 <= \<const0>\;
  Dbg_BREADY_20 <= \<const0>\;
  Dbg_BREADY_21 <= \<const0>\;
  Dbg_BREADY_22 <= \<const0>\;
  Dbg_BREADY_23 <= \<const0>\;
  Dbg_BREADY_24 <= \<const0>\;
  Dbg_BREADY_25 <= \<const0>\;
  Dbg_BREADY_26 <= \<const0>\;
  Dbg_BREADY_27 <= \<const0>\;
  Dbg_BREADY_28 <= \<const0>\;
  Dbg_BREADY_29 <= \<const0>\;
  Dbg_BREADY_3 <= \<const0>\;
  Dbg_BREADY_30 <= \<const0>\;
  Dbg_BREADY_31 <= \<const0>\;
  Dbg_BREADY_4 <= \<const0>\;
  Dbg_BREADY_5 <= \<const0>\;
  Dbg_BREADY_6 <= \<const0>\;
  Dbg_BREADY_7 <= \<const0>\;
  Dbg_BREADY_8 <= \<const0>\;
  Dbg_BREADY_9 <= \<const0>\;
  Dbg_Capture_0 <= \^ext_jtag_capture\;
  Dbg_Capture_1 <= \^ext_jtag_capture\;
  Dbg_Capture_10 <= \^ext_jtag_capture\;
  Dbg_Capture_11 <= \^ext_jtag_capture\;
  Dbg_Capture_12 <= \^ext_jtag_capture\;
  Dbg_Capture_13 <= \^ext_jtag_capture\;
  Dbg_Capture_14 <= \^ext_jtag_capture\;
  Dbg_Capture_15 <= \^ext_jtag_capture\;
  Dbg_Capture_16 <= \^ext_jtag_capture\;
  Dbg_Capture_17 <= \^ext_jtag_capture\;
  Dbg_Capture_18 <= \^ext_jtag_capture\;
  Dbg_Capture_19 <= \^ext_jtag_capture\;
  Dbg_Capture_2 <= \^ext_jtag_capture\;
  Dbg_Capture_20 <= \^ext_jtag_capture\;
  Dbg_Capture_21 <= \^ext_jtag_capture\;
  Dbg_Capture_22 <= \^ext_jtag_capture\;
  Dbg_Capture_23 <= \^ext_jtag_capture\;
  Dbg_Capture_24 <= \^ext_jtag_capture\;
  Dbg_Capture_25 <= \^ext_jtag_capture\;
  Dbg_Capture_26 <= \^ext_jtag_capture\;
  Dbg_Capture_27 <= \^ext_jtag_capture\;
  Dbg_Capture_28 <= \^ext_jtag_capture\;
  Dbg_Capture_29 <= \^ext_jtag_capture\;
  Dbg_Capture_3 <= \^ext_jtag_capture\;
  Dbg_Capture_30 <= \^ext_jtag_capture\;
  Dbg_Capture_31 <= \^ext_jtag_capture\;
  Dbg_Capture_4 <= \^ext_jtag_capture\;
  Dbg_Capture_5 <= \^ext_jtag_capture\;
  Dbg_Capture_6 <= \^ext_jtag_capture\;
  Dbg_Capture_7 <= \^ext_jtag_capture\;
  Dbg_Capture_8 <= \^ext_jtag_capture\;
  Dbg_Capture_9 <= \^ext_jtag_capture\;
  Dbg_Clk_0 <= \^ext_jtag_drck\;
  Dbg_Clk_1 <= \^ext_jtag_drck\;
  Dbg_Clk_10 <= \^ext_jtag_drck\;
  Dbg_Clk_11 <= \^ext_jtag_drck\;
  Dbg_Clk_12 <= \^ext_jtag_drck\;
  Dbg_Clk_13 <= \^ext_jtag_drck\;
  Dbg_Clk_14 <= \^ext_jtag_drck\;
  Dbg_Clk_15 <= \^ext_jtag_drck\;
  Dbg_Clk_16 <= \^ext_jtag_drck\;
  Dbg_Clk_17 <= \^ext_jtag_drck\;
  Dbg_Clk_18 <= \^ext_jtag_drck\;
  Dbg_Clk_19 <= \^ext_jtag_drck\;
  Dbg_Clk_2 <= \^ext_jtag_drck\;
  Dbg_Clk_20 <= \^ext_jtag_drck\;
  Dbg_Clk_21 <= \^ext_jtag_drck\;
  Dbg_Clk_22 <= \^ext_jtag_drck\;
  Dbg_Clk_23 <= \^ext_jtag_drck\;
  Dbg_Clk_24 <= \^ext_jtag_drck\;
  Dbg_Clk_25 <= \^ext_jtag_drck\;
  Dbg_Clk_26 <= \^ext_jtag_drck\;
  Dbg_Clk_27 <= \^ext_jtag_drck\;
  Dbg_Clk_28 <= \^ext_jtag_drck\;
  Dbg_Clk_29 <= \^ext_jtag_drck\;
  Dbg_Clk_3 <= \^ext_jtag_drck\;
  Dbg_Clk_30 <= \^ext_jtag_drck\;
  Dbg_Clk_31 <= \^ext_jtag_drck\;
  Dbg_Clk_4 <= \^ext_jtag_drck\;
  Dbg_Clk_5 <= \^ext_jtag_drck\;
  Dbg_Clk_6 <= \^ext_jtag_drck\;
  Dbg_Clk_7 <= \^ext_jtag_drck\;
  Dbg_Clk_8 <= \^ext_jtag_drck\;
  Dbg_Clk_9 <= \^ext_jtag_drck\;
  Dbg_Disable_1 <= \<const1>\;
  Dbg_Disable_10 <= \<const1>\;
  Dbg_Disable_11 <= \<const1>\;
  Dbg_Disable_12 <= \<const1>\;
  Dbg_Disable_13 <= \<const1>\;
  Dbg_Disable_14 <= \<const1>\;
  Dbg_Disable_15 <= \<const1>\;
  Dbg_Disable_16 <= \<const1>\;
  Dbg_Disable_17 <= \<const1>\;
  Dbg_Disable_18 <= \<const1>\;
  Dbg_Disable_19 <= \<const1>\;
  Dbg_Disable_2 <= \<const1>\;
  Dbg_Disable_20 <= \<const1>\;
  Dbg_Disable_21 <= \<const1>\;
  Dbg_Disable_22 <= \<const1>\;
  Dbg_Disable_23 <= \<const1>\;
  Dbg_Disable_24 <= \<const1>\;
  Dbg_Disable_25 <= \<const1>\;
  Dbg_Disable_26 <= \<const1>\;
  Dbg_Disable_27 <= \<const1>\;
  Dbg_Disable_28 <= \<const1>\;
  Dbg_Disable_29 <= \<const1>\;
  Dbg_Disable_3 <= \<const1>\;
  Dbg_Disable_30 <= \<const1>\;
  Dbg_Disable_31 <= \<const1>\;
  Dbg_Disable_4 <= \<const1>\;
  Dbg_Disable_5 <= \<const1>\;
  Dbg_Disable_6 <= \<const1>\;
  Dbg_Disable_7 <= \<const1>\;
  Dbg_Disable_8 <= \<const1>\;
  Dbg_Disable_9 <= \<const1>\;
  Dbg_RREADY_0 <= \<const0>\;
  Dbg_RREADY_1 <= \<const0>\;
  Dbg_RREADY_10 <= \<const0>\;
  Dbg_RREADY_11 <= \<const0>\;
  Dbg_RREADY_12 <= \<const0>\;
  Dbg_RREADY_13 <= \<const0>\;
  Dbg_RREADY_14 <= \<const0>\;
  Dbg_RREADY_15 <= \<const0>\;
  Dbg_RREADY_16 <= \<const0>\;
  Dbg_RREADY_17 <= \<const0>\;
  Dbg_RREADY_18 <= \<const0>\;
  Dbg_RREADY_19 <= \<const0>\;
  Dbg_RREADY_2 <= \<const0>\;
  Dbg_RREADY_20 <= \<const0>\;
  Dbg_RREADY_21 <= \<const0>\;
  Dbg_RREADY_22 <= \<const0>\;
  Dbg_RREADY_23 <= \<const0>\;
  Dbg_RREADY_24 <= \<const0>\;
  Dbg_RREADY_25 <= \<const0>\;
  Dbg_RREADY_26 <= \<const0>\;
  Dbg_RREADY_27 <= \<const0>\;
  Dbg_RREADY_28 <= \<const0>\;
  Dbg_RREADY_29 <= \<const0>\;
  Dbg_RREADY_3 <= \<const0>\;
  Dbg_RREADY_30 <= \<const0>\;
  Dbg_RREADY_31 <= \<const0>\;
  Dbg_RREADY_4 <= \<const0>\;
  Dbg_RREADY_5 <= \<const0>\;
  Dbg_RREADY_6 <= \<const0>\;
  Dbg_RREADY_7 <= \<const0>\;
  Dbg_RREADY_8 <= \<const0>\;
  Dbg_RREADY_9 <= \<const0>\;
  Dbg_Reg_En_1(0) <= \<const0>\;
  Dbg_Reg_En_1(1) <= \<const0>\;
  Dbg_Reg_En_1(2) <= \<const0>\;
  Dbg_Reg_En_1(3) <= \<const0>\;
  Dbg_Reg_En_1(4) <= \<const0>\;
  Dbg_Reg_En_1(5) <= \<const0>\;
  Dbg_Reg_En_1(6) <= \<const0>\;
  Dbg_Reg_En_1(7) <= \<const0>\;
  Dbg_Reg_En_10(0) <= \<const0>\;
  Dbg_Reg_En_10(1) <= \<const0>\;
  Dbg_Reg_En_10(2) <= \<const0>\;
  Dbg_Reg_En_10(3) <= \<const0>\;
  Dbg_Reg_En_10(4) <= \<const0>\;
  Dbg_Reg_En_10(5) <= \<const0>\;
  Dbg_Reg_En_10(6) <= \<const0>\;
  Dbg_Reg_En_10(7) <= \<const0>\;
  Dbg_Reg_En_11(0) <= \<const0>\;
  Dbg_Reg_En_11(1) <= \<const0>\;
  Dbg_Reg_En_11(2) <= \<const0>\;
  Dbg_Reg_En_11(3) <= \<const0>\;
  Dbg_Reg_En_11(4) <= \<const0>\;
  Dbg_Reg_En_11(5) <= \<const0>\;
  Dbg_Reg_En_11(6) <= \<const0>\;
  Dbg_Reg_En_11(7) <= \<const0>\;
  Dbg_Reg_En_12(0) <= \<const0>\;
  Dbg_Reg_En_12(1) <= \<const0>\;
  Dbg_Reg_En_12(2) <= \<const0>\;
  Dbg_Reg_En_12(3) <= \<const0>\;
  Dbg_Reg_En_12(4) <= \<const0>\;
  Dbg_Reg_En_12(5) <= \<const0>\;
  Dbg_Reg_En_12(6) <= \<const0>\;
  Dbg_Reg_En_12(7) <= \<const0>\;
  Dbg_Reg_En_13(0) <= \<const0>\;
  Dbg_Reg_En_13(1) <= \<const0>\;
  Dbg_Reg_En_13(2) <= \<const0>\;
  Dbg_Reg_En_13(3) <= \<const0>\;
  Dbg_Reg_En_13(4) <= \<const0>\;
  Dbg_Reg_En_13(5) <= \<const0>\;
  Dbg_Reg_En_13(6) <= \<const0>\;
  Dbg_Reg_En_13(7) <= \<const0>\;
  Dbg_Reg_En_14(0) <= \<const0>\;
  Dbg_Reg_En_14(1) <= \<const0>\;
  Dbg_Reg_En_14(2) <= \<const0>\;
  Dbg_Reg_En_14(3) <= \<const0>\;
  Dbg_Reg_En_14(4) <= \<const0>\;
  Dbg_Reg_En_14(5) <= \<const0>\;
  Dbg_Reg_En_14(6) <= \<const0>\;
  Dbg_Reg_En_14(7) <= \<const0>\;
  Dbg_Reg_En_15(0) <= \<const0>\;
  Dbg_Reg_En_15(1) <= \<const0>\;
  Dbg_Reg_En_15(2) <= \<const0>\;
  Dbg_Reg_En_15(3) <= \<const0>\;
  Dbg_Reg_En_15(4) <= \<const0>\;
  Dbg_Reg_En_15(5) <= \<const0>\;
  Dbg_Reg_En_15(6) <= \<const0>\;
  Dbg_Reg_En_15(7) <= \<const0>\;
  Dbg_Reg_En_16(0) <= \<const0>\;
  Dbg_Reg_En_16(1) <= \<const0>\;
  Dbg_Reg_En_16(2) <= \<const0>\;
  Dbg_Reg_En_16(3) <= \<const0>\;
  Dbg_Reg_En_16(4) <= \<const0>\;
  Dbg_Reg_En_16(5) <= \<const0>\;
  Dbg_Reg_En_16(6) <= \<const0>\;
  Dbg_Reg_En_16(7) <= \<const0>\;
  Dbg_Reg_En_17(0) <= \<const0>\;
  Dbg_Reg_En_17(1) <= \<const0>\;
  Dbg_Reg_En_17(2) <= \<const0>\;
  Dbg_Reg_En_17(3) <= \<const0>\;
  Dbg_Reg_En_17(4) <= \<const0>\;
  Dbg_Reg_En_17(5) <= \<const0>\;
  Dbg_Reg_En_17(6) <= \<const0>\;
  Dbg_Reg_En_17(7) <= \<const0>\;
  Dbg_Reg_En_18(0) <= \<const0>\;
  Dbg_Reg_En_18(1) <= \<const0>\;
  Dbg_Reg_En_18(2) <= \<const0>\;
  Dbg_Reg_En_18(3) <= \<const0>\;
  Dbg_Reg_En_18(4) <= \<const0>\;
  Dbg_Reg_En_18(5) <= \<const0>\;
  Dbg_Reg_En_18(6) <= \<const0>\;
  Dbg_Reg_En_18(7) <= \<const0>\;
  Dbg_Reg_En_19(0) <= \<const0>\;
  Dbg_Reg_En_19(1) <= \<const0>\;
  Dbg_Reg_En_19(2) <= \<const0>\;
  Dbg_Reg_En_19(3) <= \<const0>\;
  Dbg_Reg_En_19(4) <= \<const0>\;
  Dbg_Reg_En_19(5) <= \<const0>\;
  Dbg_Reg_En_19(6) <= \<const0>\;
  Dbg_Reg_En_19(7) <= \<const0>\;
  Dbg_Reg_En_2(0) <= \<const0>\;
  Dbg_Reg_En_2(1) <= \<const0>\;
  Dbg_Reg_En_2(2) <= \<const0>\;
  Dbg_Reg_En_2(3) <= \<const0>\;
  Dbg_Reg_En_2(4) <= \<const0>\;
  Dbg_Reg_En_2(5) <= \<const0>\;
  Dbg_Reg_En_2(6) <= \<const0>\;
  Dbg_Reg_En_2(7) <= \<const0>\;
  Dbg_Reg_En_20(0) <= \<const0>\;
  Dbg_Reg_En_20(1) <= \<const0>\;
  Dbg_Reg_En_20(2) <= \<const0>\;
  Dbg_Reg_En_20(3) <= \<const0>\;
  Dbg_Reg_En_20(4) <= \<const0>\;
  Dbg_Reg_En_20(5) <= \<const0>\;
  Dbg_Reg_En_20(6) <= \<const0>\;
  Dbg_Reg_En_20(7) <= \<const0>\;
  Dbg_Reg_En_21(0) <= \<const0>\;
  Dbg_Reg_En_21(1) <= \<const0>\;
  Dbg_Reg_En_21(2) <= \<const0>\;
  Dbg_Reg_En_21(3) <= \<const0>\;
  Dbg_Reg_En_21(4) <= \<const0>\;
  Dbg_Reg_En_21(5) <= \<const0>\;
  Dbg_Reg_En_21(6) <= \<const0>\;
  Dbg_Reg_En_21(7) <= \<const0>\;
  Dbg_Reg_En_22(0) <= \<const0>\;
  Dbg_Reg_En_22(1) <= \<const0>\;
  Dbg_Reg_En_22(2) <= \<const0>\;
  Dbg_Reg_En_22(3) <= \<const0>\;
  Dbg_Reg_En_22(4) <= \<const0>\;
  Dbg_Reg_En_22(5) <= \<const0>\;
  Dbg_Reg_En_22(6) <= \<const0>\;
  Dbg_Reg_En_22(7) <= \<const0>\;
  Dbg_Reg_En_23(0) <= \<const0>\;
  Dbg_Reg_En_23(1) <= \<const0>\;
  Dbg_Reg_En_23(2) <= \<const0>\;
  Dbg_Reg_En_23(3) <= \<const0>\;
  Dbg_Reg_En_23(4) <= \<const0>\;
  Dbg_Reg_En_23(5) <= \<const0>\;
  Dbg_Reg_En_23(6) <= \<const0>\;
  Dbg_Reg_En_23(7) <= \<const0>\;
  Dbg_Reg_En_24(0) <= \<const0>\;
  Dbg_Reg_En_24(1) <= \<const0>\;
  Dbg_Reg_En_24(2) <= \<const0>\;
  Dbg_Reg_En_24(3) <= \<const0>\;
  Dbg_Reg_En_24(4) <= \<const0>\;
  Dbg_Reg_En_24(5) <= \<const0>\;
  Dbg_Reg_En_24(6) <= \<const0>\;
  Dbg_Reg_En_24(7) <= \<const0>\;
  Dbg_Reg_En_25(0) <= \<const0>\;
  Dbg_Reg_En_25(1) <= \<const0>\;
  Dbg_Reg_En_25(2) <= \<const0>\;
  Dbg_Reg_En_25(3) <= \<const0>\;
  Dbg_Reg_En_25(4) <= \<const0>\;
  Dbg_Reg_En_25(5) <= \<const0>\;
  Dbg_Reg_En_25(6) <= \<const0>\;
  Dbg_Reg_En_25(7) <= \<const0>\;
  Dbg_Reg_En_26(0) <= \<const0>\;
  Dbg_Reg_En_26(1) <= \<const0>\;
  Dbg_Reg_En_26(2) <= \<const0>\;
  Dbg_Reg_En_26(3) <= \<const0>\;
  Dbg_Reg_En_26(4) <= \<const0>\;
  Dbg_Reg_En_26(5) <= \<const0>\;
  Dbg_Reg_En_26(6) <= \<const0>\;
  Dbg_Reg_En_26(7) <= \<const0>\;
  Dbg_Reg_En_27(0) <= \<const0>\;
  Dbg_Reg_En_27(1) <= \<const0>\;
  Dbg_Reg_En_27(2) <= \<const0>\;
  Dbg_Reg_En_27(3) <= \<const0>\;
  Dbg_Reg_En_27(4) <= \<const0>\;
  Dbg_Reg_En_27(5) <= \<const0>\;
  Dbg_Reg_En_27(6) <= \<const0>\;
  Dbg_Reg_En_27(7) <= \<const0>\;
  Dbg_Reg_En_28(0) <= \<const0>\;
  Dbg_Reg_En_28(1) <= \<const0>\;
  Dbg_Reg_En_28(2) <= \<const0>\;
  Dbg_Reg_En_28(3) <= \<const0>\;
  Dbg_Reg_En_28(4) <= \<const0>\;
  Dbg_Reg_En_28(5) <= \<const0>\;
  Dbg_Reg_En_28(6) <= \<const0>\;
  Dbg_Reg_En_28(7) <= \<const0>\;
  Dbg_Reg_En_29(0) <= \<const0>\;
  Dbg_Reg_En_29(1) <= \<const0>\;
  Dbg_Reg_En_29(2) <= \<const0>\;
  Dbg_Reg_En_29(3) <= \<const0>\;
  Dbg_Reg_En_29(4) <= \<const0>\;
  Dbg_Reg_En_29(5) <= \<const0>\;
  Dbg_Reg_En_29(6) <= \<const0>\;
  Dbg_Reg_En_29(7) <= \<const0>\;
  Dbg_Reg_En_3(0) <= \<const0>\;
  Dbg_Reg_En_3(1) <= \<const0>\;
  Dbg_Reg_En_3(2) <= \<const0>\;
  Dbg_Reg_En_3(3) <= \<const0>\;
  Dbg_Reg_En_3(4) <= \<const0>\;
  Dbg_Reg_En_3(5) <= \<const0>\;
  Dbg_Reg_En_3(6) <= \<const0>\;
  Dbg_Reg_En_3(7) <= \<const0>\;
  Dbg_Reg_En_30(0) <= \<const0>\;
  Dbg_Reg_En_30(1) <= \<const0>\;
  Dbg_Reg_En_30(2) <= \<const0>\;
  Dbg_Reg_En_30(3) <= \<const0>\;
  Dbg_Reg_En_30(4) <= \<const0>\;
  Dbg_Reg_En_30(5) <= \<const0>\;
  Dbg_Reg_En_30(6) <= \<const0>\;
  Dbg_Reg_En_30(7) <= \<const0>\;
  Dbg_Reg_En_31(0) <= \<const0>\;
  Dbg_Reg_En_31(1) <= \<const0>\;
  Dbg_Reg_En_31(2) <= \<const0>\;
  Dbg_Reg_En_31(3) <= \<const0>\;
  Dbg_Reg_En_31(4) <= \<const0>\;
  Dbg_Reg_En_31(5) <= \<const0>\;
  Dbg_Reg_En_31(6) <= \<const0>\;
  Dbg_Reg_En_31(7) <= \<const0>\;
  Dbg_Reg_En_4(0) <= \<const0>\;
  Dbg_Reg_En_4(1) <= \<const0>\;
  Dbg_Reg_En_4(2) <= \<const0>\;
  Dbg_Reg_En_4(3) <= \<const0>\;
  Dbg_Reg_En_4(4) <= \<const0>\;
  Dbg_Reg_En_4(5) <= \<const0>\;
  Dbg_Reg_En_4(6) <= \<const0>\;
  Dbg_Reg_En_4(7) <= \<const0>\;
  Dbg_Reg_En_5(0) <= \<const0>\;
  Dbg_Reg_En_5(1) <= \<const0>\;
  Dbg_Reg_En_5(2) <= \<const0>\;
  Dbg_Reg_En_5(3) <= \<const0>\;
  Dbg_Reg_En_5(4) <= \<const0>\;
  Dbg_Reg_En_5(5) <= \<const0>\;
  Dbg_Reg_En_5(6) <= \<const0>\;
  Dbg_Reg_En_5(7) <= \<const0>\;
  Dbg_Reg_En_6(0) <= \<const0>\;
  Dbg_Reg_En_6(1) <= \<const0>\;
  Dbg_Reg_En_6(2) <= \<const0>\;
  Dbg_Reg_En_6(3) <= \<const0>\;
  Dbg_Reg_En_6(4) <= \<const0>\;
  Dbg_Reg_En_6(5) <= \<const0>\;
  Dbg_Reg_En_6(6) <= \<const0>\;
  Dbg_Reg_En_6(7) <= \<const0>\;
  Dbg_Reg_En_7(0) <= \<const0>\;
  Dbg_Reg_En_7(1) <= \<const0>\;
  Dbg_Reg_En_7(2) <= \<const0>\;
  Dbg_Reg_En_7(3) <= \<const0>\;
  Dbg_Reg_En_7(4) <= \<const0>\;
  Dbg_Reg_En_7(5) <= \<const0>\;
  Dbg_Reg_En_7(6) <= \<const0>\;
  Dbg_Reg_En_7(7) <= \<const0>\;
  Dbg_Reg_En_8(0) <= \<const0>\;
  Dbg_Reg_En_8(1) <= \<const0>\;
  Dbg_Reg_En_8(2) <= \<const0>\;
  Dbg_Reg_En_8(3) <= \<const0>\;
  Dbg_Reg_En_8(4) <= \<const0>\;
  Dbg_Reg_En_8(5) <= \<const0>\;
  Dbg_Reg_En_8(6) <= \<const0>\;
  Dbg_Reg_En_8(7) <= \<const0>\;
  Dbg_Reg_En_9(0) <= \<const0>\;
  Dbg_Reg_En_9(1) <= \<const0>\;
  Dbg_Reg_En_9(2) <= \<const0>\;
  Dbg_Reg_En_9(3) <= \<const0>\;
  Dbg_Reg_En_9(4) <= \<const0>\;
  Dbg_Reg_En_9(5) <= \<const0>\;
  Dbg_Reg_En_9(6) <= \<const0>\;
  Dbg_Reg_En_9(7) <= \<const0>\;
  Dbg_Rst_1 <= \<const0>\;
  Dbg_Rst_10 <= \<const0>\;
  Dbg_Rst_11 <= \<const0>\;
  Dbg_Rst_12 <= \<const0>\;
  Dbg_Rst_13 <= \<const0>\;
  Dbg_Rst_14 <= \<const0>\;
  Dbg_Rst_15 <= \<const0>\;
  Dbg_Rst_16 <= \<const0>\;
  Dbg_Rst_17 <= \<const0>\;
  Dbg_Rst_18 <= \<const0>\;
  Dbg_Rst_19 <= \<const0>\;
  Dbg_Rst_2 <= \<const0>\;
  Dbg_Rst_20 <= \<const0>\;
  Dbg_Rst_21 <= \<const0>\;
  Dbg_Rst_22 <= \<const0>\;
  Dbg_Rst_23 <= \<const0>\;
  Dbg_Rst_24 <= \<const0>\;
  Dbg_Rst_25 <= \<const0>\;
  Dbg_Rst_26 <= \<const0>\;
  Dbg_Rst_27 <= \<const0>\;
  Dbg_Rst_28 <= \<const0>\;
  Dbg_Rst_29 <= \<const0>\;
  Dbg_Rst_3 <= \<const0>\;
  Dbg_Rst_30 <= \<const0>\;
  Dbg_Rst_31 <= \<const0>\;
  Dbg_Rst_4 <= \<const0>\;
  Dbg_Rst_5 <= \<const0>\;
  Dbg_Rst_6 <= \<const0>\;
  Dbg_Rst_7 <= \<const0>\;
  Dbg_Rst_8 <= \<const0>\;
  Dbg_Rst_9 <= \<const0>\;
  Dbg_Shift_0 <= \^dbg_shift_0\;
  Dbg_Shift_1 <= \^dbg_shift_0\;
  Dbg_Shift_10 <= \^dbg_shift_0\;
  Dbg_Shift_11 <= \^dbg_shift_0\;
  Dbg_Shift_12 <= \^dbg_shift_0\;
  Dbg_Shift_13 <= \^dbg_shift_0\;
  Dbg_Shift_14 <= \^dbg_shift_0\;
  Dbg_Shift_15 <= \^dbg_shift_0\;
  Dbg_Shift_16 <= \^dbg_shift_0\;
  Dbg_Shift_17 <= \^dbg_shift_0\;
  Dbg_Shift_18 <= \^dbg_shift_0\;
  Dbg_Shift_19 <= \^dbg_shift_0\;
  Dbg_Shift_2 <= \^dbg_shift_0\;
  Dbg_Shift_20 <= \^dbg_shift_0\;
  Dbg_Shift_21 <= \^dbg_shift_0\;
  Dbg_Shift_22 <= \^dbg_shift_0\;
  Dbg_Shift_23 <= \^dbg_shift_0\;
  Dbg_Shift_24 <= \^dbg_shift_0\;
  Dbg_Shift_25 <= \^dbg_shift_0\;
  Dbg_Shift_26 <= \^dbg_shift_0\;
  Dbg_Shift_27 <= \^dbg_shift_0\;
  Dbg_Shift_28 <= \^dbg_shift_0\;
  Dbg_Shift_29 <= \^dbg_shift_0\;
  Dbg_Shift_3 <= \^dbg_shift_0\;
  Dbg_Shift_30 <= \^dbg_shift_0\;
  Dbg_Shift_31 <= \^dbg_shift_0\;
  Dbg_Shift_4 <= \^dbg_shift_0\;
  Dbg_Shift_5 <= \^dbg_shift_0\;
  Dbg_Shift_6 <= \^dbg_shift_0\;
  Dbg_Shift_7 <= \^dbg_shift_0\;
  Dbg_Shift_8 <= \^dbg_shift_0\;
  Dbg_Shift_9 <= \^dbg_shift_0\;
  Dbg_TDI_0 <= \^ext_jtag_tdi\;
  Dbg_TDI_1 <= \^ext_jtag_tdi\;
  Dbg_TDI_10 <= \^ext_jtag_tdi\;
  Dbg_TDI_11 <= \^ext_jtag_tdi\;
  Dbg_TDI_12 <= \^ext_jtag_tdi\;
  Dbg_TDI_13 <= \^ext_jtag_tdi\;
  Dbg_TDI_14 <= \^ext_jtag_tdi\;
  Dbg_TDI_15 <= \^ext_jtag_tdi\;
  Dbg_TDI_16 <= \^ext_jtag_tdi\;
  Dbg_TDI_17 <= \^ext_jtag_tdi\;
  Dbg_TDI_18 <= \^ext_jtag_tdi\;
  Dbg_TDI_19 <= \^ext_jtag_tdi\;
  Dbg_TDI_2 <= \^ext_jtag_tdi\;
  Dbg_TDI_20 <= \^ext_jtag_tdi\;
  Dbg_TDI_21 <= \^ext_jtag_tdi\;
  Dbg_TDI_22 <= \^ext_jtag_tdi\;
  Dbg_TDI_23 <= \^ext_jtag_tdi\;
  Dbg_TDI_24 <= \^ext_jtag_tdi\;
  Dbg_TDI_25 <= \^ext_jtag_tdi\;
  Dbg_TDI_26 <= \^ext_jtag_tdi\;
  Dbg_TDI_27 <= \^ext_jtag_tdi\;
  Dbg_TDI_28 <= \^ext_jtag_tdi\;
  Dbg_TDI_29 <= \^ext_jtag_tdi\;
  Dbg_TDI_3 <= \^ext_jtag_tdi\;
  Dbg_TDI_30 <= \^ext_jtag_tdi\;
  Dbg_TDI_31 <= \^ext_jtag_tdi\;
  Dbg_TDI_4 <= \^ext_jtag_tdi\;
  Dbg_TDI_5 <= \^ext_jtag_tdi\;
  Dbg_TDI_6 <= \^ext_jtag_tdi\;
  Dbg_TDI_7 <= \^ext_jtag_tdi\;
  Dbg_TDI_8 <= \^ext_jtag_tdi\;
  Dbg_TDI_9 <= \^ext_jtag_tdi\;
  Dbg_TrClk_0 <= \^m_axi_aclk\;
  Dbg_TrClk_1 <= \^m_axi_aclk\;
  Dbg_TrClk_10 <= \^m_axi_aclk\;
  Dbg_TrClk_11 <= \^m_axi_aclk\;
  Dbg_TrClk_12 <= \^m_axi_aclk\;
  Dbg_TrClk_13 <= \^m_axi_aclk\;
  Dbg_TrClk_14 <= \^m_axi_aclk\;
  Dbg_TrClk_15 <= \^m_axi_aclk\;
  Dbg_TrClk_16 <= \^m_axi_aclk\;
  Dbg_TrClk_17 <= \^m_axi_aclk\;
  Dbg_TrClk_18 <= \^m_axi_aclk\;
  Dbg_TrClk_19 <= \^m_axi_aclk\;
  Dbg_TrClk_2 <= \^m_axi_aclk\;
  Dbg_TrClk_20 <= \^m_axi_aclk\;
  Dbg_TrClk_21 <= \^m_axi_aclk\;
  Dbg_TrClk_22 <= \^m_axi_aclk\;
  Dbg_TrClk_23 <= \^m_axi_aclk\;
  Dbg_TrClk_24 <= \^m_axi_aclk\;
  Dbg_TrClk_25 <= \^m_axi_aclk\;
  Dbg_TrClk_26 <= \^m_axi_aclk\;
  Dbg_TrClk_27 <= \^m_axi_aclk\;
  Dbg_TrClk_28 <= \^m_axi_aclk\;
  Dbg_TrClk_29 <= \^m_axi_aclk\;
  Dbg_TrClk_3 <= \^m_axi_aclk\;
  Dbg_TrClk_30 <= \^m_axi_aclk\;
  Dbg_TrClk_31 <= \^m_axi_aclk\;
  Dbg_TrClk_4 <= \^m_axi_aclk\;
  Dbg_TrClk_5 <= \^m_axi_aclk\;
  Dbg_TrClk_6 <= \^m_axi_aclk\;
  Dbg_TrClk_7 <= \^m_axi_aclk\;
  Dbg_TrClk_8 <= \^m_axi_aclk\;
  Dbg_TrClk_9 <= \^m_axi_aclk\;
  Dbg_TrReady_1 <= \<const0>\;
  Dbg_TrReady_10 <= \<const0>\;
  Dbg_TrReady_11 <= \<const0>\;
  Dbg_TrReady_12 <= \<const0>\;
  Dbg_TrReady_13 <= \<const0>\;
  Dbg_TrReady_14 <= \<const0>\;
  Dbg_TrReady_15 <= \<const0>\;
  Dbg_TrReady_16 <= \<const0>\;
  Dbg_TrReady_17 <= \<const0>\;
  Dbg_TrReady_18 <= \<const0>\;
  Dbg_TrReady_19 <= \<const0>\;
  Dbg_TrReady_2 <= \<const0>\;
  Dbg_TrReady_20 <= \<const0>\;
  Dbg_TrReady_21 <= \<const0>\;
  Dbg_TrReady_22 <= \<const0>\;
  Dbg_TrReady_23 <= \<const0>\;
  Dbg_TrReady_24 <= \<const0>\;
  Dbg_TrReady_25 <= \<const0>\;
  Dbg_TrReady_26 <= \<const0>\;
  Dbg_TrReady_27 <= \<const0>\;
  Dbg_TrReady_28 <= \<const0>\;
  Dbg_TrReady_29 <= \<const0>\;
  Dbg_TrReady_3 <= \<const0>\;
  Dbg_TrReady_30 <= \<const0>\;
  Dbg_TrReady_31 <= \<const0>\;
  Dbg_TrReady_4 <= \<const0>\;
  Dbg_TrReady_5 <= \<const0>\;
  Dbg_TrReady_6 <= \<const0>\;
  Dbg_TrReady_7 <= \<const0>\;
  Dbg_TrReady_8 <= \<const0>\;
  Dbg_TrReady_9 <= \<const0>\;
  Dbg_Trig_Ack_In_0(0) <= \<const0>\;
  Dbg_Trig_Ack_In_0(1) <= \<const0>\;
  Dbg_Trig_Ack_In_0(2) <= \<const0>\;
  Dbg_Trig_Ack_In_0(3) <= \<const0>\;
  Dbg_Trig_Ack_In_0(4) <= \<const0>\;
  Dbg_Trig_Ack_In_0(5) <= \<const0>\;
  Dbg_Trig_Ack_In_0(6) <= \<const0>\;
  Dbg_Trig_Ack_In_0(7) <= \<const0>\;
  Dbg_Trig_Ack_In_1(0) <= \<const0>\;
  Dbg_Trig_Ack_In_1(1) <= \<const0>\;
  Dbg_Trig_Ack_In_1(2) <= \<const0>\;
  Dbg_Trig_Ack_In_1(3) <= \<const0>\;
  Dbg_Trig_Ack_In_1(4) <= \<const0>\;
  Dbg_Trig_Ack_In_1(5) <= \<const0>\;
  Dbg_Trig_Ack_In_1(6) <= \<const0>\;
  Dbg_Trig_Ack_In_1(7) <= \<const0>\;
  Dbg_Trig_Ack_In_10(0) <= \<const0>\;
  Dbg_Trig_Ack_In_10(1) <= \<const0>\;
  Dbg_Trig_Ack_In_10(2) <= \<const0>\;
  Dbg_Trig_Ack_In_10(3) <= \<const0>\;
  Dbg_Trig_Ack_In_10(4) <= \<const0>\;
  Dbg_Trig_Ack_In_10(5) <= \<const0>\;
  Dbg_Trig_Ack_In_10(6) <= \<const0>\;
  Dbg_Trig_Ack_In_10(7) <= \<const0>\;
  Dbg_Trig_Ack_In_11(0) <= \<const0>\;
  Dbg_Trig_Ack_In_11(1) <= \<const0>\;
  Dbg_Trig_Ack_In_11(2) <= \<const0>\;
  Dbg_Trig_Ack_In_11(3) <= \<const0>\;
  Dbg_Trig_Ack_In_11(4) <= \<const0>\;
  Dbg_Trig_Ack_In_11(5) <= \<const0>\;
  Dbg_Trig_Ack_In_11(6) <= \<const0>\;
  Dbg_Trig_Ack_In_11(7) <= \<const0>\;
  Dbg_Trig_Ack_In_12(0) <= \<const0>\;
  Dbg_Trig_Ack_In_12(1) <= \<const0>\;
  Dbg_Trig_Ack_In_12(2) <= \<const0>\;
  Dbg_Trig_Ack_In_12(3) <= \<const0>\;
  Dbg_Trig_Ack_In_12(4) <= \<const0>\;
  Dbg_Trig_Ack_In_12(5) <= \<const0>\;
  Dbg_Trig_Ack_In_12(6) <= \<const0>\;
  Dbg_Trig_Ack_In_12(7) <= \<const0>\;
  Dbg_Trig_Ack_In_13(0) <= \<const0>\;
  Dbg_Trig_Ack_In_13(1) <= \<const0>\;
  Dbg_Trig_Ack_In_13(2) <= \<const0>\;
  Dbg_Trig_Ack_In_13(3) <= \<const0>\;
  Dbg_Trig_Ack_In_13(4) <= \<const0>\;
  Dbg_Trig_Ack_In_13(5) <= \<const0>\;
  Dbg_Trig_Ack_In_13(6) <= \<const0>\;
  Dbg_Trig_Ack_In_13(7) <= \<const0>\;
  Dbg_Trig_Ack_In_14(0) <= \<const0>\;
  Dbg_Trig_Ack_In_14(1) <= \<const0>\;
  Dbg_Trig_Ack_In_14(2) <= \<const0>\;
  Dbg_Trig_Ack_In_14(3) <= \<const0>\;
  Dbg_Trig_Ack_In_14(4) <= \<const0>\;
  Dbg_Trig_Ack_In_14(5) <= \<const0>\;
  Dbg_Trig_Ack_In_14(6) <= \<const0>\;
  Dbg_Trig_Ack_In_14(7) <= \<const0>\;
  Dbg_Trig_Ack_In_15(0) <= \<const0>\;
  Dbg_Trig_Ack_In_15(1) <= \<const0>\;
  Dbg_Trig_Ack_In_15(2) <= \<const0>\;
  Dbg_Trig_Ack_In_15(3) <= \<const0>\;
  Dbg_Trig_Ack_In_15(4) <= \<const0>\;
  Dbg_Trig_Ack_In_15(5) <= \<const0>\;
  Dbg_Trig_Ack_In_15(6) <= \<const0>\;
  Dbg_Trig_Ack_In_15(7) <= \<const0>\;
  Dbg_Trig_Ack_In_16(0) <= \<const0>\;
  Dbg_Trig_Ack_In_16(1) <= \<const0>\;
  Dbg_Trig_Ack_In_16(2) <= \<const0>\;
  Dbg_Trig_Ack_In_16(3) <= \<const0>\;
  Dbg_Trig_Ack_In_16(4) <= \<const0>\;
  Dbg_Trig_Ack_In_16(5) <= \<const0>\;
  Dbg_Trig_Ack_In_16(6) <= \<const0>\;
  Dbg_Trig_Ack_In_16(7) <= \<const0>\;
  Dbg_Trig_Ack_In_17(0) <= \<const0>\;
  Dbg_Trig_Ack_In_17(1) <= \<const0>\;
  Dbg_Trig_Ack_In_17(2) <= \<const0>\;
  Dbg_Trig_Ack_In_17(3) <= \<const0>\;
  Dbg_Trig_Ack_In_17(4) <= \<const0>\;
  Dbg_Trig_Ack_In_17(5) <= \<const0>\;
  Dbg_Trig_Ack_In_17(6) <= \<const0>\;
  Dbg_Trig_Ack_In_17(7) <= \<const0>\;
  Dbg_Trig_Ack_In_18(0) <= \<const0>\;
  Dbg_Trig_Ack_In_18(1) <= \<const0>\;
  Dbg_Trig_Ack_In_18(2) <= \<const0>\;
  Dbg_Trig_Ack_In_18(3) <= \<const0>\;
  Dbg_Trig_Ack_In_18(4) <= \<const0>\;
  Dbg_Trig_Ack_In_18(5) <= \<const0>\;
  Dbg_Trig_Ack_In_18(6) <= \<const0>\;
  Dbg_Trig_Ack_In_18(7) <= \<const0>\;
  Dbg_Trig_Ack_In_19(0) <= \<const0>\;
  Dbg_Trig_Ack_In_19(1) <= \<const0>\;
  Dbg_Trig_Ack_In_19(2) <= \<const0>\;
  Dbg_Trig_Ack_In_19(3) <= \<const0>\;
  Dbg_Trig_Ack_In_19(4) <= \<const0>\;
  Dbg_Trig_Ack_In_19(5) <= \<const0>\;
  Dbg_Trig_Ack_In_19(6) <= \<const0>\;
  Dbg_Trig_Ack_In_19(7) <= \<const0>\;
  Dbg_Trig_Ack_In_2(0) <= \<const0>\;
  Dbg_Trig_Ack_In_2(1) <= \<const0>\;
  Dbg_Trig_Ack_In_2(2) <= \<const0>\;
  Dbg_Trig_Ack_In_2(3) <= \<const0>\;
  Dbg_Trig_Ack_In_2(4) <= \<const0>\;
  Dbg_Trig_Ack_In_2(5) <= \<const0>\;
  Dbg_Trig_Ack_In_2(6) <= \<const0>\;
  Dbg_Trig_Ack_In_2(7) <= \<const0>\;
  Dbg_Trig_Ack_In_20(0) <= \<const0>\;
  Dbg_Trig_Ack_In_20(1) <= \<const0>\;
  Dbg_Trig_Ack_In_20(2) <= \<const0>\;
  Dbg_Trig_Ack_In_20(3) <= \<const0>\;
  Dbg_Trig_Ack_In_20(4) <= \<const0>\;
  Dbg_Trig_Ack_In_20(5) <= \<const0>\;
  Dbg_Trig_Ack_In_20(6) <= \<const0>\;
  Dbg_Trig_Ack_In_20(7) <= \<const0>\;
  Dbg_Trig_Ack_In_21(0) <= \<const0>\;
  Dbg_Trig_Ack_In_21(1) <= \<const0>\;
  Dbg_Trig_Ack_In_21(2) <= \<const0>\;
  Dbg_Trig_Ack_In_21(3) <= \<const0>\;
  Dbg_Trig_Ack_In_21(4) <= \<const0>\;
  Dbg_Trig_Ack_In_21(5) <= \<const0>\;
  Dbg_Trig_Ack_In_21(6) <= \<const0>\;
  Dbg_Trig_Ack_In_21(7) <= \<const0>\;
  Dbg_Trig_Ack_In_22(0) <= \<const0>\;
  Dbg_Trig_Ack_In_22(1) <= \<const0>\;
  Dbg_Trig_Ack_In_22(2) <= \<const0>\;
  Dbg_Trig_Ack_In_22(3) <= \<const0>\;
  Dbg_Trig_Ack_In_22(4) <= \<const0>\;
  Dbg_Trig_Ack_In_22(5) <= \<const0>\;
  Dbg_Trig_Ack_In_22(6) <= \<const0>\;
  Dbg_Trig_Ack_In_22(7) <= \<const0>\;
  Dbg_Trig_Ack_In_23(0) <= \<const0>\;
  Dbg_Trig_Ack_In_23(1) <= \<const0>\;
  Dbg_Trig_Ack_In_23(2) <= \<const0>\;
  Dbg_Trig_Ack_In_23(3) <= \<const0>\;
  Dbg_Trig_Ack_In_23(4) <= \<const0>\;
  Dbg_Trig_Ack_In_23(5) <= \<const0>\;
  Dbg_Trig_Ack_In_23(6) <= \<const0>\;
  Dbg_Trig_Ack_In_23(7) <= \<const0>\;
  Dbg_Trig_Ack_In_24(0) <= \<const0>\;
  Dbg_Trig_Ack_In_24(1) <= \<const0>\;
  Dbg_Trig_Ack_In_24(2) <= \<const0>\;
  Dbg_Trig_Ack_In_24(3) <= \<const0>\;
  Dbg_Trig_Ack_In_24(4) <= \<const0>\;
  Dbg_Trig_Ack_In_24(5) <= \<const0>\;
  Dbg_Trig_Ack_In_24(6) <= \<const0>\;
  Dbg_Trig_Ack_In_24(7) <= \<const0>\;
  Dbg_Trig_Ack_In_25(0) <= \<const0>\;
  Dbg_Trig_Ack_In_25(1) <= \<const0>\;
  Dbg_Trig_Ack_In_25(2) <= \<const0>\;
  Dbg_Trig_Ack_In_25(3) <= \<const0>\;
  Dbg_Trig_Ack_In_25(4) <= \<const0>\;
  Dbg_Trig_Ack_In_25(5) <= \<const0>\;
  Dbg_Trig_Ack_In_25(6) <= \<const0>\;
  Dbg_Trig_Ack_In_25(7) <= \<const0>\;
  Dbg_Trig_Ack_In_26(0) <= \<const0>\;
  Dbg_Trig_Ack_In_26(1) <= \<const0>\;
  Dbg_Trig_Ack_In_26(2) <= \<const0>\;
  Dbg_Trig_Ack_In_26(3) <= \<const0>\;
  Dbg_Trig_Ack_In_26(4) <= \<const0>\;
  Dbg_Trig_Ack_In_26(5) <= \<const0>\;
  Dbg_Trig_Ack_In_26(6) <= \<const0>\;
  Dbg_Trig_Ack_In_26(7) <= \<const0>\;
  Dbg_Trig_Ack_In_27(0) <= \<const0>\;
  Dbg_Trig_Ack_In_27(1) <= \<const0>\;
  Dbg_Trig_Ack_In_27(2) <= \<const0>\;
  Dbg_Trig_Ack_In_27(3) <= \<const0>\;
  Dbg_Trig_Ack_In_27(4) <= \<const0>\;
  Dbg_Trig_Ack_In_27(5) <= \<const0>\;
  Dbg_Trig_Ack_In_27(6) <= \<const0>\;
  Dbg_Trig_Ack_In_27(7) <= \<const0>\;
  Dbg_Trig_Ack_In_28(0) <= \<const0>\;
  Dbg_Trig_Ack_In_28(1) <= \<const0>\;
  Dbg_Trig_Ack_In_28(2) <= \<const0>\;
  Dbg_Trig_Ack_In_28(3) <= \<const0>\;
  Dbg_Trig_Ack_In_28(4) <= \<const0>\;
  Dbg_Trig_Ack_In_28(5) <= \<const0>\;
  Dbg_Trig_Ack_In_28(6) <= \<const0>\;
  Dbg_Trig_Ack_In_28(7) <= \<const0>\;
  Dbg_Trig_Ack_In_29(0) <= \<const0>\;
  Dbg_Trig_Ack_In_29(1) <= \<const0>\;
  Dbg_Trig_Ack_In_29(2) <= \<const0>\;
  Dbg_Trig_Ack_In_29(3) <= \<const0>\;
  Dbg_Trig_Ack_In_29(4) <= \<const0>\;
  Dbg_Trig_Ack_In_29(5) <= \<const0>\;
  Dbg_Trig_Ack_In_29(6) <= \<const0>\;
  Dbg_Trig_Ack_In_29(7) <= \<const0>\;
  Dbg_Trig_Ack_In_3(0) <= \<const0>\;
  Dbg_Trig_Ack_In_3(1) <= \<const0>\;
  Dbg_Trig_Ack_In_3(2) <= \<const0>\;
  Dbg_Trig_Ack_In_3(3) <= \<const0>\;
  Dbg_Trig_Ack_In_3(4) <= \<const0>\;
  Dbg_Trig_Ack_In_3(5) <= \<const0>\;
  Dbg_Trig_Ack_In_3(6) <= \<const0>\;
  Dbg_Trig_Ack_In_3(7) <= \<const0>\;
  Dbg_Trig_Ack_In_30(0) <= \<const0>\;
  Dbg_Trig_Ack_In_30(1) <= \<const0>\;
  Dbg_Trig_Ack_In_30(2) <= \<const0>\;
  Dbg_Trig_Ack_In_30(3) <= \<const0>\;
  Dbg_Trig_Ack_In_30(4) <= \<const0>\;
  Dbg_Trig_Ack_In_30(5) <= \<const0>\;
  Dbg_Trig_Ack_In_30(6) <= \<const0>\;
  Dbg_Trig_Ack_In_30(7) <= \<const0>\;
  Dbg_Trig_Ack_In_31(0) <= \<const0>\;
  Dbg_Trig_Ack_In_31(1) <= \<const0>\;
  Dbg_Trig_Ack_In_31(2) <= \<const0>\;
  Dbg_Trig_Ack_In_31(3) <= \<const0>\;
  Dbg_Trig_Ack_In_31(4) <= \<const0>\;
  Dbg_Trig_Ack_In_31(5) <= \<const0>\;
  Dbg_Trig_Ack_In_31(6) <= \<const0>\;
  Dbg_Trig_Ack_In_31(7) <= \<const0>\;
  Dbg_Trig_Ack_In_4(0) <= \<const0>\;
  Dbg_Trig_Ack_In_4(1) <= \<const0>\;
  Dbg_Trig_Ack_In_4(2) <= \<const0>\;
  Dbg_Trig_Ack_In_4(3) <= \<const0>\;
  Dbg_Trig_Ack_In_4(4) <= \<const0>\;
  Dbg_Trig_Ack_In_4(5) <= \<const0>\;
  Dbg_Trig_Ack_In_4(6) <= \<const0>\;
  Dbg_Trig_Ack_In_4(7) <= \<const0>\;
  Dbg_Trig_Ack_In_5(0) <= \<const0>\;
  Dbg_Trig_Ack_In_5(1) <= \<const0>\;
  Dbg_Trig_Ack_In_5(2) <= \<const0>\;
  Dbg_Trig_Ack_In_5(3) <= \<const0>\;
  Dbg_Trig_Ack_In_5(4) <= \<const0>\;
  Dbg_Trig_Ack_In_5(5) <= \<const0>\;
  Dbg_Trig_Ack_In_5(6) <= \<const0>\;
  Dbg_Trig_Ack_In_5(7) <= \<const0>\;
  Dbg_Trig_Ack_In_6(0) <= \<const0>\;
  Dbg_Trig_Ack_In_6(1) <= \<const0>\;
  Dbg_Trig_Ack_In_6(2) <= \<const0>\;
  Dbg_Trig_Ack_In_6(3) <= \<const0>\;
  Dbg_Trig_Ack_In_6(4) <= \<const0>\;
  Dbg_Trig_Ack_In_6(5) <= \<const0>\;
  Dbg_Trig_Ack_In_6(6) <= \<const0>\;
  Dbg_Trig_Ack_In_6(7) <= \<const0>\;
  Dbg_Trig_Ack_In_7(0) <= \<const0>\;
  Dbg_Trig_Ack_In_7(1) <= \<const0>\;
  Dbg_Trig_Ack_In_7(2) <= \<const0>\;
  Dbg_Trig_Ack_In_7(3) <= \<const0>\;
  Dbg_Trig_Ack_In_7(4) <= \<const0>\;
  Dbg_Trig_Ack_In_7(5) <= \<const0>\;
  Dbg_Trig_Ack_In_7(6) <= \<const0>\;
  Dbg_Trig_Ack_In_7(7) <= \<const0>\;
  Dbg_Trig_Ack_In_8(0) <= \<const0>\;
  Dbg_Trig_Ack_In_8(1) <= \<const0>\;
  Dbg_Trig_Ack_In_8(2) <= \<const0>\;
  Dbg_Trig_Ack_In_8(3) <= \<const0>\;
  Dbg_Trig_Ack_In_8(4) <= \<const0>\;
  Dbg_Trig_Ack_In_8(5) <= \<const0>\;
  Dbg_Trig_Ack_In_8(6) <= \<const0>\;
  Dbg_Trig_Ack_In_8(7) <= \<const0>\;
  Dbg_Trig_Ack_In_9(0) <= \<const0>\;
  Dbg_Trig_Ack_In_9(1) <= \<const0>\;
  Dbg_Trig_Ack_In_9(2) <= \<const0>\;
  Dbg_Trig_Ack_In_9(3) <= \<const0>\;
  Dbg_Trig_Ack_In_9(4) <= \<const0>\;
  Dbg_Trig_Ack_In_9(5) <= \<const0>\;
  Dbg_Trig_Ack_In_9(6) <= \<const0>\;
  Dbg_Trig_Ack_In_9(7) <= \<const0>\;
  Dbg_Trig_Out_0(0) <= \<const0>\;
  Dbg_Trig_Out_0(1) <= \<const0>\;
  Dbg_Trig_Out_0(2) <= \<const0>\;
  Dbg_Trig_Out_0(3) <= \<const0>\;
  Dbg_Trig_Out_0(4) <= \<const0>\;
  Dbg_Trig_Out_0(5) <= \<const0>\;
  Dbg_Trig_Out_0(6) <= \<const0>\;
  Dbg_Trig_Out_0(7) <= \<const0>\;
  Dbg_Trig_Out_1(0) <= \<const0>\;
  Dbg_Trig_Out_1(1) <= \<const0>\;
  Dbg_Trig_Out_1(2) <= \<const0>\;
  Dbg_Trig_Out_1(3) <= \<const0>\;
  Dbg_Trig_Out_1(4) <= \<const0>\;
  Dbg_Trig_Out_1(5) <= \<const0>\;
  Dbg_Trig_Out_1(6) <= \<const0>\;
  Dbg_Trig_Out_1(7) <= \<const0>\;
  Dbg_Trig_Out_10(0) <= \<const0>\;
  Dbg_Trig_Out_10(1) <= \<const0>\;
  Dbg_Trig_Out_10(2) <= \<const0>\;
  Dbg_Trig_Out_10(3) <= \<const0>\;
  Dbg_Trig_Out_10(4) <= \<const0>\;
  Dbg_Trig_Out_10(5) <= \<const0>\;
  Dbg_Trig_Out_10(6) <= \<const0>\;
  Dbg_Trig_Out_10(7) <= \<const0>\;
  Dbg_Trig_Out_11(0) <= \<const0>\;
  Dbg_Trig_Out_11(1) <= \<const0>\;
  Dbg_Trig_Out_11(2) <= \<const0>\;
  Dbg_Trig_Out_11(3) <= \<const0>\;
  Dbg_Trig_Out_11(4) <= \<const0>\;
  Dbg_Trig_Out_11(5) <= \<const0>\;
  Dbg_Trig_Out_11(6) <= \<const0>\;
  Dbg_Trig_Out_11(7) <= \<const0>\;
  Dbg_Trig_Out_12(0) <= \<const0>\;
  Dbg_Trig_Out_12(1) <= \<const0>\;
  Dbg_Trig_Out_12(2) <= \<const0>\;
  Dbg_Trig_Out_12(3) <= \<const0>\;
  Dbg_Trig_Out_12(4) <= \<const0>\;
  Dbg_Trig_Out_12(5) <= \<const0>\;
  Dbg_Trig_Out_12(6) <= \<const0>\;
  Dbg_Trig_Out_12(7) <= \<const0>\;
  Dbg_Trig_Out_13(0) <= \<const0>\;
  Dbg_Trig_Out_13(1) <= \<const0>\;
  Dbg_Trig_Out_13(2) <= \<const0>\;
  Dbg_Trig_Out_13(3) <= \<const0>\;
  Dbg_Trig_Out_13(4) <= \<const0>\;
  Dbg_Trig_Out_13(5) <= \<const0>\;
  Dbg_Trig_Out_13(6) <= \<const0>\;
  Dbg_Trig_Out_13(7) <= \<const0>\;
  Dbg_Trig_Out_14(0) <= \<const0>\;
  Dbg_Trig_Out_14(1) <= \<const0>\;
  Dbg_Trig_Out_14(2) <= \<const0>\;
  Dbg_Trig_Out_14(3) <= \<const0>\;
  Dbg_Trig_Out_14(4) <= \<const0>\;
  Dbg_Trig_Out_14(5) <= \<const0>\;
  Dbg_Trig_Out_14(6) <= \<const0>\;
  Dbg_Trig_Out_14(7) <= \<const0>\;
  Dbg_Trig_Out_15(0) <= \<const0>\;
  Dbg_Trig_Out_15(1) <= \<const0>\;
  Dbg_Trig_Out_15(2) <= \<const0>\;
  Dbg_Trig_Out_15(3) <= \<const0>\;
  Dbg_Trig_Out_15(4) <= \<const0>\;
  Dbg_Trig_Out_15(5) <= \<const0>\;
  Dbg_Trig_Out_15(6) <= \<const0>\;
  Dbg_Trig_Out_15(7) <= \<const0>\;
  Dbg_Trig_Out_16(0) <= \<const0>\;
  Dbg_Trig_Out_16(1) <= \<const0>\;
  Dbg_Trig_Out_16(2) <= \<const0>\;
  Dbg_Trig_Out_16(3) <= \<const0>\;
  Dbg_Trig_Out_16(4) <= \<const0>\;
  Dbg_Trig_Out_16(5) <= \<const0>\;
  Dbg_Trig_Out_16(6) <= \<const0>\;
  Dbg_Trig_Out_16(7) <= \<const0>\;
  Dbg_Trig_Out_17(0) <= \<const0>\;
  Dbg_Trig_Out_17(1) <= \<const0>\;
  Dbg_Trig_Out_17(2) <= \<const0>\;
  Dbg_Trig_Out_17(3) <= \<const0>\;
  Dbg_Trig_Out_17(4) <= \<const0>\;
  Dbg_Trig_Out_17(5) <= \<const0>\;
  Dbg_Trig_Out_17(6) <= \<const0>\;
  Dbg_Trig_Out_17(7) <= \<const0>\;
  Dbg_Trig_Out_18(0) <= \<const0>\;
  Dbg_Trig_Out_18(1) <= \<const0>\;
  Dbg_Trig_Out_18(2) <= \<const0>\;
  Dbg_Trig_Out_18(3) <= \<const0>\;
  Dbg_Trig_Out_18(4) <= \<const0>\;
  Dbg_Trig_Out_18(5) <= \<const0>\;
  Dbg_Trig_Out_18(6) <= \<const0>\;
  Dbg_Trig_Out_18(7) <= \<const0>\;
  Dbg_Trig_Out_19(0) <= \<const0>\;
  Dbg_Trig_Out_19(1) <= \<const0>\;
  Dbg_Trig_Out_19(2) <= \<const0>\;
  Dbg_Trig_Out_19(3) <= \<const0>\;
  Dbg_Trig_Out_19(4) <= \<const0>\;
  Dbg_Trig_Out_19(5) <= \<const0>\;
  Dbg_Trig_Out_19(6) <= \<const0>\;
  Dbg_Trig_Out_19(7) <= \<const0>\;
  Dbg_Trig_Out_2(0) <= \<const0>\;
  Dbg_Trig_Out_2(1) <= \<const0>\;
  Dbg_Trig_Out_2(2) <= \<const0>\;
  Dbg_Trig_Out_2(3) <= \<const0>\;
  Dbg_Trig_Out_2(4) <= \<const0>\;
  Dbg_Trig_Out_2(5) <= \<const0>\;
  Dbg_Trig_Out_2(6) <= \<const0>\;
  Dbg_Trig_Out_2(7) <= \<const0>\;
  Dbg_Trig_Out_20(0) <= \<const0>\;
  Dbg_Trig_Out_20(1) <= \<const0>\;
  Dbg_Trig_Out_20(2) <= \<const0>\;
  Dbg_Trig_Out_20(3) <= \<const0>\;
  Dbg_Trig_Out_20(4) <= \<const0>\;
  Dbg_Trig_Out_20(5) <= \<const0>\;
  Dbg_Trig_Out_20(6) <= \<const0>\;
  Dbg_Trig_Out_20(7) <= \<const0>\;
  Dbg_Trig_Out_21(0) <= \<const0>\;
  Dbg_Trig_Out_21(1) <= \<const0>\;
  Dbg_Trig_Out_21(2) <= \<const0>\;
  Dbg_Trig_Out_21(3) <= \<const0>\;
  Dbg_Trig_Out_21(4) <= \<const0>\;
  Dbg_Trig_Out_21(5) <= \<const0>\;
  Dbg_Trig_Out_21(6) <= \<const0>\;
  Dbg_Trig_Out_21(7) <= \<const0>\;
  Dbg_Trig_Out_22(0) <= \<const0>\;
  Dbg_Trig_Out_22(1) <= \<const0>\;
  Dbg_Trig_Out_22(2) <= \<const0>\;
  Dbg_Trig_Out_22(3) <= \<const0>\;
  Dbg_Trig_Out_22(4) <= \<const0>\;
  Dbg_Trig_Out_22(5) <= \<const0>\;
  Dbg_Trig_Out_22(6) <= \<const0>\;
  Dbg_Trig_Out_22(7) <= \<const0>\;
  Dbg_Trig_Out_23(0) <= \<const0>\;
  Dbg_Trig_Out_23(1) <= \<const0>\;
  Dbg_Trig_Out_23(2) <= \<const0>\;
  Dbg_Trig_Out_23(3) <= \<const0>\;
  Dbg_Trig_Out_23(4) <= \<const0>\;
  Dbg_Trig_Out_23(5) <= \<const0>\;
  Dbg_Trig_Out_23(6) <= \<const0>\;
  Dbg_Trig_Out_23(7) <= \<const0>\;
  Dbg_Trig_Out_24(0) <= \<const0>\;
  Dbg_Trig_Out_24(1) <= \<const0>\;
  Dbg_Trig_Out_24(2) <= \<const0>\;
  Dbg_Trig_Out_24(3) <= \<const0>\;
  Dbg_Trig_Out_24(4) <= \<const0>\;
  Dbg_Trig_Out_24(5) <= \<const0>\;
  Dbg_Trig_Out_24(6) <= \<const0>\;
  Dbg_Trig_Out_24(7) <= \<const0>\;
  Dbg_Trig_Out_25(0) <= \<const0>\;
  Dbg_Trig_Out_25(1) <= \<const0>\;
  Dbg_Trig_Out_25(2) <= \<const0>\;
  Dbg_Trig_Out_25(3) <= \<const0>\;
  Dbg_Trig_Out_25(4) <= \<const0>\;
  Dbg_Trig_Out_25(5) <= \<const0>\;
  Dbg_Trig_Out_25(6) <= \<const0>\;
  Dbg_Trig_Out_25(7) <= \<const0>\;
  Dbg_Trig_Out_26(0) <= \<const0>\;
  Dbg_Trig_Out_26(1) <= \<const0>\;
  Dbg_Trig_Out_26(2) <= \<const0>\;
  Dbg_Trig_Out_26(3) <= \<const0>\;
  Dbg_Trig_Out_26(4) <= \<const0>\;
  Dbg_Trig_Out_26(5) <= \<const0>\;
  Dbg_Trig_Out_26(6) <= \<const0>\;
  Dbg_Trig_Out_26(7) <= \<const0>\;
  Dbg_Trig_Out_27(0) <= \<const0>\;
  Dbg_Trig_Out_27(1) <= \<const0>\;
  Dbg_Trig_Out_27(2) <= \<const0>\;
  Dbg_Trig_Out_27(3) <= \<const0>\;
  Dbg_Trig_Out_27(4) <= \<const0>\;
  Dbg_Trig_Out_27(5) <= \<const0>\;
  Dbg_Trig_Out_27(6) <= \<const0>\;
  Dbg_Trig_Out_27(7) <= \<const0>\;
  Dbg_Trig_Out_28(0) <= \<const0>\;
  Dbg_Trig_Out_28(1) <= \<const0>\;
  Dbg_Trig_Out_28(2) <= \<const0>\;
  Dbg_Trig_Out_28(3) <= \<const0>\;
  Dbg_Trig_Out_28(4) <= \<const0>\;
  Dbg_Trig_Out_28(5) <= \<const0>\;
  Dbg_Trig_Out_28(6) <= \<const0>\;
  Dbg_Trig_Out_28(7) <= \<const0>\;
  Dbg_Trig_Out_29(0) <= \<const0>\;
  Dbg_Trig_Out_29(1) <= \<const0>\;
  Dbg_Trig_Out_29(2) <= \<const0>\;
  Dbg_Trig_Out_29(3) <= \<const0>\;
  Dbg_Trig_Out_29(4) <= \<const0>\;
  Dbg_Trig_Out_29(5) <= \<const0>\;
  Dbg_Trig_Out_29(6) <= \<const0>\;
  Dbg_Trig_Out_29(7) <= \<const0>\;
  Dbg_Trig_Out_3(0) <= \<const0>\;
  Dbg_Trig_Out_3(1) <= \<const0>\;
  Dbg_Trig_Out_3(2) <= \<const0>\;
  Dbg_Trig_Out_3(3) <= \<const0>\;
  Dbg_Trig_Out_3(4) <= \<const0>\;
  Dbg_Trig_Out_3(5) <= \<const0>\;
  Dbg_Trig_Out_3(6) <= \<const0>\;
  Dbg_Trig_Out_3(7) <= \<const0>\;
  Dbg_Trig_Out_30(0) <= \<const0>\;
  Dbg_Trig_Out_30(1) <= \<const0>\;
  Dbg_Trig_Out_30(2) <= \<const0>\;
  Dbg_Trig_Out_30(3) <= \<const0>\;
  Dbg_Trig_Out_30(4) <= \<const0>\;
  Dbg_Trig_Out_30(5) <= \<const0>\;
  Dbg_Trig_Out_30(6) <= \<const0>\;
  Dbg_Trig_Out_30(7) <= \<const0>\;
  Dbg_Trig_Out_31(0) <= \<const0>\;
  Dbg_Trig_Out_31(1) <= \<const0>\;
  Dbg_Trig_Out_31(2) <= \<const0>\;
  Dbg_Trig_Out_31(3) <= \<const0>\;
  Dbg_Trig_Out_31(4) <= \<const0>\;
  Dbg_Trig_Out_31(5) <= \<const0>\;
  Dbg_Trig_Out_31(6) <= \<const0>\;
  Dbg_Trig_Out_31(7) <= \<const0>\;
  Dbg_Trig_Out_4(0) <= \<const0>\;
  Dbg_Trig_Out_4(1) <= \<const0>\;
  Dbg_Trig_Out_4(2) <= \<const0>\;
  Dbg_Trig_Out_4(3) <= \<const0>\;
  Dbg_Trig_Out_4(4) <= \<const0>\;
  Dbg_Trig_Out_4(5) <= \<const0>\;
  Dbg_Trig_Out_4(6) <= \<const0>\;
  Dbg_Trig_Out_4(7) <= \<const0>\;
  Dbg_Trig_Out_5(0) <= \<const0>\;
  Dbg_Trig_Out_5(1) <= \<const0>\;
  Dbg_Trig_Out_5(2) <= \<const0>\;
  Dbg_Trig_Out_5(3) <= \<const0>\;
  Dbg_Trig_Out_5(4) <= \<const0>\;
  Dbg_Trig_Out_5(5) <= \<const0>\;
  Dbg_Trig_Out_5(6) <= \<const0>\;
  Dbg_Trig_Out_5(7) <= \<const0>\;
  Dbg_Trig_Out_6(0) <= \<const0>\;
  Dbg_Trig_Out_6(1) <= \<const0>\;
  Dbg_Trig_Out_6(2) <= \<const0>\;
  Dbg_Trig_Out_6(3) <= \<const0>\;
  Dbg_Trig_Out_6(4) <= \<const0>\;
  Dbg_Trig_Out_6(5) <= \<const0>\;
  Dbg_Trig_Out_6(6) <= \<const0>\;
  Dbg_Trig_Out_6(7) <= \<const0>\;
  Dbg_Trig_Out_7(0) <= \<const0>\;
  Dbg_Trig_Out_7(1) <= \<const0>\;
  Dbg_Trig_Out_7(2) <= \<const0>\;
  Dbg_Trig_Out_7(3) <= \<const0>\;
  Dbg_Trig_Out_7(4) <= \<const0>\;
  Dbg_Trig_Out_7(5) <= \<const0>\;
  Dbg_Trig_Out_7(6) <= \<const0>\;
  Dbg_Trig_Out_7(7) <= \<const0>\;
  Dbg_Trig_Out_8(0) <= \<const0>\;
  Dbg_Trig_Out_8(1) <= \<const0>\;
  Dbg_Trig_Out_8(2) <= \<const0>\;
  Dbg_Trig_Out_8(3) <= \<const0>\;
  Dbg_Trig_Out_8(4) <= \<const0>\;
  Dbg_Trig_Out_8(5) <= \<const0>\;
  Dbg_Trig_Out_8(6) <= \<const0>\;
  Dbg_Trig_Out_8(7) <= \<const0>\;
  Dbg_Trig_Out_9(0) <= \<const0>\;
  Dbg_Trig_Out_9(1) <= \<const0>\;
  Dbg_Trig_Out_9(2) <= \<const0>\;
  Dbg_Trig_Out_9(3) <= \<const0>\;
  Dbg_Trig_Out_9(4) <= \<const0>\;
  Dbg_Trig_Out_9(5) <= \<const0>\;
  Dbg_Trig_Out_9(6) <= \<const0>\;
  Dbg_Trig_Out_9(7) <= \<const0>\;
  Dbg_Update_0 <= \^dbg_update_0\;
  Dbg_Update_1 <= \^dbg_update_0\;
  Dbg_Update_10 <= \^dbg_update_0\;
  Dbg_Update_11 <= \^dbg_update_0\;
  Dbg_Update_12 <= \^dbg_update_0\;
  Dbg_Update_13 <= \^dbg_update_0\;
  Dbg_Update_14 <= \^dbg_update_0\;
  Dbg_Update_15 <= \^dbg_update_0\;
  Dbg_Update_16 <= \^dbg_update_0\;
  Dbg_Update_17 <= \^dbg_update_0\;
  Dbg_Update_18 <= \^dbg_update_0\;
  Dbg_Update_19 <= \^dbg_update_0\;
  Dbg_Update_2 <= \^dbg_update_0\;
  Dbg_Update_20 <= \^dbg_update_0\;
  Dbg_Update_21 <= \^dbg_update_0\;
  Dbg_Update_22 <= \^dbg_update_0\;
  Dbg_Update_23 <= \^dbg_update_0\;
  Dbg_Update_24 <= \^dbg_update_0\;
  Dbg_Update_25 <= \^dbg_update_0\;
  Dbg_Update_26 <= \^dbg_update_0\;
  Dbg_Update_27 <= \^dbg_update_0\;
  Dbg_Update_28 <= \^dbg_update_0\;
  Dbg_Update_29 <= \^dbg_update_0\;
  Dbg_Update_3 <= \^dbg_update_0\;
  Dbg_Update_30 <= \^dbg_update_0\;
  Dbg_Update_31 <= \^dbg_update_0\;
  Dbg_Update_4 <= \^dbg_update_0\;
  Dbg_Update_5 <= \^dbg_update_0\;
  Dbg_Update_6 <= \^dbg_update_0\;
  Dbg_Update_7 <= \^dbg_update_0\;
  Dbg_Update_8 <= \^dbg_update_0\;
  Dbg_Update_9 <= \^dbg_update_0\;
  Dbg_WDATA_0(31) <= \<const0>\;
  Dbg_WDATA_0(30) <= \<const0>\;
  Dbg_WDATA_0(29) <= \<const0>\;
  Dbg_WDATA_0(28) <= \<const0>\;
  Dbg_WDATA_0(27) <= \<const0>\;
  Dbg_WDATA_0(26) <= \<const0>\;
  Dbg_WDATA_0(25) <= \<const0>\;
  Dbg_WDATA_0(24) <= \<const0>\;
  Dbg_WDATA_0(23) <= \<const0>\;
  Dbg_WDATA_0(22) <= \<const0>\;
  Dbg_WDATA_0(21) <= \<const0>\;
  Dbg_WDATA_0(20) <= \<const0>\;
  Dbg_WDATA_0(19) <= \<const0>\;
  Dbg_WDATA_0(18) <= \<const0>\;
  Dbg_WDATA_0(17) <= \<const0>\;
  Dbg_WDATA_0(16) <= \<const0>\;
  Dbg_WDATA_0(15) <= \<const0>\;
  Dbg_WDATA_0(14) <= \<const0>\;
  Dbg_WDATA_0(13) <= \<const0>\;
  Dbg_WDATA_0(12) <= \<const0>\;
  Dbg_WDATA_0(11) <= \<const0>\;
  Dbg_WDATA_0(10) <= \<const0>\;
  Dbg_WDATA_0(9) <= \<const0>\;
  Dbg_WDATA_0(8) <= \<const0>\;
  Dbg_WDATA_0(7) <= \<const0>\;
  Dbg_WDATA_0(6) <= \<const0>\;
  Dbg_WDATA_0(5) <= \<const0>\;
  Dbg_WDATA_0(4) <= \<const0>\;
  Dbg_WDATA_0(3) <= \<const0>\;
  Dbg_WDATA_0(2) <= \<const0>\;
  Dbg_WDATA_0(1) <= \<const0>\;
  Dbg_WDATA_0(0) <= \<const0>\;
  Dbg_WDATA_1(31) <= \<const0>\;
  Dbg_WDATA_1(30) <= \<const0>\;
  Dbg_WDATA_1(29) <= \<const0>\;
  Dbg_WDATA_1(28) <= \<const0>\;
  Dbg_WDATA_1(27) <= \<const0>\;
  Dbg_WDATA_1(26) <= \<const0>\;
  Dbg_WDATA_1(25) <= \<const0>\;
  Dbg_WDATA_1(24) <= \<const0>\;
  Dbg_WDATA_1(23) <= \<const0>\;
  Dbg_WDATA_1(22) <= \<const0>\;
  Dbg_WDATA_1(21) <= \<const0>\;
  Dbg_WDATA_1(20) <= \<const0>\;
  Dbg_WDATA_1(19) <= \<const0>\;
  Dbg_WDATA_1(18) <= \<const0>\;
  Dbg_WDATA_1(17) <= \<const0>\;
  Dbg_WDATA_1(16) <= \<const0>\;
  Dbg_WDATA_1(15) <= \<const0>\;
  Dbg_WDATA_1(14) <= \<const0>\;
  Dbg_WDATA_1(13) <= \<const0>\;
  Dbg_WDATA_1(12) <= \<const0>\;
  Dbg_WDATA_1(11) <= \<const0>\;
  Dbg_WDATA_1(10) <= \<const0>\;
  Dbg_WDATA_1(9) <= \<const0>\;
  Dbg_WDATA_1(8) <= \<const0>\;
  Dbg_WDATA_1(7) <= \<const0>\;
  Dbg_WDATA_1(6) <= \<const0>\;
  Dbg_WDATA_1(5) <= \<const0>\;
  Dbg_WDATA_1(4) <= \<const0>\;
  Dbg_WDATA_1(3) <= \<const0>\;
  Dbg_WDATA_1(2) <= \<const0>\;
  Dbg_WDATA_1(1) <= \<const0>\;
  Dbg_WDATA_1(0) <= \<const0>\;
  Dbg_WDATA_10(31) <= \<const0>\;
  Dbg_WDATA_10(30) <= \<const0>\;
  Dbg_WDATA_10(29) <= \<const0>\;
  Dbg_WDATA_10(28) <= \<const0>\;
  Dbg_WDATA_10(27) <= \<const0>\;
  Dbg_WDATA_10(26) <= \<const0>\;
  Dbg_WDATA_10(25) <= \<const0>\;
  Dbg_WDATA_10(24) <= \<const0>\;
  Dbg_WDATA_10(23) <= \<const0>\;
  Dbg_WDATA_10(22) <= \<const0>\;
  Dbg_WDATA_10(21) <= \<const0>\;
  Dbg_WDATA_10(20) <= \<const0>\;
  Dbg_WDATA_10(19) <= \<const0>\;
  Dbg_WDATA_10(18) <= \<const0>\;
  Dbg_WDATA_10(17) <= \<const0>\;
  Dbg_WDATA_10(16) <= \<const0>\;
  Dbg_WDATA_10(15) <= \<const0>\;
  Dbg_WDATA_10(14) <= \<const0>\;
  Dbg_WDATA_10(13) <= \<const0>\;
  Dbg_WDATA_10(12) <= \<const0>\;
  Dbg_WDATA_10(11) <= \<const0>\;
  Dbg_WDATA_10(10) <= \<const0>\;
  Dbg_WDATA_10(9) <= \<const0>\;
  Dbg_WDATA_10(8) <= \<const0>\;
  Dbg_WDATA_10(7) <= \<const0>\;
  Dbg_WDATA_10(6) <= \<const0>\;
  Dbg_WDATA_10(5) <= \<const0>\;
  Dbg_WDATA_10(4) <= \<const0>\;
  Dbg_WDATA_10(3) <= \<const0>\;
  Dbg_WDATA_10(2) <= \<const0>\;
  Dbg_WDATA_10(1) <= \<const0>\;
  Dbg_WDATA_10(0) <= \<const0>\;
  Dbg_WDATA_11(31) <= \<const0>\;
  Dbg_WDATA_11(30) <= \<const0>\;
  Dbg_WDATA_11(29) <= \<const0>\;
  Dbg_WDATA_11(28) <= \<const0>\;
  Dbg_WDATA_11(27) <= \<const0>\;
  Dbg_WDATA_11(26) <= \<const0>\;
  Dbg_WDATA_11(25) <= \<const0>\;
  Dbg_WDATA_11(24) <= \<const0>\;
  Dbg_WDATA_11(23) <= \<const0>\;
  Dbg_WDATA_11(22) <= \<const0>\;
  Dbg_WDATA_11(21) <= \<const0>\;
  Dbg_WDATA_11(20) <= \<const0>\;
  Dbg_WDATA_11(19) <= \<const0>\;
  Dbg_WDATA_11(18) <= \<const0>\;
  Dbg_WDATA_11(17) <= \<const0>\;
  Dbg_WDATA_11(16) <= \<const0>\;
  Dbg_WDATA_11(15) <= \<const0>\;
  Dbg_WDATA_11(14) <= \<const0>\;
  Dbg_WDATA_11(13) <= \<const0>\;
  Dbg_WDATA_11(12) <= \<const0>\;
  Dbg_WDATA_11(11) <= \<const0>\;
  Dbg_WDATA_11(10) <= \<const0>\;
  Dbg_WDATA_11(9) <= \<const0>\;
  Dbg_WDATA_11(8) <= \<const0>\;
  Dbg_WDATA_11(7) <= \<const0>\;
  Dbg_WDATA_11(6) <= \<const0>\;
  Dbg_WDATA_11(5) <= \<const0>\;
  Dbg_WDATA_11(4) <= \<const0>\;
  Dbg_WDATA_11(3) <= \<const0>\;
  Dbg_WDATA_11(2) <= \<const0>\;
  Dbg_WDATA_11(1) <= \<const0>\;
  Dbg_WDATA_11(0) <= \<const0>\;
  Dbg_WDATA_12(31) <= \<const0>\;
  Dbg_WDATA_12(30) <= \<const0>\;
  Dbg_WDATA_12(29) <= \<const0>\;
  Dbg_WDATA_12(28) <= \<const0>\;
  Dbg_WDATA_12(27) <= \<const0>\;
  Dbg_WDATA_12(26) <= \<const0>\;
  Dbg_WDATA_12(25) <= \<const0>\;
  Dbg_WDATA_12(24) <= \<const0>\;
  Dbg_WDATA_12(23) <= \<const0>\;
  Dbg_WDATA_12(22) <= \<const0>\;
  Dbg_WDATA_12(21) <= \<const0>\;
  Dbg_WDATA_12(20) <= \<const0>\;
  Dbg_WDATA_12(19) <= \<const0>\;
  Dbg_WDATA_12(18) <= \<const0>\;
  Dbg_WDATA_12(17) <= \<const0>\;
  Dbg_WDATA_12(16) <= \<const0>\;
  Dbg_WDATA_12(15) <= \<const0>\;
  Dbg_WDATA_12(14) <= \<const0>\;
  Dbg_WDATA_12(13) <= \<const0>\;
  Dbg_WDATA_12(12) <= \<const0>\;
  Dbg_WDATA_12(11) <= \<const0>\;
  Dbg_WDATA_12(10) <= \<const0>\;
  Dbg_WDATA_12(9) <= \<const0>\;
  Dbg_WDATA_12(8) <= \<const0>\;
  Dbg_WDATA_12(7) <= \<const0>\;
  Dbg_WDATA_12(6) <= \<const0>\;
  Dbg_WDATA_12(5) <= \<const0>\;
  Dbg_WDATA_12(4) <= \<const0>\;
  Dbg_WDATA_12(3) <= \<const0>\;
  Dbg_WDATA_12(2) <= \<const0>\;
  Dbg_WDATA_12(1) <= \<const0>\;
  Dbg_WDATA_12(0) <= \<const0>\;
  Dbg_WDATA_13(31) <= \<const0>\;
  Dbg_WDATA_13(30) <= \<const0>\;
  Dbg_WDATA_13(29) <= \<const0>\;
  Dbg_WDATA_13(28) <= \<const0>\;
  Dbg_WDATA_13(27) <= \<const0>\;
  Dbg_WDATA_13(26) <= \<const0>\;
  Dbg_WDATA_13(25) <= \<const0>\;
  Dbg_WDATA_13(24) <= \<const0>\;
  Dbg_WDATA_13(23) <= \<const0>\;
  Dbg_WDATA_13(22) <= \<const0>\;
  Dbg_WDATA_13(21) <= \<const0>\;
  Dbg_WDATA_13(20) <= \<const0>\;
  Dbg_WDATA_13(19) <= \<const0>\;
  Dbg_WDATA_13(18) <= \<const0>\;
  Dbg_WDATA_13(17) <= \<const0>\;
  Dbg_WDATA_13(16) <= \<const0>\;
  Dbg_WDATA_13(15) <= \<const0>\;
  Dbg_WDATA_13(14) <= \<const0>\;
  Dbg_WDATA_13(13) <= \<const0>\;
  Dbg_WDATA_13(12) <= \<const0>\;
  Dbg_WDATA_13(11) <= \<const0>\;
  Dbg_WDATA_13(10) <= \<const0>\;
  Dbg_WDATA_13(9) <= \<const0>\;
  Dbg_WDATA_13(8) <= \<const0>\;
  Dbg_WDATA_13(7) <= \<const0>\;
  Dbg_WDATA_13(6) <= \<const0>\;
  Dbg_WDATA_13(5) <= \<const0>\;
  Dbg_WDATA_13(4) <= \<const0>\;
  Dbg_WDATA_13(3) <= \<const0>\;
  Dbg_WDATA_13(2) <= \<const0>\;
  Dbg_WDATA_13(1) <= \<const0>\;
  Dbg_WDATA_13(0) <= \<const0>\;
  Dbg_WDATA_14(31) <= \<const0>\;
  Dbg_WDATA_14(30) <= \<const0>\;
  Dbg_WDATA_14(29) <= \<const0>\;
  Dbg_WDATA_14(28) <= \<const0>\;
  Dbg_WDATA_14(27) <= \<const0>\;
  Dbg_WDATA_14(26) <= \<const0>\;
  Dbg_WDATA_14(25) <= \<const0>\;
  Dbg_WDATA_14(24) <= \<const0>\;
  Dbg_WDATA_14(23) <= \<const0>\;
  Dbg_WDATA_14(22) <= \<const0>\;
  Dbg_WDATA_14(21) <= \<const0>\;
  Dbg_WDATA_14(20) <= \<const0>\;
  Dbg_WDATA_14(19) <= \<const0>\;
  Dbg_WDATA_14(18) <= \<const0>\;
  Dbg_WDATA_14(17) <= \<const0>\;
  Dbg_WDATA_14(16) <= \<const0>\;
  Dbg_WDATA_14(15) <= \<const0>\;
  Dbg_WDATA_14(14) <= \<const0>\;
  Dbg_WDATA_14(13) <= \<const0>\;
  Dbg_WDATA_14(12) <= \<const0>\;
  Dbg_WDATA_14(11) <= \<const0>\;
  Dbg_WDATA_14(10) <= \<const0>\;
  Dbg_WDATA_14(9) <= \<const0>\;
  Dbg_WDATA_14(8) <= \<const0>\;
  Dbg_WDATA_14(7) <= \<const0>\;
  Dbg_WDATA_14(6) <= \<const0>\;
  Dbg_WDATA_14(5) <= \<const0>\;
  Dbg_WDATA_14(4) <= \<const0>\;
  Dbg_WDATA_14(3) <= \<const0>\;
  Dbg_WDATA_14(2) <= \<const0>\;
  Dbg_WDATA_14(1) <= \<const0>\;
  Dbg_WDATA_14(0) <= \<const0>\;
  Dbg_WDATA_15(31) <= \<const0>\;
  Dbg_WDATA_15(30) <= \<const0>\;
  Dbg_WDATA_15(29) <= \<const0>\;
  Dbg_WDATA_15(28) <= \<const0>\;
  Dbg_WDATA_15(27) <= \<const0>\;
  Dbg_WDATA_15(26) <= \<const0>\;
  Dbg_WDATA_15(25) <= \<const0>\;
  Dbg_WDATA_15(24) <= \<const0>\;
  Dbg_WDATA_15(23) <= \<const0>\;
  Dbg_WDATA_15(22) <= \<const0>\;
  Dbg_WDATA_15(21) <= \<const0>\;
  Dbg_WDATA_15(20) <= \<const0>\;
  Dbg_WDATA_15(19) <= \<const0>\;
  Dbg_WDATA_15(18) <= \<const0>\;
  Dbg_WDATA_15(17) <= \<const0>\;
  Dbg_WDATA_15(16) <= \<const0>\;
  Dbg_WDATA_15(15) <= \<const0>\;
  Dbg_WDATA_15(14) <= \<const0>\;
  Dbg_WDATA_15(13) <= \<const0>\;
  Dbg_WDATA_15(12) <= \<const0>\;
  Dbg_WDATA_15(11) <= \<const0>\;
  Dbg_WDATA_15(10) <= \<const0>\;
  Dbg_WDATA_15(9) <= \<const0>\;
  Dbg_WDATA_15(8) <= \<const0>\;
  Dbg_WDATA_15(7) <= \<const0>\;
  Dbg_WDATA_15(6) <= \<const0>\;
  Dbg_WDATA_15(5) <= \<const0>\;
  Dbg_WDATA_15(4) <= \<const0>\;
  Dbg_WDATA_15(3) <= \<const0>\;
  Dbg_WDATA_15(2) <= \<const0>\;
  Dbg_WDATA_15(1) <= \<const0>\;
  Dbg_WDATA_15(0) <= \<const0>\;
  Dbg_WDATA_16(31) <= \<const0>\;
  Dbg_WDATA_16(30) <= \<const0>\;
  Dbg_WDATA_16(29) <= \<const0>\;
  Dbg_WDATA_16(28) <= \<const0>\;
  Dbg_WDATA_16(27) <= \<const0>\;
  Dbg_WDATA_16(26) <= \<const0>\;
  Dbg_WDATA_16(25) <= \<const0>\;
  Dbg_WDATA_16(24) <= \<const0>\;
  Dbg_WDATA_16(23) <= \<const0>\;
  Dbg_WDATA_16(22) <= \<const0>\;
  Dbg_WDATA_16(21) <= \<const0>\;
  Dbg_WDATA_16(20) <= \<const0>\;
  Dbg_WDATA_16(19) <= \<const0>\;
  Dbg_WDATA_16(18) <= \<const0>\;
  Dbg_WDATA_16(17) <= \<const0>\;
  Dbg_WDATA_16(16) <= \<const0>\;
  Dbg_WDATA_16(15) <= \<const0>\;
  Dbg_WDATA_16(14) <= \<const0>\;
  Dbg_WDATA_16(13) <= \<const0>\;
  Dbg_WDATA_16(12) <= \<const0>\;
  Dbg_WDATA_16(11) <= \<const0>\;
  Dbg_WDATA_16(10) <= \<const0>\;
  Dbg_WDATA_16(9) <= \<const0>\;
  Dbg_WDATA_16(8) <= \<const0>\;
  Dbg_WDATA_16(7) <= \<const0>\;
  Dbg_WDATA_16(6) <= \<const0>\;
  Dbg_WDATA_16(5) <= \<const0>\;
  Dbg_WDATA_16(4) <= \<const0>\;
  Dbg_WDATA_16(3) <= \<const0>\;
  Dbg_WDATA_16(2) <= \<const0>\;
  Dbg_WDATA_16(1) <= \<const0>\;
  Dbg_WDATA_16(0) <= \<const0>\;
  Dbg_WDATA_17(31) <= \<const0>\;
  Dbg_WDATA_17(30) <= \<const0>\;
  Dbg_WDATA_17(29) <= \<const0>\;
  Dbg_WDATA_17(28) <= \<const0>\;
  Dbg_WDATA_17(27) <= \<const0>\;
  Dbg_WDATA_17(26) <= \<const0>\;
  Dbg_WDATA_17(25) <= \<const0>\;
  Dbg_WDATA_17(24) <= \<const0>\;
  Dbg_WDATA_17(23) <= \<const0>\;
  Dbg_WDATA_17(22) <= \<const0>\;
  Dbg_WDATA_17(21) <= \<const0>\;
  Dbg_WDATA_17(20) <= \<const0>\;
  Dbg_WDATA_17(19) <= \<const0>\;
  Dbg_WDATA_17(18) <= \<const0>\;
  Dbg_WDATA_17(17) <= \<const0>\;
  Dbg_WDATA_17(16) <= \<const0>\;
  Dbg_WDATA_17(15) <= \<const0>\;
  Dbg_WDATA_17(14) <= \<const0>\;
  Dbg_WDATA_17(13) <= \<const0>\;
  Dbg_WDATA_17(12) <= \<const0>\;
  Dbg_WDATA_17(11) <= \<const0>\;
  Dbg_WDATA_17(10) <= \<const0>\;
  Dbg_WDATA_17(9) <= \<const0>\;
  Dbg_WDATA_17(8) <= \<const0>\;
  Dbg_WDATA_17(7) <= \<const0>\;
  Dbg_WDATA_17(6) <= \<const0>\;
  Dbg_WDATA_17(5) <= \<const0>\;
  Dbg_WDATA_17(4) <= \<const0>\;
  Dbg_WDATA_17(3) <= \<const0>\;
  Dbg_WDATA_17(2) <= \<const0>\;
  Dbg_WDATA_17(1) <= \<const0>\;
  Dbg_WDATA_17(0) <= \<const0>\;
  Dbg_WDATA_18(31) <= \<const0>\;
  Dbg_WDATA_18(30) <= \<const0>\;
  Dbg_WDATA_18(29) <= \<const0>\;
  Dbg_WDATA_18(28) <= \<const0>\;
  Dbg_WDATA_18(27) <= \<const0>\;
  Dbg_WDATA_18(26) <= \<const0>\;
  Dbg_WDATA_18(25) <= \<const0>\;
  Dbg_WDATA_18(24) <= \<const0>\;
  Dbg_WDATA_18(23) <= \<const0>\;
  Dbg_WDATA_18(22) <= \<const0>\;
  Dbg_WDATA_18(21) <= \<const0>\;
  Dbg_WDATA_18(20) <= \<const0>\;
  Dbg_WDATA_18(19) <= \<const0>\;
  Dbg_WDATA_18(18) <= \<const0>\;
  Dbg_WDATA_18(17) <= \<const0>\;
  Dbg_WDATA_18(16) <= \<const0>\;
  Dbg_WDATA_18(15) <= \<const0>\;
  Dbg_WDATA_18(14) <= \<const0>\;
  Dbg_WDATA_18(13) <= \<const0>\;
  Dbg_WDATA_18(12) <= \<const0>\;
  Dbg_WDATA_18(11) <= \<const0>\;
  Dbg_WDATA_18(10) <= \<const0>\;
  Dbg_WDATA_18(9) <= \<const0>\;
  Dbg_WDATA_18(8) <= \<const0>\;
  Dbg_WDATA_18(7) <= \<const0>\;
  Dbg_WDATA_18(6) <= \<const0>\;
  Dbg_WDATA_18(5) <= \<const0>\;
  Dbg_WDATA_18(4) <= \<const0>\;
  Dbg_WDATA_18(3) <= \<const0>\;
  Dbg_WDATA_18(2) <= \<const0>\;
  Dbg_WDATA_18(1) <= \<const0>\;
  Dbg_WDATA_18(0) <= \<const0>\;
  Dbg_WDATA_19(31) <= \<const0>\;
  Dbg_WDATA_19(30) <= \<const0>\;
  Dbg_WDATA_19(29) <= \<const0>\;
  Dbg_WDATA_19(28) <= \<const0>\;
  Dbg_WDATA_19(27) <= \<const0>\;
  Dbg_WDATA_19(26) <= \<const0>\;
  Dbg_WDATA_19(25) <= \<const0>\;
  Dbg_WDATA_19(24) <= \<const0>\;
  Dbg_WDATA_19(23) <= \<const0>\;
  Dbg_WDATA_19(22) <= \<const0>\;
  Dbg_WDATA_19(21) <= \<const0>\;
  Dbg_WDATA_19(20) <= \<const0>\;
  Dbg_WDATA_19(19) <= \<const0>\;
  Dbg_WDATA_19(18) <= \<const0>\;
  Dbg_WDATA_19(17) <= \<const0>\;
  Dbg_WDATA_19(16) <= \<const0>\;
  Dbg_WDATA_19(15) <= \<const0>\;
  Dbg_WDATA_19(14) <= \<const0>\;
  Dbg_WDATA_19(13) <= \<const0>\;
  Dbg_WDATA_19(12) <= \<const0>\;
  Dbg_WDATA_19(11) <= \<const0>\;
  Dbg_WDATA_19(10) <= \<const0>\;
  Dbg_WDATA_19(9) <= \<const0>\;
  Dbg_WDATA_19(8) <= \<const0>\;
  Dbg_WDATA_19(7) <= \<const0>\;
  Dbg_WDATA_19(6) <= \<const0>\;
  Dbg_WDATA_19(5) <= \<const0>\;
  Dbg_WDATA_19(4) <= \<const0>\;
  Dbg_WDATA_19(3) <= \<const0>\;
  Dbg_WDATA_19(2) <= \<const0>\;
  Dbg_WDATA_19(1) <= \<const0>\;
  Dbg_WDATA_19(0) <= \<const0>\;
  Dbg_WDATA_2(31) <= \<const0>\;
  Dbg_WDATA_2(30) <= \<const0>\;
  Dbg_WDATA_2(29) <= \<const0>\;
  Dbg_WDATA_2(28) <= \<const0>\;
  Dbg_WDATA_2(27) <= \<const0>\;
  Dbg_WDATA_2(26) <= \<const0>\;
  Dbg_WDATA_2(25) <= \<const0>\;
  Dbg_WDATA_2(24) <= \<const0>\;
  Dbg_WDATA_2(23) <= \<const0>\;
  Dbg_WDATA_2(22) <= \<const0>\;
  Dbg_WDATA_2(21) <= \<const0>\;
  Dbg_WDATA_2(20) <= \<const0>\;
  Dbg_WDATA_2(19) <= \<const0>\;
  Dbg_WDATA_2(18) <= \<const0>\;
  Dbg_WDATA_2(17) <= \<const0>\;
  Dbg_WDATA_2(16) <= \<const0>\;
  Dbg_WDATA_2(15) <= \<const0>\;
  Dbg_WDATA_2(14) <= \<const0>\;
  Dbg_WDATA_2(13) <= \<const0>\;
  Dbg_WDATA_2(12) <= \<const0>\;
  Dbg_WDATA_2(11) <= \<const0>\;
  Dbg_WDATA_2(10) <= \<const0>\;
  Dbg_WDATA_2(9) <= \<const0>\;
  Dbg_WDATA_2(8) <= \<const0>\;
  Dbg_WDATA_2(7) <= \<const0>\;
  Dbg_WDATA_2(6) <= \<const0>\;
  Dbg_WDATA_2(5) <= \<const0>\;
  Dbg_WDATA_2(4) <= \<const0>\;
  Dbg_WDATA_2(3) <= \<const0>\;
  Dbg_WDATA_2(2) <= \<const0>\;
  Dbg_WDATA_2(1) <= \<const0>\;
  Dbg_WDATA_2(0) <= \<const0>\;
  Dbg_WDATA_20(31) <= \<const0>\;
  Dbg_WDATA_20(30) <= \<const0>\;
  Dbg_WDATA_20(29) <= \<const0>\;
  Dbg_WDATA_20(28) <= \<const0>\;
  Dbg_WDATA_20(27) <= \<const0>\;
  Dbg_WDATA_20(26) <= \<const0>\;
  Dbg_WDATA_20(25) <= \<const0>\;
  Dbg_WDATA_20(24) <= \<const0>\;
  Dbg_WDATA_20(23) <= \<const0>\;
  Dbg_WDATA_20(22) <= \<const0>\;
  Dbg_WDATA_20(21) <= \<const0>\;
  Dbg_WDATA_20(20) <= \<const0>\;
  Dbg_WDATA_20(19) <= \<const0>\;
  Dbg_WDATA_20(18) <= \<const0>\;
  Dbg_WDATA_20(17) <= \<const0>\;
  Dbg_WDATA_20(16) <= \<const0>\;
  Dbg_WDATA_20(15) <= \<const0>\;
  Dbg_WDATA_20(14) <= \<const0>\;
  Dbg_WDATA_20(13) <= \<const0>\;
  Dbg_WDATA_20(12) <= \<const0>\;
  Dbg_WDATA_20(11) <= \<const0>\;
  Dbg_WDATA_20(10) <= \<const0>\;
  Dbg_WDATA_20(9) <= \<const0>\;
  Dbg_WDATA_20(8) <= \<const0>\;
  Dbg_WDATA_20(7) <= \<const0>\;
  Dbg_WDATA_20(6) <= \<const0>\;
  Dbg_WDATA_20(5) <= \<const0>\;
  Dbg_WDATA_20(4) <= \<const0>\;
  Dbg_WDATA_20(3) <= \<const0>\;
  Dbg_WDATA_20(2) <= \<const0>\;
  Dbg_WDATA_20(1) <= \<const0>\;
  Dbg_WDATA_20(0) <= \<const0>\;
  Dbg_WDATA_21(31) <= \<const0>\;
  Dbg_WDATA_21(30) <= \<const0>\;
  Dbg_WDATA_21(29) <= \<const0>\;
  Dbg_WDATA_21(28) <= \<const0>\;
  Dbg_WDATA_21(27) <= \<const0>\;
  Dbg_WDATA_21(26) <= \<const0>\;
  Dbg_WDATA_21(25) <= \<const0>\;
  Dbg_WDATA_21(24) <= \<const0>\;
  Dbg_WDATA_21(23) <= \<const0>\;
  Dbg_WDATA_21(22) <= \<const0>\;
  Dbg_WDATA_21(21) <= \<const0>\;
  Dbg_WDATA_21(20) <= \<const0>\;
  Dbg_WDATA_21(19) <= \<const0>\;
  Dbg_WDATA_21(18) <= \<const0>\;
  Dbg_WDATA_21(17) <= \<const0>\;
  Dbg_WDATA_21(16) <= \<const0>\;
  Dbg_WDATA_21(15) <= \<const0>\;
  Dbg_WDATA_21(14) <= \<const0>\;
  Dbg_WDATA_21(13) <= \<const0>\;
  Dbg_WDATA_21(12) <= \<const0>\;
  Dbg_WDATA_21(11) <= \<const0>\;
  Dbg_WDATA_21(10) <= \<const0>\;
  Dbg_WDATA_21(9) <= \<const0>\;
  Dbg_WDATA_21(8) <= \<const0>\;
  Dbg_WDATA_21(7) <= \<const0>\;
  Dbg_WDATA_21(6) <= \<const0>\;
  Dbg_WDATA_21(5) <= \<const0>\;
  Dbg_WDATA_21(4) <= \<const0>\;
  Dbg_WDATA_21(3) <= \<const0>\;
  Dbg_WDATA_21(2) <= \<const0>\;
  Dbg_WDATA_21(1) <= \<const0>\;
  Dbg_WDATA_21(0) <= \<const0>\;
  Dbg_WDATA_22(31) <= \<const0>\;
  Dbg_WDATA_22(30) <= \<const0>\;
  Dbg_WDATA_22(29) <= \<const0>\;
  Dbg_WDATA_22(28) <= \<const0>\;
  Dbg_WDATA_22(27) <= \<const0>\;
  Dbg_WDATA_22(26) <= \<const0>\;
  Dbg_WDATA_22(25) <= \<const0>\;
  Dbg_WDATA_22(24) <= \<const0>\;
  Dbg_WDATA_22(23) <= \<const0>\;
  Dbg_WDATA_22(22) <= \<const0>\;
  Dbg_WDATA_22(21) <= \<const0>\;
  Dbg_WDATA_22(20) <= \<const0>\;
  Dbg_WDATA_22(19) <= \<const0>\;
  Dbg_WDATA_22(18) <= \<const0>\;
  Dbg_WDATA_22(17) <= \<const0>\;
  Dbg_WDATA_22(16) <= \<const0>\;
  Dbg_WDATA_22(15) <= \<const0>\;
  Dbg_WDATA_22(14) <= \<const0>\;
  Dbg_WDATA_22(13) <= \<const0>\;
  Dbg_WDATA_22(12) <= \<const0>\;
  Dbg_WDATA_22(11) <= \<const0>\;
  Dbg_WDATA_22(10) <= \<const0>\;
  Dbg_WDATA_22(9) <= \<const0>\;
  Dbg_WDATA_22(8) <= \<const0>\;
  Dbg_WDATA_22(7) <= \<const0>\;
  Dbg_WDATA_22(6) <= \<const0>\;
  Dbg_WDATA_22(5) <= \<const0>\;
  Dbg_WDATA_22(4) <= \<const0>\;
  Dbg_WDATA_22(3) <= \<const0>\;
  Dbg_WDATA_22(2) <= \<const0>\;
  Dbg_WDATA_22(1) <= \<const0>\;
  Dbg_WDATA_22(0) <= \<const0>\;
  Dbg_WDATA_23(31) <= \<const0>\;
  Dbg_WDATA_23(30) <= \<const0>\;
  Dbg_WDATA_23(29) <= \<const0>\;
  Dbg_WDATA_23(28) <= \<const0>\;
  Dbg_WDATA_23(27) <= \<const0>\;
  Dbg_WDATA_23(26) <= \<const0>\;
  Dbg_WDATA_23(25) <= \<const0>\;
  Dbg_WDATA_23(24) <= \<const0>\;
  Dbg_WDATA_23(23) <= \<const0>\;
  Dbg_WDATA_23(22) <= \<const0>\;
  Dbg_WDATA_23(21) <= \<const0>\;
  Dbg_WDATA_23(20) <= \<const0>\;
  Dbg_WDATA_23(19) <= \<const0>\;
  Dbg_WDATA_23(18) <= \<const0>\;
  Dbg_WDATA_23(17) <= \<const0>\;
  Dbg_WDATA_23(16) <= \<const0>\;
  Dbg_WDATA_23(15) <= \<const0>\;
  Dbg_WDATA_23(14) <= \<const0>\;
  Dbg_WDATA_23(13) <= \<const0>\;
  Dbg_WDATA_23(12) <= \<const0>\;
  Dbg_WDATA_23(11) <= \<const0>\;
  Dbg_WDATA_23(10) <= \<const0>\;
  Dbg_WDATA_23(9) <= \<const0>\;
  Dbg_WDATA_23(8) <= \<const0>\;
  Dbg_WDATA_23(7) <= \<const0>\;
  Dbg_WDATA_23(6) <= \<const0>\;
  Dbg_WDATA_23(5) <= \<const0>\;
  Dbg_WDATA_23(4) <= \<const0>\;
  Dbg_WDATA_23(3) <= \<const0>\;
  Dbg_WDATA_23(2) <= \<const0>\;
  Dbg_WDATA_23(1) <= \<const0>\;
  Dbg_WDATA_23(0) <= \<const0>\;
  Dbg_WDATA_24(31) <= \<const0>\;
  Dbg_WDATA_24(30) <= \<const0>\;
  Dbg_WDATA_24(29) <= \<const0>\;
  Dbg_WDATA_24(28) <= \<const0>\;
  Dbg_WDATA_24(27) <= \<const0>\;
  Dbg_WDATA_24(26) <= \<const0>\;
  Dbg_WDATA_24(25) <= \<const0>\;
  Dbg_WDATA_24(24) <= \<const0>\;
  Dbg_WDATA_24(23) <= \<const0>\;
  Dbg_WDATA_24(22) <= \<const0>\;
  Dbg_WDATA_24(21) <= \<const0>\;
  Dbg_WDATA_24(20) <= \<const0>\;
  Dbg_WDATA_24(19) <= \<const0>\;
  Dbg_WDATA_24(18) <= \<const0>\;
  Dbg_WDATA_24(17) <= \<const0>\;
  Dbg_WDATA_24(16) <= \<const0>\;
  Dbg_WDATA_24(15) <= \<const0>\;
  Dbg_WDATA_24(14) <= \<const0>\;
  Dbg_WDATA_24(13) <= \<const0>\;
  Dbg_WDATA_24(12) <= \<const0>\;
  Dbg_WDATA_24(11) <= \<const0>\;
  Dbg_WDATA_24(10) <= \<const0>\;
  Dbg_WDATA_24(9) <= \<const0>\;
  Dbg_WDATA_24(8) <= \<const0>\;
  Dbg_WDATA_24(7) <= \<const0>\;
  Dbg_WDATA_24(6) <= \<const0>\;
  Dbg_WDATA_24(5) <= \<const0>\;
  Dbg_WDATA_24(4) <= \<const0>\;
  Dbg_WDATA_24(3) <= \<const0>\;
  Dbg_WDATA_24(2) <= \<const0>\;
  Dbg_WDATA_24(1) <= \<const0>\;
  Dbg_WDATA_24(0) <= \<const0>\;
  Dbg_WDATA_25(31) <= \<const0>\;
  Dbg_WDATA_25(30) <= \<const0>\;
  Dbg_WDATA_25(29) <= \<const0>\;
  Dbg_WDATA_25(28) <= \<const0>\;
  Dbg_WDATA_25(27) <= \<const0>\;
  Dbg_WDATA_25(26) <= \<const0>\;
  Dbg_WDATA_25(25) <= \<const0>\;
  Dbg_WDATA_25(24) <= \<const0>\;
  Dbg_WDATA_25(23) <= \<const0>\;
  Dbg_WDATA_25(22) <= \<const0>\;
  Dbg_WDATA_25(21) <= \<const0>\;
  Dbg_WDATA_25(20) <= \<const0>\;
  Dbg_WDATA_25(19) <= \<const0>\;
  Dbg_WDATA_25(18) <= \<const0>\;
  Dbg_WDATA_25(17) <= \<const0>\;
  Dbg_WDATA_25(16) <= \<const0>\;
  Dbg_WDATA_25(15) <= \<const0>\;
  Dbg_WDATA_25(14) <= \<const0>\;
  Dbg_WDATA_25(13) <= \<const0>\;
  Dbg_WDATA_25(12) <= \<const0>\;
  Dbg_WDATA_25(11) <= \<const0>\;
  Dbg_WDATA_25(10) <= \<const0>\;
  Dbg_WDATA_25(9) <= \<const0>\;
  Dbg_WDATA_25(8) <= \<const0>\;
  Dbg_WDATA_25(7) <= \<const0>\;
  Dbg_WDATA_25(6) <= \<const0>\;
  Dbg_WDATA_25(5) <= \<const0>\;
  Dbg_WDATA_25(4) <= \<const0>\;
  Dbg_WDATA_25(3) <= \<const0>\;
  Dbg_WDATA_25(2) <= \<const0>\;
  Dbg_WDATA_25(1) <= \<const0>\;
  Dbg_WDATA_25(0) <= \<const0>\;
  Dbg_WDATA_26(31) <= \<const0>\;
  Dbg_WDATA_26(30) <= \<const0>\;
  Dbg_WDATA_26(29) <= \<const0>\;
  Dbg_WDATA_26(28) <= \<const0>\;
  Dbg_WDATA_26(27) <= \<const0>\;
  Dbg_WDATA_26(26) <= \<const0>\;
  Dbg_WDATA_26(25) <= \<const0>\;
  Dbg_WDATA_26(24) <= \<const0>\;
  Dbg_WDATA_26(23) <= \<const0>\;
  Dbg_WDATA_26(22) <= \<const0>\;
  Dbg_WDATA_26(21) <= \<const0>\;
  Dbg_WDATA_26(20) <= \<const0>\;
  Dbg_WDATA_26(19) <= \<const0>\;
  Dbg_WDATA_26(18) <= \<const0>\;
  Dbg_WDATA_26(17) <= \<const0>\;
  Dbg_WDATA_26(16) <= \<const0>\;
  Dbg_WDATA_26(15) <= \<const0>\;
  Dbg_WDATA_26(14) <= \<const0>\;
  Dbg_WDATA_26(13) <= \<const0>\;
  Dbg_WDATA_26(12) <= \<const0>\;
  Dbg_WDATA_26(11) <= \<const0>\;
  Dbg_WDATA_26(10) <= \<const0>\;
  Dbg_WDATA_26(9) <= \<const0>\;
  Dbg_WDATA_26(8) <= \<const0>\;
  Dbg_WDATA_26(7) <= \<const0>\;
  Dbg_WDATA_26(6) <= \<const0>\;
  Dbg_WDATA_26(5) <= \<const0>\;
  Dbg_WDATA_26(4) <= \<const0>\;
  Dbg_WDATA_26(3) <= \<const0>\;
  Dbg_WDATA_26(2) <= \<const0>\;
  Dbg_WDATA_26(1) <= \<const0>\;
  Dbg_WDATA_26(0) <= \<const0>\;
  Dbg_WDATA_27(31) <= \<const0>\;
  Dbg_WDATA_27(30) <= \<const0>\;
  Dbg_WDATA_27(29) <= \<const0>\;
  Dbg_WDATA_27(28) <= \<const0>\;
  Dbg_WDATA_27(27) <= \<const0>\;
  Dbg_WDATA_27(26) <= \<const0>\;
  Dbg_WDATA_27(25) <= \<const0>\;
  Dbg_WDATA_27(24) <= \<const0>\;
  Dbg_WDATA_27(23) <= \<const0>\;
  Dbg_WDATA_27(22) <= \<const0>\;
  Dbg_WDATA_27(21) <= \<const0>\;
  Dbg_WDATA_27(20) <= \<const0>\;
  Dbg_WDATA_27(19) <= \<const0>\;
  Dbg_WDATA_27(18) <= \<const0>\;
  Dbg_WDATA_27(17) <= \<const0>\;
  Dbg_WDATA_27(16) <= \<const0>\;
  Dbg_WDATA_27(15) <= \<const0>\;
  Dbg_WDATA_27(14) <= \<const0>\;
  Dbg_WDATA_27(13) <= \<const0>\;
  Dbg_WDATA_27(12) <= \<const0>\;
  Dbg_WDATA_27(11) <= \<const0>\;
  Dbg_WDATA_27(10) <= \<const0>\;
  Dbg_WDATA_27(9) <= \<const0>\;
  Dbg_WDATA_27(8) <= \<const0>\;
  Dbg_WDATA_27(7) <= \<const0>\;
  Dbg_WDATA_27(6) <= \<const0>\;
  Dbg_WDATA_27(5) <= \<const0>\;
  Dbg_WDATA_27(4) <= \<const0>\;
  Dbg_WDATA_27(3) <= \<const0>\;
  Dbg_WDATA_27(2) <= \<const0>\;
  Dbg_WDATA_27(1) <= \<const0>\;
  Dbg_WDATA_27(0) <= \<const0>\;
  Dbg_WDATA_28(31) <= \<const0>\;
  Dbg_WDATA_28(30) <= \<const0>\;
  Dbg_WDATA_28(29) <= \<const0>\;
  Dbg_WDATA_28(28) <= \<const0>\;
  Dbg_WDATA_28(27) <= \<const0>\;
  Dbg_WDATA_28(26) <= \<const0>\;
  Dbg_WDATA_28(25) <= \<const0>\;
  Dbg_WDATA_28(24) <= \<const0>\;
  Dbg_WDATA_28(23) <= \<const0>\;
  Dbg_WDATA_28(22) <= \<const0>\;
  Dbg_WDATA_28(21) <= \<const0>\;
  Dbg_WDATA_28(20) <= \<const0>\;
  Dbg_WDATA_28(19) <= \<const0>\;
  Dbg_WDATA_28(18) <= \<const0>\;
  Dbg_WDATA_28(17) <= \<const0>\;
  Dbg_WDATA_28(16) <= \<const0>\;
  Dbg_WDATA_28(15) <= \<const0>\;
  Dbg_WDATA_28(14) <= \<const0>\;
  Dbg_WDATA_28(13) <= \<const0>\;
  Dbg_WDATA_28(12) <= \<const0>\;
  Dbg_WDATA_28(11) <= \<const0>\;
  Dbg_WDATA_28(10) <= \<const0>\;
  Dbg_WDATA_28(9) <= \<const0>\;
  Dbg_WDATA_28(8) <= \<const0>\;
  Dbg_WDATA_28(7) <= \<const0>\;
  Dbg_WDATA_28(6) <= \<const0>\;
  Dbg_WDATA_28(5) <= \<const0>\;
  Dbg_WDATA_28(4) <= \<const0>\;
  Dbg_WDATA_28(3) <= \<const0>\;
  Dbg_WDATA_28(2) <= \<const0>\;
  Dbg_WDATA_28(1) <= \<const0>\;
  Dbg_WDATA_28(0) <= \<const0>\;
  Dbg_WDATA_29(31) <= \<const0>\;
  Dbg_WDATA_29(30) <= \<const0>\;
  Dbg_WDATA_29(29) <= \<const0>\;
  Dbg_WDATA_29(28) <= \<const0>\;
  Dbg_WDATA_29(27) <= \<const0>\;
  Dbg_WDATA_29(26) <= \<const0>\;
  Dbg_WDATA_29(25) <= \<const0>\;
  Dbg_WDATA_29(24) <= \<const0>\;
  Dbg_WDATA_29(23) <= \<const0>\;
  Dbg_WDATA_29(22) <= \<const0>\;
  Dbg_WDATA_29(21) <= \<const0>\;
  Dbg_WDATA_29(20) <= \<const0>\;
  Dbg_WDATA_29(19) <= \<const0>\;
  Dbg_WDATA_29(18) <= \<const0>\;
  Dbg_WDATA_29(17) <= \<const0>\;
  Dbg_WDATA_29(16) <= \<const0>\;
  Dbg_WDATA_29(15) <= \<const0>\;
  Dbg_WDATA_29(14) <= \<const0>\;
  Dbg_WDATA_29(13) <= \<const0>\;
  Dbg_WDATA_29(12) <= \<const0>\;
  Dbg_WDATA_29(11) <= \<const0>\;
  Dbg_WDATA_29(10) <= \<const0>\;
  Dbg_WDATA_29(9) <= \<const0>\;
  Dbg_WDATA_29(8) <= \<const0>\;
  Dbg_WDATA_29(7) <= \<const0>\;
  Dbg_WDATA_29(6) <= \<const0>\;
  Dbg_WDATA_29(5) <= \<const0>\;
  Dbg_WDATA_29(4) <= \<const0>\;
  Dbg_WDATA_29(3) <= \<const0>\;
  Dbg_WDATA_29(2) <= \<const0>\;
  Dbg_WDATA_29(1) <= \<const0>\;
  Dbg_WDATA_29(0) <= \<const0>\;
  Dbg_WDATA_3(31) <= \<const0>\;
  Dbg_WDATA_3(30) <= \<const0>\;
  Dbg_WDATA_3(29) <= \<const0>\;
  Dbg_WDATA_3(28) <= \<const0>\;
  Dbg_WDATA_3(27) <= \<const0>\;
  Dbg_WDATA_3(26) <= \<const0>\;
  Dbg_WDATA_3(25) <= \<const0>\;
  Dbg_WDATA_3(24) <= \<const0>\;
  Dbg_WDATA_3(23) <= \<const0>\;
  Dbg_WDATA_3(22) <= \<const0>\;
  Dbg_WDATA_3(21) <= \<const0>\;
  Dbg_WDATA_3(20) <= \<const0>\;
  Dbg_WDATA_3(19) <= \<const0>\;
  Dbg_WDATA_3(18) <= \<const0>\;
  Dbg_WDATA_3(17) <= \<const0>\;
  Dbg_WDATA_3(16) <= \<const0>\;
  Dbg_WDATA_3(15) <= \<const0>\;
  Dbg_WDATA_3(14) <= \<const0>\;
  Dbg_WDATA_3(13) <= \<const0>\;
  Dbg_WDATA_3(12) <= \<const0>\;
  Dbg_WDATA_3(11) <= \<const0>\;
  Dbg_WDATA_3(10) <= \<const0>\;
  Dbg_WDATA_3(9) <= \<const0>\;
  Dbg_WDATA_3(8) <= \<const0>\;
  Dbg_WDATA_3(7) <= \<const0>\;
  Dbg_WDATA_3(6) <= \<const0>\;
  Dbg_WDATA_3(5) <= \<const0>\;
  Dbg_WDATA_3(4) <= \<const0>\;
  Dbg_WDATA_3(3) <= \<const0>\;
  Dbg_WDATA_3(2) <= \<const0>\;
  Dbg_WDATA_3(1) <= \<const0>\;
  Dbg_WDATA_3(0) <= \<const0>\;
  Dbg_WDATA_30(31) <= \<const0>\;
  Dbg_WDATA_30(30) <= \<const0>\;
  Dbg_WDATA_30(29) <= \<const0>\;
  Dbg_WDATA_30(28) <= \<const0>\;
  Dbg_WDATA_30(27) <= \<const0>\;
  Dbg_WDATA_30(26) <= \<const0>\;
  Dbg_WDATA_30(25) <= \<const0>\;
  Dbg_WDATA_30(24) <= \<const0>\;
  Dbg_WDATA_30(23) <= \<const0>\;
  Dbg_WDATA_30(22) <= \<const0>\;
  Dbg_WDATA_30(21) <= \<const0>\;
  Dbg_WDATA_30(20) <= \<const0>\;
  Dbg_WDATA_30(19) <= \<const0>\;
  Dbg_WDATA_30(18) <= \<const0>\;
  Dbg_WDATA_30(17) <= \<const0>\;
  Dbg_WDATA_30(16) <= \<const0>\;
  Dbg_WDATA_30(15) <= \<const0>\;
  Dbg_WDATA_30(14) <= \<const0>\;
  Dbg_WDATA_30(13) <= \<const0>\;
  Dbg_WDATA_30(12) <= \<const0>\;
  Dbg_WDATA_30(11) <= \<const0>\;
  Dbg_WDATA_30(10) <= \<const0>\;
  Dbg_WDATA_30(9) <= \<const0>\;
  Dbg_WDATA_30(8) <= \<const0>\;
  Dbg_WDATA_30(7) <= \<const0>\;
  Dbg_WDATA_30(6) <= \<const0>\;
  Dbg_WDATA_30(5) <= \<const0>\;
  Dbg_WDATA_30(4) <= \<const0>\;
  Dbg_WDATA_30(3) <= \<const0>\;
  Dbg_WDATA_30(2) <= \<const0>\;
  Dbg_WDATA_30(1) <= \<const0>\;
  Dbg_WDATA_30(0) <= \<const0>\;
  Dbg_WDATA_31(31) <= \<const0>\;
  Dbg_WDATA_31(30) <= \<const0>\;
  Dbg_WDATA_31(29) <= \<const0>\;
  Dbg_WDATA_31(28) <= \<const0>\;
  Dbg_WDATA_31(27) <= \<const0>\;
  Dbg_WDATA_31(26) <= \<const0>\;
  Dbg_WDATA_31(25) <= \<const0>\;
  Dbg_WDATA_31(24) <= \<const0>\;
  Dbg_WDATA_31(23) <= \<const0>\;
  Dbg_WDATA_31(22) <= \<const0>\;
  Dbg_WDATA_31(21) <= \<const0>\;
  Dbg_WDATA_31(20) <= \<const0>\;
  Dbg_WDATA_31(19) <= \<const0>\;
  Dbg_WDATA_31(18) <= \<const0>\;
  Dbg_WDATA_31(17) <= \<const0>\;
  Dbg_WDATA_31(16) <= \<const0>\;
  Dbg_WDATA_31(15) <= \<const0>\;
  Dbg_WDATA_31(14) <= \<const0>\;
  Dbg_WDATA_31(13) <= \<const0>\;
  Dbg_WDATA_31(12) <= \<const0>\;
  Dbg_WDATA_31(11) <= \<const0>\;
  Dbg_WDATA_31(10) <= \<const0>\;
  Dbg_WDATA_31(9) <= \<const0>\;
  Dbg_WDATA_31(8) <= \<const0>\;
  Dbg_WDATA_31(7) <= \<const0>\;
  Dbg_WDATA_31(6) <= \<const0>\;
  Dbg_WDATA_31(5) <= \<const0>\;
  Dbg_WDATA_31(4) <= \<const0>\;
  Dbg_WDATA_31(3) <= \<const0>\;
  Dbg_WDATA_31(2) <= \<const0>\;
  Dbg_WDATA_31(1) <= \<const0>\;
  Dbg_WDATA_31(0) <= \<const0>\;
  Dbg_WDATA_4(31) <= \<const0>\;
  Dbg_WDATA_4(30) <= \<const0>\;
  Dbg_WDATA_4(29) <= \<const0>\;
  Dbg_WDATA_4(28) <= \<const0>\;
  Dbg_WDATA_4(27) <= \<const0>\;
  Dbg_WDATA_4(26) <= \<const0>\;
  Dbg_WDATA_4(25) <= \<const0>\;
  Dbg_WDATA_4(24) <= \<const0>\;
  Dbg_WDATA_4(23) <= \<const0>\;
  Dbg_WDATA_4(22) <= \<const0>\;
  Dbg_WDATA_4(21) <= \<const0>\;
  Dbg_WDATA_4(20) <= \<const0>\;
  Dbg_WDATA_4(19) <= \<const0>\;
  Dbg_WDATA_4(18) <= \<const0>\;
  Dbg_WDATA_4(17) <= \<const0>\;
  Dbg_WDATA_4(16) <= \<const0>\;
  Dbg_WDATA_4(15) <= \<const0>\;
  Dbg_WDATA_4(14) <= \<const0>\;
  Dbg_WDATA_4(13) <= \<const0>\;
  Dbg_WDATA_4(12) <= \<const0>\;
  Dbg_WDATA_4(11) <= \<const0>\;
  Dbg_WDATA_4(10) <= \<const0>\;
  Dbg_WDATA_4(9) <= \<const0>\;
  Dbg_WDATA_4(8) <= \<const0>\;
  Dbg_WDATA_4(7) <= \<const0>\;
  Dbg_WDATA_4(6) <= \<const0>\;
  Dbg_WDATA_4(5) <= \<const0>\;
  Dbg_WDATA_4(4) <= \<const0>\;
  Dbg_WDATA_4(3) <= \<const0>\;
  Dbg_WDATA_4(2) <= \<const0>\;
  Dbg_WDATA_4(1) <= \<const0>\;
  Dbg_WDATA_4(0) <= \<const0>\;
  Dbg_WDATA_5(31) <= \<const0>\;
  Dbg_WDATA_5(30) <= \<const0>\;
  Dbg_WDATA_5(29) <= \<const0>\;
  Dbg_WDATA_5(28) <= \<const0>\;
  Dbg_WDATA_5(27) <= \<const0>\;
  Dbg_WDATA_5(26) <= \<const0>\;
  Dbg_WDATA_5(25) <= \<const0>\;
  Dbg_WDATA_5(24) <= \<const0>\;
  Dbg_WDATA_5(23) <= \<const0>\;
  Dbg_WDATA_5(22) <= \<const0>\;
  Dbg_WDATA_5(21) <= \<const0>\;
  Dbg_WDATA_5(20) <= \<const0>\;
  Dbg_WDATA_5(19) <= \<const0>\;
  Dbg_WDATA_5(18) <= \<const0>\;
  Dbg_WDATA_5(17) <= \<const0>\;
  Dbg_WDATA_5(16) <= \<const0>\;
  Dbg_WDATA_5(15) <= \<const0>\;
  Dbg_WDATA_5(14) <= \<const0>\;
  Dbg_WDATA_5(13) <= \<const0>\;
  Dbg_WDATA_5(12) <= \<const0>\;
  Dbg_WDATA_5(11) <= \<const0>\;
  Dbg_WDATA_5(10) <= \<const0>\;
  Dbg_WDATA_5(9) <= \<const0>\;
  Dbg_WDATA_5(8) <= \<const0>\;
  Dbg_WDATA_5(7) <= \<const0>\;
  Dbg_WDATA_5(6) <= \<const0>\;
  Dbg_WDATA_5(5) <= \<const0>\;
  Dbg_WDATA_5(4) <= \<const0>\;
  Dbg_WDATA_5(3) <= \<const0>\;
  Dbg_WDATA_5(2) <= \<const0>\;
  Dbg_WDATA_5(1) <= \<const0>\;
  Dbg_WDATA_5(0) <= \<const0>\;
  Dbg_WDATA_6(31) <= \<const0>\;
  Dbg_WDATA_6(30) <= \<const0>\;
  Dbg_WDATA_6(29) <= \<const0>\;
  Dbg_WDATA_6(28) <= \<const0>\;
  Dbg_WDATA_6(27) <= \<const0>\;
  Dbg_WDATA_6(26) <= \<const0>\;
  Dbg_WDATA_6(25) <= \<const0>\;
  Dbg_WDATA_6(24) <= \<const0>\;
  Dbg_WDATA_6(23) <= \<const0>\;
  Dbg_WDATA_6(22) <= \<const0>\;
  Dbg_WDATA_6(21) <= \<const0>\;
  Dbg_WDATA_6(20) <= \<const0>\;
  Dbg_WDATA_6(19) <= \<const0>\;
  Dbg_WDATA_6(18) <= \<const0>\;
  Dbg_WDATA_6(17) <= \<const0>\;
  Dbg_WDATA_6(16) <= \<const0>\;
  Dbg_WDATA_6(15) <= \<const0>\;
  Dbg_WDATA_6(14) <= \<const0>\;
  Dbg_WDATA_6(13) <= \<const0>\;
  Dbg_WDATA_6(12) <= \<const0>\;
  Dbg_WDATA_6(11) <= \<const0>\;
  Dbg_WDATA_6(10) <= \<const0>\;
  Dbg_WDATA_6(9) <= \<const0>\;
  Dbg_WDATA_6(8) <= \<const0>\;
  Dbg_WDATA_6(7) <= \<const0>\;
  Dbg_WDATA_6(6) <= \<const0>\;
  Dbg_WDATA_6(5) <= \<const0>\;
  Dbg_WDATA_6(4) <= \<const0>\;
  Dbg_WDATA_6(3) <= \<const0>\;
  Dbg_WDATA_6(2) <= \<const0>\;
  Dbg_WDATA_6(1) <= \<const0>\;
  Dbg_WDATA_6(0) <= \<const0>\;
  Dbg_WDATA_7(31) <= \<const0>\;
  Dbg_WDATA_7(30) <= \<const0>\;
  Dbg_WDATA_7(29) <= \<const0>\;
  Dbg_WDATA_7(28) <= \<const0>\;
  Dbg_WDATA_7(27) <= \<const0>\;
  Dbg_WDATA_7(26) <= \<const0>\;
  Dbg_WDATA_7(25) <= \<const0>\;
  Dbg_WDATA_7(24) <= \<const0>\;
  Dbg_WDATA_7(23) <= \<const0>\;
  Dbg_WDATA_7(22) <= \<const0>\;
  Dbg_WDATA_7(21) <= \<const0>\;
  Dbg_WDATA_7(20) <= \<const0>\;
  Dbg_WDATA_7(19) <= \<const0>\;
  Dbg_WDATA_7(18) <= \<const0>\;
  Dbg_WDATA_7(17) <= \<const0>\;
  Dbg_WDATA_7(16) <= \<const0>\;
  Dbg_WDATA_7(15) <= \<const0>\;
  Dbg_WDATA_7(14) <= \<const0>\;
  Dbg_WDATA_7(13) <= \<const0>\;
  Dbg_WDATA_7(12) <= \<const0>\;
  Dbg_WDATA_7(11) <= \<const0>\;
  Dbg_WDATA_7(10) <= \<const0>\;
  Dbg_WDATA_7(9) <= \<const0>\;
  Dbg_WDATA_7(8) <= \<const0>\;
  Dbg_WDATA_7(7) <= \<const0>\;
  Dbg_WDATA_7(6) <= \<const0>\;
  Dbg_WDATA_7(5) <= \<const0>\;
  Dbg_WDATA_7(4) <= \<const0>\;
  Dbg_WDATA_7(3) <= \<const0>\;
  Dbg_WDATA_7(2) <= \<const0>\;
  Dbg_WDATA_7(1) <= \<const0>\;
  Dbg_WDATA_7(0) <= \<const0>\;
  Dbg_WDATA_8(31) <= \<const0>\;
  Dbg_WDATA_8(30) <= \<const0>\;
  Dbg_WDATA_8(29) <= \<const0>\;
  Dbg_WDATA_8(28) <= \<const0>\;
  Dbg_WDATA_8(27) <= \<const0>\;
  Dbg_WDATA_8(26) <= \<const0>\;
  Dbg_WDATA_8(25) <= \<const0>\;
  Dbg_WDATA_8(24) <= \<const0>\;
  Dbg_WDATA_8(23) <= \<const0>\;
  Dbg_WDATA_8(22) <= \<const0>\;
  Dbg_WDATA_8(21) <= \<const0>\;
  Dbg_WDATA_8(20) <= \<const0>\;
  Dbg_WDATA_8(19) <= \<const0>\;
  Dbg_WDATA_8(18) <= \<const0>\;
  Dbg_WDATA_8(17) <= \<const0>\;
  Dbg_WDATA_8(16) <= \<const0>\;
  Dbg_WDATA_8(15) <= \<const0>\;
  Dbg_WDATA_8(14) <= \<const0>\;
  Dbg_WDATA_8(13) <= \<const0>\;
  Dbg_WDATA_8(12) <= \<const0>\;
  Dbg_WDATA_8(11) <= \<const0>\;
  Dbg_WDATA_8(10) <= \<const0>\;
  Dbg_WDATA_8(9) <= \<const0>\;
  Dbg_WDATA_8(8) <= \<const0>\;
  Dbg_WDATA_8(7) <= \<const0>\;
  Dbg_WDATA_8(6) <= \<const0>\;
  Dbg_WDATA_8(5) <= \<const0>\;
  Dbg_WDATA_8(4) <= \<const0>\;
  Dbg_WDATA_8(3) <= \<const0>\;
  Dbg_WDATA_8(2) <= \<const0>\;
  Dbg_WDATA_8(1) <= \<const0>\;
  Dbg_WDATA_8(0) <= \<const0>\;
  Dbg_WDATA_9(31) <= \<const0>\;
  Dbg_WDATA_9(30) <= \<const0>\;
  Dbg_WDATA_9(29) <= \<const0>\;
  Dbg_WDATA_9(28) <= \<const0>\;
  Dbg_WDATA_9(27) <= \<const0>\;
  Dbg_WDATA_9(26) <= \<const0>\;
  Dbg_WDATA_9(25) <= \<const0>\;
  Dbg_WDATA_9(24) <= \<const0>\;
  Dbg_WDATA_9(23) <= \<const0>\;
  Dbg_WDATA_9(22) <= \<const0>\;
  Dbg_WDATA_9(21) <= \<const0>\;
  Dbg_WDATA_9(20) <= \<const0>\;
  Dbg_WDATA_9(19) <= \<const0>\;
  Dbg_WDATA_9(18) <= \<const0>\;
  Dbg_WDATA_9(17) <= \<const0>\;
  Dbg_WDATA_9(16) <= \<const0>\;
  Dbg_WDATA_9(15) <= \<const0>\;
  Dbg_WDATA_9(14) <= \<const0>\;
  Dbg_WDATA_9(13) <= \<const0>\;
  Dbg_WDATA_9(12) <= \<const0>\;
  Dbg_WDATA_9(11) <= \<const0>\;
  Dbg_WDATA_9(10) <= \<const0>\;
  Dbg_WDATA_9(9) <= \<const0>\;
  Dbg_WDATA_9(8) <= \<const0>\;
  Dbg_WDATA_9(7) <= \<const0>\;
  Dbg_WDATA_9(6) <= \<const0>\;
  Dbg_WDATA_9(5) <= \<const0>\;
  Dbg_WDATA_9(4) <= \<const0>\;
  Dbg_WDATA_9(3) <= \<const0>\;
  Dbg_WDATA_9(2) <= \<const0>\;
  Dbg_WDATA_9(1) <= \<const0>\;
  Dbg_WDATA_9(0) <= \<const0>\;
  Dbg_WVALID_0 <= \<const0>\;
  Dbg_WVALID_1 <= \<const0>\;
  Dbg_WVALID_10 <= \<const0>\;
  Dbg_WVALID_11 <= \<const0>\;
  Dbg_WVALID_12 <= \<const0>\;
  Dbg_WVALID_13 <= \<const0>\;
  Dbg_WVALID_14 <= \<const0>\;
  Dbg_WVALID_15 <= \<const0>\;
  Dbg_WVALID_16 <= \<const0>\;
  Dbg_WVALID_17 <= \<const0>\;
  Dbg_WVALID_18 <= \<const0>\;
  Dbg_WVALID_19 <= \<const0>\;
  Dbg_WVALID_2 <= \<const0>\;
  Dbg_WVALID_20 <= \<const0>\;
  Dbg_WVALID_21 <= \<const0>\;
  Dbg_WVALID_22 <= \<const0>\;
  Dbg_WVALID_23 <= \<const0>\;
  Dbg_WVALID_24 <= \<const0>\;
  Dbg_WVALID_25 <= \<const0>\;
  Dbg_WVALID_26 <= \<const0>\;
  Dbg_WVALID_27 <= \<const0>\;
  Dbg_WVALID_28 <= \<const0>\;
  Dbg_WVALID_29 <= \<const0>\;
  Dbg_WVALID_3 <= \<const0>\;
  Dbg_WVALID_30 <= \<const0>\;
  Dbg_WVALID_31 <= \<const0>\;
  Dbg_WVALID_4 <= \<const0>\;
  Dbg_WVALID_5 <= \<const0>\;
  Dbg_WVALID_6 <= \<const0>\;
  Dbg_WVALID_7 <= \<const0>\;
  Dbg_WVALID_8 <= \<const0>\;
  Dbg_WVALID_9 <= \<const0>\;
  Ext_BRK <= \<const0>\;
  Ext_JTAG_CAPTURE <= \^ext_jtag_capture\;
  Ext_JTAG_DRCK <= \^ext_jtag_drck\;
  Ext_JTAG_TDI <= \^ext_jtag_tdi\;
  Ext_JTAG_UPDATE <= \^dbg_update_0\;
  Interrupt <= \<const0>\;
  LMB_Addr_Strobe_1 <= \<const0>\;
  LMB_Addr_Strobe_10 <= \<const0>\;
  LMB_Addr_Strobe_11 <= \<const0>\;
  LMB_Addr_Strobe_12 <= \<const0>\;
  LMB_Addr_Strobe_13 <= \<const0>\;
  LMB_Addr_Strobe_14 <= \<const0>\;
  LMB_Addr_Strobe_15 <= \<const0>\;
  LMB_Addr_Strobe_16 <= \<const0>\;
  LMB_Addr_Strobe_17 <= \<const0>\;
  LMB_Addr_Strobe_18 <= \<const0>\;
  LMB_Addr_Strobe_19 <= \<const0>\;
  LMB_Addr_Strobe_2 <= \<const0>\;
  LMB_Addr_Strobe_20 <= \<const0>\;
  LMB_Addr_Strobe_21 <= \<const0>\;
  LMB_Addr_Strobe_22 <= \<const0>\;
  LMB_Addr_Strobe_23 <= \<const0>\;
  LMB_Addr_Strobe_24 <= \<const0>\;
  LMB_Addr_Strobe_25 <= \<const0>\;
  LMB_Addr_Strobe_26 <= \<const0>\;
  LMB_Addr_Strobe_27 <= \<const0>\;
  LMB_Addr_Strobe_28 <= \<const0>\;
  LMB_Addr_Strobe_29 <= \<const0>\;
  LMB_Addr_Strobe_3 <= \<const0>\;
  LMB_Addr_Strobe_30 <= \<const0>\;
  LMB_Addr_Strobe_31 <= \<const0>\;
  LMB_Addr_Strobe_4 <= \<const0>\;
  LMB_Addr_Strobe_5 <= \<const0>\;
  LMB_Addr_Strobe_6 <= \<const0>\;
  LMB_Addr_Strobe_7 <= \<const0>\;
  LMB_Addr_Strobe_8 <= \<const0>\;
  LMB_Addr_Strobe_9 <= \<const0>\;
  LMB_Byte_Enable_0(0 to 3) <= \^lmb_byte_enable_31\(0 to 3);
  LMB_Byte_Enable_1(0 to 3) <= \^lmb_byte_enable_31\(0 to 3);
  LMB_Byte_Enable_10(0 to 3) <= \^lmb_byte_enable_31\(0 to 3);
  LMB_Byte_Enable_11(0 to 3) <= \^lmb_byte_enable_31\(0 to 3);
  LMB_Byte_Enable_12(0 to 3) <= \^lmb_byte_enable_31\(0 to 3);
  LMB_Byte_Enable_13(0 to 3) <= \^lmb_byte_enable_31\(0 to 3);
  LMB_Byte_Enable_14(0 to 3) <= \^lmb_byte_enable_31\(0 to 3);
  LMB_Byte_Enable_15(0 to 3) <= \^lmb_byte_enable_31\(0 to 3);
  LMB_Byte_Enable_16(0 to 3) <= \^lmb_byte_enable_31\(0 to 3);
  LMB_Byte_Enable_17(0 to 3) <= \^lmb_byte_enable_31\(0 to 3);
  LMB_Byte_Enable_18(0 to 3) <= \^lmb_byte_enable_31\(0 to 3);
  LMB_Byte_Enable_19(0 to 3) <= \^lmb_byte_enable_31\(0 to 3);
  LMB_Byte_Enable_2(0 to 3) <= \^lmb_byte_enable_31\(0 to 3);
  LMB_Byte_Enable_20(0 to 3) <= \^lmb_byte_enable_31\(0 to 3);
  LMB_Byte_Enable_21(0 to 3) <= \^lmb_byte_enable_31\(0 to 3);
  LMB_Byte_Enable_22(0 to 3) <= \^lmb_byte_enable_31\(0 to 3);
  LMB_Byte_Enable_23(0 to 3) <= \^lmb_byte_enable_31\(0 to 3);
  LMB_Byte_Enable_24(0 to 3) <= \^lmb_byte_enable_31\(0 to 3);
  LMB_Byte_Enable_25(0 to 3) <= \^lmb_byte_enable_31\(0 to 3);
  LMB_Byte_Enable_26(0 to 3) <= \^lmb_byte_enable_31\(0 to 3);
  LMB_Byte_Enable_27(0 to 3) <= \^lmb_byte_enable_31\(0 to 3);
  LMB_Byte_Enable_28(0 to 3) <= \^lmb_byte_enable_31\(0 to 3);
  LMB_Byte_Enable_29(0 to 3) <= \^lmb_byte_enable_31\(0 to 3);
  LMB_Byte_Enable_3(0 to 3) <= \^lmb_byte_enable_31\(0 to 3);
  LMB_Byte_Enable_30(0 to 3) <= \^lmb_byte_enable_31\(0 to 3);
  LMB_Byte_Enable_31(0 to 3) <= \^lmb_byte_enable_31\(0 to 3);
  LMB_Byte_Enable_4(0 to 3) <= \^lmb_byte_enable_31\(0 to 3);
  LMB_Byte_Enable_5(0 to 3) <= \^lmb_byte_enable_31\(0 to 3);
  LMB_Byte_Enable_6(0 to 3) <= \^lmb_byte_enable_31\(0 to 3);
  LMB_Byte_Enable_7(0 to 3) <= \^lmb_byte_enable_31\(0 to 3);
  LMB_Byte_Enable_8(0 to 3) <= \^lmb_byte_enable_31\(0 to 3);
  LMB_Byte_Enable_9(0 to 3) <= \^lmb_byte_enable_31\(0 to 3);
  LMB_Data_Addr_0(0 to 24) <= \^lmb_data_addr_0\(0 to 24);
  LMB_Data_Addr_0(25 to 29) <= \^lmb_data_addr_31\(25 to 29);
  LMB_Data_Addr_0(30) <= \^lmb_data_addr_0\(30);
  LMB_Data_Addr_0(31) <= \^lmb_data_addr_31\(31);
  LMB_Data_Addr_1(0 to 24) <= \^lmb_data_addr_0\(0 to 24);
  LMB_Data_Addr_1(25 to 29) <= \^lmb_data_addr_31\(25 to 29);
  LMB_Data_Addr_1(30) <= \^lmb_data_addr_0\(30);
  LMB_Data_Addr_1(31) <= \^lmb_data_addr_31\(31);
  LMB_Data_Addr_10(0 to 24) <= \^lmb_data_addr_0\(0 to 24);
  LMB_Data_Addr_10(25 to 29) <= \^lmb_data_addr_31\(25 to 29);
  LMB_Data_Addr_10(30) <= \^lmb_data_addr_0\(30);
  LMB_Data_Addr_10(31) <= \^lmb_data_addr_31\(31);
  LMB_Data_Addr_11(0 to 24) <= \^lmb_data_addr_0\(0 to 24);
  LMB_Data_Addr_11(25 to 29) <= \^lmb_data_addr_31\(25 to 29);
  LMB_Data_Addr_11(30) <= \^lmb_data_addr_0\(30);
  LMB_Data_Addr_11(31) <= \^lmb_data_addr_31\(31);
  LMB_Data_Addr_12(0 to 24) <= \^lmb_data_addr_0\(0 to 24);
  LMB_Data_Addr_12(25 to 29) <= \^lmb_data_addr_31\(25 to 29);
  LMB_Data_Addr_12(30) <= \^lmb_data_addr_0\(30);
  LMB_Data_Addr_12(31) <= \^lmb_data_addr_31\(31);
  LMB_Data_Addr_13(0 to 24) <= \^lmb_data_addr_0\(0 to 24);
  LMB_Data_Addr_13(25 to 29) <= \^lmb_data_addr_31\(25 to 29);
  LMB_Data_Addr_13(30) <= \^lmb_data_addr_0\(30);
  LMB_Data_Addr_13(31) <= \^lmb_data_addr_31\(31);
  LMB_Data_Addr_14(0 to 24) <= \^lmb_data_addr_0\(0 to 24);
  LMB_Data_Addr_14(25 to 29) <= \^lmb_data_addr_31\(25 to 29);
  LMB_Data_Addr_14(30) <= \^lmb_data_addr_0\(30);
  LMB_Data_Addr_14(31) <= \^lmb_data_addr_31\(31);
  LMB_Data_Addr_15(0 to 24) <= \^lmb_data_addr_0\(0 to 24);
  LMB_Data_Addr_15(25 to 29) <= \^lmb_data_addr_31\(25 to 29);
  LMB_Data_Addr_15(30) <= \^lmb_data_addr_0\(30);
  LMB_Data_Addr_15(31) <= \^lmb_data_addr_31\(31);
  LMB_Data_Addr_16(0 to 24) <= \^lmb_data_addr_0\(0 to 24);
  LMB_Data_Addr_16(25 to 29) <= \^lmb_data_addr_31\(25 to 29);
  LMB_Data_Addr_16(30) <= \^lmb_data_addr_0\(30);
  LMB_Data_Addr_16(31) <= \^lmb_data_addr_31\(31);
  LMB_Data_Addr_17(0 to 24) <= \^lmb_data_addr_0\(0 to 24);
  LMB_Data_Addr_17(25 to 29) <= \^lmb_data_addr_31\(25 to 29);
  LMB_Data_Addr_17(30) <= \^lmb_data_addr_0\(30);
  LMB_Data_Addr_17(31) <= \^lmb_data_addr_31\(31);
  LMB_Data_Addr_18(0 to 24) <= \^lmb_data_addr_0\(0 to 24);
  LMB_Data_Addr_18(25 to 29) <= \^lmb_data_addr_31\(25 to 29);
  LMB_Data_Addr_18(30) <= \^lmb_data_addr_0\(30);
  LMB_Data_Addr_18(31) <= \^lmb_data_addr_31\(31);
  LMB_Data_Addr_19(0 to 24) <= \^lmb_data_addr_0\(0 to 24);
  LMB_Data_Addr_19(25 to 29) <= \^lmb_data_addr_31\(25 to 29);
  LMB_Data_Addr_19(30) <= \^lmb_data_addr_0\(30);
  LMB_Data_Addr_19(31) <= \^lmb_data_addr_31\(31);
  LMB_Data_Addr_2(0 to 24) <= \^lmb_data_addr_0\(0 to 24);
  LMB_Data_Addr_2(25 to 29) <= \^lmb_data_addr_31\(25 to 29);
  LMB_Data_Addr_2(30) <= \^lmb_data_addr_0\(30);
  LMB_Data_Addr_2(31) <= \^lmb_data_addr_31\(31);
  LMB_Data_Addr_20(0 to 24) <= \^lmb_data_addr_0\(0 to 24);
  LMB_Data_Addr_20(25 to 29) <= \^lmb_data_addr_31\(25 to 29);
  LMB_Data_Addr_20(30) <= \^lmb_data_addr_0\(30);
  LMB_Data_Addr_20(31) <= \^lmb_data_addr_31\(31);
  LMB_Data_Addr_21(0 to 24) <= \^lmb_data_addr_0\(0 to 24);
  LMB_Data_Addr_21(25 to 29) <= \^lmb_data_addr_31\(25 to 29);
  LMB_Data_Addr_21(30) <= \^lmb_data_addr_0\(30);
  LMB_Data_Addr_21(31) <= \^lmb_data_addr_31\(31);
  LMB_Data_Addr_22(0 to 24) <= \^lmb_data_addr_0\(0 to 24);
  LMB_Data_Addr_22(25 to 29) <= \^lmb_data_addr_31\(25 to 29);
  LMB_Data_Addr_22(30) <= \^lmb_data_addr_0\(30);
  LMB_Data_Addr_22(31) <= \^lmb_data_addr_31\(31);
  LMB_Data_Addr_23(0 to 24) <= \^lmb_data_addr_0\(0 to 24);
  LMB_Data_Addr_23(25 to 29) <= \^lmb_data_addr_31\(25 to 29);
  LMB_Data_Addr_23(30) <= \^lmb_data_addr_0\(30);
  LMB_Data_Addr_23(31) <= \^lmb_data_addr_31\(31);
  LMB_Data_Addr_24(0 to 24) <= \^lmb_data_addr_0\(0 to 24);
  LMB_Data_Addr_24(25 to 29) <= \^lmb_data_addr_31\(25 to 29);
  LMB_Data_Addr_24(30) <= \^lmb_data_addr_0\(30);
  LMB_Data_Addr_24(31) <= \^lmb_data_addr_31\(31);
  LMB_Data_Addr_25(0 to 24) <= \^lmb_data_addr_0\(0 to 24);
  LMB_Data_Addr_25(25 to 29) <= \^lmb_data_addr_31\(25 to 29);
  LMB_Data_Addr_25(30) <= \^lmb_data_addr_0\(30);
  LMB_Data_Addr_25(31) <= \^lmb_data_addr_31\(31);
  LMB_Data_Addr_26(0 to 24) <= \^lmb_data_addr_0\(0 to 24);
  LMB_Data_Addr_26(25 to 29) <= \^lmb_data_addr_31\(25 to 29);
  LMB_Data_Addr_26(30) <= \^lmb_data_addr_0\(30);
  LMB_Data_Addr_26(31) <= \^lmb_data_addr_31\(31);
  LMB_Data_Addr_27(0 to 24) <= \^lmb_data_addr_0\(0 to 24);
  LMB_Data_Addr_27(25 to 29) <= \^lmb_data_addr_31\(25 to 29);
  LMB_Data_Addr_27(30) <= \^lmb_data_addr_0\(30);
  LMB_Data_Addr_27(31) <= \^lmb_data_addr_31\(31);
  LMB_Data_Addr_28(0 to 24) <= \^lmb_data_addr_0\(0 to 24);
  LMB_Data_Addr_28(25 to 29) <= \^lmb_data_addr_31\(25 to 29);
  LMB_Data_Addr_28(30) <= \^lmb_data_addr_0\(30);
  LMB_Data_Addr_28(31) <= \^lmb_data_addr_31\(31);
  LMB_Data_Addr_29(0 to 24) <= \^lmb_data_addr_0\(0 to 24);
  LMB_Data_Addr_29(25 to 29) <= \^lmb_data_addr_31\(25 to 29);
  LMB_Data_Addr_29(30) <= \^lmb_data_addr_0\(30);
  LMB_Data_Addr_29(31) <= \^lmb_data_addr_31\(31);
  LMB_Data_Addr_3(0 to 24) <= \^lmb_data_addr_0\(0 to 24);
  LMB_Data_Addr_3(25 to 29) <= \^lmb_data_addr_31\(25 to 29);
  LMB_Data_Addr_3(30) <= \^lmb_data_addr_0\(30);
  LMB_Data_Addr_3(31) <= \^lmb_data_addr_31\(31);
  LMB_Data_Addr_30(0 to 24) <= \^lmb_data_addr_0\(0 to 24);
  LMB_Data_Addr_30(25 to 29) <= \^lmb_data_addr_31\(25 to 29);
  LMB_Data_Addr_30(30) <= \^lmb_data_addr_0\(30);
  LMB_Data_Addr_30(31) <= \^lmb_data_addr_31\(31);
  LMB_Data_Addr_31(0 to 24) <= \^lmb_data_addr_0\(0 to 24);
  LMB_Data_Addr_31(25 to 29) <= \^lmb_data_addr_31\(25 to 29);
  LMB_Data_Addr_31(30) <= \^lmb_data_addr_0\(30);
  LMB_Data_Addr_31(31) <= \^lmb_data_addr_31\(31);
  LMB_Data_Addr_4(0 to 24) <= \^lmb_data_addr_0\(0 to 24);
  LMB_Data_Addr_4(25 to 29) <= \^lmb_data_addr_31\(25 to 29);
  LMB_Data_Addr_4(30) <= \^lmb_data_addr_0\(30);
  LMB_Data_Addr_4(31) <= \^lmb_data_addr_31\(31);
  LMB_Data_Addr_5(0 to 24) <= \^lmb_data_addr_0\(0 to 24);
  LMB_Data_Addr_5(25 to 29) <= \^lmb_data_addr_31\(25 to 29);
  LMB_Data_Addr_5(30) <= \^lmb_data_addr_0\(30);
  LMB_Data_Addr_5(31) <= \^lmb_data_addr_31\(31);
  LMB_Data_Addr_6(0 to 24) <= \^lmb_data_addr_0\(0 to 24);
  LMB_Data_Addr_6(25 to 29) <= \^lmb_data_addr_31\(25 to 29);
  LMB_Data_Addr_6(30) <= \^lmb_data_addr_0\(30);
  LMB_Data_Addr_6(31) <= \^lmb_data_addr_31\(31);
  LMB_Data_Addr_7(0 to 24) <= \^lmb_data_addr_0\(0 to 24);
  LMB_Data_Addr_7(25 to 29) <= \^lmb_data_addr_31\(25 to 29);
  LMB_Data_Addr_7(30) <= \^lmb_data_addr_0\(30);
  LMB_Data_Addr_7(31) <= \^lmb_data_addr_31\(31);
  LMB_Data_Addr_8(0 to 24) <= \^lmb_data_addr_0\(0 to 24);
  LMB_Data_Addr_8(25 to 29) <= \^lmb_data_addr_31\(25 to 29);
  LMB_Data_Addr_8(30) <= \^lmb_data_addr_0\(30);
  LMB_Data_Addr_8(31) <= \^lmb_data_addr_31\(31);
  LMB_Data_Addr_9(0 to 24) <= \^lmb_data_addr_0\(0 to 24);
  LMB_Data_Addr_9(25 to 29) <= \^lmb_data_addr_31\(25 to 29);
  LMB_Data_Addr_9(30) <= \^lmb_data_addr_0\(30);
  LMB_Data_Addr_9(31) <= \^lmb_data_addr_31\(31);
  LMB_Data_Write_0(0 to 31) <= \^lmb_data_write_0\(0 to 31);
  LMB_Data_Write_1(0 to 31) <= \^lmb_data_write_0\(0 to 31);
  LMB_Data_Write_10(0 to 31) <= \^lmb_data_write_0\(0 to 31);
  LMB_Data_Write_11(0 to 31) <= \^lmb_data_write_0\(0 to 31);
  LMB_Data_Write_12(0 to 31) <= \^lmb_data_write_0\(0 to 31);
  LMB_Data_Write_13(0 to 31) <= \^lmb_data_write_0\(0 to 31);
  LMB_Data_Write_14(0 to 31) <= \^lmb_data_write_0\(0 to 31);
  LMB_Data_Write_15(0 to 31) <= \^lmb_data_write_0\(0 to 31);
  LMB_Data_Write_16(0 to 31) <= \^lmb_data_write_0\(0 to 31);
  LMB_Data_Write_17(0 to 31) <= \^lmb_data_write_0\(0 to 31);
  LMB_Data_Write_18(0 to 31) <= \^lmb_data_write_0\(0 to 31);
  LMB_Data_Write_19(0 to 31) <= \^lmb_data_write_0\(0 to 31);
  LMB_Data_Write_2(0 to 31) <= \^lmb_data_write_0\(0 to 31);
  LMB_Data_Write_20(0 to 31) <= \^lmb_data_write_0\(0 to 31);
  LMB_Data_Write_21(0 to 31) <= \^lmb_data_write_0\(0 to 31);
  LMB_Data_Write_22(0 to 31) <= \^lmb_data_write_0\(0 to 31);
  LMB_Data_Write_23(0 to 31) <= \^lmb_data_write_0\(0 to 31);
  LMB_Data_Write_24(0 to 31) <= \^lmb_data_write_0\(0 to 31);
  LMB_Data_Write_25(0 to 31) <= \^lmb_data_write_0\(0 to 31);
  LMB_Data_Write_26(0 to 31) <= \^lmb_data_write_0\(0 to 31);
  LMB_Data_Write_27(0 to 31) <= \^lmb_data_write_0\(0 to 31);
  LMB_Data_Write_28(0 to 31) <= \^lmb_data_write_0\(0 to 31);
  LMB_Data_Write_29(0 to 31) <= \^lmb_data_write_0\(0 to 31);
  LMB_Data_Write_3(0 to 31) <= \^lmb_data_write_0\(0 to 31);
  LMB_Data_Write_30(0 to 31) <= \^lmb_data_write_0\(0 to 31);
  LMB_Data_Write_31(0 to 31) <= \^lmb_data_write_0\(0 to 31);
  LMB_Data_Write_4(0 to 31) <= \^lmb_data_write_0\(0 to 31);
  LMB_Data_Write_5(0 to 31) <= \^lmb_data_write_0\(0 to 31);
  LMB_Data_Write_6(0 to 31) <= \^lmb_data_write_0\(0 to 31);
  LMB_Data_Write_7(0 to 31) <= \^lmb_data_write_0\(0 to 31);
  LMB_Data_Write_8(0 to 31) <= \^lmb_data_write_0\(0 to 31);
  LMB_Data_Write_9(0 to 31) <= \^lmb_data_write_0\(0 to 31);
  LMB_Read_Strobe_0 <= \^lmb_read_strobe_0\;
  LMB_Read_Strobe_1 <= \^lmb_read_strobe_0\;
  LMB_Read_Strobe_10 <= \^lmb_read_strobe_0\;
  LMB_Read_Strobe_11 <= \^lmb_read_strobe_0\;
  LMB_Read_Strobe_12 <= \^lmb_read_strobe_0\;
  LMB_Read_Strobe_13 <= \^lmb_read_strobe_0\;
  LMB_Read_Strobe_14 <= \^lmb_read_strobe_0\;
  LMB_Read_Strobe_15 <= \^lmb_read_strobe_0\;
  LMB_Read_Strobe_16 <= \^lmb_read_strobe_0\;
  LMB_Read_Strobe_17 <= \^lmb_read_strobe_0\;
  LMB_Read_Strobe_18 <= \^lmb_read_strobe_0\;
  LMB_Read_Strobe_19 <= \^lmb_read_strobe_0\;
  LMB_Read_Strobe_2 <= \^lmb_read_strobe_0\;
  LMB_Read_Strobe_20 <= \^lmb_read_strobe_0\;
  LMB_Read_Strobe_21 <= \^lmb_read_strobe_0\;
  LMB_Read_Strobe_22 <= \^lmb_read_strobe_0\;
  LMB_Read_Strobe_23 <= \^lmb_read_strobe_0\;
  LMB_Read_Strobe_24 <= \^lmb_read_strobe_0\;
  LMB_Read_Strobe_25 <= \^lmb_read_strobe_0\;
  LMB_Read_Strobe_26 <= \^lmb_read_strobe_0\;
  LMB_Read_Strobe_27 <= \^lmb_read_strobe_0\;
  LMB_Read_Strobe_28 <= \^lmb_read_strobe_0\;
  LMB_Read_Strobe_29 <= \^lmb_read_strobe_0\;
  LMB_Read_Strobe_3 <= \^lmb_read_strobe_0\;
  LMB_Read_Strobe_30 <= \^lmb_read_strobe_0\;
  LMB_Read_Strobe_31 <= \^lmb_read_strobe_0\;
  LMB_Read_Strobe_4 <= \^lmb_read_strobe_0\;
  LMB_Read_Strobe_5 <= \^lmb_read_strobe_0\;
  LMB_Read_Strobe_6 <= \^lmb_read_strobe_0\;
  LMB_Read_Strobe_7 <= \^lmb_read_strobe_0\;
  LMB_Read_Strobe_8 <= \^lmb_read_strobe_0\;
  LMB_Read_Strobe_9 <= \^lmb_read_strobe_0\;
  LMB_Write_Strobe_0 <= \^lmb_write_strobe_0\;
  LMB_Write_Strobe_1 <= \^lmb_write_strobe_0\;
  LMB_Write_Strobe_10 <= \^lmb_write_strobe_0\;
  LMB_Write_Strobe_11 <= \^lmb_write_strobe_0\;
  LMB_Write_Strobe_12 <= \^lmb_write_strobe_0\;
  LMB_Write_Strobe_13 <= \^lmb_write_strobe_0\;
  LMB_Write_Strobe_14 <= \^lmb_write_strobe_0\;
  LMB_Write_Strobe_15 <= \^lmb_write_strobe_0\;
  LMB_Write_Strobe_16 <= \^lmb_write_strobe_0\;
  LMB_Write_Strobe_17 <= \^lmb_write_strobe_0\;
  LMB_Write_Strobe_18 <= \^lmb_write_strobe_0\;
  LMB_Write_Strobe_19 <= \^lmb_write_strobe_0\;
  LMB_Write_Strobe_2 <= \^lmb_write_strobe_0\;
  LMB_Write_Strobe_20 <= \^lmb_write_strobe_0\;
  LMB_Write_Strobe_21 <= \^lmb_write_strobe_0\;
  LMB_Write_Strobe_22 <= \^lmb_write_strobe_0\;
  LMB_Write_Strobe_23 <= \^lmb_write_strobe_0\;
  LMB_Write_Strobe_24 <= \^lmb_write_strobe_0\;
  LMB_Write_Strobe_25 <= \^lmb_write_strobe_0\;
  LMB_Write_Strobe_26 <= \^lmb_write_strobe_0\;
  LMB_Write_Strobe_27 <= \^lmb_write_strobe_0\;
  LMB_Write_Strobe_28 <= \^lmb_write_strobe_0\;
  LMB_Write_Strobe_29 <= \^lmb_write_strobe_0\;
  LMB_Write_Strobe_3 <= \^lmb_write_strobe_0\;
  LMB_Write_Strobe_30 <= \^lmb_write_strobe_0\;
  LMB_Write_Strobe_31 <= \^lmb_write_strobe_0\;
  LMB_Write_Strobe_4 <= \^lmb_write_strobe_0\;
  LMB_Write_Strobe_5 <= \^lmb_write_strobe_0\;
  LMB_Write_Strobe_6 <= \^lmb_write_strobe_0\;
  LMB_Write_Strobe_7 <= \^lmb_write_strobe_0\;
  LMB_Write_Strobe_8 <= \^lmb_write_strobe_0\;
  LMB_Write_Strobe_9 <= \^lmb_write_strobe_0\;
  M_AXIS_TDATA(31) <= \<const0>\;
  M_AXIS_TDATA(30) <= \<const0>\;
  M_AXIS_TDATA(29) <= \<const0>\;
  M_AXIS_TDATA(28) <= \<const0>\;
  M_AXIS_TDATA(27) <= \<const0>\;
  M_AXIS_TDATA(26) <= \<const0>\;
  M_AXIS_TDATA(25) <= \<const0>\;
  M_AXIS_TDATA(24) <= \<const0>\;
  M_AXIS_TDATA(23) <= \<const0>\;
  M_AXIS_TDATA(22) <= \<const0>\;
  M_AXIS_TDATA(21) <= \<const0>\;
  M_AXIS_TDATA(20) <= \<const0>\;
  M_AXIS_TDATA(19) <= \<const0>\;
  M_AXIS_TDATA(18) <= \<const0>\;
  M_AXIS_TDATA(17) <= \<const0>\;
  M_AXIS_TDATA(16) <= \<const0>\;
  M_AXIS_TDATA(15) <= \<const0>\;
  M_AXIS_TDATA(14) <= \<const0>\;
  M_AXIS_TDATA(13) <= \<const0>\;
  M_AXIS_TDATA(12) <= \<const0>\;
  M_AXIS_TDATA(11) <= \<const0>\;
  M_AXIS_TDATA(10) <= \<const0>\;
  M_AXIS_TDATA(9) <= \<const0>\;
  M_AXIS_TDATA(8) <= \<const0>\;
  M_AXIS_TDATA(7) <= \<const0>\;
  M_AXIS_TDATA(6) <= \<const0>\;
  M_AXIS_TDATA(5) <= \<const0>\;
  M_AXIS_TDATA(4) <= \<const0>\;
  M_AXIS_TDATA(3) <= \<const0>\;
  M_AXIS_TDATA(2) <= \<const0>\;
  M_AXIS_TDATA(1) <= \<const0>\;
  M_AXIS_TDATA(0) <= \<const0>\;
  M_AXIS_TID(6) <= \<const0>\;
  M_AXIS_TID(5) <= \<const0>\;
  M_AXIS_TID(4) <= \<const0>\;
  M_AXIS_TID(3) <= \<const0>\;
  M_AXIS_TID(2) <= \<const0>\;
  M_AXIS_TID(1) <= \<const0>\;
  M_AXIS_TID(0) <= \<const0>\;
  M_AXIS_TVALID <= \<const0>\;
  M_AXI_ARBURST(1) <= \<const0>\;
  M_AXI_ARBURST(0) <= \<const1>\;
  M_AXI_ARCACHE(3) <= \<const0>\;
  M_AXI_ARCACHE(2) <= \<const0>\;
  M_AXI_ARCACHE(1) <= \<const1>\;
  M_AXI_ARCACHE(0) <= \<const1>\;
  M_AXI_ARID(0) <= \<const0>\;
  M_AXI_ARLEN(7) <= \<const0>\;
  M_AXI_ARLEN(6) <= \<const0>\;
  M_AXI_ARLEN(5) <= \<const0>\;
  M_AXI_ARLEN(4 downto 0) <= \^m_axi_arlen\(4 downto 0);
  M_AXI_ARPROT(2) <= \<const0>\;
  M_AXI_ARPROT(1) <= \<const1>\;
  M_AXI_ARPROT(0) <= \<const0>\;
  M_AXI_ARQOS(3) <= \<const0>\;
  M_AXI_ARQOS(2) <= \<const0>\;
  M_AXI_ARQOS(1) <= \<const0>\;
  M_AXI_ARQOS(0) <= \<const0>\;
  M_AXI_ARSIZE(2) <= \<const0>\;
  M_AXI_ARSIZE(1 downto 0) <= \^m_axi_arsize\(1 downto 0);
  M_AXI_AWBURST(1) <= \<const0>\;
  M_AXI_AWBURST(0) <= \<const1>\;
  M_AXI_AWCACHE(3) <= \<const0>\;
  M_AXI_AWCACHE(2) <= \<const0>\;
  M_AXI_AWCACHE(1) <= \<const1>\;
  M_AXI_AWCACHE(0) <= \<const1>\;
  M_AXI_AWID(0) <= \<const0>\;
  M_AXI_AWLEN(7) <= \<const0>\;
  M_AXI_AWLEN(6) <= \<const0>\;
  M_AXI_AWLEN(5) <= \<const0>\;
  M_AXI_AWLEN(4 downto 0) <= \^m_axi_awlen\(4 downto 0);
  M_AXI_AWPROT(2) <= \<const0>\;
  M_AXI_AWPROT(1) <= \<const1>\;
  M_AXI_AWPROT(0) <= \<const0>\;
  M_AXI_AWQOS(3) <= \<const0>\;
  M_AXI_AWQOS(2) <= \<const0>\;
  M_AXI_AWQOS(1) <= \<const0>\;
  M_AXI_AWQOS(0) <= \<const0>\;
  M_AXI_AWSIZE(2) <= \<const0>\;
  M_AXI_AWSIZE(1 downto 0) <= \^m_axi_awsize\(1 downto 0);
  M_AXI_RREADY <= \<const1>\;
  M_AXI_WVALID <= \^m_axi_wvalid\;
  S_AXI_AWREADY <= \^s_axi_awready\;
  S_AXI_BRESP(1) <= \<const0>\;
  S_AXI_BRESP(0) <= \<const0>\;
  S_AXI_RRESP(1) <= \<const0>\;
  S_AXI_RRESP(0) <= \<const0>\;
  S_AXI_WREADY <= \^s_axi_awready\;
  TRACE_CLK_OUT <= \<const0>\;
  TRACE_CTL <= \<const1>\;
  TRACE_DATA(31) <= \<const0>\;
  TRACE_DATA(30) <= \<const0>\;
  TRACE_DATA(29) <= \<const0>\;
  TRACE_DATA(28) <= \<const0>\;
  TRACE_DATA(27) <= \<const0>\;
  TRACE_DATA(26) <= \<const0>\;
  TRACE_DATA(25) <= \<const0>\;
  TRACE_DATA(24) <= \<const0>\;
  TRACE_DATA(23) <= \<const0>\;
  TRACE_DATA(22) <= \<const0>\;
  TRACE_DATA(21) <= \<const0>\;
  TRACE_DATA(20) <= \<const0>\;
  TRACE_DATA(19) <= \<const0>\;
  TRACE_DATA(18) <= \<const0>\;
  TRACE_DATA(17) <= \<const0>\;
  TRACE_DATA(16) <= \<const0>\;
  TRACE_DATA(15) <= \<const0>\;
  TRACE_DATA(14) <= \<const0>\;
  TRACE_DATA(13) <= \<const0>\;
  TRACE_DATA(12) <= \<const0>\;
  TRACE_DATA(11) <= \<const0>\;
  TRACE_DATA(10) <= \<const0>\;
  TRACE_DATA(9) <= \<const0>\;
  TRACE_DATA(8) <= \<const0>\;
  TRACE_DATA(7) <= \<const0>\;
  TRACE_DATA(6) <= \<const0>\;
  TRACE_DATA(5) <= \<const0>\;
  TRACE_DATA(4) <= \<const0>\;
  TRACE_DATA(3) <= \<const0>\;
  TRACE_DATA(2) <= \<const0>\;
  TRACE_DATA(1) <= \<const0>\;
  TRACE_DATA(0) <= \<const0>\;
  Trig_Ack_In_0 <= \<const0>\;
  Trig_Ack_In_1 <= \<const0>\;
  Trig_Ack_In_2 <= \<const0>\;
  Trig_Ack_In_3 <= \<const0>\;
  Trig_Out_0 <= \<const0>\;
  Trig_Out_1 <= \<const0>\;
  Trig_Out_2 <= \<const0>\;
  Trig_Out_3 <= \<const0>\;
  \^m_axi_aclk\ <= M_AXI_ACLK;
  bscan_ext_tdo <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
MDM_Core_I1: entity work.test_mdm_1_0_MDM_Core
     port map (
      AR(0) => sel_n_reset,
      Bus_RNW_reg => \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg\,
      CAPTURE => CAPTURE,
      CLK => \^dbg_update_0\,
      D(4 downto 0) => axi_dwr_len(4 downto 0),
      Dbg_Disable_0 => Dbg_Disable_0,
      Dbg_Reg_En_0(0 to 7) => Dbg_Reg_En_0(0 to 7),
      Dbg_Rst_0 => Dbg_Rst_0,
      Dbg_TDO_0 => Dbg_TDO_0,
      Dbg_TrData_0(0 to 35) => Dbg_TrData_0(0 to 35),
      Dbg_TrReady_0 => Dbg_TrReady_0,
      Dbg_TrReady_0_0 => \Use_Bus_MASTER.bus_master_I_n_83\,
      Dbg_TrValid_0 => Dbg_TrValid_0,
      Debug_SYS_Rst => Debug_SYS_Rst,
      E(0) => use_mdm0,
      Ext_JTAG_SEL => Ext_JTAG_SEL,
      Ext_JTAG_TDI => \^ext_jtag_tdi\,
      Ext_JTAG_TDO => Ext_JTAG_TDO,
      Ext_NM_BRK => Ext_NM_BRK,
      Functional_Reset => Functional_Reset,
      \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\ => \I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\ => \I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\,
      \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg\ => \I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg\,
      \Has_FIFO.axi_dwr_sel_reg\(3 downto 0) => axi_dwr_wstrb(3 downto 0),
      \Has_FIFO.lmb_state_reg[0]\(0) => \Use_Bus_MASTER.bus_master_I_n_87\,
      LMB_Byte_Enable_31(0 to 3) => \^lmb_byte_enable_31\(0 to 3),
      M_AXI_ACLK => \^m_axi_aclk\,
      M_AXI_ARESETN => M_AXI_ARESETN,
      M_AXI_WLAST_reg => \Use_Bus_MASTER.bus_master_I_n_86\,
      M_AXI_WREADY => M_AXI_WREADY,
      Master_data_wr1 => \JTAG_CONTROL_I/Master_data_wr1\,
      O => O,
      Q(4 downto 0) => master_wr_len(4 downto 0),
      Reset => Reset,
      S0 => S0,
      SEL => SEL,
      SHIFT => SHIFT,
      S_AXI_ACLK => S_AXI_ACLK,
      S_AXI_ARESETN => S_AXI_ARESETN,
      S_AXI_WDATA(31 downto 0) => S_AXI_WDATA(31 downto 0),
      Scan_En => Scan_En,
      Scan_Reset => Scan_Reset,
      Scan_Reset_Sel => Scan_Reset_Sel,
      \Use_BSCAN.command_reg[6]\ => MDM_Core_I1_n_68,
      \Use_BSCAN.command_reg[7]\ => MDM_Core_I1_n_195,
      \Use_Dbg_Mem_Access.Master_rd_start_reg\ => MDM_Core_I1_n_117,
      \Use_Dbg_Mem_Access.Master_wr_start_reg\ => MDM_Core_I1_n_116,
      \Use_Dbg_Mem_Access.input_reg[0]\(31) => \^lmb_data_addr_0\(0),
      \Use_Dbg_Mem_Access.input_reg[0]\(30) => \^lmb_data_addr_0\(1),
      \Use_Dbg_Mem_Access.input_reg[0]\(29) => \^lmb_data_addr_0\(2),
      \Use_Dbg_Mem_Access.input_reg[0]\(28) => \^lmb_data_addr_0\(3),
      \Use_Dbg_Mem_Access.input_reg[0]\(27) => \^lmb_data_addr_0\(4),
      \Use_Dbg_Mem_Access.input_reg[0]\(26) => \^lmb_data_addr_0\(5),
      \Use_Dbg_Mem_Access.input_reg[0]\(25) => \^lmb_data_addr_0\(6),
      \Use_Dbg_Mem_Access.input_reg[0]\(24) => \^lmb_data_addr_0\(7),
      \Use_Dbg_Mem_Access.input_reg[0]\(23) => \^lmb_data_addr_0\(8),
      \Use_Dbg_Mem_Access.input_reg[0]\(22) => \^lmb_data_addr_0\(9),
      \Use_Dbg_Mem_Access.input_reg[0]\(21) => \^lmb_data_addr_0\(10),
      \Use_Dbg_Mem_Access.input_reg[0]\(20) => \^lmb_data_addr_0\(11),
      \Use_Dbg_Mem_Access.input_reg[0]\(19) => \^lmb_data_addr_0\(12),
      \Use_Dbg_Mem_Access.input_reg[0]\(18) => \^lmb_data_addr_0\(13),
      \Use_Dbg_Mem_Access.input_reg[0]\(17) => \^lmb_data_addr_0\(14),
      \Use_Dbg_Mem_Access.input_reg[0]\(16) => \^lmb_data_addr_0\(15),
      \Use_Dbg_Mem_Access.input_reg[0]\(15) => \^lmb_data_addr_0\(16),
      \Use_Dbg_Mem_Access.input_reg[0]\(14) => \^lmb_data_addr_0\(17),
      \Use_Dbg_Mem_Access.input_reg[0]\(13) => \^lmb_data_addr_0\(18),
      \Use_Dbg_Mem_Access.input_reg[0]\(12) => \^lmb_data_addr_0\(19),
      \Use_Dbg_Mem_Access.input_reg[0]\(11) => \^lmb_data_addr_0\(20),
      \Use_Dbg_Mem_Access.input_reg[0]\(10) => \^lmb_data_addr_0\(21),
      \Use_Dbg_Mem_Access.input_reg[0]\(9) => \^lmb_data_addr_0\(22),
      \Use_Dbg_Mem_Access.input_reg[0]\(8) => \^lmb_data_addr_0\(23),
      \Use_Dbg_Mem_Access.input_reg[0]\(7) => \^lmb_data_addr_0\(24),
      \Use_Dbg_Mem_Access.input_reg[0]\(6 downto 2) => master_data_in(6 downto 2),
      \Use_Dbg_Mem_Access.input_reg[0]\(1) => \^lmb_data_addr_0\(30),
      \Use_Dbg_Mem_Access.input_reg[0]\(0) => \^lmb_data_addr_31\(31),
      \Use_Dbg_Mem_Access.master_overrun_reg\ => \Use_Bus_MASTER.bus_master_I_n_79\,
      \Use_Dbg_Mem_Access.output_reg[0]\(4) => \Use_Bus_MASTER.bus_master_I_n_72\,
      \Use_Dbg_Mem_Access.output_reg[0]\(3) => \Use_Bus_MASTER.bus_master_I_n_73\,
      \Use_Dbg_Mem_Access.output_reg[0]\(2) => \Use_Bus_MASTER.bus_master_I_n_74\,
      \Use_Dbg_Mem_Access.output_reg[0]\(1) => \Use_Bus_MASTER.bus_master_I_n_75\,
      \Use_Dbg_Mem_Access.output_reg[0]\(0) => \Use_Bus_MASTER.bus_master_I_n_76\,
      \Use_Dbg_Mem_Access.output_reg[23]\(3) => MDM_Core_I1_n_196,
      \Use_Dbg_Mem_Access.output_reg[23]\(2) => MDM_Core_I1_n_197,
      \Use_Dbg_Mem_Access.output_reg[23]\(1) => MDM_Core_I1_n_198,
      \Use_Dbg_Mem_Access.output_reg[23]\(0) => MDM_Core_I1_n_199,
      \Use_Dbg_Mem_Access.output_reg[29]\ => \Use_Bus_MASTER.bus_master_I_n_90\,
      \Use_Dbg_Mem_Access.rd_wr_len_reg[4]\ => MDM_Core_I1_n_72,
      \Use_Dbg_Mem_Access.rd_wr_size_reg[0]\(1 downto 0) => master_wr_size(1 downto 0),
      \Use_Dbg_Mem_Access.rd_wr_size_reg[1]\(0) => axi_dwr_size(0),
      \Use_Dbg_Mem_Access.wr_resp_zero_reg\ => \Use_Bus_MASTER.bus_master_I_n_91\,
      \Use_Dbg_Reg_Access.dbgreg_CAPTURE_reg_0\ => \^ext_jtag_capture\,
      \Use_Dbg_Reg_Access.dbgreg_SHIFT_reg_0\ => Ext_JTAG_SHIFT,
      \Use_Dbg_Reg_Access.dbgreg_access_lock_reg_0\ => \Use_AXI_IPIF.AXI_LITE_IPIF_I_n_9\,
      \Use_Dbg_Reg_Access.dbgreg_force_lock_reg_0\ => \Use_AXI_IPIF.AXI_LITE_IPIF_I_n_7\,
      \Use_Dbg_Reg_Access.rdack_data_reg_0\ => MDM_Core_I1_n_11,
      \Use_Dbg_Reg_Access.reg_data_reg[31]_0\(31 downto 0) => ip2bus_data(31 downto 0),
      \Use_Dbg_Reg_Access.selected_reg_0\ => \^dbg_shift_0\,
      \Use_Dbg_Reg_Access.selected_reg_1\ => MDM_Core_I1_n_194,
      \Use_Dbg_Reg_Access.wrack_data_reg_0\ => MDM_Core_I1_n_12,
      \Use_Trace_AXI_Master.current_addr_reg[0]\(31 downto 0) => axi_dwr_addr(31 downto 0),
      \Use_Trace_AXI_Master.current_addr_reg[28]\ => \Use_Bus_MASTER.bus_master_I_n_64\,
      \Use_Trace_External_AXI_Master.frame_word_last_reg_0\(0) => trace_word0,
      \Use_Trace_External_AXI_Master.saved_trdata_reg[31]_0\ => \Use_Bus_MASTER.bus_master_I_n_82\,
      \Use_Trace_External_AXI_Master.trace_started_reg_0\ => MDM_Core_I1_n_54,
      \Use_Trace_External_AXI_Master.trace_started_reg_1\ => MDM_Core_I1_n_56,
      \Use_Trace_External_AXI_Master.trace_started_reg_2\ => \^m_axi_wvalid\,
      \Use_Trace_External_AXI_Master.trace_word_reg[0]_0\ => \Use_Bus_MASTER.bus_master_I_n_129\,
      \Using_FPGA.Native\ => \^ext_jtag_drck\,
      axi_dwr_exclusive => axi_dwr_exclusive,
      axi_dwr_sel => axi_dwr_sel,
      bus2ip_rdce(0) => bus2ip_rdce(2),
      dbgreg_drck => dbgreg_drck,
      dbgreg_force_lock => dbgreg_force_lock,
      dbgreg_select => dbgreg_select,
      dbgreg_update => dbgreg_update,
      execute_3 => \JTAG_CONTROL_I/execute_3\,
      jtag_busy => jtag_busy,
      master_data_out(26 downto 4) => master_data_out(30 downto 8),
      master_data_out(3) => master_data_out(4),
      master_data_out(2 downto 0) => master_data_out(2 downto 0),
      master_data_rd => master_data_rd,
      master_data_wr => master_data_wr,
      master_dwr_data(31 downto 0) => master_dwr_data(31 downto 0),
      master_dwr_resp(1 downto 0) => master_dwr_resp(1 downto 0),
      master_error0 => \JTAG_CONTROL_I/master_error0\,
      master_rd_start => master_rd_start,
      master_wr_excl => master_wr_excl,
      master_wr_start => master_wr_start,
      \out\ => \JTAG_CONTROL_I/p_0_in45_in\,
      p_1_in => \JTAG_CONTROL_I/p_1_in\,
      rd_resp_zero => \JTAG_CONTROL_I/rd_resp_zero\,
      sel_n0 => \JTAG_CONTROL_I/sel_n0\,
      sel_with_scan_reset => \JTAG_CONTROL_I/sel_with_scan_reset\,
      trace_stopped => trace_stopped,
      unlocked => unlocked,
      wdata_exists => wdata_exists,
      wr_resp_zero => \JTAG_CONTROL_I/wr_resp_zero\,
      wr_state(0) => wr_state(1)
    );
\Use_AXI_IPIF.AXI_LITE_IPIF_I\: entity work.test_mdm_1_0_axi_lite_ipif
     port map (
      Bus_RNW_reg => \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg\,
      Bus_RNW_reg_reg => \Use_AXI_IPIF.AXI_LITE_IPIF_I_n_7\,
      Bus_RNW_reg_reg_0 => S_AXI_ARREADY,
      D(31 downto 0) => ip2bus_data(31 downto 0),
      E(0) => use_mdm0,
      Functional_Reset => Functional_Reset,
      \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\ => \I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg\,
      \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]\ => \Use_AXI_IPIF.AXI_LITE_IPIF_I_n_9\,
      \GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0\ => \^s_axi_awready\,
      \GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\ => \I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg\,
      \GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg\ => \I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg\,
      S_AXI_ACLK => S_AXI_ACLK,
      S_AXI_ARADDR(2 downto 0) => S_AXI_ARADDR(4 downto 2),
      S_AXI_ARESETN => S_AXI_ARESETN,
      S_AXI_ARREADY => MDM_Core_I1_n_11,
      S_AXI_ARVALID => S_AXI_ARVALID,
      S_AXI_AWADDR(2 downto 0) => S_AXI_AWADDR(4 downto 2),
      S_AXI_AWREADY => MDM_Core_I1_n_12,
      S_AXI_AWVALID => S_AXI_AWVALID,
      S_AXI_BREADY => S_AXI_BREADY,
      S_AXI_BVALID => S_AXI_BVALID,
      S_AXI_RDATA(31 downto 0) => S_AXI_RDATA(31 downto 0),
      S_AXI_RREADY => S_AXI_RREADY,
      S_AXI_RVALID => S_AXI_RVALID,
      S_AXI_WDATA(1 downto 0) => S_AXI_WDATA(19 downto 18),
      S_AXI_WVALID => S_AXI_WVALID,
      bus2ip_rdce(0) => bus2ip_rdce(2),
      dbgreg_force_lock => dbgreg_force_lock,
      unlocked => unlocked
    );
\Use_Bus_MASTER.bus_master_I\: entity work.test_mdm_1_0_bus_master
     port map (
      D(31) => \^lmb_data_addr_0\(0),
      D(30) => \^lmb_data_addr_0\(1),
      D(29) => \^lmb_data_addr_0\(2),
      D(28) => \^lmb_data_addr_0\(3),
      D(27) => \^lmb_data_addr_0\(4),
      D(26) => \^lmb_data_addr_0\(5),
      D(25) => \^lmb_data_addr_0\(6),
      D(24) => \^lmb_data_addr_0\(7),
      D(23) => \^lmb_data_addr_0\(8),
      D(22) => \^lmb_data_addr_0\(9),
      D(21) => \^lmb_data_addr_0\(10),
      D(20) => \^lmb_data_addr_0\(11),
      D(19) => \^lmb_data_addr_0\(12),
      D(18) => \^lmb_data_addr_0\(13),
      D(17) => \^lmb_data_addr_0\(14),
      D(16) => \^lmb_data_addr_0\(15),
      D(15) => \^lmb_data_addr_0\(16),
      D(14) => \^lmb_data_addr_0\(17),
      D(13) => \^lmb_data_addr_0\(18),
      D(12) => \^lmb_data_addr_0\(19),
      D(11) => \^lmb_data_addr_0\(20),
      D(10) => \^lmb_data_addr_0\(21),
      D(9) => \^lmb_data_addr_0\(22),
      D(8) => \^lmb_data_addr_0\(23),
      D(7) => \^lmb_data_addr_0\(24),
      D(6 downto 2) => master_data_in(6 downto 2),
      D(1) => \^lmb_data_addr_0\(30),
      D(0) => \^lmb_data_addr_31\(31),
      Dbg_TrValid_0 => Dbg_TrValid_0,
      \FSM_sequential_wr_state_reg[1]_0\(0) => wr_state(1),
      \Has_FIFO.M_AXI_ARSIZE_reg[1]_0\(1 downto 0) => master_wr_size(1 downto 0),
      \Has_FIFO.axi_dwr_sel_reg_0\ => \Use_Bus_MASTER.bus_master_I_n_86\,
      \Has_FIFO.axi_dwr_sel_reg_1\ => \Use_Bus_MASTER.bus_master_I_n_129\,
      \Has_FIFO.axi_dwr_sel_reg_2\ => MDM_Core_I1_n_117,
      \Has_FIFO.axi_dwr_sel_reg_3\ => MDM_Core_I1_n_56,
      \Has_FIFO.axi_rd_resp_reg[0]_0\ => \Use_Bus_MASTER.bus_master_I_n_90\,
      \Has_FIFO.lmb_addr_reg[4]_0\(4) => \^lmb_data_addr_31\(25),
      \Has_FIFO.lmb_addr_reg[4]_0\(3) => \^lmb_data_addr_31\(26),
      \Has_FIFO.lmb_addr_reg[4]_0\(2) => \^lmb_data_addr_31\(27),
      \Has_FIFO.lmb_addr_reg[4]_0\(1) => \^lmb_data_addr_31\(28),
      \Has_FIFO.lmb_addr_reg[4]_0\(0) => \^lmb_data_addr_31\(29),
      \Has_FIFO.lmb_state_reg[0]_0\ => MDM_Core_I1_n_116,
      \Has_FIFO.lmb_state_reg[1]_0\(0) => \Use_Bus_MASTER.bus_master_I_n_87\,
      LMB_Addr_Strobe_0 => LMB_Addr_Strobe_0,
      LMB_Data_Write_0(0 to 31) => \^lmb_data_write_0\(0 to 31),
      LMB_Read_Strobe_0 => \^lmb_read_strobe_0\,
      LMB_Write_Strobe_0 => \^lmb_write_strobe_0\,
      M_AXI_ACLK => \^m_axi_aclk\,
      M_AXI_ARADDR(31 downto 0) => M_AXI_ARADDR(31 downto 0),
      M_AXI_ARESETN => M_AXI_ARESETN,
      M_AXI_ARESETN_0 => \Use_Bus_MASTER.bus_master_I_n_82\,
      M_AXI_ARLEN(4 downto 0) => \^m_axi_arlen\(4 downto 0),
      M_AXI_ARLOCK => M_AXI_ARLOCK,
      M_AXI_ARREADY => M_AXI_ARREADY,
      M_AXI_ARSIZE(1 downto 0) => \^m_axi_arsize\(1 downto 0),
      M_AXI_ARVALID => M_AXI_ARVALID,
      M_AXI_AWADDR(31 downto 0) => M_AXI_AWADDR(31 downto 0),
      \M_AXI_AWADDR_reg[31]_0\(31 downto 0) => axi_dwr_addr(31 downto 0),
      M_AXI_AWLEN(4 downto 0) => \^m_axi_awlen\(4 downto 0),
      \M_AXI_AWLEN_reg[4]_0\(4 downto 0) => axi_dwr_len(4 downto 0),
      M_AXI_AWLOCK => M_AXI_AWLOCK,
      M_AXI_AWREADY => M_AXI_AWREADY,
      M_AXI_AWSIZE(1 downto 0) => \^m_axi_awsize\(1 downto 0),
      \M_AXI_AWSIZE_reg[0]_0\(0) => axi_dwr_size(0),
      M_AXI_AWVALID => M_AXI_AWVALID,
      M_AXI_BREADY => M_AXI_BREADY,
      M_AXI_BRESP(1 downto 0) => M_AXI_BRESP(1 downto 0),
      M_AXI_BVALID => M_AXI_BVALID,
      M_AXI_RDATA(31 downto 0) => M_AXI_RDATA(31 downto 0),
      M_AXI_RLAST => M_AXI_RLAST,
      M_AXI_RRESP(1 downto 0) => M_AXI_RRESP(1 downto 0),
      M_AXI_RVALID => M_AXI_RVALID,
      M_AXI_WDATA(31 downto 0) => M_AXI_WDATA(31 downto 0),
      M_AXI_WLAST => M_AXI_WLAST,
      M_AXI_WLAST_reg_0 => MDM_Core_I1_n_72,
      M_AXI_WREADY => M_AXI_WREADY,
      M_AXI_WSTRB(3 downto 0) => M_AXI_WSTRB(3 downto 0),
      \M_AXI_WSTRB_reg[3]_0\(3 downto 0) => axi_dwr_wstrb(3 downto 0),
      Master_data_wr1 => \JTAG_CONTROL_I/Master_data_wr1\,
      Q(4 downto 0) => master_wr_len(4 downto 0),
      Reset => Reset,
      \Use_Dbg_Mem_Access.execute_3_reg\ => \Use_Bus_MASTER.bus_master_I_n_79\,
      \Use_Dbg_Mem_Access.output_reg[0]\ => MDM_Core_I1_n_68,
      \Use_Dbg_Mem_Access.output_reg[24]\(3) => MDM_Core_I1_n_196,
      \Use_Dbg_Mem_Access.output_reg[24]\(2) => MDM_Core_I1_n_197,
      \Use_Dbg_Mem_Access.output_reg[24]\(1) => MDM_Core_I1_n_198,
      \Use_Dbg_Mem_Access.output_reg[24]\(0) => MDM_Core_I1_n_199,
      \Use_Dbg_Mem_Access.output_reg[28]\ => MDM_Core_I1_n_195,
      \Use_Dbg_Mem_Access.output_reg[28]_0\ => \^ext_jtag_capture\,
      \Use_Trace_External_AXI_Master.frame_word_last_reg\ => MDM_Core_I1_n_54,
      \Use_Trace_External_AXI_Master.trace_started_reg\(0) => trace_word0,
      \Using_FPGA.Native\(26 downto 4) => master_data_out(30 downto 8),
      \Using_FPGA.Native\(3) => master_data_out(4),
      \Using_FPGA.Native\(2 downto 0) => master_data_out(2 downto 0),
      \Using_FPGA.Native_0\(4) => \Use_Bus_MASTER.bus_master_I_n_72\,
      \Using_FPGA.Native_0\(3) => \Use_Bus_MASTER.bus_master_I_n_73\,
      \Using_FPGA.Native_0\(2) => \Use_Bus_MASTER.bus_master_I_n_74\,
      \Using_FPGA.Native_0\(1) => \Use_Bus_MASTER.bus_master_I_n_75\,
      \Using_FPGA.Native_0\(0) => \Use_Bus_MASTER.bus_master_I_n_76\,
      \Using_FPGA.Native_1\(31) => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][0]\,
      \Using_FPGA.Native_1\(30) => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][1]\,
      \Using_FPGA.Native_1\(29) => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][2]\,
      \Using_FPGA.Native_1\(28) => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][3]\,
      \Using_FPGA.Native_1\(27) => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][4]\,
      \Using_FPGA.Native_1\(26) => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][5]\,
      \Using_FPGA.Native_1\(25) => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][6]\,
      \Using_FPGA.Native_1\(24) => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][7]\,
      \Using_FPGA.Native_1\(23) => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][8]\,
      \Using_FPGA.Native_1\(22) => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][9]\,
      \Using_FPGA.Native_1\(21) => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][10]\,
      \Using_FPGA.Native_1\(20) => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][11]\,
      \Using_FPGA.Native_1\(19) => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][12]\,
      \Using_FPGA.Native_1\(18) => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][13]\,
      \Using_FPGA.Native_1\(17) => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][14]\,
      \Using_FPGA.Native_1\(16) => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][15]\,
      \Using_FPGA.Native_1\(15) => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][16]\,
      \Using_FPGA.Native_1\(14) => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][17]\,
      \Using_FPGA.Native_1\(13) => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][18]\,
      \Using_FPGA.Native_1\(12) => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][19]\,
      \Using_FPGA.Native_1\(11) => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][20]\,
      \Using_FPGA.Native_1\(10) => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][21]\,
      \Using_FPGA.Native_1\(9) => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][22]\,
      \Using_FPGA.Native_1\(8) => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][23]\,
      \Using_FPGA.Native_1\(7) => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][24]\,
      \Using_FPGA.Native_1\(6) => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][25]\,
      \Using_FPGA.Native_1\(5) => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][26]\,
      \Using_FPGA.Native_1\(4) => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][27]\,
      \Using_FPGA.Native_1\(3) => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][28]\,
      \Using_FPGA.Native_1\(2) => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][29]\,
      \Using_FPGA.Native_1\(1) => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][30]\,
      \Using_FPGA.Native_1\(0) => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][31]\,
      axi_dwr_done_reg_0 => \Use_Bus_MASTER.bus_master_I_n_64\,
      axi_dwr_exclusive => axi_dwr_exclusive,
      axi_dwr_sel => axi_dwr_sel,
      \axi_wr_resp_reg[0]_0\ => \Use_Bus_MASTER.bus_master_I_n_91\,
      axi_wvalid_reg_0 => \^m_axi_wvalid\,
      axi_wvalid_reg_1 => \Use_Bus_MASTER.bus_master_I_n_83\,
      execute_3 => \JTAG_CONTROL_I/execute_3\,
      lmb_ready_vec_q => lmb_ready_vec_q,
      lmb_ue_vec_q => lmb_ue_vec_q,
      lmb_wait_vec_q => lmb_wait_vec_q,
      master_data_rd => master_data_rd,
      master_data_wr => master_data_wr,
      master_dwr_data(31 downto 0) => master_dwr_data(31 downto 0),
      master_dwr_resp(1 downto 0) => master_dwr_resp(1 downto 0),
      master_error0 => \JTAG_CONTROL_I/master_error0\,
      master_rd_start => master_rd_start,
      master_wr_excl => master_wr_excl,
      master_wr_start => master_wr_start,
      \out\ => \JTAG_CONTROL_I/p_0_in45_in\,
      p_1_in => \JTAG_CONTROL_I/p_1_in\,
      rd_resp_zero => \JTAG_CONTROL_I/rd_resp_zero\,
      trace_stopped => trace_stopped,
      wdata_exists => wdata_exists,
      wr_resp_zero => \JTAG_CONTROL_I/wr_resp_zero\
    );
\Use_Bus_MASTER.lmb_data_read_vec_q_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => \^m_axi_aclk\,
      CE => '1',
      D => LMB_Data_Read_0(0),
      Q => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][0]\,
      R => '0'
    );
\Use_Bus_MASTER.lmb_data_read_vec_q_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => \^m_axi_aclk\,
      CE => '1',
      D => LMB_Data_Read_0(10),
      Q => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][10]\,
      R => '0'
    );
\Use_Bus_MASTER.lmb_data_read_vec_q_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => \^m_axi_aclk\,
      CE => '1',
      D => LMB_Data_Read_0(11),
      Q => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][11]\,
      R => '0'
    );
\Use_Bus_MASTER.lmb_data_read_vec_q_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => \^m_axi_aclk\,
      CE => '1',
      D => LMB_Data_Read_0(12),
      Q => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][12]\,
      R => '0'
    );
\Use_Bus_MASTER.lmb_data_read_vec_q_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => \^m_axi_aclk\,
      CE => '1',
      D => LMB_Data_Read_0(13),
      Q => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][13]\,
      R => '0'
    );
\Use_Bus_MASTER.lmb_data_read_vec_q_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => \^m_axi_aclk\,
      CE => '1',
      D => LMB_Data_Read_0(14),
      Q => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][14]\,
      R => '0'
    );
\Use_Bus_MASTER.lmb_data_read_vec_q_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => \^m_axi_aclk\,
      CE => '1',
      D => LMB_Data_Read_0(15),
      Q => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][15]\,
      R => '0'
    );
\Use_Bus_MASTER.lmb_data_read_vec_q_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => \^m_axi_aclk\,
      CE => '1',
      D => LMB_Data_Read_0(16),
      Q => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][16]\,
      R => '0'
    );
\Use_Bus_MASTER.lmb_data_read_vec_q_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => \^m_axi_aclk\,
      CE => '1',
      D => LMB_Data_Read_0(17),
      Q => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][17]\,
      R => '0'
    );
\Use_Bus_MASTER.lmb_data_read_vec_q_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => \^m_axi_aclk\,
      CE => '1',
      D => LMB_Data_Read_0(18),
      Q => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][18]\,
      R => '0'
    );
\Use_Bus_MASTER.lmb_data_read_vec_q_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => \^m_axi_aclk\,
      CE => '1',
      D => LMB_Data_Read_0(19),
      Q => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][19]\,
      R => '0'
    );
\Use_Bus_MASTER.lmb_data_read_vec_q_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => \^m_axi_aclk\,
      CE => '1',
      D => LMB_Data_Read_0(1),
      Q => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][1]\,
      R => '0'
    );
\Use_Bus_MASTER.lmb_data_read_vec_q_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => \^m_axi_aclk\,
      CE => '1',
      D => LMB_Data_Read_0(20),
      Q => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][20]\,
      R => '0'
    );
\Use_Bus_MASTER.lmb_data_read_vec_q_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => \^m_axi_aclk\,
      CE => '1',
      D => LMB_Data_Read_0(21),
      Q => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][21]\,
      R => '0'
    );
\Use_Bus_MASTER.lmb_data_read_vec_q_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => \^m_axi_aclk\,
      CE => '1',
      D => LMB_Data_Read_0(22),
      Q => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][22]\,
      R => '0'
    );
\Use_Bus_MASTER.lmb_data_read_vec_q_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => \^m_axi_aclk\,
      CE => '1',
      D => LMB_Data_Read_0(23),
      Q => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][23]\,
      R => '0'
    );
\Use_Bus_MASTER.lmb_data_read_vec_q_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => \^m_axi_aclk\,
      CE => '1',
      D => LMB_Data_Read_0(24),
      Q => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][24]\,
      R => '0'
    );
\Use_Bus_MASTER.lmb_data_read_vec_q_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => \^m_axi_aclk\,
      CE => '1',
      D => LMB_Data_Read_0(25),
      Q => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][25]\,
      R => '0'
    );
\Use_Bus_MASTER.lmb_data_read_vec_q_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => \^m_axi_aclk\,
      CE => '1',
      D => LMB_Data_Read_0(26),
      Q => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][26]\,
      R => '0'
    );
\Use_Bus_MASTER.lmb_data_read_vec_q_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => \^m_axi_aclk\,
      CE => '1',
      D => LMB_Data_Read_0(27),
      Q => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][27]\,
      R => '0'
    );
\Use_Bus_MASTER.lmb_data_read_vec_q_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => \^m_axi_aclk\,
      CE => '1',
      D => LMB_Data_Read_0(28),
      Q => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][28]\,
      R => '0'
    );
\Use_Bus_MASTER.lmb_data_read_vec_q_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => \^m_axi_aclk\,
      CE => '1',
      D => LMB_Data_Read_0(29),
      Q => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][29]\,
      R => '0'
    );
\Use_Bus_MASTER.lmb_data_read_vec_q_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => \^m_axi_aclk\,
      CE => '1',
      D => LMB_Data_Read_0(2),
      Q => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][2]\,
      R => '0'
    );
\Use_Bus_MASTER.lmb_data_read_vec_q_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => \^m_axi_aclk\,
      CE => '1',
      D => LMB_Data_Read_0(30),
      Q => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][30]\,
      R => '0'
    );
\Use_Bus_MASTER.lmb_data_read_vec_q_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => \^m_axi_aclk\,
      CE => '1',
      D => LMB_Data_Read_0(31),
      Q => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][31]\,
      R => '0'
    );
\Use_Bus_MASTER.lmb_data_read_vec_q_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => \^m_axi_aclk\,
      CE => '1',
      D => LMB_Data_Read_0(3),
      Q => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][3]\,
      R => '0'
    );
\Use_Bus_MASTER.lmb_data_read_vec_q_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => \^m_axi_aclk\,
      CE => '1',
      D => LMB_Data_Read_0(4),
      Q => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][4]\,
      R => '0'
    );
\Use_Bus_MASTER.lmb_data_read_vec_q_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => \^m_axi_aclk\,
      CE => '1',
      D => LMB_Data_Read_0(5),
      Q => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][5]\,
      R => '0'
    );
\Use_Bus_MASTER.lmb_data_read_vec_q_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => \^m_axi_aclk\,
      CE => '1',
      D => LMB_Data_Read_0(6),
      Q => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][6]\,
      R => '0'
    );
\Use_Bus_MASTER.lmb_data_read_vec_q_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => \^m_axi_aclk\,
      CE => '1',
      D => LMB_Data_Read_0(7),
      Q => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][7]\,
      R => '0'
    );
\Use_Bus_MASTER.lmb_data_read_vec_q_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => \^m_axi_aclk\,
      CE => '1',
      D => LMB_Data_Read_0(8),
      Q => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][8]\,
      R => '0'
    );
\Use_Bus_MASTER.lmb_data_read_vec_q_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => \^m_axi_aclk\,
      CE => '1',
      D => LMB_Data_Read_0(9),
      Q => \Use_Bus_MASTER.lmb_data_read_vec_q_reg_n_0_[0][9]\,
      R => '0'
    );
\Use_Bus_MASTER.lmb_ready_vec_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^m_axi_aclk\,
      CE => '1',
      D => LMB_Ready_0,
      Q => lmb_ready_vec_q,
      R => '0'
    );
\Use_Bus_MASTER.lmb_ue_vec_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^m_axi_aclk\,
      CE => '1',
      D => LMB_UE_0,
      Q => lmb_ue_vec_q,
      R => '0'
    );
\Use_Bus_MASTER.lmb_wait_vec_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^m_axi_aclk\,
      CE => '1',
      D => LMB_Wait_0,
      Q => lmb_wait_vec_q,
      R => '0'
    );
\Use_Dbg_Reg_Access.BUFGCTRL_DRCK\: entity work.test_mdm_1_0_MB_BUFGCTRL
     port map (
      DRCK => DRCK,
      Ext_JTAG_DRCK => \^ext_jtag_drck\,
      S0 => S0,
      dbgreg_drck => dbgreg_drck,
      dbgreg_select => dbgreg_select
    );
\Use_Dbg_Reg_Access.BUFGCTRL_UPDATE\: entity work.test_mdm_1_0_MB_BUFGCTRL_0
     port map (
      Dbg_Update_0 => \^dbg_update_0\,
      S0 => S0,
      Scan_En => Scan_En,
      Scan_Reset => Scan_Reset,
      Scan_Reset_Sel => Scan_Reset_Sel,
      UPDATE => UPDATE,
      dbgreg_select => dbgreg_select,
      dbgreg_update => dbgreg_update,
      sel_n0 => \JTAG_CONTROL_I/sel_n0\,
      sel_with_scan_reset => \JTAG_CONTROL_I/sel_with_scan_reset\
    );
\Use_Dbg_Reg_Access.No_BSCANID.jtag_busy_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => DRCK,
      CE => '1',
      CLR => busy_with_scan_reset,
      D => \Use_E2.BSCAN_I_n_7\,
      Q => jtag_busy
    );
\Use_Dbg_Reg_Access.No_BSCANID.update_reset_reg\: unisim.vcomponents.FDPE
     port map (
      C => DRCK,
      CE => '1',
      D => '0',
      PRE => busy_with_scan_reset,
      Q => update_reset
    );
\Use_Dbg_Reg_Access.update_set_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D08"
    )
        port map (
      I0 => Scan_Reset_Sel,
      I1 => Scan_Reset,
      I2 => Scan_En,
      I3 => update_reset,
      O => update_with_scan_reset
    );
\Use_Dbg_Reg_Access.update_set_reg\: unisim.vcomponents.FDCE
     port map (
      C => UPDATE,
      CE => '1',
      CLR => update_with_scan_reset,
      D => '1',
      Q => update_set
    );
\Use_E2.BSCAN_I\: entity work.test_mdm_1_0_MB_BSCANE2
     port map (
      AR(0) => sel_n_reset,
      CAPTURE => CAPTURE,
      DRCK => DRCK,
      Ext_JTAG_RESET => Ext_JTAG_RESET,
      I0 => TDI,
      SEL => SEL,
      SHIFT => SHIFT,
      Scan_En => Scan_En,
      Scan_Reset => Scan_Reset,
      Scan_Reset_Sel => Scan_Reset_Sel,
      UPDATE => UPDATE,
      \Use_Dbg_Reg_Access.No_BSCANID.jtag_busy_reg\ => \Use_E2.BSCAN_I_n_7\,
      \Use_Dbg_Reg_Access.No_BSCANID.update_reset_reg\ => MDM_Core_I1_n_194,
      busy_with_scan_reset => busy_with_scan_reset,
      dbgreg_select => dbgreg_select,
      jtag_busy => jtag_busy,
      update_set => update_set
    );
\Use_E2.LUT1_I\: entity work.test_mdm_1_0_MB_LUT1
     port map (
      I0 => TDI,
      O => O
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity test_mdm_1_0 is
  port (
    S_AXI_ACLK : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    M_AXI_ACLK : in STD_LOGIC;
    M_AXI_ARESETN : in STD_LOGIC;
    Debug_SYS_Rst : out STD_LOGIC;
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_BVALID : out STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC;
    M_AXI_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_AWLOCK : out STD_LOGIC;
    M_AXI_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_AWVALID : out STD_LOGIC;
    M_AXI_AWREADY : in STD_LOGIC;
    M_AXI_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_WLAST : out STD_LOGIC;
    M_AXI_WVALID : out STD_LOGIC;
    M_AXI_WREADY : in STD_LOGIC;
    M_AXI_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_BVALID : in STD_LOGIC;
    M_AXI_BREADY : out STD_LOGIC;
    M_AXI_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_ARLOCK : out STD_LOGIC;
    M_AXI_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_ARVALID : out STD_LOGIC;
    M_AXI_ARREADY : in STD_LOGIC;
    M_AXI_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_RLAST : in STD_LOGIC;
    M_AXI_RVALID : in STD_LOGIC;
    M_AXI_RREADY : out STD_LOGIC;
    LMB_Data_Addr_0 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Addr_Strobe_0 : out STD_LOGIC;
    LMB_Ready_0 : in STD_LOGIC;
    LMB_Byte_Enable_0 : out STD_LOGIC_VECTOR ( 0 to 3 );
    LMB_Data_Read_0 : in STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Data_Write_0 : out STD_LOGIC_VECTOR ( 0 to 31 );
    LMB_Read_Strobe_0 : out STD_LOGIC;
    LMB_Write_Strobe_0 : out STD_LOGIC;
    LMB_CE_0 : in STD_LOGIC;
    LMB_UE_0 : in STD_LOGIC;
    LMB_Wait_0 : in STD_LOGIC;
    Dbg_Clk_0 : out STD_LOGIC;
    Dbg_TDI_0 : out STD_LOGIC;
    Dbg_TDO_0 : in STD_LOGIC;
    Dbg_Reg_En_0 : out STD_LOGIC_VECTOR ( 0 to 7 );
    Dbg_Capture_0 : out STD_LOGIC;
    Dbg_Shift_0 : out STD_LOGIC;
    Dbg_Update_0 : out STD_LOGIC;
    Dbg_Rst_0 : out STD_LOGIC;
    Dbg_TrClk_0 : out STD_LOGIC;
    Dbg_TrData_0 : in STD_LOGIC_VECTOR ( 0 to 35 );
    Dbg_TrReady_0 : out STD_LOGIC;
    Dbg_TrValid_0 : in STD_LOGIC;
    Dbg_Disable_0 : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of test_mdm_1_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of test_mdm_1_0 : entity is "test_mdm_1_0,MDM,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of test_mdm_1_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of test_mdm_1_0 : entity is "MDM,Vivado 2019.2";
end test_mdm_1_0;

architecture STRUCTURE of test_mdm_1_0 is
  signal NLW_U0_Dbg_ARVALID_0_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_1_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_10_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_11_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_12_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_13_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_14_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_15_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_16_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_17_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_18_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_19_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_2_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_20_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_21_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_22_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_23_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_24_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_25_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_26_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_27_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_28_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_29_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_3_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_30_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_31_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_4_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_5_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_6_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_7_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_8_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARVALID_9_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_0_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_1_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_10_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_11_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_12_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_13_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_14_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_15_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_16_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_17_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_18_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_19_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_2_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_20_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_21_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_22_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_23_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_24_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_25_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_26_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_27_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_28_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_29_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_3_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_30_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_31_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_4_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_5_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_6_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_7_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_8_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_AWVALID_9_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_0_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_1_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_10_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_11_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_12_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_13_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_14_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_15_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_16_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_17_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_18_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_19_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_2_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_20_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_21_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_22_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_23_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_24_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_25_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_26_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_27_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_28_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_29_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_3_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_30_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_31_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_4_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_5_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_6_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_7_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_8_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_BREADY_9_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_1_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_10_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_11_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_12_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_13_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_14_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_15_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_16_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_17_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_18_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_19_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_2_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_20_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_21_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_22_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_23_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_24_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_25_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_26_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_27_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_28_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_29_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_3_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_30_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_31_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_4_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_5_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_6_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_7_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_8_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Capture_9_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_1_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_10_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_11_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_12_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_13_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_14_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_15_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_16_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_17_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_18_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_19_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_2_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_20_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_21_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_22_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_23_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_24_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_25_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_26_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_27_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_28_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_29_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_3_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_30_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_31_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_4_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_5_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_6_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_7_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_8_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Clk_9_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_1_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_10_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_11_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_12_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_13_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_14_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_15_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_16_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_17_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_18_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_19_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_2_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_20_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_21_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_22_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_23_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_24_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_25_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_26_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_27_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_28_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_29_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_3_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_30_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_31_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_4_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_5_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_6_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_7_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_8_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Disable_9_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_0_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_1_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_10_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_11_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_12_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_13_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_14_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_15_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_16_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_17_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_18_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_19_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_2_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_20_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_21_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_22_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_23_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_24_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_25_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_26_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_27_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_28_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_29_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_3_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_30_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_31_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_4_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_5_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_6_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_7_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_8_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_RREADY_9_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_1_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_10_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_11_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_12_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_13_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_14_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_15_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_16_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_17_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_18_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_19_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_2_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_20_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_21_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_22_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_23_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_24_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_25_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_26_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_27_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_28_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_29_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_3_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_30_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_31_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_4_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_5_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_6_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_7_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_8_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Rst_9_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_1_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_10_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_11_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_12_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_13_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_14_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_15_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_16_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_17_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_18_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_19_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_2_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_20_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_21_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_22_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_23_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_24_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_25_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_26_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_27_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_28_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_29_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_3_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_30_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_31_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_4_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_5_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_6_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_7_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_8_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Shift_9_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_1_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_10_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_11_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_12_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_13_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_14_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_15_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_16_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_17_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_18_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_19_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_2_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_20_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_21_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_22_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_23_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_24_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_25_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_26_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_27_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_28_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_29_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_3_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_30_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_31_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_4_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_5_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_6_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_7_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_8_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TDI_9_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_1_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_10_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_11_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_12_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_13_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_14_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_15_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_16_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_17_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_18_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_19_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_2_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_20_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_21_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_22_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_23_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_24_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_25_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_26_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_27_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_28_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_29_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_3_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_30_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_31_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_4_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_5_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_6_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_7_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_8_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrClk_9_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_1_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_10_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_11_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_12_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_13_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_14_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_15_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_16_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_17_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_18_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_19_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_2_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_20_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_21_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_22_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_23_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_24_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_25_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_26_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_27_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_28_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_29_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_3_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_30_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_31_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_4_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_5_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_6_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_7_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_8_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_TrReady_9_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_1_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_10_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_11_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_12_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_13_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_14_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_15_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_16_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_17_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_18_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_19_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_2_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_20_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_21_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_22_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_23_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_24_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_25_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_26_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_27_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_28_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_29_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_3_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_30_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_31_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_4_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_5_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_6_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_7_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_8_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_Update_9_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_0_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_1_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_10_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_11_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_12_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_13_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_14_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_15_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_16_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_17_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_18_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_19_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_2_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_20_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_21_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_22_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_23_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_24_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_25_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_26_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_27_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_28_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_29_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_3_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_30_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_31_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_4_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_5_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_6_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_7_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_8_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_WVALID_9_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Ext_BRK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Ext_JTAG_CAPTURE_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Ext_JTAG_DRCK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Ext_JTAG_RESET_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Ext_JTAG_SEL_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Ext_JTAG_SHIFT_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Ext_JTAG_TDI_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Ext_JTAG_UPDATE_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Ext_NM_BRK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_1_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_10_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_11_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_12_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_13_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_14_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_15_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_16_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_17_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_18_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_19_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_2_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_20_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_21_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_22_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_23_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_24_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_25_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_26_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_27_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_28_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_29_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_3_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_30_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_31_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_4_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_5_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_6_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_7_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_8_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Addr_Strobe_9_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_1_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_10_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_11_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_12_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_13_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_14_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_15_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_16_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_17_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_18_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_19_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_2_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_20_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_21_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_22_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_23_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_24_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_25_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_26_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_27_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_28_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_29_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_3_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_30_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_31_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_4_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_5_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_6_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_7_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_8_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Read_Strobe_9_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_1_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_10_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_11_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_12_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_13_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_14_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_15_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_16_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_17_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_18_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_19_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_2_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_20_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_21_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_22_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_23_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_24_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_25_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_26_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_27_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_28_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_29_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_3_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_30_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_31_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_4_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_5_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_6_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_7_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_8_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_LMB_Write_Strobe_9_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M_AXIS_TVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_TRACE_CLK_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_TRACE_CTL_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trig_Ack_In_0_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trig_Ack_In_1_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trig_Ack_In_2_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trig_Ack_In_3_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trig_Out_0_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trig_Out_1_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trig_Out_2_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Trig_Out_3_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_bscan_ext_tdo_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_Dbg_ARADDR_0_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_1_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_10_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_11_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_12_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_13_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_14_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_15_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_16_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_17_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_18_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_19_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_2_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_20_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_21_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_22_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_23_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_24_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_25_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_26_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_27_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_28_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_29_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_3_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_30_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_31_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_4_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_5_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_6_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_7_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_8_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_ARADDR_9_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_0_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_1_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_10_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_11_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_12_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_13_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_14_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_15_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_16_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_17_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_18_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_19_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_2_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_20_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_21_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_22_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_23_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_24_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_25_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_26_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_27_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_28_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_29_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_3_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_30_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_31_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_4_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_5_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_6_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_7_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_8_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_AWADDR_9_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal NLW_U0_Dbg_Reg_En_1_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_10_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_11_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_12_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_13_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_14_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_15_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_16_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_17_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_18_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_19_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_2_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_20_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_21_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_22_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_23_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_24_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_25_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_26_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_27_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_28_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_29_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_3_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_30_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_31_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_4_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_5_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_6_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_7_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_8_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Reg_En_9_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_0_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_1_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_10_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_11_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_12_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_13_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_14_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_15_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_16_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_17_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_18_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_19_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_2_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_20_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_21_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_22_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_23_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_24_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_25_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_26_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_27_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_28_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_29_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_3_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_30_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_31_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_4_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_5_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_6_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_7_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_8_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Ack_In_9_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_0_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_1_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_10_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_11_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_12_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_13_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_14_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_15_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_16_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_17_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_18_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_19_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_2_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_20_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_21_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_22_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_23_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_24_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_25_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_26_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_27_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_28_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_29_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_3_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_30_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_31_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_4_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_5_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_6_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_7_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_8_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_Trig_Out_9_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 7 );
  signal NLW_U0_Dbg_WDATA_0_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_1_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_10_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_11_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_12_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_13_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_14_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_15_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_16_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_17_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_18_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_19_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_2_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_20_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_21_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_22_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_23_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_24_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_25_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_26_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_27_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_28_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_29_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_3_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_30_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_31_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_4_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_5_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_6_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_7_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_8_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_Dbg_WDATA_9_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_LMB_Byte_Enable_1_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_10_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_11_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_12_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_13_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_14_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_15_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_16_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_17_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_18_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_19_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_2_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_20_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_21_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_22_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_23_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_24_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_25_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_26_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_27_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_28_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_29_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_3_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_30_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_31_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_4_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_5_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_6_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_7_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_8_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Byte_Enable_9_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 3 );
  signal NLW_U0_LMB_Data_Addr_1_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_10_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_11_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_12_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_13_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_14_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_15_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_16_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_17_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_18_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_19_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_2_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_20_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_21_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_22_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_23_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_24_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_25_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_26_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_27_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_28_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_29_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_3_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_30_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_31_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_4_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_5_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_6_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_7_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_8_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Addr_9_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_1_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_10_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_11_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_12_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_13_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_14_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_15_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_16_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_17_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_18_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_19_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_2_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_20_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_21_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_22_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_23_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_24_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_25_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_26_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_27_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_28_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_29_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_3_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_30_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_31_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_4_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_5_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_6_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_7_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_8_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_LMB_Data_Write_9_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 31 );
  signal NLW_U0_M_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M_AXIS_TID_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_U0_TRACE_DATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute C_ADDR_SIZE : integer;
  attribute C_ADDR_SIZE of U0 : label is 32;
  attribute C_AVOID_PRIMITIVES : integer;
  attribute C_AVOID_PRIMITIVES of U0 : label is 0;
  attribute C_BSCANID : integer;
  attribute C_BSCANID of U0 : label is 76547328;
  attribute C_DATA_SIZE : integer;
  attribute C_DATA_SIZE of U0 : label is 32;
  attribute C_DBG_MEM_ACCESS : integer;
  attribute C_DBG_MEM_ACCESS of U0 : label is 1;
  attribute C_DBG_REG_ACCESS : integer;
  attribute C_DBG_REG_ACCESS of U0 : label is 1;
  attribute C_DEBUG_INTERFACE : integer;
  attribute C_DEBUG_INTERFACE of U0 : label is 0;
  attribute C_EXT_TRIG_RESET_VALUE : string;
  attribute C_EXT_TRIG_RESET_VALUE of U0 : label is "20'b11110001001000110100";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_INTERCONNECT : integer;
  attribute C_INTERCONNECT of U0 : label is 2;
  attribute C_JTAG_CHAIN : integer;
  attribute C_JTAG_CHAIN of U0 : label is 2;
  attribute C_LMB_PROTOCOL : integer;
  attribute C_LMB_PROTOCOL of U0 : label is 0;
  attribute C_MB_DBG_PORTS : integer;
  attribute C_MB_DBG_PORTS of U0 : label is 1;
  attribute C_M_AXIS_DATA_WIDTH : integer;
  attribute C_M_AXIS_DATA_WIDTH of U0 : label is 32;
  attribute C_M_AXIS_ID_WIDTH : integer;
  attribute C_M_AXIS_ID_WIDTH of U0 : label is 7;
  attribute C_M_AXI_ADDR_WIDTH : integer;
  attribute C_M_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_THREAD_ID_WIDTH : integer;
  attribute C_M_AXI_THREAD_ID_WIDTH of U0 : label is 1;
  attribute C_S_AXI_ACLK_FREQ_HZ : integer;
  attribute C_S_AXI_ACLK_FREQ_HZ of U0 : label is 100000000;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of U0 : label is 5;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of U0 : label is 32;
  attribute C_TRACE_ASYNC_RESET : integer;
  attribute C_TRACE_ASYNC_RESET of U0 : label is 0;
  attribute C_TRACE_CLK_FREQ_HZ : integer;
  attribute C_TRACE_CLK_FREQ_HZ of U0 : label is 200000000;
  attribute C_TRACE_CLK_OUT_PHASE : integer;
  attribute C_TRACE_CLK_OUT_PHASE of U0 : label is 90;
  attribute C_TRACE_DATA_WIDTH : integer;
  attribute C_TRACE_DATA_WIDTH of U0 : label is 32;
  attribute C_TRACE_ID : integer;
  attribute C_TRACE_ID of U0 : label is 110;
  attribute C_TRACE_OUTPUT : integer;
  attribute C_TRACE_OUTPUT of U0 : label is 3;
  attribute C_TRACE_PROTOCOL : integer;
  attribute C_TRACE_PROTOCOL of U0 : label is 1;
  attribute C_USE_BSCAN : integer;
  attribute C_USE_BSCAN of U0 : label is 0;
  attribute C_USE_CONFIG_RESET : integer;
  attribute C_USE_CONFIG_RESET of U0 : label is 0;
  attribute C_USE_CROSS_TRIGGER : integer;
  attribute C_USE_CROSS_TRIGGER of U0 : label is 0;
  attribute C_USE_UART : integer;
  attribute C_USE_UART of U0 : label is 0;
  attribute x_interface_info : string;
  attribute x_interface_info of Dbg_Capture_0 : signal is "xilinx.com:interface:mbdebug:3.0 MBDEBUG_0 CAPTURE";
  attribute x_interface_info of Dbg_Clk_0 : signal is "xilinx.com:interface:mbdebug:3.0 MBDEBUG_0 CLK";
  attribute x_interface_info of Dbg_Disable_0 : signal is "xilinx.com:interface:mbdebug:3.0 MBDEBUG_0 DISABLE";
  attribute x_interface_info of Dbg_Rst_0 : signal is "xilinx.com:interface:mbdebug:3.0 MBDEBUG_0 RST";
  attribute x_interface_info of Dbg_Shift_0 : signal is "xilinx.com:interface:mbdebug:3.0 MBDEBUG_0 SHIFT";
  attribute x_interface_info of Dbg_TDI_0 : signal is "xilinx.com:interface:mbdebug:3.0 MBDEBUG_0 TDI";
  attribute x_interface_info of Dbg_TDO_0 : signal is "xilinx.com:interface:mbdebug:3.0 MBDEBUG_0 TDO";
  attribute x_interface_info of Dbg_TrClk_0 : signal is "xilinx.com:interface:mbdebug:3.0 MBDEBUG_0 TRCLK";
  attribute x_interface_info of Dbg_TrReady_0 : signal is "xilinx.com:interface:mbdebug:3.0 MBDEBUG_0 TRREADY";
  attribute x_interface_info of Dbg_TrValid_0 : signal is "xilinx.com:interface:mbdebug:3.0 MBDEBUG_0 TRVALID";
  attribute x_interface_info of Dbg_Update_0 : signal is "xilinx.com:interface:mbdebug:3.0 MBDEBUG_0 UPDATE";
  attribute x_interface_info of Debug_SYS_Rst : signal is "xilinx.com:signal:reset:1.0 RST.Debug_SYS_Rst RST";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of Debug_SYS_Rst : signal is "XIL_INTERFACENAME RST.Debug_SYS_Rst, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute x_interface_info of LMB_Addr_Strobe_0 : signal is "xilinx.com:interface:lmb:1.0 LMB_0 ADDRSTROBE";
  attribute x_interface_info of LMB_CE_0 : signal is "xilinx.com:interface:lmb:1.0 LMB_0 CE";
  attribute x_interface_info of LMB_Read_Strobe_0 : signal is "xilinx.com:interface:lmb:1.0 LMB_0 READSTROBE";
  attribute x_interface_info of LMB_Ready_0 : signal is "xilinx.com:interface:lmb:1.0 LMB_0 READY";
  attribute x_interface_info of LMB_UE_0 : signal is "xilinx.com:interface:lmb:1.0 LMB_0 UE";
  attribute x_interface_info of LMB_Wait_0 : signal is "xilinx.com:interface:lmb:1.0 LMB_0 WAIT";
  attribute x_interface_info of LMB_Write_Strobe_0 : signal is "xilinx.com:interface:lmb:1.0 LMB_0 WRITESTROBE";
  attribute x_interface_info of M_AXI_ACLK : signal is "xilinx.com:signal:clock:1.0 CLK.M_AXI_ACLK CLK";
  attribute x_interface_parameter of M_AXI_ACLK : signal is "XIL_INTERFACENAME CLK.M_AXI_ACLK, ASSOCIATED_BUSIF M_AXI:LMB_0:LMB_1:LMB_2:LMB_3:LMB_4:LMB_5:LMB_6:LMB_7:LMB_8:LMB_9:LMB_10:LMB_11:LMB_12:LMB_13:LMB_14:LMB_15:LMB_16:LMB_17:LMB_18:LMB_19:LMB_20:LMB_21:LMB_22:LMB_23:LMB_24:LMB_25:LMB_26:LMB_27:LMB_28:LMB_29:LMB_30:LMB_31, ASSOCIATED_RESET M_AXI_ARESETN, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, INSERT_VIP 0";
  attribute x_interface_info of M_AXI_ARESETN : signal is "xilinx.com:signal:reset:1.0 RST.M_AXI_ARESETN RST";
  attribute x_interface_parameter of M_AXI_ARESETN : signal is "XIL_INTERFACENAME RST.M_AXI_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of M_AXI_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLOCK";
  attribute x_interface_info of M_AXI_ARREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREADY";
  attribute x_interface_info of M_AXI_ARVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARVALID";
  attribute x_interface_info of M_AXI_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLOCK";
  attribute x_interface_info of M_AXI_AWREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREADY";
  attribute x_interface_info of M_AXI_AWVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWVALID";
  attribute x_interface_info of M_AXI_BREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI BREADY";
  attribute x_interface_info of M_AXI_BVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI BVALID";
  attribute x_interface_info of M_AXI_RLAST : signal is "xilinx.com:interface:aximm:1.0 M_AXI RLAST";
  attribute x_interface_info of M_AXI_RREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI RREADY";
  attribute x_interface_info of M_AXI_RVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI RVALID";
  attribute x_interface_info of M_AXI_WLAST : signal is "xilinx.com:interface:aximm:1.0 M_AXI WLAST";
  attribute x_interface_info of M_AXI_WREADY : signal is "xilinx.com:interface:aximm:1.0 M_AXI WREADY";
  attribute x_interface_info of M_AXI_WVALID : signal is "xilinx.com:interface:aximm:1.0 M_AXI WVALID";
  attribute x_interface_info of S_AXI_ACLK : signal is "xilinx.com:signal:clock:1.0 CLK.S_AXI_ACLK CLK";
  attribute x_interface_parameter of S_AXI_ACLK : signal is "XIL_INTERFACENAME CLK.S_AXI_ACLK, ASSOCIATED_BUSIF S_AXI:MBDEBUG_AXI_0:MBDEBUG_AXI_1:MBDEBUG_AXI_2:MBDEBUG_AXI_3:MBDEBUG_AXI_4:MBDEBUG_AXI_5:MBDEBUG_AXI_6:MBDEBUG_AXI_7:MBDEBUG_AXI_8:MBDEBUG_AXI_9:MBDEBUG_AXI_10:MBDEBUG_AXI_11:MBDEBUG_AXI_12:MBDEBUG_AXI_13:MBDEBUG_AXI_14:MBDEBUG_AXI_15:MBDEBUG_AXI_16:MBDEBUG_AXI_17:MBDEBUG_AXI_18:MBDEBUG_AXI_19:MBDEBUG_AXI_20:MBDEBUG_AXI_21:MBDEBUG_AXI_22:MBDEBUG_AXI_23:MBDEBUG_AXI_24:MBDEBUG_AXI_25:MBDEBUG_AXI_26:MBDEBUG_AXI_27:MBDEBUG_AXI_28:MBDEBUG_AXI_29:MBDEBUG_AXI_30:MBDEBUG_AXI_31, ASSOCIATED_RESET S_AXI_ARESETN, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, INSERT_VIP 0";
  attribute x_interface_info of S_AXI_ARESETN : signal is "xilinx.com:signal:reset:1.0 RST.S_AXI_ARESETN RST";
  attribute x_interface_parameter of S_AXI_ARESETN : signal is "XIL_INTERFACENAME RST.S_AXI_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of S_AXI_ARREADY : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute x_interface_info of S_AXI_ARVALID : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute x_interface_info of S_AXI_AWREADY : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute x_interface_info of S_AXI_AWVALID : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute x_interface_info of S_AXI_BREADY : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute x_interface_info of S_AXI_BVALID : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute x_interface_info of S_AXI_RREADY : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute x_interface_info of S_AXI_RVALID : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute x_interface_info of S_AXI_WREADY : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute x_interface_info of S_AXI_WVALID : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute x_interface_info of Dbg_Reg_En_0 : signal is "xilinx.com:interface:mbdebug:3.0 MBDEBUG_0 REG_EN";
  attribute x_interface_info of Dbg_TrData_0 : signal is "xilinx.com:interface:mbdebug:3.0 MBDEBUG_0 TRDATA";
  attribute x_interface_info of LMB_Byte_Enable_0 : signal is "xilinx.com:interface:lmb:1.0 LMB_0 BE";
  attribute x_interface_info of LMB_Data_Addr_0 : signal is "xilinx.com:interface:lmb:1.0 LMB_0 ABUS";
  attribute x_interface_parameter of LMB_Data_Addr_0 : signal is "XIL_INTERFACENAME LMB_0, ADDR_WIDTH 32, DATA_WIDTH 32, PROTOCOL STANDARD, READ_WRITE_MODE READ_WRITE";
  attribute x_interface_info of LMB_Data_Read_0 : signal is "xilinx.com:interface:lmb:1.0 LMB_0 READDBUS";
  attribute x_interface_info of LMB_Data_Write_0 : signal is "xilinx.com:interface:lmb:1.0 LMB_0 WRITEDBUS";
  attribute x_interface_info of M_AXI_ARADDR : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute x_interface_info of M_AXI_ARBURST : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARBURST";
  attribute x_interface_info of M_AXI_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARCACHE";
  attribute x_interface_info of M_AXI_ARID : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARID";
  attribute x_interface_info of M_AXI_ARLEN : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLEN";
  attribute x_interface_info of M_AXI_ARPROT : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARPROT";
  attribute x_interface_info of M_AXI_ARQOS : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARQOS";
  attribute x_interface_info of M_AXI_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARSIZE";
  attribute x_interface_info of M_AXI_AWADDR : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute x_interface_info of M_AXI_AWBURST : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWBURST";
  attribute x_interface_info of M_AXI_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWCACHE";
  attribute x_interface_info of M_AXI_AWID : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWID";
  attribute x_interface_parameter of M_AXI_AWID : signal is "XIL_INTERFACENAME M_AXI, ID_WIDTH 0, READ_WRITE_MODE READ_WRITE, SUPPORTS_NARROW_BURST 0, ADDR_WIDTH 32, PROTOCOL AXI4, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, WUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, RUSER_BITS_PER_BYTE 0, BUSER_WIDTH 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, DATA_WIDTH 32, MAX_BURST_LENGTH 32, HAS_BURST 1, FREQ_HZ 100000000, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, INSERT_VIP 0";
  attribute x_interface_info of M_AXI_AWLEN : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLEN";
  attribute x_interface_info of M_AXI_AWPROT : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWPROT";
  attribute x_interface_info of M_AXI_AWQOS : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWQOS";
  attribute x_interface_info of M_AXI_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWSIZE";
  attribute x_interface_info of M_AXI_BID : signal is "xilinx.com:interface:aximm:1.0 M_AXI BID";
  attribute x_interface_info of M_AXI_BRESP : signal is "xilinx.com:interface:aximm:1.0 M_AXI BRESP";
  attribute x_interface_info of M_AXI_RDATA : signal is "xilinx.com:interface:aximm:1.0 M_AXI RDATA";
  attribute x_interface_info of M_AXI_RID : signal is "xilinx.com:interface:aximm:1.0 M_AXI RID";
  attribute x_interface_info of M_AXI_RRESP : signal is "xilinx.com:interface:aximm:1.0 M_AXI RRESP";
  attribute x_interface_info of M_AXI_WDATA : signal is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute x_interface_info of M_AXI_WSTRB : signal is "xilinx.com:interface:aximm:1.0 M_AXI WSTRB";
  attribute x_interface_info of S_AXI_ARADDR : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute x_interface_info of S_AXI_AWADDR : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute x_interface_parameter of S_AXI_AWADDR : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 5, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of S_AXI_BRESP : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute x_interface_info of S_AXI_RDATA : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute x_interface_info of S_AXI_RRESP : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute x_interface_info of S_AXI_WDATA : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute x_interface_info of S_AXI_WSTRB : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
U0: entity work.test_mdm_1_0_MDM
     port map (
      Config_Reset => '0',
      Dbg_ARADDR_0(14 downto 2) => NLW_U0_Dbg_ARADDR_0_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_1(14 downto 2) => NLW_U0_Dbg_ARADDR_1_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_10(14 downto 2) => NLW_U0_Dbg_ARADDR_10_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_11(14 downto 2) => NLW_U0_Dbg_ARADDR_11_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_12(14 downto 2) => NLW_U0_Dbg_ARADDR_12_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_13(14 downto 2) => NLW_U0_Dbg_ARADDR_13_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_14(14 downto 2) => NLW_U0_Dbg_ARADDR_14_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_15(14 downto 2) => NLW_U0_Dbg_ARADDR_15_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_16(14 downto 2) => NLW_U0_Dbg_ARADDR_16_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_17(14 downto 2) => NLW_U0_Dbg_ARADDR_17_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_18(14 downto 2) => NLW_U0_Dbg_ARADDR_18_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_19(14 downto 2) => NLW_U0_Dbg_ARADDR_19_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_2(14 downto 2) => NLW_U0_Dbg_ARADDR_2_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_20(14 downto 2) => NLW_U0_Dbg_ARADDR_20_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_21(14 downto 2) => NLW_U0_Dbg_ARADDR_21_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_22(14 downto 2) => NLW_U0_Dbg_ARADDR_22_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_23(14 downto 2) => NLW_U0_Dbg_ARADDR_23_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_24(14 downto 2) => NLW_U0_Dbg_ARADDR_24_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_25(14 downto 2) => NLW_U0_Dbg_ARADDR_25_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_26(14 downto 2) => NLW_U0_Dbg_ARADDR_26_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_27(14 downto 2) => NLW_U0_Dbg_ARADDR_27_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_28(14 downto 2) => NLW_U0_Dbg_ARADDR_28_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_29(14 downto 2) => NLW_U0_Dbg_ARADDR_29_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_3(14 downto 2) => NLW_U0_Dbg_ARADDR_3_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_30(14 downto 2) => NLW_U0_Dbg_ARADDR_30_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_31(14 downto 2) => NLW_U0_Dbg_ARADDR_31_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_4(14 downto 2) => NLW_U0_Dbg_ARADDR_4_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_5(14 downto 2) => NLW_U0_Dbg_ARADDR_5_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_6(14 downto 2) => NLW_U0_Dbg_ARADDR_6_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_7(14 downto 2) => NLW_U0_Dbg_ARADDR_7_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_8(14 downto 2) => NLW_U0_Dbg_ARADDR_8_UNCONNECTED(14 downto 2),
      Dbg_ARADDR_9(14 downto 2) => NLW_U0_Dbg_ARADDR_9_UNCONNECTED(14 downto 2),
      Dbg_ARREADY_0 => '0',
      Dbg_ARREADY_1 => '0',
      Dbg_ARREADY_10 => '0',
      Dbg_ARREADY_11 => '0',
      Dbg_ARREADY_12 => '0',
      Dbg_ARREADY_13 => '0',
      Dbg_ARREADY_14 => '0',
      Dbg_ARREADY_15 => '0',
      Dbg_ARREADY_16 => '0',
      Dbg_ARREADY_17 => '0',
      Dbg_ARREADY_18 => '0',
      Dbg_ARREADY_19 => '0',
      Dbg_ARREADY_2 => '0',
      Dbg_ARREADY_20 => '0',
      Dbg_ARREADY_21 => '0',
      Dbg_ARREADY_22 => '0',
      Dbg_ARREADY_23 => '0',
      Dbg_ARREADY_24 => '0',
      Dbg_ARREADY_25 => '0',
      Dbg_ARREADY_26 => '0',
      Dbg_ARREADY_27 => '0',
      Dbg_ARREADY_28 => '0',
      Dbg_ARREADY_29 => '0',
      Dbg_ARREADY_3 => '0',
      Dbg_ARREADY_30 => '0',
      Dbg_ARREADY_31 => '0',
      Dbg_ARREADY_4 => '0',
      Dbg_ARREADY_5 => '0',
      Dbg_ARREADY_6 => '0',
      Dbg_ARREADY_7 => '0',
      Dbg_ARREADY_8 => '0',
      Dbg_ARREADY_9 => '0',
      Dbg_ARVALID_0 => NLW_U0_Dbg_ARVALID_0_UNCONNECTED,
      Dbg_ARVALID_1 => NLW_U0_Dbg_ARVALID_1_UNCONNECTED,
      Dbg_ARVALID_10 => NLW_U0_Dbg_ARVALID_10_UNCONNECTED,
      Dbg_ARVALID_11 => NLW_U0_Dbg_ARVALID_11_UNCONNECTED,
      Dbg_ARVALID_12 => NLW_U0_Dbg_ARVALID_12_UNCONNECTED,
      Dbg_ARVALID_13 => NLW_U0_Dbg_ARVALID_13_UNCONNECTED,
      Dbg_ARVALID_14 => NLW_U0_Dbg_ARVALID_14_UNCONNECTED,
      Dbg_ARVALID_15 => NLW_U0_Dbg_ARVALID_15_UNCONNECTED,
      Dbg_ARVALID_16 => NLW_U0_Dbg_ARVALID_16_UNCONNECTED,
      Dbg_ARVALID_17 => NLW_U0_Dbg_ARVALID_17_UNCONNECTED,
      Dbg_ARVALID_18 => NLW_U0_Dbg_ARVALID_18_UNCONNECTED,
      Dbg_ARVALID_19 => NLW_U0_Dbg_ARVALID_19_UNCONNECTED,
      Dbg_ARVALID_2 => NLW_U0_Dbg_ARVALID_2_UNCONNECTED,
      Dbg_ARVALID_20 => NLW_U0_Dbg_ARVALID_20_UNCONNECTED,
      Dbg_ARVALID_21 => NLW_U0_Dbg_ARVALID_21_UNCONNECTED,
      Dbg_ARVALID_22 => NLW_U0_Dbg_ARVALID_22_UNCONNECTED,
      Dbg_ARVALID_23 => NLW_U0_Dbg_ARVALID_23_UNCONNECTED,
      Dbg_ARVALID_24 => NLW_U0_Dbg_ARVALID_24_UNCONNECTED,
      Dbg_ARVALID_25 => NLW_U0_Dbg_ARVALID_25_UNCONNECTED,
      Dbg_ARVALID_26 => NLW_U0_Dbg_ARVALID_26_UNCONNECTED,
      Dbg_ARVALID_27 => NLW_U0_Dbg_ARVALID_27_UNCONNECTED,
      Dbg_ARVALID_28 => NLW_U0_Dbg_ARVALID_28_UNCONNECTED,
      Dbg_ARVALID_29 => NLW_U0_Dbg_ARVALID_29_UNCONNECTED,
      Dbg_ARVALID_3 => NLW_U0_Dbg_ARVALID_3_UNCONNECTED,
      Dbg_ARVALID_30 => NLW_U0_Dbg_ARVALID_30_UNCONNECTED,
      Dbg_ARVALID_31 => NLW_U0_Dbg_ARVALID_31_UNCONNECTED,
      Dbg_ARVALID_4 => NLW_U0_Dbg_ARVALID_4_UNCONNECTED,
      Dbg_ARVALID_5 => NLW_U0_Dbg_ARVALID_5_UNCONNECTED,
      Dbg_ARVALID_6 => NLW_U0_Dbg_ARVALID_6_UNCONNECTED,
      Dbg_ARVALID_7 => NLW_U0_Dbg_ARVALID_7_UNCONNECTED,
      Dbg_ARVALID_8 => NLW_U0_Dbg_ARVALID_8_UNCONNECTED,
      Dbg_ARVALID_9 => NLW_U0_Dbg_ARVALID_9_UNCONNECTED,
      Dbg_AWADDR_0(14 downto 2) => NLW_U0_Dbg_AWADDR_0_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_1(14 downto 2) => NLW_U0_Dbg_AWADDR_1_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_10(14 downto 2) => NLW_U0_Dbg_AWADDR_10_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_11(14 downto 2) => NLW_U0_Dbg_AWADDR_11_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_12(14 downto 2) => NLW_U0_Dbg_AWADDR_12_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_13(14 downto 2) => NLW_U0_Dbg_AWADDR_13_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_14(14 downto 2) => NLW_U0_Dbg_AWADDR_14_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_15(14 downto 2) => NLW_U0_Dbg_AWADDR_15_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_16(14 downto 2) => NLW_U0_Dbg_AWADDR_16_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_17(14 downto 2) => NLW_U0_Dbg_AWADDR_17_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_18(14 downto 2) => NLW_U0_Dbg_AWADDR_18_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_19(14 downto 2) => NLW_U0_Dbg_AWADDR_19_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_2(14 downto 2) => NLW_U0_Dbg_AWADDR_2_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_20(14 downto 2) => NLW_U0_Dbg_AWADDR_20_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_21(14 downto 2) => NLW_U0_Dbg_AWADDR_21_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_22(14 downto 2) => NLW_U0_Dbg_AWADDR_22_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_23(14 downto 2) => NLW_U0_Dbg_AWADDR_23_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_24(14 downto 2) => NLW_U0_Dbg_AWADDR_24_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_25(14 downto 2) => NLW_U0_Dbg_AWADDR_25_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_26(14 downto 2) => NLW_U0_Dbg_AWADDR_26_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_27(14 downto 2) => NLW_U0_Dbg_AWADDR_27_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_28(14 downto 2) => NLW_U0_Dbg_AWADDR_28_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_29(14 downto 2) => NLW_U0_Dbg_AWADDR_29_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_3(14 downto 2) => NLW_U0_Dbg_AWADDR_3_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_30(14 downto 2) => NLW_U0_Dbg_AWADDR_30_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_31(14 downto 2) => NLW_U0_Dbg_AWADDR_31_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_4(14 downto 2) => NLW_U0_Dbg_AWADDR_4_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_5(14 downto 2) => NLW_U0_Dbg_AWADDR_5_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_6(14 downto 2) => NLW_U0_Dbg_AWADDR_6_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_7(14 downto 2) => NLW_U0_Dbg_AWADDR_7_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_8(14 downto 2) => NLW_U0_Dbg_AWADDR_8_UNCONNECTED(14 downto 2),
      Dbg_AWADDR_9(14 downto 2) => NLW_U0_Dbg_AWADDR_9_UNCONNECTED(14 downto 2),
      Dbg_AWREADY_0 => '0',
      Dbg_AWREADY_1 => '0',
      Dbg_AWREADY_10 => '0',
      Dbg_AWREADY_11 => '0',
      Dbg_AWREADY_12 => '0',
      Dbg_AWREADY_13 => '0',
      Dbg_AWREADY_14 => '0',
      Dbg_AWREADY_15 => '0',
      Dbg_AWREADY_16 => '0',
      Dbg_AWREADY_17 => '0',
      Dbg_AWREADY_18 => '0',
      Dbg_AWREADY_19 => '0',
      Dbg_AWREADY_2 => '0',
      Dbg_AWREADY_20 => '0',
      Dbg_AWREADY_21 => '0',
      Dbg_AWREADY_22 => '0',
      Dbg_AWREADY_23 => '0',
      Dbg_AWREADY_24 => '0',
      Dbg_AWREADY_25 => '0',
      Dbg_AWREADY_26 => '0',
      Dbg_AWREADY_27 => '0',
      Dbg_AWREADY_28 => '0',
      Dbg_AWREADY_29 => '0',
      Dbg_AWREADY_3 => '0',
      Dbg_AWREADY_30 => '0',
      Dbg_AWREADY_31 => '0',
      Dbg_AWREADY_4 => '0',
      Dbg_AWREADY_5 => '0',
      Dbg_AWREADY_6 => '0',
      Dbg_AWREADY_7 => '0',
      Dbg_AWREADY_8 => '0',
      Dbg_AWREADY_9 => '0',
      Dbg_AWVALID_0 => NLW_U0_Dbg_AWVALID_0_UNCONNECTED,
      Dbg_AWVALID_1 => NLW_U0_Dbg_AWVALID_1_UNCONNECTED,
      Dbg_AWVALID_10 => NLW_U0_Dbg_AWVALID_10_UNCONNECTED,
      Dbg_AWVALID_11 => NLW_U0_Dbg_AWVALID_11_UNCONNECTED,
      Dbg_AWVALID_12 => NLW_U0_Dbg_AWVALID_12_UNCONNECTED,
      Dbg_AWVALID_13 => NLW_U0_Dbg_AWVALID_13_UNCONNECTED,
      Dbg_AWVALID_14 => NLW_U0_Dbg_AWVALID_14_UNCONNECTED,
      Dbg_AWVALID_15 => NLW_U0_Dbg_AWVALID_15_UNCONNECTED,
      Dbg_AWVALID_16 => NLW_U0_Dbg_AWVALID_16_UNCONNECTED,
      Dbg_AWVALID_17 => NLW_U0_Dbg_AWVALID_17_UNCONNECTED,
      Dbg_AWVALID_18 => NLW_U0_Dbg_AWVALID_18_UNCONNECTED,
      Dbg_AWVALID_19 => NLW_U0_Dbg_AWVALID_19_UNCONNECTED,
      Dbg_AWVALID_2 => NLW_U0_Dbg_AWVALID_2_UNCONNECTED,
      Dbg_AWVALID_20 => NLW_U0_Dbg_AWVALID_20_UNCONNECTED,
      Dbg_AWVALID_21 => NLW_U0_Dbg_AWVALID_21_UNCONNECTED,
      Dbg_AWVALID_22 => NLW_U0_Dbg_AWVALID_22_UNCONNECTED,
      Dbg_AWVALID_23 => NLW_U0_Dbg_AWVALID_23_UNCONNECTED,
      Dbg_AWVALID_24 => NLW_U0_Dbg_AWVALID_24_UNCONNECTED,
      Dbg_AWVALID_25 => NLW_U0_Dbg_AWVALID_25_UNCONNECTED,
      Dbg_AWVALID_26 => NLW_U0_Dbg_AWVALID_26_UNCONNECTED,
      Dbg_AWVALID_27 => NLW_U0_Dbg_AWVALID_27_UNCONNECTED,
      Dbg_AWVALID_28 => NLW_U0_Dbg_AWVALID_28_UNCONNECTED,
      Dbg_AWVALID_29 => NLW_U0_Dbg_AWVALID_29_UNCONNECTED,
      Dbg_AWVALID_3 => NLW_U0_Dbg_AWVALID_3_UNCONNECTED,
      Dbg_AWVALID_30 => NLW_U0_Dbg_AWVALID_30_UNCONNECTED,
      Dbg_AWVALID_31 => NLW_U0_Dbg_AWVALID_31_UNCONNECTED,
      Dbg_AWVALID_4 => NLW_U0_Dbg_AWVALID_4_UNCONNECTED,
      Dbg_AWVALID_5 => NLW_U0_Dbg_AWVALID_5_UNCONNECTED,
      Dbg_AWVALID_6 => NLW_U0_Dbg_AWVALID_6_UNCONNECTED,
      Dbg_AWVALID_7 => NLW_U0_Dbg_AWVALID_7_UNCONNECTED,
      Dbg_AWVALID_8 => NLW_U0_Dbg_AWVALID_8_UNCONNECTED,
      Dbg_AWVALID_9 => NLW_U0_Dbg_AWVALID_9_UNCONNECTED,
      Dbg_BREADY_0 => NLW_U0_Dbg_BREADY_0_UNCONNECTED,
      Dbg_BREADY_1 => NLW_U0_Dbg_BREADY_1_UNCONNECTED,
      Dbg_BREADY_10 => NLW_U0_Dbg_BREADY_10_UNCONNECTED,
      Dbg_BREADY_11 => NLW_U0_Dbg_BREADY_11_UNCONNECTED,
      Dbg_BREADY_12 => NLW_U0_Dbg_BREADY_12_UNCONNECTED,
      Dbg_BREADY_13 => NLW_U0_Dbg_BREADY_13_UNCONNECTED,
      Dbg_BREADY_14 => NLW_U0_Dbg_BREADY_14_UNCONNECTED,
      Dbg_BREADY_15 => NLW_U0_Dbg_BREADY_15_UNCONNECTED,
      Dbg_BREADY_16 => NLW_U0_Dbg_BREADY_16_UNCONNECTED,
      Dbg_BREADY_17 => NLW_U0_Dbg_BREADY_17_UNCONNECTED,
      Dbg_BREADY_18 => NLW_U0_Dbg_BREADY_18_UNCONNECTED,
      Dbg_BREADY_19 => NLW_U0_Dbg_BREADY_19_UNCONNECTED,
      Dbg_BREADY_2 => NLW_U0_Dbg_BREADY_2_UNCONNECTED,
      Dbg_BREADY_20 => NLW_U0_Dbg_BREADY_20_UNCONNECTED,
      Dbg_BREADY_21 => NLW_U0_Dbg_BREADY_21_UNCONNECTED,
      Dbg_BREADY_22 => NLW_U0_Dbg_BREADY_22_UNCONNECTED,
      Dbg_BREADY_23 => NLW_U0_Dbg_BREADY_23_UNCONNECTED,
      Dbg_BREADY_24 => NLW_U0_Dbg_BREADY_24_UNCONNECTED,
      Dbg_BREADY_25 => NLW_U0_Dbg_BREADY_25_UNCONNECTED,
      Dbg_BREADY_26 => NLW_U0_Dbg_BREADY_26_UNCONNECTED,
      Dbg_BREADY_27 => NLW_U0_Dbg_BREADY_27_UNCONNECTED,
      Dbg_BREADY_28 => NLW_U0_Dbg_BREADY_28_UNCONNECTED,
      Dbg_BREADY_29 => NLW_U0_Dbg_BREADY_29_UNCONNECTED,
      Dbg_BREADY_3 => NLW_U0_Dbg_BREADY_3_UNCONNECTED,
      Dbg_BREADY_30 => NLW_U0_Dbg_BREADY_30_UNCONNECTED,
      Dbg_BREADY_31 => NLW_U0_Dbg_BREADY_31_UNCONNECTED,
      Dbg_BREADY_4 => NLW_U0_Dbg_BREADY_4_UNCONNECTED,
      Dbg_BREADY_5 => NLW_U0_Dbg_BREADY_5_UNCONNECTED,
      Dbg_BREADY_6 => NLW_U0_Dbg_BREADY_6_UNCONNECTED,
      Dbg_BREADY_7 => NLW_U0_Dbg_BREADY_7_UNCONNECTED,
      Dbg_BREADY_8 => NLW_U0_Dbg_BREADY_8_UNCONNECTED,
      Dbg_BREADY_9 => NLW_U0_Dbg_BREADY_9_UNCONNECTED,
      Dbg_BRESP_0(1 downto 0) => B"00",
      Dbg_BRESP_1(1 downto 0) => B"00",
      Dbg_BRESP_10(1 downto 0) => B"00",
      Dbg_BRESP_11(1 downto 0) => B"00",
      Dbg_BRESP_12(1 downto 0) => B"00",
      Dbg_BRESP_13(1 downto 0) => B"00",
      Dbg_BRESP_14(1 downto 0) => B"00",
      Dbg_BRESP_15(1 downto 0) => B"00",
      Dbg_BRESP_16(1 downto 0) => B"00",
      Dbg_BRESP_17(1 downto 0) => B"00",
      Dbg_BRESP_18(1 downto 0) => B"00",
      Dbg_BRESP_19(1 downto 0) => B"00",
      Dbg_BRESP_2(1 downto 0) => B"00",
      Dbg_BRESP_20(1 downto 0) => B"00",
      Dbg_BRESP_21(1 downto 0) => B"00",
      Dbg_BRESP_22(1 downto 0) => B"00",
      Dbg_BRESP_23(1 downto 0) => B"00",
      Dbg_BRESP_24(1 downto 0) => B"00",
      Dbg_BRESP_25(1 downto 0) => B"00",
      Dbg_BRESP_26(1 downto 0) => B"00",
      Dbg_BRESP_27(1 downto 0) => B"00",
      Dbg_BRESP_28(1 downto 0) => B"00",
      Dbg_BRESP_29(1 downto 0) => B"00",
      Dbg_BRESP_3(1 downto 0) => B"00",
      Dbg_BRESP_30(1 downto 0) => B"00",
      Dbg_BRESP_31(1 downto 0) => B"00",
      Dbg_BRESP_4(1 downto 0) => B"00",
      Dbg_BRESP_5(1 downto 0) => B"00",
      Dbg_BRESP_6(1 downto 0) => B"00",
      Dbg_BRESP_7(1 downto 0) => B"00",
      Dbg_BRESP_8(1 downto 0) => B"00",
      Dbg_BRESP_9(1 downto 0) => B"00",
      Dbg_BVALID_0 => '0',
      Dbg_BVALID_1 => '0',
      Dbg_BVALID_10 => '0',
      Dbg_BVALID_11 => '0',
      Dbg_BVALID_12 => '0',
      Dbg_BVALID_13 => '0',
      Dbg_BVALID_14 => '0',
      Dbg_BVALID_15 => '0',
      Dbg_BVALID_16 => '0',
      Dbg_BVALID_17 => '0',
      Dbg_BVALID_18 => '0',
      Dbg_BVALID_19 => '0',
      Dbg_BVALID_2 => '0',
      Dbg_BVALID_20 => '0',
      Dbg_BVALID_21 => '0',
      Dbg_BVALID_22 => '0',
      Dbg_BVALID_23 => '0',
      Dbg_BVALID_24 => '0',
      Dbg_BVALID_25 => '0',
      Dbg_BVALID_26 => '0',
      Dbg_BVALID_27 => '0',
      Dbg_BVALID_28 => '0',
      Dbg_BVALID_29 => '0',
      Dbg_BVALID_3 => '0',
      Dbg_BVALID_30 => '0',
      Dbg_BVALID_31 => '0',
      Dbg_BVALID_4 => '0',
      Dbg_BVALID_5 => '0',
      Dbg_BVALID_6 => '0',
      Dbg_BVALID_7 => '0',
      Dbg_BVALID_8 => '0',
      Dbg_BVALID_9 => '0',
      Dbg_Capture_0 => Dbg_Capture_0,
      Dbg_Capture_1 => NLW_U0_Dbg_Capture_1_UNCONNECTED,
      Dbg_Capture_10 => NLW_U0_Dbg_Capture_10_UNCONNECTED,
      Dbg_Capture_11 => NLW_U0_Dbg_Capture_11_UNCONNECTED,
      Dbg_Capture_12 => NLW_U0_Dbg_Capture_12_UNCONNECTED,
      Dbg_Capture_13 => NLW_U0_Dbg_Capture_13_UNCONNECTED,
      Dbg_Capture_14 => NLW_U0_Dbg_Capture_14_UNCONNECTED,
      Dbg_Capture_15 => NLW_U0_Dbg_Capture_15_UNCONNECTED,
      Dbg_Capture_16 => NLW_U0_Dbg_Capture_16_UNCONNECTED,
      Dbg_Capture_17 => NLW_U0_Dbg_Capture_17_UNCONNECTED,
      Dbg_Capture_18 => NLW_U0_Dbg_Capture_18_UNCONNECTED,
      Dbg_Capture_19 => NLW_U0_Dbg_Capture_19_UNCONNECTED,
      Dbg_Capture_2 => NLW_U0_Dbg_Capture_2_UNCONNECTED,
      Dbg_Capture_20 => NLW_U0_Dbg_Capture_20_UNCONNECTED,
      Dbg_Capture_21 => NLW_U0_Dbg_Capture_21_UNCONNECTED,
      Dbg_Capture_22 => NLW_U0_Dbg_Capture_22_UNCONNECTED,
      Dbg_Capture_23 => NLW_U0_Dbg_Capture_23_UNCONNECTED,
      Dbg_Capture_24 => NLW_U0_Dbg_Capture_24_UNCONNECTED,
      Dbg_Capture_25 => NLW_U0_Dbg_Capture_25_UNCONNECTED,
      Dbg_Capture_26 => NLW_U0_Dbg_Capture_26_UNCONNECTED,
      Dbg_Capture_27 => NLW_U0_Dbg_Capture_27_UNCONNECTED,
      Dbg_Capture_28 => NLW_U0_Dbg_Capture_28_UNCONNECTED,
      Dbg_Capture_29 => NLW_U0_Dbg_Capture_29_UNCONNECTED,
      Dbg_Capture_3 => NLW_U0_Dbg_Capture_3_UNCONNECTED,
      Dbg_Capture_30 => NLW_U0_Dbg_Capture_30_UNCONNECTED,
      Dbg_Capture_31 => NLW_U0_Dbg_Capture_31_UNCONNECTED,
      Dbg_Capture_4 => NLW_U0_Dbg_Capture_4_UNCONNECTED,
      Dbg_Capture_5 => NLW_U0_Dbg_Capture_5_UNCONNECTED,
      Dbg_Capture_6 => NLW_U0_Dbg_Capture_6_UNCONNECTED,
      Dbg_Capture_7 => NLW_U0_Dbg_Capture_7_UNCONNECTED,
      Dbg_Capture_8 => NLW_U0_Dbg_Capture_8_UNCONNECTED,
      Dbg_Capture_9 => NLW_U0_Dbg_Capture_9_UNCONNECTED,
      Dbg_Clk_0 => Dbg_Clk_0,
      Dbg_Clk_1 => NLW_U0_Dbg_Clk_1_UNCONNECTED,
      Dbg_Clk_10 => NLW_U0_Dbg_Clk_10_UNCONNECTED,
      Dbg_Clk_11 => NLW_U0_Dbg_Clk_11_UNCONNECTED,
      Dbg_Clk_12 => NLW_U0_Dbg_Clk_12_UNCONNECTED,
      Dbg_Clk_13 => NLW_U0_Dbg_Clk_13_UNCONNECTED,
      Dbg_Clk_14 => NLW_U0_Dbg_Clk_14_UNCONNECTED,
      Dbg_Clk_15 => NLW_U0_Dbg_Clk_15_UNCONNECTED,
      Dbg_Clk_16 => NLW_U0_Dbg_Clk_16_UNCONNECTED,
      Dbg_Clk_17 => NLW_U0_Dbg_Clk_17_UNCONNECTED,
      Dbg_Clk_18 => NLW_U0_Dbg_Clk_18_UNCONNECTED,
      Dbg_Clk_19 => NLW_U0_Dbg_Clk_19_UNCONNECTED,
      Dbg_Clk_2 => NLW_U0_Dbg_Clk_2_UNCONNECTED,
      Dbg_Clk_20 => NLW_U0_Dbg_Clk_20_UNCONNECTED,
      Dbg_Clk_21 => NLW_U0_Dbg_Clk_21_UNCONNECTED,
      Dbg_Clk_22 => NLW_U0_Dbg_Clk_22_UNCONNECTED,
      Dbg_Clk_23 => NLW_U0_Dbg_Clk_23_UNCONNECTED,
      Dbg_Clk_24 => NLW_U0_Dbg_Clk_24_UNCONNECTED,
      Dbg_Clk_25 => NLW_U0_Dbg_Clk_25_UNCONNECTED,
      Dbg_Clk_26 => NLW_U0_Dbg_Clk_26_UNCONNECTED,
      Dbg_Clk_27 => NLW_U0_Dbg_Clk_27_UNCONNECTED,
      Dbg_Clk_28 => NLW_U0_Dbg_Clk_28_UNCONNECTED,
      Dbg_Clk_29 => NLW_U0_Dbg_Clk_29_UNCONNECTED,
      Dbg_Clk_3 => NLW_U0_Dbg_Clk_3_UNCONNECTED,
      Dbg_Clk_30 => NLW_U0_Dbg_Clk_30_UNCONNECTED,
      Dbg_Clk_31 => NLW_U0_Dbg_Clk_31_UNCONNECTED,
      Dbg_Clk_4 => NLW_U0_Dbg_Clk_4_UNCONNECTED,
      Dbg_Clk_5 => NLW_U0_Dbg_Clk_5_UNCONNECTED,
      Dbg_Clk_6 => NLW_U0_Dbg_Clk_6_UNCONNECTED,
      Dbg_Clk_7 => NLW_U0_Dbg_Clk_7_UNCONNECTED,
      Dbg_Clk_8 => NLW_U0_Dbg_Clk_8_UNCONNECTED,
      Dbg_Clk_9 => NLW_U0_Dbg_Clk_9_UNCONNECTED,
      Dbg_Disable_0 => Dbg_Disable_0,
      Dbg_Disable_1 => NLW_U0_Dbg_Disable_1_UNCONNECTED,
      Dbg_Disable_10 => NLW_U0_Dbg_Disable_10_UNCONNECTED,
      Dbg_Disable_11 => NLW_U0_Dbg_Disable_11_UNCONNECTED,
      Dbg_Disable_12 => NLW_U0_Dbg_Disable_12_UNCONNECTED,
      Dbg_Disable_13 => NLW_U0_Dbg_Disable_13_UNCONNECTED,
      Dbg_Disable_14 => NLW_U0_Dbg_Disable_14_UNCONNECTED,
      Dbg_Disable_15 => NLW_U0_Dbg_Disable_15_UNCONNECTED,
      Dbg_Disable_16 => NLW_U0_Dbg_Disable_16_UNCONNECTED,
      Dbg_Disable_17 => NLW_U0_Dbg_Disable_17_UNCONNECTED,
      Dbg_Disable_18 => NLW_U0_Dbg_Disable_18_UNCONNECTED,
      Dbg_Disable_19 => NLW_U0_Dbg_Disable_19_UNCONNECTED,
      Dbg_Disable_2 => NLW_U0_Dbg_Disable_2_UNCONNECTED,
      Dbg_Disable_20 => NLW_U0_Dbg_Disable_20_UNCONNECTED,
      Dbg_Disable_21 => NLW_U0_Dbg_Disable_21_UNCONNECTED,
      Dbg_Disable_22 => NLW_U0_Dbg_Disable_22_UNCONNECTED,
      Dbg_Disable_23 => NLW_U0_Dbg_Disable_23_UNCONNECTED,
      Dbg_Disable_24 => NLW_U0_Dbg_Disable_24_UNCONNECTED,
      Dbg_Disable_25 => NLW_U0_Dbg_Disable_25_UNCONNECTED,
      Dbg_Disable_26 => NLW_U0_Dbg_Disable_26_UNCONNECTED,
      Dbg_Disable_27 => NLW_U0_Dbg_Disable_27_UNCONNECTED,
      Dbg_Disable_28 => NLW_U0_Dbg_Disable_28_UNCONNECTED,
      Dbg_Disable_29 => NLW_U0_Dbg_Disable_29_UNCONNECTED,
      Dbg_Disable_3 => NLW_U0_Dbg_Disable_3_UNCONNECTED,
      Dbg_Disable_30 => NLW_U0_Dbg_Disable_30_UNCONNECTED,
      Dbg_Disable_31 => NLW_U0_Dbg_Disable_31_UNCONNECTED,
      Dbg_Disable_4 => NLW_U0_Dbg_Disable_4_UNCONNECTED,
      Dbg_Disable_5 => NLW_U0_Dbg_Disable_5_UNCONNECTED,
      Dbg_Disable_6 => NLW_U0_Dbg_Disable_6_UNCONNECTED,
      Dbg_Disable_7 => NLW_U0_Dbg_Disable_7_UNCONNECTED,
      Dbg_Disable_8 => NLW_U0_Dbg_Disable_8_UNCONNECTED,
      Dbg_Disable_9 => NLW_U0_Dbg_Disable_9_UNCONNECTED,
      Dbg_RDATA_0(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_1(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_10(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_11(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_12(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_13(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_14(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_15(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_16(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_17(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_18(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_19(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_2(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_20(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_21(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_22(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_23(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_24(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_25(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_26(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_27(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_28(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_29(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_3(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_30(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_31(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_4(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_5(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_6(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_7(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_8(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RDATA_9(31 downto 0) => B"00000000000000000000000000000000",
      Dbg_RREADY_0 => NLW_U0_Dbg_RREADY_0_UNCONNECTED,
      Dbg_RREADY_1 => NLW_U0_Dbg_RREADY_1_UNCONNECTED,
      Dbg_RREADY_10 => NLW_U0_Dbg_RREADY_10_UNCONNECTED,
      Dbg_RREADY_11 => NLW_U0_Dbg_RREADY_11_UNCONNECTED,
      Dbg_RREADY_12 => NLW_U0_Dbg_RREADY_12_UNCONNECTED,
      Dbg_RREADY_13 => NLW_U0_Dbg_RREADY_13_UNCONNECTED,
      Dbg_RREADY_14 => NLW_U0_Dbg_RREADY_14_UNCONNECTED,
      Dbg_RREADY_15 => NLW_U0_Dbg_RREADY_15_UNCONNECTED,
      Dbg_RREADY_16 => NLW_U0_Dbg_RREADY_16_UNCONNECTED,
      Dbg_RREADY_17 => NLW_U0_Dbg_RREADY_17_UNCONNECTED,
      Dbg_RREADY_18 => NLW_U0_Dbg_RREADY_18_UNCONNECTED,
      Dbg_RREADY_19 => NLW_U0_Dbg_RREADY_19_UNCONNECTED,
      Dbg_RREADY_2 => NLW_U0_Dbg_RREADY_2_UNCONNECTED,
      Dbg_RREADY_20 => NLW_U0_Dbg_RREADY_20_UNCONNECTED,
      Dbg_RREADY_21 => NLW_U0_Dbg_RREADY_21_UNCONNECTED,
      Dbg_RREADY_22 => NLW_U0_Dbg_RREADY_22_UNCONNECTED,
      Dbg_RREADY_23 => NLW_U0_Dbg_RREADY_23_UNCONNECTED,
      Dbg_RREADY_24 => NLW_U0_Dbg_RREADY_24_UNCONNECTED,
      Dbg_RREADY_25 => NLW_U0_Dbg_RREADY_25_UNCONNECTED,
      Dbg_RREADY_26 => NLW_U0_Dbg_RREADY_26_UNCONNECTED,
      Dbg_RREADY_27 => NLW_U0_Dbg_RREADY_27_UNCONNECTED,
      Dbg_RREADY_28 => NLW_U0_Dbg_RREADY_28_UNCONNECTED,
      Dbg_RREADY_29 => NLW_U0_Dbg_RREADY_29_UNCONNECTED,
      Dbg_RREADY_3 => NLW_U0_Dbg_RREADY_3_UNCONNECTED,
      Dbg_RREADY_30 => NLW_U0_Dbg_RREADY_30_UNCONNECTED,
      Dbg_RREADY_31 => NLW_U0_Dbg_RREADY_31_UNCONNECTED,
      Dbg_RREADY_4 => NLW_U0_Dbg_RREADY_4_UNCONNECTED,
      Dbg_RREADY_5 => NLW_U0_Dbg_RREADY_5_UNCONNECTED,
      Dbg_RREADY_6 => NLW_U0_Dbg_RREADY_6_UNCONNECTED,
      Dbg_RREADY_7 => NLW_U0_Dbg_RREADY_7_UNCONNECTED,
      Dbg_RREADY_8 => NLW_U0_Dbg_RREADY_8_UNCONNECTED,
      Dbg_RREADY_9 => NLW_U0_Dbg_RREADY_9_UNCONNECTED,
      Dbg_RRESP_0(1 downto 0) => B"00",
      Dbg_RRESP_1(1 downto 0) => B"00",
      Dbg_RRESP_10(1 downto 0) => B"00",
      Dbg_RRESP_11(1 downto 0) => B"00",
      Dbg_RRESP_12(1 downto 0) => B"00",
      Dbg_RRESP_13(1 downto 0) => B"00",
      Dbg_RRESP_14(1 downto 0) => B"00",
      Dbg_RRESP_15(1 downto 0) => B"00",
      Dbg_RRESP_16(1 downto 0) => B"00",
      Dbg_RRESP_17(1 downto 0) => B"00",
      Dbg_RRESP_18(1 downto 0) => B"00",
      Dbg_RRESP_19(1 downto 0) => B"00",
      Dbg_RRESP_2(1 downto 0) => B"00",
      Dbg_RRESP_20(1 downto 0) => B"00",
      Dbg_RRESP_21(1 downto 0) => B"00",
      Dbg_RRESP_22(1 downto 0) => B"00",
      Dbg_RRESP_23(1 downto 0) => B"00",
      Dbg_RRESP_24(1 downto 0) => B"00",
      Dbg_RRESP_25(1 downto 0) => B"00",
      Dbg_RRESP_26(1 downto 0) => B"00",
      Dbg_RRESP_27(1 downto 0) => B"00",
      Dbg_RRESP_28(1 downto 0) => B"00",
      Dbg_RRESP_29(1 downto 0) => B"00",
      Dbg_RRESP_3(1 downto 0) => B"00",
      Dbg_RRESP_30(1 downto 0) => B"00",
      Dbg_RRESP_31(1 downto 0) => B"00",
      Dbg_RRESP_4(1 downto 0) => B"00",
      Dbg_RRESP_5(1 downto 0) => B"00",
      Dbg_RRESP_6(1 downto 0) => B"00",
      Dbg_RRESP_7(1 downto 0) => B"00",
      Dbg_RRESP_8(1 downto 0) => B"00",
      Dbg_RRESP_9(1 downto 0) => B"00",
      Dbg_RVALID_0 => '0',
      Dbg_RVALID_1 => '0',
      Dbg_RVALID_10 => '0',
      Dbg_RVALID_11 => '0',
      Dbg_RVALID_12 => '0',
      Dbg_RVALID_13 => '0',
      Dbg_RVALID_14 => '0',
      Dbg_RVALID_15 => '0',
      Dbg_RVALID_16 => '0',
      Dbg_RVALID_17 => '0',
      Dbg_RVALID_18 => '0',
      Dbg_RVALID_19 => '0',
      Dbg_RVALID_2 => '0',
      Dbg_RVALID_20 => '0',
      Dbg_RVALID_21 => '0',
      Dbg_RVALID_22 => '0',
      Dbg_RVALID_23 => '0',
      Dbg_RVALID_24 => '0',
      Dbg_RVALID_25 => '0',
      Dbg_RVALID_26 => '0',
      Dbg_RVALID_27 => '0',
      Dbg_RVALID_28 => '0',
      Dbg_RVALID_29 => '0',
      Dbg_RVALID_3 => '0',
      Dbg_RVALID_30 => '0',
      Dbg_RVALID_31 => '0',
      Dbg_RVALID_4 => '0',
      Dbg_RVALID_5 => '0',
      Dbg_RVALID_6 => '0',
      Dbg_RVALID_7 => '0',
      Dbg_RVALID_8 => '0',
      Dbg_RVALID_9 => '0',
      Dbg_Reg_En_0(0 to 7) => Dbg_Reg_En_0(0 to 7),
      Dbg_Reg_En_1(0 to 7) => NLW_U0_Dbg_Reg_En_1_UNCONNECTED(0 to 7),
      Dbg_Reg_En_10(0 to 7) => NLW_U0_Dbg_Reg_En_10_UNCONNECTED(0 to 7),
      Dbg_Reg_En_11(0 to 7) => NLW_U0_Dbg_Reg_En_11_UNCONNECTED(0 to 7),
      Dbg_Reg_En_12(0 to 7) => NLW_U0_Dbg_Reg_En_12_UNCONNECTED(0 to 7),
      Dbg_Reg_En_13(0 to 7) => NLW_U0_Dbg_Reg_En_13_UNCONNECTED(0 to 7),
      Dbg_Reg_En_14(0 to 7) => NLW_U0_Dbg_Reg_En_14_UNCONNECTED(0 to 7),
      Dbg_Reg_En_15(0 to 7) => NLW_U0_Dbg_Reg_En_15_UNCONNECTED(0 to 7),
      Dbg_Reg_En_16(0 to 7) => NLW_U0_Dbg_Reg_En_16_UNCONNECTED(0 to 7),
      Dbg_Reg_En_17(0 to 7) => NLW_U0_Dbg_Reg_En_17_UNCONNECTED(0 to 7),
      Dbg_Reg_En_18(0 to 7) => NLW_U0_Dbg_Reg_En_18_UNCONNECTED(0 to 7),
      Dbg_Reg_En_19(0 to 7) => NLW_U0_Dbg_Reg_En_19_UNCONNECTED(0 to 7),
      Dbg_Reg_En_2(0 to 7) => NLW_U0_Dbg_Reg_En_2_UNCONNECTED(0 to 7),
      Dbg_Reg_En_20(0 to 7) => NLW_U0_Dbg_Reg_En_20_UNCONNECTED(0 to 7),
      Dbg_Reg_En_21(0 to 7) => NLW_U0_Dbg_Reg_En_21_UNCONNECTED(0 to 7),
      Dbg_Reg_En_22(0 to 7) => NLW_U0_Dbg_Reg_En_22_UNCONNECTED(0 to 7),
      Dbg_Reg_En_23(0 to 7) => NLW_U0_Dbg_Reg_En_23_UNCONNECTED(0 to 7),
      Dbg_Reg_En_24(0 to 7) => NLW_U0_Dbg_Reg_En_24_UNCONNECTED(0 to 7),
      Dbg_Reg_En_25(0 to 7) => NLW_U0_Dbg_Reg_En_25_UNCONNECTED(0 to 7),
      Dbg_Reg_En_26(0 to 7) => NLW_U0_Dbg_Reg_En_26_UNCONNECTED(0 to 7),
      Dbg_Reg_En_27(0 to 7) => NLW_U0_Dbg_Reg_En_27_UNCONNECTED(0 to 7),
      Dbg_Reg_En_28(0 to 7) => NLW_U0_Dbg_Reg_En_28_UNCONNECTED(0 to 7),
      Dbg_Reg_En_29(0 to 7) => NLW_U0_Dbg_Reg_En_29_UNCONNECTED(0 to 7),
      Dbg_Reg_En_3(0 to 7) => NLW_U0_Dbg_Reg_En_3_UNCONNECTED(0 to 7),
      Dbg_Reg_En_30(0 to 7) => NLW_U0_Dbg_Reg_En_30_UNCONNECTED(0 to 7),
      Dbg_Reg_En_31(0 to 7) => NLW_U0_Dbg_Reg_En_31_UNCONNECTED(0 to 7),
      Dbg_Reg_En_4(0 to 7) => NLW_U0_Dbg_Reg_En_4_UNCONNECTED(0 to 7),
      Dbg_Reg_En_5(0 to 7) => NLW_U0_Dbg_Reg_En_5_UNCONNECTED(0 to 7),
      Dbg_Reg_En_6(0 to 7) => NLW_U0_Dbg_Reg_En_6_UNCONNECTED(0 to 7),
      Dbg_Reg_En_7(0 to 7) => NLW_U0_Dbg_Reg_En_7_UNCONNECTED(0 to 7),
      Dbg_Reg_En_8(0 to 7) => NLW_U0_Dbg_Reg_En_8_UNCONNECTED(0 to 7),
      Dbg_Reg_En_9(0 to 7) => NLW_U0_Dbg_Reg_En_9_UNCONNECTED(0 to 7),
      Dbg_Rst_0 => Dbg_Rst_0,
      Dbg_Rst_1 => NLW_U0_Dbg_Rst_1_UNCONNECTED,
      Dbg_Rst_10 => NLW_U0_Dbg_Rst_10_UNCONNECTED,
      Dbg_Rst_11 => NLW_U0_Dbg_Rst_11_UNCONNECTED,
      Dbg_Rst_12 => NLW_U0_Dbg_Rst_12_UNCONNECTED,
      Dbg_Rst_13 => NLW_U0_Dbg_Rst_13_UNCONNECTED,
      Dbg_Rst_14 => NLW_U0_Dbg_Rst_14_UNCONNECTED,
      Dbg_Rst_15 => NLW_U0_Dbg_Rst_15_UNCONNECTED,
      Dbg_Rst_16 => NLW_U0_Dbg_Rst_16_UNCONNECTED,
      Dbg_Rst_17 => NLW_U0_Dbg_Rst_17_UNCONNECTED,
      Dbg_Rst_18 => NLW_U0_Dbg_Rst_18_UNCONNECTED,
      Dbg_Rst_19 => NLW_U0_Dbg_Rst_19_UNCONNECTED,
      Dbg_Rst_2 => NLW_U0_Dbg_Rst_2_UNCONNECTED,
      Dbg_Rst_20 => NLW_U0_Dbg_Rst_20_UNCONNECTED,
      Dbg_Rst_21 => NLW_U0_Dbg_Rst_21_UNCONNECTED,
      Dbg_Rst_22 => NLW_U0_Dbg_Rst_22_UNCONNECTED,
      Dbg_Rst_23 => NLW_U0_Dbg_Rst_23_UNCONNECTED,
      Dbg_Rst_24 => NLW_U0_Dbg_Rst_24_UNCONNECTED,
      Dbg_Rst_25 => NLW_U0_Dbg_Rst_25_UNCONNECTED,
      Dbg_Rst_26 => NLW_U0_Dbg_Rst_26_UNCONNECTED,
      Dbg_Rst_27 => NLW_U0_Dbg_Rst_27_UNCONNECTED,
      Dbg_Rst_28 => NLW_U0_Dbg_Rst_28_UNCONNECTED,
      Dbg_Rst_29 => NLW_U0_Dbg_Rst_29_UNCONNECTED,
      Dbg_Rst_3 => NLW_U0_Dbg_Rst_3_UNCONNECTED,
      Dbg_Rst_30 => NLW_U0_Dbg_Rst_30_UNCONNECTED,
      Dbg_Rst_31 => NLW_U0_Dbg_Rst_31_UNCONNECTED,
      Dbg_Rst_4 => NLW_U0_Dbg_Rst_4_UNCONNECTED,
      Dbg_Rst_5 => NLW_U0_Dbg_Rst_5_UNCONNECTED,
      Dbg_Rst_6 => NLW_U0_Dbg_Rst_6_UNCONNECTED,
      Dbg_Rst_7 => NLW_U0_Dbg_Rst_7_UNCONNECTED,
      Dbg_Rst_8 => NLW_U0_Dbg_Rst_8_UNCONNECTED,
      Dbg_Rst_9 => NLW_U0_Dbg_Rst_9_UNCONNECTED,
      Dbg_Shift_0 => Dbg_Shift_0,
      Dbg_Shift_1 => NLW_U0_Dbg_Shift_1_UNCONNECTED,
      Dbg_Shift_10 => NLW_U0_Dbg_Shift_10_UNCONNECTED,
      Dbg_Shift_11 => NLW_U0_Dbg_Shift_11_UNCONNECTED,
      Dbg_Shift_12 => NLW_U0_Dbg_Shift_12_UNCONNECTED,
      Dbg_Shift_13 => NLW_U0_Dbg_Shift_13_UNCONNECTED,
      Dbg_Shift_14 => NLW_U0_Dbg_Shift_14_UNCONNECTED,
      Dbg_Shift_15 => NLW_U0_Dbg_Shift_15_UNCONNECTED,
      Dbg_Shift_16 => NLW_U0_Dbg_Shift_16_UNCONNECTED,
      Dbg_Shift_17 => NLW_U0_Dbg_Shift_17_UNCONNECTED,
      Dbg_Shift_18 => NLW_U0_Dbg_Shift_18_UNCONNECTED,
      Dbg_Shift_19 => NLW_U0_Dbg_Shift_19_UNCONNECTED,
      Dbg_Shift_2 => NLW_U0_Dbg_Shift_2_UNCONNECTED,
      Dbg_Shift_20 => NLW_U0_Dbg_Shift_20_UNCONNECTED,
      Dbg_Shift_21 => NLW_U0_Dbg_Shift_21_UNCONNECTED,
      Dbg_Shift_22 => NLW_U0_Dbg_Shift_22_UNCONNECTED,
      Dbg_Shift_23 => NLW_U0_Dbg_Shift_23_UNCONNECTED,
      Dbg_Shift_24 => NLW_U0_Dbg_Shift_24_UNCONNECTED,
      Dbg_Shift_25 => NLW_U0_Dbg_Shift_25_UNCONNECTED,
      Dbg_Shift_26 => NLW_U0_Dbg_Shift_26_UNCONNECTED,
      Dbg_Shift_27 => NLW_U0_Dbg_Shift_27_UNCONNECTED,
      Dbg_Shift_28 => NLW_U0_Dbg_Shift_28_UNCONNECTED,
      Dbg_Shift_29 => NLW_U0_Dbg_Shift_29_UNCONNECTED,
      Dbg_Shift_3 => NLW_U0_Dbg_Shift_3_UNCONNECTED,
      Dbg_Shift_30 => NLW_U0_Dbg_Shift_30_UNCONNECTED,
      Dbg_Shift_31 => NLW_U0_Dbg_Shift_31_UNCONNECTED,
      Dbg_Shift_4 => NLW_U0_Dbg_Shift_4_UNCONNECTED,
      Dbg_Shift_5 => NLW_U0_Dbg_Shift_5_UNCONNECTED,
      Dbg_Shift_6 => NLW_U0_Dbg_Shift_6_UNCONNECTED,
      Dbg_Shift_7 => NLW_U0_Dbg_Shift_7_UNCONNECTED,
      Dbg_Shift_8 => NLW_U0_Dbg_Shift_8_UNCONNECTED,
      Dbg_Shift_9 => NLW_U0_Dbg_Shift_9_UNCONNECTED,
      Dbg_TDI_0 => Dbg_TDI_0,
      Dbg_TDI_1 => NLW_U0_Dbg_TDI_1_UNCONNECTED,
      Dbg_TDI_10 => NLW_U0_Dbg_TDI_10_UNCONNECTED,
      Dbg_TDI_11 => NLW_U0_Dbg_TDI_11_UNCONNECTED,
      Dbg_TDI_12 => NLW_U0_Dbg_TDI_12_UNCONNECTED,
      Dbg_TDI_13 => NLW_U0_Dbg_TDI_13_UNCONNECTED,
      Dbg_TDI_14 => NLW_U0_Dbg_TDI_14_UNCONNECTED,
      Dbg_TDI_15 => NLW_U0_Dbg_TDI_15_UNCONNECTED,
      Dbg_TDI_16 => NLW_U0_Dbg_TDI_16_UNCONNECTED,
      Dbg_TDI_17 => NLW_U0_Dbg_TDI_17_UNCONNECTED,
      Dbg_TDI_18 => NLW_U0_Dbg_TDI_18_UNCONNECTED,
      Dbg_TDI_19 => NLW_U0_Dbg_TDI_19_UNCONNECTED,
      Dbg_TDI_2 => NLW_U0_Dbg_TDI_2_UNCONNECTED,
      Dbg_TDI_20 => NLW_U0_Dbg_TDI_20_UNCONNECTED,
      Dbg_TDI_21 => NLW_U0_Dbg_TDI_21_UNCONNECTED,
      Dbg_TDI_22 => NLW_U0_Dbg_TDI_22_UNCONNECTED,
      Dbg_TDI_23 => NLW_U0_Dbg_TDI_23_UNCONNECTED,
      Dbg_TDI_24 => NLW_U0_Dbg_TDI_24_UNCONNECTED,
      Dbg_TDI_25 => NLW_U0_Dbg_TDI_25_UNCONNECTED,
      Dbg_TDI_26 => NLW_U0_Dbg_TDI_26_UNCONNECTED,
      Dbg_TDI_27 => NLW_U0_Dbg_TDI_27_UNCONNECTED,
      Dbg_TDI_28 => NLW_U0_Dbg_TDI_28_UNCONNECTED,
      Dbg_TDI_29 => NLW_U0_Dbg_TDI_29_UNCONNECTED,
      Dbg_TDI_3 => NLW_U0_Dbg_TDI_3_UNCONNECTED,
      Dbg_TDI_30 => NLW_U0_Dbg_TDI_30_UNCONNECTED,
      Dbg_TDI_31 => NLW_U0_Dbg_TDI_31_UNCONNECTED,
      Dbg_TDI_4 => NLW_U0_Dbg_TDI_4_UNCONNECTED,
      Dbg_TDI_5 => NLW_U0_Dbg_TDI_5_UNCONNECTED,
      Dbg_TDI_6 => NLW_U0_Dbg_TDI_6_UNCONNECTED,
      Dbg_TDI_7 => NLW_U0_Dbg_TDI_7_UNCONNECTED,
      Dbg_TDI_8 => NLW_U0_Dbg_TDI_8_UNCONNECTED,
      Dbg_TDI_9 => NLW_U0_Dbg_TDI_9_UNCONNECTED,
      Dbg_TDO_0 => Dbg_TDO_0,
      Dbg_TDO_1 => '0',
      Dbg_TDO_10 => '0',
      Dbg_TDO_11 => '0',
      Dbg_TDO_12 => '0',
      Dbg_TDO_13 => '0',
      Dbg_TDO_14 => '0',
      Dbg_TDO_15 => '0',
      Dbg_TDO_16 => '0',
      Dbg_TDO_17 => '0',
      Dbg_TDO_18 => '0',
      Dbg_TDO_19 => '0',
      Dbg_TDO_2 => '0',
      Dbg_TDO_20 => '0',
      Dbg_TDO_21 => '0',
      Dbg_TDO_22 => '0',
      Dbg_TDO_23 => '0',
      Dbg_TDO_24 => '0',
      Dbg_TDO_25 => '0',
      Dbg_TDO_26 => '0',
      Dbg_TDO_27 => '0',
      Dbg_TDO_28 => '0',
      Dbg_TDO_29 => '0',
      Dbg_TDO_3 => '0',
      Dbg_TDO_30 => '0',
      Dbg_TDO_31 => '0',
      Dbg_TDO_4 => '0',
      Dbg_TDO_5 => '0',
      Dbg_TDO_6 => '0',
      Dbg_TDO_7 => '0',
      Dbg_TDO_8 => '0',
      Dbg_TDO_9 => '0',
      Dbg_TrClk_0 => Dbg_TrClk_0,
      Dbg_TrClk_1 => NLW_U0_Dbg_TrClk_1_UNCONNECTED,
      Dbg_TrClk_10 => NLW_U0_Dbg_TrClk_10_UNCONNECTED,
      Dbg_TrClk_11 => NLW_U0_Dbg_TrClk_11_UNCONNECTED,
      Dbg_TrClk_12 => NLW_U0_Dbg_TrClk_12_UNCONNECTED,
      Dbg_TrClk_13 => NLW_U0_Dbg_TrClk_13_UNCONNECTED,
      Dbg_TrClk_14 => NLW_U0_Dbg_TrClk_14_UNCONNECTED,
      Dbg_TrClk_15 => NLW_U0_Dbg_TrClk_15_UNCONNECTED,
      Dbg_TrClk_16 => NLW_U0_Dbg_TrClk_16_UNCONNECTED,
      Dbg_TrClk_17 => NLW_U0_Dbg_TrClk_17_UNCONNECTED,
      Dbg_TrClk_18 => NLW_U0_Dbg_TrClk_18_UNCONNECTED,
      Dbg_TrClk_19 => NLW_U0_Dbg_TrClk_19_UNCONNECTED,
      Dbg_TrClk_2 => NLW_U0_Dbg_TrClk_2_UNCONNECTED,
      Dbg_TrClk_20 => NLW_U0_Dbg_TrClk_20_UNCONNECTED,
      Dbg_TrClk_21 => NLW_U0_Dbg_TrClk_21_UNCONNECTED,
      Dbg_TrClk_22 => NLW_U0_Dbg_TrClk_22_UNCONNECTED,
      Dbg_TrClk_23 => NLW_U0_Dbg_TrClk_23_UNCONNECTED,
      Dbg_TrClk_24 => NLW_U0_Dbg_TrClk_24_UNCONNECTED,
      Dbg_TrClk_25 => NLW_U0_Dbg_TrClk_25_UNCONNECTED,
      Dbg_TrClk_26 => NLW_U0_Dbg_TrClk_26_UNCONNECTED,
      Dbg_TrClk_27 => NLW_U0_Dbg_TrClk_27_UNCONNECTED,
      Dbg_TrClk_28 => NLW_U0_Dbg_TrClk_28_UNCONNECTED,
      Dbg_TrClk_29 => NLW_U0_Dbg_TrClk_29_UNCONNECTED,
      Dbg_TrClk_3 => NLW_U0_Dbg_TrClk_3_UNCONNECTED,
      Dbg_TrClk_30 => NLW_U0_Dbg_TrClk_30_UNCONNECTED,
      Dbg_TrClk_31 => NLW_U0_Dbg_TrClk_31_UNCONNECTED,
      Dbg_TrClk_4 => NLW_U0_Dbg_TrClk_4_UNCONNECTED,
      Dbg_TrClk_5 => NLW_U0_Dbg_TrClk_5_UNCONNECTED,
      Dbg_TrClk_6 => NLW_U0_Dbg_TrClk_6_UNCONNECTED,
      Dbg_TrClk_7 => NLW_U0_Dbg_TrClk_7_UNCONNECTED,
      Dbg_TrClk_8 => NLW_U0_Dbg_TrClk_8_UNCONNECTED,
      Dbg_TrClk_9 => NLW_U0_Dbg_TrClk_9_UNCONNECTED,
      Dbg_TrData_0(0 to 35) => Dbg_TrData_0(0 to 35),
      Dbg_TrData_1(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_10(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_11(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_12(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_13(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_14(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_15(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_16(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_17(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_18(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_19(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_2(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_20(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_21(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_22(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_23(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_24(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_25(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_26(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_27(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_28(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_29(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_3(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_30(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_31(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_4(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_5(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_6(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_7(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_8(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrData_9(0 to 35) => B"000000000000000000000000000000000000",
      Dbg_TrReady_0 => Dbg_TrReady_0,
      Dbg_TrReady_1 => NLW_U0_Dbg_TrReady_1_UNCONNECTED,
      Dbg_TrReady_10 => NLW_U0_Dbg_TrReady_10_UNCONNECTED,
      Dbg_TrReady_11 => NLW_U0_Dbg_TrReady_11_UNCONNECTED,
      Dbg_TrReady_12 => NLW_U0_Dbg_TrReady_12_UNCONNECTED,
      Dbg_TrReady_13 => NLW_U0_Dbg_TrReady_13_UNCONNECTED,
      Dbg_TrReady_14 => NLW_U0_Dbg_TrReady_14_UNCONNECTED,
      Dbg_TrReady_15 => NLW_U0_Dbg_TrReady_15_UNCONNECTED,
      Dbg_TrReady_16 => NLW_U0_Dbg_TrReady_16_UNCONNECTED,
      Dbg_TrReady_17 => NLW_U0_Dbg_TrReady_17_UNCONNECTED,
      Dbg_TrReady_18 => NLW_U0_Dbg_TrReady_18_UNCONNECTED,
      Dbg_TrReady_19 => NLW_U0_Dbg_TrReady_19_UNCONNECTED,
      Dbg_TrReady_2 => NLW_U0_Dbg_TrReady_2_UNCONNECTED,
      Dbg_TrReady_20 => NLW_U0_Dbg_TrReady_20_UNCONNECTED,
      Dbg_TrReady_21 => NLW_U0_Dbg_TrReady_21_UNCONNECTED,
      Dbg_TrReady_22 => NLW_U0_Dbg_TrReady_22_UNCONNECTED,
      Dbg_TrReady_23 => NLW_U0_Dbg_TrReady_23_UNCONNECTED,
      Dbg_TrReady_24 => NLW_U0_Dbg_TrReady_24_UNCONNECTED,
      Dbg_TrReady_25 => NLW_U0_Dbg_TrReady_25_UNCONNECTED,
      Dbg_TrReady_26 => NLW_U0_Dbg_TrReady_26_UNCONNECTED,
      Dbg_TrReady_27 => NLW_U0_Dbg_TrReady_27_UNCONNECTED,
      Dbg_TrReady_28 => NLW_U0_Dbg_TrReady_28_UNCONNECTED,
      Dbg_TrReady_29 => NLW_U0_Dbg_TrReady_29_UNCONNECTED,
      Dbg_TrReady_3 => NLW_U0_Dbg_TrReady_3_UNCONNECTED,
      Dbg_TrReady_30 => NLW_U0_Dbg_TrReady_30_UNCONNECTED,
      Dbg_TrReady_31 => NLW_U0_Dbg_TrReady_31_UNCONNECTED,
      Dbg_TrReady_4 => NLW_U0_Dbg_TrReady_4_UNCONNECTED,
      Dbg_TrReady_5 => NLW_U0_Dbg_TrReady_5_UNCONNECTED,
      Dbg_TrReady_6 => NLW_U0_Dbg_TrReady_6_UNCONNECTED,
      Dbg_TrReady_7 => NLW_U0_Dbg_TrReady_7_UNCONNECTED,
      Dbg_TrReady_8 => NLW_U0_Dbg_TrReady_8_UNCONNECTED,
      Dbg_TrReady_9 => NLW_U0_Dbg_TrReady_9_UNCONNECTED,
      Dbg_TrValid_0 => Dbg_TrValid_0,
      Dbg_TrValid_1 => '0',
      Dbg_TrValid_10 => '0',
      Dbg_TrValid_11 => '0',
      Dbg_TrValid_12 => '0',
      Dbg_TrValid_13 => '0',
      Dbg_TrValid_14 => '0',
      Dbg_TrValid_15 => '0',
      Dbg_TrValid_16 => '0',
      Dbg_TrValid_17 => '0',
      Dbg_TrValid_18 => '0',
      Dbg_TrValid_19 => '0',
      Dbg_TrValid_2 => '0',
      Dbg_TrValid_20 => '0',
      Dbg_TrValid_21 => '0',
      Dbg_TrValid_22 => '0',
      Dbg_TrValid_23 => '0',
      Dbg_TrValid_24 => '0',
      Dbg_TrValid_25 => '0',
      Dbg_TrValid_26 => '0',
      Dbg_TrValid_27 => '0',
      Dbg_TrValid_28 => '0',
      Dbg_TrValid_29 => '0',
      Dbg_TrValid_3 => '0',
      Dbg_TrValid_30 => '0',
      Dbg_TrValid_31 => '0',
      Dbg_TrValid_4 => '0',
      Dbg_TrValid_5 => '0',
      Dbg_TrValid_6 => '0',
      Dbg_TrValid_7 => '0',
      Dbg_TrValid_8 => '0',
      Dbg_TrValid_9 => '0',
      Dbg_Trig_Ack_In_0(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_0_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_1(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_1_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_10(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_10_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_11(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_11_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_12(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_12_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_13(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_13_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_14(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_14_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_15(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_15_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_16(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_16_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_17(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_17_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_18(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_18_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_19(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_19_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_2(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_2_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_20(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_20_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_21(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_21_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_22(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_22_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_23(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_23_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_24(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_24_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_25(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_25_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_26(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_26_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_27(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_27_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_28(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_28_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_29(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_29_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_3(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_3_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_30(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_30_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_31(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_31_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_4(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_4_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_5(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_5_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_6(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_6_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_7(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_7_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_8(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_8_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_In_9(0 to 7) => NLW_U0_Dbg_Trig_Ack_In_9_UNCONNECTED(0 to 7),
      Dbg_Trig_Ack_Out_0(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_1(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_10(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_11(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_12(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_13(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_14(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_15(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_16(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_17(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_18(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_19(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_2(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_20(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_21(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_22(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_23(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_24(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_25(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_26(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_27(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_28(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_29(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_3(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_30(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_31(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_4(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_5(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_6(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_7(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_8(0 to 7) => B"00000000",
      Dbg_Trig_Ack_Out_9(0 to 7) => B"00000000",
      Dbg_Trig_In_0(0 to 7) => B"00000000",
      Dbg_Trig_In_1(0 to 7) => B"00000000",
      Dbg_Trig_In_10(0 to 7) => B"00000000",
      Dbg_Trig_In_11(0 to 7) => B"00000000",
      Dbg_Trig_In_12(0 to 7) => B"00000000",
      Dbg_Trig_In_13(0 to 7) => B"00000000",
      Dbg_Trig_In_14(0 to 7) => B"00000000",
      Dbg_Trig_In_15(0 to 7) => B"00000000",
      Dbg_Trig_In_16(0 to 7) => B"00000000",
      Dbg_Trig_In_17(0 to 7) => B"00000000",
      Dbg_Trig_In_18(0 to 7) => B"00000000",
      Dbg_Trig_In_19(0 to 7) => B"00000000",
      Dbg_Trig_In_2(0 to 7) => B"00000000",
      Dbg_Trig_In_20(0 to 7) => B"00000000",
      Dbg_Trig_In_21(0 to 7) => B"00000000",
      Dbg_Trig_In_22(0 to 7) => B"00000000",
      Dbg_Trig_In_23(0 to 7) => B"00000000",
      Dbg_Trig_In_24(0 to 7) => B"00000000",
      Dbg_Trig_In_25(0 to 7) => B"00000000",
      Dbg_Trig_In_26(0 to 7) => B"00000000",
      Dbg_Trig_In_27(0 to 7) => B"00000000",
      Dbg_Trig_In_28(0 to 7) => B"00000000",
      Dbg_Trig_In_29(0 to 7) => B"00000000",
      Dbg_Trig_In_3(0 to 7) => B"00000000",
      Dbg_Trig_In_30(0 to 7) => B"00000000",
      Dbg_Trig_In_31(0 to 7) => B"00000000",
      Dbg_Trig_In_4(0 to 7) => B"00000000",
      Dbg_Trig_In_5(0 to 7) => B"00000000",
      Dbg_Trig_In_6(0 to 7) => B"00000000",
      Dbg_Trig_In_7(0 to 7) => B"00000000",
      Dbg_Trig_In_8(0 to 7) => B"00000000",
      Dbg_Trig_In_9(0 to 7) => B"00000000",
      Dbg_Trig_Out_0(0 to 7) => NLW_U0_Dbg_Trig_Out_0_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_1(0 to 7) => NLW_U0_Dbg_Trig_Out_1_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_10(0 to 7) => NLW_U0_Dbg_Trig_Out_10_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_11(0 to 7) => NLW_U0_Dbg_Trig_Out_11_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_12(0 to 7) => NLW_U0_Dbg_Trig_Out_12_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_13(0 to 7) => NLW_U0_Dbg_Trig_Out_13_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_14(0 to 7) => NLW_U0_Dbg_Trig_Out_14_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_15(0 to 7) => NLW_U0_Dbg_Trig_Out_15_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_16(0 to 7) => NLW_U0_Dbg_Trig_Out_16_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_17(0 to 7) => NLW_U0_Dbg_Trig_Out_17_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_18(0 to 7) => NLW_U0_Dbg_Trig_Out_18_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_19(0 to 7) => NLW_U0_Dbg_Trig_Out_19_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_2(0 to 7) => NLW_U0_Dbg_Trig_Out_2_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_20(0 to 7) => NLW_U0_Dbg_Trig_Out_20_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_21(0 to 7) => NLW_U0_Dbg_Trig_Out_21_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_22(0 to 7) => NLW_U0_Dbg_Trig_Out_22_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_23(0 to 7) => NLW_U0_Dbg_Trig_Out_23_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_24(0 to 7) => NLW_U0_Dbg_Trig_Out_24_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_25(0 to 7) => NLW_U0_Dbg_Trig_Out_25_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_26(0 to 7) => NLW_U0_Dbg_Trig_Out_26_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_27(0 to 7) => NLW_U0_Dbg_Trig_Out_27_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_28(0 to 7) => NLW_U0_Dbg_Trig_Out_28_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_29(0 to 7) => NLW_U0_Dbg_Trig_Out_29_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_3(0 to 7) => NLW_U0_Dbg_Trig_Out_3_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_30(0 to 7) => NLW_U0_Dbg_Trig_Out_30_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_31(0 to 7) => NLW_U0_Dbg_Trig_Out_31_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_4(0 to 7) => NLW_U0_Dbg_Trig_Out_4_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_5(0 to 7) => NLW_U0_Dbg_Trig_Out_5_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_6(0 to 7) => NLW_U0_Dbg_Trig_Out_6_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_7(0 to 7) => NLW_U0_Dbg_Trig_Out_7_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_8(0 to 7) => NLW_U0_Dbg_Trig_Out_8_UNCONNECTED(0 to 7),
      Dbg_Trig_Out_9(0 to 7) => NLW_U0_Dbg_Trig_Out_9_UNCONNECTED(0 to 7),
      Dbg_Update_0 => Dbg_Update_0,
      Dbg_Update_1 => NLW_U0_Dbg_Update_1_UNCONNECTED,
      Dbg_Update_10 => NLW_U0_Dbg_Update_10_UNCONNECTED,
      Dbg_Update_11 => NLW_U0_Dbg_Update_11_UNCONNECTED,
      Dbg_Update_12 => NLW_U0_Dbg_Update_12_UNCONNECTED,
      Dbg_Update_13 => NLW_U0_Dbg_Update_13_UNCONNECTED,
      Dbg_Update_14 => NLW_U0_Dbg_Update_14_UNCONNECTED,
      Dbg_Update_15 => NLW_U0_Dbg_Update_15_UNCONNECTED,
      Dbg_Update_16 => NLW_U0_Dbg_Update_16_UNCONNECTED,
      Dbg_Update_17 => NLW_U0_Dbg_Update_17_UNCONNECTED,
      Dbg_Update_18 => NLW_U0_Dbg_Update_18_UNCONNECTED,
      Dbg_Update_19 => NLW_U0_Dbg_Update_19_UNCONNECTED,
      Dbg_Update_2 => NLW_U0_Dbg_Update_2_UNCONNECTED,
      Dbg_Update_20 => NLW_U0_Dbg_Update_20_UNCONNECTED,
      Dbg_Update_21 => NLW_U0_Dbg_Update_21_UNCONNECTED,
      Dbg_Update_22 => NLW_U0_Dbg_Update_22_UNCONNECTED,
      Dbg_Update_23 => NLW_U0_Dbg_Update_23_UNCONNECTED,
      Dbg_Update_24 => NLW_U0_Dbg_Update_24_UNCONNECTED,
      Dbg_Update_25 => NLW_U0_Dbg_Update_25_UNCONNECTED,
      Dbg_Update_26 => NLW_U0_Dbg_Update_26_UNCONNECTED,
      Dbg_Update_27 => NLW_U0_Dbg_Update_27_UNCONNECTED,
      Dbg_Update_28 => NLW_U0_Dbg_Update_28_UNCONNECTED,
      Dbg_Update_29 => NLW_U0_Dbg_Update_29_UNCONNECTED,
      Dbg_Update_3 => NLW_U0_Dbg_Update_3_UNCONNECTED,
      Dbg_Update_30 => NLW_U0_Dbg_Update_30_UNCONNECTED,
      Dbg_Update_31 => NLW_U0_Dbg_Update_31_UNCONNECTED,
      Dbg_Update_4 => NLW_U0_Dbg_Update_4_UNCONNECTED,
      Dbg_Update_5 => NLW_U0_Dbg_Update_5_UNCONNECTED,
      Dbg_Update_6 => NLW_U0_Dbg_Update_6_UNCONNECTED,
      Dbg_Update_7 => NLW_U0_Dbg_Update_7_UNCONNECTED,
      Dbg_Update_8 => NLW_U0_Dbg_Update_8_UNCONNECTED,
      Dbg_Update_9 => NLW_U0_Dbg_Update_9_UNCONNECTED,
      Dbg_WDATA_0(31 downto 0) => NLW_U0_Dbg_WDATA_0_UNCONNECTED(31 downto 0),
      Dbg_WDATA_1(31 downto 0) => NLW_U0_Dbg_WDATA_1_UNCONNECTED(31 downto 0),
      Dbg_WDATA_10(31 downto 0) => NLW_U0_Dbg_WDATA_10_UNCONNECTED(31 downto 0),
      Dbg_WDATA_11(31 downto 0) => NLW_U0_Dbg_WDATA_11_UNCONNECTED(31 downto 0),
      Dbg_WDATA_12(31 downto 0) => NLW_U0_Dbg_WDATA_12_UNCONNECTED(31 downto 0),
      Dbg_WDATA_13(31 downto 0) => NLW_U0_Dbg_WDATA_13_UNCONNECTED(31 downto 0),
      Dbg_WDATA_14(31 downto 0) => NLW_U0_Dbg_WDATA_14_UNCONNECTED(31 downto 0),
      Dbg_WDATA_15(31 downto 0) => NLW_U0_Dbg_WDATA_15_UNCONNECTED(31 downto 0),
      Dbg_WDATA_16(31 downto 0) => NLW_U0_Dbg_WDATA_16_UNCONNECTED(31 downto 0),
      Dbg_WDATA_17(31 downto 0) => NLW_U0_Dbg_WDATA_17_UNCONNECTED(31 downto 0),
      Dbg_WDATA_18(31 downto 0) => NLW_U0_Dbg_WDATA_18_UNCONNECTED(31 downto 0),
      Dbg_WDATA_19(31 downto 0) => NLW_U0_Dbg_WDATA_19_UNCONNECTED(31 downto 0),
      Dbg_WDATA_2(31 downto 0) => NLW_U0_Dbg_WDATA_2_UNCONNECTED(31 downto 0),
      Dbg_WDATA_20(31 downto 0) => NLW_U0_Dbg_WDATA_20_UNCONNECTED(31 downto 0),
      Dbg_WDATA_21(31 downto 0) => NLW_U0_Dbg_WDATA_21_UNCONNECTED(31 downto 0),
      Dbg_WDATA_22(31 downto 0) => NLW_U0_Dbg_WDATA_22_UNCONNECTED(31 downto 0),
      Dbg_WDATA_23(31 downto 0) => NLW_U0_Dbg_WDATA_23_UNCONNECTED(31 downto 0),
      Dbg_WDATA_24(31 downto 0) => NLW_U0_Dbg_WDATA_24_UNCONNECTED(31 downto 0),
      Dbg_WDATA_25(31 downto 0) => NLW_U0_Dbg_WDATA_25_UNCONNECTED(31 downto 0),
      Dbg_WDATA_26(31 downto 0) => NLW_U0_Dbg_WDATA_26_UNCONNECTED(31 downto 0),
      Dbg_WDATA_27(31 downto 0) => NLW_U0_Dbg_WDATA_27_UNCONNECTED(31 downto 0),
      Dbg_WDATA_28(31 downto 0) => NLW_U0_Dbg_WDATA_28_UNCONNECTED(31 downto 0),
      Dbg_WDATA_29(31 downto 0) => NLW_U0_Dbg_WDATA_29_UNCONNECTED(31 downto 0),
      Dbg_WDATA_3(31 downto 0) => NLW_U0_Dbg_WDATA_3_UNCONNECTED(31 downto 0),
      Dbg_WDATA_30(31 downto 0) => NLW_U0_Dbg_WDATA_30_UNCONNECTED(31 downto 0),
      Dbg_WDATA_31(31 downto 0) => NLW_U0_Dbg_WDATA_31_UNCONNECTED(31 downto 0),
      Dbg_WDATA_4(31 downto 0) => NLW_U0_Dbg_WDATA_4_UNCONNECTED(31 downto 0),
      Dbg_WDATA_5(31 downto 0) => NLW_U0_Dbg_WDATA_5_UNCONNECTED(31 downto 0),
      Dbg_WDATA_6(31 downto 0) => NLW_U0_Dbg_WDATA_6_UNCONNECTED(31 downto 0),
      Dbg_WDATA_7(31 downto 0) => NLW_U0_Dbg_WDATA_7_UNCONNECTED(31 downto 0),
      Dbg_WDATA_8(31 downto 0) => NLW_U0_Dbg_WDATA_8_UNCONNECTED(31 downto 0),
      Dbg_WDATA_9(31 downto 0) => NLW_U0_Dbg_WDATA_9_UNCONNECTED(31 downto 0),
      Dbg_WREADY_0 => '0',
      Dbg_WREADY_1 => '0',
      Dbg_WREADY_10 => '0',
      Dbg_WREADY_11 => '0',
      Dbg_WREADY_12 => '0',
      Dbg_WREADY_13 => '0',
      Dbg_WREADY_14 => '0',
      Dbg_WREADY_15 => '0',
      Dbg_WREADY_16 => '0',
      Dbg_WREADY_17 => '0',
      Dbg_WREADY_18 => '0',
      Dbg_WREADY_19 => '0',
      Dbg_WREADY_2 => '0',
      Dbg_WREADY_20 => '0',
      Dbg_WREADY_21 => '0',
      Dbg_WREADY_22 => '0',
      Dbg_WREADY_23 => '0',
      Dbg_WREADY_24 => '0',
      Dbg_WREADY_25 => '0',
      Dbg_WREADY_26 => '0',
      Dbg_WREADY_27 => '0',
      Dbg_WREADY_28 => '0',
      Dbg_WREADY_29 => '0',
      Dbg_WREADY_3 => '0',
      Dbg_WREADY_30 => '0',
      Dbg_WREADY_31 => '0',
      Dbg_WREADY_4 => '0',
      Dbg_WREADY_5 => '0',
      Dbg_WREADY_6 => '0',
      Dbg_WREADY_7 => '0',
      Dbg_WREADY_8 => '0',
      Dbg_WREADY_9 => '0',
      Dbg_WVALID_0 => NLW_U0_Dbg_WVALID_0_UNCONNECTED,
      Dbg_WVALID_1 => NLW_U0_Dbg_WVALID_1_UNCONNECTED,
      Dbg_WVALID_10 => NLW_U0_Dbg_WVALID_10_UNCONNECTED,
      Dbg_WVALID_11 => NLW_U0_Dbg_WVALID_11_UNCONNECTED,
      Dbg_WVALID_12 => NLW_U0_Dbg_WVALID_12_UNCONNECTED,
      Dbg_WVALID_13 => NLW_U0_Dbg_WVALID_13_UNCONNECTED,
      Dbg_WVALID_14 => NLW_U0_Dbg_WVALID_14_UNCONNECTED,
      Dbg_WVALID_15 => NLW_U0_Dbg_WVALID_15_UNCONNECTED,
      Dbg_WVALID_16 => NLW_U0_Dbg_WVALID_16_UNCONNECTED,
      Dbg_WVALID_17 => NLW_U0_Dbg_WVALID_17_UNCONNECTED,
      Dbg_WVALID_18 => NLW_U0_Dbg_WVALID_18_UNCONNECTED,
      Dbg_WVALID_19 => NLW_U0_Dbg_WVALID_19_UNCONNECTED,
      Dbg_WVALID_2 => NLW_U0_Dbg_WVALID_2_UNCONNECTED,
      Dbg_WVALID_20 => NLW_U0_Dbg_WVALID_20_UNCONNECTED,
      Dbg_WVALID_21 => NLW_U0_Dbg_WVALID_21_UNCONNECTED,
      Dbg_WVALID_22 => NLW_U0_Dbg_WVALID_22_UNCONNECTED,
      Dbg_WVALID_23 => NLW_U0_Dbg_WVALID_23_UNCONNECTED,
      Dbg_WVALID_24 => NLW_U0_Dbg_WVALID_24_UNCONNECTED,
      Dbg_WVALID_25 => NLW_U0_Dbg_WVALID_25_UNCONNECTED,
      Dbg_WVALID_26 => NLW_U0_Dbg_WVALID_26_UNCONNECTED,
      Dbg_WVALID_27 => NLW_U0_Dbg_WVALID_27_UNCONNECTED,
      Dbg_WVALID_28 => NLW_U0_Dbg_WVALID_28_UNCONNECTED,
      Dbg_WVALID_29 => NLW_U0_Dbg_WVALID_29_UNCONNECTED,
      Dbg_WVALID_3 => NLW_U0_Dbg_WVALID_3_UNCONNECTED,
      Dbg_WVALID_30 => NLW_U0_Dbg_WVALID_30_UNCONNECTED,
      Dbg_WVALID_31 => NLW_U0_Dbg_WVALID_31_UNCONNECTED,
      Dbg_WVALID_4 => NLW_U0_Dbg_WVALID_4_UNCONNECTED,
      Dbg_WVALID_5 => NLW_U0_Dbg_WVALID_5_UNCONNECTED,
      Dbg_WVALID_6 => NLW_U0_Dbg_WVALID_6_UNCONNECTED,
      Dbg_WVALID_7 => NLW_U0_Dbg_WVALID_7_UNCONNECTED,
      Dbg_WVALID_8 => NLW_U0_Dbg_WVALID_8_UNCONNECTED,
      Dbg_WVALID_9 => NLW_U0_Dbg_WVALID_9_UNCONNECTED,
      Debug_SYS_Rst => Debug_SYS_Rst,
      Ext_BRK => NLW_U0_Ext_BRK_UNCONNECTED,
      Ext_JTAG_CAPTURE => NLW_U0_Ext_JTAG_CAPTURE_UNCONNECTED,
      Ext_JTAG_DRCK => NLW_U0_Ext_JTAG_DRCK_UNCONNECTED,
      Ext_JTAG_RESET => NLW_U0_Ext_JTAG_RESET_UNCONNECTED,
      Ext_JTAG_SEL => NLW_U0_Ext_JTAG_SEL_UNCONNECTED,
      Ext_JTAG_SHIFT => NLW_U0_Ext_JTAG_SHIFT_UNCONNECTED,
      Ext_JTAG_TDI => NLW_U0_Ext_JTAG_TDI_UNCONNECTED,
      Ext_JTAG_TDO => '0',
      Ext_JTAG_UPDATE => NLW_U0_Ext_JTAG_UPDATE_UNCONNECTED,
      Ext_NM_BRK => NLW_U0_Ext_NM_BRK_UNCONNECTED,
      Interrupt => NLW_U0_Interrupt_UNCONNECTED,
      LMB_Addr_Strobe_0 => LMB_Addr_Strobe_0,
      LMB_Addr_Strobe_1 => NLW_U0_LMB_Addr_Strobe_1_UNCONNECTED,
      LMB_Addr_Strobe_10 => NLW_U0_LMB_Addr_Strobe_10_UNCONNECTED,
      LMB_Addr_Strobe_11 => NLW_U0_LMB_Addr_Strobe_11_UNCONNECTED,
      LMB_Addr_Strobe_12 => NLW_U0_LMB_Addr_Strobe_12_UNCONNECTED,
      LMB_Addr_Strobe_13 => NLW_U0_LMB_Addr_Strobe_13_UNCONNECTED,
      LMB_Addr_Strobe_14 => NLW_U0_LMB_Addr_Strobe_14_UNCONNECTED,
      LMB_Addr_Strobe_15 => NLW_U0_LMB_Addr_Strobe_15_UNCONNECTED,
      LMB_Addr_Strobe_16 => NLW_U0_LMB_Addr_Strobe_16_UNCONNECTED,
      LMB_Addr_Strobe_17 => NLW_U0_LMB_Addr_Strobe_17_UNCONNECTED,
      LMB_Addr_Strobe_18 => NLW_U0_LMB_Addr_Strobe_18_UNCONNECTED,
      LMB_Addr_Strobe_19 => NLW_U0_LMB_Addr_Strobe_19_UNCONNECTED,
      LMB_Addr_Strobe_2 => NLW_U0_LMB_Addr_Strobe_2_UNCONNECTED,
      LMB_Addr_Strobe_20 => NLW_U0_LMB_Addr_Strobe_20_UNCONNECTED,
      LMB_Addr_Strobe_21 => NLW_U0_LMB_Addr_Strobe_21_UNCONNECTED,
      LMB_Addr_Strobe_22 => NLW_U0_LMB_Addr_Strobe_22_UNCONNECTED,
      LMB_Addr_Strobe_23 => NLW_U0_LMB_Addr_Strobe_23_UNCONNECTED,
      LMB_Addr_Strobe_24 => NLW_U0_LMB_Addr_Strobe_24_UNCONNECTED,
      LMB_Addr_Strobe_25 => NLW_U0_LMB_Addr_Strobe_25_UNCONNECTED,
      LMB_Addr_Strobe_26 => NLW_U0_LMB_Addr_Strobe_26_UNCONNECTED,
      LMB_Addr_Strobe_27 => NLW_U0_LMB_Addr_Strobe_27_UNCONNECTED,
      LMB_Addr_Strobe_28 => NLW_U0_LMB_Addr_Strobe_28_UNCONNECTED,
      LMB_Addr_Strobe_29 => NLW_U0_LMB_Addr_Strobe_29_UNCONNECTED,
      LMB_Addr_Strobe_3 => NLW_U0_LMB_Addr_Strobe_3_UNCONNECTED,
      LMB_Addr_Strobe_30 => NLW_U0_LMB_Addr_Strobe_30_UNCONNECTED,
      LMB_Addr_Strobe_31 => NLW_U0_LMB_Addr_Strobe_31_UNCONNECTED,
      LMB_Addr_Strobe_4 => NLW_U0_LMB_Addr_Strobe_4_UNCONNECTED,
      LMB_Addr_Strobe_5 => NLW_U0_LMB_Addr_Strobe_5_UNCONNECTED,
      LMB_Addr_Strobe_6 => NLW_U0_LMB_Addr_Strobe_6_UNCONNECTED,
      LMB_Addr_Strobe_7 => NLW_U0_LMB_Addr_Strobe_7_UNCONNECTED,
      LMB_Addr_Strobe_8 => NLW_U0_LMB_Addr_Strobe_8_UNCONNECTED,
      LMB_Addr_Strobe_9 => NLW_U0_LMB_Addr_Strobe_9_UNCONNECTED,
      LMB_Byte_Enable_0(0 to 3) => LMB_Byte_Enable_0(0 to 3),
      LMB_Byte_Enable_1(0 to 3) => NLW_U0_LMB_Byte_Enable_1_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_10(0 to 3) => NLW_U0_LMB_Byte_Enable_10_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_11(0 to 3) => NLW_U0_LMB_Byte_Enable_11_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_12(0 to 3) => NLW_U0_LMB_Byte_Enable_12_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_13(0 to 3) => NLW_U0_LMB_Byte_Enable_13_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_14(0 to 3) => NLW_U0_LMB_Byte_Enable_14_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_15(0 to 3) => NLW_U0_LMB_Byte_Enable_15_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_16(0 to 3) => NLW_U0_LMB_Byte_Enable_16_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_17(0 to 3) => NLW_U0_LMB_Byte_Enable_17_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_18(0 to 3) => NLW_U0_LMB_Byte_Enable_18_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_19(0 to 3) => NLW_U0_LMB_Byte_Enable_19_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_2(0 to 3) => NLW_U0_LMB_Byte_Enable_2_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_20(0 to 3) => NLW_U0_LMB_Byte_Enable_20_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_21(0 to 3) => NLW_U0_LMB_Byte_Enable_21_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_22(0 to 3) => NLW_U0_LMB_Byte_Enable_22_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_23(0 to 3) => NLW_U0_LMB_Byte_Enable_23_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_24(0 to 3) => NLW_U0_LMB_Byte_Enable_24_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_25(0 to 3) => NLW_U0_LMB_Byte_Enable_25_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_26(0 to 3) => NLW_U0_LMB_Byte_Enable_26_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_27(0 to 3) => NLW_U0_LMB_Byte_Enable_27_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_28(0 to 3) => NLW_U0_LMB_Byte_Enable_28_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_29(0 to 3) => NLW_U0_LMB_Byte_Enable_29_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_3(0 to 3) => NLW_U0_LMB_Byte_Enable_3_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_30(0 to 3) => NLW_U0_LMB_Byte_Enable_30_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_31(0 to 3) => NLW_U0_LMB_Byte_Enable_31_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_4(0 to 3) => NLW_U0_LMB_Byte_Enable_4_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_5(0 to 3) => NLW_U0_LMB_Byte_Enable_5_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_6(0 to 3) => NLW_U0_LMB_Byte_Enable_6_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_7(0 to 3) => NLW_U0_LMB_Byte_Enable_7_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_8(0 to 3) => NLW_U0_LMB_Byte_Enable_8_UNCONNECTED(0 to 3),
      LMB_Byte_Enable_9(0 to 3) => NLW_U0_LMB_Byte_Enable_9_UNCONNECTED(0 to 3),
      LMB_CE_0 => LMB_CE_0,
      LMB_CE_1 => '0',
      LMB_CE_10 => '0',
      LMB_CE_11 => '0',
      LMB_CE_12 => '0',
      LMB_CE_13 => '0',
      LMB_CE_14 => '0',
      LMB_CE_15 => '0',
      LMB_CE_16 => '0',
      LMB_CE_17 => '0',
      LMB_CE_18 => '0',
      LMB_CE_19 => '0',
      LMB_CE_2 => '0',
      LMB_CE_20 => '0',
      LMB_CE_21 => '0',
      LMB_CE_22 => '0',
      LMB_CE_23 => '0',
      LMB_CE_24 => '0',
      LMB_CE_25 => '0',
      LMB_CE_26 => '0',
      LMB_CE_27 => '0',
      LMB_CE_28 => '0',
      LMB_CE_29 => '0',
      LMB_CE_3 => '0',
      LMB_CE_30 => '0',
      LMB_CE_31 => '0',
      LMB_CE_4 => '0',
      LMB_CE_5 => '0',
      LMB_CE_6 => '0',
      LMB_CE_7 => '0',
      LMB_CE_8 => '0',
      LMB_CE_9 => '0',
      LMB_Data_Addr_0(0 to 31) => LMB_Data_Addr_0(0 to 31),
      LMB_Data_Addr_1(0 to 31) => NLW_U0_LMB_Data_Addr_1_UNCONNECTED(0 to 31),
      LMB_Data_Addr_10(0 to 31) => NLW_U0_LMB_Data_Addr_10_UNCONNECTED(0 to 31),
      LMB_Data_Addr_11(0 to 31) => NLW_U0_LMB_Data_Addr_11_UNCONNECTED(0 to 31),
      LMB_Data_Addr_12(0 to 31) => NLW_U0_LMB_Data_Addr_12_UNCONNECTED(0 to 31),
      LMB_Data_Addr_13(0 to 31) => NLW_U0_LMB_Data_Addr_13_UNCONNECTED(0 to 31),
      LMB_Data_Addr_14(0 to 31) => NLW_U0_LMB_Data_Addr_14_UNCONNECTED(0 to 31),
      LMB_Data_Addr_15(0 to 31) => NLW_U0_LMB_Data_Addr_15_UNCONNECTED(0 to 31),
      LMB_Data_Addr_16(0 to 31) => NLW_U0_LMB_Data_Addr_16_UNCONNECTED(0 to 31),
      LMB_Data_Addr_17(0 to 31) => NLW_U0_LMB_Data_Addr_17_UNCONNECTED(0 to 31),
      LMB_Data_Addr_18(0 to 31) => NLW_U0_LMB_Data_Addr_18_UNCONNECTED(0 to 31),
      LMB_Data_Addr_19(0 to 31) => NLW_U0_LMB_Data_Addr_19_UNCONNECTED(0 to 31),
      LMB_Data_Addr_2(0 to 31) => NLW_U0_LMB_Data_Addr_2_UNCONNECTED(0 to 31),
      LMB_Data_Addr_20(0 to 31) => NLW_U0_LMB_Data_Addr_20_UNCONNECTED(0 to 31),
      LMB_Data_Addr_21(0 to 31) => NLW_U0_LMB_Data_Addr_21_UNCONNECTED(0 to 31),
      LMB_Data_Addr_22(0 to 31) => NLW_U0_LMB_Data_Addr_22_UNCONNECTED(0 to 31),
      LMB_Data_Addr_23(0 to 31) => NLW_U0_LMB_Data_Addr_23_UNCONNECTED(0 to 31),
      LMB_Data_Addr_24(0 to 31) => NLW_U0_LMB_Data_Addr_24_UNCONNECTED(0 to 31),
      LMB_Data_Addr_25(0 to 31) => NLW_U0_LMB_Data_Addr_25_UNCONNECTED(0 to 31),
      LMB_Data_Addr_26(0 to 31) => NLW_U0_LMB_Data_Addr_26_UNCONNECTED(0 to 31),
      LMB_Data_Addr_27(0 to 31) => NLW_U0_LMB_Data_Addr_27_UNCONNECTED(0 to 31),
      LMB_Data_Addr_28(0 to 31) => NLW_U0_LMB_Data_Addr_28_UNCONNECTED(0 to 31),
      LMB_Data_Addr_29(0 to 31) => NLW_U0_LMB_Data_Addr_29_UNCONNECTED(0 to 31),
      LMB_Data_Addr_3(0 to 31) => NLW_U0_LMB_Data_Addr_3_UNCONNECTED(0 to 31),
      LMB_Data_Addr_30(0 to 31) => NLW_U0_LMB_Data_Addr_30_UNCONNECTED(0 to 31),
      LMB_Data_Addr_31(0 to 31) => NLW_U0_LMB_Data_Addr_31_UNCONNECTED(0 to 31),
      LMB_Data_Addr_4(0 to 31) => NLW_U0_LMB_Data_Addr_4_UNCONNECTED(0 to 31),
      LMB_Data_Addr_5(0 to 31) => NLW_U0_LMB_Data_Addr_5_UNCONNECTED(0 to 31),
      LMB_Data_Addr_6(0 to 31) => NLW_U0_LMB_Data_Addr_6_UNCONNECTED(0 to 31),
      LMB_Data_Addr_7(0 to 31) => NLW_U0_LMB_Data_Addr_7_UNCONNECTED(0 to 31),
      LMB_Data_Addr_8(0 to 31) => NLW_U0_LMB_Data_Addr_8_UNCONNECTED(0 to 31),
      LMB_Data_Addr_9(0 to 31) => NLW_U0_LMB_Data_Addr_9_UNCONNECTED(0 to 31),
      LMB_Data_Read_0(0 to 31) => LMB_Data_Read_0(0 to 31),
      LMB_Data_Read_1(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_10(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_11(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_12(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_13(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_14(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_15(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_16(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_17(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_18(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_19(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_2(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_20(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_21(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_22(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_23(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_24(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_25(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_26(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_27(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_28(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_29(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_3(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_30(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_31(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_4(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_5(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_6(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_7(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_8(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Read_9(0 to 31) => B"00000000000000000000000000000000",
      LMB_Data_Write_0(0 to 31) => LMB_Data_Write_0(0 to 31),
      LMB_Data_Write_1(0 to 31) => NLW_U0_LMB_Data_Write_1_UNCONNECTED(0 to 31),
      LMB_Data_Write_10(0 to 31) => NLW_U0_LMB_Data_Write_10_UNCONNECTED(0 to 31),
      LMB_Data_Write_11(0 to 31) => NLW_U0_LMB_Data_Write_11_UNCONNECTED(0 to 31),
      LMB_Data_Write_12(0 to 31) => NLW_U0_LMB_Data_Write_12_UNCONNECTED(0 to 31),
      LMB_Data_Write_13(0 to 31) => NLW_U0_LMB_Data_Write_13_UNCONNECTED(0 to 31),
      LMB_Data_Write_14(0 to 31) => NLW_U0_LMB_Data_Write_14_UNCONNECTED(0 to 31),
      LMB_Data_Write_15(0 to 31) => NLW_U0_LMB_Data_Write_15_UNCONNECTED(0 to 31),
      LMB_Data_Write_16(0 to 31) => NLW_U0_LMB_Data_Write_16_UNCONNECTED(0 to 31),
      LMB_Data_Write_17(0 to 31) => NLW_U0_LMB_Data_Write_17_UNCONNECTED(0 to 31),
      LMB_Data_Write_18(0 to 31) => NLW_U0_LMB_Data_Write_18_UNCONNECTED(0 to 31),
      LMB_Data_Write_19(0 to 31) => NLW_U0_LMB_Data_Write_19_UNCONNECTED(0 to 31),
      LMB_Data_Write_2(0 to 31) => NLW_U0_LMB_Data_Write_2_UNCONNECTED(0 to 31),
      LMB_Data_Write_20(0 to 31) => NLW_U0_LMB_Data_Write_20_UNCONNECTED(0 to 31),
      LMB_Data_Write_21(0 to 31) => NLW_U0_LMB_Data_Write_21_UNCONNECTED(0 to 31),
      LMB_Data_Write_22(0 to 31) => NLW_U0_LMB_Data_Write_22_UNCONNECTED(0 to 31),
      LMB_Data_Write_23(0 to 31) => NLW_U0_LMB_Data_Write_23_UNCONNECTED(0 to 31),
      LMB_Data_Write_24(0 to 31) => NLW_U0_LMB_Data_Write_24_UNCONNECTED(0 to 31),
      LMB_Data_Write_25(0 to 31) => NLW_U0_LMB_Data_Write_25_UNCONNECTED(0 to 31),
      LMB_Data_Write_26(0 to 31) => NLW_U0_LMB_Data_Write_26_UNCONNECTED(0 to 31),
      LMB_Data_Write_27(0 to 31) => NLW_U0_LMB_Data_Write_27_UNCONNECTED(0 to 31),
      LMB_Data_Write_28(0 to 31) => NLW_U0_LMB_Data_Write_28_UNCONNECTED(0 to 31),
      LMB_Data_Write_29(0 to 31) => NLW_U0_LMB_Data_Write_29_UNCONNECTED(0 to 31),
      LMB_Data_Write_3(0 to 31) => NLW_U0_LMB_Data_Write_3_UNCONNECTED(0 to 31),
      LMB_Data_Write_30(0 to 31) => NLW_U0_LMB_Data_Write_30_UNCONNECTED(0 to 31),
      LMB_Data_Write_31(0 to 31) => NLW_U0_LMB_Data_Write_31_UNCONNECTED(0 to 31),
      LMB_Data_Write_4(0 to 31) => NLW_U0_LMB_Data_Write_4_UNCONNECTED(0 to 31),
      LMB_Data_Write_5(0 to 31) => NLW_U0_LMB_Data_Write_5_UNCONNECTED(0 to 31),
      LMB_Data_Write_6(0 to 31) => NLW_U0_LMB_Data_Write_6_UNCONNECTED(0 to 31),
      LMB_Data_Write_7(0 to 31) => NLW_U0_LMB_Data_Write_7_UNCONNECTED(0 to 31),
      LMB_Data_Write_8(0 to 31) => NLW_U0_LMB_Data_Write_8_UNCONNECTED(0 to 31),
      LMB_Data_Write_9(0 to 31) => NLW_U0_LMB_Data_Write_9_UNCONNECTED(0 to 31),
      LMB_Read_Strobe_0 => LMB_Read_Strobe_0,
      LMB_Read_Strobe_1 => NLW_U0_LMB_Read_Strobe_1_UNCONNECTED,
      LMB_Read_Strobe_10 => NLW_U0_LMB_Read_Strobe_10_UNCONNECTED,
      LMB_Read_Strobe_11 => NLW_U0_LMB_Read_Strobe_11_UNCONNECTED,
      LMB_Read_Strobe_12 => NLW_U0_LMB_Read_Strobe_12_UNCONNECTED,
      LMB_Read_Strobe_13 => NLW_U0_LMB_Read_Strobe_13_UNCONNECTED,
      LMB_Read_Strobe_14 => NLW_U0_LMB_Read_Strobe_14_UNCONNECTED,
      LMB_Read_Strobe_15 => NLW_U0_LMB_Read_Strobe_15_UNCONNECTED,
      LMB_Read_Strobe_16 => NLW_U0_LMB_Read_Strobe_16_UNCONNECTED,
      LMB_Read_Strobe_17 => NLW_U0_LMB_Read_Strobe_17_UNCONNECTED,
      LMB_Read_Strobe_18 => NLW_U0_LMB_Read_Strobe_18_UNCONNECTED,
      LMB_Read_Strobe_19 => NLW_U0_LMB_Read_Strobe_19_UNCONNECTED,
      LMB_Read_Strobe_2 => NLW_U0_LMB_Read_Strobe_2_UNCONNECTED,
      LMB_Read_Strobe_20 => NLW_U0_LMB_Read_Strobe_20_UNCONNECTED,
      LMB_Read_Strobe_21 => NLW_U0_LMB_Read_Strobe_21_UNCONNECTED,
      LMB_Read_Strobe_22 => NLW_U0_LMB_Read_Strobe_22_UNCONNECTED,
      LMB_Read_Strobe_23 => NLW_U0_LMB_Read_Strobe_23_UNCONNECTED,
      LMB_Read_Strobe_24 => NLW_U0_LMB_Read_Strobe_24_UNCONNECTED,
      LMB_Read_Strobe_25 => NLW_U0_LMB_Read_Strobe_25_UNCONNECTED,
      LMB_Read_Strobe_26 => NLW_U0_LMB_Read_Strobe_26_UNCONNECTED,
      LMB_Read_Strobe_27 => NLW_U0_LMB_Read_Strobe_27_UNCONNECTED,
      LMB_Read_Strobe_28 => NLW_U0_LMB_Read_Strobe_28_UNCONNECTED,
      LMB_Read_Strobe_29 => NLW_U0_LMB_Read_Strobe_29_UNCONNECTED,
      LMB_Read_Strobe_3 => NLW_U0_LMB_Read_Strobe_3_UNCONNECTED,
      LMB_Read_Strobe_30 => NLW_U0_LMB_Read_Strobe_30_UNCONNECTED,
      LMB_Read_Strobe_31 => NLW_U0_LMB_Read_Strobe_31_UNCONNECTED,
      LMB_Read_Strobe_4 => NLW_U0_LMB_Read_Strobe_4_UNCONNECTED,
      LMB_Read_Strobe_5 => NLW_U0_LMB_Read_Strobe_5_UNCONNECTED,
      LMB_Read_Strobe_6 => NLW_U0_LMB_Read_Strobe_6_UNCONNECTED,
      LMB_Read_Strobe_7 => NLW_U0_LMB_Read_Strobe_7_UNCONNECTED,
      LMB_Read_Strobe_8 => NLW_U0_LMB_Read_Strobe_8_UNCONNECTED,
      LMB_Read_Strobe_9 => NLW_U0_LMB_Read_Strobe_9_UNCONNECTED,
      LMB_Ready_0 => LMB_Ready_0,
      LMB_Ready_1 => '0',
      LMB_Ready_10 => '0',
      LMB_Ready_11 => '0',
      LMB_Ready_12 => '0',
      LMB_Ready_13 => '0',
      LMB_Ready_14 => '0',
      LMB_Ready_15 => '0',
      LMB_Ready_16 => '0',
      LMB_Ready_17 => '0',
      LMB_Ready_18 => '0',
      LMB_Ready_19 => '0',
      LMB_Ready_2 => '0',
      LMB_Ready_20 => '0',
      LMB_Ready_21 => '0',
      LMB_Ready_22 => '0',
      LMB_Ready_23 => '0',
      LMB_Ready_24 => '0',
      LMB_Ready_25 => '0',
      LMB_Ready_26 => '0',
      LMB_Ready_27 => '0',
      LMB_Ready_28 => '0',
      LMB_Ready_29 => '0',
      LMB_Ready_3 => '0',
      LMB_Ready_30 => '0',
      LMB_Ready_31 => '0',
      LMB_Ready_4 => '0',
      LMB_Ready_5 => '0',
      LMB_Ready_6 => '0',
      LMB_Ready_7 => '0',
      LMB_Ready_8 => '0',
      LMB_Ready_9 => '0',
      LMB_UE_0 => LMB_UE_0,
      LMB_UE_1 => '0',
      LMB_UE_10 => '0',
      LMB_UE_11 => '0',
      LMB_UE_12 => '0',
      LMB_UE_13 => '0',
      LMB_UE_14 => '0',
      LMB_UE_15 => '0',
      LMB_UE_16 => '0',
      LMB_UE_17 => '0',
      LMB_UE_18 => '0',
      LMB_UE_19 => '0',
      LMB_UE_2 => '0',
      LMB_UE_20 => '0',
      LMB_UE_21 => '0',
      LMB_UE_22 => '0',
      LMB_UE_23 => '0',
      LMB_UE_24 => '0',
      LMB_UE_25 => '0',
      LMB_UE_26 => '0',
      LMB_UE_27 => '0',
      LMB_UE_28 => '0',
      LMB_UE_29 => '0',
      LMB_UE_3 => '0',
      LMB_UE_30 => '0',
      LMB_UE_31 => '0',
      LMB_UE_4 => '0',
      LMB_UE_5 => '0',
      LMB_UE_6 => '0',
      LMB_UE_7 => '0',
      LMB_UE_8 => '0',
      LMB_UE_9 => '0',
      LMB_Wait_0 => LMB_Wait_0,
      LMB_Wait_1 => '0',
      LMB_Wait_10 => '0',
      LMB_Wait_11 => '0',
      LMB_Wait_12 => '0',
      LMB_Wait_13 => '0',
      LMB_Wait_14 => '0',
      LMB_Wait_15 => '0',
      LMB_Wait_16 => '0',
      LMB_Wait_17 => '0',
      LMB_Wait_18 => '0',
      LMB_Wait_19 => '0',
      LMB_Wait_2 => '0',
      LMB_Wait_20 => '0',
      LMB_Wait_21 => '0',
      LMB_Wait_22 => '0',
      LMB_Wait_23 => '0',
      LMB_Wait_24 => '0',
      LMB_Wait_25 => '0',
      LMB_Wait_26 => '0',
      LMB_Wait_27 => '0',
      LMB_Wait_28 => '0',
      LMB_Wait_29 => '0',
      LMB_Wait_3 => '0',
      LMB_Wait_30 => '0',
      LMB_Wait_31 => '0',
      LMB_Wait_4 => '0',
      LMB_Wait_5 => '0',
      LMB_Wait_6 => '0',
      LMB_Wait_7 => '0',
      LMB_Wait_8 => '0',
      LMB_Wait_9 => '0',
      LMB_Write_Strobe_0 => LMB_Write_Strobe_0,
      LMB_Write_Strobe_1 => NLW_U0_LMB_Write_Strobe_1_UNCONNECTED,
      LMB_Write_Strobe_10 => NLW_U0_LMB_Write_Strobe_10_UNCONNECTED,
      LMB_Write_Strobe_11 => NLW_U0_LMB_Write_Strobe_11_UNCONNECTED,
      LMB_Write_Strobe_12 => NLW_U0_LMB_Write_Strobe_12_UNCONNECTED,
      LMB_Write_Strobe_13 => NLW_U0_LMB_Write_Strobe_13_UNCONNECTED,
      LMB_Write_Strobe_14 => NLW_U0_LMB_Write_Strobe_14_UNCONNECTED,
      LMB_Write_Strobe_15 => NLW_U0_LMB_Write_Strobe_15_UNCONNECTED,
      LMB_Write_Strobe_16 => NLW_U0_LMB_Write_Strobe_16_UNCONNECTED,
      LMB_Write_Strobe_17 => NLW_U0_LMB_Write_Strobe_17_UNCONNECTED,
      LMB_Write_Strobe_18 => NLW_U0_LMB_Write_Strobe_18_UNCONNECTED,
      LMB_Write_Strobe_19 => NLW_U0_LMB_Write_Strobe_19_UNCONNECTED,
      LMB_Write_Strobe_2 => NLW_U0_LMB_Write_Strobe_2_UNCONNECTED,
      LMB_Write_Strobe_20 => NLW_U0_LMB_Write_Strobe_20_UNCONNECTED,
      LMB_Write_Strobe_21 => NLW_U0_LMB_Write_Strobe_21_UNCONNECTED,
      LMB_Write_Strobe_22 => NLW_U0_LMB_Write_Strobe_22_UNCONNECTED,
      LMB_Write_Strobe_23 => NLW_U0_LMB_Write_Strobe_23_UNCONNECTED,
      LMB_Write_Strobe_24 => NLW_U0_LMB_Write_Strobe_24_UNCONNECTED,
      LMB_Write_Strobe_25 => NLW_U0_LMB_Write_Strobe_25_UNCONNECTED,
      LMB_Write_Strobe_26 => NLW_U0_LMB_Write_Strobe_26_UNCONNECTED,
      LMB_Write_Strobe_27 => NLW_U0_LMB_Write_Strobe_27_UNCONNECTED,
      LMB_Write_Strobe_28 => NLW_U0_LMB_Write_Strobe_28_UNCONNECTED,
      LMB_Write_Strobe_29 => NLW_U0_LMB_Write_Strobe_29_UNCONNECTED,
      LMB_Write_Strobe_3 => NLW_U0_LMB_Write_Strobe_3_UNCONNECTED,
      LMB_Write_Strobe_30 => NLW_U0_LMB_Write_Strobe_30_UNCONNECTED,
      LMB_Write_Strobe_31 => NLW_U0_LMB_Write_Strobe_31_UNCONNECTED,
      LMB_Write_Strobe_4 => NLW_U0_LMB_Write_Strobe_4_UNCONNECTED,
      LMB_Write_Strobe_5 => NLW_U0_LMB_Write_Strobe_5_UNCONNECTED,
      LMB_Write_Strobe_6 => NLW_U0_LMB_Write_Strobe_6_UNCONNECTED,
      LMB_Write_Strobe_7 => NLW_U0_LMB_Write_Strobe_7_UNCONNECTED,
      LMB_Write_Strobe_8 => NLW_U0_LMB_Write_Strobe_8_UNCONNECTED,
      LMB_Write_Strobe_9 => NLW_U0_LMB_Write_Strobe_9_UNCONNECTED,
      M_AXIS_ACLK => '0',
      M_AXIS_ARESETN => '0',
      M_AXIS_TDATA(31 downto 0) => NLW_U0_M_AXIS_TDATA_UNCONNECTED(31 downto 0),
      M_AXIS_TID(6 downto 0) => NLW_U0_M_AXIS_TID_UNCONNECTED(6 downto 0),
      M_AXIS_TREADY => '1',
      M_AXIS_TVALID => NLW_U0_M_AXIS_TVALID_UNCONNECTED,
      M_AXI_ACLK => M_AXI_ACLK,
      M_AXI_ARADDR(31 downto 0) => M_AXI_ARADDR(31 downto 0),
      M_AXI_ARBURST(1 downto 0) => M_AXI_ARBURST(1 downto 0),
      M_AXI_ARCACHE(3 downto 0) => M_AXI_ARCACHE(3 downto 0),
      M_AXI_ARESETN => M_AXI_ARESETN,
      M_AXI_ARID(0) => M_AXI_ARID(0),
      M_AXI_ARLEN(7 downto 0) => M_AXI_ARLEN(7 downto 0),
      M_AXI_ARLOCK => M_AXI_ARLOCK,
      M_AXI_ARPROT(2 downto 0) => M_AXI_ARPROT(2 downto 0),
      M_AXI_ARQOS(3 downto 0) => M_AXI_ARQOS(3 downto 0),
      M_AXI_ARREADY => M_AXI_ARREADY,
      M_AXI_ARSIZE(2 downto 0) => M_AXI_ARSIZE(2 downto 0),
      M_AXI_ARVALID => M_AXI_ARVALID,
      M_AXI_AWADDR(31 downto 0) => M_AXI_AWADDR(31 downto 0),
      M_AXI_AWBURST(1 downto 0) => M_AXI_AWBURST(1 downto 0),
      M_AXI_AWCACHE(3 downto 0) => M_AXI_AWCACHE(3 downto 0),
      M_AXI_AWID(0) => M_AXI_AWID(0),
      M_AXI_AWLEN(7 downto 0) => M_AXI_AWLEN(7 downto 0),
      M_AXI_AWLOCK => M_AXI_AWLOCK,
      M_AXI_AWPROT(2 downto 0) => M_AXI_AWPROT(2 downto 0),
      M_AXI_AWQOS(3 downto 0) => M_AXI_AWQOS(3 downto 0),
      M_AXI_AWREADY => M_AXI_AWREADY,
      M_AXI_AWSIZE(2 downto 0) => M_AXI_AWSIZE(2 downto 0),
      M_AXI_AWVALID => M_AXI_AWVALID,
      M_AXI_BID(0) => M_AXI_BID(0),
      M_AXI_BREADY => M_AXI_BREADY,
      M_AXI_BRESP(1 downto 0) => M_AXI_BRESP(1 downto 0),
      M_AXI_BVALID => M_AXI_BVALID,
      M_AXI_RDATA(31 downto 0) => M_AXI_RDATA(31 downto 0),
      M_AXI_RID(0) => M_AXI_RID(0),
      M_AXI_RLAST => M_AXI_RLAST,
      M_AXI_RREADY => M_AXI_RREADY,
      M_AXI_RRESP(1 downto 0) => M_AXI_RRESP(1 downto 0),
      M_AXI_RVALID => M_AXI_RVALID,
      M_AXI_WDATA(31 downto 0) => M_AXI_WDATA(31 downto 0),
      M_AXI_WLAST => M_AXI_WLAST,
      M_AXI_WREADY => M_AXI_WREADY,
      M_AXI_WSTRB(3 downto 0) => M_AXI_WSTRB(3 downto 0),
      M_AXI_WVALID => M_AXI_WVALID,
      S_AXI_ACLK => S_AXI_ACLK,
      S_AXI_ARADDR(4 downto 0) => S_AXI_ARADDR(4 downto 0),
      S_AXI_ARESETN => S_AXI_ARESETN,
      S_AXI_ARREADY => S_AXI_ARREADY,
      S_AXI_ARVALID => S_AXI_ARVALID,
      S_AXI_AWADDR(4 downto 0) => S_AXI_AWADDR(4 downto 0),
      S_AXI_AWREADY => S_AXI_AWREADY,
      S_AXI_AWVALID => S_AXI_AWVALID,
      S_AXI_BREADY => S_AXI_BREADY,
      S_AXI_BRESP(1 downto 0) => S_AXI_BRESP(1 downto 0),
      S_AXI_BVALID => S_AXI_BVALID,
      S_AXI_RDATA(31 downto 0) => S_AXI_RDATA(31 downto 0),
      S_AXI_RREADY => S_AXI_RREADY,
      S_AXI_RRESP(1 downto 0) => S_AXI_RRESP(1 downto 0),
      S_AXI_RVALID => S_AXI_RVALID,
      S_AXI_WDATA(31 downto 0) => S_AXI_WDATA(31 downto 0),
      S_AXI_WREADY => S_AXI_WREADY,
      S_AXI_WSTRB(3 downto 0) => S_AXI_WSTRB(3 downto 0),
      S_AXI_WVALID => S_AXI_WVALID,
      Scan_En => '0',
      Scan_Reset => '0',
      Scan_Reset_Sel => '0',
      TRACE_CLK => '0',
      TRACE_CLK_OUT => NLW_U0_TRACE_CLK_OUT_UNCONNECTED,
      TRACE_CTL => NLW_U0_TRACE_CTL_UNCONNECTED,
      TRACE_DATA(31 downto 0) => NLW_U0_TRACE_DATA_UNCONNECTED(31 downto 0),
      Trig_Ack_In_0 => NLW_U0_Trig_Ack_In_0_UNCONNECTED,
      Trig_Ack_In_1 => NLW_U0_Trig_Ack_In_1_UNCONNECTED,
      Trig_Ack_In_2 => NLW_U0_Trig_Ack_In_2_UNCONNECTED,
      Trig_Ack_In_3 => NLW_U0_Trig_Ack_In_3_UNCONNECTED,
      Trig_Ack_Out_0 => '0',
      Trig_Ack_Out_1 => '0',
      Trig_Ack_Out_2 => '0',
      Trig_Ack_Out_3 => '0',
      Trig_In_0 => '0',
      Trig_In_1 => '0',
      Trig_In_2 => '0',
      Trig_In_3 => '0',
      Trig_Out_0 => NLW_U0_Trig_Out_0_UNCONNECTED,
      Trig_Out_1 => NLW_U0_Trig_Out_1_UNCONNECTED,
      Trig_Out_2 => NLW_U0_Trig_Out_2_UNCONNECTED,
      Trig_Out_3 => NLW_U0_Trig_Out_3_UNCONNECTED,
      bscan_ext_bscanid_en => '0',
      bscan_ext_capture => '0',
      bscan_ext_drck => '0',
      bscan_ext_reset => '0',
      bscan_ext_sel => '0',
      bscan_ext_shift => '0',
      bscan_ext_tck => '0',
      bscan_ext_tdi => '0',
      bscan_ext_tdo => NLW_U0_bscan_ext_tdo_UNCONNECTED,
      bscan_ext_tms => '0',
      bscan_ext_update => '0'
    );
end STRUCTURE;
