*~
*.bak
tags
__pycache__
/.vscode
opentitan-docs

# fusesoc result
build/

# build directories with special suffixes
build*/

# Sphinx result
_build/

# Generated register headers
hw/ip/*/sw

# Autogen stuff
hw/top_titangrey/.bender/*
hw/top_titangrey/Bender.lock
hw/top_titangrey/autogen/*
hw/top_titangrey/crossbar/*
hw/top_titangrey/scripts/*
scripts/*
Bender.lock
examples/sw/simple_system/common/simple_system_common.d
examples/sw/simple_system/common/simple_system_common.o
examples/sw/simple_system/hello_test/hello_test.dis
examples/sw/simple_system/hello_test/hello_test.elf

# JasperGold FPV Result
jgproject/

# FPGA splice intermediate files
*.jou

# Environment configuration (produced by Meson)
.env

# Simulation Results
*.log
vdCovLog/
INCA_libs/
*.shm/
.simvision/
*.history
irun.key
*.svcf
*.fsdb
*.rc
out/
scratch/
ucli.key
novas.conf
verdiLog/
ascent_project/
ascentlint.rpt

# verilator/gtkwave waveforms and wave lists
*.fst
*.gtkw

# Foundry library
hw/foundry/

# ROM_EXT signer vendored in dependencies
sw/host/rom_ext_image_signer/vendored_dependencies

# Autogen files for non-Earlgrey tops
hw/top_englishbreakfast/**/autogen/
hw/top_englishbreakfast/ip/alert_handler/dv/alert_handler_env_pkg__params.sv
hw/top_englishbreakfast/ip/sensor_ctrl/rtl/*
hw/top_englishbreakfast/ip/xbar_main/xbar_main.core
hw/top_englishbreakfast/ip/xbar_peri/xbar_peri.core

# Rust Cargo build system files.
Cargo.lock
sw/host/**/target

# Bazel-related cache and output directories
bazel-*
