<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_avalon_onchip_memory2_181/sim/monitor_cpu_onchip_memory_cpu_onchip_memory.hex"
   type="HEX"
   library="altera_avalon_onchip_memory2_181" />
 <file
   path="altera_avalon_onchip_memory2_181/sim/monitor_cpu_onchip_memory_altera_avalon_onchip_memory2_181_63qnsuy.v"
   type="VERILOG"
   library="altera_avalon_onchip_memory2_181" />
 <file
   path="sim/monitor_cpu_onchip_memory.v"
   type="VERILOG"
   library="monitor_cpu_onchip_memory"
   hasInlineConfiguration="true" />
 <topLevel name="monitor_cpu_onchip_memory.monitor_cpu_onchip_memory" />
 <deviceFamily name="arria10" />
 <modelMap
   controllerPath="monitor_cpu_onchip_memory.cpu_onchip_memory"
   modelPath="monitor_cpu_onchip_memory.cpu_onchip_memory" />
</simPackage>
