Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o F:/COLAB/computer_org/lab6/Top_tb_isim_beh.exe -prj F:/COLAB/computer_org/lab6/Top_tb_beh.prj work.Top_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "F:/COLAB/computer_org/lab6/signext.v" into library work
Analyzing Verilog file "F:/COLAB/computer_org/lab6/register.v" into library work
Analyzing Verilog file "F:/COLAB/computer_org/lab6/data_memory.v" into library work
Analyzing Verilog file "F:/COLAB/computer_org/lab6/Ctr.v" into library work
Analyzing Verilog file "F:/COLAB/computer_org/lab6/aluCtrOut.v" into library work
Analyzing Verilog file "F:/COLAB/computer_org/lab6/Alu.v" into library work
Analyzing Verilog file "F:/COLAB/computer_org/lab6/Top.v" into library work
Analyzing Verilog file "F:/COLAB/computer_org/lab6/Top_tx.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "F:/COLAB/computer_org/lab6/Top.v" Line 232: Port select is not connected to this instance
Completed static elaboration
Compiling module InstructionMemory
Compiling module Ctr
Compiling module aluCtrOut
Compiling module Alu
Compiling module register
Compiling module signext
Compiling module data_memory
Compiling module Top
Compiling module Top_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 10 Verilog Units
Built simulation executable F:/COLAB/computer_org/lab6/Top_tb_isim_beh.exe
Fuse Memory Usage: 27680 KB
Fuse CPU Usage: 2031 ms
