EESchema Schematic File Version 4
LIBS:KicadFPGA-cache
EELAYER 26 0
EELAYER END
$Descr A3 16535 11693
encoding utf-8
Sheet 1 6
Title "Artix FPGA "
Date "2018-11-04"
Rev "0.1.0"
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 2350 1550 2150 500 
U 5BDF7CB3
F0 "Arty Bank 14, 15" 50
F1 "ArtyS1.sch" 50
$EndSheet
$Sheet
S 2350 2350 2150 500 
U 5BDF83BA
F0 "Arty Bank 34, 35" 50
F1 "ArtyS2.sch" 50
$EndSheet
$Sheet
S 2350 3150 2150 500 
U 5BDF84CC
F0 "Arty Configuration" 50
F1 "ArtyS3.sch" 50
$EndSheet
$Sheet
S 2350 3950 2150 500 
U 5BDF8FC3
F0 "Arty Power" 50
F1 "ArtyS4.sch" 50
$EndSheet
Text Notes 2600 1150 0    157  ~ 31
Artix 7 FPGA 
Text Notes 6550 1150 0    157  ~ 31
STM Microcontroller\n
$Sheet
S 6550 1500 2300 500 
U 5BDF960B
F0 "STM32F4" 50
F1 "STMS1.sch" 50
$EndSheet
$EndSCHEMATC
