Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Jan 14 11:27:16 2026
| Host         : L-6R7WDX3 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file /home/tim/projects/uart/synthesis/results/impl/uart_timing.rpt
| Design       : TOP_FPGA
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze
  Name    Max Paths  Min Paths
  ------  ---------  ---------
  Slow    Yes        Yes
  Fast    Yes        Yes


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (3)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (3)
------------------------------------
 There are 3 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------
     11.129        0.000                      0                  812        0.074        0.000                      0                  769        3.000        0.000                       0                   359


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
PAD_I_CLK             {0.000 5.000}      10.000          100.000
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000
  clk_out2_clk_wiz_0  {0.000 7.692}      15.385          65.000
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------
PAD_I_CLK                                                                                                                                                               3.000        0.000                       0                     1
  clk_out1_clk_wiz_0       14.290        0.000                      0                  434        0.074        0.000                      0                  429        9.500        0.000                       0                   280
  clk_out2_clk_wiz_0       11.129        0.000                      0                   80        0.122        0.000                      0                   75        7.192        0.000                       0                    75
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------
input port clock    clk_out1_clk_wiz_0       17.826        0.000                      0                    3
clk_out2_clk_wiz_0  clk_out1_clk_wiz_0       13.779        0.000                      0                    9
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0       13.890        0.000                      0                   21


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       15.652        0.000                      0                  230        0.621        0.000                      0                  230
**async_default**   clk_out2_clk_wiz_0  clk_out2_clk_wiz_0       12.994        0.000                      0                   35        0.176        0.000                      0                   35


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  PAD_I_CLK
  To Clock:  PAD_I_CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PAD_I_CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PAD_I_CLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.290ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.290ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.849ns  (logic 0.419ns (49.379%)  route 0.430ns (50.621%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y99                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[0]/C
    SLICE_X106Y99        FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[0]/Q
                         net (fo=1, routed)           0.430     0.849    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A[0]
    SLICE_X106Y99        FDPE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X106Y99        FDPE (Setup_fdpe_C_D)       -0.246    15.139    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[1]
  -------------------------------------------------------------------
                         required time                         15.139
                         arrival time                          -0.849
  -------------------------------------------------------------------
                         slack                                 14.290

Slack (MET) :             14.343ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.980ns  (logic 0.456ns (46.538%)  route 0.524ns (53.462%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y96                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[1]/C
    SLICE_X106Y96        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[1]/Q
                         net (fo=1, routed)           0.524     0.980    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B[1]
    SLICE_X106Y96        FDPE                                         r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X106Y96        FDPE (Setup_fdpe_C_D)       -0.062    15.323    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[2]
  -------------------------------------------------------------------
                         required time                         15.323
                         arrival time                          -0.980
  -------------------------------------------------------------------
                         slack                                 14.343

Slack (MET) :             14.343ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.980ns  (logic 0.456ns (46.538%)  route 0.524ns (53.462%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y99                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[1]/C
    SLICE_X106Y99        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[1]/Q
                         net (fo=1, routed)           0.524     0.980    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A[1]
    SLICE_X106Y99        FDPE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X106Y99        FDPE (Setup_fdpe_C_D)       -0.062    15.323    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[2]
  -------------------------------------------------------------------
                         required time                         15.323
                         arrival time                          -0.980
  -------------------------------------------------------------------
                         slack                                 14.343

Slack (MET) :             14.531ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.584ns  (logic 0.419ns (71.772%)  route 0.165ns (28.228%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y96                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[0]/C
    SLICE_X106Y96        FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[0]/Q
                         net (fo=1, routed)           0.165     0.584    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B[0]
    SLICE_X106Y96        FDPE                                         r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X106Y96        FDPE (Setup_fdpe_C_D)       -0.270    15.115    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[1]
  -------------------------------------------------------------------
                         required time                         15.115
                         arrival time                          -0.584
  -------------------------------------------------------------------
                         slack                                 14.531

Slack (MET) :             15.321ns  (required time - arrival time)
  Source:                 inst_uart/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 1.058ns (23.533%)  route 3.438ns (76.467%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.807ns = ( 18.193 - 20.000 )
    Source Clock Delay      (SCD):    -2.063ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         2.057    -2.063    inst_uart/clk_out1
    SLICE_X106Y108       FDCE                                         r  inst_uart/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y108       FDCE (Prop_fdce_C_Q)         0.456    -1.607 f  inst_uart/FSM_sequential_current_state_reg[2]/Q
                         net (fo=17, routed)          1.805     0.199    inst_uart/current_state[2]
    SLICE_X107Y108       LUT3 (Prop_lut3_I0_O)        0.152     0.351 r  inst_uart/FSM_sequential_current_state[1]_i_11/O
                         net (fo=1, routed)           0.908     1.259    inst_uart/inst_uart_rx/FSM_sequential_current_state_reg[1]_3
    SLICE_X104Y108       LUT6 (Prop_lut6_I5_O)        0.326     1.585 r  inst_uart/inst_uart_rx/FSM_sequential_current_state[1]_i_4/O
                         net (fo=1, routed)           0.725     2.309    inst_uart/inst_uart_rx/FSM_sequential_current_state[1]_i_4_n_0
    SLICE_X103Y108       LUT6 (Prop_lut6_I3_O)        0.124     2.433 r  inst_uart/inst_uart_rx/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.433    inst_uart/inst_uart_rx_n_2
    SLICE_X103Y108       FDCE                                         r  inst_uart/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.785    18.193    inst_uart/clk_out1
    SLICE_X103Y108       FDCE                                         r  inst_uart/FSM_sequential_current_state_reg[1]/C
                         clock pessimism             -0.396    17.797
                         clock uncertainty           -0.072    17.726
    SLICE_X103Y108       FDCE (Setup_fdce_C_D)        0.029    17.755    inst_uart/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         17.755
                         arrival time                          -2.433
  -------------------------------------------------------------------
                         slack                                 15.321

Slack (MET) :             15.391ns  (required time - arrival time)
  Source:                 inst_uart/tx_byte_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_tx/reg_tx_data_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.581ns  (logic 0.966ns (21.088%)  route 3.615ns (78.912%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.732ns = ( 18.268 - 20.000 )
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.979    -2.141    inst_uart/clk_out1
    SLICE_X103Y108       FDCE                                         r  inst_uart/tx_byte_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDCE (Prop_fdce_C_Q)         0.419    -1.722 f  inst_uart/tx_byte_count_reg[0]/Q
                         net (fo=11, routed)          2.127     0.405    inst_uart/inst_uart_tx/reg_tx_data_reg[1]_0
    SLICE_X107Y107       LUT6 (Prop_lut6_I3_O)        0.299     0.704 f  inst_uart/inst_uart_tx/reg_tx_data[7]_i_6/O
                         net (fo=6, routed)           0.661     1.365    inst_uart/inst_uart_tx/FSM_sequential_current_state_reg[2]
    SLICE_X108Y106       LUT4 (Prop_lut4_I0_O)        0.124     1.489 f  inst_uart/inst_uart_tx/reg_tx_data[7]_i_3/O
                         net (fo=6, routed)           0.827     2.316    inst_uart/inst_uart_tx/reg_tx_data[7]_i_3_n_0
    SLICE_X107Y106       LUT6 (Prop_lut6_I1_O)        0.124     2.440 r  inst_uart/inst_uart_tx/reg_tx_data[3]_i_1/O
                         net (fo=1, routed)           0.000     2.440    inst_uart/inst_uart_tx/reg_tx_data0_in[3]
    SLICE_X107Y106       FDPE                                         r  inst_uart/inst_uart_tx/reg_tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.860    18.268    inst_uart/inst_uart_tx/clk_out1
    SLICE_X107Y106       FDPE                                         r  inst_uart/inst_uart_tx/reg_tx_data_reg[3]/C
                         clock pessimism             -0.396    17.872
                         clock uncertainty           -0.072    17.801
    SLICE_X107Y106       FDPE (Setup_fdpe_C_D)        0.031    17.832    inst_uart/inst_uart_tx/reg_tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         17.832
                         arrival time                          -2.440
  -------------------------------------------------------------------
                         slack                                 15.391

Slack (MET) :             15.394ns  (required time - arrival time)
  Source:                 inst_uart/tx_byte_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_tx/reg_tx_data_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.576ns  (logic 0.966ns (21.111%)  route 3.610ns (78.889%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.732ns = ( 18.268 - 20.000 )
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.979    -2.141    inst_uart/clk_out1
    SLICE_X103Y108       FDCE                                         r  inst_uart/tx_byte_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDCE (Prop_fdce_C_Q)         0.419    -1.722 f  inst_uart/tx_byte_count_reg[0]/Q
                         net (fo=11, routed)          2.127     0.405    inst_uart/inst_uart_tx/reg_tx_data_reg[1]_0
    SLICE_X107Y107       LUT6 (Prop_lut6_I3_O)        0.299     0.704 f  inst_uart/inst_uart_tx/reg_tx_data[7]_i_6/O
                         net (fo=6, routed)           0.661     1.365    inst_uart/inst_uart_tx/FSM_sequential_current_state_reg[2]
    SLICE_X108Y106       LUT4 (Prop_lut4_I0_O)        0.124     1.489 f  inst_uart/inst_uart_tx/reg_tx_data[7]_i_3/O
                         net (fo=6, routed)           0.822     2.311    inst_uart/inst_uart_tx/reg_tx_data[7]_i_3_n_0
    SLICE_X107Y106       LUT6 (Prop_lut6_I3_O)        0.124     2.435 r  inst_uart/inst_uart_tx/reg_tx_data[2]_i_1/O
                         net (fo=1, routed)           0.000     2.435    inst_uart/inst_uart_tx/reg_tx_data0_in[2]
    SLICE_X107Y106       FDPE                                         r  inst_uart/inst_uart_tx/reg_tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.860    18.268    inst_uart/inst_uart_tx/clk_out1
    SLICE_X107Y106       FDPE                                         r  inst_uart/inst_uart_tx/reg_tx_data_reg[2]/C
                         clock pessimism             -0.396    17.872
                         clock uncertainty           -0.072    17.801
    SLICE_X107Y106       FDPE (Setup_fdpe_C_D)        0.029    17.830    inst_uart/inst_uart_tx/reg_tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         17.830
                         arrival time                          -2.435
  -------------------------------------------------------------------
                         slack                                 15.394

Slack (MET) :             15.401ns  (required time - arrival time)
  Source:                 inst_uart/tx_byte_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_tx/reg_tx_data_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 0.966ns (21.134%)  route 3.605ns (78.866%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.732ns = ( 18.268 - 20.000 )
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.979    -2.141    inst_uart/clk_out1
    SLICE_X103Y108       FDCE                                         r  inst_uart/tx_byte_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDCE (Prop_fdce_C_Q)         0.419    -1.722 r  inst_uart/tx_byte_count_reg[0]/Q
                         net (fo=11, routed)          2.127     0.405    inst_uart/inst_uart_tx/reg_tx_data_reg[1]_0
    SLICE_X107Y107       LUT6 (Prop_lut6_I3_O)        0.299     0.704 r  inst_uart/inst_uart_tx/reg_tx_data[7]_i_6/O
                         net (fo=6, routed)           0.644     1.348    inst_uart/inst_uart_tx/FSM_sequential_current_state_reg[2]
    SLICE_X108Y106       LUT4 (Prop_lut4_I3_O)        0.124     1.472 f  inst_uart/inst_uart_tx/reg_tx_data[7]_i_2/O
                         net (fo=6, routed)           0.834     2.306    inst_uart/inst_uart_tx/reg_tx_data[7]_i_2_n_0
    SLICE_X107Y106       LUT6 (Prop_lut6_I1_O)        0.124     2.430 r  inst_uart/inst_uart_tx/reg_tx_data[4]_i_1/O
                         net (fo=1, routed)           0.000     2.430    inst_uart/inst_uart_tx/reg_tx_data0_in[4]
    SLICE_X107Y106       FDPE                                         r  inst_uart/inst_uart_tx/reg_tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.860    18.268    inst_uart/inst_uart_tx/clk_out1
    SLICE_X107Y106       FDPE                                         r  inst_uart/inst_uart_tx/reg_tx_data_reg[4]/C
                         clock pessimism             -0.396    17.872
                         clock uncertainty           -0.072    17.801
    SLICE_X107Y106       FDPE (Setup_fdpe_C_D)        0.031    17.832    inst_uart/inst_uart_tx/reg_tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         17.832
                         arrival time                          -2.430
  -------------------------------------------------------------------
                         slack                                 15.401

Slack (MET) :             15.402ns  (required time - arrival time)
  Source:                 inst_uart/tx_byte_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_tx/reg_tx_data_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 0.966ns (21.138%)  route 3.604ns (78.862%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.732ns = ( 18.268 - 20.000 )
    Source Clock Delay      (SCD):    -2.141ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.979    -2.141    inst_uart/clk_out1
    SLICE_X103Y108       FDCE                                         r  inst_uart/tx_byte_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDCE (Prop_fdce_C_Q)         0.419    -1.722 f  inst_uart/tx_byte_count_reg[0]/Q
                         net (fo=11, routed)          2.127     0.405    inst_uart/inst_uart_tx/reg_tx_data_reg[1]_0
    SLICE_X107Y107       LUT6 (Prop_lut6_I3_O)        0.299     0.704 f  inst_uart/inst_uart_tx/reg_tx_data[7]_i_6/O
                         net (fo=6, routed)           0.661     1.365    inst_uart/inst_uart_tx/FSM_sequential_current_state_reg[2]
    SLICE_X108Y106       LUT4 (Prop_lut4_I0_O)        0.124     1.489 f  inst_uart/inst_uart_tx/reg_tx_data[7]_i_3/O
                         net (fo=6, routed)           0.816     2.305    inst_uart/inst_uart_tx/reg_tx_data[7]_i_3_n_0
    SLICE_X106Y106       LUT6 (Prop_lut6_I4_O)        0.124     2.429 r  inst_uart/inst_uart_tx/reg_tx_data[7]_i_1/O
                         net (fo=1, routed)           0.000     2.429    inst_uart/inst_uart_tx/reg_tx_data0_in[7]
    SLICE_X106Y106       FDPE                                         r  inst_uart/inst_uart_tx/reg_tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.860    18.268    inst_uart/inst_uart_tx/clk_out1
    SLICE_X106Y106       FDPE                                         r  inst_uart/inst_uart_tx/reg_tx_data_reg[7]/C
                         clock pessimism             -0.396    17.872
                         clock uncertainty           -0.072    17.801
    SLICE_X106Y106       FDPE (Setup_fdpe_C_D)        0.031    17.832    inst_uart/inst_uart_tx/reg_tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         17.832
                         arrival time                          -2.429
  -------------------------------------------------------------------
                         slack                                 15.402

Slack (MET) :             15.492ns  (required time - arrival time)
  Source:                 inst_uart/O_WRITE_ADDR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_read_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 0.916ns (20.638%)  route 3.522ns (79.362%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.729ns = ( 18.271 - 20.000 )
    Source Clock Delay      (SCD):    -2.063ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         2.057    -2.063    inst_uart/clk_out1
    SLICE_X107Y107       FDCE                                         r  inst_uart/O_WRITE_ADDR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y107       FDCE (Prop_fdce_C_Q)         0.456    -1.607 f  inst_uart/O_WRITE_ADDR_reg[3]/Q
                         net (fo=52, routed)          2.369     0.762    inst_uart/O_WRITE_ADDR_reg_n_0_[3]
    SLICE_X109Y102       LUT6 (Prop_lut6_I1_O)        0.124     0.886 r  inst_uart/reg_read[6]_i_4/O
                         net (fo=1, routed)           1.154     2.040    inst_uart/reg_read[6]_i_4_n_0
    SLICE_X111Y106       LUT6 (Prop_lut6_I2_O)        0.124     2.164 r  inst_uart/reg_read[6]_i_2/O
                         net (fo=1, routed)           0.000     2.164    inst_uart/reg_read[6]_i_2_n_0
    SLICE_X111Y106       MUXF7 (Prop_muxf7_I0_O)      0.212     2.376 r  inst_uart/reg_read_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.376    inst_regfile/D[6]
    SLICE_X111Y106       FDPE                                         r  inst_regfile/reg_read_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.863    18.271    inst_regfile/CLK
    SLICE_X111Y106       FDPE                                         r  inst_regfile/reg_read_reg[6]/C
                         clock pessimism             -0.396    17.875
                         clock uncertainty           -0.072    17.804
    SLICE_X111Y106       FDPE (Setup_fdpe_C_D)        0.064    17.868    inst_regfile/reg_read_reg[6]
  -------------------------------------------------------------------
                         required time                         17.868
                         arrival time                          -2.376
  -------------------------------------------------------------------
                         slack                                 15.492





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 inst_regfile/reg_vga_ctrl_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.508%)  route 0.191ns (57.492%))
  Logic Levels:           0
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.720    -0.406    inst_regfile/CLK
    SLICE_X109Y102       FDPE                                         r  inst_regfile/reg_vga_ctrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y102       FDPE (Prop_fdpe_C_Q)         0.141    -0.265 r  inst_regfile/reg_vga_ctrl_reg[4]/Q
                         net (fo=2, routed)           0.191    -0.074    inst_vga/inst_olo_base_cc_status/i_scc/In_Data[4]
    SLICE_X110Y99        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.911    -0.253    inst_vga/inst_olo_base_cc_status/i_scc/In_Clk
    SLICE_X110Y99        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[4]/C
                         clock pessimism              0.033    -0.220
    SLICE_X110Y99        FDRE (Hold_fdre_C_D)         0.072    -0.148    inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[4]
  -------------------------------------------------------------------
                         required time                          0.148
                         arrival time                          -0.074
  -------------------------------------------------------------------
                         slack                                  0.074

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 inst_uart/inst_uart_rx/i_uart_rx_sr_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/i_uart_rx_filtered_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.718    -0.408    inst_uart/inst_uart_rx/clk_out1
    SLICE_X109Y109       FDPE                                         r  inst_uart/inst_uart_rx/i_uart_rx_sr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDPE (Prop_fdpe_C_Q)         0.141    -0.267 r  inst_uart/inst_uart_rx/i_uart_rx_sr_reg[2]/Q
                         net (fo=2, routed)           0.066    -0.201    inst_uart/inst_uart_rx/p_0_in_1[1]
    SLICE_X108Y109       LUT4 (Prop_lut4_I1_O)        0.045    -0.156 r  inst_uart/inst_uart_rx/i_uart_rx_filtered_i_1/O
                         net (fo=1, routed)           0.000    -0.156    inst_uart/inst_uart_rx/i_uart_rx_filtered_i_1_n_0
    SLICE_X108Y109       FDPE                                         r  inst_uart/inst_uart_rx/i_uart_rx_filtered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.992    -0.172    inst_uart/inst_uart_rx/clk_out1
    SLICE_X108Y109       FDPE                                         r  inst_uart/inst_uart_rx/i_uart_rx_filtered_reg/C
                         clock pessimism             -0.223    -0.395
    SLICE_X108Y109       FDPE (Hold_fdpe_C_D)         0.121    -0.274    inst_uart/inst_uart_rx/i_uart_rx_filtered_reg
  -------------------------------------------------------------------
                         required time                          0.274
                         arrival time                          -0.156
  -------------------------------------------------------------------
                         slack                                  0.118

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 inst_olo_intf_sync/Reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_olo_intf_sync/RegN_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.170ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.720    -0.406    inst_olo_intf_sync/Clk
    SLICE_X109Y101       FDRE                                         r  inst_olo_intf_sync/Reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.265 r  inst_olo_intf_sync/Reg0_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.209    inst_olo_intf_sync/Reg0[1]
    SLICE_X109Y101       FDRE                                         r  inst_olo_intf_sync/RegN_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.994    -0.170    inst_olo_intf_sync/Clk
    SLICE_X109Y101       FDRE                                         r  inst_olo_intf_sync/RegN_reg[0][1]/C
                         clock pessimism             -0.236    -0.406
    SLICE_X109Y101       FDRE (Hold_fdre_C_D)         0.075    -0.331    inst_olo_intf_sync/RegN_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.331
                         arrival time                          -0.209
  -------------------------------------------------------------------
                         slack                                  0.122

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 inst_olo_intf_sync/Reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_olo_intf_sync/RegN_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.168ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.720    -0.406    inst_olo_intf_sync/Clk
    SLICE_X113Y103       FDRE                                         r  inst_olo_intf_sync/Reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.141    -0.265 r  inst_olo_intf_sync/Reg0_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.209    inst_olo_intf_sync/Reg0[2]
    SLICE_X113Y103       FDRE                                         r  inst_olo_intf_sync/RegN_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.996    -0.168    inst_olo_intf_sync/Clk
    SLICE_X113Y103       FDRE                                         r  inst_olo_intf_sync/RegN_reg[0][2]/C
                         clock pessimism             -0.238    -0.406
    SLICE_X113Y103       FDRE (Hold_fdre_C_D)         0.075    -0.331    inst_olo_intf_sync/RegN_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.331
                         arrival time                          -0.209
  -------------------------------------------------------------------
                         slack                                  0.122

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.693    -0.433    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y100       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDRE (Prop_fdre_C_Q)         0.141    -0.292 r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.236    inst_olo_base_sys_reset_gen/DsSync[0]
    SLICE_X103Y100       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.967    -0.197    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y100       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[1]/C
                         clock pessimism             -0.236    -0.433
    SLICE_X103Y100       FDRE (Hold_fdre_C_D)         0.075    -0.358    inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[1]
  -------------------------------------------------------------------
                         required time                          0.358
                         arrival time                          -0.236
  -------------------------------------------------------------------
                         slack                                  0.122

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 inst_regfile/reg_vga_ctrl_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.800%)  route 0.242ns (63.200%))
  Logic Levels:           0
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.720    -0.406    inst_regfile/CLK
    SLICE_X109Y102       FDCE                                         r  inst_regfile/reg_vga_ctrl_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y102       FDCE (Prop_fdce_C_Q)         0.141    -0.265 r  inst_regfile/reg_vga_ctrl_reg[2]/Q
                         net (fo=2, routed)           0.242    -0.023    inst_vga/inst_olo_base_cc_status/i_scc/In_Data[2]
    SLICE_X110Y99        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.911    -0.253    inst_vga/inst_olo_base_cc_status/i_scc/In_Clk
    SLICE_X110Y99        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[2]/C
                         clock pessimism              0.033    -0.220
    SLICE_X110Y99        FDRE (Hold_fdre_C_D)         0.070    -0.150    inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[2]
  -------------------------------------------------------------------
                         required time                          0.150
                         arrival time                          -0.023
  -------------------------------------------------------------------
                         slack                                  0.127

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 inst_olo_intf_sync/Reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_olo_intf_sync/RegN_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.169ns
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.719    -0.407    inst_olo_intf_sync/Clk
    SLICE_X110Y108       FDRE                                         r  inst_olo_intf_sync/Reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.266 r  inst_olo_intf_sync/Reg0_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.201    inst_olo_intf_sync/Reg0[0]
    SLICE_X110Y108       FDRE                                         r  inst_olo_intf_sync/RegN_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.995    -0.169    inst_olo_intf_sync/Clk
    SLICE_X110Y108       FDRE                                         r  inst_olo_intf_sync/RegN_reg[0][0]/C
                         clock pessimism             -0.238    -0.407
    SLICE_X110Y108       FDRE (Hold_fdre_C_D)         0.075    -0.332    inst_olo_intf_sync/RegN_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.332
                         arrival time                          -0.201
  -------------------------------------------------------------------
                         slack                                  0.131

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 inst_uart/inst_uart_rx/bit_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/bit_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.155%)  route 0.065ns (25.845%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.173ns
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.717    -0.409    inst_uart/inst_uart_rx/clk_out1
    SLICE_X106Y110       FDCE                                         r  inst_uart/inst_uart_rx/bit_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDCE (Prop_fdce_C_Q)         0.141    -0.268 f  inst_uart/inst_uart_rx/bit_counter_reg[1]/Q
                         net (fo=5, routed)           0.065    -0.203    inst_uart/inst_uart_rx/bit_counter_reg_n_0_[1]
    SLICE_X107Y110       LUT6 (Prop_lut6_I3_O)        0.045    -0.158 r  inst_uart/inst_uart_rx/bit_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    inst_uart/inst_uart_rx/bit_counter[0]_i_1_n_0
    SLICE_X107Y110       FDCE                                         r  inst_uart/inst_uart_rx/bit_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.991    -0.173    inst_uart/inst_uart_rx/clk_out1
    SLICE_X107Y110       FDCE                                         r  inst_uart/inst_uart_rx/bit_counter_reg[0]/C
                         clock pessimism             -0.223    -0.396
    SLICE_X107Y110       FDCE (Hold_fdce_C_D)         0.092    -0.304    inst_uart/inst_uart_rx/bit_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.304
                         arrival time                          -0.158
  -------------------------------------------------------------------
                         slack                                  0.146

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 inst_regfile/reg_vga_ctrl_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.121%)  route 0.260ns (64.879%))
  Logic Levels:           0
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.719    -0.407    inst_regfile/CLK
    SLICE_X109Y104       FDCE                                         r  inst_regfile/reg_vga_ctrl_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDCE (Prop_fdce_C_Q)         0.141    -0.266 r  inst_regfile/reg_vga_ctrl_reg[11]/Q
                         net (fo=2, routed)           0.260    -0.006    inst_vga/inst_olo_base_cc_status/i_scc/In_Data[11]
    SLICE_X110Y99        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.911    -0.253    inst_vga/inst_olo_base_cc_status/i_scc/In_Clk
    SLICE_X110Y99        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[11]/C
                         clock pessimism              0.033    -0.220
    SLICE_X110Y99        FDRE (Hold_fdre_C_D)         0.066    -0.154    inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[11]
  -------------------------------------------------------------------
                         required time                          0.154
                         arrival time                          -0.006
  -------------------------------------------------------------------
                         slack                                  0.149

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.941%)  route 0.100ns (35.059%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.717    -0.409    inst_uart/inst_uart_rx/clk_out1
    SLICE_X107Y110       FDCE                                         r  inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y110       FDCE (Prop_fdce_C_Q)         0.141    -0.268 r  inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[6]/Q
                         net (fo=1, routed)           0.100    -0.168    inst_uart/inst_uart_rx/next_start_bit_error
    SLICE_X108Y109       LUT3 (Prop_lut3_I2_O)        0.045    -0.123 r  inst_uart/inst_uart_rx/FSM_onehot_current_state[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.123    inst_uart/inst_uart_rx/FSM_onehot_current_state[7]_i_1_n_0
    SLICE_X108Y109       FDCE                                         r  inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.992    -0.172    inst_uart/inst_uart_rx/clk_out1
    SLICE_X108Y109       FDCE                                         r  inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[7]/C
                         clock pessimism             -0.220    -0.392
    SLICE_X108Y109       FDCE (Hold_fdce_C_D)         0.120    -0.272    inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[7]
  -------------------------------------------------------------------
                         required time                          0.272
                         arrival time                          -0.123
  -------------------------------------------------------------------
                         slack                                  0.149





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   inst_pll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C             n/a            1.000         20.000      19.000     SLICE_X102Y100  inst_olo_base_sys_reset_gen/RstSyncChain_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         20.000      19.000     SLICE_X102Y100  inst_olo_base_sys_reset_gen/RstSyncChain_reg[1]/C
Min Period        n/a     FDPE/C             n/a            1.000         20.000      19.000     SLICE_X102Y100  inst_olo_base_sys_reset_gen/RstSyncChain_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X103Y100  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X103Y100  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X103Y100  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X110Y108  inst_olo_intf_sync/Reg0_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X109Y101  inst_olo_intf_sync/Reg0_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X102Y100  inst_olo_base_sys_reset_gen/RstSyncChain_reg[0]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X102Y100  inst_olo_base_sys_reset_gen/RstSyncChain_reg[0]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X102Y100  inst_olo_base_sys_reset_gen/RstSyncChain_reg[1]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X102Y100  inst_olo_base_sys_reset_gen/RstSyncChain_reg[1]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X102Y100  inst_olo_base_sys_reset_gen/RstSyncChain_reg[2]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X102Y100  inst_olo_base_sys_reset_gen/RstSyncChain_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X103Y100  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X103Y100  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X103Y100  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X103Y100  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X102Y100  inst_olo_base_sys_reset_gen/RstSyncChain_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X102Y100  inst_olo_base_sys_reset_gen/RstSyncChain_reg[0]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X102Y100  inst_olo_base_sys_reset_gen/RstSyncChain_reg[1]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X102Y100  inst_olo_base_sys_reset_gen/RstSyncChain_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X102Y100  inst_olo_base_sys_reset_gen/RstSyncChain_reg[2]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X102Y100  inst_olo_base_sys_reset_gen/RstSyncChain_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X103Y100  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X103Y100  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X103Y100  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X103Y100  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.129ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.129ns  (required time - arrival time)
  Source:                 inst_vga/vertical_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_BLUE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 1.024ns (26.525%)  route 2.837ns (73.475%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 13.483 - 15.385 )
    Source Clock Delay      (SCD):    -2.061ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          2.059    -2.061    inst_vga/CLK
    SLICE_X106Y102       FDCE                                         r  inst_vga/vertical_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y102       FDCE (Prop_fdce_C_Q)         0.456    -1.605 r  inst_vga/vertical_count_reg[2]/Q
                         net (fo=8, routed)           1.140    -0.464    inst_vga/vertical_count_reg[2]
    SLICE_X105Y102       LUT6 (Prop_lut6_I2_O)        0.124    -0.340 f  inst_vga/O_RED[3]_i_5/O
                         net (fo=2, routed)           0.410     0.069    inst_vga/O_RED[3]_i_5_n_0
    SLICE_X103Y102       LUT5 (Prop_lut5_I0_O)        0.118     0.187 f  inst_vga/O_RED[3]_i_4/O
                         net (fo=12, routed)          1.287     1.474    inst_vga/inst_olo_base_cc_status/O_BLUE_reg[0]_1
    SLICE_X110Y98        LUT6 (Prop_lut6_I5_O)        0.326     1.800 r  inst_vga/inst_olo_base_cc_status/O_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000     1.800    inst_vga/inst_olo_base_cc_status_n_3
    SLICE_X110Y98        FDCE                                         r  inst_vga/O_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.690    13.483    inst_vga/CLK
    SLICE_X110Y98        FDCE                                         r  inst_vga/O_BLUE_reg[0]/C
                         clock pessimism             -0.514    12.969
                         clock uncertainty           -0.069    12.900
    SLICE_X110Y98        FDCE (Setup_fdce_C_D)        0.029    12.929    inst_vga/O_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         12.929
                         arrival time                          -1.800
  -------------------------------------------------------------------
                         slack                                 11.129

Slack (MET) :             11.197ns  (required time - arrival time)
  Source:                 inst_vga/vertical_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_BLUE_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.828ns (21.823%)  route 2.966ns (78.177%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 13.483 - 15.385 )
    Source Clock Delay      (SCD):    -2.061ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          2.059    -2.061    inst_vga/CLK
    SLICE_X106Y102       FDCE                                         r  inst_vga/vertical_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y102       FDCE (Prop_fdce_C_Q)         0.456    -1.605 f  inst_vga/vertical_count_reg[2]/Q
                         net (fo=8, routed)           1.140    -0.464    inst_vga/vertical_count_reg[2]
    SLICE_X105Y102       LUT6 (Prop_lut6_I2_O)        0.124    -0.340 r  inst_vga/O_RED[3]_i_5/O
                         net (fo=2, routed)           0.410     0.069    inst_vga/O_RED[3]_i_5_n_0
    SLICE_X103Y102       LUT5 (Prop_lut5_I2_O)        0.124     0.193 f  inst_vga/O_RED[3]_i_2/O
                         net (fo=12, routed)          1.416     1.610    inst_vga/inst_olo_base_cc_status/O_BLUE_reg[0]
    SLICE_X110Y98        LUT6 (Prop_lut6_I1_O)        0.124     1.734 r  inst_vga/inst_olo_base_cc_status/O_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000     1.734    inst_vga/inst_olo_base_cc_status_n_2
    SLICE_X110Y98        FDCE                                         r  inst_vga/O_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.690    13.483    inst_vga/CLK
    SLICE_X110Y98        FDCE                                         r  inst_vga/O_BLUE_reg[1]/C
                         clock pessimism             -0.514    12.969
                         clock uncertainty           -0.069    12.900
    SLICE_X110Y98        FDCE (Setup_fdce_C_D)        0.031    12.931    inst_vga/O_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         12.931
                         arrival time                          -1.734
  -------------------------------------------------------------------
                         slack                                 11.197

Slack (MET) :             11.342ns  (required time - arrival time)
  Source:                 inst_vga/vertical_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_GREEN_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 1.024ns (28.062%)  route 2.625ns (71.938%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 13.483 - 15.385 )
    Source Clock Delay      (SCD):    -2.061ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          2.059    -2.061    inst_vga/CLK
    SLICE_X106Y102       FDCE                                         r  inst_vga/vertical_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y102       FDCE (Prop_fdce_C_Q)         0.456    -1.605 r  inst_vga/vertical_count_reg[2]/Q
                         net (fo=8, routed)           1.140    -0.464    inst_vga/vertical_count_reg[2]
    SLICE_X105Y102       LUT6 (Prop_lut6_I2_O)        0.124    -0.340 f  inst_vga/O_RED[3]_i_5/O
                         net (fo=2, routed)           0.410     0.069    inst_vga/O_RED[3]_i_5_n_0
    SLICE_X103Y102       LUT5 (Prop_lut5_I0_O)        0.118     0.187 f  inst_vga/O_RED[3]_i_4/O
                         net (fo=12, routed)          1.075     1.262    inst_vga/inst_olo_base_cc_status/O_BLUE_reg[0]_1
    SLICE_X110Y97        LUT6 (Prop_lut6_I5_O)        0.326     1.588 r  inst_vga/inst_olo_base_cc_status/O_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000     1.588    inst_vga/inst_olo_base_cc_status_n_7
    SLICE_X110Y97        FDCE                                         r  inst_vga/O_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.690    13.483    inst_vga/CLK
    SLICE_X110Y97        FDCE                                         r  inst_vga/O_GREEN_reg[0]/C
                         clock pessimism             -0.514    12.969
                         clock uncertainty           -0.069    12.900
    SLICE_X110Y97        FDCE (Setup_fdce_C_D)        0.031    12.931    inst_vga/O_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         12.931
                         arrival time                          -1.588
  -------------------------------------------------------------------
                         slack                                 11.342

Slack (MET) :             11.348ns  (required time - arrival time)
  Source:                 inst_vga/vertical_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_RED_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 1.024ns (28.096%)  route 2.621ns (71.904%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 13.483 - 15.385 )
    Source Clock Delay      (SCD):    -2.061ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          2.059    -2.061    inst_vga/CLK
    SLICE_X106Y102       FDCE                                         r  inst_vga/vertical_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y102       FDCE (Prop_fdce_C_Q)         0.456    -1.605 r  inst_vga/vertical_count_reg[2]/Q
                         net (fo=8, routed)           1.140    -0.464    inst_vga/vertical_count_reg[2]
    SLICE_X105Y102       LUT6 (Prop_lut6_I2_O)        0.124    -0.340 f  inst_vga/O_RED[3]_i_5/O
                         net (fo=2, routed)           0.410     0.069    inst_vga/O_RED[3]_i_5_n_0
    SLICE_X103Y102       LUT5 (Prop_lut5_I0_O)        0.118     0.187 f  inst_vga/O_RED[3]_i_4/O
                         net (fo=12, routed)          1.071     1.258    inst_vga/inst_olo_base_cc_status/O_BLUE_reg[0]_1
    SLICE_X110Y97        LUT6 (Prop_lut6_I5_O)        0.326     1.584 r  inst_vga/inst_olo_base_cc_status/O_RED[0]_i_1/O
                         net (fo=1, routed)           0.000     1.584    inst_vga/inst_olo_base_cc_status_n_11
    SLICE_X110Y97        FDCE                                         r  inst_vga/O_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.690    13.483    inst_vga/CLK
    SLICE_X110Y97        FDCE                                         r  inst_vga/O_RED_reg[0]/C
                         clock pessimism             -0.514    12.969
                         clock uncertainty           -0.069    12.900
    SLICE_X110Y97        FDCE (Setup_fdce_C_D)        0.032    12.932    inst_vga/O_RED_reg[0]
  -------------------------------------------------------------------
                         required time                         12.932
                         arrival time                          -1.584
  -------------------------------------------------------------------
                         slack                                 11.348

Slack (MET) :             11.368ns  (required time - arrival time)
  Source:                 inst_vga/vertical_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_GREEN_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 1.024ns (28.302%)  route 2.594ns (71.698%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 13.480 - 15.385 )
    Source Clock Delay      (SCD):    -2.061ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          2.059    -2.061    inst_vga/CLK
    SLICE_X106Y102       FDCE                                         r  inst_vga/vertical_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y102       FDCE (Prop_fdce_C_Q)         0.456    -1.605 r  inst_vga/vertical_count_reg[2]/Q
                         net (fo=8, routed)           1.140    -0.464    inst_vga/vertical_count_reg[2]
    SLICE_X105Y102       LUT6 (Prop_lut6_I2_O)        0.124    -0.340 f  inst_vga/O_RED[3]_i_5/O
                         net (fo=2, routed)           0.410     0.069    inst_vga/O_RED[3]_i_5_n_0
    SLICE_X103Y102       LUT5 (Prop_lut5_I0_O)        0.118     0.187 f  inst_vga/O_RED[3]_i_4/O
                         net (fo=12, routed)          1.044     1.232    inst_vga/inst_olo_base_cc_status/O_BLUE_reg[0]_1
    SLICE_X109Y97        LUT6 (Prop_lut6_I5_O)        0.326     1.558 r  inst_vga/inst_olo_base_cc_status/O_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000     1.558    inst_vga/inst_olo_base_cc_status_n_6
    SLICE_X109Y97        FDCE                                         r  inst_vga/O_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.687    13.480    inst_vga/CLK
    SLICE_X109Y97        FDCE                                         r  inst_vga/O_GREEN_reg[1]/C
                         clock pessimism             -0.514    12.966
                         clock uncertainty           -0.069    12.897
    SLICE_X109Y97        FDCE (Setup_fdce_C_D)        0.029    12.926    inst_vga/O_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         12.926
                         arrival time                          -1.558
  -------------------------------------------------------------------
                         slack                                 11.368

Slack (MET) :             11.372ns  (required time - arrival time)
  Source:                 inst_vga/vertical_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_GREEN_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 1.024ns (28.318%)  route 2.592ns (71.682%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 13.480 - 15.385 )
    Source Clock Delay      (SCD):    -2.061ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          2.059    -2.061    inst_vga/CLK
    SLICE_X106Y102       FDCE                                         r  inst_vga/vertical_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y102       FDCE (Prop_fdce_C_Q)         0.456    -1.605 r  inst_vga/vertical_count_reg[2]/Q
                         net (fo=8, routed)           1.140    -0.464    inst_vga/vertical_count_reg[2]
    SLICE_X105Y102       LUT6 (Prop_lut6_I2_O)        0.124    -0.340 f  inst_vga/O_RED[3]_i_5/O
                         net (fo=2, routed)           0.410     0.069    inst_vga/O_RED[3]_i_5_n_0
    SLICE_X103Y102       LUT5 (Prop_lut5_I0_O)        0.118     0.187 f  inst_vga/O_RED[3]_i_4/O
                         net (fo=12, routed)          1.042     1.230    inst_vga/inst_olo_base_cc_status/O_BLUE_reg[0]_1
    SLICE_X109Y97        LUT6 (Prop_lut6_I5_O)        0.326     1.556 r  inst_vga/inst_olo_base_cc_status/O_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000     1.556    inst_vga/inst_olo_base_cc_status_n_5
    SLICE_X109Y97        FDCE                                         r  inst_vga/O_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.687    13.480    inst_vga/CLK
    SLICE_X109Y97        FDCE                                         r  inst_vga/O_GREEN_reg[2]/C
                         clock pessimism             -0.514    12.966
                         clock uncertainty           -0.069    12.897
    SLICE_X109Y97        FDCE (Setup_fdce_C_D)        0.031    12.928    inst_vga/O_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         12.928
                         arrival time                          -1.556
  -------------------------------------------------------------------
                         slack                                 11.372

Slack (MET) :             11.460ns  (required time - arrival time)
  Source:                 inst_vga/vertical_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_BLUE_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.828ns (23.458%)  route 2.702ns (76.542%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 13.483 - 15.385 )
    Source Clock Delay      (SCD):    -2.061ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          2.059    -2.061    inst_vga/CLK
    SLICE_X106Y102       FDCE                                         r  inst_vga/vertical_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y102       FDCE (Prop_fdce_C_Q)         0.456    -1.605 f  inst_vga/vertical_count_reg[2]/Q
                         net (fo=8, routed)           1.140    -0.464    inst_vga/vertical_count_reg[2]
    SLICE_X105Y102       LUT6 (Prop_lut6_I2_O)        0.124    -0.340 r  inst_vga/O_RED[3]_i_5/O
                         net (fo=2, routed)           0.410     0.069    inst_vga/O_RED[3]_i_5_n_0
    SLICE_X103Y102       LUT5 (Prop_lut5_I2_O)        0.124     0.193 f  inst_vga/O_RED[3]_i_2/O
                         net (fo=12, routed)          1.152     1.345    inst_vga/inst_olo_base_cc_status/O_BLUE_reg[0]
    SLICE_X110Y97        LUT6 (Prop_lut6_I1_O)        0.124     1.469 r  inst_vga/inst_olo_base_cc_status/O_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000     1.469    inst_vga/inst_olo_base_cc_status_n_1
    SLICE_X110Y97        FDCE                                         r  inst_vga/O_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.690    13.483    inst_vga/CLK
    SLICE_X110Y97        FDCE                                         r  inst_vga/O_BLUE_reg[2]/C
                         clock pessimism             -0.514    12.969
                         clock uncertainty           -0.069    12.900
    SLICE_X110Y97        FDCE (Setup_fdce_C_D)        0.029    12.929    inst_vga/O_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         12.929
                         arrival time                          -1.469
  -------------------------------------------------------------------
                         slack                                 11.460

Slack (MET) :             11.470ns  (required time - arrival time)
  Source:                 inst_vga/vertical_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_BLUE_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 0.828ns (23.511%)  route 2.694ns (76.489%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.902ns = ( 13.483 - 15.385 )
    Source Clock Delay      (SCD):    -2.061ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          2.059    -2.061    inst_vga/CLK
    SLICE_X106Y102       FDCE                                         r  inst_vga/vertical_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y102       FDCE (Prop_fdce_C_Q)         0.456    -1.605 f  inst_vga/vertical_count_reg[2]/Q
                         net (fo=8, routed)           1.140    -0.464    inst_vga/vertical_count_reg[2]
    SLICE_X105Y102       LUT6 (Prop_lut6_I2_O)        0.124    -0.340 r  inst_vga/O_RED[3]_i_5/O
                         net (fo=2, routed)           0.410     0.069    inst_vga/O_RED[3]_i_5_n_0
    SLICE_X103Y102       LUT5 (Prop_lut5_I2_O)        0.124     0.193 f  inst_vga/O_RED[3]_i_2/O
                         net (fo=12, routed)          1.144     1.337    inst_vga/inst_olo_base_cc_status/O_BLUE_reg[0]
    SLICE_X110Y97        LUT6 (Prop_lut6_I1_O)        0.124     1.461 r  inst_vga/inst_olo_base_cc_status/O_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000     1.461    inst_vga/inst_olo_base_cc_status_n_0
    SLICE_X110Y97        FDCE                                         r  inst_vga/O_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.690    13.483    inst_vga/CLK
    SLICE_X110Y97        FDCE                                         r  inst_vga/O_BLUE_reg[3]/C
                         clock pessimism             -0.514    12.969
                         clock uncertainty           -0.069    12.900
    SLICE_X110Y97        FDCE (Setup_fdce_C_D)        0.031    12.931    inst_vga/O_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         12.931
                         arrival time                          -1.461
  -------------------------------------------------------------------
                         slack                                 11.470

Slack (MET) :             11.544ns  (required time - arrival time)
  Source:                 inst_vga/vertical_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_GREEN_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 1.024ns (29.734%)  route 2.420ns (70.266%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 13.480 - 15.385 )
    Source Clock Delay      (SCD):    -2.061ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          2.059    -2.061    inst_vga/CLK
    SLICE_X106Y102       FDCE                                         r  inst_vga/vertical_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y102       FDCE (Prop_fdce_C_Q)         0.456    -1.605 r  inst_vga/vertical_count_reg[2]/Q
                         net (fo=8, routed)           1.140    -0.464    inst_vga/vertical_count_reg[2]
    SLICE_X105Y102       LUT6 (Prop_lut6_I2_O)        0.124    -0.340 f  inst_vga/O_RED[3]_i_5/O
                         net (fo=2, routed)           0.410     0.069    inst_vga/O_RED[3]_i_5_n_0
    SLICE_X103Y102       LUT5 (Prop_lut5_I0_O)        0.118     0.187 f  inst_vga/O_RED[3]_i_4/O
                         net (fo=12, routed)          0.870     1.057    inst_vga/inst_olo_base_cc_status/O_BLUE_reg[0]_1
    SLICE_X109Y97        LUT6 (Prop_lut6_I5_O)        0.326     1.383 r  inst_vga/inst_olo_base_cc_status/O_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000     1.383    inst_vga/inst_olo_base_cc_status_n_4
    SLICE_X109Y97        FDCE                                         r  inst_vga/O_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.687    13.480    inst_vga/CLK
    SLICE_X109Y97        FDCE                                         r  inst_vga/O_GREEN_reg[3]/C
                         clock pessimism             -0.514    12.966
                         clock uncertainty           -0.069    12.897
    SLICE_X109Y97        FDCE (Setup_fdce_C_D)        0.031    12.928    inst_vga/O_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         12.928
                         arrival time                          -1.383
  -------------------------------------------------------------------
                         slack                                 11.544

Slack (MET) :             11.546ns  (required time - arrival time)
  Source:                 inst_vga/vertical_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_RED_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 1.024ns (29.743%)  route 2.419ns (70.257%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 13.480 - 15.385 )
    Source Clock Delay      (SCD):    -2.061ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          2.059    -2.061    inst_vga/CLK
    SLICE_X106Y102       FDCE                                         r  inst_vga/vertical_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y102       FDCE (Prop_fdce_C_Q)         0.456    -1.605 r  inst_vga/vertical_count_reg[2]/Q
                         net (fo=8, routed)           1.140    -0.464    inst_vga/vertical_count_reg[2]
    SLICE_X105Y102       LUT6 (Prop_lut6_I2_O)        0.124    -0.340 f  inst_vga/O_RED[3]_i_5/O
                         net (fo=2, routed)           0.410     0.069    inst_vga/O_RED[3]_i_5_n_0
    SLICE_X103Y102       LUT5 (Prop_lut5_I0_O)        0.118     0.187 f  inst_vga/O_RED[3]_i_4/O
                         net (fo=12, routed)          0.869     1.056    inst_vga/inst_olo_base_cc_status/O_BLUE_reg[0]_1
    SLICE_X109Y97        LUT6 (Prop_lut6_I5_O)        0.326     1.382 r  inst_vga/inst_olo_base_cc_status/O_RED[2]_i_1/O
                         net (fo=1, routed)           0.000     1.382    inst_vga/inst_olo_base_cc_status_n_9
    SLICE_X109Y97        FDCE                                         r  inst_vga/O_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.687    13.480    inst_vga/CLK
    SLICE_X109Y97        FDCE                                         r  inst_vga/O_RED_reg[2]/C
                         clock pessimism             -0.514    12.966
                         clock uncertainty           -0.069    12.897
    SLICE_X109Y97        FDCE (Setup_fdce_C_D)        0.032    12.929    inst_vga/O_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         12.929
                         arrival time                          -1.382
  -------------------------------------------------------------------
                         slack                                 11.546





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.611    -0.516    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y99        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.319    inst_olo_base_vga_reset_gen/DsSync[0]
    SLICE_X103Y99        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.881    -0.283    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y99        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]/C
                         clock pessimism             -0.233    -0.516
    SLICE_X103Y99        FDRE (Hold_fdre_C_D)         0.075    -0.441    inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]
  -------------------------------------------------------------------
                         required time                          0.441
                         arrival time                          -0.319
  -------------------------------------------------------------------
                         slack                                  0.122

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_BLUE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.922%)  route 0.119ns (39.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.638    -0.489    inst_vga/inst_olo_base_cc_status/i_scc/Out_Clk
    SLICE_X109Y98        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[0]/Q
                         net (fo=1, routed)           0.119    -0.228    inst_vga/inst_olo_base_cc_status/manual_colors_resync[0]
    SLICE_X110Y98        LUT6 (Prop_lut6_I0_O)        0.045    -0.183 r  inst_vga/inst_olo_base_cc_status/O_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    inst_vga/inst_olo_base_cc_status_n_3
    SLICE_X110Y98        FDCE                                         r  inst_vga/O_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.911    -0.253    inst_vga/CLK
    SLICE_X110Y98        FDCE                                         r  inst_vga/O_BLUE_reg[0]/C
                         clock pessimism             -0.197    -0.450
    SLICE_X110Y98        FDCE (Hold_fdce_C_D)         0.091    -0.359    inst_vga/O_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                          0.359
                         arrival time                          -0.183
  -------------------------------------------------------------------
                         slack                                  0.175

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_BLUE_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.639    -0.488    inst_vga/inst_olo_base_cc_status/i_scc/Out_Clk
    SLICE_X111Y98        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[1]/Q
                         net (fo=1, routed)           0.098    -0.249    inst_vga/inst_olo_base_cc_status/manual_colors_resync[1]
    SLICE_X110Y98        LUT6 (Prop_lut6_I0_O)        0.045    -0.204 r  inst_vga/inst_olo_base_cc_status/O_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    inst_vga/inst_olo_base_cc_status_n_2
    SLICE_X110Y98        FDCE                                         r  inst_vga/O_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.911    -0.253    inst_vga/CLK
    SLICE_X110Y98        FDCE                                         r  inst_vga/O_BLUE_reg[1]/C
                         clock pessimism             -0.222    -0.475
    SLICE_X110Y98        FDCE (Hold_fdce_C_D)         0.092    -0.383    inst_vga/O_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                          0.383
                         arrival time                          -0.204
  -------------------------------------------------------------------
                         slack                                  0.179

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 inst_vga/vertical_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_VSYNC_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.055%)  route 0.109ns (36.945%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.170ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.720    -0.406    inst_vga/CLK
    SLICE_X106Y102       FDCE                                         r  inst_vga/vertical_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y102       FDCE (Prop_fdce_C_Q)         0.141    -0.265 r  inst_vga/vertical_count_reg[2]/Q
                         net (fo=8, routed)           0.109    -0.156    inst_vga/vertical_count_reg[2]
    SLICE_X107Y102       LUT6 (Prop_lut6_I5_O)        0.045    -0.111 r  inst_vga/O_VSYNC_i_1/O
                         net (fo=1, routed)           0.000    -0.111    inst_vga/O_VSYNC_i_1_n_0
    SLICE_X107Y102       FDCE                                         r  inst_vga/O_VSYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.994    -0.170    inst_vga/CLK
    SLICE_X107Y102       FDCE                                         r  inst_vga/O_VSYNC_reg/C
                         clock pessimism             -0.223    -0.393
    SLICE_X107Y102       FDCE (Hold_fdce_C_D)         0.091    -0.302    inst_vga/O_VSYNC_reg
  -------------------------------------------------------------------
                         required time                          0.302
                         arrival time                          -0.111
  -------------------------------------------------------------------
                         slack                                  0.191

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/Reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/RegN_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.443%)  route 0.062ns (32.557%))
  Logic Levels:           0
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.170ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.720    -0.406    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/Out_Clk
    SLICE_X106Y101       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/Reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y101       FDRE (Prop_fdre_C_Q)         0.128    -0.278 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/Reg0_reg[0]/Q
                         net (fo=1, routed)           0.062    -0.216    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/Reg0
    SLICE_X106Y101       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/RegN_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.994    -0.170    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/Out_Clk
    SLICE_X106Y101       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/RegN_reg[0][0]/C
                         clock pessimism             -0.236    -0.406
    SLICE_X106Y101       FDRE (Hold_fdre_C_D)        -0.008    -0.414    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_acka2b/RegN_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.414
                         arrival time                          -0.216
  -------------------------------------------------------------------
                         slack                                  0.198

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 inst_vga/horizontal_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.517%)  route 0.175ns (48.483%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.719    -0.407    inst_vga/CLK
    SLICE_X107Y103       FDCE                                         r  inst_vga/horizontal_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y103       FDCE (Prop_fdce_C_Q)         0.141    -0.266 f  inst_vga/horizontal_count_reg[8]/Q
                         net (fo=8, routed)           0.175    -0.091    inst_vga/horizontal_count_reg[8]
    SLICE_X108Y103       LUT5 (Prop_lut5_I2_O)        0.045    -0.046 r  inst_vga/horizontal_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.046    inst_vga/p_0_in[6]
    SLICE_X108Y103       FDCE                                         r  inst_vga/horizontal_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.993    -0.171    inst_vga/CLK
    SLICE_X108Y103       FDCE                                         r  inst_vga/horizontal_count_reg[6]/C
                         clock pessimism             -0.220    -0.391
    SLICE_X108Y103       FDCE (Hold_fdce_C_D)         0.121    -0.270    inst_vga/horizontal_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.270
                         arrival time                          -0.046
  -------------------------------------------------------------------
                         slack                                  0.224

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 inst_vga/horizontal_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.621%)  route 0.174ns (48.379%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.719    -0.407    inst_vga/CLK
    SLICE_X107Y103       FDCE                                         r  inst_vga/horizontal_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y103       FDCE (Prop_fdce_C_Q)         0.141    -0.266 r  inst_vga/horizontal_count_reg[7]/Q
                         net (fo=7, routed)           0.174    -0.092    inst_vga/horizontal_count_reg[7]
    SLICE_X108Y103       LUT6 (Prop_lut6_I2_O)        0.045    -0.047 r  inst_vga/horizontal_count[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.047    inst_vga/p_0_in[10]
    SLICE_X108Y103       FDCE                                         r  inst_vga/horizontal_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.993    -0.171    inst_vga/CLK
    SLICE_X108Y103       FDCE                                         r  inst_vga/horizontal_count_reg[10]/C
                         clock pessimism             -0.220    -0.391
    SLICE_X108Y103       FDCE (Hold_fdce_C_D)         0.120    -0.271    inst_vga/horizontal_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.271
                         arrival time                          -0.047
  -------------------------------------------------------------------
                         slack                                  0.224

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_RED_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.507%)  route 0.149ns (44.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.639    -0.488    inst_vga/inst_olo_base_cc_status/i_scc/Out_Clk
    SLICE_X111Y98        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y98        FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[8]/Q
                         net (fo=1, routed)           0.149    -0.197    inst_vga/inst_olo_base_cc_status/manual_colors_resync[8]
    SLICE_X110Y97        LUT6 (Prop_lut6_I0_O)        0.045    -0.152 r  inst_vga/inst_olo_base_cc_status/O_RED[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    inst_vga/inst_olo_base_cc_status_n_11
    SLICE_X110Y97        FDCE                                         r  inst_vga/O_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.911    -0.253    inst_vga/CLK
    SLICE_X110Y97        FDCE                                         r  inst_vga/O_RED_reg[0]/C
                         clock pessimism             -0.219    -0.472
    SLICE_X110Y97        FDCE (Hold_fdce_C_D)         0.092    -0.380    inst_vga/O_RED_reg[0]
  -------------------------------------------------------------------
                         required time                          0.380
                         arrival time                          -0.152
  -------------------------------------------------------------------
                         slack                                  0.227

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 inst_vga/horizontal_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.055%)  route 0.178ns (48.945%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.719    -0.407    inst_vga/CLK
    SLICE_X107Y103       FDCE                                         r  inst_vga/horizontal_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y103       FDCE (Prop_fdce_C_Q)         0.141    -0.266 r  inst_vga/horizontal_count_reg[7]/Q
                         net (fo=7, routed)           0.178    -0.088    inst_vga/horizontal_count_reg[7]
    SLICE_X108Y103       LUT6 (Prop_lut6_I2_O)        0.045    -0.043 r  inst_vga/horizontal_count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.043    inst_vga/p_0_in[9]
    SLICE_X108Y103       FDCE                                         r  inst_vga/horizontal_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.993    -0.171    inst_vga/CLK
    SLICE_X108Y103       FDCE                                         r  inst_vga/horizontal_count_reg[9]/C
                         clock pessimism             -0.220    -0.391
    SLICE_X108Y103       FDCE (Hold_fdce_C_D)         0.121    -0.270    inst_vga/horizontal_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.270
                         arrival time                          -0.043
  -------------------------------------------------------------------
                         slack                                  0.227

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_GREEN_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.227ns (67.603%)  route 0.109ns (32.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.638    -0.489    inst_vga/inst_olo_base_cc_status/i_scc/Out_Clk
    SLICE_X109Y98        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y98        FDRE (Prop_fdre_C_Q)         0.128    -0.361 r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[5]/Q
                         net (fo=1, routed)           0.109    -0.252    inst_vga/inst_olo_base_cc_status/manual_colors_resync[5]
    SLICE_X109Y97        LUT6 (Prop_lut6_I0_O)        0.099    -0.153 r  inst_vga/inst_olo_base_cc_status/O_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    inst_vga/inst_olo_base_cc_status_n_6
    SLICE_X109Y97        FDCE                                         r  inst_vga/O_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.908    -0.256    inst_vga/CLK
    SLICE_X109Y97        FDCE                                         r  inst_vga/O_GREEN_reg[1]/C
                         clock pessimism             -0.217    -0.473
    SLICE_X109Y97        FDCE (Hold_fdce_C_D)         0.091    -0.382    inst_vga/O_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                          0.382
                         arrival time                          -0.153
  -------------------------------------------------------------------
                         slack                                  0.229





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { inst_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         15.385      13.229     BUFGCTRL_X0Y1   inst_pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         15.385      14.136     PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDPE/C             n/a            1.000         15.385      14.385     SLICE_X102Y99   inst_olo_base_vga_reset_gen/RstSyncChain_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         15.385      14.385     SLICE_X102Y99   inst_olo_base_vga_reset_gen/RstSyncChain_reg[1]/C
Min Period        n/a     FDPE/C             n/a            1.000         15.385      14.385     SLICE_X102Y99   inst_olo_base_vga_reset_gen/RstSyncChain_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         15.385      14.385     SLICE_X103Y99   inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         15.385      14.385     SLICE_X103Y99   inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         15.385      14.385     SLICE_X103Y99   inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         15.385      14.385     SLICE_X110Y98   inst_vga/O_BLUE_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         15.385      14.385     SLICE_X110Y98   inst_vga/O_BLUE_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       15.385      144.615    PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X102Y99   inst_olo_base_vga_reset_gen/RstSyncChain_reg[0]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X102Y99   inst_olo_base_vga_reset_gen/RstSyncChain_reg[0]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X102Y99   inst_olo_base_vga_reset_gen/RstSyncChain_reg[1]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X102Y99   inst_olo_base_vga_reset_gen/RstSyncChain_reg[1]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X102Y99   inst_olo_base_vga_reset_gen/RstSyncChain_reg[2]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X102Y99   inst_olo_base_vga_reset_gen/RstSyncChain_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X103Y99   inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X103Y99   inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X103Y99   inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X103Y99   inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X102Y99   inst_olo_base_vga_reset_gen/RstSyncChain_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X102Y99   inst_olo_base_vga_reset_gen/RstSyncChain_reg[0]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X102Y99   inst_olo_base_vga_reset_gen/RstSyncChain_reg[1]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X102Y99   inst_olo_base_vga_reset_gen/RstSyncChain_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X102Y99   inst_olo_base_vga_reset_gen/RstSyncChain_reg[2]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         7.692       7.192      SLICE_X102Y99   inst_olo_base_vga_reset_gen/RstSyncChain_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X103Y99   inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X103Y99   inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X103Y99   inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.692       7.192      SLICE_X103Y99   inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   inst_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  inst_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.826ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.826ns  (required time - arrival time)
  Source:                 PAD_I_SWITCH_0
                            (input port)
  Destination:            inst_olo_intf_sync/Reg0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.079ns  (logic 0.972ns (46.750%)  route 1.107ns (53.250%))
  Logic Levels:           1  (IBUF=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  PAD_I_SWITCH_0 (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_SWITCH_0
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  PAD_I_SWITCH_0_IBUF_inst/O
                         net (fo=1, routed)           1.107     2.079    inst_olo_intf_sync/DataAsync[0]
    SLICE_X110Y108       FDRE                                         r  inst_olo_intf_sync/Reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000
    SLICE_X110Y108       FDRE (Setup_fdre_C_D)       -0.095    19.905    inst_olo_intf_sync/Reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         19.905
                         arrival time                          -2.079
  -------------------------------------------------------------------
                         slack                                 17.826

Slack (MET) :             17.961ns  (required time - arrival time)
  Source:                 PAD_I_SWITCH_2
                            (input port)
  Destination:            inst_olo_intf_sync/Reg0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.944ns  (logic 0.941ns (48.404%)  route 1.003ns (51.596%))
  Logic Levels:           1  (IBUF=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H22                                               0.000     0.000 r  PAD_I_SWITCH_2 (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_SWITCH_2
    H22                  IBUF (Prop_ibuf_I_O)         0.941     0.941 r  PAD_I_SWITCH_2_IBUF_inst/O
                         net (fo=1, routed)           1.003     1.944    inst_olo_intf_sync/DataAsync[2]
    SLICE_X113Y103       FDRE                                         r  inst_olo_intf_sync/Reg0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000
    SLICE_X113Y103       FDRE (Setup_fdre_C_D)       -0.095    19.905    inst_olo_intf_sync/Reg0_reg[2]
  -------------------------------------------------------------------
                         required time                         19.905
                         arrival time                          -1.944
  -------------------------------------------------------------------
                         slack                                 17.961

Slack (MET) :             18.071ns  (required time - arrival time)
  Source:                 PAD_I_SWITCH_1
                            (input port)
  Destination:            inst_olo_intf_sync/Reg0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.834ns  (logic 0.954ns (52.028%)  route 0.880ns (47.972%))
  Logic Levels:           1  (IBUF=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  PAD_I_SWITCH_1 (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_SWITCH_1
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  PAD_I_SWITCH_1_IBUF_inst/O
                         net (fo=1, routed)           0.880     1.834    inst_olo_intf_sync/DataAsync[1]
    SLICE_X109Y101       FDRE                                         r  inst_olo_intf_sync/Reg0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000
    SLICE_X109Y101       FDRE (Setup_fdre_C_D)       -0.095    19.905    inst_olo_intf_sync/Reg0_reg[1]
  -------------------------------------------------------------------
                         required time                         19.905
                         arrival time                          -1.834
  -------------------------------------------------------------------
                         slack                                 18.071





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.779ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.779ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[0]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.247ns  (logic 0.518ns (41.545%)  route 0.729ns (58.455%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y98                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/C
    SLICE_X104Y98        FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/Q
                         net (fo=5, routed)           0.729     1.247    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch
    SLICE_X106Y96        FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X106Y96        FDPE (Recov_fdpe_C_PRE)     -0.359    15.026    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[0]
  -------------------------------------------------------------------
                         required time                         15.026
                         arrival time                          -1.247
  -------------------------------------------------------------------
                         slack                                 13.779

Slack (MET) :             13.779ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[1]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.247ns  (logic 0.518ns (41.545%)  route 0.729ns (58.455%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y98                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/C
    SLICE_X104Y98        FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/Q
                         net (fo=5, routed)           0.729     1.247    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch
    SLICE_X106Y96        FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X106Y96        FDPE (Recov_fdpe_C_PRE)     -0.359    15.026    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[1]
  -------------------------------------------------------------------
                         required time                         15.026
                         arrival time                          -1.247
  -------------------------------------------------------------------
                         slack                                 13.779

Slack (MET) :             13.779ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[2]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.247ns  (logic 0.518ns (41.545%)  route 0.729ns (58.455%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y98                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/C
    SLICE_X104Y98        FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch_reg/Q
                         net (fo=5, routed)           0.729     1.247    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstALatch
    SLICE_X106Y96        FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X106Y96        FDPE (Recov_fdpe_C_PRE)     -0.359    15.026    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstA2B_reg[2]
  -------------------------------------------------------------------
                         required time                         15.026
                         arrival time                          -1.247
  -------------------------------------------------------------------
                         slack                                 13.779

Slack (MET) :             13.984ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[0]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.042ns  (logic 0.456ns (43.767%)  route 0.586ns (56.233%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y99                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/C
    SLICE_X105Y99        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/Q
                         net (fo=5, routed)           0.586     1.042    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch
    SLICE_X106Y99        FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X106Y99        FDPE (Recov_fdpe_C_PRE)     -0.359    15.026    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[0]
  -------------------------------------------------------------------
                         required time                         15.026
                         arrival time                          -1.042
  -------------------------------------------------------------------
                         slack                                 13.984

Slack (MET) :             13.984ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[1]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.042ns  (logic 0.456ns (43.767%)  route 0.586ns (56.233%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y99                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/C
    SLICE_X105Y99        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/Q
                         net (fo=5, routed)           0.586     1.042    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch
    SLICE_X106Y99        FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X106Y99        FDPE (Recov_fdpe_C_PRE)     -0.359    15.026    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[1]
  -------------------------------------------------------------------
                         required time                         15.026
                         arrival time                          -1.042
  -------------------------------------------------------------------
                         slack                                 13.984

Slack (MET) :             13.984ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[2]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.042ns  (logic 0.456ns (43.767%)  route 0.586ns (56.233%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y99                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/C
    SLICE_X105Y99        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch_reg/Q
                         net (fo=5, routed)           0.586     1.042    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstBLatch
    SLICE_X106Y99        FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X106Y99        FDPE (Recov_fdpe_C_PRE)     -0.359    15.026    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstB2A_reg[2]
  -------------------------------------------------------------------
                         required time                         15.026
                         arrival time                          -1.042
  -------------------------------------------------------------------
                         slack                                 13.984

Slack (MET) :             14.121ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_sync/RegIn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_sync/Reg0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.042ns  (logic 0.419ns (40.227%)  route 0.623ns (59.773%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_sync/RegIn_reg[0]/C
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_sync/RegIn_reg[0]/Q
                         net (fo=1, routed)           0.623     1.042    inst_vga/inst_olo_base_cc_status/i_bcc/i_sync/RegIn
    SLICE_X109Y100       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_bcc/i_sync/Reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X109Y100       FDRE (Setup_fdre_C_D)       -0.222    15.163    inst_vga/inst_olo_base_cc_status/i_bcc/i_sync/Reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         15.163
                         arrival time                          -1.042
  -------------------------------------------------------------------
                         slack                                 14.121

Slack (MET) :             14.221ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_ackb2a/RegIn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_ackb2a/Reg0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.942ns  (logic 0.419ns (44.485%)  route 0.523ns (55.515%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y101                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_ackb2a/RegIn_reg[0]/C
    SLICE_X105Y101       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_ackb2a/RegIn_reg[0]/Q
                         net (fo=1, routed)           0.523     0.942    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_ackb2a/RegIn
    SLICE_X105Y102       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_ackb2a/Reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X105Y102       FDRE (Setup_fdre_C_D)       -0.222    15.163    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/i_ackb2a/Reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         15.163
                         arrival time                          -0.942
  -------------------------------------------------------------------
                         slack                                 14.221

Slack (MET) :             14.360ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_acka2b/RegIn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_acka2b/Reg0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        0.803ns  (logic 0.419ns (52.186%)  route 0.384ns (47.814%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_acka2b/RegIn_reg[0]/C
    SLICE_X107Y99        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_acka2b/RegIn_reg[0]/Q
                         net (fo=1, routed)           0.384     0.803    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_acka2b/RegIn
    SLICE_X107Y100       FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_acka2b/Reg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X107Y100       FDRE (Setup_fdre_C_D)       -0.222    15.163    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/i_acka2b/Reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         15.163
                         arrival time                          -0.803
  -------------------------------------------------------------------
                         slack                                 14.360





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.890ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.890ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.400ns  (logic 0.518ns (36.991%)  route 0.882ns (63.009%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y100                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[0]/C
    SLICE_X108Y100       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[0]/Q
                         net (fo=1, routed)           0.882     1.400    inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn[0]
    SLICE_X109Y98        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X109Y98        FDRE (Setup_fdre_C_D)       -0.095    15.290    inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[0]
  -------------------------------------------------------------------
                         required time                         15.290
                         arrival time                          -1.400
  -------------------------------------------------------------------
                         slack                                 13.890

Slack (MET) :             13.914ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstALatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstA2B_reg[0]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.112ns  (logic 0.518ns (46.565%)  route 0.594ns (53.435%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstALatch_reg/C
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstALatch_reg/Q
                         net (fo=5, routed)           0.594     1.112    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstALatch
    SLICE_X105Y100       FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstA2B_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X105Y100       FDPE (Recov_fdpe_C_PRE)     -0.359    15.026    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstA2B_reg[0]
  -------------------------------------------------------------------
                         required time                         15.026
                         arrival time                          -1.112
  -------------------------------------------------------------------
                         slack                                 13.914

Slack (MET) :             13.914ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstALatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstA2B_reg[1]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.112ns  (logic 0.518ns (46.565%)  route 0.594ns (53.435%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstALatch_reg/C
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstALatch_reg/Q
                         net (fo=5, routed)           0.594     1.112    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstALatch
    SLICE_X105Y100       FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstA2B_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X105Y100       FDPE (Recov_fdpe_C_PRE)     -0.359    15.026    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstA2B_reg[1]
  -------------------------------------------------------------------
                         required time                         15.026
                         arrival time                          -1.112
  -------------------------------------------------------------------
                         slack                                 13.914

Slack (MET) :             13.914ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstALatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstA2B_reg[2]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.112ns  (logic 0.518ns (46.565%)  route 0.594ns (53.435%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstALatch_reg/C
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstALatch_reg/Q
                         net (fo=5, routed)           0.594     1.112    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstALatch
    SLICE_X105Y100       FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstA2B_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X105Y100       FDPE (Recov_fdpe_C_PRE)     -0.359    15.026    inst_vga/inst_olo_base_cc_status/i_scc/i_pulse_cc/i_rst/RstRqstA2B_reg[2]
  -------------------------------------------------------------------
                         required time                         15.026
                         arrival time                          -1.112
  -------------------------------------------------------------------
                         slack                                 13.914

Slack (MET) :             13.916ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.411ns  (logic 0.456ns (32.308%)  route 0.955ns (67.692%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[8]/C
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[8]/Q
                         net (fo=1, routed)           0.955     1.411    inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn[8]
    SLICE_X111Y98        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X111Y98        FDRE (Setup_fdre_C_D)       -0.058    15.327    inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[8]
  -------------------------------------------------------------------
                         required time                         15.327
                         arrival time                          -1.411
  -------------------------------------------------------------------
                         slack                                 13.916

Slack (MET) :             13.942ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.400ns  (logic 0.518ns (37.000%)  route 0.882ns (63.000%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y100                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[7]/C
    SLICE_X108Y100       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[7]/Q
                         net (fo=1, routed)           0.882     1.400    inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn[7]
    SLICE_X109Y98        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X109Y98        FDRE (Setup_fdre_C_D)       -0.043    15.342    inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[7]
  -------------------------------------------------------------------
                         required time                         15.342
                         arrival time                          -1.400
  -------------------------------------------------------------------
                         slack                                 13.942

Slack (MET) :             13.954ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.338ns  (logic 0.456ns (34.090%)  route 0.882ns (65.910%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[10]/C
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[10]/Q
                         net (fo=1, routed)           0.882     1.338    inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn[10]
    SLICE_X109Y98        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X109Y98        FDRE (Setup_fdre_C_D)       -0.093    15.292    inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[10]
  -------------------------------------------------------------------
                         required time                         15.292
                         arrival time                          -1.338
  -------------------------------------------------------------------
                         slack                                 13.954

Slack (MET) :             13.957ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.367ns  (logic 0.456ns (33.364%)  route 0.911ns (66.636%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[4]/C
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[4]/Q
                         net (fo=1, routed)           0.911     1.367    inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn[4]
    SLICE_X111Y98        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X111Y98        FDRE (Setup_fdre_C_D)       -0.061    15.324    inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[4]
  -------------------------------------------------------------------
                         required time                         15.324
                         arrival time                          -1.367
  -------------------------------------------------------------------
                         slack                                 13.957

Slack (MET) :             13.984ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.339ns  (logic 0.518ns (38.677%)  route 0.821ns (61.323%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y100                                    0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[6]/C
    SLICE_X108Y100       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn_reg[6]/Q
                         net (fo=1, routed)           0.821     1.339    inst_vga/inst_olo_base_cc_status/i_scc/DataLatchIn[6]
    SLICE_X109Y98        FDRE                                         r  inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X109Y98        FDRE (Setup_fdre_C_D)       -0.062    15.323    inst_vga/inst_olo_base_cc_status/i_scc/Out_Data_Sig_reg[6]
  -------------------------------------------------------------------
                         required time                         15.323
                         arrival time                          -1.339
  -------------------------------------------------------------------
                         slack                                 13.984

Slack (MET) :             13.989ns  (required time - arrival time)
  Source:                 inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstB2A_reg[0]/PRE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (MaxDelay Path 15.385ns)
  Data Path Delay:        1.037ns  (logic 0.456ns (43.956%)  route 0.581ns (56.044%))
  Logic Levels:           0
  Timing Exception:       MaxDelay Path 15.385ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y98                                     0.000     0.000 r  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch_reg/C
    SLICE_X105Y98        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch_reg/Q
                         net (fo=5, routed)           0.581     1.037    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstBLatch
    SLICE_X107Y98        FDPE                                         f  inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstB2A_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   15.385    15.385
    SLICE_X107Y98        FDPE (Recov_fdpe_C_PRE)     -0.359    15.026    inst_vga/inst_olo_base_cc_status/i_bcc/i_rst/RstRqstB2A_reg[0]
  -------------------------------------------------------------------
                         required time                         15.026
                         arrival time                          -1.037
  -------------------------------------------------------------------
                         slack                                 13.989





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.652ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.652ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_spi_rx_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 0.419ns (11.029%)  route 3.380ns (88.971%))
  Logic Levels:           0
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.729ns = ( 18.271 - 20.000 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.981    -2.139    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y100       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDRE (Prop_fdre_C_Q)         0.419    -1.720 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.380     1.661    inst_regfile/AR[0]
    SLICE_X112Y103       FDCE                                         f  inst_regfile/reg_spi_rx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.863    18.271    inst_regfile/CLK
    SLICE_X112Y103       FDCE                                         r  inst_regfile/reg_spi_rx_reg[1]/C
                         clock pessimism             -0.396    17.875
                         clock uncertainty           -0.072    17.804
    SLICE_X112Y103       FDCE (Recov_fdce_C_CLR)     -0.491    17.313    inst_regfile/reg_spi_rx_reg[1]
  -------------------------------------------------------------------
                         required time                         17.313
                         arrival time                          -1.661
  -------------------------------------------------------------------
                         slack                                 15.652

Slack (MET) :             15.713ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/reg_o_rx_data_sr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 0.419ns (11.469%)  route 3.234ns (88.531%))
  Logic Levels:           0
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.728ns = ( 18.272 - 20.000 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.981    -2.139    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y100       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDRE (Prop_fdre_C_Q)         0.419    -1.720 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.234     1.515    inst_spi_master/AR[0]
    SLICE_X113Y102       FDCE                                         f  inst_spi_master/reg_o_rx_data_sr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.864    18.272    inst_spi_master/CLK
    SLICE_X113Y102       FDCE                                         r  inst_spi_master/reg_o_rx_data_sr_reg[1]/C
                         clock pessimism             -0.396    17.876
                         clock uncertainty           -0.072    17.805
    SLICE_X113Y102       FDCE (Recov_fdce_C_CLR)     -0.577    17.228    inst_spi_master/reg_o_rx_data_sr_reg[1]
  -------------------------------------------------------------------
                         required time                         17.228
                         arrival time                          -1.515
  -------------------------------------------------------------------
                         slack                                 15.713

Slack (MET) :             15.713ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/reg_o_rx_data_sr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 0.419ns (11.469%)  route 3.234ns (88.531%))
  Logic Levels:           0
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.728ns = ( 18.272 - 20.000 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.981    -2.139    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y100       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDRE (Prop_fdre_C_Q)         0.419    -1.720 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.234     1.515    inst_spi_master/AR[0]
    SLICE_X113Y102       FDCE                                         f  inst_spi_master/reg_o_rx_data_sr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.864    18.272    inst_spi_master/CLK
    SLICE_X113Y102       FDCE                                         r  inst_spi_master/reg_o_rx_data_sr_reg[2]/C
                         clock pessimism             -0.396    17.876
                         clock uncertainty           -0.072    17.805
    SLICE_X113Y102       FDCE (Recov_fdce_C_CLR)     -0.577    17.228    inst_spi_master/reg_o_rx_data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                         17.228
                         arrival time                          -1.515
  -------------------------------------------------------------------
                         slack                                 15.713

Slack (MET) :             15.713ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/reg_o_rx_data_sr_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 0.419ns (11.469%)  route 3.234ns (88.531%))
  Logic Levels:           0
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.728ns = ( 18.272 - 20.000 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.981    -2.139    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y100       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDRE (Prop_fdre_C_Q)         0.419    -1.720 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.234     1.515    inst_spi_master/AR[0]
    SLICE_X113Y102       FDCE                                         f  inst_spi_master/reg_o_rx_data_sr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.864    18.272    inst_spi_master/CLK
    SLICE_X113Y102       FDCE                                         r  inst_spi_master/reg_o_rx_data_sr_reg[3]/C
                         clock pessimism             -0.396    17.876
                         clock uncertainty           -0.072    17.805
    SLICE_X113Y102       FDCE (Recov_fdce_C_CLR)     -0.577    17.228    inst_spi_master/reg_o_rx_data_sr_reg[3]
  -------------------------------------------------------------------
                         required time                         17.228
                         arrival time                          -1.515
  -------------------------------------------------------------------
                         slack                                 15.713

Slack (MET) :             15.713ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/reg_o_rx_data_sr_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 0.419ns (11.469%)  route 3.234ns (88.531%))
  Logic Levels:           0
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.728ns = ( 18.272 - 20.000 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.981    -2.139    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y100       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDRE (Prop_fdre_C_Q)         0.419    -1.720 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.234     1.515    inst_spi_master/AR[0]
    SLICE_X113Y102       FDCE                                         f  inst_spi_master/reg_o_rx_data_sr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.864    18.272    inst_spi_master/CLK
    SLICE_X113Y102       FDCE                                         r  inst_spi_master/reg_o_rx_data_sr_reg[4]/C
                         clock pessimism             -0.396    17.876
                         clock uncertainty           -0.072    17.805
    SLICE_X113Y102       FDCE (Recov_fdce_C_CLR)     -0.577    17.228    inst_spi_master/reg_o_rx_data_sr_reg[4]
  -------------------------------------------------------------------
                         required time                         17.228
                         arrival time                          -1.515
  -------------------------------------------------------------------
                         slack                                 15.713

Slack (MET) :             15.713ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/reg_o_rx_data_sr_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 0.419ns (11.469%)  route 3.234ns (88.531%))
  Logic Levels:           0
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.728ns = ( 18.272 - 20.000 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.981    -2.139    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y100       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDRE (Prop_fdre_C_Q)         0.419    -1.720 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.234     1.515    inst_spi_master/AR[0]
    SLICE_X113Y102       FDCE                                         f  inst_spi_master/reg_o_rx_data_sr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.864    18.272    inst_spi_master/CLK
    SLICE_X113Y102       FDCE                                         r  inst_spi_master/reg_o_rx_data_sr_reg[5]/C
                         clock pessimism             -0.396    17.876
                         clock uncertainty           -0.072    17.805
    SLICE_X113Y102       FDCE (Recov_fdce_C_CLR)     -0.577    17.228    inst_spi_master/reg_o_rx_data_sr_reg[5]
  -------------------------------------------------------------------
                         required time                         17.228
                         arrival time                          -1.515
  -------------------------------------------------------------------
                         slack                                 15.713

Slack (MET) :             15.713ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/reg_o_rx_data_sr_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 0.419ns (11.469%)  route 3.234ns (88.531%))
  Logic Levels:           0
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.728ns = ( 18.272 - 20.000 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.981    -2.139    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y100       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDRE (Prop_fdre_C_Q)         0.419    -1.720 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.234     1.515    inst_spi_master/AR[0]
    SLICE_X113Y102       FDCE                                         f  inst_spi_master/reg_o_rx_data_sr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.864    18.272    inst_spi_master/CLK
    SLICE_X113Y102       FDCE                                         r  inst_spi_master/reg_o_rx_data_sr_reg[6]/C
                         clock pessimism             -0.396    17.876
                         clock uncertainty           -0.072    17.805
    SLICE_X113Y102       FDCE (Recov_fdce_C_CLR)     -0.577    17.228    inst_spi_master/reg_o_rx_data_sr_reg[6]
  -------------------------------------------------------------------
                         required time                         17.228
                         arrival time                          -1.515
  -------------------------------------------------------------------
                         slack                                 15.713

Slack (MET) :             15.713ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/reg_o_rx_data_sr_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 0.419ns (11.469%)  route 3.234ns (88.531%))
  Logic Levels:           0
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.728ns = ( 18.272 - 20.000 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.981    -2.139    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y100       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDRE (Prop_fdre_C_Q)         0.419    -1.720 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.234     1.515    inst_spi_master/AR[0]
    SLICE_X113Y102       FDCE                                         f  inst_spi_master/reg_o_rx_data_sr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.864    18.272    inst_spi_master/CLK
    SLICE_X113Y102       FDCE                                         r  inst_spi_master/reg_o_rx_data_sr_reg[7]/C
                         clock pessimism             -0.396    17.876
                         clock uncertainty           -0.072    17.805
    SLICE_X113Y102       FDCE (Recov_fdce_C_CLR)     -0.577    17.228    inst_spi_master/reg_o_rx_data_sr_reg[7]
  -------------------------------------------------------------------
                         required time                         17.228
                         arrival time                          -1.515
  -------------------------------------------------------------------
                         slack                                 15.713

Slack (MET) :             15.757ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/O_RX_DATA_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 0.419ns (11.469%)  route 3.234ns (88.531%))
  Logic Levels:           0
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.728ns = ( 18.272 - 20.000 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.981    -2.139    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y100       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDRE (Prop_fdre_C_Q)         0.419    -1.720 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.234     1.515    inst_spi_master/AR[0]
    SLICE_X112Y102       FDCE                                         f  inst_spi_master/O_RX_DATA_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.864    18.272    inst_spi_master/CLK
    SLICE_X112Y102       FDCE                                         r  inst_spi_master/O_RX_DATA_reg[1]/C
                         clock pessimism             -0.396    17.876
                         clock uncertainty           -0.072    17.805
    SLICE_X112Y102       FDCE (Recov_fdce_C_CLR)     -0.533    17.272    inst_spi_master/O_RX_DATA_reg[1]
  -------------------------------------------------------------------
                         required time                         17.272
                         arrival time                          -1.515
  -------------------------------------------------------------------
                         slack                                 15.757

Slack (MET) :             15.757ns  (required time - arrival time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/O_RX_DATA_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 0.419ns (11.469%)  route 3.234ns (88.531%))
  Logic Levels:           0
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.728ns = ( 18.272 - 20.000 )
    Source Clock Delay      (SCD):    -2.139ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.981    -2.139    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y100       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDRE (Prop_fdre_C_Q)         0.419    -1.720 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         3.234     1.515    inst_spi_master/AR[0]
    SLICE_X112Y102       FDCE                                         f  inst_spi_master/O_RX_DATA_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.601    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    14.631 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    16.317    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.408 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         1.864    18.272    inst_spi_master/CLK
    SLICE_X112Y102       FDCE                                         r  inst_spi_master/O_RX_DATA_reg[6]/C
                         clock pessimism             -0.396    17.876
                         clock uncertainty           -0.072    17.805
    SLICE_X112Y102       FDCE (Recov_fdce_C_CLR)     -0.533    17.272    inst_spi_master/O_RX_DATA_reg[6]
  -------------------------------------------------------------------
                         required time                         17.272
                         arrival time                          -1.515
  -------------------------------------------------------------------
                         slack                                 15.757





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/FSM_onehot_current_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.128ns (23.602%)  route 0.414ns (76.398%))
  Logic Levels:           0
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.167ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.693    -0.433    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y100       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDRE (Prop_fdre_C_Q)         0.128    -0.305 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.414     0.109    inst_spi_master/AR[0]
    SLICE_X110Y100       FDCE                                         f  inst_spi_master/FSM_onehot_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.997    -0.167    inst_spi_master/CLK
    SLICE_X110Y100       FDCE                                         r  inst_spi_master/FSM_onehot_current_state_reg[4]/C
                         clock pessimism             -0.200    -0.367
    SLICE_X110Y100       FDCE (Remov_fdce_C_CLR)     -0.145    -0.512    inst_spi_master/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.512
                         arrival time                           0.109
  -------------------------------------------------------------------
                         slack                                  0.621

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/FSM_onehot_current_state_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.128ns (23.602%)  route 0.414ns (76.398%))
  Logic Levels:           0
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.167ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.693    -0.433    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y100       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDRE (Prop_fdre_C_Q)         0.128    -0.305 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.414     0.109    inst_spi_master/AR[0]
    SLICE_X110Y100       FDCE                                         f  inst_spi_master/FSM_onehot_current_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.997    -0.167    inst_spi_master/CLK
    SLICE_X110Y100       FDCE                                         r  inst_spi_master/FSM_onehot_current_state_reg[5]/C
                         clock pessimism             -0.200    -0.367
    SLICE_X110Y100       FDCE (Remov_fdce_C_CLR)     -0.145    -0.512    inst_spi_master/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                          0.512
                         arrival time                           0.109
  -------------------------------------------------------------------
                         slack                                  0.621

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/O_SCLK_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.128ns (23.602%)  route 0.414ns (76.398%))
  Logic Levels:           0
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.167ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.693    -0.433    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y100       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDRE (Prop_fdre_C_Q)         0.128    -0.305 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.414     0.109    inst_spi_master/AR[0]
    SLICE_X110Y100       FDCE                                         f  inst_spi_master/O_SCLK_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.997    -0.167    inst_spi_master/CLK
    SLICE_X110Y100       FDCE                                         r  inst_spi_master/O_SCLK_reg/C
                         clock pessimism             -0.200    -0.367
    SLICE_X110Y100       FDCE (Remov_fdce_C_CLR)     -0.145    -0.512    inst_spi_master/O_SCLK_reg
  -------------------------------------------------------------------
                         required time                          0.512
                         arrival time                           0.109
  -------------------------------------------------------------------
                         slack                                  0.621

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/bit_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.128ns (23.602%)  route 0.414ns (76.398%))
  Logic Levels:           0
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.167ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.693    -0.433    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y100       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDRE (Prop_fdre_C_Q)         0.128    -0.305 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.414     0.109    inst_spi_master/AR[0]
    SLICE_X110Y100       FDCE                                         f  inst_spi_master/bit_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.997    -0.167    inst_spi_master/CLK
    SLICE_X110Y100       FDCE                                         r  inst_spi_master/bit_counter_reg[0]/C
                         clock pessimism             -0.200    -0.367
    SLICE_X110Y100       FDCE (Remov_fdce_C_CLR)     -0.145    -0.512    inst_spi_master/bit_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.512
                         arrival time                           0.109
  -------------------------------------------------------------------
                         slack                                  0.621

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/bit_counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.128ns (23.602%)  route 0.414ns (76.398%))
  Logic Levels:           0
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.167ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.693    -0.433    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y100       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDRE (Prop_fdre_C_Q)         0.128    -0.305 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.414     0.109    inst_spi_master/AR[0]
    SLICE_X110Y100       FDCE                                         f  inst_spi_master/bit_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.997    -0.167    inst_spi_master/CLK
    SLICE_X110Y100       FDCE                                         r  inst_spi_master/bit_counter_reg[2]/C
                         clock pessimism             -0.200    -0.367
    SLICE_X110Y100       FDCE (Remov_fdce_C_CLR)     -0.145    -0.512    inst_spi_master/bit_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.512
                         arrival time                           0.109
  -------------------------------------------------------------------
                         slack                                  0.621

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/reg_o_sclk_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.128ns (23.602%)  route 0.414ns (76.398%))
  Logic Levels:           0
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.167ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.693    -0.433    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y100       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDRE (Prop_fdre_C_Q)         0.128    -0.305 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.414     0.109    inst_spi_master/AR[0]
    SLICE_X110Y100       FDCE                                         f  inst_spi_master/reg_o_sclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.997    -0.167    inst_spi_master/CLK
    SLICE_X110Y100       FDCE                                         r  inst_spi_master/reg_o_sclk_reg/C
                         clock pessimism             -0.200    -0.367
    SLICE_X110Y100       FDCE (Remov_fdce_C_CLR)     -0.145    -0.512    inst_spi_master/reg_o_sclk_reg
  -------------------------------------------------------------------
                         required time                          0.512
                         arrival time                           0.109
  -------------------------------------------------------------------
                         slack                                  0.621

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/O_RX_DATA_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.128ns (21.030%)  route 0.481ns (78.970%))
  Logic Levels:           0
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.167ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.693    -0.433    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y100       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDRE (Prop_fdre_C_Q)         0.128    -0.305 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.481     0.176    inst_spi_master/AR[0]
    SLICE_X111Y101       FDCE                                         f  inst_spi_master/O_RX_DATA_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.997    -0.167    inst_spi_master/CLK
    SLICE_X111Y101       FDCE                                         r  inst_spi_master/O_RX_DATA_reg[0]/C
                         clock pessimism             -0.200    -0.367
    SLICE_X111Y101       FDCE (Remov_fdce_C_CLR)     -0.145    -0.512    inst_spi_master/O_RX_DATA_reg[0]
  -------------------------------------------------------------------
                         required time                          0.512
                         arrival time                           0.176
  -------------------------------------------------------------------
                         slack                                  0.688

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/O_RX_DATA_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.128ns (21.030%)  route 0.481ns (78.970%))
  Logic Levels:           0
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.167ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.693    -0.433    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y100       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDRE (Prop_fdre_C_Q)         0.128    -0.305 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.481     0.176    inst_spi_master/AR[0]
    SLICE_X111Y101       FDCE                                         f  inst_spi_master/O_RX_DATA_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.997    -0.167    inst_spi_master/CLK
    SLICE_X111Y101       FDCE                                         r  inst_spi_master/O_RX_DATA_reg[3]/C
                         clock pessimism             -0.200    -0.367
    SLICE_X111Y101       FDCE (Remov_fdce_C_CLR)     -0.145    -0.512    inst_spi_master/O_RX_DATA_reg[3]
  -------------------------------------------------------------------
                         required time                          0.512
                         arrival time                           0.176
  -------------------------------------------------------------------
                         slack                                  0.688

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/half_period_tick_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.128ns (21.030%)  route 0.481ns (78.970%))
  Logic Levels:           0
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.167ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.693    -0.433    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y100       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDRE (Prop_fdre_C_Q)         0.128    -0.305 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.481     0.176    inst_spi_master/AR[0]
    SLICE_X111Y101       FDCE                                         f  inst_spi_master/half_period_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.997    -0.167    inst_spi_master/CLK
    SLICE_X111Y101       FDCE                                         r  inst_spi_master/half_period_tick_reg/C
                         clock pessimism             -0.200    -0.367
    SLICE_X111Y101       FDCE (Remov_fdce_C_CLR)     -0.145    -0.512    inst_spi_master/half_period_tick_reg
  -------------------------------------------------------------------
                         required time                          0.512
                         arrival time                           0.176
  -------------------------------------------------------------------
                         slack                                  0.688

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_spi_master/spi_half_period_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.128ns (21.030%)  route 0.481ns (78.970%))
  Logic Levels:           0
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.167ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.693    -0.433    inst_olo_base_sys_reset_gen/Clk
    SLICE_X103Y100       FDRE                                         r  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDRE (Prop_fdre_C_Q)         0.128    -0.305 f  inst_olo_base_sys_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=240, routed)         0.481     0.176    inst_spi_master/AR[0]
    SLICE_X111Y101       FDCE                                         f  inst_spi_master/spi_half_period_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout1_buf/O
                         net (fo=278, routed)         0.997    -0.167    inst_spi_master/CLK
    SLICE_X111Y101       FDCE                                         r  inst_spi_master/spi_half_period_counter_reg[0]/C
                         clock pessimism             -0.200    -0.367
    SLICE_X111Y101       FDCE (Remov_fdce_C_CLR)     -0.145    -0.512    inst_spi_master/spi_half_period_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.512
                         arrival time                           0.176
  -------------------------------------------------------------------
                         slack                                  0.688





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.994ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.419ns (21.867%)  route 1.497ns (78.133%))
  Logic Levels:           0
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.732ns = ( 13.653 - 15.385 )
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.789    -2.331    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y99        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y99        FDRE (Prop_fdre_C_Q)         0.419    -1.912 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          1.497    -0.415    inst_vga/AR[0]
    SLICE_X108Y103       FDCE                                         f  inst_vga/horizontal_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.860    13.653    inst_vga/CLK
    SLICE_X108Y103       FDCE                                         r  inst_vga/horizontal_count_reg[10]/C
                         clock pessimism             -0.514    13.139
                         clock uncertainty           -0.069    13.070
    SLICE_X108Y103       FDCE (Recov_fdce_C_CLR)     -0.491    12.579    inst_vga/horizontal_count_reg[10]
  -------------------------------------------------------------------
                         required time                         12.579
                         arrival time                           0.415
  -------------------------------------------------------------------
                         slack                                 12.994

Slack (MET) :             12.994ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.419ns (21.867%)  route 1.497ns (78.133%))
  Logic Levels:           0
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.732ns = ( 13.653 - 15.385 )
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.789    -2.331    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y99        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y99        FDRE (Prop_fdre_C_Q)         0.419    -1.912 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          1.497    -0.415    inst_vga/AR[0]
    SLICE_X108Y103       FDCE                                         f  inst_vga/horizontal_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.860    13.653    inst_vga/CLK
    SLICE_X108Y103       FDCE                                         r  inst_vga/horizontal_count_reg[6]/C
                         clock pessimism             -0.514    13.139
                         clock uncertainty           -0.069    13.070
    SLICE_X108Y103       FDCE (Recov_fdce_C_CLR)     -0.491    12.579    inst_vga/horizontal_count_reg[6]
  -------------------------------------------------------------------
                         required time                         12.579
                         arrival time                           0.415
  -------------------------------------------------------------------
                         slack                                 12.994

Slack (MET) :             12.994ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.419ns (21.867%)  route 1.497ns (78.133%))
  Logic Levels:           0
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.732ns = ( 13.653 - 15.385 )
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.789    -2.331    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y99        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y99        FDRE (Prop_fdre_C_Q)         0.419    -1.912 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          1.497    -0.415    inst_vga/AR[0]
    SLICE_X108Y103       FDCE                                         f  inst_vga/horizontal_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.860    13.653    inst_vga/CLK
    SLICE_X108Y103       FDCE                                         r  inst_vga/horizontal_count_reg[9]/C
                         clock pessimism             -0.514    13.139
                         clock uncertainty           -0.069    13.070
    SLICE_X108Y103       FDCE (Recov_fdce_C_CLR)     -0.491    12.579    inst_vga/horizontal_count_reg[9]
  -------------------------------------------------------------------
                         required time                         12.579
                         arrival time                           0.415
  -------------------------------------------------------------------
                         slack                                 12.994

Slack (MET) :             13.197ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_HSYNC_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.627ns  (logic 0.419ns (25.751%)  route 1.208ns (74.249%))
  Logic Levels:           0
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.732ns = ( 13.653 - 15.385 )
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.789    -2.331    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y99        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y99        FDRE (Prop_fdre_C_Q)         0.419    -1.912 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          1.208    -0.703    inst_vga/AR[0]
    SLICE_X107Y103       FDCE                                         f  inst_vga/O_HSYNC_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.860    13.653    inst_vga/CLK
    SLICE_X107Y103       FDCE                                         r  inst_vga/O_HSYNC_reg/C
                         clock pessimism             -0.514    13.139
                         clock uncertainty           -0.069    13.070
    SLICE_X107Y103       FDCE (Recov_fdce_C_CLR)     -0.577    12.493    inst_vga/O_HSYNC_reg
  -------------------------------------------------------------------
                         required time                         12.493
                         arrival time                           0.703
  -------------------------------------------------------------------
                         slack                                 13.197

Slack (MET) :             13.197ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.627ns  (logic 0.419ns (25.751%)  route 1.208ns (74.249%))
  Logic Levels:           0
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.732ns = ( 13.653 - 15.385 )
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.789    -2.331    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y99        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y99        FDRE (Prop_fdre_C_Q)         0.419    -1.912 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          1.208    -0.703    inst_vga/AR[0]
    SLICE_X107Y103       FDCE                                         f  inst_vga/horizontal_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.860    13.653    inst_vga/CLK
    SLICE_X107Y103       FDCE                                         r  inst_vga/horizontal_count_reg[7]/C
                         clock pessimism             -0.514    13.139
                         clock uncertainty           -0.069    13.070
    SLICE_X107Y103       FDCE (Recov_fdce_C_CLR)     -0.577    12.493    inst_vga/horizontal_count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.493
                         arrival time                           0.703
  -------------------------------------------------------------------
                         slack                                 13.197

Slack (MET) :             13.197ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.627ns  (logic 0.419ns (25.751%)  route 1.208ns (74.249%))
  Logic Levels:           0
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.732ns = ( 13.653 - 15.385 )
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.789    -2.331    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y99        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y99        FDRE (Prop_fdre_C_Q)         0.419    -1.912 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          1.208    -0.703    inst_vga/AR[0]
    SLICE_X107Y103       FDCE                                         f  inst_vga/horizontal_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.860    13.653    inst_vga/CLK
    SLICE_X107Y103       FDCE                                         r  inst_vga/horizontal_count_reg[8]/C
                         clock pessimism             -0.514    13.139
                         clock uncertainty           -0.069    13.070
    SLICE_X107Y103       FDCE (Recov_fdce_C_CLR)     -0.577    12.493    inst_vga/horizontal_count_reg[8]
  -------------------------------------------------------------------
                         required time                         12.493
                         arrival time                           0.703
  -------------------------------------------------------------------
                         slack                                 13.197

Slack (MET) :             13.201ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_GREEN_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.419ns (27.035%)  route 1.131ns (72.965%))
  Logic Levels:           0
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 13.480 - 15.385 )
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.789    -2.331    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y99        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y99        FDRE (Prop_fdre_C_Q)         0.419    -1.912 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          1.131    -0.781    inst_vga/AR[0]
    SLICE_X109Y97        FDCE                                         f  inst_vga/O_GREEN_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.687    13.480    inst_vga/CLK
    SLICE_X109Y97        FDCE                                         r  inst_vga/O_GREEN_reg[1]/C
                         clock pessimism             -0.414    13.066
                         clock uncertainty           -0.069    12.997
    SLICE_X109Y97        FDCE (Recov_fdce_C_CLR)     -0.577    12.420    inst_vga/O_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         12.420
                         arrival time                           0.781
  -------------------------------------------------------------------
                         slack                                 13.201

Slack (MET) :             13.201ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_GREEN_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.419ns (27.035%)  route 1.131ns (72.965%))
  Logic Levels:           0
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 13.480 - 15.385 )
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.789    -2.331    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y99        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y99        FDRE (Prop_fdre_C_Q)         0.419    -1.912 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          1.131    -0.781    inst_vga/AR[0]
    SLICE_X109Y97        FDCE                                         f  inst_vga/O_GREEN_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.687    13.480    inst_vga/CLK
    SLICE_X109Y97        FDCE                                         r  inst_vga/O_GREEN_reg[2]/C
                         clock pessimism             -0.414    13.066
                         clock uncertainty           -0.069    12.997
    SLICE_X109Y97        FDCE (Recov_fdce_C_CLR)     -0.577    12.420    inst_vga/O_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         12.420
                         arrival time                           0.781
  -------------------------------------------------------------------
                         slack                                 13.201

Slack (MET) :             13.201ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_GREEN_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.419ns (27.035%)  route 1.131ns (72.965%))
  Logic Levels:           0
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 13.480 - 15.385 )
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.789    -2.331    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y99        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y99        FDRE (Prop_fdre_C_Q)         0.419    -1.912 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          1.131    -0.781    inst_vga/AR[0]
    SLICE_X109Y97        FDCE                                         f  inst_vga/O_GREEN_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.687    13.480    inst_vga/CLK
    SLICE_X109Y97        FDCE                                         r  inst_vga/O_GREEN_reg[3]/C
                         clock pessimism             -0.414    13.066
                         clock uncertainty           -0.069    12.997
    SLICE_X109Y97        FDCE (Recov_fdce_C_CLR)     -0.577    12.420    inst_vga/O_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         12.420
                         arrival time                           0.781
  -------------------------------------------------------------------
                         slack                                 13.201

Slack (MET) :             13.201ns  (required time - arrival time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/O_RED_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out2_clk_wiz_0 rise@15.385ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.550ns  (logic 0.419ns (27.035%)  route 1.131ns (72.965%))
  Logic Levels:           0
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 13.480 - 15.385 )
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.789    -2.331    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y99        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y99        FDRE (Prop_fdre_C_Q)         0.419    -1.912 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          1.131    -0.781    inst_vga/AR[0]
    SLICE_X109Y97        FDCE                                         f  inst_vga/O_RED_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     15.385    15.385 r
    Y9                                                0.000    15.385 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    15.385    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    17.985    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    10.016 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686    11.702    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.793 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          1.687    13.480    inst_vga/CLK
    SLICE_X109Y97        FDCE                                         r  inst_vga/O_RED_reg[2]/C
                         clock pessimism             -0.414    13.066
                         clock uncertainty           -0.069    12.997
    SLICE_X109Y97        FDCE (Recov_fdce_C_CLR)     -0.577    12.420    inst_vga/O_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         12.420
                         arrival time                           0.781
  -------------------------------------------------------------------
                         slack                                 13.201





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.523%)  route 0.278ns (68.477%))
  Logic Levels:           0
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.198ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.611    -0.516    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y99        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y99        FDRE (Prop_fdre_C_Q)         0.128    -0.388 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.278    -0.110    inst_vga/AR[0]
    SLICE_X102Y103       FDCE                                         f  inst_vga/horizontal_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.966    -0.198    inst_vga/CLK
    SLICE_X102Y103       FDCE                                         r  inst_vga/horizontal_count_reg[0]/C
                         clock pessimism              0.033    -0.165
    SLICE_X102Y103       FDCE (Remov_fdce_C_CLR)     -0.120    -0.285    inst_vga/horizontal_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.285
                         arrival time                          -0.110
  -------------------------------------------------------------------
                         slack                                  0.176

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.523%)  route 0.278ns (68.477%))
  Logic Levels:           0
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.198ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.611    -0.516    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y99        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y99        FDRE (Prop_fdre_C_Q)         0.128    -0.388 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.278    -0.110    inst_vga/AR[0]
    SLICE_X102Y103       FDCE                                         f  inst_vga/horizontal_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.966    -0.198    inst_vga/CLK
    SLICE_X102Y103       FDCE                                         r  inst_vga/horizontal_count_reg[1]/C
                         clock pessimism              0.033    -0.165
    SLICE_X102Y103       FDCE (Remov_fdce_C_CLR)     -0.120    -0.285    inst_vga/horizontal_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.285
                         arrival time                          -0.110
  -------------------------------------------------------------------
                         slack                                  0.176

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.523%)  route 0.278ns (68.477%))
  Logic Levels:           0
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.198ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.611    -0.516    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y99        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y99        FDRE (Prop_fdre_C_Q)         0.128    -0.388 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.278    -0.110    inst_vga/AR[0]
    SLICE_X102Y103       FDCE                                         f  inst_vga/horizontal_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.966    -0.198    inst_vga/CLK
    SLICE_X102Y103       FDCE                                         r  inst_vga/horizontal_count_reg[2]/C
                         clock pessimism              0.033    -0.165
    SLICE_X102Y103       FDCE (Remov_fdce_C_CLR)     -0.120    -0.285    inst_vga/horizontal_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.285
                         arrival time                          -0.110
  -------------------------------------------------------------------
                         slack                                  0.176

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/horizontal_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.523%)  route 0.278ns (68.477%))
  Logic Levels:           0
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.198ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.611    -0.516    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y99        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y99        FDRE (Prop_fdre_C_Q)         0.128    -0.388 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.278    -0.110    inst_vga/AR[0]
    SLICE_X102Y103       FDCE                                         f  inst_vga/horizontal_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.966    -0.198    inst_vga/CLK
    SLICE_X102Y103       FDCE                                         r  inst_vga/horizontal_count_reg[3]/C
                         clock pessimism              0.033    -0.165
    SLICE_X102Y103       FDCE (Remov_fdce_C_CLR)     -0.120    -0.285    inst_vga/horizontal_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.285
                         arrival time                          -0.110
  -------------------------------------------------------------------
                         slack                                  0.176

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/vertical_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.128ns (31.103%)  route 0.284ns (68.897%))
  Logic Levels:           0
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.611    -0.516    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y99        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y99        FDRE (Prop_fdre_C_Q)         0.128    -0.388 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.284    -0.104    inst_vga/AR[0]
    SLICE_X104Y102       FDCE                                         f  inst_vga/vertical_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.968    -0.196    inst_vga/CLK
    SLICE_X104Y102       FDCE                                         r  inst_vga/vertical_count_reg[0]/C
                         clock pessimism              0.033    -0.163
    SLICE_X104Y102       FDCE (Remov_fdce_C_CLR)     -0.120    -0.283    inst_vga/vertical_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.283
                         arrival time                          -0.104
  -------------------------------------------------------------------
                         slack                                  0.179

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/vertical_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.128ns (31.103%)  route 0.284ns (68.897%))
  Logic Levels:           0
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.611    -0.516    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y99        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y99        FDRE (Prop_fdre_C_Q)         0.128    -0.388 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.284    -0.104    inst_vga/AR[0]
    SLICE_X104Y102       FDCE                                         f  inst_vga/vertical_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.968    -0.196    inst_vga/CLK
    SLICE_X104Y102       FDCE                                         r  inst_vga/vertical_count_reg[1]/C
                         clock pessimism              0.033    -0.163
    SLICE_X104Y102       FDCE (Remov_fdce_C_CLR)     -0.120    -0.283    inst_vga/vertical_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.283
                         arrival time                          -0.104
  -------------------------------------------------------------------
                         slack                                  0.179

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/vertical_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.128ns (31.103%)  route 0.284ns (68.897%))
  Logic Levels:           0
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.611    -0.516    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y99        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y99        FDRE (Prop_fdre_C_Q)         0.128    -0.388 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.284    -0.104    inst_vga/AR[0]
    SLICE_X104Y102       FDCE                                         f  inst_vga/vertical_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.968    -0.196    inst_vga/CLK
    SLICE_X104Y102       FDCE                                         r  inst_vga/vertical_count_reg[5]/C
                         clock pessimism              0.033    -0.163
    SLICE_X104Y102       FDCE (Remov_fdce_C_CLR)     -0.120    -0.283    inst_vga/vertical_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.283
                         arrival time                          -0.104
  -------------------------------------------------------------------
                         slack                                  0.179

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/vertical_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.128ns (31.103%)  route 0.284ns (68.897%))
  Logic Levels:           0
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.196ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.611    -0.516    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y99        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y99        FDRE (Prop_fdre_C_Q)         0.128    -0.388 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.284    -0.104    inst_vga/AR[0]
    SLICE_X104Y102       FDCE                                         f  inst_vga/vertical_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.968    -0.196    inst_vga/CLK
    SLICE_X104Y102       FDCE                                         r  inst_vga/vertical_count_reg[6]/C
                         clock pessimism              0.033    -0.163
    SLICE_X104Y102       FDCE (Remov_fdce_C_CLR)     -0.120    -0.283    inst_vga/vertical_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.283
                         arrival time                          -0.104
  -------------------------------------------------------------------
                         slack                                  0.179

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/vertical_count_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.128ns (31.633%)  route 0.277ns (68.367%))
  Logic Levels:           0
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.611    -0.516    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y99        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y99        FDRE (Prop_fdre_C_Q)         0.128    -0.388 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.277    -0.111    inst_vga/AR[0]
    SLICE_X103Y102       FDCE                                         f  inst_vga/vertical_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.967    -0.197    inst_vga/CLK
    SLICE_X103Y102       FDCE                                         r  inst_vga/vertical_count_reg[7]/C
                         clock pessimism              0.033    -0.164
    SLICE_X103Y102       FDCE (Remov_fdce_C_CLR)     -0.145    -0.309    inst_vga/vertical_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.309
                         arrival time                          -0.111
  -------------------------------------------------------------------
                         slack                                  0.198

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            inst_vga/vertical_count_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.128ns (31.633%)  route 0.277ns (68.367%))
  Logic Levels:           0
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.611    -0.516    inst_olo_base_vga_reset_gen/Clk
    SLICE_X103Y99        FDRE                                         r  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y99        FDRE (Prop_fdre_C_Q)         0.128    -0.388 f  inst_olo_base_vga_reset_gen/g_sync.DsSync_reg[2]/Q
                         net (fo=36, routed)          0.277    -0.111    inst_vga/AR[0]
    SLICE_X103Y102       FDCE                                         f  inst_vga/vertical_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  inst_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    inst_pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  inst_pll/inst/clkout2_buf/O
                         net (fo=73, routed)          0.967    -0.197    inst_vga/CLK
    SLICE_X103Y102       FDCE                                         r  inst_vga/vertical_count_reg[8]/C
                         clock pessimism              0.033    -0.164
    SLICE_X103Y102       FDCE (Remov_fdce_C_CLR)     -0.145    -0.309    inst_vga/vertical_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.309
                         arrival time                          -0.111
  -------------------------------------------------------------------
                         slack                                  0.198





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+----------------+---------+-------+---------------+---------+---------------+---------+--------------------+
Reference | Input          | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal           |
Clock     | Port           | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock              |
----------+----------------+---------+-------+---------------+---------+---------------+---------+--------------------+
PAD_I_CLK | PAD_I_MISO     | FDCE    | -     |     9.317 (r) | SLOW    |    -3.121 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_I_RST_P    | FDPE    | -     |     6.677 (r) | SLOW    |    -1.808 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_I_SWITCH_0 | FDRE    | -     |     2.174 (r) | SLOW    |             - | -       | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_I_SWITCH_1 | FDRE    | -     |     1.929 (r) | SLOW    |             - | -       | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_I_SWITCH_2 | FDRE    | -     |     2.039 (r) | SLOW    |             - | -       | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_I_UART_RX  | FDPE    | -     |     9.499 (r) | SLOW    |    -3.219 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_I_RST_P    | FDPE    | -     |     6.556 (r) | SLOW    |    -1.778 (r) | FAST    | clk_out2_clk_wiz_0 |
----------+----------------+---------+-------+---------------+---------+---------------+---------+--------------------+


Output Ports Clock-to-out

----------+--------------------+--------+-------+----------------+---------+----------------+---------+--------------------+
Reference | Output             | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal           |
Clock     | Port               | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock              |
----------+--------------------+--------+-------+----------------+---------+----------------+---------+--------------------+
PAD_I_CLK | PAD_O_CS_N         | FDPE   | -     |      9.278 (r) | SLOW    |      3.930 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_O_LED_0        | FDPE   | -     |      5.683 (r) | SLOW    |      1.993 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_O_MOSI         | FDCE   | -     |      8.998 (r) | SLOW    |      3.819 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_O_SCLK         | FDCE   | -     |      8.135 (r) | SLOW    |      3.270 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_O_UART_TX      | FDPE   | -     |      7.810 (r) | SLOW    |      3.081 (r) | FAST    | clk_out1_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_BLUE[0]  | FDCE   | -     |      5.986 (r) | SLOW    |      2.094 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_BLUE[1]  | FDCE   | -     |      5.835 (r) | SLOW    |      2.057 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_BLUE[2]  | FDCE   | -     |      5.106 (r) | SLOW    |      1.682 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_BLUE[3]  | FDCE   | -     |      5.850 (r) | SLOW    |      2.045 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_GREEN[0] | FDCE   | -     |      5.891 (r) | SLOW    |      2.083 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_GREEN[1] | FDCE   | -     |      5.802 (r) | SLOW    |      2.028 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_GREEN[2] | FDCE   | -     |      5.694 (r) | SLOW    |      2.011 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_GREEN[3] | FDCE   | -     |      5.835 (r) | SLOW    |      2.063 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_HSYNC    | FDCE   | -     |      5.860 (r) | SLOW    |      2.101 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_RED[0]   | FDCE   | -     |      5.624 (r) | SLOW    |      1.980 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_RED[1]   | FDCE   | -     |      5.649 (r) | SLOW    |      1.962 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_RED[2]   | FDCE   | -     |      5.739 (r) | SLOW    |      2.010 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_RED[3]   | FDCE   | -     |      5.805 (r) | SLOW    |      2.069 (r) | FAST    | clk_out2_clk_wiz_0 |
PAD_I_CLK | PAD_O_VGA_VSYNC    | FDCE   | -     |      5.637 (r) | SLOW    |      1.906 (r) | FAST    | clk_out2_clk_wiz_0 |
----------+--------------------+--------+-------+----------------+---------+----------------+---------+--------------------+


Setup between Clocks

----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source    | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock     | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
PAD_I_CLK | PAD_I_CLK   |         4.679 | SLOW    |               |         |               |         |               |         |
----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Max / Min delays for output bus
Clocked by: PAD_I_CLK
Bus Skew: 0.881 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
PAD_O_VGA_BLUE[0]  |   5.986 (r) | SLOW    |   2.094 (r) | FAST    |    0.881 |
PAD_O_VGA_BLUE[1]  |   5.835 (r) | SLOW    |   2.057 (r) | FAST    |    0.730 |
PAD_O_VGA_BLUE[2]  |   5.106 (r) | SLOW    |   1.682 (r) | FAST    |    0.000 |
PAD_O_VGA_BLUE[3]  |   5.850 (r) | SLOW    |   2.045 (r) | FAST    |    0.744 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.986 (r) | SLOW    |   1.682 (r) | FAST    |    0.881 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: PAD_I_CLK
Bus Skew: 0.197 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
PAD_O_VGA_GREEN[0] |   5.891 (r) | SLOW    |   2.083 (r) | FAST    |    0.197 |
PAD_O_VGA_GREEN[1] |   5.802 (r) | SLOW    |   2.028 (r) | FAST    |    0.107 |
PAD_O_VGA_GREEN[2] |   5.694 (r) | SLOW    |   2.011 (r) | FAST    |    0.000 |
PAD_O_VGA_GREEN[3] |   5.835 (r) | SLOW    |   2.063 (r) | FAST    |    0.140 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.891 (r) | SLOW    |   2.011 (r) | FAST    |    0.197 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: PAD_I_CLK
Bus Skew: 0.181 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
PAD_O_VGA_RED[0]   |   5.624 (r) | SLOW    |   1.980 (r) | FAST    |    0.018 |
PAD_O_VGA_RED[1]   |   5.649 (r) | SLOW    |   1.962 (r) | FAST    |    0.025 |
PAD_O_VGA_RED[2]   |   5.739 (r) | SLOW    |   2.010 (r) | FAST    |    0.115 |
PAD_O_VGA_RED[3]   |   5.805 (r) | SLOW    |   2.069 (r) | FAST    |    0.181 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.805 (r) | SLOW    |   1.962 (r) | FAST    |    0.181 |
-------------------+-------------+---------+-------------+---------+----------+
