[View]
Entity=
Architecture=
TopLevelType=
[file:.\src\Top_level.bde]
Enabled=1
[file:.\..\xilinx\fir_0251_O.srcs\sources_1\bd\core\hdl\core_wrapper.vhd]
Enabled=1
[file:.\compile\Top_level.vhd]
Generated=TRUE
Enabled=1
[file:.\..\IP\Data_mgt\Data_mgt.vhd]
Enabled=1
[file:.\..\IP\Exp_board_mgt\Exp_board_mgt.vhd]
Enabled=1
[file:.\..\IP\Video_mgt\Video_mgt.vhd]
Enabled=1
[file:.\..\external_src\mgt_wrapper\Data_mgt_clock_module.vhd]
Enabled=1
[file:.\..\external_src\mgt_wrapper\Data_mgt_gt_common_wrapper.vhd]
Enabled=1
[file:.\..\external_src\mgt_wrapper\Data_mgt_reset_logic.vhd]
Enabled=1
[file:.\..\external_src\mgt_wrapper\Data_mgt_support_reset_logic.vhd]
Enabled=1
[file:.\..\IP\FB_MEM\FB_MEM\user_design\rtl\FB_MEM.vhd]
Enabled=1
[file:.\src\Clink_intf.bde]
Enabled=1
[file:.\..\IP\CH0_CLINK\CH0_CLINK.vhd]
Enabled=1
[file:.\..\IP\CH1_CLINK\CH1_CLINK.vhd]
Enabled=1
[file:.\..\IP\CH2_CLINK\CH2_CLINK.vhd]
Enabled=1
[file:.\compile\Clink_intf.vhd]
Generated=TRUE
Enabled=1
[file:.\src\Clink_intf_2.bde]
Enabled=1
[file:.\compile\Clink_intf_2.vhd]
Generated=TRUE
Enabled=1
[file:.\..\IP\clk_mng\clk_mng.vhd]
Enabled=1
[file:.\..\external_src\mgt_wrapper\mgt_clock_module.vhd]
Enabled=1
[file:.\src\mgt_block.bde]
Enabled=1
[file:.\compile\mgt_block.vhd]
Generated=TRUE
Enabled=1
[file:.\..\external_src\mgt_wrapper\Exp_board_mgt_gt_common_wrapper.vhd]
Enabled=1
[file:.\..\external_src\mgt_wrapper\Exp_board_mgt_support_reset_logic.vhd]
Enabled=1
[file:.\src\sdi3g_wrap.bde]
Enabled=1
[file:.\..\IP\SID3G_transceiver\sid3g_transceiver.vhd]
Enabled=1
[file:.\..\IP\smpte3gsdi\synth\smpte3gsdi.v]
Enabled=1
[file:.\compile\sdi3g_wrap.vhd]
Generated=TRUE
Enabled=1
[file:.\..\external_src\3gsdi\sid3g_transceiver_common_reset.vhd]
Enabled=1
[file:.\..\external_src\3gsdi\sid3g_transceiver_gt_usrclk_source.vhd]
Enabled=1
[file:.\..\external_src\3gsdi\sid3g_transceiver_support.vhd]
Enabled=1
[file:.\..\external_src\3gsdi\smpte3gsdi_wrap.vhd]
Enabled=1
[file:.\..\src\Top_level.bde]
Enabled=1
[file:.\..\src\fir_251_output_top.bde]
Enabled=1
[file:.\compile\fir_251_output_top.vhd]
Generated=TRUE
Enabled=1
[file:.\..\xilinx\fir_0251_Output.srcs\sources_1\bd\core\hdl\core_wrapper.vhd]
Enabled=1
[file:.\..\..\FIR-00251-Common\VHDL\tel2000pkg.vhd]
Enabled=1
[file:.\..\src\BD\bd_wrapper.vhd]
Enabled=1
[file:.\..\src\mgt_wrapper\Hdl\mgt_block.bde]
Enabled=1
[file:.\..\src\Clink\Hdl\Clink_intf_2.bde]
Enabled=1
[file:.\..\src\Line_Buffer\Hdl\LineBuffer.bde]
Enabled=1
[file:.\..\..\FIR-00251-Common\VHDL\IP\axis_data_fifo_32w_1024d\axis_data_fifo_32w_1024d_funcsim.vhdl]
Enabled=1
[file:.\compile\LineBuffer.vhd]
Generated=TRUE
Enabled=1
[file:.\..\src\Line_Buffer\Hdl\LineFraming.vhd]
Enabled=1
[file:.\..\..\Common_HDL\Utilities\double_sync.vhd]
Enabled=1
[file:.\..\..\Common_HDL\Utilities\double_sync_vector.vhd]
Enabled=1
[file:.\..\src\Line_Buffer\Hdl\LineBuffer_ctrl.vhd]
Enabled=1
[file:.\..\..\FIR-00251-Common\VHDL\IP\axis_data_fifo_32w_1024d_aclk\axis_data_fifo_32w_1024d_aclk_funcsim.vhdl]
Enabled=1
[file:.\..\src\fir_00251_output_build.do]
Enabled=1
[file:.\..\..\FIR-00251-Common\VHDL\MGT\Hdl\mgt_wrapper.bde]
Enabled=1
[file:.\..\..\FIR-00251-Common\VHDL\MGT\Hdl\mgt_block.bde]
Enabled=1
[file:.\compile\mgt_wrapper.vhd]
Generated=TRUE
Enabled=1
[file:.\..\src\Line_Buffer\Hdl\build_lineBuffer.do]
Enabled=1
[file:.\..\src\Clink\Hdl\Clink_intf.bde]
Enabled=1
[file:.\..\src\Clink\Hdl\Clink_Phy.vhd]
Enabled=1
[file:.\..\src\Clink\Hdl\CLINK_define.vhd]
Enabled=1
[file:.\..\src\Clink\Hdl\axi_lane_adj.vhd]
Enabled=1
[file:.\..\..\FIR-00142\src\FIR_00142\ll_lane_adj.vhd]
Enabled=1
[file:.\..\src\Clink\Hdl\build_clink_intf.do]
Enabled=1
[file:.\..\src\Clink\Hdl\clink_ctrl.vhd]
Enabled=1
[file:.\..\IP\CH0_CLINK\CH0_CLINK_stub.vhdl]
Enabled=1
[file:.\..\..\Common_HDL\Utilities\sync_resetn.vhd]
Enabled=1
[file:.\..\src\Clink\Hdl\LineFraming.vhd]
Enabled=1
[file:.\..\src\Clink\Hdl\CL_LineBuffer.bde]
Enabled=1
[file:.\compile\CL_LineBuffer.vhd]
Generated=TRUE
Enabled=1
[file:.\src\pleora_intf.bde]
Enabled=1
[file:.\..\src\pleora_intf\pleora_intf.bde]
Enabled=1
[file:.\..\src\pleora_intf\Gige_Clink_phy.vhd]
Enabled=1
[file:.\..\src\pleora_intf\GIGE_define.vhd]
Enabled=1
[file:.\..\src\pleora_intf\Gige_sync_intf.vhd]
Enabled=1
[file:.\..\src\pleora_intf\HDL\pleora_intf.bde]
Enabled=1
[file:.\..\src\pleora_intf\HDL\Gige_Clink_phy.vhd]
Enabled=1
[file:.\..\src\pleora_intf\HDL\GIGE_define.vhd]
Enabled=1
[file:.\..\src\pleora_intf\HDL\Gige_sync_intf.vhd]
Enabled=1
[file:.\..\src\pleora_intf\HDL\gige_frame_gen.vhd]
Enabled=1
[file:.\..\src\pleora_intf\HDL\build_gige_intf.do]
Enabled=1
[file:.\compile\pleora_intf.vhd]
Generated=TRUE
Enabled=1
[file:.\..\..\FIR-00251-Common\VHDL\hdr_extractor\hder_extractor.vhd]
Enabled=1
[file:.\..\..\FIR-00251-Common\VHDL\img_header_define.vhd]
Enabled=1
[file:.\..\IP\CH0_CLINK\CH0_CLINK_selectio_wiz.vhd]
Enabled=1
[file:.\..\IP\CH1_CLINK\CH1_CLINK_selectio_wiz.vhd]
Enabled=1
[file:.\..\IP\CH2_CLINK\CH2_CLINK_selectio_wiz.vhd]
Enabled=1
[file:.\..\src\Clink\Hdl\clink_portmap.vhd]
Enabled=1
[file:.\..\src\Clink\Hdl\Clink_output_pix_count.vhd]
Enabled=1
[file:.\..\..\FIR-00251-Common\VHDL\axis32_pixel_cnt.vhd]
Enabled=1
[file:.\src\frameBuffer.bde]
Enabled=1
[file:.\..\src\FrameBuffer\HDL\frameBuffer_intf.bde]
Enabled=1
[file:.\compile\frameBuffer_intf.vhd]
Generated=TRUE
Enabled=1
[file:.\..\src\FrameBuffer\HDL\datamover_wrapper.vhd]
Enabled=1
[file:.\..\IP\axi_fb_datamover\axi_fb_datamover_funcsim.vhdl]
Enabled=1
[file:.\..\src\FrameBuffer\HDL\fb_ctrl.vhd]
Enabled=1
[file:.\..\src\FrameBuffer\HDL\FB_define.vhd]
Enabled=1
[file:.\..\src\FrameBuffer\HDL\fb_fsm.vhd]
Enabled=1
[file:.\..\src\FrameBuffer\HDL\build_FrameBuffer_intf.do]
Enabled=1
[file:.\..\..\FIR-00251-Common\VHDL\MGT\Hdl\compile_mgt_wrapper.do]
Enabled=1
[file:.\..\src\pleora_intf\HDL\pleora_ctrl.vhd]
Enabled=1
[file:.\..\..\FIR-00251-Common\IP\AXI4_Stream64_to_32\AXI4_Stream64_to_32_wrapper.vhd]
Enabled=1
[file:.\..\..\FIR-00251-Common\IP\AXI4_Stream64_to_32\AXI4_Stream64_to_32_stub.v]
Enabled=1
[file:.\..\..\FIR-00251-Common\IP\AXI4_Stream64_to_32\AXI4_Stream64_to_32.vho]
Enabled=1
[file:.\..\src\Clink\Hdl\CL_wFrameBuffer.bde]
Enabled=1
[file:.\compile\CL_wFrameBuffer.vhd]
Generated=TRUE
Enabled=1
[file:.\..\src\Clink\Hdl\Clink_intf_fbtb.bde]
Enabled=1
[file:.\compile\Clink_intf_fbtb.vhd]
Generated=TRUE
Enabled=1
[file:.\..\src\fir_251_output_top_clinktb.bde]
Enabled=1
[file:.\compile\fir_251_output_top_clinktb.vhd]
Generated=TRUE
Enabled=1
[file:.\..\src\SDI\HDL\Axil_Mux.vhd]
Enabled=1
[file:.\..\src\SDI\HDL\BadFrameResync.vhd]
Enabled=1
[file:.\..\src\SDI\HDL\colormap_mem.vhd]
Enabled=1
[file:.\..\src\SDI\HDL\data32_2_1_switch.vhd]
Enabled=1
[file:.\..\src\SDI\HDL\fir_00251_output_sdi.bde]
Enabled=1
[file:.\..\src\SDI\HDL\gtx_reset_process.vhd]
Enabled=1
[file:.\..\src\SDI\HDL\pattern_generator.vhd]
Enabled=1
[file:.\..\src\SDI\HDL\SDI_ctrl.vhd]
Enabled=1
[file:.\..\src\SDI\HDL\tlast_generator.vhd]
Enabled=1
[file:.\..\src\SDI\HDL\video_generator.bde]
Enabled=1
[file:.\..\src\SDI\HDL\video_scaler_wrapper.vhd]
Enabled=1
[file:.\..\src\SDI\HDL\xilinx_tpg.vhd]
Enabled=1
[file:.\compile\fir_00251_output_sdi.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\video_generator.vhd]
Generated=TRUE
Enabled=1
[file:.\..\..\FIR-00251-Common\VHDL\axis_pixel_cnt.vhd]
Enabled=1
[file:.\..\src\SDI\HDL\sdi_output.bde]
Enabled=1
[file:.\compile\sdi_output.vhd]
Generated=TRUE
Enabled=1
[file:.\..\src\SDI\HDL\fb_sdi_fsm.vhd]
Enabled=1
LIB=Active library
Skip Entity=0
Netlist=1
Syntax 2002=1
Syntax 93=0
Syntax RelaxLRM=1
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=0
[file:.\..\src\SDI\GTX_wrapper\sdi_rate_detect.vhd]
Enabled=1
[file:.\..\src\SDI\GTX_wrapper\x7gtx_reset_control.vhd]
Enabled=1
[file:.\..\src\SDI\GTX_wrapper\x7gtx_sdi_control.vhd]
Enabled=1
[file:.\..\src\SDI\GTX_wrapper\x7gtx_sdi_drp_control.vhd]
Enabled=1
[file:.\..\src\SDI\GTX_wrapper\x7gtx_sdi_rxtx_wrapper.vhd]
Enabled=1
[file:.\..\src\SDI\VideoTimingGenerator\k7_sdi_rxtx.vhd]
Enabled=1
[file:.\..\src\SDI\VideoTimingGenerator\k7gtx_sdi_wrapper.vhd]
Enabled=1
[file:.\..\src\SDI\VideoTimingGenerator\k7gtx_sdi_wrapper_gt.vhd]
Enabled=1
[file:.\..\src\SDI\VideoTimingGenerator\multigenHD.vhd]
Enabled=1
[file:.\..\src\SDI\VideoTimingGenerator\multigenHD_horz.vhd]
Enabled=1
[file:.\..\src\SDI\VideoTimingGenerator\multigenHD_output.vhd]
Enabled=1
[file:.\..\src\SDI\VideoTimingGenerator\multigenHD_vert.vhd]
Enabled=1
[file:.\..\src\SDI\VideoTimingGenerator\vidgen_ntsc.vhd]
Enabled=1
[file:.\..\src\SDI\VideoTimingGenerator\vidgen_pal.vhd]
Enabled=1
[file:.\src\fir-00251-Common\xis32_sw_3_1.vhd]
Enabled=1
[file:.\src\fir-00251-Common\axis64_sw_2_1.vhd]
Enabled=1
[file:.\..\..\FIR-00251-Common\VHDL\Utilities\AXI4_Stream32_to_64_wrapper.vhd]
Enabled=1

[file:.\..\..\FIR-00251-Common\VHDL\Fifo\t_axi4_stream64_fifo.vhd]
Enabled=1
[file:.\..\src\SDI\HDL\sdi_datamover_wrapper.vhd]
Enabled=1
[file:.\..\..\FIR-00251-Common\VHDL\Utilities\axis64_sw_2_1.vhd]
Enabled=1
[file:.\..\src\SDI\HDL\colormap_mem_agc.vhd]
Enabled=1
[file:.\..\src\SDI\Sim\ublaze_sim.vhd]
Enabled=1
[file:.\src\tlast_sim.bde]
Enabled=1
[file:.\src\SIM\tlast_sim.bde]
Enabled=1
[file:.\compile\tlast_sim.vhd]
Generated=TRUE
Enabled=1
[file:.\..\src\SDI\Sim\runsim.do]
Enabled=1
[file:.\..\src\SDI\Sim\waveform.do]
Enabled=1
[file:.\src\X_to_Add.bde]
Enabled=1
[file:.\..\..\FIR-00251-Common\VHDL\Math\axis_fi32tofp32.vhd]
Enabled=1
[file:.\..\..\FIR-00251-Common\VHDL\Math\axis_fi32tou16.vhd]
Enabled=1
[file:.\..\..\FIR-00251-Common\VHDL\Math\axis_fp32tofi32.vhd]
Enabled=1
[file:.\..\..\FIR-00251-Common\VHDL\Math\fi32_axis_max.vhd]
Enabled=1
[file:.\..\..\FIR-00251-Common\VHDL\Math\fi32_axis_min.vhd]
Enabled=1
[file:.\..\..\FIR-00251-Common\VHDL\Math\fp32_axis_add.vhd]
Enabled=1
[file:.\..\..\FIR-00251-Common\VHDL\Math\fp32_axis_divide.vhd]
Enabled=1
[file:.\..\..\FIR-00251-Common\VHDL\Math\fp32_axis_mult.vhd]
Enabled=1
[file:.\..\..\FIR-00251-Common\VHDL\Math\fp32_axis_subtract.vhd]
Enabled=1
[file:.\..\src\SDI\HDL\X_to_Add.bde]
Enabled=1
LIB=work
[file:.\compile\X_to_Add.edn]
Generated=TRUE
Enabled=1
[file:.\..\src\SDI\HDL\axis32_img_sof.vhd]
Enabled=1
[file:.\compile\X_to_Add.vhd]
Generated=TRUE
Enabled=1
[file:.\src\colormap_top.bde]
Enabled=1
[file:.\src\SDI\colormap_top.bde]
Enabled=1
[file:.\..\src\SDI\HDL\colormap_top.bde]
Enabled=1
[file:.\compile\colormap_top.vhd]
Generated=TRUE
Enabled=1
[file:.\..\..\FIR-00251-Common\VHDL\Utilities\axis32_fanout2.vhd]
Enabled=1
[file:.\..\..\FIR-00251-Common\VHDL\Math\axis_fi16tofp32.vhd]
Enabled=1
[file:.\..\..\FIR-00251-Common\VHDL\Math\axis_fp32tofi16.vhd]
Enabled=1
[file:.\..\..\FIR-00251-Common\VHDL\Math\fi16_axis_min.vhd]
Enabled=1
[file:.\..\..\FIR-00251-Common\VHDL\Fifo\t_axi4_stream16_fifo.vhd]
Enabled=1
[file:.\..\src\SDI\HDL\sdi_output-14811.bde]
Enabled=1
[file:.\compile\sdi_output-14811.vhd]
Generated=TRUE
Enabled=1
[file:.\..\..\FIR-00251-Common\VHDL\Utilities\axis32_sw_2_1.vhd]
Enabled=1
[file:.\..\..\FIR-00251-Common\VHDL\Utilities\axis32_sw_2_1_comb.vhd]
Enabled=1
[file:.\..\src\SDI\Video_Package\hdsdi_pkg.vhd]
Enabled=1
[file:.\..\src\SDI\Video_Package\multigenHD_pkg.vhd]
Enabled=1
[file:.\..\src\SDI\dru\dru_bshift10to10.vhd]
Enabled=1
[file:.\..\src\SDI\dru\dru_control.vhd]
Enabled=1
[file:.\..\src\SDI\dru\dru_maskencoder.vhd]
Enabled=1
[file:.\..\src\SDI\dru\dru_rot20.vhd]
Enabled=1
[file:.\..\src\SDI\HDL\build_SDI_Intf.do]
Enabled=1
[file:.\..\src\mgt\Hdl\mgt_block_data_video.bde]
Enabled=1
[file:.\..\src\mgt\Hdl\mgt_wrapper_data_video.bde]
Enabled=1
[file:.\compile\mgt_wrapper_data_video.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\mgt_block_data_video.vhd]
Generated=TRUE
Enabled=1
[file:.\..\..\FIR-00251-Common\compile_all_common.do]
Enabled=1
[file:.\..\IP\blk_mem_gen_0\blk_mem_gen_0_funcsim.vhdl]
Enabled=1
[file:.\..\src\SDI\AGC\HDL\AGC.bde]
Enabled=1
[file:.\..\src\SDI\AGC\HDL\AGC_Ctrl.vhd]
Enabled=1
[file:.\..\src\SDI\AGC\HDL\AGC_CUMSUM.vhd]
Enabled=1
[file:.\..\src\SDI\AGC\HDL\build_AGC_intf.do]
Enabled=1
[file:.\compile\AGC.vhd]
Generated=TRUE
Enabled=1
[file:.\src\FrameBuffer\axis32_img_sof.vhd]
Enabled=1
[file:.\..\src\FrameBuffer\HDL\axis32_img_sof.vhd]
Enabled=1
[file:.\src\MGT\AXI4_Stream64_to_32_output_wrapper.vhd]
Enabled=1
[file:.\src\MGT\AXI4_Stream32_to_64_output_wrapper.vhd]
Enabled=1
[file:.\..\src\mgt\Hdl\AXI4_Stream32_to_64_output_wrapper.vhd]
Enabled=1
[file:.\..\src\mgt\Hdl\AXI4_Stream64_to_32_output_wrapper.vhd]
Enabled=1
[file:.\..\src\Clink\Hdl\axis_lane_adj.vhd]
Enabled=1
[file:.\..\src\Clink\Hdl\clink.vhd]
Enabled=0
[file:.\..\src\compil_utilities.do]
Enabled=1
[file:.\..\..\FIR-00251-Common\VHDL\MGT\Hdl\mgt_ctrl.vhd]
Enabled=1
[file:.\..\src\Clink\Hdl\Clink_intf.bak]
Enabled=1
[file:.\..\src\SDI\HDL\axis32_img_sof_output.vhd]
Enabled=1
[file:.\..\src\SDI\colormap\HDL\color_map_mem.bde]
Enabled=1
[file:.\..\src\SDI\colormap\HDL\colormap_mem_wrap.vhd]
Enabled=1
[file:.\..\src\SDI\colormap\HDL\x_to_add.bde]
Enabled=1
[file:.\..\src\SDI\colormap\HDL\colormap_top.bde]
Enabled=1
[file:.\..\..\FIR-00251-Common\VHDL\Utilities\axil32_addr_demux4.vhd]
Enabled=1
[file:.\compile\color_map_mem.vhd]
Generated=TRUE
Enabled=1
[file:.\..\..\FIR-00251-Common\VHDL\FrameBuffer\axis64_img_sof_output.vhd]
Enabled=1
[file:.\..\..\FIR-00251-Common\VHDL\FrameBuffer\FB_define.vhd]
Enabled=1
[file:.\..\src\FrameBuffer\HDL\flow_manager.bde]
Enabled=1
[file:.\compile\flow_manager.vhd]
Generated=TRUE
Enabled=1
[file:.\..\src\FrameBuffer\HDL\flow_manager_fsm.vhd]
Enabled=1
[file:.\..\src\FrameBuffer\HDL\flow_manager.vhd]
Enabled=1
[file:.\..\src\Clink\Hdl\Clink_port_mapper.vhd]
Enabled=1
[file:.\src\work\0work.mgf]
Enabled=1
[file:.\src\work\1work.mgf]
Enabled=1
[file:.\src\work\3work.mgf]
Enabled=1
[file:.\src\work\work.lib]
Enabled=1
[file:.\..\src\SDI\HDL\hdr_manager.vhd]
Enabled=1
[file:.\..\src\SDI\HDL\video_data_handler.bde]
Enabled=1
[file:.\..\src\SDI\HDL\video_ehdri_selector.bde]
Enabled=1
[file:.\..\src\SDI\HDL\video_ehdri_SM.vhd]
Enabled=1
[file:.\..\src\SDI\HDL\video_freeze.bde]
Enabled=1
[file:.\..\src\SDI\HDL\video_freeze_SM.vhd]
Enabled=1
[file:.\..\src\SDI\HDL\video_fwposition_selector.bde]
Enabled=1
[file:.\..\src\SDI\HDL\video_fwposition_SM.vhd]
Enabled=1
[file:.\compile\video_freeze.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\video_ehdri_selector.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\video_fwposition_selector.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\video_data_handler.vhd]
Generated=TRUE
Enabled=1
[file:.\..\src\fir_251_output_top_70.bde]
Enabled=1
[file:.\..\src\fir_251_output_top_160.bde]
Enabled=1
[file:.\compile\fir_251_output_top_70.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\fir_251_output_top_160.vhd]
Generated=TRUE
Enabled=1
[file:.\..\..\FIR-00251-Common\VHDL\axis32_frame_pix_cnt.vhd]
Enabled=1
[file:.\src\axis16_frame_pix_cnt_lite.vhd]
Enabled=1
[file:.\src\axis16_frame_rate_lite.vhd]
Enabled=1
[file:.\src\axis16_essaie.bde]
Enabled=1
[file:.\..\src\mgt\Hdl\mgt_stream_unmerger.vhd]
Enabled=1
[file:.\..\src\SDI\decimator\Hdl\build_sdi_decimator.do]
Enabled=1
[file:.\..\src\SDI\decimator\Hdl\sdi_column_decimator.vhd]
Enabled=1
[file:.\..\src\SDI\decimator\Hdl\sdi_decimator.bde]
Enabled=1
[file:.\..\src\SDI\decimator\Hdl\sdi_decimator_define.vhd]
Enabled=1
[file:.\..\src\SDI\decimator\Hdl\sdi_row_decimator.vhd]
Enabled=1
[file:.\compile\sdi_decimator.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\decimator.vhd]
Generated=TRUE
