{
 "Device" : "GW1NR-9C",
 "Files" : [
  {
   "Path" : "E:/application_project/gowin_project/project_main_5_23/project_main/project_main/src/Buzzer.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/application_project/gowin_project/project_main_5_23/project_main/project_main/src/VGAMod.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/application_project/gowin_project/project_main_5_23/project_main/project_main/src/alarm_hourly.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/application_project/gowin_project/project_main_5_23/project_main/project_main/src/alarm_hourly_display.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/application_project/gowin_project/project_main_5_23/project_main/project_main/src/alarm_settings.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/application_project/gowin_project/project_main_5_23/project_main/project_main/src/alarm_settings_display.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/application_project/gowin_project/project_main_5_23/project_main/project_main/src/clock_image_display.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/application_project/gowin_project/project_main_5_23/project_main/project_main/src/dht11.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/application_project/gowin_project/project_main_5_23/project_main/project_main/src/digital_clock.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/application_project/gowin_project/project_main_5_23/project_main/project_main/src/digital_clock_display.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/application_project/gowin_project/project_main_5_23/project_main/project_main/src/divider_1s.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/application_project/gowin_project/project_main_5_23/project_main/project_main/src/gowin_rpll/gowin_rpll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/application_project/gowin_project/project_main_5_23/project_main/project_main/src/lcd_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/application_project/gowin_project/project_main_5_23/project_main/project_main/src/mode_display.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/application_project/gowin_project/project_main_5_23/project_main/project_main/src/project_main.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/application_project/gowin_project/project_main_5_23/project_main/project_main/src/temp_humi_display.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/application_project/gowin_project/project_main_5_23/project_main/project_main/src/title_display.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/application_project/gowin_project/project_main_5_23/project_main/project_main/src/uart_decode.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/application_project/gowin_project/project_main_5_23/project_main/project_main/src/uart_rx.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/application_project/gowin_project/project_main_5_23/project_main/project_main/src/uart_top.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "E:/application_project/gowin_project/project_main_5_23/project_main/project_main/impl/temp/rtl_parser.result",
 "Top" : "project_main",
 "VerilogStd" : "sysv",
 "VhdlStd" : "vhdl_93"
}