=====
SETUP
-7.386
14.964
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.434
6.060
SPI_MCP3202/n296_s7
9.009
9.635
SPI_MCP3202/n293_s7
10.946
11.572
SPI_MCP3202/n297_s5
12.382
13.443
SPI_MCP3202/r_DATA_4_s0
14.964
=====
SETUP
-6.096
13.674
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.434
6.060
SPI_MCP3202/n296_s7
9.009
9.635
SPI_MCP3202/n293_s7
10.946
11.572
SPI_MCP3202/n293_s5
12.713
13.338
SPI_MCP3202/r_DATA_8_s0
13.674
=====
SETUP
-6.019
13.597
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.434
6.060
SPI_MCP3202/n290_s6
9.506
10.538
SPI_MCP3202/n290_s5
11.832
12.893
SPI_MCP3202/r_DATA_11_s0
13.597
=====
SETUP
-5.960
13.182
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.434
6.060
SPI_MCP3202/n32_s1
9.521
10.553
SPI_MCP3202/sample_counter_0_s3
12.360
13.182
SPI_MCP3202/sample_counter_0_s1
13.182
=====
SETUP
-5.749
13.327
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.434
6.060
SPI_MCP3202/n296_s7
9.009
9.635
SPI_MCP3202/n294_s7
10.482
11.508
SPI_MCP3202/n295_s8
11.929
12.990
SPI_MCP3202/r_DATA_6_s0
13.327
=====
SETUP
-5.649
13.227
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.434
6.060
SPI_MCP3202/n290_s6
9.506
10.538
SPI_MCP3202/n291_s5
11.832
12.858
SPI_MCP3202/r_DATA_10_s0
13.227
=====
SETUP
-5.127
12.349
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.434
6.060
SPI_MCP3202/n257_s7
9.675
10.707
SPI_MCP3202/r_CS_s12
11.527
12.349
SPI_MCP3202/r_CS_s10
12.349
=====
SETUP
-4.978
12.556
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.434
6.060
SPI_MCP3202/r_STATE_1_s6
9.521
10.620
SPI_MCP3202/r_STATE_1_s3
10.626
11.428
SPI_MCP3202/r_STATE_0_s2
12.556
=====
SETUP
-4.978
12.556
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.434
6.060
SPI_MCP3202/r_STATE_1_s6
9.521
10.620
SPI_MCP3202/r_STATE_1_s3
10.626
11.428
SPI_MCP3202/r_STATE_1_s1
12.556
=====
SETUP
-4.931
12.153
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.434
6.060
SPI_MCP3202/n257_s7
9.675
10.707
SPI_MCP3202/n257_s5
11.527
12.153
SPI_MCP3202/r_MOSI_s1
12.153
=====
SETUP
-4.909
12.487
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.434
6.060
SPI_MCP3202/n296_s7
9.009
9.635
SPI_MCP3202/n294_s7
10.482
11.514
SPI_MCP3202/n294_s5
11.525
12.150
SPI_MCP3202/r_DATA_7_s0
12.487
=====
SETUP
-4.590
11.811
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.434
6.060
SPI_MCP3202/n303_s7
9.675
10.707
SPI_MCP3202/n303_s6
10.712
11.811
SPI_MCP3202/r_STATE_1_s1
11.811
=====
SETUP
-4.535
12.113
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.434
6.060
SPI_MCP3202/n296_s7
9.009
9.635
SPI_MCP3202/n292_s6
10.147
10.969
SPI_MCP3202/n292_s5
10.975
11.777
SPI_MCP3202/r_DATA_9_s0
12.113
=====
SETUP
-4.370
11.591
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.434
6.060
SPI_MCP3202/n304_s7
9.665
10.764
SPI_MCP3202/n304_s6
10.769
11.591
SPI_MCP3202/r_STATE_0_s2
11.591
=====
SETUP
-4.057
11.635
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.434
6.060
SPI_MCP3202/n32_s1
9.521
10.547
SPI_MCP3202/sample_counter_2_s0
11.635
=====
SETUP
-3.772
11.350
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.434
6.060
SPI_MCP3202/n32_s1
9.521
10.547
SPI_MCP3202/sample_counter_4_s0
11.350
=====
SETUP
-3.772
11.350
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.434
6.060
SPI_MCP3202/n32_s1
9.521
10.547
SPI_MCP3202/sample_counter_9_s0
11.350
=====
SETUP
-3.767
11.345
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.434
6.060
SPI_MCP3202/n32_s1
9.521
10.547
SPI_MCP3202/sample_counter_1_s0
11.345
=====
SETUP
-3.767
11.345
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.434
6.060
SPI_MCP3202/n32_s1
9.521
10.547
SPI_MCP3202/sample_counter_5_s0
11.345
=====
SETUP
-3.692
11.270
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.434
6.060
SPI_MCP3202/n32_s1
9.521
10.547
SPI_MCP3202/sample_counter_11_s0
11.270
=====
SETUP
-3.692
11.270
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.434
6.060
SPI_MCP3202/n32_s1
9.521
10.547
SPI_MCP3202/sample_counter_10_s0
11.270
=====
SETUP
-3.689
11.267
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.434
6.060
SPI_MCP3202/n32_s1
9.521
10.547
SPI_MCP3202/sample_counter_3_s0
11.267
=====
SETUP
-3.685
11.263
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.434
6.060
SPI_MCP3202/n32_s1
9.521
10.547
SPI_MCP3202/sample_counter_6_s0
11.263
=====
SETUP
-3.685
11.263
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.434
6.060
SPI_MCP3202/n32_s1
9.521
10.547
SPI_MCP3202/sample_counter_8_s0
11.263
=====
SETUP
-3.590
11.168
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
5.434
6.060
SPI_MCP3202/n296_s7
9.009
9.635
SPI_MCP3202/n298_s5
9.663
10.465
SPI_MCP3202/r_DATA_3_s0
11.168
=====
HOLD
-0.685
0.374
1.059
n407_s0
0.002
0.374
clk_audio_w_s0
0.374
=====
HOLD
-0.382
1.945
2.327
clk_ibuf
0.000
0.844
pwr_on_r_s0
1.029
1.362
gromtick_0_s0
1.945
=====
HOLD
-0.382
1.945
2.327
clk_ibuf
0.000
0.844
pwr_on_r_s0
1.029
1.362
gromtick_1_s0
1.945
=====
HOLD
-0.382
1.945
2.327
clk_ibuf
0.000
0.844
pwr_on_r_s0
1.029
1.362
gromtick_2_s0
1.945
=====
HOLD
0.029
1.088
1.059
sample_7_s0
0.185
0.518
audio_sample_word0[1]_7_s0
1.088
=====
HOLD
0.032
1.091
1.059
cswn_108_r_s0
0.185
0.518
cs_latch_0_s0
1.091
=====
HOLD
0.032
1.091
1.059
csrn_108_r_s0
0.185
0.518
cs_latch_1_s0
1.091
=====
HOLD
0.253
1.312
1.059
csrn_108_r_s0
0.185
0.518
n187_s1
0.756
1.312
CpuReq_s0
1.312
=====
HOLD
0.265
1.324
1.059
sample_8_s0
0.185
0.518
audio_sample_word0[1]_8_s0
1.324
=====
HOLD
0.286
1.362
1.076
clk_ibuf
0.000
0.844
u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1
1.029
1.362
u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s
1.362
=====
HOLD
0.286
1.362
1.076
clk_ibuf
0.000
0.844
u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0
1.029
1.362
u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s
1.362
=====
HOLD
0.286
1.362
1.076
clk_ibuf
0.000
0.844
u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0
1.029
1.362
u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s
1.362
=====
HOLD
0.405
1.594
1.189
clk_ibuf
0.000
0.844
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/iadr_3_s0
1.029
1.362
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s
1.594
=====
HOLD
0.414
1.473
1.059
sample_4_s0
0.185
0.518
audio_sample_word0[1]_4_s0
1.473
=====
HOLD
0.414
1.473
1.059
sample_6_s0
0.185
0.518
audio_sample_word0[1]_6_s0
1.473
=====
HOLD
0.414
1.473
1.059
sample_9_s0
0.185
0.518
audio_sample_word0[1]_9_s0
1.473
=====
HOLD
0.414
1.473
1.059
sample_10_s0
0.185
0.518
audio_sample_word0[1]_10_s0
1.473
=====
HOLD
0.414
1.473
1.059
sample_11_s0
0.185
0.518
audio_sample_word0[1]_11_s0
1.473
=====
HOLD
0.414
1.473
1.059
sample_12_s0
0.185
0.518
audio_sample_word0[1]_12_s0
1.473
=====
HOLD
0.424
1.483
1.059
csrn_108_r_s0
0.185
0.518
CpuDbo_7_s4
0.757
1.483
io_state_r_s5
1.483
=====
HOLD
0.428
1.487
1.059
cswn_108_r_s0
0.185
0.518
n188_s1
0.763
1.487
CpuWrt_s0
1.487
=====
HOLD
0.433
1.492
1.059
sample_13_s0
0.185
0.518
audio_sample_word0[1]_13_s0
1.492
=====
HOLD
0.550
1.594
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMPATTERN_IN_5_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_2_s
1.594
=====
HOLD
0.550
1.594
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_1_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s
1.594
=====
HOLD
0.550
1.594
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_0_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_0_s
1.594
