<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="blinky_bd_divider_0_0_synth_1" LaunchDir="C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab02/Lab2-2/vivado_prj/vivado_prj.runs/blinky_bd_divider_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blinky_bd_blinky_0_0_synth_1" LaunchDir="C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab02/Lab2-2/vivado_prj/vivado_prj.runs/blinky_bd_blinky_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab02/Lab2-2/vivado_prj/vivado_prj.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="blinky_bd_divider_0_0_synth_1"/>
		<Parent Id="blinky_bd_blinky_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab02/Lab2-2/vivado_prj/vivado_prj.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="blinky_bd_divider_0_0_synth_1"/>
		<Parent Id="blinky_bd_blinky_0_0_synth_1"/>
	</Run>
</Runs>

