// Seed: 2462026592
module module_0 (
    inout id_0,
    input int id_1,
    input id_2,
    input id_3,
    output id_4,
    input id_5,
    output id_6
    , id_11,
    output logic id_7,
    output id_8
    , id_12,
    input logic id_9,
    input id_10
);
  logic id_13 = id_12, id_14;
  logic id_15;
  assign id_7 = id_5;
  assign id_6 = 1;
  logic id_16;
  assign id_4 = 1 & 1;
  assign id_8 = id_5;
  type_22 id_17 (
      1,
      1 ^ id_4,
      1 ^ 1
  );
endmodule
`timescale 1 ps / 1ps
module module_1 (
    id_1
);
  inout id_1;
  logic id_11, id_12;
  logic id_13, id_14;
  assign id_0.id_1 = id_3;
  logic id_15;
  assign id_7  = id_13;
  assign id_13 = 1;
endmodule
`default_nettype id_11
`define pp_12 0
