cocci_test_suite() {
	dma_cookie_t cocci_id/* drivers/mtd/spi-nor/cadence-quadspi.c 972 */;
	struct dma_async_tx_descriptor *cocci_id/* drivers/mtd/spi-nor/cadence-quadspi.c 971 */;
	dma_addr_t cocci_id/* drivers/mtd/spi-nor/cadence-quadspi.c 969 */;
	enum dma_ctrl_flags cocci_id/* drivers/mtd/spi-nor/cadence-quadspi.c 968 */;
	loff_t cocci_id/* drivers/mtd/spi-nor/cadence-quadspi.c 964 */;
	u_char *cocci_id/* drivers/mtd/spi-nor/cadence-quadspi.c 963 */;
	const u_char *cocci_id/* drivers/mtd/spi-nor/cadence-quadspi.c 930 */;
	struct cqspi_driver_platdata {
		u32 hwcaps_mask;
		u8 quirks;
	} cocci_id/* drivers/mtd/spi-nor/cadence-quadspi.c 93 */;
	const int cocci_id/* drivers/mtd/spi-nor/cadence-quadspi.c 897 */;
	bool cocci_id/* drivers/mtd/spi-nor/cadence-quadspi.c 847 */;
	const bool cocci_id/* drivers/mtd/spi-nor/cadence-quadspi.c 825 */;
	const unsigned int cocci_id/* drivers/mtd/spi-nor/cadence-quadspi.c 765 */;
	unsigned int cocci_id/* drivers/mtd/spi-nor/cadence-quadspi.c 765 */;
	void __iomem *cocci_id/* drivers/mtd/spi-nor/cadence-quadspi.c 713 */;
	struct cqspi_st *cocci_id/* drivers/mtd/spi-nor/cadence-quadspi.c 712 */;
	void cocci_id/* drivers/mtd/spi-nor/cadence-quadspi.c 709 */;
	struct cqspi_st {
		struct platform_device *pdev;
		struct clk *clk;
		unsigned int sclk;
		void __iomem *iobase;
		void __iomem *ahb_base;
		resource_size_t ahb_size;
		struct completion transfer_complete;
		struct mutex bus_mutex;
		struct dma_chan *rx_chan;
		struct completion rx_dma_complete;
		dma_addr_t mmap_phys_base;
		int current_cs;
		int current_page_size;
		int current_erase_size;
		int current_addr_width;
		unsigned long master_ref_clk_hz;
		bool is_decoded_cs;
		u32 fifo_depth;
		u32 fifo_width;
		bool rclk_en;
		u32 trigger_address;
		u32 wr_delay;
		struct cqspi_flash_pdata f_pdata[CQSPI_MAX_CHIPSELECT];
	} cocci_id/* drivers/mtd/spi-nor/cadence-quadspi.c 63 */;
	const size_t cocci_id/* drivers/mtd/spi-nor/cadence-quadspi.c 505 */;
	struct cqspi_flash_pdata {
		struct spi_nor nor;
		struct cqspi_st *cqspi;
		u32 clk_rate;
		u32 read_delay;
		u32 tshsl_ns;
		u32 tsd2d_ns;
		u32 tchsh_ns;
		u32 tslch_ns;
		u8 inst_width;
		u8 addr_width;
		u8 data_width;
		u8 cs;
		bool registered;
		bool use_direct_mode;
	} cocci_id/* drivers/mtd/spi-nor/cadence-quadspi.c 46 */;
	struct cqspi_st cocci_id/* drivers/mtd/spi-nor/cadence-quadspi.c 44 */;
	const u8 *cocci_id/* drivers/mtd/spi-nor/cadence-quadspi.c 407 */;
	const u8 cocci_id/* drivers/mtd/spi-nor/cadence-quadspi.c 406 */;
	u8 *cocci_id/* drivers/mtd/spi-nor/cadence-quadspi.c 358 */;
	size_t cocci_id/* drivers/mtd/spi-nor/cadence-quadspi.c 358 */;
	u8 cocci_id/* drivers/mtd/spi-nor/cadence-quadspi.c 357 */;
	int cocci_id/* drivers/mtd/spi-nor/cadence-quadspi.c 357 */;
	unsigned long cocci_id/* drivers/mtd/spi-nor/cadence-quadspi.c 304 */;
	u32 cocci_id/* drivers/mtd/spi-nor/cadence-quadspi.c 291 */;
	struct cqspi_flash_pdata *cocci_id/* drivers/mtd/spi-nor/cadence-quadspi.c 290 */;
	struct spi_nor *cocci_id/* drivers/mtd/spi-nor/cadence-quadspi.c 288 */;
	irqreturn_t cocci_id/* drivers/mtd/spi-nor/cadence-quadspi.c 269 */;
	void *cocci_id/* drivers/mtd/spi-nor/cadence-quadspi.c 269 */;
	const u32 cocci_id/* drivers/mtd/spi-nor/cadence-quadspi.c 245 */;
	struct platform_driver cocci_id/* drivers/mtd/spi-nor/cadence-quadspi.c 1524 */;
	const struct of_device_id cocci_id/* drivers/mtd/spi-nor/cadence-quadspi.c 1506 */[];
	const struct cqspi_driver_platdata cocci_id/* drivers/mtd/spi-nor/cadence-quadspi.c 1501 */;
	const struct dev_pm_ops cocci_id/* drivers/mtd/spi-nor/cadence-quadspi.c 1482 */;
	const struct cqspi_driver_platdata *cocci_id/* drivers/mtd/spi-nor/cadence-quadspi.c 1325 */;
	struct reset_control *cocci_id/* drivers/mtd/spi-nor/cadence-quadspi.c 1324 */;
	struct resource *cocci_id/* drivers/mtd/spi-nor/cadence-quadspi.c 1322 */;
	struct device *cocci_id/* drivers/mtd/spi-nor/cadence-quadspi.c 1320 */;
	struct mtd_info *cocci_id/* drivers/mtd/spi-nor/cadence-quadspi.c 1238 */;
	struct spi_nor_hwcaps cocci_id/* drivers/mtd/spi-nor/cadence-quadspi.c 1235 */;
	const struct spi_nor_controller_ops cocci_id/* drivers/mtd/spi-nor/cadence-quadspi.c 1220 */;
	dma_cap_mask_t cocci_id/* drivers/mtd/spi-nor/cadence-quadspi.c 1207 */;
	struct device_node *cocci_id/* drivers/mtd/spi-nor/cadence-quadspi.c 1108 */;
	struct platform_device *cocci_id/* drivers/mtd/spi-nor/cadence-quadspi.c 1106 */;
	enum spi_nor_ops cocci_id/* drivers/mtd/spi-nor/cadence-quadspi.c 1065 */;
	ssize_t cocci_id/* drivers/mtd/spi-nor/cadence-quadspi.c 1020 */;
}
