Protel Design System Design Rule Check
PCB File : D:\Documents\University\Superbot\Superbot\Electrical\SuperBot_Pcb.PcbDoc
Date     : 2/03/2018
Time     : 3:37:48 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.2mm) (All),(All)
   Violation between Clearance Constraint: (0.148mm < 0.2mm) Between Track (74.6mm,75.3mm)(74.6mm,76.1mm) on Top Layer And Pad MPU1-24(74.2mm,75.35mm) on Top Layer 
   Violation between Clearance Constraint: (0.148mm < 0.2mm) Between Track (74.2mm,75.35mm)(74.2mm,76.1mm) on Top Layer And Pad MPU1-23(74.6mm,75.3mm) on Top Layer 
   Violation between Clearance Constraint: (0.148mm < 0.2mm) Between Track (75mm,75.3mm)(75mm,76.1mm) on Top Layer And Pad MPU1-23(74.6mm,75.3mm) on Top Layer 
   Violation between Clearance Constraint: (0.148mm < 0.2mm) Between Track (74.6mm,75.3mm)(74.6mm,76.1mm) on Top Layer And Pad MPU1-22(75mm,75.3mm) on Top Layer 
   Violation between Clearance Constraint: (0.148mm < 0.2mm) Between Track (75.4mm,75.3mm)(75.4mm,76.1mm) on Top Layer And Pad MPU1-22(75mm,75.3mm) on Top Layer 
   Violation between Clearance Constraint: (0.148mm < 0.2mm) Between Track (75mm,75.3mm)(75mm,76.1mm) on Top Layer And Pad MPU1-21(75.4mm,75.3mm) on Top Layer 
   Violation between Clearance Constraint: (0.148mm < 0.2mm) Between Track (75.8mm,75.3mm)(75.8mm,76.1mm) on Top Layer And Pad MPU1-21(75.4mm,75.3mm) on Top Layer 
   Violation between Clearance Constraint: (0.148mm < 0.2mm) Between Track (75.4mm,75.3mm)(75.4mm,76.1mm) on Top Layer And Pad MPU1-20(75.8mm,75.3mm) on Top Layer 
   Violation between Clearance Constraint: (0.148mm < 0.2mm) Between Track (75.8mm,75.3mm)(75.8mm,76.1mm) on Top Layer And Pad MPU1-19(76.2mm,75.35mm) on Top Layer 
   Violation between Clearance Constraint: (0.148mm < 0.2mm) Between Track (76.75mm,74.8mm)(78.1mm,74.8mm) on Top Layer And Pad MPU1-17(76.7mm,74.4mm) on Top Layer 
   Violation between Clearance Constraint: (0.155mm < 0.2mm) Between Track (75.4mm,71.6mm)(75.4mm,72mm) on Top Layer And Pad MPU1-11(75.8mm,72.3mm) on Top Layer 
   Violation between Clearance Constraint: (0.148mm < 0.2mm) Between Track (75mm,71.1mm)(75mm,72.3mm) on Top Layer And Pad MPU1-10(75.4mm,72.3mm) on Top Layer 
   Violation between Clearance Constraint: (0.148mm < 0.2mm) Between Track (74.6mm,71.7mm)(74.6mm,72.3mm) on Top Layer And Pad MPU1-9(75mm,72.3mm) on Top Layer 
   Violation between Clearance Constraint: (0.155mm < 0.2mm) Between Track (75.4mm,71.6mm)(75.4mm,72mm) on Top Layer And Pad MPU1-9(75mm,72.3mm) on Top Layer 
   Violation between Clearance Constraint: (0.148mm < 0.2mm) Between Track (75mm,71.1mm)(75mm,72.3mm) on Top Layer And Pad MPU1-8(74.6mm,72.3mm) on Top Layer 
   Violation between Clearance Constraint: (0.148mm < 0.2mm) Between Track (74.6mm,71.7mm)(74.6mm,72.3mm) on Top Layer And Pad MPU1-7(74.2mm,72.25mm) on Top Layer 
   Violation between Clearance Constraint: (0.172mm < 0.2mm) Between Track (71.898mm,74.732mm)(73.543mm,74.828mm) on Top Layer And Pad MPU1-2(73.7mm,74.4mm) on Top Layer 
Rule Violations :17

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
   Violation between Short-Circuit Constraint: Between Track (75.4mm,75.3mm)(75.4mm,76.1mm) on Top Layer And Pad MPU1-21(75.4mm,75.3mm) on Top Layer Location : [X = 75.4mm][Y = 75.411mm]
Rule Violations :1

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=1mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad M3-17(103.075mm,49.941mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad M3-16(81.425mm,37.441mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad M2-16(39.034mm,86.23mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad M2-17(39.034mm,61.23mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad M1-17(83mm,111mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad M1-16(104.651mm,98.5mm) on Multi-Layer Actual Hole Size = 3mm
Rule Violations :6

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.128mm < 0.254mm) Between Pad USB1-5(68.011mm,111.925mm) on Top Layer And Pad USB1-6(66.985mm,111.303mm) on Multi-Layer [Top Solder] Mask Sliver [0.128mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.128mm < 0.254mm) Between Pad USB1-1(70.263mm,113.225mm) on Top Layer And Pad USB1-6(71.315mm,113.803mm) on Multi-Layer [Top Solder] Mask Sliver [0.128mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Pad MPU1-1(73.65mm,74.8mm) on Top Layer And Pad MPU1-24(74.2mm,75.35mm) on Top Layer [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Pad MPU1-18(76.75mm,74.8mm) on Top Layer And Pad MPU1-19(76.2mm,75.35mm) on Top Layer [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Pad MPU1-12(76.2mm,72.25mm) on Top Layer And Pad MPU1-13(76.75mm,72.8mm) on Top Layer [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.077mm < 0.254mm) Between Pad MPU1-6(73.65mm,72.8mm) on Top Layer And Pad MPU1-7(74.2mm,72.25mm) on Top Layer [Top Solder] Mask Sliver [0.077mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad RGB1-3(111.206mm,93.316mm) on Top Layer And Pad RGB1-4(112.419mm,94.016mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad RGB1-1(110.994mm,96.484mm) on Top Layer And Pad RGB1-2(109.781mm,95.784mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad RGB2-3(109.881mm,53.316mm) on Top Layer And Pad RGB2-4(111.094mm,52.616mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad RGB2-1(112.519mm,55.084mm) on Top Layer And Pad RGB2-2(111.306mm,55.784mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad RGB3-3(73.979mm,34.882mm) on Top Layer And Pad RGB3-4(72.766mm,35.582mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad RGB3-1(71.341mm,33.114mm) on Top Layer And Pad RGB3-2(72.554mm,32.414mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad RGB4-3(40.516mm,53.019mm) on Top Layer And Pad RGB4-4(39.816mm,51.806mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad RGB4-1(42.284mm,50.381mm) on Top Layer And Pad RGB4-2(42.984mm,51.594mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad LRG2-2(109.7mm,74.525mm) on Top Layer And Pad LRG2-1(110.35mm,74.525mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad LRG2-3(109.05mm,74.525mm) on Top Layer And Pad LRG2-2(109.7mm,74.525mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad MUX1-23(96.12mm,74.375mm) on Top Layer And Pad MUX1-24(96.12mm,73.725mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad MUX1-22(96.12mm,75.025mm) on Top Layer And Pad MUX1-23(96.12mm,74.375mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad MUX1-21(96.12mm,75.675mm) on Top Layer And Pad MUX1-22(96.12mm,75.025mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad MUX1-20(96.12mm,76.325mm) on Top Layer And Pad MUX1-21(96.12mm,75.675mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad MUX1-19(96.12mm,76.975mm) on Top Layer And Pad MUX1-20(96.12mm,76.325mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad MUX1-18(96.12mm,77.625mm) on Top Layer And Pad MUX1-19(96.12mm,76.975mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad MUX1-17(96.12mm,78.275mm) on Top Layer And Pad MUX1-18(96.12mm,77.625mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad MUX1-16(96.12mm,78.925mm) on Top Layer And Pad MUX1-17(96.12mm,78.275mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad MUX1-15(96.12mm,79.575mm) on Top Layer And Pad MUX1-16(96.12mm,78.925mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad MUX1-14(96.12mm,80.225mm) on Top Layer And Pad MUX1-15(96.12mm,79.575mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad MUX1-13(96.12mm,80.875mm) on Top Layer And Pad MUX1-14(96.12mm,80.225mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad MUX1-11(103.08mm,80.225mm) on Top Layer And Pad MUX1-12(103.08mm,80.875mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad MUX1-10(103.08mm,79.575mm) on Top Layer And Pad MUX1-11(103.08mm,80.225mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad MUX1-9(103.08mm,78.925mm) on Top Layer And Pad MUX1-10(103.08mm,79.575mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad MUX1-8(103.08mm,78.275mm) on Top Layer And Pad MUX1-9(103.08mm,78.925mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad MUX1-7(103.08mm,77.625mm) on Top Layer And Pad MUX1-8(103.08mm,78.275mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad MUX1-6(103.08mm,76.975mm) on Top Layer And Pad MUX1-7(103.08mm,77.625mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad MUX1-5(103.08mm,76.325mm) on Top Layer And Pad MUX1-6(103.08mm,76.975mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad MUX1-4(103.08mm,75.675mm) on Top Layer And Pad MUX1-5(103.08mm,76.325mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad MUX1-3(103.08mm,75.025mm) on Top Layer And Pad MUX1-4(103.08mm,75.675mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad MUX1-2(103.08mm,74.375mm) on Top Layer And Pad MUX1-3(103.08mm,75.025mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad MUX1-1(103.08mm,73.725mm) on Top Layer And Pad MUX1-2(103.08mm,74.375mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.117mm < 0.254mm) Between Pad USB1-4(68.574mm,112.25mm) on Top Layer And Pad USB1-5(68.011mm,111.925mm) on Top Layer [Top Solder] Mask Sliver [0.117mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.117mm < 0.254mm) Between Pad USB1-3(69.137mm,112.575mm) on Top Layer And Pad USB1-4(68.574mm,112.25mm) on Top Layer [Top Solder] Mask Sliver [0.117mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.117mm < 0.254mm) Between Pad USB1-2(69.7mm,112.9mm) on Top Layer And Pad USB1-3(69.137mm,112.575mm) on Top Layer [Top Solder] Mask Sliver [0.117mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.117mm < 0.254mm) Between Pad USB1-1(70.263mm,113.225mm) on Top Layer And Pad USB1-2(69.7mm,112.9mm) on Top Layer [Top Solder] Mask Sliver [0.117mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad UART1-27(74.014mm,109.229mm) on Top Layer And Pad UART1-28(73.764mm,109.662mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.183mm < 0.254mm) Between Pad UART1-1(72.637mm,109.964mm) on Top Layer And Pad UART1-28(73.764mm,109.662mm) on Top Layer [Top Solder] Mask Sliver [0.183mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad UART1-26(74.264mm,108.796mm) on Top Layer And Pad UART1-27(74.014mm,109.229mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad UART1-25(74.514mm,108.362mm) on Top Layer And Pad UART1-26(74.264mm,108.796mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad UART1-24(74.764mm,107.929mm) on Top Layer And Pad UART1-25(74.514mm,108.362mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad UART1-23(75.014mm,107.496mm) on Top Layer And Pad UART1-24(74.764mm,107.929mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad UART1-22(75.264mm,107.063mm) on Top Layer And Pad UART1-23(75.014mm,107.496mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.183mm < 0.254mm) Between Pad UART1-21(74.962mm,105.936mm) on Top Layer And Pad UART1-22(75.264mm,107.063mm) on Top Layer [Top Solder] Mask Sliver [0.183mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad UART1-20(74.529mm,105.686mm) on Top Layer And Pad UART1-21(74.962mm,105.936mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad UART1-19(74.096mm,105.436mm) on Top Layer And Pad UART1-20(74.529mm,105.686mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.225mm < 0.254mm) Between Via (73.9mm,106.8mm) from Top Layer to Bottom Layer And Pad UART1-20(74.529mm,105.686mm) on Top Layer [Top Solder] Mask Sliver [0.225mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad UART1-18(73.663mm,105.186mm) on Top Layer And Pad UART1-19(74.096mm,105.436mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad UART1-17(73.229mm,104.936mm) on Top Layer And Pad UART1-18(73.663mm,105.186mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad UART1-16(72.796mm,104.686mm) on Top Layer And Pad UART1-17(73.229mm,104.936mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad UART1-15(72.363mm,104.436mm) on Top Layer And Pad UART1-16(72.796mm,104.686mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.21mm < 0.254mm) Between Via (72.2mm,105.8mm) from Top Layer to Bottom Layer And Pad UART1-16(72.796mm,104.686mm) on Top Layer [Top Solder] Mask Sliver [0.21mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.183mm < 0.254mm) Between Pad UART1-14(71.236mm,104.738mm) on Top Layer And Pad UART1-15(72.363mm,104.436mm) on Top Layer [Top Solder] Mask Sliver [0.183mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad UART1-13(70.986mm,105.171mm) on Top Layer And Pad UART1-14(71.236mm,104.738mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad UART1-12(70.736mm,105.604mm) on Top Layer And Pad UART1-13(70.986mm,105.171mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad UART1-11(70.486mm,106.037mm) on Top Layer And Pad UART1-12(70.736mm,105.604mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad UART1-10(70.236mm,106.471mm) on Top Layer And Pad UART1-11(70.486mm,106.037mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad UART1-9(69.986mm,106.904mm) on Top Layer And Pad UART1-10(70.236mm,106.471mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad UART1-8(69.736mm,107.337mm) on Top Layer And Pad UART1-9(69.986mm,106.904mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.183mm < 0.254mm) Between Pad UART1-7(70.038mm,108.464mm) on Top Layer And Pad UART1-8(69.736mm,107.337mm) on Top Layer [Top Solder] Mask Sliver [0.183mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad UART1-6(70.471mm,108.714mm) on Top Layer And Pad UART1-7(70.038mm,108.464mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad UART1-5(70.904mm,108.964mm) on Top Layer And Pad UART1-6(70.471mm,108.714mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Via (71.2mm,107.7mm) from Top Layer to Bottom Layer And Pad UART1-6(70.471mm,108.714mm) on Top Layer [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad UART1-4(71.338mm,109.214mm) on Top Layer And Pad UART1-5(70.904mm,108.964mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad UART1-3(71.771mm,109.464mm) on Top Layer And Pad UART1-4(71.338mm,109.214mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad UART1-2(72.204mm,109.714mm) on Top Layer And Pad UART1-3(71.771mm,109.464mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad UART1-1(72.637mm,109.964mm) on Top Layer And Pad UART1-2(72.204mm,109.714mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.21mm < 0.254mm) Between Via (72.8mm,108.6mm) from Top Layer to Bottom Layer And Pad UART1-2(72.204mm,109.714mm) on Top Layer [Top Solder] Mask Sliver [0.21mm]
Rule Violations :74

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Arc (110.38mm,94.946mm) on Top Overlay And Pad RGB1-1(110.994mm,96.484mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (110.38mm,94.946mm) on Top Overlay And Pad RGB1-2(109.781mm,95.784mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (110.38mm,94.946mm) on Top Overlay And Pad RGB1-3(111.206mm,93.316mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Arc (110.88mm,54.846mm) on Top Overlay And Pad RGB2-1(112.519mm,55.084mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (110.88mm,54.846mm) on Top Overlay And Pad RGB2-2(111.306mm,55.784mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (110.88mm,54.846mm) on Top Overlay And Pad RGB2-3(109.881mm,53.316mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Arc (72.979mm,33.352mm) on Top Overlay And Pad RGB3-1(71.341mm,33.114mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (72.979mm,33.352mm) on Top Overlay And Pad RGB3-2(72.554mm,32.414mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (72.979mm,33.352mm) on Top Overlay And Pad RGB3-3(73.979mm,34.882mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (42.046mm,52.02mm) on Top Overlay And Pad RGB4-2(42.984mm,51.594mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (42.046mm,52.02mm) on Top Overlay And Pad RGB4-3(40.516mm,53.019mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Arc (42.046mm,52.02mm) on Top Overlay And Pad RGB4-1(42.284mm,50.381mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (111.1mm,74.525mm) on Top Overlay And Pad C19-1(112mm,74.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (76.542mm,114.914mm) on Top Overlay And Pad DA1-1(75.85mm,114.514mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (107.998mm,75.271mm)(109.398mm,75.271mm) on Bottom Overlay And Pad US1-1(106.9mm,75.18mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (107.998mm,75.271mm)(107.998mm,74.471mm) on Bottom Overlay And Pad US1-1(106.9mm,75.18mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (107.998mm,72.671mm)(109.398mm,72.671mm) on Bottom Overlay And Pad US1-2(106.9mm,72.64mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Track (107.998mm,72.671mm)(107.998mm,73.471mm) on Bottom Overlay And Pad US1-2(106.9mm,72.64mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "R45" (109.298mm,71.771mm) on Bottom Overlay And Pad US1-2(106.9mm,72.64mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Track (63.133mm,113.576mm)(64.327mm,111.508mm) on Top Overlay And Pad USB1-6(64.768mm,113.142mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Track (71.272mm,118.275mm)(72.466mm,116.207mm) on Top Overlay And Pad USB1-6(70.831mm,116.642mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (66.351mm,109.832mm)(72.906mm,113.616mm) on Top Overlay And Pad USB1-6(66.985mm,111.303mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Track (66.351mm,109.832mm)(72.906mm,113.616mm) on Top Overlay And Pad USB1-6(71.315mm,113.803mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Track (76.29mm,66.255mm)(76.522mm,67.123mm) on Top Overlay And Pad M3-1(77.707mm,66.34mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Track (76.925mm,65.155mm)(77.792mm,64.923mm) on Top Overlay And Pad M3-1(77.707mm,66.34mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Track (64.65mm,75.635mm)(65.285mm,76.27mm) on Top Overlay And Pad M2-1(65.92mm,75mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Track (66.555mm,76.27mm)(67.19mm,75.635mm) on Top Overlay And Pad M2-1(65.92mm,75mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.254mm) Between Text "M1" (78.8mm,83.4mm) on Top Overlay And Pad M1-2(79.282mm,82.101mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Track (82.667mm,81.613mm)(82.9mm,80.746mm) on Top Overlay And Pad M1-1(81.482mm,80.831mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Track (81.397mm,79.414mm)(82.265mm,79.646mm) on Top Overlay And Pad M1-1(81.482mm,80.831mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (63.784mm,47.145mm)(73.57mm,41.495mm) on Top Overlay And Pad SW1-(64.41mm,45.629mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (63.784mm,47.145mm)(73.57mm,41.495mm) on Top Overlay And Pad SW1-4(66.609mm,44.359mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (63.784mm,47.145mm)(73.57mm,41.495mm) on Top Overlay And Pad SW1-(68.809mm,43.089mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (63.784mm,47.145mm)(73.57mm,41.495mm) on Top Overlay And Pad SW1-1(71.009mm,41.819mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.334mm,44.518mm)(68.82mm,33.268mm) on Top Overlay And Pad SW1-2(67.199mm,35.22mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.334mm,44.518mm)(68.82mm,33.268mm) on Top Overlay And Pad SW1-3(64.999mm,36.49mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.334mm,44.518mm)(68.82mm,33.268mm) on Top Overlay And Pad SW1-5(62.799mm,37.76mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.334mm,44.518mm)(68.82mm,33.268mm) on Top Overlay And Pad SW1-6(60.6mm,39.03mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.334mm,44.518mm)(68.82mm,33.268mm) on Top Overlay And Pad SW1-8(58.4mm,40.3mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.334mm,44.518mm)(68.82mm,33.268mm) on Top Overlay And Pad SW1-9(56.2mm,41.57mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (54.084mm,52.745mm)(63.784mm,47.145mm) on Top Overlay And Pad SW1-7(62.21mm,46.899mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (54.084mm,52.745mm)(63.784mm,47.145mm) on Top Overlay And Pad SW1-(60.01mm,48.169mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (54.084mm,52.745mm)(63.784mm,47.145mm) on Top Overlay And Pad SW1-10(57.811mm,49.439mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.334mm,44.518mm)(68.82mm,33.268mm) on Top Overlay And Pad SW1-11(54.001mm,42.84mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (49.334mm,44.518mm)(68.82mm,33.268mm) on Top Overlay And Pad SW1-12(51.801mm,44.11mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (54.084mm,52.745mm)(63.784mm,47.145mm) on Top Overlay And Pad SW1-(55.611mm,50.709mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (54.54mm,53.304mm)(64.326mm,47.654mm) on Top Overlay And Pad SW2-(63.7mm,49.17mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (54.54mm,53.304mm)(64.326mm,47.654mm) on Top Overlay And Pad SW2-4(61.501mm,50.44mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (54.54mm,53.304mm)(64.326mm,47.654mm) on Top Overlay And Pad SW2-(59.301mm,51.71mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (54.54mm,53.304mm)(64.326mm,47.654mm) on Top Overlay And Pad SW2-1(57.101mm,52.98mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (59.29mm,61.531mm)(78.776mm,50.281mm) on Top Overlay And Pad SW2-2(60.911mm,59.579mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (59.29mm,61.531mm)(78.776mm,50.281mm) on Top Overlay And Pad SW2-3(63.111mm,58.309mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (59.29mm,61.531mm)(78.776mm,50.281mm) on Top Overlay And Pad SW2-5(65.311mm,57.039mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (59.29mm,61.531mm)(78.776mm,50.281mm) on Top Overlay And Pad SW2-6(67.51mm,55.769mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (59.29mm,61.531mm)(78.776mm,50.281mm) on Top Overlay And Pad SW2-8(69.71mm,54.499mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (59.29mm,61.531mm)(78.776mm,50.281mm) on Top Overlay And Pad SW2-9(71.91mm,53.229mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (64.326mm,47.654mm)(74.026mm,42.054mm) on Top Overlay And Pad SW2-7(65.9mm,47.9mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (64.326mm,47.654mm)(74.026mm,42.054mm) on Top Overlay And Pad SW2-(68.1mm,46.63mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (64.326mm,47.654mm)(74.026mm,42.054mm) on Top Overlay And Pad SW2-10(70.299mm,45.36mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (59.29mm,61.531mm)(78.776mm,50.281mm) on Top Overlay And Pad SW2-11(74.109mm,51.959mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (59.29mm,61.531mm)(78.776mm,50.281mm) on Top Overlay And Pad SW2-12(76.309mm,50.689mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Track (64.326mm,47.654mm)(74.026mm,42.054mm) on Top Overlay And Pad SW2-(72.499mm,44.09mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (49.656mm,49.383mm)(50.056mm,50.076mm) on Top Overlay And Pad R55-1(49.125mm,49.863mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (48.444mm,50.083mm)(48.844mm,50.776mm) on Top Overlay And Pad R55-1(49.125mm,49.863mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (48.844mm,50.776mm)(50.056mm,50.076mm) on Top Overlay And Pad R55-1(49.125mm,49.863mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (47.544mm,48.524mm)(47.944mm,49.217mm) on Top Overlay And Pad R55-2(48.475mm,48.737mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (48.756mm,47.824mm)(49.156mm,48.517mm) on Top Overlay And Pad R55-2(48.475mm,48.737mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (47.544mm,48.524mm)(48.756mm,47.824mm) on Top Overlay And Pad R55-2(48.475mm,48.737mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (50.218mm,55.25mm)(51.618mm,57.675mm) on Top Overlay And Pad C25-1(49.9mm,56.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (48.832mm,56.05mm)(50.218mm,55.25mm) on Top Overlay And Pad C25-1(49.9mm,56.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (48.832mm,56.05mm)(50.232mm,58.475mm) on Top Overlay And Pad C25-1(49.9mm,56.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (50.232mm,58.475mm)(51.618mm,57.675mm) on Top Overlay And Pad C25-2(50.55mm,57.426mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (50.218mm,55.25mm)(51.618mm,57.675mm) on Top Overlay And Pad C25-2(50.55mm,57.426mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (48.832mm,56.05mm)(50.232mm,58.475mm) on Top Overlay And Pad C25-2(50.55mm,57.426mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (51.544mm,56.683mm)(51.944mm,57.376mm) on Top Overlay And Pad R54-1(52.225mm,56.463mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (52.756mm,55.983mm)(53.156mm,56.676mm) on Top Overlay And Pad R54-1(52.225mm,56.463mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (51.944mm,57.376mm)(53.156mm,56.676mm) on Top Overlay And Pad R54-1(52.225mm,56.463mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (51.856mm,54.424mm)(52.256mm,55.117mm) on Top Overlay And Pad R54-2(51.575mm,55.337mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (50.644mm,55.124mm)(51.044mm,55.817mm) on Top Overlay And Pad R54-2(51.575mm,55.337mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (50.644mm,55.124mm)(51.856mm,54.424mm) on Top Overlay And Pad R54-2(51.575mm,55.337mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (53.944mm,59.483mm)(54.344mm,60.176mm) on Top Overlay And Pad R57-1(54.625mm,59.263mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (55.156mm,58.783mm)(55.556mm,59.476mm) on Top Overlay And Pad R57-1(54.625mm,59.263mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (54.344mm,60.176mm)(55.556mm,59.476mm) on Top Overlay And Pad R57-1(54.625mm,59.263mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (54.256mm,57.224mm)(54.656mm,57.917mm) on Top Overlay And Pad R57-2(53.975mm,58.137mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (53.044mm,57.924mm)(54.256mm,57.224mm) on Top Overlay And Pad R57-2(53.975mm,58.137mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (53.044mm,57.924mm)(53.444mm,58.617mm) on Top Overlay And Pad R57-2(53.975mm,58.137mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (55.444mm,58.583mm)(55.844mm,59.276mm) on Top Overlay And Pad R56-1(56.125mm,58.363mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (56.656mm,57.883mm)(57.056mm,58.576mm) on Top Overlay And Pad R56-1(56.125mm,58.363mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (55.844mm,59.276mm)(57.056mm,58.576mm) on Top Overlay And Pad R56-1(56.125mm,58.363mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (55.756mm,56.324mm)(56.156mm,57.017mm) on Top Overlay And Pad R56-2(55.475mm,57.237mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (54.544mm,57.024mm)(54.944mm,57.717mm) on Top Overlay And Pad R56-2(55.475mm,57.237mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (54.544mm,57.024mm)(55.756mm,56.324mm) on Top Overlay And Pad R56-2(55.475mm,57.237mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (111.2mm,74mm)(111.2mm,76.8mm) on Top Overlay And Pad C19-1(112mm,74.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (112.8mm,74mm)(112.8mm,76.8mm) on Top Overlay And Pad C19-1(112mm,74.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (111.2mm,74mm)(112.8mm,74mm) on Top Overlay And Pad C19-1(112mm,74.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (111.2mm,74mm)(111.2mm,76.8mm) on Top Overlay And Pad C19-2(112mm,76.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (112.8mm,74mm)(112.8mm,76.8mm) on Top Overlay And Pad C19-2(112mm,76.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (111.2mm,76.8mm)(112.8mm,76.8mm) on Top Overlay And Pad C19-2(112mm,76.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (108.4mm,67.3mm)(108.4mm,68.1mm) on Top Overlay And Pad R40-1(109.1mm,67.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (109.8mm,67.3mm)(109.8mm,68.1mm) on Top Overlay And Pad R40-1(109.1mm,67.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (108.4mm,67.3mm)(109.8mm,67.3mm) on Top Overlay And Pad R40-1(109.1mm,67.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (108.4mm,69.1mm)(108.4mm,69.9mm) on Top Overlay And Pad R40-2(109.1mm,69.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (108.4mm,69.9mm)(109.8mm,69.9mm) on Top Overlay And Pad R40-2(109.1mm,69.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (109.8mm,69.1mm)(109.8mm,69.9mm) on Top Overlay And Pad R40-2(109.1mm,69.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (108.4mm,70.1mm)(109.2mm,70.1mm) on Top Overlay And Pad R38-1(109.05mm,70.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (108.4mm,71.5mm)(109.2mm,71.5mm) on Top Overlay And Pad R38-1(109.05mm,70.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (108.4mm,70.1mm)(108.4mm,71.5mm) on Top Overlay And Pad R38-1(109.05mm,70.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (110.2mm,70.1mm)(111mm,70.1mm) on Top Overlay And Pad R38-2(110.35mm,70.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (110.2mm,71.5mm)(111mm,71.5mm) on Top Overlay And Pad R38-2(110.35mm,70.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (111mm,70.1mm)(111mm,71.5mm) on Top Overlay And Pad R38-2(110.35mm,70.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (111.2mm,70.2mm)(111.2mm,73mm) on Top Overlay And Pad C20-1(112mm,70.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (112.8mm,70.2mm)(112.8mm,73mm) on Top Overlay And Pad C20-1(112mm,70.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (111.2mm,70.2mm)(112.8mm,70.2mm) on Top Overlay And Pad C20-1(112mm,70.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (111.2mm,70.2mm)(111.2mm,73mm) on Top Overlay And Pad C20-2(112mm,72.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (112.8mm,70.2mm)(112.8mm,73mm) on Top Overlay And Pad C20-2(112mm,72.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (111.2mm,73mm)(112.8mm,73mm) on Top Overlay And Pad C20-2(112mm,72.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (110.2mm,76.7mm)(111mm,76.7mm) on Top Overlay And Pad R37-1(110.35mm,76mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (111mm,75.3mm)(111mm,76.7mm) on Top Overlay And Pad R37-1(110.35mm,76mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (110.2mm,75.3mm)(111mm,75.3mm) on Top Overlay And Pad R37-1(110.35mm,76mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (108.4mm,75.3mm)(109.2mm,75.3mm) on Top Overlay And Pad R37-2(109.05mm,76mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (108.4mm,75.3mm)(108.4mm,76.7mm) on Top Overlay And Pad R37-2(109.05mm,76mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (108.4mm,76.7mm)(109.2mm,76.7mm) on Top Overlay And Pad R37-2(109.05mm,76mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (104mm,72mm)(105.4mm,72mm) on Top Overlay And Pad R39-1(104.7mm,71.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (104mm,71.2mm)(104mm,72mm) on Top Overlay And Pad R39-1(104.7mm,71.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (105.4mm,71.2mm)(105.4mm,72mm) on Top Overlay And Pad R39-1(104.7mm,71.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (105.4mm,69.4mm)(105.4mm,70.2mm) on Top Overlay And Pad R39-2(104.7mm,70.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (104mm,69.4mm)(105.4mm,69.4mm) on Top Overlay And Pad R39-2(104.7mm,70.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (104mm,69.4mm)(104mm,70.2mm) on Top Overlay And Pad R39-2(104.7mm,70.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (102.4mm,69.4mm)(102.4mm,70.2mm) on Top Overlay And Pad R41-1(103.1mm,70.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (103.8mm,69.4mm)(103.8mm,70.2mm) on Top Overlay And Pad R41-1(103.1mm,70.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (102.4mm,69.4mm)(103.8mm,69.4mm) on Top Overlay And Pad R41-1(103.1mm,70.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (102.4mm,71.2mm)(102.4mm,72mm) on Top Overlay And Pad R41-2(103.1mm,71.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (103.8mm,71.2mm)(103.8mm,72mm) on Top Overlay And Pad R41-2(103.1mm,71.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (102.4mm,72mm)(103.8mm,72mm) on Top Overlay And Pad R41-2(103.1mm,71.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (49.944mm,49.183mm)(50.344mm,49.876mm) on Top Overlay And Pad R53-1(50.625mm,48.963mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (51.156mm,48.483mm)(51.556mm,49.176mm) on Top Overlay And Pad R53-1(50.625mm,48.963mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (50.344mm,49.876mm)(51.556mm,49.176mm) on Top Overlay And Pad R53-1(50.625mm,48.963mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (50.256mm,46.924mm)(50.656mm,47.617mm) on Top Overlay And Pad R53-2(49.975mm,47.837mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (49.044mm,47.624mm)(50.256mm,46.924mm) on Top Overlay And Pad R53-2(49.975mm,47.837mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (49.044mm,47.624mm)(49.444mm,48.317mm) on Top Overlay And Pad R53-2(49.975mm,47.837mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (39.807mm,99.712mm)(41.193mm,100.512mm) on Top Overlay And Pad C24-1(40.875mm,99.463mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (39.807mm,99.712mm)(41.207mm,97.288mm) on Top Overlay And Pad C24-1(40.875mm,99.463mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (41.193mm,100.512mm)(42.593mm,98.088mm) on Top Overlay And Pad C24-1(40.875mm,99.463mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (39.807mm,99.712mm)(41.207mm,97.288mm) on Top Overlay And Pad C24-2(41.525mm,98.337mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (41.207mm,97.288mm)(42.593mm,98.088mm) on Top Overlay And Pad C24-2(41.525mm,98.337mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (41.193mm,100.512mm)(42.593mm,98.088mm) on Top Overlay And Pad C24-2(41.525mm,98.337mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (38.207mm,98.812mm)(39.593mm,99.612mm) on Top Overlay And Pad C23-1(39.275mm,98.563mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (39.593mm,99.612mm)(40.993mm,97.188mm) on Top Overlay And Pad C23-1(39.275mm,98.563mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (38.207mm,98.812mm)(39.607mm,96.388mm) on Top Overlay And Pad C23-1(39.275mm,98.563mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (39.607mm,96.388mm)(40.993mm,97.188mm) on Top Overlay And Pad C23-2(39.925mm,97.437mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (39.593mm,99.612mm)(40.993mm,97.188mm) on Top Overlay And Pad C23-2(39.925mm,97.437mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (38.207mm,98.812mm)(39.607mm,96.388mm) on Top Overlay And Pad C23-2(39.925mm,97.437mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (77.6mm,72.1mm)(77.6mm,74.9mm) on Top Overlay And Pad C26-1(78.4mm,72.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (77.6mm,72.1mm)(79.2mm,72.1mm) on Top Overlay And Pad C26-1(78.4mm,72.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (79.2mm,72.1mm)(79.2mm,74.9mm) on Top Overlay And Pad C26-1(78.4mm,72.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (77.6mm,72.1mm)(77.6mm,74.9mm) on Top Overlay And Pad C26-2(78.4mm,74.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (77.6mm,74.9mm)(79.2mm,74.9mm) on Top Overlay And Pad C26-2(78.4mm,74.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (79.2mm,72.1mm)(79.2mm,74.9mm) on Top Overlay And Pad C26-2(78.4mm,74.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (70.9mm,72.6mm)(70.9mm,75.4mm) on Top Overlay And Pad C28-1(71.7mm,74.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (72.5mm,72.6mm)(72.5mm,75.4mm) on Top Overlay And Pad C28-1(71.7mm,74.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (70.9mm,75.4mm)(72.5mm,75.4mm) on Top Overlay And Pad C28-1(71.7mm,74.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (70.9mm,72.6mm)(70.9mm,75.4mm) on Top Overlay And Pad C28-2(71.7mm,73.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (72.5mm,72.6mm)(72.5mm,75.4mm) on Top Overlay And Pad C28-2(71.7mm,73.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (70.9mm,72.6mm)(72.5mm,72.6mm) on Top Overlay And Pad C28-2(71.7mm,73.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (74.376mm,61.716mm)(74.776mm,62.409mm) on Top Overlay And Pad R31-1(73.844mm,62.196mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (73.563mm,63.109mm)(74.776mm,62.409mm) on Top Overlay And Pad R31-1(73.844mm,62.196mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (73.163mm,62.416mm)(73.563mm,63.109mm) on Top Overlay And Pad R31-1(73.844mm,62.196mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (73.476mm,60.157mm)(73.876mm,60.85mm) on Top Overlay And Pad R31-2(73.194mm,61.07mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (72.263mm,60.857mm)(72.663mm,61.55mm) on Top Overlay And Pad R31-2(73.194mm,61.07mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (72.263mm,60.857mm)(73.476mm,60.157mm) on Top Overlay And Pad R31-2(73.194mm,61.07mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (66.14mm,60.351mm)(66.833mm,59.951mm) on Top Overlay And Pad R36-1(66.62mm,60.882mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (66.84mm,61.564mm)(67.533mm,61.164mm) on Top Overlay And Pad R36-1(66.62mm,60.882mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (66.833mm,59.951mm)(67.533mm,61.164mm) on Top Overlay And Pad R36-1(66.62mm,60.882mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (65.281mm,62.464mm)(65.974mm,62.064mm) on Top Overlay And Pad R36-2(65.494mm,61.532mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (64.581mm,61.251mm)(65.281mm,62.464mm) on Top Overlay And Pad R36-2(65.494mm,61.532mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (64.581mm,61.251mm)(65.274mm,60.851mm) on Top Overlay And Pad R36-2(65.494mm,61.532mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (66.647mm,62.83mm)(69.072mm,61.43mm) on Top Overlay And Pad C18-1(67.696mm,63.147mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (66.647mm,62.83mm)(67.447mm,64.215mm) on Top Overlay And Pad C18-1(67.696mm,63.147mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (67.447mm,64.215mm)(69.872mm,62.815mm) on Top Overlay And Pad C18-1(67.696mm,63.147mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (66.647mm,62.83mm)(69.072mm,61.43mm) on Top Overlay And Pad C18-2(68.822mm,62.497mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (69.072mm,61.43mm)(69.872mm,62.815mm) on Top Overlay And Pad C18-2(68.822mm,62.497mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (67.447mm,64.215mm)(69.872mm,62.815mm) on Top Overlay And Pad C18-2(68.822mm,62.497mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Track (67.136mm,59.776mm)(68.136mm,61.508mm) on Top Overlay And Pad C17-1(68.264mm,60.28mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Track (67.136mm,59.776mm)(69.907mm,58.176mm) on Top Overlay And Pad C17-1(68.264mm,60.28mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Track (68.136mm,61.508mm)(70.907mm,59.908mm) on Top Overlay And Pad C17-1(68.264mm,60.28mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Track (69.907mm,58.176mm)(70.907mm,59.908mm) on Top Overlay And Pad C17-2(69.779mm,59.405mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Track (67.136mm,59.776mm)(69.907mm,58.176mm) on Top Overlay And Pad C17-2(69.779mm,59.405mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Track (68.136mm,61.508mm)(70.907mm,59.908mm) on Top Overlay And Pad C17-2(69.779mm,59.405mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (75.45mm,70mm)(75.45mm,71.6mm) on Top Overlay And Pad C27-1(76.2mm,70.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (75.45mm,70mm)(78.25mm,70mm) on Top Overlay And Pad C27-1(76.2mm,70.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (75.45mm,71.6mm)(78.25mm,71.6mm) on Top Overlay And Pad C27-1(76.2mm,70.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (78.25mm,70mm)(78.25mm,71.6mm) on Top Overlay And Pad C27-2(77.5mm,70.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (75.45mm,70mm)(78.25mm,70mm) on Top Overlay And Pad C27-2(77.5mm,70.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (75.45mm,71.6mm)(78.25mm,71.6mm) on Top Overlay And Pad C27-2(77.5mm,70.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (75.45mm,71.6mm)(78.25mm,71.6mm) on Top Overlay And Pad MPU1-12(76.2mm,72.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (75.45mm,71.6mm)(78.25mm,71.6mm) on Top Overlay And Pad MPU1-11(75.8mm,72.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Track (75.45mm,70mm)(75.45mm,71.6mm) on Top Overlay And Pad MPU1-10(75.4mm,72.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Track (75.45mm,71.6mm)(78.25mm,71.6mm) on Top Overlay And Pad MPU1-10(75.4mm,72.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (112.3mm,62mm)(112.3mm,63.4mm) on Top Overlay And Pad R11-1(111.65mm,62.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (111.5mm,62mm)(112.3mm,62mm) on Top Overlay And Pad R11-1(111.65mm,62.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (111.5mm,63.4mm)(112.3mm,63.4mm) on Top Overlay And Pad R11-1(111.65mm,62.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (109.7mm,62mm)(110.5mm,62mm) on Top Overlay And Pad R11-2(110.35mm,62.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (109.7mm,63.4mm)(110.5mm,63.4mm) on Top Overlay And Pad R11-2(110.35mm,62.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (109.7mm,62mm)(109.7mm,63.4mm) on Top Overlay And Pad R11-2(110.35mm,62.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (110.1mm,88mm)(110.9mm,88mm) on Top Overlay And Pad R12-1(110.75mm,88.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (110.1mm,88mm)(110.1mm,89.4mm) on Top Overlay And Pad R12-1(110.75mm,88.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (110.1mm,89.4mm)(110.9mm,89.4mm) on Top Overlay And Pad R12-1(110.75mm,88.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (111.9mm,88mm)(112.7mm,88mm) on Top Overlay And Pad R12-2(112.05mm,88.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (111.9mm,89.4mm)(112.7mm,89.4mm) on Top Overlay And Pad R12-2(112.05mm,88.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (112.7mm,88mm)(112.7mm,89.4mm) on Top Overlay And Pad R12-2(112.05mm,88.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (108.683mm,50.944mm)(109.376mm,50.544mm) on Top Overlay And Pad R16-1(109.163mm,51.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (109.383mm,52.156mm)(110.076mm,51.756mm) on Top Overlay And Pad R16-1(109.163mm,51.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (109.376mm,50.544mm)(110.076mm,51.756mm) on Top Overlay And Pad R16-1(109.163mm,51.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (107.824mm,53.056mm)(108.517mm,52.656mm) on Top Overlay And Pad R16-2(108.037mm,52.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (107.124mm,51.844mm)(107.817mm,51.444mm) on Top Overlay And Pad R16-2(108.037mm,52.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (107.124mm,51.844mm)(107.824mm,53.056mm) on Top Overlay And Pad R16-2(108.037mm,52.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (111.056mm,57.483mm)(111.456mm,58.176mm) on Top Overlay And Pad R18-1(110.525mm,57.963mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (109.844mm,58.183mm)(110.244mm,58.876mm) on Top Overlay And Pad R18-1(110.525mm,57.963mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (110.244mm,58.876mm)(111.456mm,58.176mm) on Top Overlay And Pad R18-1(110.525mm,57.963mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (110.156mm,55.924mm)(110.556mm,56.617mm) on Top Overlay And Pad R18-2(109.875mm,56.837mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (108.944mm,56.624mm)(109.344mm,57.317mm) on Top Overlay And Pad R18-2(109.875mm,56.837mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (108.944mm,56.624mm)(110.156mm,55.924mm) on Top Overlay And Pad R18-2(109.875mm,56.837mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (75.324mm,32.956mm)(76.017mm,32.556mm) on Top Overlay And Pad R19-1(75.537mm,32.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (74.624mm,31.744mm)(75.317mm,31.344mm) on Top Overlay And Pad R19-1(75.537mm,32.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (74.624mm,31.744mm)(75.324mm,32.956mm) on Top Overlay And Pad R19-1(75.537mm,32.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (76.183mm,30.844mm)(76.876mm,30.444mm) on Top Overlay And Pad R19-2(76.663mm,31.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (76.883mm,32.056mm)(77.576mm,31.656mm) on Top Overlay And Pad R19-2(76.663mm,31.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (76.876mm,30.444mm)(77.576mm,31.656mm) on Top Overlay And Pad R19-2(76.663mm,31.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (75.987mm,34.119mm)(76.68mm,33.719mm) on Top Overlay And Pad R20-1(76.9mm,34.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (75.987mm,34.119mm)(76.687mm,35.331mm) on Top Overlay And Pad R20-1(76.9mm,34.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (76.687mm,35.331mm)(77.38mm,34.931mm) on Top Overlay And Pad R20-1(76.9mm,34.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (78.246mm,34.431mm)(78.939mm,34.031mm) on Top Overlay And Pad R20-2(78.026mm,33.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (78.239mm,32.819mm)(78.939mm,34.031mm) on Top Overlay And Pad R20-2(78.026mm,33.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (77.546mm,33.219mm)(78.239mm,32.819mm) on Top Overlay And Pad R20-2(78.026mm,33.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (73.724mm,38.656mm)(74.417mm,38.256mm) on Top Overlay And Pad R21-1(73.937mm,37.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (73.024mm,37.444mm)(73.717mm,37.044mm) on Top Overlay And Pad R21-1(73.937mm,37.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (73.024mm,37.444mm)(73.724mm,38.656mm) on Top Overlay And Pad R21-1(73.937mm,37.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (75.283mm,37.756mm)(75.976mm,37.356mm) on Top Overlay And Pad R21-2(75.063mm,37.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (75.276mm,36.144mm)(75.976mm,37.356mm) on Top Overlay And Pad R21-2(75.063mm,37.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (74.583mm,36.544mm)(75.276mm,36.144mm) on Top Overlay And Pad R21-2(75.063mm,37.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (43.424mm,53.644mm)(44.117mm,53.244mm) on Top Overlay And Pad R22-1(44.337mm,53.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (43.424mm,53.644mm)(44.124mm,54.856mm) on Top Overlay And Pad R22-1(44.337mm,53.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (44.124mm,54.856mm)(44.817mm,54.456mm) on Top Overlay And Pad R22-1(44.337mm,53.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (45.683mm,53.956mm)(46.376mm,53.556mm) on Top Overlay And Pad R22-2(45.463mm,53.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (45.676mm,52.344mm)(46.376mm,53.556mm) on Top Overlay And Pad R22-2(45.463mm,53.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (44.983mm,52.744mm)(45.676mm,52.344mm) on Top Overlay And Pad R22-2(45.463mm,53.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (38.983mm,55.656mm)(39.676mm,55.256mm) on Top Overlay And Pad R23-1(38.763mm,54.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (38.976mm,54.044mm)(39.676mm,55.256mm) on Top Overlay And Pad R23-1(38.763mm,54.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (38.283mm,54.444mm)(38.976mm,54.044mm) on Top Overlay And Pad R23-1(38.763mm,54.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (36.724mm,55.344mm)(37.424mm,56.556mm) on Top Overlay And Pad R23-2(37.637mm,55.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (37.424mm,56.556mm)(38.117mm,56.156mm) on Top Overlay And Pad R23-2(37.637mm,55.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (36.724mm,55.344mm)(37.417mm,54.944mm) on Top Overlay And Pad R23-2(37.637mm,55.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (37.044mm,53.783mm)(37.444mm,54.476mm) on Top Overlay And Pad R24-1(37.725mm,53.563mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (37.444mm,54.476mm)(38.656mm,53.776mm) on Top Overlay And Pad R24-1(37.725mm,53.563mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (38.256mm,53.083mm)(38.656mm,53.776mm) on Top Overlay And Pad R24-1(37.725mm,53.563mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (37.356mm,51.524mm)(37.756mm,52.217mm) on Top Overlay And Pad R24-2(37.075mm,52.437mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (36.144mm,52.224mm)(37.356mm,51.524mm) on Top Overlay And Pad R24-2(37.075mm,52.437mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (36.144mm,52.224mm)(36.544mm,52.917mm) on Top Overlay And Pad R24-2(37.075mm,52.437mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (107.3mm,78.6mm)(107.3mm,80mm) on Top Overlay And Pad R43-1(107.95mm,79.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (107.3mm,78.6mm)(108.1mm,78.6mm) on Top Overlay And Pad R43-1(107.95mm,79.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (107.3mm,80mm)(108.1mm,80mm) on Top Overlay And Pad R43-1(107.95mm,79.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (109.9mm,78.6mm)(109.9mm,80mm) on Top Overlay And Pad R43-2(109.25mm,79.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (109.1mm,78.6mm)(109.9mm,78.6mm) on Top Overlay And Pad R43-2(109.25mm,79.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (109.1mm,80mm)(109.9mm,80mm) on Top Overlay And Pad R43-2(109.25mm,79.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (109.9mm,80.2mm)(109.9mm,81.6mm) on Top Overlay And Pad R46-1(109.25mm,80.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (109.1mm,80.2mm)(109.9mm,80.2mm) on Top Overlay And Pad R46-1(109.25mm,80.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (109.1mm,81.6mm)(109.9mm,81.6mm) on Top Overlay And Pad R46-1(109.25mm,80.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (107.3mm,80.2mm)(107.3mm,81.6mm) on Top Overlay And Pad R46-2(107.95mm,80.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (107.3mm,80.2mm)(108.1mm,80.2mm) on Top Overlay And Pad R46-2(107.95mm,80.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (107.3mm,81.6mm)(108.1mm,81.6mm) on Top Overlay And Pad R46-2(107.95mm,80.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Track (111.983mm,92.256mm)(112.676mm,92.656mm) on Top Overlay And Pad RGB1-4(112.419mm,94.016mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Track (112.676mm,92.656mm)(113.376mm,91.444mm) on Top Overlay And Pad RGB1-4(112.419mm,94.016mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (112.112mm,95.946mm)(113.012mm,94.388mm) on Top Overlay And Pad RGB1-4(112.419mm,94.016mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (110.588mm,92.988mm)(113.012mm,94.388mm) on Top Overlay And Pad RGB1-4(112.419mm,94.016mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (110.746mm,96.312mm)(112.146mm,93.888mm) on Top Overlay And Pad RGB1-4(112.419mm,94.016mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Track (111.983mm,92.256mm)(112.676mm,92.656mm) on Top Overlay And Pad RGB1-3(111.206mm,93.316mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (109.188mm,95.412mm)(110.588mm,92.988mm) on Top Overlay And Pad RGB1-3(111.206mm,93.316mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (110.588mm,92.988mm)(113.012mm,94.388mm) on Top Overlay And Pad RGB1-3(111.206mm,93.316mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (109.188mm,95.412mm)(110.746mm,96.312mm) on Top Overlay And Pad RGB1-2(109.781mm,95.784mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (109.188mm,95.412mm)(110.588mm,92.988mm) on Top Overlay And Pad RGB1-2(109.781mm,95.784mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (112.112mm,95.946mm)(113.012mm,94.388mm) on Top Overlay And Pad RGB1-1(110.994mm,96.484mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (110.746mm,96.312mm)(112.112mm,95.946mm) on Top Overlay And Pad RGB1-1(110.994mm,96.484mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (109.188mm,95.412mm)(110.746mm,96.312mm) on Top Overlay And Pad RGB1-1(110.994mm,96.484mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (110.746mm,96.312mm)(112.146mm,93.888mm) on Top Overlay And Pad RGB1-1(110.994mm,96.484mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Track (109.383mm,52.156mm)(110.076mm,51.756mm) on Top Overlay And Pad RGB2-4(111.094mm,52.616mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (109.288mm,53.688mm)(111.712mm,52.288mm) on Top Overlay And Pad RGB2-4(111.094mm,52.616mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (111.712mm,52.288mm)(112.612mm,53.846mm) on Top Overlay And Pad RGB2-4(111.094mm,52.616mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (110.846mm,52.788mm)(112.246mm,55.212mm) on Top Overlay And Pad RGB2-4(111.094mm,52.616mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Track (109.376mm,50.544mm)(110.076mm,51.756mm) on Top Overlay And Pad RGB2-4(111.094mm,52.616mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Track (109.383mm,52.156mm)(110.076mm,51.756mm) on Top Overlay And Pad RGB2-3(109.881mm,53.316mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (109.288mm,53.688mm)(110.688mm,56.112mm) on Top Overlay And Pad RGB2-3(109.881mm,53.316mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (109.288mm,53.688mm)(111.712mm,52.288mm) on Top Overlay And Pad RGB2-3(109.881mm,53.316mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (110.688mm,56.112mm)(112.246mm,55.212mm) on Top Overlay And Pad RGB2-2(111.306mm,55.784mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (109.288mm,53.688mm)(110.688mm,56.112mm) on Top Overlay And Pad RGB2-2(111.306mm,55.784mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (112.246mm,55.212mm)(112.612mm,53.846mm) on Top Overlay And Pad RGB2-1(112.519mm,55.084mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (110.688mm,56.112mm)(112.246mm,55.212mm) on Top Overlay And Pad RGB2-1(112.519mm,55.084mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (111.712mm,52.288mm)(112.612mm,53.846mm) on Top Overlay And Pad RGB2-1(112.519mm,55.084mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (110.846mm,52.788mm)(112.246mm,55.212mm) on Top Overlay And Pad RGB2-1(112.519mm,55.084mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (71.247mm,34.352mm)(72.147mm,35.911mm) on Top Overlay And Pad RGB3-4(72.766mm,35.582mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (71.613mm,32.986mm)(73.013mm,35.411mm) on Top Overlay And Pad RGB3-4(72.766mm,35.582mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (72.147mm,35.911mm)(74.572mm,34.511mm) on Top Overlay And Pad RGB3-4(72.766mm,35.582mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (72.147mm,35.911mm)(74.572mm,34.511mm) on Top Overlay And Pad RGB3-3(73.979mm,34.882mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (73.172mm,32.086mm)(74.572mm,34.511mm) on Top Overlay And Pad RGB3-3(73.979mm,34.882mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (71.613mm,32.986mm)(73.172mm,32.086mm) on Top Overlay And Pad RGB3-2(72.554mm,32.414mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (73.172mm,32.086mm)(74.572mm,34.511mm) on Top Overlay And Pad RGB3-2(72.554mm,32.414mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (71.247mm,34.352mm)(71.613mm,32.986mm) on Top Overlay And Pad RGB3-1(71.341mm,33.114mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (71.247mm,34.352mm)(72.147mm,35.911mm) on Top Overlay And Pad RGB3-1(71.341mm,33.114mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (71.613mm,32.986mm)(73.013mm,35.411mm) on Top Overlay And Pad RGB3-1(71.341mm,33.114mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (71.613mm,32.986mm)(73.172mm,32.086mm) on Top Overlay And Pad RGB3-1(71.341mm,33.114mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (39.488mm,51.188mm)(40.888mm,53.612mm) on Top Overlay And Pad RGB4-4(39.816mm,51.806mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (39.488mm,51.188mm)(41.046mm,50.288mm) on Top Overlay And Pad RGB4-4(39.816mm,51.806mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (39.988mm,52.054mm)(42.412mm,50.654mm) on Top Overlay And Pad RGB4-4(39.816mm,51.806mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (39.488mm,51.188mm)(40.888mm,53.612mm) on Top Overlay And Pad RGB4-3(40.516mm,53.019mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (40.888mm,53.612mm)(43.312mm,52.212mm) on Top Overlay And Pad RGB4-3(40.516mm,53.019mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.412mm,50.654mm)(43.312mm,52.212mm) on Top Overlay And Pad RGB4-2(42.984mm,51.594mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (40.888mm,53.612mm)(43.312mm,52.212mm) on Top Overlay And Pad RGB4-2(42.984mm,51.594mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (41.046mm,50.288mm)(42.412mm,50.654mm) on Top Overlay And Pad RGB4-1(42.284mm,50.381mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Track (39.488mm,51.188mm)(41.046mm,50.288mm) on Top Overlay And Pad RGB4-1(42.284mm,50.381mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (42.412mm,50.654mm)(43.312mm,52.212mm) on Top Overlay And Pad RGB4-1(42.284mm,50.381mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (39.988mm,52.054mm)(42.412mm,50.654mm) on Top Overlay And Pad RGB4-1(42.284mm,50.381mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Track (41.193mm,100.512mm)(42.593mm,98.088mm) on Top Overlay And Pad ESP1-1(42.345mm,100.324mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Track (41.193mm,100.512mm)(42.593mm,98.088mm) on Top Overlay And Pad ESP1-2(42.98mm,99.224mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (41.207mm,97.288mm)(42.593mm,98.088mm) on Top Overlay And Pad ESP1-3(43.615mm,98.124mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Track (41.193mm,100.512mm)(42.593mm,98.088mm) on Top Overlay And Pad ESP1-3(43.615mm,98.124mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (110.2mm,75.3mm)(111mm,75.3mm) on Top Overlay And Pad LRG2-1(110.35mm,74.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (108.4mm,75.3mm)(109.2mm,75.3mm) on Top Overlay And Pad LRG2-3(109.05mm,74.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (110.2mm,71.5mm)(111mm,71.5mm) on Top Overlay And Pad LRG2-5(110.35mm,72.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (108.4mm,71.5mm)(109.2mm,71.5mm) on Top Overlay And Pad LRG2-4(109.05mm,72.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (68.144mm,105.017mm)(68.544mm,104.324mm) on Top Overlay And Pad R50-1(68.825mm,105.237mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (69.356mm,105.717mm)(69.756mm,105.024mm) on Top Overlay And Pad R50-1(68.825mm,105.237mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (68.544mm,104.324mm)(69.756mm,105.024mm) on Top Overlay And Pad R50-1(68.825mm,105.237mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (67.244mm,106.576mm)(67.644mm,105.883mm) on Top Overlay And Pad R50-2(68.175mm,106.363mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (67.244mm,106.576mm)(68.456mm,107.276mm) on Top Overlay And Pad R50-2(68.175mm,106.363mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (68.456mm,107.276mm)(68.856mm,106.583mm) on Top Overlay And Pad R50-2(68.175mm,106.363mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (67.193mm,110.112mm)(68.593mm,107.688mm) on Top Overlay And Pad C21-1(67.525mm,107.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (67.207mm,106.888mm)(68.593mm,107.688mm) on Top Overlay And Pad C21-1(67.525mm,107.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (65.807mm,109.312mm)(67.207mm,106.888mm) on Top Overlay And Pad C21-1(67.525mm,107.937mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (67.193mm,110.112mm)(68.593mm,107.688mm) on Top Overlay And Pad C21-2(66.875mm,109.063mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (65.807mm,109.312mm)(67.207mm,106.888mm) on Top Overlay And Pad C21-2(66.875mm,109.063mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (65.807mm,109.312mm)(67.193mm,110.112mm) on Top Overlay And Pad C21-2(66.875mm,109.063mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (75.147mm,113.531mm)(75.407mm,113.681mm) on Top Overlay And Pad DA1-1(75.85mm,114.514mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Track (76.849mm,114.283mm)(77.349mm,113.417mm) on Top Overlay And Pad DA1-1(75.85mm,114.514mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Track (74.251mm,112.783mm)(74.751mm,111.917mm) on Top Overlay And Pad DA1-2(74.377mm,113.664mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (75.147mm,113.531mm)(75.407mm,113.681mm) on Top Overlay And Pad DA1-2(74.377mm,113.664mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Track (74.251mm,112.783mm)(74.751mm,111.917mm) on Top Overlay And Pad DA1-3(75.577mm,111.586mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (75.847mm,112.319mm)(76.453mm,112.669mm) on Top Overlay And Pad DA1-3(75.577mm,111.586mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (75.847mm,112.319mm)(76.453mm,112.669mm) on Top Overlay And Pad DA1-4(77.223mm,112.536mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Track (76.849mm,114.283mm)(77.349mm,113.417mm) on Top Overlay And Pad DA1-4(77.223mm,112.536mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Text "DA1" (76.9mm,110.7mm) on Top Overlay And Pad DA1-4(77.223mm,112.536mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (77.524mm,117.356mm)(78.217mm,116.956mm) on Top Overlay And Pad R51-1(77.737mm,116.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (76.824mm,116.144mm)(77.524mm,117.356mm) on Top Overlay And Pad R51-1(77.737mm,116.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (76.824mm,116.144mm)(77.517mm,115.744mm) on Top Overlay And Pad R51-1(77.737mm,116.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (78.383mm,115.244mm)(79.076mm,114.844mm) on Top Overlay And Pad R51-2(78.863mm,115.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (79.083mm,116.456mm)(79.776mm,116.056mm) on Top Overlay And Pad R51-2(78.863mm,115.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (79.076mm,114.844mm)(79.776mm,116.056mm) on Top Overlay And Pad R51-2(78.863mm,115.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (77.624mm,117.544mm)(78.317mm,117.144mm) on Top Overlay And Pad R49-1(78.537mm,117.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (78.324mm,118.756mm)(79.017mm,118.356mm) on Top Overlay And Pad R49-1(78.537mm,117.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (77.624mm,117.544mm)(78.324mm,118.756mm) on Top Overlay And Pad R49-1(78.537mm,117.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (79.876mm,116.244mm)(80.576mm,117.456mm) on Top Overlay And Pad R49-2(79.663mm,117.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (79.883mm,117.856mm)(80.576mm,117.456mm) on Top Overlay And Pad R49-2(79.663mm,117.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (79.183mm,116.644mm)(79.876mm,116.244mm) on Top Overlay And Pad R49-2(79.663mm,117.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (64.207mm,108.412mm)(65.607mm,105.988mm) on Top Overlay And Pad C22-1(65.925mm,107.037mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (65.607mm,105.988mm)(66.993mm,106.788mm) on Top Overlay And Pad C22-1(65.925mm,107.037mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (65.593mm,109.212mm)(66.993mm,106.788mm) on Top Overlay And Pad C22-1(65.925mm,107.037mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (64.207mm,108.412mm)(65.593mm,109.212mm) on Top Overlay And Pad C22-2(65.275mm,108.163mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (64.207mm,108.412mm)(65.607mm,105.988mm) on Top Overlay And Pad C22-2(65.275mm,108.163mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (65.593mm,109.212mm)(66.993mm,106.788mm) on Top Overlay And Pad C22-2(65.275mm,108.163mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (76.11mm,116.978mm)(76.279mm,117.609mm) on Top Overlay And Pad D7-K(75.413mm,117.586mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Track (74.975mm,116.819mm)(75.562mm,116.662mm) on Top Overlay And Pad D7-K(75.413mm,117.586mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Track (74.41mm,116.078mm)(74.579mm,116.709mm) on Top Overlay And Pad D6-K(73.713mm,116.686mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Track (73.275mm,115.919mm)(73.862mm,115.762mm) on Top Overlay And Pad D6-K(73.713mm,116.686mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Text "USB1" (67.7mm,112.9mm) on Top Overlay And Pad USB1-6(66.934mm,114.392mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Text "USB1" (67.7mm,112.9mm) on Top Overlay And Pad USB1-6(68.666mm,115.392mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Track (66.351mm,109.832mm)(72.906mm,113.616mm) on Top Overlay And Pad USB1-5(68.011mm,111.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Track (66.351mm,109.832mm)(72.906mm,113.616mm) on Top Overlay And Pad USB1-4(68.574mm,112.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Text "USB1" (67.7mm,112.9mm) on Top Overlay And Pad USB1-4(68.574mm,112.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Track (66.351mm,109.832mm)(72.906mm,113.616mm) on Top Overlay And Pad USB1-3(69.137mm,112.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Text "USB1" (67.7mm,112.9mm) on Top Overlay And Pad USB1-3(69.137mm,112.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Track (66.351mm,109.832mm)(72.906mm,113.616mm) on Top Overlay And Pad USB1-2(69.7mm,112.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Text "USB1" (67.7mm,112.9mm) on Top Overlay And Pad USB1-2(69.7mm,112.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Track (66.351mm,109.832mm)(72.906mm,113.616mm) on Top Overlay And Pad USB1-1(70.263mm,113.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (77.676mm,101.256mm)(78.376mm,100.044mm) on Top Overlay And Pad R47-1(77.463mm,100.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (77.683mm,99.644mm)(78.376mm,100.044mm) on Top Overlay And Pad R47-1(77.463mm,100.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (76.983mm,100.856mm)(77.676mm,101.256mm) on Top Overlay And Pad R47-1(77.463mm,100.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (76.124mm,98.744mm)(76.817mm,99.144mm) on Top Overlay And Pad R47-2(76.337mm,99.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (75.424mm,99.956mm)(76.117mm,100.356mm) on Top Overlay And Pad R47-2(76.337mm,99.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (75.424mm,99.956mm)(76.124mm,98.744mm) on Top Overlay And Pad R47-2(76.337mm,99.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (74.024mm,102.356mm)(74.717mm,102.756mm) on Top Overlay And Pad R48-1(74.937mm,102.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (74.024mm,102.356mm)(74.724mm,101.144mm) on Top Overlay And Pad R48-1(74.937mm,102.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (74.724mm,101.144mm)(75.417mm,101.544mm) on Top Overlay And Pad R48-1(74.937mm,102.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (76.283mm,102.044mm)(76.976mm,102.444mm) on Top Overlay And Pad R48-2(76.063mm,102.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (75.583mm,103.256mm)(76.276mm,103.656mm) on Top Overlay And Pad R48-2(76.063mm,102.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (76.276mm,103.656mm)(76.976mm,102.444mm) on Top Overlay And Pad R48-2(76.063mm,102.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (108.656mm,53.424mm)(109.056mm,54.117mm) on Top Overlay And Pad R17-1(108.375mm,54.337mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (107.444mm,54.124mm)(108.656mm,53.424mm) on Top Overlay And Pad R17-1(108.375mm,54.337mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (107.444mm,54.124mm)(107.844mm,54.817mm) on Top Overlay And Pad R17-1(108.375mm,54.337mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (108.344mm,55.683mm)(108.744mm,56.376mm) on Top Overlay And Pad R17-2(109.025mm,55.463mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (108.744mm,56.376mm)(109.956mm,55.676mm) on Top Overlay And Pad R17-2(109.025mm,55.463mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (109.556mm,54.983mm)(109.956mm,55.676mm) on Top Overlay And Pad R17-2(109.025mm,55.463mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (70.081mm,97.054mm)(70.481mm,96.361mm) on Top Overlay And Pad R52-1(69.55mm,96.574mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (69.269mm,95.661mm)(70.481mm,96.361mm) on Top Overlay And Pad R52-1(69.55mm,96.574mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (68.869mm,96.354mm)(69.269mm,95.661mm) on Top Overlay And Pad R52-1(69.55mm,96.574mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
Rule Violations :402

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Time Elapsed        : 00:00:02