ABC. http://www.eecs.berkeley.edu/~alanmi/abc/.
George B. Adams, III , Dharma P. Agrawal , Howard Jay Seigel, A Survey and Comparision of Fault-Tolerant Multistage Interconnection Networks, Computer, v.20 n.6, p.14-27, June 1987[doi>10.1109/MC.1987.1663586]
Vaughn Betz , Jonathan Rose , Alexander Marquardt, Architecture and CAD for Deep-Submicron FPGAs, Kluwer Academic Publishers, Norwell, MA, 1999
A. DeHon, Array-based architecture for FET-based, nanoscale electronics, IEEE Transactions on Nanotechnology, v.2 n.1, p.23-32, March 2003[doi>10.1109/TNANO.2003.808508]
Aman Gayasen , N. Vijaykrishnan , M. J. Irwin, Exploring technology alternatives for nano-scale FPGA interconnects, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065820]
Heath, J., Kuekes, P. J., Snider, G. S., and Williams, R. S.1998. A defect-tolerant computer architecture: Opportunities for nanotechnology.Science, 1716--1721.
Chang Woo Kang , Ali Iranli , Massoud Pedram, Technology mapping and packing for coarse-grained, anti-fuse based FPGAs, Proceedings of the 2004 Asia and South Pacific Design Automation Conference, January 27-30, 2004, Yokohama, Japan
Lambin, P., Lucas, A. A., and Charlier, J. C.1997. Electronic properties of carbon nanotubes containing defects.J. Physics Chem. Solids 58, 11, 1833--1837.
Dean L. Lewis , Sudhakar Yalamanchili , Hsien-Hsin S. Lee, High Performance Non-blocking Switch Design in 3D Die-Stacking Technology, Proceedings of the 2009 IEEE Computer Society Annual Symposium on VLSI, p.25-30, May 13-15, 2009[doi>10.1109/ISVLSI.2009.53]
Lin, A., Patil, N., Wai, H., Mitra, S., and Wong, H.-S. P.2009. A metallic-CNT-tolerant carbon nanotube technology using Asymmetrically-Correlated CNTs (ACCNT). InProceedings of the Symposium on VLSI Technology. 182--183.
M. Lin , A. El Gamal , Y. -C. Lu , S. Wong, Performance Benefits of Monolithically Stacked 3-D FPGA, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.2, p.216-229, February 2007[doi>10.1109/TCAD.2006.887920]
Yu-Ming Lin , J. Appenzeller , J. Knoch , P. Avouris, High-performance carbon nanotube field-effect transistor with tunable polarities, IEEE Transactions on Nanotechnology, v.4 n.5, p.481-489, September 2005[doi>10.1109/TNANO.2005.851427]
Liu, Y., Jiang, X., Sun, S., and Wang, G.2009. An efficient FPGA packing algorithm based on simple dual-output logic elements. InProceedings of the IEEE 8th International Conference on ASIC. 690--693.
O’Connor, I., Liu, J., Gaffiot, F., Prégaldiny, F., Lallement, C., Maneux, C., Goguet, J., Frégonèse, S., Zimmer, T., Anghel, L., Dang, T.-T., and Leveugle, R.2007. CNTFET modeling and reconfigurable logic-circuit design.IEEE Trans. Circuits Syst. I, Fundam. Theory Appl. 54, 11, 2365--2379.
O’Connor, I., Liu, J., Navarro, D., and Gaffiot, F.2008. Dynamically reconfigurable logic gate cells and matrices using CNTFETs. InProceedings of the 3rd International Conference on Design and Technology of Integrated Systems in Nanoscale Era.
Patil, N., Lin, A., Myers, Wong, H.-S. P., and Mitra, S.2008. Integrated wafer-scale growth and transfer of directional Carbon Nanotubes and misaligned-Carbon-Nanotube-immune logic structures. InProceedings of the Symposium on VLSI Technology.205--206.
Snider, G. S. and Williams, R. S.2007. Nano/CMOS architectures using a field-programmable nanowire interconnect.Nanotechnology 18, art. 035204.
Dmitri B. Strukov , Konstantin K. Likharev, A reconfigurable architecture for hybrid CMOS/Nanodevice circuits, Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays, February 22-24, 2006, Monterey, California, USA[doi>10.1145/1117201.1117221]
Vida-Torku, E. K., Reohr, W., Monzel, J. A., and Nigh, P.1991. Bipolar, CMOS and BiCMOS circuit technologies examined for testability. InProceedings of 34th Midwest Symposium on Circuits and Systems. 1015--1020.
VPR. http://www.eecg.utoronto.ca/vpr/.
Wang, T., Narayanan, P., Leuchtenburg, M., and Moritz, C. A.2008. NASICs: A nanoscale fabric for nanoscale microprocessors. InProceedings of the 2nd IEEE International Nanoelectronics Conference (INEC). 989--994.
Chuan-Lin Wu , Tse-Yun Feng, On a Class of Multistage Interconnection Networks, IEEE Transactions on Computers, v.29 n.8, p.694-702, August 1980[doi>10.1109/TC.1980.1675651]
Xia, Q., Robinett, W. Cumbie, M. W., Banerjee, N., Cardinali, T. J., Yang, J. J., Wu, W., Li, X., Tong, W. M., Strukov, D. B., Snider, G. S., Medeiros-Ribeiro, G., and Williams, R. S.2009. Memristor-CMOS hybrid integrated circuits for reconfigurable logic.Nano Letters 9, 10, 3640--3645.
Terry Tao Ye , Luca Benini , Giovanni De Micheli, Packetization and routing analysis of on-chip multiprocessor networks, Journal of Systems Architecture: the EUROMICRO Journal, v.50 n.2-3, p.81-104, February 2004[doi>10.1016/j.sysarc.2003.07.005]
