{"vcs1":{"timestamp_begin":1759226182.195432639, "rt":0.85, "ut":0.34, "st":0.15}}
{"vcselab":{"timestamp_begin":1759226183.111334060, "rt":0.56, "ut":0.17, "st":0.07}}
{"link":{"timestamp_begin":1759226183.726323615, "rt":0.19, "ut":0.09, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759226181.865029150}
{"VCS_COMP_START_TIME": 1759226181.865029150}
{"VCS_COMP_END_TIME": 1759226184.687026727}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog1 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog1 +notimingcheck"}
{"vcs1": {"peak_mem": 370840}}
{"vcselab": {"peak_mem": 229976}}
