9443	0	383681	3251393	nr	joaomos	2/19/10 4:03 pm	1.26659538e12	intel i7 cache caracteristics	im looking for the knowledge of cache system organization on i7 processors. if anybody can help me i should like to know: the type of organization of the different levels of cache, i.e., if they are associative, direct mapped or n set associative. the answer in clock cycles of a cache reading. i suppose that level 1 will be read in 1 clock cycle. and what about cache level 2 and level 3? is the memory interface which generates the wait state if there is a cache miss on level 1 or is level 1 by itself? are the different levels of cache inclusive or exclusive? the policy of writing is write through or write back?
9443	1	383681	3251924	3251393	r. proffitt	2/20/10 10:12 am	1.26666072e12	see related documents at link.	you'll want to collect the related documents listed in
9443	2	383681	3253432	3251924	joaomos	2/22/10 2:14 pm	1.26684804e12	intel i7 cache caracteristics	i thank you for your sugestion, but i couldn't find any topic related to what i'm looking for.
9443	3	383681	3253494	3253432	r. proffitt	2/22/10 4:27 pm	1.26685602e12	then you didn't find the right intel document.	just break down and call intel and ask for them to tell you exactly which document you need. bob
