$comment
	File created using the following command:
		vcd file ALUBitByBit.msim.vcd -direction
$end
$date
	Sun Mar 24 13:38:33 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module finalschematic_vhd_vec_tst $end
$var wire 1 ! a [3] $end
$var wire 1 " a [2] $end
$var wire 1 # a [1] $end
$var wire 1 $ a [0] $end
$var wire 1 % b [3] $end
$var wire 1 & b [2] $end
$var wire 1 ' b [1] $end
$var wire 1 ( b [0] $end
$var wire 1 ) C [2] $end
$var wire 1 * C [1] $end
$var wire 1 + C [0] $end
$var wire 1 , Cout $end
$var wire 1 - V $end
$var wire 1 . y [3] $end
$var wire 1 / y [2] $end
$var wire 1 0 y [1] $end
$var wire 1 1 y [0] $end

$scope module i1 $end
$var wire 1 2 gnd $end
$var wire 1 3 vcc $end
$var wire 1 4 unknown $end
$var wire 1 5 devoe $end
$var wire 1 6 devclrn $end
$var wire 1 7 devpor $end
$var wire 1 8 ww_devoe $end
$var wire 1 9 ww_devclrn $end
$var wire 1 : ww_devpor $end
$var wire 1 ; ww_Cout $end
$var wire 1 < ww_C [2] $end
$var wire 1 = ww_C [1] $end
$var wire 1 > ww_C [0] $end
$var wire 1 ? ww_a [3] $end
$var wire 1 @ ww_a [2] $end
$var wire 1 A ww_a [1] $end
$var wire 1 B ww_a [0] $end
$var wire 1 C ww_b [3] $end
$var wire 1 D ww_b [2] $end
$var wire 1 E ww_b [1] $end
$var wire 1 F ww_b [0] $end
$var wire 1 G ww_V $end
$var wire 1 H ww_y [3] $end
$var wire 1 I ww_y [2] $end
$var wire 1 J ww_y [1] $end
$var wire 1 K ww_y [0] $end
$var wire 1 L \Cout~output_o\ $end
$var wire 1 M \V~output_o\ $end
$var wire 1 N \y[3]~output_o\ $end
$var wire 1 O \y[2]~output_o\ $end
$var wire 1 P \y[1]~output_o\ $end
$var wire 1 Q \y[0]~output_o\ $end
$var wire 1 R \a[3]~input_o\ $end
$var wire 1 S \C[2]~input_o\ $end
$var wire 1 T \b[3]~input_o\ $end
$var wire 1 U \a[2]~input_o\ $end
$var wire 1 V \b[2]~input_o\ $end
$var wire 1 W \a[1]~input_o\ $end
$var wire 1 X \b[1]~input_o\ $end
$var wire 1 Y \a[0]~input_o\ $end
$var wire 1 Z \b[0]~input_o\ $end
$var wire 1 [ \inst8589|inst555|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ $end
$var wire 1 \ \inst8589|inst655|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ $end
$var wire 1 ] \inst8589|inst26|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0_combout\ $end
$var wire 1 ^ \inst8589|inst5466|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ $end
$var wire 1 _ \C[0]~input_o\ $end
$var wire 1 ` \inst8589|inst18|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $end
$var wire 1 a \C[1]~input_o\ $end
$var wire 1 b \inst8589|inst3|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ $end
$var wire 1 c \inst8589|inst655|LPM_ADD_SUB_component|auto_generated|op_1~1_combout\ $end
$var wire 1 d \inst8589|inst3|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~1_combout\ $end
$var wire 1 e \inst8589|inst3|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~2_combout\ $end
$var wire 1 f \inst8589|inst2|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ $end
$var wire 1 g \inst8589|inst4|LPM_ADD_SUB_component|auto_generated|op_1~0_combout\ $end
$var wire 1 h \inst8589|inst1|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ $end
$var wire 1 i \inst8589|inst23|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0_combout\ $end
$var wire 1 j \inst8589|inst|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0_combout\ $end
$var wire 1 k \inst8589|inst23|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ $end
$var wire 1 l \inst8589|inst3|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~1_combout\ $end
$var wire 1 m \inst8589|inst4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\ $end
$var wire 1 n \inst8589|inst3|LPM_MUX_component|auto_generated|ALT_INV_l2_w0_n0_mux_dataout~0_combout\ $end
$var wire 1 o \inst8589|inst655|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_combout\ $end
$var wire 1 p \inst8589|inst18|LPM_MUX_component|auto_generated|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ $end
$var wire 1 q \inst8589|inst5466|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\ $end
$var wire 1 r \inst8589|inst26|LPM_MUX_component|auto_generated|ALT_INV_l1_w2_n0_mux_dataout~0_combout\ $end
$var wire 1 s \inst8589|inst655|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\ $end
$var wire 1 t \inst8589|inst555|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~0_combout\ $end
$var wire 1 u \ALT_INV_a[3]~input_o\ $end
$var wire 1 v \ALT_INV_C[2]~input_o\ $end
$var wire 1 w \ALT_INV_b[3]~input_o\ $end
$var wire 1 x \ALT_INV_b[2]~input_o\ $end
$var wire 1 y \ALT_INV_a[2]~input_o\ $end
$var wire 1 z \ALT_INV_a[1]~input_o\ $end
$var wire 1 { \ALT_INV_b[1]~input_o\ $end
$var wire 1 | \ALT_INV_b[0]~input_o\ $end
$var wire 1 } \ALT_INV_a[0]~input_o\ $end
$var wire 1 ~ \ALT_INV_C[0]~input_o\ $end
$var wire 1 !! \ALT_INV_C[1]~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0-
02
13
x4
15
16
17
18
19
1:
0;
0G
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
1\
0]
0^
0_
1`
0a
0b
0c
0d
0e
0f
0g
0h
1i
0j
0k
1l
1m
1n
1o
0p
1q
1r
0s
1t
1u
1v
1w
1x
1y
1z
1{
1|
1}
1~
1!!
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0H
0I
0J
0K
0.
0/
00
01
$end
#10000
1"
1$
1%
1&
1B
1@
1D
1C
1T
1V
1U
1Y
0}
0y
0x
0w
1c
1]
0\
1f
1s
0r
0o
1^
0`
1p
0q
1O
1L
0i
1I
1k
1;
1/
1,
1M
1G
1-
#170000
1+
1>
1_
0~
1`
1d
1j
0l
0p
1e
1Q
0M
1K
0G
11
1N
0-
1H
1.
#320000
0+
0"
0$
0%
0&
0>
0B
0@
0D
0C
0T
0V
0U
0Y
0_
1~
1}
1y
1x
1w
0c
0]
1\
0^
0`
0d
0f
1i
0j
0k
1l
1p
1q
0s
1r
1o
1`
0e
0p
0Q
0O
0L
1M
0K
0I
0;
1G
01
0/
0N
0,
1-
0M
0H
0G
0.
0-
#1000000
