                                        
                                IC Compiler (TM)
                              IC Compiler-PC (TM)
                              IC Compiler-XP (TM)
                              IC Compiler-DP (TM)
                              IC Compiler-AG (TM)
                                        
                 Version K-2015.06 for linux64 - May 22, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...

### Executing common setup file 'ref/icc_settings.tcl' ...
### Processing procs.tcl...
The following procedures are defined for use in this workshop.
They are NOT standard IC Compiler commands.
CES_procs: 
 aa                   # always ask - Searches Synopsys help for both commands and variables
 async_domain         # set false paths between 2 clocks in both directions
 gen_reports          # Generates min/max timing, constraint and qor reports
 gui                  # Start or stop the GUI
 host_stats           # Display statistics of the current host (server)
 measure_time         # Run a command while measuring the time it takes
 report_placement_blockages # Display a summary of all placement blockages in the design
 report_route_guides  # Display a summary of all route guides in the design
 report_timer         # report the elapsed time of a named timer
 reset_timer          # Resets a named timer
 ring_it              # Creates a simple power ring around macros
 view                 # Display output of any command in a separate Tk window.
 vman                 # Display a man page using the GUI man reader or Tcl/TK.

set design_name risc8
risc8
############Design Data#########################
create_mw_lib  -technology ../../ref1/tech/cb13_6m.tf -mw_reference_library                           {../../ref1/mw_lib/ram16x128                            ../../ref1/mw_lib/io                            ../../ref1/mw_lib/ram4x32                            ../../ref1/mw_lib/ram8x64                            ../../ref1/mw_lib/special                            ../../ref1/mw_lib/sc                            ../../ref1/mw_lib/ram32x64 } -bus_naming_style {[%d]} -open risc8_icc
Start to load technology file ../../ref1/tech/cb13_6m.tf.
Warning: Layer 'PRODUM' is missing the attribute 'minSpacing'. (line 312) (TFCHK-014)
Warning: Layer 'PRODUM' is missing the attribute 'minWidth'. (line 312) (TFCHK-014)
Warning: Layer 'METAL' has a pitch 0.41 that does not match the recommended wire-to-via pitch 0.66. (TFCHK-049)
Warning: Layer 'METAL3' has a pitch 0.41 that does not match the doubled pitch 0.82 or tripled pitch 1.23. (TFCHK-050)
Warning: Layer 'METAL4' has a pitch 0.515 that does not match the doubled pitch 0.82 or tripled pitch 1.23. (TFCHK-050)
Warning: Layer 'METAL5' has a pitch 0.81 that does not match the doubled pitch 0.82 or tripled pitch 1.23. (TFCHK-050)
Warning: Layer 'METAL6' has a pitch 0.97 that does not match the doubled pitch 1.03 or tripled pitch 1.545. (TFCHK-050)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file ../../ref1/tech/cb13_6m.tf has been loaded successfully.
{risc8_icc}
set_tlu_plus_files -max_tluplus ../../ref1/tlup/cb13_6m_max.tluplus                    -min_tluplus ../../ref1/tlup/cb13_6m_min.tluplus                    -tech2itf_map  ../../ref1/tlup/cb13_6m.map
1
check_tlu_plus_files 

Sanity check for TLU+ vs MW-Tech files:
 max_tlu+: ../../ref1/tlup/cb13_6m_max.tluplus
 min_tlu+: ../../ref1/tlup/cb13_6m_min.tluplus
 mapping_file: ../../ref1/tlup/cb13_6m.map
 max_emul_tlu+: **NONE**
 min_emul_tlu+: **NONE**
 MW design lib: risc8_icc

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
1
read_verilog -verbose {../../dc/run/netlist/risc8.v}
Loading db file '/home/zhouwt/risc8/ref1/db/io_max.db'
Loading db file '/home/zhouwt/risc8/ref1/db/ram16x128_max.db'
Loading db file '/home/zhouwt/risc8/ref1/db/ram32x64_max.db'
Loading db file '/home/zhouwt/risc8/ref1/db/ram4x32_max.db'
Loading db file '/home/zhouwt/risc8/ref1/db/ram8x64_max.db'
Loading db file '/home/zhouwt/risc8/ref1/db/sc_max.db'
Loading db file '/home/zhouwt/risc8/ref1/db/sc_pg_max.db'
Loading db file '/home/zhouwt/risc8/ref1/db/special_max.db'
Loading db file '/home/zhouwt/risc8/ref1/db/io_min.db'
Loading db file '/home/zhouwt/risc8/ref1/db/ram16x128_min.db'
Loading db file '/home/zhouwt/risc8/ref1/db/ram32x64_min.db'
Loading db file '/home/zhouwt/risc8/ref1/db/ram4x32_min.db'
Loading db file '/home/zhouwt/risc8/ref1/db/ram8x64_min.db'
Loading db file '/home/zhouwt/risc8/ref1/db/sc_min.db'
Loading db file '/home/zhouwt/risc8/ref1/db/sc_pg_min.db'
Loading db file '/home/zhouwt/risc8/ref1/db/special_min.db'
Loading db file '/opt/synopsys/icc-201506/libraries/syn/dw_foundation.sldb'
Loading db file '/opt/synopsys/icc-201506/libraries/syn/gtech.db'
Loading db file '/opt/synopsys/icc-201506/libraries/syn/standard.sldb'

*****  Verilog HDL translation! *****

*****    Start Pass 1 *****
Compiling source file /home/zhouwt/risc8/dc/run/netlist/risc8.v

*****  Pass 1 Complete *****
Elapsed =    0:00:00, CPU =    0:00:00

*****  Verilog HDL translation! *****

*****    Start Pass 2 *****
Compiling source file /home/zhouwt/risc8/dc/run/netlist/risc8.v
Create hccell gclrsn1 according to FRAM view.
Create hccell sdnrq1 according to FRAM view.
Create hccell sdnrq2 according to FRAM view.
Create hccell sdnrq4 according to FRAM view.
Create hccell sdnrn1 according to FRAM view.
Create hccell sdnrb1 according to FRAM view.
Create hccell invbd2 according to FRAM view.
Create hccell invbd4 according to FRAM view.
Create hccell an02d1 according to FRAM view.
Create hccell nd02d1 according to FRAM view.
Create hccell nr02d1 according to FRAM view.
Create hccell nr02d0 according to FRAM view.
Create hccell buffd1 according to FRAM view.
Create hccell buffd4 according to FRAM view.
Create hccell bufbd4 according to FRAM view.
Create hccell nd12d0 according to FRAM view.
Create hccell nr02d2 according to FRAM view.
Create hccell inv0d1 according to FRAM view.
Create hccell xn02d1 according to FRAM view.
Create hccell nd02d0 according to FRAM view.
Create hccell mx02d0 according to FRAM view.
Create hccell invbd7 according to FRAM view.
Create hccell buffd7 according to FRAM view.
Create hccell bufbd2 according to FRAM view.
Create hccell an02d4 according to FRAM view.
Create hccell or02d1 according to FRAM view.
Create hccell nd02d2 according to FRAM view.
Create hccell an03d1 according to FRAM view.
Create hccell or03d1 according to FRAM view.
Create hccell or02d0 according to FRAM view.
Create hccell inv0d0 according to FRAM view.
Create hccell nd12d1 according to FRAM view.
Create hccell nr04d0 according to FRAM view.
Create hccell nr03d0 according to FRAM view.
Create hccell nd03d0 according to FRAM view.
Create hccell an02d2 according to FRAM view.
Create hccell nd04d0 according to FRAM view.
Create hccell nd02d4 according to FRAM view.
Create hccell aor21d2 according to FRAM view.
Create hccell an02d0 according to FRAM view.
Create hccell aor222d1 according to FRAM view.
Create hccell an04d0 according to FRAM view.
Create hccell an03d0 according to FRAM view.
Create hccell aor21d1 according to FRAM view.
Create hccell clk2d2 according to FRAM view.
Warning: In module 'cpu', instance 'U2984' has unconnected ports. (MWNL-220)
Create hccell an12d2 according to FRAM view.
Warning: In module 'cpu', instance 'U3011' has unconnected ports. (MWNL-220)
Create hccell aor31d4 according to FRAM view.
Create hccell nd12d2 according to FRAM view.
Create hccell mi02d0 according to FRAM view.
Create hccell xr02d1 according to FRAM view.
Create hccell mx02d1 according to FRAM view.
Create hccell aor22d1 according to FRAM view.
Create hccell an12d1 according to FRAM view.
Create hccell aon211d1 according to FRAM view.
Create hccell oan211d1 according to FRAM view.
Create hccell ora21d1 according to FRAM view.
Create hccell ora31d1 according to FRAM view.
Create hccell ora211d1 according to FRAM view.
Create hccell aoim22d1 according to FRAM view.
Create hccell aor211d1 according to FRAM view.
Create hccell or04d1 according to FRAM view.
Create hccell aor31d1 according to FRAM view.
Create hccell aoi22d1 according to FRAM view.
Create hccell or04d0 according to FRAM view.
Create hccell oai21d1 according to FRAM view.
Create hccell aoi211d1 according to FRAM view.

*****  Pass 2 Complete *****

*****   Verilog HDL translation completed! *****
Elapsed =    0:00:00, CPU =    0:00:00
Hierarchy Preservation is turned ON
The quick-attach skip-search mode has been turned on.
  Start axu naming escaping style change ...
  End axu naming escaping style change, status is 1
Checking single pin net for cell 'cpu.CEL' now...
Total number of cell instances: 2927
Total number of nets: 2960
Total number of ports: 113 (include 0 PG ports)
Total number of hierarchical cell instances: 82

The quick-attach skip-search mode has been turned off.
INFO:  total find 0 pg nets connected with tie net.
Elapsed =    0:00:00, CPU =    0:00:00
Information: Read verilog completed successfully.
1
read_sdc  -version Latest "../../dc/run/netlist/risc8.sdc"
Information: linking reference library : /home/zhouwt/risc8/ref1/mw_lib/ram16x128. (PSYN-878)
Information: linking reference library : /home/zhouwt/risc8/ref1/mw_lib/io. (PSYN-878)
Information: linking reference library : /home/zhouwt/risc8/ref1/mw_lib/ram4x32. (PSYN-878)
Information: linking reference library : /home/zhouwt/risc8/ref1/mw_lib/ram8x64. (PSYN-878)
Information: linking reference library : /home/zhouwt/risc8/ref1/mw_lib/special. (PSYN-878)
Information: linking reference library : /home/zhouwt/risc8/ref1/mw_lib/sc. (PSYN-878)
Information: linking reference library : /home/zhouwt/risc8/ref1/mw_lib/ram32x64. (PSYN-878)

  Linking design 'cpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (82 designs)              cpu.CEL, etc
  cb13io320_tsmc_max (library) /home/zhouwt/risc8/ref1/db/io_max.db
  ram16x128_max (library)     /home/zhouwt/risc8/ref1/db/ram16x128_max.db
  ram32x64_max (library)      /home/zhouwt/risc8/ref1/db/ram32x64_max.db
  ram4x32_max (library)       /home/zhouwt/risc8/ref1/db/ram4x32_max.db
  ram8x64_max (library)       /home/zhouwt/risc8/ref1/db/ram8x64_max.db
  cb13fs120_tsmc_max (library) /home/zhouwt/risc8/ref1/db/sc_max.db
  cb13fs120_tsmc_max (library) /home/zhouwt/risc8/ref1/db/sc_pg_max.db
  cb13special_max (library)   /home/zhouwt/risc8/ref1/db/special_max.db
  cb13io320_tsmc_min (library) /home/zhouwt/risc8/ref1/db/io_min.db
  ram16x128_min (library)     /home/zhouwt/risc8/ref1/db/ram16x128_min.db
  ram32x64_min (library)      /home/zhouwt/risc8/ref1/db/ram32x64_min.db
  ram4x32_min (library)       /home/zhouwt/risc8/ref1/db/ram4x32_min.db
  ram8x64_min (library)       /home/zhouwt/risc8/ref1/db/ram8x64_min.db
  cb13fs120_tsmc_min (library) /home/zhouwt/risc8/ref1/db/sc_min.db
  cb13fs120_tsmc_min (library) /home/zhouwt/risc8/ref1/db/sc_pg_min.db
  cb13special_min (library)   /home/zhouwt/risc8/ref1/db/special_min.db
  dw_foundation.sldb (library) /opt/synopsys/icc-201506/libraries/syn/dw_foundation.sldb

# GUI Debug: Building dc from empty. -- Time: 4sec 774ms
 Info: hierarchy_separator was changed to /

Reading SDC version 2.0...
 Info: hierarchy_separator was changed to /
1
source pad_cell_cons.tcl
Creating cell 'cornerll' in design 'cpu'.
Creating cell 'cornerlr' in design 'cpu'.
Creating cell 'cornerul' in design 'cpu'.
Creating cell 'cornerur' in design 'cpu'.
Information: Find library cell pv0i from library cb13io320_tsmc_max. Please run check_mv_design to ensure the lib cell has matching MV constraints. (UIED-89)
Creating cell 'vss1left' in design 'cpu'.
Creating cell 'vss1right' in design 'cpu'.
Creating cell 'vss1top' in design 'cpu'.
Creating cell 'vss1bottom' in design 'cpu'.
Information: Find library cell pvdi from library cb13io320_tsmc_max. Please run check_mv_design to ensure the lib cell has matching MV constraints. (UIED-89)
Creating cell 'vdd1left' in design 'cpu'.
Creating cell 'vdd1right' in design 'cpu'.
Creating cell 'vdd1top' in design 'cpu'.
Creating cell 'vdd1bottom' in design 'cpu'.
Information: Find library cell pv0a from library cb13io320_tsmc_max. Please run check_mv_design to ensure the lib cell has matching MV constraints. (UIED-89)
Creating cell 'vss2left' in design 'cpu'.
Creating cell 'vss2right' in design 'cpu'.
Creating cell 'vss2top' in design 'cpu'.
Creating cell 'vss2bottom' in design 'cpu'.
Information: Find library cell pvda from library cb13io320_tsmc_max. Please run check_mv_design to ensure the lib cell has matching MV constraints. (UIED-89)
Creating cell 'vdd2left' in design 'cpu'.
Creating cell 'vdd2right' in design 'cpu'.
Creating cell 'vdd2top' in design 'cpu'.
Creating cell 'vdd2bottom' in design 'cpu'.
1
create_floorplan -core_utilization 0.55 -left_io2core 80 -bottom_io2core 80 -right_io2core 80 -top_io2core 80
92 pads are constrained in TDF table
There are 16 IO pads 4 corner pads in total
Start to create wire tracks ...
Start to place pads/pins ...
Information: The orientation of Library cell "pfrelr" is "S". (APLUI-043)
Information: The orientation of Library cell "pv0i" is "E". (APLUI-043)
Information: The orientation of Library cell "pvdi" is "E". (APLUI-043)
Information: The orientation of Library cell "pv0a" is "E". (APLUI-043)
Information: The orientation of Library cell "pvda" is "E". (APLUI-043)
ERROR : No such pad/pin pad_iopad_0; Constraint ignored.
ERROR : No such pad/pin pad_iopad_1; Constraint ignored.
ERROR : No such pad/pin pad_iopad_2; Constraint ignored.
ERROR : No such pad/pin pad_iopad_3; Constraint ignored.
ERROR : No such pad/pin pad_iopad_4; Constraint ignored.
ERROR : No such pad/pin pad_iopad_5; Constraint ignored.
ERROR : No such pad/pin pad_iopad_6; Constraint ignored.
ERROR : No such pad/pin pad_iopad_7; Constraint ignored.
ERROR : No such pad/pin pad_iopad_8; Constraint ignored.
ERROR : No such pad/pin pad_iopad_9; Constraint ignored.
ERROR : No such pad/pin pad_iopad_10; Constraint ignored.
ERROR : No such pad/pin pad_iopad_11; Constraint ignored.
ERROR : No such pad/pin pad_iopad_12; Constraint ignored.
ERROR : No such pad/pin pad_iopad_13; Constraint ignored.
ERROR : No such pad/pin pad_iopad_14; Constraint ignored.
ERROR : No such pad/pin pad_iopad_15; Constraint ignored.
ERROR : No such pad/pin pclk_iopad; Constraint ignored.
ERROR : No such pad/pin pll_bypass_iopad; Constraint ignored.
ERROR : No such pad/pin pc_be_iopad_0; Constraint ignored.
ERROR : No such pad/pin pc_be_iopad_1; Constraint ignored.
ERROR : No such pad/pin pc_be_iopad_2; Constraint ignored.
ERROR : No such pad/pin pc_be_iopad_3; Constraint ignored.
ERROR : No such pad/pin pdevsel_n_iopad; Constraint ignored.
ERROR : No such pad/pin pframe_n_iopad; Constraint ignored.
ERROR : No such pad/pin pgnt_n_iopad; Constraint ignored.
ERROR : No such pad/pin pidsel_iopad; Constraint ignored.
ERROR : No such pad/pin pirdy_n_iopad; Constraint ignored.
ERROR : No such pad/pin ppar_iopad; Constraint ignored.
ERROR : No such pad/pin pperr_n_iopad; Constraint ignored.
ERROR : No such pad/pin preq_n_iopad; Constraint ignored.
ERROR : No such pad/pin prst_n_iopad; Constraint ignored.
ERROR : No such pad/pin pstop_n_iopad; Constraint ignored.
ERROR : No such pad/pin pserr_n_iopad; Constraint ignored.
ERROR : No such pad/pin ptrdy_n_iopad; Constraint ignored.
ERROR : No such pad/pin sys_clk_iopad; Constraint ignored.
ERROR : No such pad/pin sdr_clk_iopad; Constraint ignored.
ERROR : No such pad/pin sdram_A_iopad_0; Constraint ignored.
ERROR : No such pad/pin sdram_A_iopad_1; Constraint ignored.
ERROR : No such pad/pin sdram_A_iopad_2; Constraint ignored.
ERROR : No such pad/pin sdram_A_iopad_3; Constraint ignored.
ERROR : No such pad/pin sdram_A_iopad_4; Constraint ignored.
ERROR : No such pad/pin sdram_A_iopad_5; Constraint ignored.
ERROR : No such pad/pin sdram_A_iopad_6; Constraint ignored.
ERROR : No such pad/pin sdram_A_iopad_7; Constraint ignored.
ERROR : No such pad/pin sdram_A_iopad_8; Constraint ignored.
ERROR : No such pad/pin sdram_A_iopad_9; Constraint ignored.
ERROR : No such pad/pin sdram_BWS_iopad_0; Constraint ignored.
ERROR : No such pad/pin sdram_BWS_iopad_1; Constraint ignored.
ERROR : No such pad/pin sdram_LD_iopad; Constraint ignored.
ERROR : No such pad/pin sdram_RW_iopad; Constraint ignored.
ERROR : No such pad/pin powersave_iopad; Constraint ignored.
ERROR : No such pad/pin scan_en_iopad; Constraint ignored.
ERROR : No such pad/pin pm66en_iopad; Constraint ignored.
ERROR : No such pad/pin test_mode_iopad; Constraint ignored.
ERROR : No such pad/pin sdram_CK_iopad; Constraint ignored.
ERROR : No such pad/pin sdram_CKn_iopad; Constraint ignored.
ERROR : No such pad/pin sdram_DQ_iopad_0; Constraint ignored.
ERROR : No such pad/pin sdram_DQ_iopad_1; Constraint ignored.
ERROR : No such pad/pin sdram_DQ_iopad_2; Constraint ignored.
ERROR : No such pad/pin sdram_DQ_iopad_3; Constraint ignored.
ERROR : No such pad/pin sdram_DQ_iopad_4; Constraint ignored.
ERROR : No such pad/pin sdram_DQ_iopad_5; Constraint ignored.
ERROR : No such pad/pin sdram_DQ_iopad_6; Constraint ignored.
ERROR : No such pad/pin sdram_DQ_iopad_7; Constraint ignored.
ERROR : No such pad/pin sdram_DQ_iopad_8; Constraint ignored.
ERROR : No such pad/pin sdram_DQ_iopad_9; Constraint ignored.
ERROR : No such pad/pin sdram_DQ_iopad_10; Constraint ignored.
ERROR : No such pad/pin sdram_DQ_iopad_11; Constraint ignored.
ERROR : No such pad/pin sdram_DQ_iopad_12; Constraint ignored.
ERROR : No such pad/pin sdram_DQ_iopad_13; Constraint ignored.
ERROR : No such pad/pin sdram_DQ_iopad_14; Constraint ignored.
ERROR : No such pad/pin sdram_DQ_iopad_15; Constraint ignored.
There are 0 pads constrained by min IO spacing.

Running IO Placement Refinement...

IO Placement Refinement Completed Successfully.

Place pads/pins successfully
Warning: Pad cells edges are now open for terminal placement (FPHSM-0019)
Number of terminals created: 113.
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Name   Original Ports
cpu               113
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Completed pin assignment.
Elapsed =    0:00:01, CPU =    0:00:00
Planner Summary:
This floorplan is created by using tile name (unit).
	Row Direction = HORIZONTAL
	Control Parameter =  Aspect Ratio
	Core Utilization = 0.554
	Number Of Rows = 82
	Core Width = 304.63
	Core Height = 302.58
	Aspect Ratio = 0.993
	Double Back ON
	Flip First Row = NO
	Start From First Row = NO
Planner run through successfully.
1
insert_pad_filler -cell 
Error: value not specified for option '-cell' (CMD-008)
####################Planning####################
### Keepout ###
set_keepout_margin -type hard -all_macros -outer {20 20 20 20} 
1
create_fp_placement 
Warning: No scan chain found. (VFP-425)
CPU time for freeing timing design =    0:00:00
Elapsed time for freeing timing design =    0:00:00
num_cpus = 1
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
flip_chip = 0
*** Performing global placement...
Transferring Data From Milkyway...
Number of plan group pins = 0
Auto detecting hierarchy nodes for grouping ...
Warning: No hierarchy information in design. Hierarchy gravity turned off. (VFP-415)
  2 blocks freed
  0 bytes freed
Placement Effort Level: Low
Placement Design Stats
Num std     cells  = 2927 (fixed = 0)
Num macros  cells  = 0 (fixed = 0)
Num IOs     cells  = 20
Num bump    cells  = 0
Num LS/ISO  cells  = 0
Num no type cells  = 0
Num other   cells  = 0
Num cells with no net connections = 0
Num non-zero wt nets = 2959
Num     zero wt nets = 0
A net with highest fanout (84) is clk
grouping macros ...
0 macro arrays generated automatically.
0 array cells created
No large HMs were processed
coarse place 0% done.
coarse place 25% done.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
*********************************************
Report     : Virtual Flat Placement
Design     : cpu
Version    : K-2015.06
Date       : Wed May 15 16:31:52 2019
*********************************************

Total wirelength: 171979.25
Number of 100x100 tracks cell density regions: 49
Number of low (< 10%) cell density regions: 0 (0.000%)
Number of high (> 200%) cell density regions: 0 (0.000%)
Maximum cell density: 60.09% (at 539 576 577 614)
Checking hard macro to hard macro overlaps...
Number of hard macro to hard macro overlaps: 0
Checking hard macro to std cell overlaps...
Number of hard macro to std cell overlaps: 0
Checking plan group to plan group overlaps...
Number of plan group to plan group overlaps: 0
Number of TL cells overlapping PG: 0
Number of cells violating core area: 0
Total number of cells violating plan group or core area: 0
Transferring Data to Milkyway ...
*** global placement done.
Begin Overlap Removal...
Reference Point: Lower Left-hand corner of Core Base Array
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 82 horizontal rows
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Information: Running legalization in Fast-Mode! (DPI-029)
Warning: lib cell "pfrelr" of size (843 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pv0i" of size (147 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pvdi" of size (147 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pv0a" of size (147 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pvda" of size (147 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
 
****************************************
  Report : Chip Summary
  Design : cpu
  Version: K-2015.06
  Date   : Wed May 15 16:31:53 2019
****************************************
Std cell utilization: 55.43%  (33771/(60926-0))
(Non-fixed + Fixed)
Std cell utilization: 55.43%  (33771/(60926-0))
(Non-fixed only)
Chip area:            60926    sites, bbox (425.56 425.56 730.20 728.14) um
Std cell area:        33771    sites, (non-fixed:33771  fixed:0)
                      2927     cells, (non-fixed:2927   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       71 
Avg. std cell width:  11.93 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 82)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cpu
  Version: K-2015.06
  Date   : Wed May 15 16:31:53 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     none          ---         ---       via additive      ---
METAL4     none          ---         ---       via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
Legalizing 2927 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : cpu
  Version: K-2015.06
  Date   : Wed May 15 16:31:54 2019
****************************************

avg cell displacement:    1.144 um ( 0.31 row height)
max cell displacement:    3.504 um ( 0.95 row height)
std deviation:            0.594 um ( 0.16 row height)
number of cell moved:      2927 cells (out of 2927 cells)

Total 0 cells has large displacement (e.g. > 11.070 um or 3 row height)

Information: Fast-Mode Legalization Done! (DPI-030)
Completed Overlap Removal.
1
########connect power and ground#######
derive_pg_connection -power_net VDD  -power_pin VDD  -ground_net VSS  -ground_pin VSS
Information: connected 2947 power ports and 2947 ground ports
1
derive_pg_connection -power_net VDD  -ground_net VSS -tie
reconnected total 0 tie highs and 1421 tie lows
1
### Build rings around six groups of macros ###
set_fp_rail_region_constraints  -polygon {{366 1304} {366 1680} {763 1680} {763 1304}}
region is defined by user-specified coordinates.
Generating power plan synthesis region based on user-defined coordinates successfully.
1
set_fp_rail_region_constraints  -polygon {{366 940} {366 1300} {625 1300} {625 940}}
region is defined by user-specified coordinates.
Generating power plan synthesis region based on user-defined coordinates successfully.
1
set_fp_rail_region_constraints  -polygon {{926 1193} {926 1807} {1454 1807} {1454 1193}}
region is defined by user-specified coordinates.
Generating power plan synthesis region based on user-defined coordinates successfully.
1
set_fp_rail_region_constraints  -polygon {{1436 1660} {1436 1794} {1807 1794} {1807 1660}}
region is defined by user-specified coordinates.
Generating power plan synthesis region based on user-defined coordinates successfully.
1
set_fp_rail_region_constraints  -polygon {{1500 1300} {1500 1663} {1807 1663} {1807 1300}}
region is defined by user-specified coordinates.
Generating power plan synthesis region based on user-defined coordinates successfully.
1
set_fp_rail_region_constraints  -polygon {{1366 366} {1366 776} {1794 776} {1794 366}}
region is defined by user-specified coordinates.
Generating power plan synthesis region based on user-defined coordinates successfully.
1
create_fp_group_block_ring  -nets  {VDD VSS}  -horizontal_ring_layer METAL5 -horizontal_ring_offset 0.78 -horizontal_ring_width 3 -vertical_ring_layer METAL4 -vertical_ring_offset 0.73 -vertical_ring_width 3 -horizontal_strap_layer METAL5 -horizontal_strap_width 3 -vertical_strap_layer METAL4 -vertical_strap_width 3
Geometry mapping begins.
Removing all the files with the prefix cpu in the directory ./pna_output
Parasitics Operating Condition is max
Using [4 x 4] Fat Wire Table for METAL
Using [4 x 4] Fat Wire Table for METAL2
Using [4 x 4] Fat Wire Table for METAL3
Using [4 x 4] Fat Wire Table for METAL4
Using [3 x 3] Fat Wire Table for METAL5
Using [3 x 3] Fat Wire Table for METAL6

TLU+ File = ../../ref1/tlup/cb13_6m_max.tluplus
TLU+ File = ../../ref1/tlup/cb13_6m_min.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
TLU+ based extraction:
Resistance based on max model.
Using operating temperature of  25.00 degree Celsius.
Getting the info of via resistance from TLU+ model
Warning: Layer "CONT" (polyCont) exists in the MW-tech but not in the mapping AND ITF file. (TLUP-031)
lower mask id 0, upper mask id 1, via layer 13, resistivity 0.000000
lower mask id 1, upper mask id 2, via layer 17, resistivity 0.024571
lower mask id 2, upper mask id 3, via layer 21, resistivity 0.024571
lower mask id 3, upper mask id 4, via layer 25, resistivity 0.024571
lower mask id 4, upper mask id 5, via layer 29, resistivity 0.108902
lower mask id 5, upper mask id 6, via layer 33, resistivity 0.051085
Ignoring all CONN views
Warning: No power/ground pads are specified and no virtual pads are defined. (PNA-138)
Number of pad instances: 20
Geometry mapping took     0.12 seconds

Name of design : cpu
Number of cell instance masters in the library : 76
Error: Cannot find any hard macro block inside the given region
 (PNA-099)
Fail to create grouped block ring.
0
create_fp_group_block_ring  -nets  {VDD VSS}  -horizontal_ring_layer METAL5 -horizontal_ring_offset 0.78 -horizontal_ring_width 3 -vertical_ring_layer METAL4 -vertical_ring_offset 0.73 -vertical_ring_width 3 -horizontal_strap_layer METAL5 -horizontal_strap_width 3 -vertical_strap_layer METAL4 -vertical_strap_width 3
Geometry mapping begins.
Removing all the files with the prefix cpu in the directory ./pna_output
Parasitics Operating Condition is max
Using [4 x 4] Fat Wire Table for METAL
Using [4 x 4] Fat Wire Table for METAL2
Using [4 x 4] Fat Wire Table for METAL3
Using [4 x 4] Fat Wire Table for METAL4
Using [3 x 3] Fat Wire Table for METAL5
Using [3 x 3] Fat Wire Table for METAL6
TLU+ based extraction:
Resistance based on max model.
Using operating temperature of  25.00 degree Celsius.
Getting the info of via resistance from TLU+ model
lower mask id 0, upper mask id 1, via layer 13, resistivity 0.000000
lower mask id 1, upper mask id 2, via layer 17, resistivity 0.024571
lower mask id 2, upper mask id 3, via layer 21, resistivity 0.024571
lower mask id 3, upper mask id 4, via layer 25, resistivity 0.024571
lower mask id 4, upper mask id 5, via layer 29, resistivity 0.108902
lower mask id 5, upper mask id 6, via layer 33, resistivity 0.051085
Ignoring all CONN views
Warning: No power/ground pads are specified and no virtual pads are defined. (PNA-138)
Number of pad instances: 20
Geometry mapping took     0.11 seconds

Name of design : cpu
Number of cell instance masters in the library : 76
Error: Cannot find any hard macro block inside the given region
 (PNA-099)
Fail to create grouped block ring.
0
create_fp_group_block_ring  -nets  {VDD VSS}  -horizontal_ring_layer METAL5 -horizontal_ring_offset 0.78 -horizontal_ring_width 3 -vertical_ring_layer METAL4 -vertical_ring_offset 0.73 -vertical_ring_width 3 -horizontal_strap_layer METAL5 -horizontal_strap_width 3 -vertical_strap_layer METAL4 -vertical_strap_width 3
Geometry mapping begins.
Removing all the files with the prefix cpu in the directory ./pna_output
Parasitics Operating Condition is max
Using [4 x 4] Fat Wire Table for METAL
Using [4 x 4] Fat Wire Table for METAL2
Using [4 x 4] Fat Wire Table for METAL3
Using [4 x 4] Fat Wire Table for METAL4
Using [3 x 3] Fat Wire Table for METAL5
Using [3 x 3] Fat Wire Table for METAL6
TLU+ based extraction:
Resistance based on max model.
Using operating temperature of  25.00 degree Celsius.
Getting the info of via resistance from TLU+ model
lower mask id 0, upper mask id 1, via layer 13, resistivity 0.000000
lower mask id 1, upper mask id 2, via layer 17, resistivity 0.024571
lower mask id 2, upper mask id 3, via layer 21, resistivity 0.024571
lower mask id 3, upper mask id 4, via layer 25, resistivity 0.024571
lower mask id 4, upper mask id 5, via layer 29, resistivity 0.108902
lower mask id 5, upper mask id 6, via layer 33, resistivity 0.051085
Ignoring all CONN views
Warning: No power/ground pads are specified and no virtual pads are defined. (PNA-138)
Number of pad instances: 20
Geometry mapping took     0.10 seconds

Name of design : cpu
Number of cell instance masters in the library : 76
Error: Cannot find any hard macro block inside the given region
 (PNA-099)
Fail to create grouped block ring.
0
create_fp_group_block_ring  -nets  {VDD VSS}  -horizontal_ring_layer METAL5 -horizontal_ring_offset 0.78 -horizontal_ring_width 3 -vertical_ring_layer METAL4 -vertical_ring_offset 0.73 -vertical_ring_width 3 -horizontal_strap_layer METAL5 -horizontal_strap_width 3 -vertical_strap_layer METAL4 -vertical_strap_width 3
Geometry mapping begins.
Removing all the files with the prefix cpu in the directory ./pna_output
Parasitics Operating Condition is max
Using [4 x 4] Fat Wire Table for METAL
Using [4 x 4] Fat Wire Table for METAL2
Using [4 x 4] Fat Wire Table for METAL3
Using [4 x 4] Fat Wire Table for METAL4
Using [3 x 3] Fat Wire Table for METAL5
Using [3 x 3] Fat Wire Table for METAL6
TLU+ based extraction:
Resistance based on max model.
Using operating temperature of  25.00 degree Celsius.
Getting the info of via resistance from TLU+ model
lower mask id 0, upper mask id 1, via layer 13, resistivity 0.000000
lower mask id 1, upper mask id 2, via layer 17, resistivity 0.024571
lower mask id 2, upper mask id 3, via layer 21, resistivity 0.024571
lower mask id 3, upper mask id 4, via layer 25, resistivity 0.024571
lower mask id 4, upper mask id 5, via layer 29, resistivity 0.108902
lower mask id 5, upper mask id 6, via layer 33, resistivity 0.051085
Ignoring all CONN views
Warning: No power/ground pads are specified and no virtual pads are defined. (PNA-138)
Number of pad instances: 20
Geometry mapping took     0.09 seconds

Name of design : cpu
Number of cell instance masters in the library : 76
Error: Cannot find any hard macro block inside the given region
 (PNA-099)
Fail to create grouped block ring.
0
create_fp_group_block_ring  -nets  {VDD VSS}  -horizontal_ring_layer METAL5 -horizontal_ring_offset 0.78 -horizontal_ring_width 3 -vertical_ring_layer METAL4 -vertical_ring_offset 0.73 -vertical_ring_width 3 -horizontal_strap_layer METAL5 -horizontal_strap_width 3 -vertical_strap_layer METAL4 -vertical_strap_width 3
Geometry mapping begins.
Removing all the files with the prefix cpu in the directory ./pna_output
Parasitics Operating Condition is max
Using [4 x 4] Fat Wire Table for METAL
Using [4 x 4] Fat Wire Table for METAL2
Using [4 x 4] Fat Wire Table for METAL3
Using [4 x 4] Fat Wire Table for METAL4
Using [3 x 3] Fat Wire Table for METAL5
Using [3 x 3] Fat Wire Table for METAL6
TLU+ based extraction:
Resistance based on max model.
Using operating temperature of  25.00 degree Celsius.
Getting the info of via resistance from TLU+ model
lower mask id 0, upper mask id 1, via layer 13, resistivity 0.000000
lower mask id 1, upper mask id 2, via layer 17, resistivity 0.024571
lower mask id 2, upper mask id 3, via layer 21, resistivity 0.024571
lower mask id 3, upper mask id 4, via layer 25, resistivity 0.024571
lower mask id 4, upper mask id 5, via layer 29, resistivity 0.108902
lower mask id 5, upper mask id 6, via layer 33, resistivity 0.051085
Ignoring all CONN views
Warning: No power/ground pads are specified and no virtual pads are defined. (PNA-138)
Number of pad instances: 20
Geometry mapping took     0.10 seconds

Name of design : cpu
Number of cell instance masters in the library : 76
Error: Cannot find any hard macro block inside the given region
 (PNA-099)
Fail to create grouped block ring.
0
create_fp_group_block_ring  -nets  {VDD VSS}  -horizontal_ring_layer METAL5 -horizontal_ring_offset 0.78 -horizontal_ring_width 3 -vertical_ring_layer METAL4 -vertical_ring_offset 0.73 -vertical_ring_width 3 -horizontal_strap_layer METAL5 -horizontal_strap_width 3 -vertical_strap_layer METAL4 -vertical_strap_width 3
Geometry mapping begins.
Removing all the files with the prefix cpu in the directory ./pna_output
Parasitics Operating Condition is max
Using [4 x 4] Fat Wire Table for METAL
Using [4 x 4] Fat Wire Table for METAL2
Using [4 x 4] Fat Wire Table for METAL3
Using [4 x 4] Fat Wire Table for METAL4
Using [3 x 3] Fat Wire Table for METAL5
Using [3 x 3] Fat Wire Table for METAL6
TLU+ based extraction:
Resistance based on max model.
Using operating temperature of  25.00 degree Celsius.
Getting the info of via resistance from TLU+ model
lower mask id 0, upper mask id 1, via layer 13, resistivity 0.000000
lower mask id 1, upper mask id 2, via layer 17, resistivity 0.024571
lower mask id 2, upper mask id 3, via layer 21, resistivity 0.024571
lower mask id 3, upper mask id 4, via layer 25, resistivity 0.024571
lower mask id 4, upper mask id 5, via layer 29, resistivity 0.108902
lower mask id 5, upper mask id 6, via layer 33, resistivity 0.051085
Ignoring all CONN views
Warning: No power/ground pads are specified and no virtual pads are defined. (PNA-138)
Number of pad instances: 20
Geometry mapping took     0.10 seconds

Name of design : cpu
Number of cell instance masters in the library : 76
Error: Cannot find any hard macro block inside the given region
 (PNA-099)
Fail to create grouped block ring.
0
commit_fp_group_block_ring
Error: Please invoke create_fp_group_block_ring before using commit_fp_group_block_ring
 (PNA-099)
1
set_fp_rail_region_constraints -remove
PNS region is removed successfully.
1
## Complete the power grid structure: Ring around individual PLL macro, vertical/horizontal straps, and core ring ##
set_fp_rail_constraints -add_layer  -layer METAL5 -direction horizontal -max_strap 24 -min_strap 2 -min_width 2 -max_width 4 -spacing 0.6
1
set_fp_rail_constraints -add_layer  -layer METAL4 -direction vertical -max_strap 24 -min_strap 2 -min_width 2 -max_width 4 -spacing 0.6
1
set_fp_rail_constraints  -set_ring -horizontal_ring_layer { METAL3 } -vertical_ring_layer { METAL2 } -ring_max_width 12 -ring_min_width 10 -extend_strap core_ring
1
set_fp_block_ring_constraints -add -horizontal_layer METAL5 -horizontal_width 3 -horizontal_offset 0.600 -vertical_layer METAL4 -vertical_width 3 -vertical_offset 0.600 -block_type instance  -block {I_CLOCK_GEN/I_PLL_PCI} -net  {VDD VSS}
Error: Cannot find instance I_CLOCK_GEN/I_PLL_PCI in the design. (PNA-029)
1
set_fp_rail_constraints -set_global   -no_routing_over_hard_macros
1
synthesize_fp_rail  -nets {VDD VSS} -voltage_supply 1.32 -synthesize_power_plan -power_budget 350 -pad_masters { pv0i pvdi }
Geometry mapping begins.
Removing all the files with the prefix cpu in the directory ./pna_output
Parasitics Operating Condition is max
Using [4 x 4] Fat Wire Table for METAL
Using [4 x 4] Fat Wire Table for METAL2
Using [4 x 4] Fat Wire Table for METAL3
Using [4 x 4] Fat Wire Table for METAL4
Using [3 x 3] Fat Wire Table for METAL5
Using [3 x 3] Fat Wire Table for METAL6
TLU+ based extraction:
Resistance based on max model.
Using operating temperature of  25.00 degree Celsius.
Getting the info of via resistance from TLU+ model
lower mask id 0, upper mask id 1, via layer 13, resistivity 0.000000
lower mask id 1, upper mask id 2, via layer 17, resistivity 0.024571
lower mask id 2, upper mask id 3, via layer 21, resistivity 0.024571
lower mask id 3, upper mask id 4, via layer 25, resistivity 0.024571
lower mask id 4, upper mask id 5, via layer 29, resistivity 0.108902
lower mask id 5, upper mask id 6, via layer 33, resistivity 0.051085
Ignoring all CONN views
Number of pad instances: 8
Geometry mapping took     0.10 seconds

Name of design : cpu
Number of cell instance masters in the library : 76
Number of cell instances in the design : 2947
Power Network Synthesis Begins ...
Target IR drop : 132.000 mV
Processing net VDD ...
Average power dissipation in cpu :   350.00 mW
Power supply voltage :     1.32 V
Average current in cpu :   265.15 mA
25 percent of initial power plan synthesis is done.
50 percent of initial power plan synthesis is done.
75 percent of initial power plan synthesis is done.
100 percent of initial power plan synthesis is done.
Performing Wire Cutting and Resizing of net VDD for Honoring Blockage Constraints
Processing 7x7 straps
Number of power pads reaching to the power ports of the leaf cells or blocks: 8
Total assigned virtual connection port current is 265.151505
Total assigned connected port current is 0.000000
Total assigned current is 265.151505
Total floating virtual connection port current is 0.000000
Total floating connected port current is 0.000000
Simulation begin ...
Pad Cell vdd1right at (810.195 479.755) Supplies   68.41 mA Current (25.80%)
Pad Cell vdd1top at (480.440 808.145) Supplies   68.38 mA Current (25.79%)
Pad Cell vdd1bottom at (480.440 0.000) Supplies   56.43 mA Current (21.28%)
Pad Cell vdd1left at (0.000 479.755) Supplies   51.93 mA Current (19.59%)
Pad Cell vss1top at (615.315 808.145) Supplies    7.97 mA Current (3.01%)
Pad Cell vss1bottom at (615.315 0.000) Supplies    6.29 mA Current (2.37%)
Pad Cell vss1right at (810.195 613.950) Supplies    3.32 mA Current (1.25%)
Pad Cell vss1left at (0.000 613.950) Supplies    2.41 mA Current (0.91%)
Total Current from Pad Cells:  265.15 mA (100.00%)
Total Current from Virtual Pads:    0.00 mA (0.00%)
Maximum IR drop in cpu : 91.77 mV
Maximum current in cpu : 68.414 mA
Maximum EM of wires in cpu : 7.971829e+01 A/cm, layer METAL6
Maximum EM of vias in cpu : 8.349221e+05 A/cm_square, layer VIA4
The PNS synthesizes the net VDD successfully
The maximum IR drop of the synthesized net VDD is  91.765 mV
Processing net VSS ...
Average power dissipation in cpu :   350.00 mW
Power supply voltage :     1.32 V
Average current in cpu :   265.15 mA
Performing Wire Cutting of net VSS for Honoring Blockage Constraints
Number of power pads reaching to the power ports of the leaf cells or blocks: 8
Total assigned virtual connection port current is 265.151505
Total assigned connected port current is 0.000000
Total assigned current is 265.151505
Total floating virtual connection port current is 0.000000
Total floating connected port current is 0.000000
Simulation begin ...
Pad Cell vss1bottom at (615.315 0.000) Supplies   72.76 mA Current (27.44%)
Pad Cell vss1left at (0.000 613.950) Supplies   67.36 mA Current (25.40%)
Pad Cell vss1top at (615.315 808.145) Supplies   60.42 mA Current (22.79%)
Pad Cell vss1right at (810.195 613.950) Supplies   49.88 mA Current (18.81%)
Pad Cell vdd1bottom at (480.440 0.000) Supplies    5.86 mA Current (2.21%)
Pad Cell vdd1top at (480.440 808.145) Supplies    4.73 mA Current (1.78%)
Pad Cell vdd1left at (0.000 479.755) Supplies    2.41 mA Current (0.91%)
Pad Cell vdd1right at (810.195 479.755) Supplies    1.73 mA Current (0.65%)
Total Current from Pad Cells:  265.15 mA (100.00%)
Total Current from Virtual Pads:    0.00 mA (0.00%)
Maximum IR drop in cpu : 91.30 mV
Maximum current in cpu : 72.759 mA
Maximum EM of wires in cpu : 7.629210e+01 A/cm, layer METAL4
Maximum EM of vias in cpu : 8.549483e+05 A/cm_square, layer VIA4
The PPS synthesizes the net VSS successfully
The maximum IR drop of the synthesized net VSS is  91.296

The statistics of PNS results
Global Constraints Setting
Remove Floating Segments:	On
Use Stack Via:			On
Same PG Width Sizing:		On
Optimize Track Usage:		Off
Keep Ring Outside Core Area:	Off
No Straps Over Hard Macros:	On
No Straps Over Plan Groups:	Off
No Straps Over Soft Macros:	Off
Ignore Blockage:		Off
Target IR drop :  132.00 mV
Net name : VDD
IR drop of the synthesized net :   91.77 mV
Core ring segment: Horizontal: METAL3, Width: 10.000 microns
Core ring segment: Vertical: METAL2, Width: 10.000 microns
Layer: METAL5, Direction: Horizontal, # of Straps: 7, PG spacing
The maximum width of straps: 2.000 microns
The average width of straps: 2.000 microns
Layer: METAL4, Direction: Vertical, # of Straps: 7, PG spacing
The maximum width of straps: 2.000 microns
The average width of straps: 2.000 microns
The percentage of routing tracks used by the power net VDD for layer METAL6: 0.00%
The percentage of routing tracks used by the power net VDD for layer METAL5: 0.79%
The percentage of routing tracks used by the power net VDD for layer METAL4: 0.75%
The percentage of routing tracks used by the power net VDD for layer METAL3: 0.80%
The percentage of routing tracks used by the power net VDD for layer METAL2: 0.79%
The percentage of routing tracks used by the power net VDD for layer METAL: 0.00%
The average percentage of routing tracks used by net VDD : 0.52%
Net name : VSS
IR drop of the synthesized net :   91.30 mV
Core ring segment: Horizontal: METAL3, Width: 10.000 microns
Core ring segment: Vertical: METAL2, Width: 10.000 microns
Layer: METAL5, Direction: Horizontal, # of Straps: 7, PG spacing
The maximum width of straps: 2.000 microns
The average width of straps: 2.000 microns
Layer: METAL4, Direction: Vertical, # of Straps: 7, PG spacing
The maximum width of straps: 2.000 microns
The average width of straps: 2.000 microns
The percentage of routing tracks used by the power net VSS for layer METAL6: 0.00%
The percentage of routing tracks used by the power net VSS for layer METAL5: 0.75%
The percentage of routing tracks used by the power net VSS for layer METAL4: 0.71%
The percentage of routing tracks used by the power net VSS for layer METAL3: 0.76%
The percentage of routing tracks used by the power net VSS for layer METAL2: 0.76%
The percentage of routing tracks used by the power net VSS for layer METAL: 0.00%
The average percentage of routing tracks used by net VSS : 0.50%
Generating instance power and IR drop file ./pna_output/cpu.inst_hl.pna
Maximum instance IR drop : 183.061 mV at regs_dram_clk_gate_mem_reg_67_/latch (555.945 576.855)
Memory usage for design data :      37609.472 Kbytes
Generating Power Routing Tcl commands file ./pna_output/create_pns_pg.tcl
Overall takes     0.09 seconds
Please read cpu.PNS.log for detail information
Creating PNS Replay file ./pna_output/pns_replay.tcl
Power network synthesis is done successfully.
Reading power network analysis highlight file: ./pna_output/cpu.VDD.pw_hl.pna ...
Setting the IR threshold of drop ratio display to 0.100 mV
Successfully create error file ./pna_output/VDD.VD.report
Successfully loaded voltage drop map
Report display map data ...
Successfully created the VD report file icc_gui.output
1
commit_fp_rail
Committing the synthesized power plan ... 
Done with committing power plan!
1
preroute_instances  -ignore_macros -ignore_cover_cells -primary_routing_layer pin -extend_for_multiple_connections -extension_gap 20
Using [4 x 4] Fat Wire Table for METAL
Using [4 x 4] Fat Wire Table for METAL2
Using [4 x 4] Fat Wire Table for METAL3
Using [4 x 4] Fat Wire Table for METAL4
Using [3 x 3] Fat Wire Table for METAL5
Using [3 x 3] Fat Wire Table for METAL6
Instance being processed:
 [1] vdd2top
 [2] vdd1top
 [3] vss1top
 [4] vss2top
 [5] vdd2bottom
 [6] vdd1bottom
 [7] vss1bottom
 [8] vss2bottom
 [9] vdd2right
 [10] vdd1right
 [11] vss1right
WARNING:  Failed to make a connection for the following pin:
((810.195, 650.020) (811.015, 659.720)) (Net: VSS)(wire on layer: METAL2 [18])
Warning: wire dropped because obstruction, ((788.850 650.020) (812.130 659.720)) (Net: VSS) (Layer: METAL [14]) is blocked by ((809.775 612.850) (1081.935 675.050)) (Net: null) (Layer: METAL [14]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((810.195, 639.100) (811.015, 648.800)) (Net: VSS)(wire on layer: METAL2 [18])
Warning: wire dropped because obstruction, ((788.850 639.100) (812.130 648.800)) (Net: VSS) (Layer: METAL [14]) is blocked by ((809.775 612.850) (1081.935 675.050)) (Net: null) (Layer: METAL [14]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((810.195, 628.180) (811.015, 637.880)) (Net: VSS)(wire on layer: METAL2 [18])
Warning: wire dropped because obstruction, ((788.850 628.180) (812.130 637.880)) (Net: VSS) (Layer: METAL [14]) is blocked by ((809.775 612.850) (1081.935 675.050)) (Net: null) (Layer: METAL [14]). (PGRT-030)
 [12] vss2right
 [13] vdd2left
 [14] vdd1left
 [15] vss1left
WARNING:  Failed to make a connection for the following pin:
((344.745, 628.180) (345.565, 637.880)) (Net: VSS)(wire on layer: METAL2 [18])
Warning: wire dropped because obstruction, ((343.620 628.180) (366.900 637.880)) (Net: VSS) (Layer: METAL [14]) is blocked by ((73.825 612.850) (345.985 675.050)) (Net: null) (Layer: METAL [14]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((344.745, 639.100) (345.565, 648.800)) (Net: VSS)(wire on layer: METAL2 [18])
Warning: wire dropped because obstruction, ((343.620 639.100) (366.900 648.800)) (Net: VSS) (Layer: METAL [14]) is blocked by ((73.825 612.850) (345.985 675.050)) (Net: null) (Layer: METAL [14]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((344.745, 650.020) (345.565, 659.720)) (Net: VSS)(wire on layer: METAL2 [18])
Warning: wire dropped because obstruction, ((343.620 650.020) (366.900 659.720)) (Net: VSS) (Layer: METAL [14]) is blocked by ((73.825 612.850) (345.985 675.050)) (Net: null) (Layer: METAL [14]). (PGRT-030)
 [16] vss2left
 [20] [done] 

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
	Peak Memory =      348M Data =        0M
1
preroute_instances  -ignore_pads -ignore_cover_cells -primary_routing_layer pin
Instance being processed:
 [done] 

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
	Peak Memory =      348M Data =        0M
1
preroute_standard_cells -extend_for_multiple_connections  -extension_gap 20 -connect horizontal  -remove_floating_pieces  -do_not_route_over_macros  -fill_empty_rows  -port_filter_mode off -cell_master_filter_mode off -cell_instance_filter_mode off -voltage_area_filter_mode off -route_type {P/G Std. Cell Pin Conn}
Using [4 x 4] Fat Wire Table for METAL
Using [4 x 4] Fat Wire Table for METAL2
Using [4 x 4] Fat Wire Table for METAL3
Using [4 x 4] Fat Wire Table for METAL4
Using [3 x 3] Fat Wire Table for METAL5
Using [3 x 3] Fat Wire Table for METAL6
Prerouting standard cells horizontally: 
Warning: wire dropped because obstruction, ((730.190 429.255) (730.990 429.565)) (Net: VDD) (Layer: METAL [14]) is blocked by ((717.895 428.945) (730.195 429.255)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((730.190 432.635) (730.990 432.945)) (Net: VSS) (Layer: METAL [14]) is blocked by ((728.555 432.945) (730.195 433.255)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
 [10.45%]  
 [20.57%]  
 [32.18%]  
 [42.84%]  
 [53.16%]  
Warning: wire dropped because obstruction, ((730.190 602.375) (730.990 602.685)) (Net: VSS) (Layer: METAL [14]) is blocked by ((727.325 602.685) (730.195 602.995)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
 [64.50%]  
Warning: wire dropped because obstruction, ((425.565 617.445) (426.365 617.755)) (Net: VSS) (Layer: METAL [14]) is blocked by ((426.385 617.135) (438.685 617.445)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((730.190 635.895) (730.990 636.205)) (Net: VDD) (Layer: METAL [14]) is blocked by ((717.895 635.585) (730.195 635.895)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
 [76.49%]  
Warning: wire dropped because obstruction, ((730.190 646.965) (730.990 647.275)) (Net: VSS) (Layer: METAL [14]) is blocked by ((717.895 646.655) (730.195 646.965)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((730.190 642.965) (730.990 643.275)) (Net: VDD) (Layer: METAL [14]) is blocked by ((717.895 643.275) (730.195 643.585)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((730.190 680.175) (730.990 680.485)) (Net: VDD) (Layer: METAL [14]) is blocked by ((724.865 679.865) (730.195 680.175)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((730.190 668.795) (730.990 669.105)) (Net: VSS) (Layer: METAL [14]) is blocked by ((717.895 669.105) (730.195 669.415)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
 [89.44%]  
Warning: wire dropped because obstruction, ((730.190 698.315) (730.990 698.625)) (Net: VSS) (Layer: METAL [14]) is blocked by ((717.895 698.625) (730.195 698.935)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((730.190 709.695) (730.990 710.005)) (Net: VDD) (Layer: METAL [14]) is blocked by ((717.895 709.385) (730.195 709.695)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((730.190 720.455) (730.990 720.765)) (Net: VSS) (Layer: METAL [14]) is blocked by ((717.895 720.765) (730.195 721.075)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((730.190 724.455) (730.990 724.765)) (Net: VDD) (Layer: METAL [14]) is blocked by ((717.895 724.145) (730.195 724.455)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((730.190 713.075) (730.990 713.385)) (Net: VSS) (Layer: METAL [14]) is blocked by ((717.895 713.385) (730.195 713.695)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
 [100.00%]  
 [done] 

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:01
	Peak Memory =      348M Data =        0M
1
#analyze_fp_rail  -nets {VDD VSS} -power_budget 80 -voltage_supply 1# 
create_fp_placement -incremental all
Warning: No scan chain found. (VFP-425)
CPU time for freeing timing design =    0:00:00
Elapsed time for freeing timing design =    0:00:00
num_cpus = 1
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
flip_chip = 0
*** Performing global placement...
Transferring Data From Milkyway...
Number of plan group pins = 0
Auto detecting hierarchy nodes for grouping ...
Warning: No hierarchy information in design. Hierarchy gravity turned off. (VFP-415)
  1 blocks freed
  0 bytes freed
Placement Effort Level: Low
Placement Design Stats
Num std     cells  = 2927 (fixed = 0)
Num macros  cells  = 0 (fixed = 0)
Num IOs     cells  = 20
Num bump    cells  = 0
Num LS/ISO  cells  = 0
Num no type cells  = 0
Num other   cells  = 0
Num cells with no net connections = 0
Num non-zero wt nets = 2959
Num     zero wt nets = 0
A net with highest fanout (84) is clk
grouping macros ...
0 macro arrays generated automatically.
0 array cells created
No large HMs were processed
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
*********************************************
Report     : Virtual Flat Placement
Design     : cpu
Version    : K-2015.06
Date       : Wed May 15 16:31:56 2019
*********************************************

Total wirelength: 170574.55
Number of 100x100 tracks cell density regions: 49
Number of low (< 10%) cell density regions: 0 (0.000%)
Number of high (> 200%) cell density regions: 0 (0.000%)
Maximum cell density: 57.68% (at 539 614 577 652)
Checking hard macro to hard macro overlaps...
Number of hard macro to hard macro overlaps: 0
Checking hard macro to std cell overlaps...
Number of hard macro to std cell overlaps: 0
Checking plan group to plan group overlaps...
Number of plan group to plan group overlaps: 0
Number of TL cells overlapping PG: 0
Number of cells violating core area: 0
Total number of cells violating plan group or core area: 0
Transferring Data to Milkyway ...
*** global placement done.
Begin Overlap Removal...
Reference Point: Lower Left-hand corner of Core Base Array
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 82 horizontal rows
    60 pre-routes for placement blockage/checking
    143 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Information: Running legalization in Fast-Mode! (DPI-029)
Warning: lib cell "pfrelr" of size (843 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pv0i" of size (147 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pvdi" of size (147 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pv0a" of size (147 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pvda" of size (147 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
 
****************************************
  Report : Chip Summary
  Design : cpu
  Version: K-2015.06
  Date   : Wed May 15 16:31:57 2019
****************************************
Std cell utilization: 55.43%  (33771/(60926-0))
(Non-fixed + Fixed)
Std cell utilization: 55.43%  (33771/(60926-0))
(Non-fixed only)
Chip area:            60926    sites, bbox (425.56 425.56 730.20 728.14) um
Std cell area:        33771    sites, (non-fixed:33771  fixed:0)
                      2927     cells, (non-fixed:2927   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       71 
Avg. std cell width:  11.93 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 82)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cpu
  Version: K-2015.06
  Date   : Wed May 15 16:31:57 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     none          ---         ---       via additive      ---
METAL4     none          ---         ---       via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
Legalizing 2927 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : cpu
  Version: K-2015.06
  Date   : Wed May 15 16:31:58 2019
****************************************

avg cell displacement:    1.171 um ( 0.32 row height)
max cell displacement:    3.680 um ( 1.00 row height)
std deviation:            0.563 um ( 0.15 row height)
number of cell moved:      2927 cells (out of 2927 cells)

Total 0 cells has large displacement (e.g. > 11.070 um or 3 row height)

Information: Fast-Mode Legalization Done! (DPI-030)
Completed Overlap Removal.
1
#########################################################################
########################<<< Place_opt>>>#################################
#########################################################################
read_sdc  -version Latest "../../dc/run/netlist/risc8.sdc"
Information: linking reference library : /home/zhouwt/risc8/ref1/mw_lib/ram16x128. (PSYN-878)
Information: linking reference library : /home/zhouwt/risc8/ref1/mw_lib/io. (PSYN-878)
Information: linking reference library : /home/zhouwt/risc8/ref1/mw_lib/ram4x32. (PSYN-878)
Information: linking reference library : /home/zhouwt/risc8/ref1/mw_lib/ram8x64. (PSYN-878)
Information: linking reference library : /home/zhouwt/risc8/ref1/mw_lib/special. (PSYN-878)
Information: linking reference library : /home/zhouwt/risc8/ref1/mw_lib/sc. (PSYN-878)
Information: linking reference library : /home/zhouwt/risc8/ref1/mw_lib/ram32x64. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)

  Linking design 'cpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (82 designs)              cpu.CEL, etc
  cb13io320_tsmc_max (library) /home/zhouwt/risc8/ref1/db/io_max.db
  ram16x128_max (library)     /home/zhouwt/risc8/ref1/db/ram16x128_max.db
  ram32x64_max (library)      /home/zhouwt/risc8/ref1/db/ram32x64_max.db
  ram4x32_max (library)       /home/zhouwt/risc8/ref1/db/ram4x32_max.db
  ram8x64_max (library)       /home/zhouwt/risc8/ref1/db/ram8x64_max.db
  cb13fs120_tsmc_max (library) /home/zhouwt/risc8/ref1/db/sc_max.db
  cb13fs120_tsmc_max (library) /home/zhouwt/risc8/ref1/db/sc_pg_max.db
  cb13special_max (library)   /home/zhouwt/risc8/ref1/db/special_max.db
  cb13io320_tsmc_min (library) /home/zhouwt/risc8/ref1/db/io_min.db
  ram16x128_min (library)     /home/zhouwt/risc8/ref1/db/ram16x128_min.db
  ram32x64_min (library)      /home/zhouwt/risc8/ref1/db/ram32x64_min.db
  ram4x32_min (library)       /home/zhouwt/risc8/ref1/db/ram4x32_min.db
  ram8x64_min (library)       /home/zhouwt/risc8/ref1/db/ram8x64_min.db
  cb13fs120_tsmc_min (library) /home/zhouwt/risc8/ref1/db/sc_min.db
  cb13fs120_tsmc_min (library) /home/zhouwt/risc8/ref1/db/sc_pg_min.db
  cb13special_min (library)   /home/zhouwt/risc8/ref1/db/special_min.db
  dw_foundation.sldb (library) /opt/synopsys/icc-201506/libraries/syn/dw_foundation.sldb

# GUI Debug: Building dc from empty. -- Time: 2sec 183ms
 Info: hierarchy_separator was changed to /

Reading SDC version 2.0...
 Info: hierarchy_separator was changed to /
1
#read_def chip.scandef
set_dont_touch_placement [all_macro_cells]
Error: Error in argument 'object_list'. 'No objects specified to set_dont_touch_placement'. (PSYN-052)
0
check_physical_design -stage pre_place_opt
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
Information: Disabling timing checks inside check_ilm 
Information: Disabling timing checks inside check_block_abstraction 
checking tluplus...
CPD_Runtime: ::check_tlu_plus_files CPU:          0 s (  0.00 hr) MEM 350 Mb
checking physical objects...
CPD_Runtime: ::get_placement_area CPU:          0 s (  0.00 hr) MEM 350 Mb
CPD_Runtime: report_routing_metal_info CPU:          0 s (  0.00 hr) MEM 350 Mb
CPD_Runtime: check_track_and_unit CPU:          0 s (  0.00 hr) MEM 350 Mb
CPD_Runtime: check_layer_direction CPU:          0 s (  0.00 hr) MEM 350 Mb
CPD_Runtime: check_physical_only_ports CPU:          0 s (  0.00 hr) MEM 350 Mb
checking database...
CPD_Runtime: ::check_database CPU:          0 s (  0.00 hr) MEM 350 Mb
CPD_Runtime: report_taint -dump_errors CPU:          0 s (  0.00 hr) MEM 350 Mb
Information: Disabling check_timing in check_physical_design
checking HFN/ideal/dont_touch nets...
CPD_Runtime: check_for_HFN_dont_touch_nets CPU:          0 s (  0.00 hr) MEM 350 Mb
Information: Disabling timing checks inside check_block_abstraction
CPD_Runtime: check_block_abstraction -stage pre_place_opt CPU:          0 s (  0.00 hr) MEM 350 Mb
checking placement constraints...
CPD_Runtime: check_placement_utilization_violation CPU:          0 s (  0.00 hr) MEM 350 Mb
checking for unconnected tie pins...
CPD_Runtime: cpd_check_tie_connection CPU:          0 s (  0.00 hr) MEM 350 Mb
checking for too many Restricted cells...
CPD_Runtime: cpd_check_cells_restrictions CPU:          0 s (  0.00 hr) MEM 350 Mb
check bounds...
CPD_Runtime: check_bound_utilization CPU:          0 s (  0.00 hr) MEM 350 Mb
CPD_Runtime: check_bounds CPU:          0 s (  0.00 hr) MEM 350 Mb
CPD_Runtime: cpd_check_bounds_overlap CPU:          0 s (  0.00 hr) MEM 350 Mb
check voltage area...
CPD_Runtime: check_va_utilization CPU:          0 s (  0.00 hr) MEM 350 Mb
CPD_Runtime: placement_check CPU:          2 s (  0.00 hr) MEM 350 Mb
CPD_Runtime: report_fp_placement CPU:          0 s (  0.00 hr) MEM 350 Mb
CPD_Runtime: ::check_physical_constraints CPU:          0 s (  0.00 hr) MEM 350 Mb
Number of Undocumented Errors: 0
**************************************************
Report : check_physical_design
Stage  : pre_place_opt
Design : cpu
Version: K-2015.06
Date   : Wed May 15 16:32:03 2019
**************************************************
Total messages: 0 errors, 3 warnings

-----------------------------------------------
Other Warning Summary for check_physical_design
-----------------------------------------------

  ---------------------------------------------------------------------------
  ID		Occurrences	Title
  ---------------------------------------------------------------------------
  OPT-1022	2		IO pad '%s' is unusable: unknown logic function. 
  PSYN-261	1		Capacitance of layer %s varies more than the sp...
  ---------------------------------------------------------------------------
dump check_physical_design result to file ./cpd_pre_place_opt_2019May15163200_30179/index.html
1
derive_pg_connection -power_net VDD  -power_pin VDD  -ground_net VSS  -ground_pin VSS
Information: connected 0 power ports and 0 ground ports
1
derive_pg_connection -power_net VDD  -ground_net VSS -tie
reconnected total 0 tie highs and 0 tie lows
1
#set_switching_activity -toggle_rate 0.03 -static_probability 0.5 [get_ports  "ppar_in pframe_n_in ptrdy_n_in pirdy_n_in pdevsel_n_in pstop_n_in pperr_n_in pserr_n_in"]
#########################################################################
###########################<<< CTS>>>####################################
#########################################################################
set power_cg_auto_identify true
true
check_physical_design -stage pre_clock_opt 
Information: Disabling timing checks inside check_ilm 
Information: Disabling timing checks inside check_block_abstraction 
checking tluplus...
CPD_Runtime: ::check_tlu_plus_files CPU:          0 s (  0.00 hr) MEM 350 Mb
checking physical objects...
CPD_Runtime: ::get_placement_area CPU:          0 s (  0.00 hr) MEM 350 Mb
CPD_Runtime: report_routing_metal_info CPU:          0 s (  0.00 hr) MEM 350 Mb
CPD_Runtime: check_track_and_unit CPU:          0 s (  0.00 hr) MEM 350 Mb
CPD_Runtime: check_layer_direction CPU:          0 s (  0.00 hr) MEM 350 Mb
CPD_Runtime: check_physical_only_ports CPU:          0 s (  0.00 hr) MEM 350 Mb
checking database...
CPD_Runtime: ::check_database CPU:          0 s (  0.00 hr) MEM 350 Mb
CPD_Runtime: report_taint -dump_errors CPU:          0 s (  0.00 hr) MEM 350 Mb
Information: Disabling check_timing in check_physical_design
checking HFN/ideal/dont_touch nets...
CPD_Runtime: check_for_HFN_ideal CPU:          0 s (  0.00 hr) MEM 350 Mb
CPD_Runtime: check_for_dont_touch_net_with_drc_violation CPU:          0 s (  0.00 hr) MEM 350 Mb
Information: Disabling timing checks inside check_block_abstraction
CPD_Runtime: check_block_abstraction -stage pre_clock_opt CPU:          0 s (  0.00 hr) MEM 350 Mb
Information: Enabling timing checks inside check_block_abstraction
checking placement constraints...
CPD_Runtime: check_placement_utilization_violation CPU:          0 s (  0.00 hr) MEM 350 Mb
CPD_Runtime: check_legality_violation CPU:          1 s (  0.00 hr) MEM 350 Mb
checking for unconnected tie pins...
CPD_Runtime: cpd_check_tie_connection CPU:          0 s (  0.00 hr) MEM 350 Mb
checking for too many Restricted cells...
CPD_Runtime: cpd_check_cells_restrictions CPU:          0 s (  0.00 hr) MEM 350 Mb
CPD_Runtime: check_unplaced_cells CPU:          0 s (  0.00 hr) MEM 350 Mb
checking clock trees...
CPD_Runtime: check_clock_tree CPU:          0 s (  0.00 hr) MEM 350 Mb
checking clock routing rules...
CPD_Runtime: check_net_routing_rules CPU:          0 s (  0.00 hr) MEM 350 Mb
Number of Undocumented Errors: 0
**************************************************
Report : check_physical_design
Stage  : pre_clock_opt
Design : cpu
Version: K-2015.06
Date   : Wed May 15 16:32:05 2019
**************************************************
Total messages: 0 errors, 3 warnings

-----------------------------------------
Warning Summary for check_physical_design
-----------------------------------------

  ---------------------------------------------------------------------------
  ID		Occurrences	Title
  ---------------------------------------------------------------------------
  PSYN-523	2		Geometries are not integer multiple of width or...
  ---------------------------------------------------------------------------

-----------------------------------------------
Other Warning Summary for check_physical_design
-----------------------------------------------

  ---------------------------------------------------------------------------
  ID		Occurrences	Title
  ---------------------------------------------------------------------------
  TIM-134	1		Design '%s' contains %d high-fanout nets. A fan...
  ---------------------------------------------------------------------------
dump check_physical_design result to file ./cpd_pre_clock_opt_2019May15163204_30179/index.html
1
set_fix_hold [all_clocks]
1
set physopt_area_critical_range 0.1
0.1
clock_opt -fix_hold_all_clocks -no_clock_route
Warning: Starting from the 2011.09-SP4 release, clock_opt will NOT perform congestion-driven placement by default. (PSYN-1111)

The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : Yes
COPT:  Post CTS Optimization                : Yes
COPT:  Concurrent Clock/Data Optimization   : No
COPT:  Operation Condition                  : max
COPT:  Balance Inter Clock Delay            : No
COPT:  Route Clock Nets                     : No
COPT:  Update Clock Latency                 : No
COPT:  Optimize Hold for All Clocks         : Yes
COPT:  Optimize Hold Timing Only            : No
COPT:  Optimize DFT                         : No
COPT:  Area Recovery                        : No
COPT:  Size Only                            : No
COPT:  In Place Size Only                   : No
COPT:  Congestion removal                   : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Building clock tree...
Operating Condition is max
Information: There is no scenario with cts_mode set to true, CTS will use old cts_scenario flow. (CTS-1115)
CTS Operating Condition(s): MAX(Worst) 

  Loading design 'cpu'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 82 horizontal rows
    60 pre-routes for placement blockage/checking
    143 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Setting the GR Options
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Res for layer METAL : 0.00065 0.00035 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.00039 0.0002 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.00039 0.0002 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 2e-07 1.9e-07 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.00039 0.0002 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 2e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.00019 0.0001 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 5.8e-05 3.2e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.1e-07 2.1e-07 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Vertical Cap : 2.3e-07 2.3e-07 (RCEX-011)
Information: Library Derived Vertical Res : 0.00028 0.00015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00061 0.00019 (RCEX-011)
LR: Layer METAL3: Average tracks per gcell 9.0, utilization 0.62
LR: Layer METAL4: Average tracks per gcell 7.2, utilization 0.61
LR: Layer METAL5: Average tracks per gcell 4.6, utilization 0.01
LR: Layer METAL6: Average tracks per gcell 3.8, utilization 0.00
LR: Clock routing service standing by
Using cts integrated global router
CTS: Blockage Aware Algorithm
Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 82 horizontal rows
    60 pre-routes for placement blockage/checking
    143 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: all inverters have too large rise/fall delay skew
CTS: inverter inv0da: rise/fall delay skew = 0.204816 (> 0.200000) 
CTS: all inverters have too large rise/fall delay skew
CTS: inverter inv0da: rise/fall delay skew = 0.204816 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk
clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

CTS: Prepare sources for clock domain clk
Warning: No LEQ library cell found for cell clk_gate_inst_reg/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell clk_gate_portc_reg/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell clk_gate_portb_reg/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell clk_gate_porta_reg/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell clk_gate_option_reg/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell clk_gate_fsr_reg/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell clk_gate_prescaler_reg/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell clk_gate_tmr0_reg/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell clk_gate_w_reg/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_63_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_64_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_65_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_66_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_67_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell clk_gate_stack2_reg/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell clk_gate_stack1_reg/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell clk_gate_pc_reg/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_55_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_56_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_57_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_58_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_59_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_60_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_61_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_62_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_47_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_48_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_49_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_50_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_51_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_52_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_53_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_54_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_39_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_40_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_41_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_42_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_43_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_44_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_45_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_46_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_31_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_32_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_33_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_34_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_35_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_36_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_37_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_38_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_23_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_24_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_25_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_26_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_27_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_28_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_29_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_30_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_15_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_16_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_17_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_18_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_19_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_20_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_21_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_22_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_7_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_8_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_9_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_10_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_11_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_12_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_13_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_14_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_dout_reg/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_0_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_1_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_2_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_3_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_4_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_5_/latch (gclrsn1). (CTS-618)
Warning: No LEQ library cell found for cell regs_dram_clk_gate_mem_reg_6_/latch (gclrsn1). (CTS-618)
CTS: Prepare sources for clock domain clk

Pruning library cells (r/f, pwr)
    Min drive = 0.000317554.
    Pruning dl02d1 because of a gain of 57.14.
    Pruning dl01d1 because of a gain of 31.04.
    Pruning buffd1 because it is inferior (w/ power-considered) to bufbd1.
    Pruning dl03d1 because of a gain of 69.69.
    Pruning dl04d1 because of a gain of 69.77.
    Pruning dl02d2 because of a gain of 93.3.
    Pruning dl01d2 because of a gain of 60.48.
    Pruning buffd2 because it is inferior (w/ power-considered) to bufbd2.
    Pruning dl04d2 because of a gain of 110.45.
    Pruning dl03d2 because of a gain of 110.45.
    Pruning dl02d4 because of a gain of 110.45.
    Pruning dl01d4 because of a gain of 83.6.
    Pruning buffd3 because it is (w/ power-considered) inferior to bufbd4.
    Pruning buffd4 because it is inferior (w/ power-considered) to bufbd4.
    Pruning dl04d4 because of a gain of 110.45.
    Pruning dl03d4 because of a gain of 110.45.
    Pruning bufbd7 because it is inferior (w/ power-considered) to buffd7.
    Pruning buffda because it is inferior (w/ power-considered) to bufbda.
    Pruning bufbdk because of a gain of 32.04.
    Final pruned buffer set (7 buffers):
	bufbd1
	bufbd2
	bufbd3
	bufbd4
	buffd7
	bufbda
	bufbdf

Pruning library cells (r/f, pwr)
    Min drive = 0.000317554.
    Pruning inv0d2 because it is (w/ power-considered) inferior to invbd2.
    Pruning inv0d4 because it is (w/ power-considered) inferior to invbd4.
    Pruning inv0d7 because it is (w/ power-considered) inferior to invbd7.
    Pruning inv0da because it is inferior (w/ power-considered) to invbda.
    Final pruned buffer set (8 buffers):
	inv0d0
	inv0d1
	invbd2
	invbd4
	invbd7
	invbda
	invbdf
	invbdk
CTS: BA: Net 'clk'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.212273
CTS: BA: Max skew at toplevel pins = 0.000355

CTS: Starting clock tree synthesis ...
CTS:   Conditions       = worst(1)
CTS: Global design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = undefined/ignored
CTS:   leaf max trans   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = undefined/ignored
CTS:   max capacitance  = worst[0.600 0.600]     GUI = worst[0.600 0.600]     SDC = undefined/ignored
CTS:   max fanout       = 2000                   GUI = 2000                   SDC = undefined/ignored
CTS: Global timing/clock tree constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400
CTS: Design infomation
CTS:  total gate levels = 2
CTS: Root clock net clk
CTS:  clock gate levels = 2
CTS:    clock sink pins = 670
CTS:    level  2: gates = 81
CTS:    level  1: gates = 1
CTS: Buffer/Inverter list for CTS for clock net clk:
CTS:   invbdk
CTS:   bufbdk
CTS:   invbdf
CTS:   bufbdf
CTS:   inv0da
CTS:   bufbda
CTS: Buffer/Inverter list for DelayInsertion for clock net clk:
CTS:   invbdk
CTS:   invbdf
CTS:   inv0da
CTS:   invbda
CTS:   invbd7
CTS:   inv0d7
CTS:   bufbda
CTS:   bufbdf
CTS:   buffda
CTS:   bufbd7
CTS:   bufbdk
CTS:   buffd7
CTS:   invbd4
CTS:   inv0d4
CTS:   bufbd4
CTS:   buffd4
CTS:   bufbd3
CTS:   buffd3
CTS:   invbd2
CTS:   inv0d2
CTS:   bufbd2
CTS:   buffd2
CTS:   bufbd1
CTS:   inv0d1
CTS:   inv0d0
CTS:   buffd1
CTS:   dl01d4
CTS:   dl01d2
CTS:   dl01d1
CTS:   dl02d4
CTS:   dl02d2
CTS:   dl02d1
CTS:   dl03d4
CTS:   dl03d2
CTS:   dl03d1
CTS:   dl04d4
CTS:   dl04d2
CTS:   dl04d1
Information: Removing clock transition on clock clk ... (CTS-103)
Information: Removing clock transition on clock clk ... (CTS-103)

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_6_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_6_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
CTS: nominal transition = 0.1284

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_5_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_5_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_4_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_4_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_3_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_3_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_2_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_2_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_1_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_1_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_0_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_0_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_dout_reg/ENCLK
CTS:        driving pin = regs_dram_clk_gate_dout_reg/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_14_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_14_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_13_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_13_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_12_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_12_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_11_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_11_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_10_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_10_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_9_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_9_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_8_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_8_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_7_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_7_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_22_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_22_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_21_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_21_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_20_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_20_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_19_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_19_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_18_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_18_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_17_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_17_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_16_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_16_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_15_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_15_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_30_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_30_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_29_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_29_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_28_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_28_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_27_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_27_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_26_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_26_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_25_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_25_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_24_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_24_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_23_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_23_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_38_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_38_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_37_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_37_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_36_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_36_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_35_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_35_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_34_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_34_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_33_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_33_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_32_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_32_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_31_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_31_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_46_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_46_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_45_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_45_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_44_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_44_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_43_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_43_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_42_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_42_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_41_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_41_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_40_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_40_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_39_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_39_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_54_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_54_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_53_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_53_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_52_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_52_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_51_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_51_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_50_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_50_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_49_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_49_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_48_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_48_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_47_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_47_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_62_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_62_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_61_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_61_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_60_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_60_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_59_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_59_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_58_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_58_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_57_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_57_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_56_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_56_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_55_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_55_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = clk_gate_pc_reg/ENCLK
CTS:        driving pin = clk_gate_pc_reg/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = clk_gate_stack1_reg/ENCLK
CTS:        driving pin = clk_gate_stack1_reg/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = clk_gate_stack2_reg/ENCLK
CTS:        driving pin = clk_gate_stack2_reg/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_67_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_67_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_66_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_66_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_65_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_65_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_64_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_64_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs_dram_clk_gate_mem_reg_63_/ENCLK
CTS:        driving pin = regs_dram_clk_gate_mem_reg_63_/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = clk_gate_w_reg/ENCLK
CTS:        driving pin = clk_gate_w_reg/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = clk_gate_tmr0_reg/ENCLK
CTS:        driving pin = clk_gate_tmr0_reg/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = clk_gate_prescaler_reg/ENCLK
CTS:        driving pin = clk_gate_prescaler_reg/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = clk_gate_fsr_reg/ENCLK
CTS:        driving pin = clk_gate_fsr_reg/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = clk_gate_option_reg/ENCLK
CTS:        driving pin = clk_gate_option_reg/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = clk_gate_porta_reg/ENCLK
CTS:        driving pin = clk_gate_porta_reg/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = clk_gate_portb_reg/ENCLK
CTS:        driving pin = clk_gate_portb_reg/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = clk_gate_portc_reg/ENCLK
CTS:        driving pin = clk_gate_portc_reg/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = clk_gate_inst_reg/ENCLK
CTS:        driving pin = clk_gate_inst_reg/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 1 clock tree synthesis
CTS:          clock net = clk
CTS:        driving pin = clk
CTS: gate level 1 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[0.600 0.600]
CTS:   max fanout       = 2000
CTS: gate level 1 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400

CTS: Clock tree synthesis completed successfully
CTS:   CPU time:     1 seconds
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 0.6
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ------------------------------------------------
CTS: Clock Tree Synthesis Summary
CTS: ------------------------------------------------
CTS:       1 clock domain synthesized
CTS:      82 gated clock nets synthesized
CTS:      79 buffer trees inserted
CTS:      80 buffers used (total size = 488.667)
CTS:     162 clock nets total capacitance = worst[2.971 2.971]
CTS: ------------------------------------------------
CTS: Clock-by-Clock Summary
CTS: ------------------------------------------------
CTS: Root clock net clk
CTS:      82 gated clock nets synthesized
CTS:      79 buffer trees inserted
CTS:      80 buffers used (total size = 488.667)
CTS:     162 clock nets total capacitance = worst[2.971 2.971]

CTS: ==================================================
CTS:   Elapsed time: 1 seconds
CTS:   CPU time:     1 seconds on helium3
CTS: ==================================================
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 0.6
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ==================================================
CTS: Start DRC fixing beyond exceptions
CTS: Blockage Aware Algorithm
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 82 horizontal rows
    60 pre-routes for placement blockage/checking
    143 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: all inverters have too large rise/fall delay skew
CTS: inverter inv0da: rise/fall delay skew = 0.204816 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk

Pruning library cells (r/f, pwr)
    Min drive = 0.000317554.
    Pruning dl02d1 because of a gain of 57.14.
    Pruning dl01d1 because of a gain of 31.04.
    Pruning buffd1 because it is inferior (w/ power-considered) to bufbd1.
    Pruning dl03d1 because of a gain of 69.69.
    Pruning dl04d1 because of a gain of 69.77.
    Pruning dl02d2 because of a gain of 93.3.
    Pruning dl01d2 because of a gain of 60.48.
    Pruning buffd2 because it is inferior (w/ power-considered) to bufbd2.
    Pruning dl04d2 because of a gain of 110.45.
    Pruning dl03d2 because of a gain of 110.45.
    Pruning dl02d4 because of a gain of 110.45.
    Pruning dl01d4 because of a gain of 83.6.
    Pruning buffd3 because it is (w/ power-considered) inferior to bufbd4.
    Pruning buffd4 because it is inferior (w/ power-considered) to bufbd4.
    Pruning dl04d4 because of a gain of 110.45.
    Pruning dl03d4 because of a gain of 110.45.
    Pruning bufbd7 because it is inferior (w/ power-considered) to buffd7.
    Pruning buffda because it is inferior (w/ power-considered) to bufbda.
    Pruning bufbdk because of a gain of 32.04.
    Final pruned buffer set (7 buffers):
	bufbd1
	bufbd2
	bufbd3
	bufbd4
	buffd7
	bufbda
	bufbdf

Pruning library cells (r/f, pwr)
    Min drive = 0.000317554.
    Pruning inv0d2 because it is (w/ power-considered) inferior to invbd2.
    Pruning inv0d4 because it is (w/ power-considered) inferior to invbd4.
    Pruning inv0d7 because it is (w/ power-considered) inferior to invbd7.
    Pruning inv0da because it is inferior (w/ power-considered) to invbda.
    Final pruned buffer set (8 buffers):
	inv0d0
	inv0d1
	invbd2
	invbd4
	invbd7
	invbda
	invbdf
	invbdk
CTS: Prepare sources for clock domain clk

CTS: ==================================================
CTS: DRC fixing beyond exceptions completed successfully
CTS:   Elapsed time: 1 seconds
CTS:   CPU time:     0 seconds on helium3
CTS: ==================================================
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL : 1.9e-07 1.9e-07 (RCEX-011)
Information: Library Derived Res for layer METAL : 0.00065 0.00035 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.00039 0.0002 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.00039 0.0002 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 2e-07 1.9e-07 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.00039 0.0002 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 2e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.00019 0.0001 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 5.8e-05 3.2e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.1e-07 2.1e-07 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Vertical Cap : 2.3e-07 2.3e-07 (RCEX-011)
Information: Library Derived Vertical Res : 0.00028 0.00015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00061 0.00019 (RCEX-011)
 CTS Successful 
Optimizing clock tree...
Operating Condition is max
No valid clocks specified, all clocks will be optimized
CTS: CTS Operating Condition(s): MAX(Worst) 
Clock name : clk 
enable delay detour in ctdn
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 82 horizontal rows
    60 pre-routes for placement blockage/checking
    143 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 Cannot find specified mesh net 
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 82 horizontal rows
    60 pre-routes for placement blockage/checking
    143 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: all inverters have too large rise/fall delay skew
CTS: inverter inv0da: rise/fall delay skew = 0.204816 (> 0.200000) 
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk

Pruning library cells (r/f, pwr)
    Min drive = 0.000317554.
    Pruning dl02d1 because of a gain of 57.14.
    Pruning dl01d1 because of a gain of 31.04.
    Pruning buffd1 because it is inferior (w/ power-considered) to bufbd1.
    Pruning dl03d1 because of a gain of 69.69.
    Pruning dl04d1 because of a gain of 69.77.
    Pruning dl02d2 because of a gain of 93.3.
    Pruning dl01d2 because of a gain of 60.48.
    Pruning buffd2 because it is inferior (w/ power-considered) to bufbd2.
    Pruning dl04d2 because of a gain of 110.45.
    Pruning dl03d2 because of a gain of 110.45.
    Pruning dl02d4 because of a gain of 110.45.
    Pruning dl01d4 because of a gain of 83.6.
    Pruning buffd3 because it is (w/ power-considered) inferior to bufbd4.
    Pruning buffd4 because it is inferior (w/ power-considered) to bufbd4.
    Pruning dl04d4 because of a gain of 110.45.
    Pruning dl03d4 because of a gain of 110.45.
    Pruning bufbd7 because it is inferior (w/ power-considered) to buffd7.
    Pruning buffda because it is inferior (w/ power-considered) to bufbda.
    Pruning bufbdk because of a gain of 32.04.
    Final pruned buffer set (7 buffers):
	bufbd1
	bufbd2
	bufbd3
	bufbd4
	buffd7
	bufbda
	bufbdf

Pruning library cells (r/f, pwr)
    Min drive = 0.000317554.
    Pruning inv0d2 because it is (w/ power-considered) inferior to invbd2.
    Pruning inv0d4 because it is (w/ power-considered) inferior to invbd4.
    Pruning inv0d7 because it is (w/ power-considered) inferior to invbd7.
    Pruning inv0da because it is inferior (w/ power-considered) to invbda.
    Final pruned buffer set (8 buffers):
	inv0d0
	inv0d1
	invbd2
	invbd4
	invbd7
	invbda
	invbdf
	invbdk
CTO-ID:    
Choosing the following cells for CTO Delay Insertion and ICDB: 
CTO-  :     bufbd1, 
CTO-  :     bufbd3, 
CTO-  :     bufbd7, 
CTO-  :     bufbda, 
CTO-  :     buffd1, 
CTO-  :     buffd3, 
CTO-  :     buffd7, 
CTO-  :     buffda, 
CTO-  :     dl01d1, 
CTO-  :     dl02d1, 
CTO-  :     dl03d1, 
CTO-  :     dl04d1, 
CTO-  :     inv0d0, 
CTO-  :     inv0d1, 
CTO-  :     inv0d2, 
CTO-  :     inv0d4, 
CTO-  :     inv0d7, 
CTO-  :     inv0da, 
CTO-  :     invbd2, 
CTO-  :     invbd4, 
CTO-  :     bufbd2, 
CTO-  :     bufbd4, 
CTO-  :     bufbdf, 
CTO-  :     bufbdk, 
CTO-  :     buffd2, 
CTO-  :     buffd4, 
CTO-  :     dl01d2, 
CTO-  :     dl01d4, 
CTO-  :     dl02d2, 
CTO-  :     dl02d4, 
CTO-  :     dl03d2, 
CTO-  :     dl03d4, 
CTO-  :     dl04d2, 
CTO-  :     dl04d4, 
CTO-  :     invbd7, 
CTO-  :     invbda, 
CTO-  :     invbdf, 
CTO-  :     invbdk, 
CTO-  :     

Initializing multicorner optimizer...
Using primary buffers equivalent to 'bufbd1'.
Using primary inverters equivalent to 'inv0d1'.
Technology-based gate delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Technology-based wire delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Information: Float pin scale factor for the 'min' operating condition of scenario 'default' is set to 0.907 (CTS-375)
Using the following scale factors for float pins:
  Corner 'max': 1.000
Worst clock corner:  max
Worst RC delay corner:  max
Using normal effort optimization
Using pre-route mode
Using non-mv_mode
Target max transition = 0.256800
Using the CTS integrated router

Selecting library cells for optimization
    Pruning slow or multistage gate dl02d1.
    Pruning slow or multistage gate dl01d1.
    Pruning slow or multistage gate dl03d1.
    Pruning slow or multistage gate dl04d1.
    Pruning slow or multistage gate dl02d2.
    Pruning slow or multistage gate dl01d2.
    Pruning slow or multistage gate dl04d2.
    Pruning slow or multistage gate dl03d2.
    Pruning slow or multistage gate dl02d4.
    Pruning slow or multistage gate dl01d4.
    Pruning slow or multistage gate dl04d4.
    Pruning slow or multistage gate dl03d4.
    Pruning slow or multistage gate bufbdk.
    Final pruned buffer set (13 buffers):
	bufbd1
	buffd1
	bufbd2
	buffd2
	bufbd3
	buffd3
	bufbd4
	buffd4
	buffd7
	bufbd7
	bufbda
	buffda
	bufbdf

    Final pruned inverter set (12 inverters):
	inv0d0
	inv0d1
	inv0d2
	invbd2
	inv0d4
	invbd4
	inv0d7
	invbd7
	invbda
	inv0da
	invbdf
	invbdk


Initializing parameters for clock clk:
Root pin: clk
Using max_transition: 0.500 ns
Using leaf_max_transition for clock clk: 0.500 ns
Using the following target skews for global optimization:
  Corner 'max': 0.078 ns
Using the following target skews for incremental optimization:
  Corner 'max': 0.000 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)
Using max_transition 0.500 ns
Using leaf_max_transition for clock clk : 0.500 ns


Starting optimization for clock clk.
Using max_transition 0.500 ns
Using leaf_max_transition for clock clk : 0.500 ns

****************************************
* Preoptimization report (clock 'clk') *
****************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.136 0.000 0.136)
    Estimated Insertion Delay (r/f/b) = (0.364  -inf 0.364)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.004 0.000 0.004)
    Estimated Insertion Delay (r/f/b) = (0.010  -inf 0.010)
  Wire capacitance =  0.0 pf
  Total capacitance = 3.0 pf
  Max transition = 0.315 ns
  Cells = 162 (area=465.500000)
  Buffers = 80 (area=80.750000)
  Others = 81 (area=384.750000)
  Buffer Types
  ============
    bufbd1: 79
    bufbd4: 1
  Other Cells
  ===========
    gclrsn1: 81

Report DRC violations for clock clk (initial)
Total 0 DRC violations for clock clk (initial)
 Start (0.231, 0.366), End (0.231, 0.366) 

RC optimization for clock 'clk'
Corner sensitivity to RC skew (normalized to the first corner):
  Corner 'max': +0.000
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
Coarse optimization for clock 'clk'
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
 No back-to-back buffer chains found
 Start (0.193, 0.327), End (0.193, 0.327) 

Detailed optimization for clock 'clk'
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
Using max_transition 0.500 ns
Using leaf_max_transition for clock clk : 0.500 ns
Starting optimization pass for clock clk:
Start path based optimization 
 Start (0.188, 0.324), End (0.188, 0.324) 

 Start (0.188, 0.324), End (0.188, 0.324) 

10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
 Start (0.188, 0.324), End (0.188, 0.324) 

 Start (0.188, 0.324), End (0.188, 0.324) 

 iteration 1: (0.057550, 0.323865) [0]
 Total 1 delay buffers added on clock clk (LP) (corner 0)
 Start (0.188, 0.324), End (0.266, 0.324) 

 Start (0.266, 0.324), End (0.266, 0.324) 

 iteration 2: (0.057026, 0.323865) [0]
 Total 1 cells sized on clock clk (SP) (corner 0)
 Start (0.266, 0.324), End (0.267, 0.324) 

 Start (0.267, 0.324), End (0.267, 0.324) 

Start area recovery: (0.266840, 0.323865)
Using max_transition 0.500 ns
Using leaf_max_transition for clock clk : 0.500 ns
Switch to low metal layer for clock 'clk':

 Total 158 out of 163 nets switched to low metal layer for clock 'clk' with largest cap change 22.83 percent
Switch metal layer for area recovery: (0.266840, 0.323865)
 Start (0.267, 0.324), End (0.267, 0.324) 

Buffer removal for area recovery: (0.266840, 0.323865)
Area recovery optimization for clock 'clk':
10%   20%   30%   40%   50%   60%   70%   80%   90%   100%   
Sizing for area recovery: (0.266840, 0.323865)

 Total 0 buffers removed (all paths) for clock 'clk'
Path buffer removal for area recovery: (0.266840, 0.323865)
Buffer pair removal for area recovery: (0.266840, 0.323865)
End area recovery: (0.266840, 0.323865)

*************************************************
* Multicorner optimization report (clock 'clk') *
*************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.057 0.000 0.057)
    Estimated Insertion Delay (r/f/b) = (0.324  -inf 0.324)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.002 0.000 0.002)
    Estimated Insertion Delay (r/f/b) = (0.009  -inf 0.009)
  Wire capacitance =  0.0 pf
  Total capacitance = 3.0 pf
  Max transition = 0.260 ns
  Cells = 163 (area=470.750000)
  Buffers = 81 (area=86.000000)
  Others = 81 (area=384.750000)
  Buffer Types
  ============
    bufbd1: 76
    bufbd2: 2
    buffd7: 2
    buffd1: 1
  Other Cells
  ===========
    gclrsn1: 81


++ Longest path for clock clk in corner 'max':
 object                               fan cap  trn inc  arr r location
 clk (port)                                     32   0    0 r ( 546 1153) 
 clk (port)                                      0   0    0 r ( 546 1153) 
 clk (net)                             79 320                 
 bufbd1_G1B2I1/I (buffd7)                       26   7    7 r ( 654  667) 
 bufbd1_G1B2I1/Z (buffd7)                       58  91   99 r ( 652  668) 
 clk_G1B1I1 (net)                       4  16                 
 regs_dram_clk_gate_mem_reg_52_/latch/CLK (gclrsn1)
                                                58   0   99 r ( 587  634) 
 regs_dram_clk_gate_mem_reg_52_/latch/GCLK (gclrsn1)
                                               260 225  324 r ( 588  634) 
 regs_dram_clk_gate_mem_reg_52_/ENCLK (net)
                                        8  28                 
 regs_dram_mem_reg_52__1_/CP (sdnrq1)          260   0  324 r ( 600  608) 


++ Shortest path for clock clk in corner 'max':
 object                               fan cap  trn inc  arr r location
 clk (port)                                     32   0    0 r ( 546 1153) 
 clk (port)                                      0   0    0 r ( 546 1153) 
 clk (net)                             79 320                 
 bufbd1_G1B2I1/I (buffd7)                       26   7    7 r ( 654  667) 
 bufbd1_G1B2I1/Z (buffd7)                       58  91   99 r ( 652  668) 
 clk_G1B1I1 (net)                       4  16                 
 clk_gate_pc_reg/latch/CLK (gclrsn1)            58   0   99 r ( 689  715) 
 clk_gate_pc_reg/latch/GCLK (gclrsn1)          142 168  267 r ( 690  715) 
 clk_gate_pc_reg/ENCLK (net)            3  11                 
 pc_reg_10_/CP (sdnrq2)                        142   0  267 r ( 694  711) 


++ Longest path for clock clk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clk (port)                                     32   0    0 r ( 546 1153) 
 clk (port)                                      0   0    0 r ( 546 1153) 
 clk (net)                             79 320                 
 regs_dram_clk_gate_mem_reg_43_/latch/CLK (gclrsn1)
                                                28   8    8 r ( 492  504) 
 regs_dram_clk_gate_mem_reg_43_/latch/GCLK (gclrsn1)
                                                 0   0    8 r ( 491  504) 
 regs_dram_clk_gate_mem_reg_43_/ENCLK (net)
                                        1   4                 
 bufbd1_G2B1I1_43/I (bufbd1)                     0   0    8 r ( 449  449) 
 bufbd1_G2B1I1_43/Z (bufbd1)                     0   0    8 r ( 450  449) 
 ENCLK_G2B1I1_34 (net)                  8  28                 
 regs_dram_mem_reg_43__0_/CP (sdnrq1)            1   0    9 r ( 429  427) 


++ Shortest path for clock clk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clk (port)                                     32   0    0 r ( 546 1153) 
 clk (port)                                      0   0    0 r ( 546 1153) 
 clk (net)                             79 320                 
 regs_dram_clk_gate_mem_reg_0_/latch/CLK (gclrsn1)
                                                21   6    6 r ( 552  726) 
 regs_dram_clk_gate_mem_reg_0_/latch/GCLK (gclrsn1)
                                                 0   0    6 r ( 553  726) 
 regs_dram_clk_gate_mem_reg_0_/ENCLK (net)
                                        1   4                 
 bufbd1_G2B1I1_6/I (bufbd1)                      0   0    6 r ( 536  715) 
 bufbd1_G2B1I1_6/Z (bufbd1)                      0   0    6 r ( 538  715) 
 ENCLK_G2B1I1_71 (net)                  8  28                 
 regs_dram_mem_reg_0__7_/CP (sdnrq1)             0   0    6 r ( 543  707) 

Report DRC violations for clock clk (final)
Total 0 DRC violations for clock clk (final)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 82 horizontal rows
    60 pre-routes for placement blockage/checking
    143 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cpu
  Version: K-2015.06
  Date   : Wed May 15 16:32:16 2019
****************************************
Std cell utilization: 55.99%  (34115/(60926-0))
(Non-fixed + Fixed)
Std cell utilization: 54.59%  (32232/(60926-1885))
(Non-fixed only)
Chip area:            60926    sites, bbox (425.56 425.56 730.20 728.14) um
Std cell area:        34115    sites, (non-fixed:32232  fixed:1883)
                      3008     cells, (non-fixed:2846   fixed:162)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      1885     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       65 
Avg. std cell width:  3.90 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 82)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cpu
  Version: K-2015.06
  Date   : Wed May 15 16:32:16 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     none          ---         ---       via additive      ---
METAL4     none          ---         ---       via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
Legalizing 78 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : cpu
  Version: K-2015.06
  Date   : Wed May 15 16:32:17 2019
****************************************

avg cell displacement:    2.528 um ( 0.69 row height)
max cell displacement:    4.675 um ( 1.27 row height)
std deviation:            1.337 um ( 0.36 row height)
number of cell moved:       135 cells (out of 2846 cells)

Total 0 cells has large displacement (e.g. > 11.070 um or 3 row height)


  Placement Legalization Complete
  -------------------------------

Information: Updating database...
Unsetting the GR Options
LR: 48 out of 161 clock nets rerouted
LR: Clock routing service terminated
Invalidate design extracted status
Optimize clock tree Successful...
Setting hold fix requirement...
Performing optimization...

  Loading design 'cpu'
Warning: Design 'cpu' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Warning: Cannot freeze clock timing since none of the clock nets are routed/extracted. (TIM-224)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL : 2e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL : 0.00068 0.00037 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 2.1e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.0004 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 2.1e-07 2.1e-07 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.0002 0.00011 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 2.7e-07 2.6e-07 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 6.1e-05 3.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.2e-07 2.2e-07 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00043 0.00023 (RCEX-011)
Information: Library Derived Vertical Cap : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Vertical Res : 0.00029 0.00015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00061 0.00019 (RCEX-011)

                  Incremental high fanout optimization starts
================================================================

 Collecting Buffer Trees ... Found 0

                  Incremental high fanout optimization completes
================================================================


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 48763.8
  Total fixed cell area: 2848.8
  Total physical cell area: 51612.6
  Core area: (425565 425565 730195 728145)



  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:02    8528.8      0.00       0.0       0.0                                0.00  
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
    0:00:04    8398.5      0.00       0.0       0.0                                0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Information: Executable name is '/opt/synopsys/icc-201506/linux64/syn/bin/rpsa_exec'.  (PSYN-877)
33%...50%...67%...83%...100% done.
Memory usage for placement task 44 Mbytes -- main task 376 Mbytes.

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis detected 0 channels, edges and corners

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 82 horizontal rows
    60 pre-routes for placement blockage/checking
    143 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cpu
  Version: K-2015.06
  Date   : Wed May 15 16:32:26 2019
****************************************
Std cell utilization: 55.14%  (33594/(60926-0))
(Non-fixed + Fixed)
Std cell utilization: 53.71%  (31711/(60926-1885))
(Non-fixed only)
Chip area:            60926    sites, bbox (425.56 425.56 730.20 728.14) um
Std cell area:        33594    sites, (non-fixed:31711  fixed:1883)
                      3007     cells, (non-fixed:2845   fixed:162)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      1885     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       58 
Avg. std cell width:  3.90 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 82)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cpu
  Version: K-2015.06
  Date   : Wed May 15 16:32:26 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     none          ---         ---       via additive      ---
METAL4     none          ---         ---       via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
Legalizing 2172 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : cpu
  Version: K-2015.06
  Date   : Wed May 15 16:32:26 2019
****************************************

avg cell displacement:    0.688 um ( 0.19 row height)
max cell displacement:    2.187 um ( 0.59 row height)
std deviation:            0.552 um ( 0.15 row height)
number of cell moved:      2170 cells (out of 2845 cells)

Total 0 cells has large displacement (e.g. > 11.070 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 47975.6
  Total fixed cell area: 2848.8
  Total physical cell area: 50824.4
  Core area: (425565 425565 730195 728145)



  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:10    8398.5      0.00       0.0       0.0                                0.00  
    0:00:10    8398.5      0.00       0.0       0.0                                0.00  
    0:00:10    8398.5      0.00       0.0       0.0                                0.00  
    0:00:10    8398.5      0.00       0.0       0.0                                0.00  
    0:00:10    8398.5      0.00       0.0       0.0                                0.00  
    0:00:10    8398.5      0.00       0.0       0.0                                0.00  
    0:00:10    8398.5      0.00       0.0       0.0                                0.00  
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  -----------------------------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 82 horizontal rows
    60 pre-routes for placement blockage/checking
    143 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cpu
  Version: K-2015.06
  Date   : Wed May 15 16:32:28 2019
****************************************
Std cell utilization: 55.14%  (33594/(60926-0))
(Non-fixed + Fixed)
Std cell utilization: 53.71%  (31711/(60926-1885))
(Non-fixed only)
Chip area:            60926    sites, bbox (425.56 425.56 730.20 728.14) um
Std cell area:        33594    sites, (non-fixed:31711  fixed:1883)
                      3007     cells, (non-fixed:2845   fixed:162)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      1885     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       58 
Avg. std cell width:  3.90 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 82)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cpu
  Version: K-2015.06
  Date   : Wed May 15 16:32:28 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     none          ---         ---       via additive      ---
METAL4     none          ---         ---       via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : cpu
  Version: K-2015.06
  Date   : Wed May 15 16:32:28 2019
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 47975.6
  Total fixed cell area: 2848.8
  Total physical cell area: 50824.4
  Core area: (425565 425565 730195 728145)



  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 82 horizontal rows
    60 pre-routes for placement blockage/checking
    143 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (3690), object's width and height(1155760,1153710). (PSYN-523)
Warning: Die area is not integer multiples of min site width (410), object's width and height(1155760,1153710). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
--------------------------------------------------
QoR Report for physical synthesis (Final Placement)
--------------------------------------------------
CPU: 43, MEM: 397508608


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:            27.0000
  Critical Path Length:        2.7972
  Critical Path Slack:         0.0108
  Critical Path Clk Period:    3.3000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Timing Path Group 'COMB'
  -----------------------------------
  Levels of Logic:            17.0000
  Critical Path Length:        1.4936
  Critical Path Slack:         0.8464
  Critical Path Clk Period:    3.3000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:            20.0000
  Critical Path Length:        1.7495
  Critical Path Slack:         0.0497
  Critical Path Clk Period:    3.3000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:             7.0000
  Critical Path Length:        0.8594
  Critical Path Slack:         0.1791
  Critical Path Clk Period:    3.3000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         81
  Hierarchical Port Count:        486
  Leaf Cell Count:               3007
  Buf/Inv Cell Count:             496
  Buf Cell Count:                 135
  Inv Cell Count:                 364
  CT Buf/Inv Cell Count:           81
  Combinational Cell Count:      2256
  Sequential Cell Count:          751
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       2984.5000
  Noncombinational Area:    5414.0000
  Buf/Inv Area:              485.2500
  Total Buffer Area:         156.2500
  Total Inverter Area:       345.5000
  Macro/Black Box Area:        0.0000
  Net Area:                 1640.8512
  Net XLength        :     82506.9219
  Net YLength        :     92549.6172
  -----------------------------------
  Cell Area:                8398.5000
  Design Area:             10039.3512
  Net Length        :     175056.5312


  Design Rules
  -----------------------------------
  Total Number of Nets:          3041
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: helium3

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:              2.6280
  -----------------------------------------
  Overall Compile Time:              2.7580
  Overall Compile Wall Clock Time:   2.8237



Information: Updating database...
Unsetting hold fix requirement...
clock_opt completed Successfully
1
derive_pg_connection -power_net VDD  -power_pin VDD  -ground_net VSS  -ground_pin VSS
Information: connected 81 power ports and 81 ground ports
1
derive_pg_connection -power_net VDD  -ground_net VSS -tie
reconnected total 0 tie highs and 0 tie lows
1
#########################################################################
############################<<< Route>>>#################################
#########################################################################
check_routeability -error_cell risc8.err

Create error cell risc8.err ...

============================================
==        Check Pin-Spot Min-Grid         ==
============================================


============================================
==         Check Pin out of bound         ==
============================================


No out-of-bound error found

============================================
==             Check Min-Grid             ==
============================================

No min-grid error found

============================================
==        Check for blocked ports         ==
============================================

Warning: Port at [480.200000,1153.510000...480.400000,1153.710000], layer(METAL2) is completely blocked by fixed obstructions (net reset) (RT-062)
Warning: Port at [405.580000,1153.510000...405.780000,1153.710000], layer(METAL2) is completely blocked by fixed obstructions (net paddr[6]) (RT-062)
Warning: Port at [1155.560000,479.380000...1155.760000,479.580000], layer(METAL3) is completely blocked by fixed obstructions (net debugpc[4]) (RT-062)
Warning: Port at [1155.560000,405.580000...1155.760000,405.780000], layer(METAL3) is completely blocked by fixed obstructions (net debuginst[2]) (RT-062)
Warning: Port at [405.580000,0.000000...405.780000,0.200000], layer(METAL2) is completely blocked by fixed obstructions (net expaddr[0]) (RT-062)
Warning: Port at [480.200000,0.000000...480.400000,0.200000], layer(METAL2) is completely blocked by fixed obstructions (net expdin[7]) (RT-062)
Warning: Port at [0.000000,405.580000...0.200000,405.780000], layer(METAL3) is completely blocked by fixed obstructions (net portbout[3]) (RT-062)
Warning: Port at [0.000000,479.380000...0.200000,479.580000], layer(METAL3) is completely blocked by fixed obstructions (net portain[2]) (RT-062)
Warning: The design cannot be cleanly routed because it has 8 completely blocked ports (RT-063)
[        CHECK DESIGN] CPU = 0:00:00, Elapsed = 0:00:01

[        CHECK DESIGN] Peak Memory =    382M Data =     11M

Update error cell ...
1
source ../../IC_Compiler_2010.12-SP2/lab6_chip_finishing/scripts/cb13_6m_antenna.tcl
source ../../IC_Compiler_2010.12-SP2/lab5_route/scripts/common_route_si_settings_zrt_icc.tcl
	Loading :		 /home/zhouwt/risc8/IC_Compiler_2010.12-SP2/lab5_route/scripts/common_route_si_settings_zrt_icc.tcl
Information: Existing back annotation will be deleted.   (UID-1006)
Information: Min delta delay is on by default. (SI-140)
Error: value not specified for option '-arnoldi_effort' (CMD-008)
Using default value = 1 for From_Via-X-Size
Using default value = 1 for From_Via-Y-Size
SCRIPT-Info : Turning off antenna fixing
1
route_opt
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running global route with crosstalk driven mode true (user_define). (ROPT-021)
Information: Running track assign with crosstalk driven mode true (user_define). (ROPT-021)

  Loading design 'cpu'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Running SI flow without coupling capacitances. (RCEX-039)
Warning: Inconsistent library data found for layer CP. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (161/3040 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Memory usage for extraction task 127 Mbytes -- main task 384 Mbytes.
Warning: Net 'VSS' is exceeding threshold (over 1000 pins) and will be skipped. (RCEX-020)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL : 2e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL : 0.00068 0.00037 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 2.1e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.0004 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 2.1e-07 2.1e-07 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.0002 0.00011 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 2.7e-07 2.6e-07 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 6.1e-05 3.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.2e-07 2.2e-07 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00043 0.00023 (RCEX-011)
Information: Library Derived Vertical Cap : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Vertical Res : 0.00029 0.00015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00061 0.00019 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          false
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Warning: Design 'cpu' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
GART: Updated design time.
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL : 2e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL : 0.00068 0.00037 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 2.1e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.0004 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 2.1e-07 2.1e-07 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.0002 0.00011 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 2.7e-07 2.6e-07 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 6.1e-05 3.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.2e-07 2.2e-07 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00043 0.00023 (RCEX-011)
Information: Library Derived Vertical Cap : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Vertical Res : 0.00029 0.00015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00061 0.00019 (RCEX-011)
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Initial Route             Wed May 15 16:32:33 2019

  Beginning initial routing 
  --------------------------

Cell Min-Routing-Layer = METAL
Cell Max-Routing-Layer = METAL6
Via on layer (CONT) needs more than one tracks
Warning: Layer METAL pitch 0.410 may be too small: wire/via-down 0.660, wire/via-up 0.365. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   21  Alloctr   22  Proc 1461 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1155.76,1153.71)
Number of routing layers = 6
layer METAL, dir Hor, min width = 0.16, min space = 0.18 pitch = 0.41
layer METAL2, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL3, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL4, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.51
layer METAL5, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.81
layer METAL6, dir Ver, min width = 0.44, min space = 0.46 pitch = 0.97
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Tech Data] Total (MB): Used   26  Alloctr   27  Proc 1461 
Net statistics:
Total number of nets     = 3041
Number of nets to route  = 3040
Number of nets with min-layer-mode soft = 161
Number of nets with min-layer-mode soft-cost-medium = 161
Number of nets with max-layer-mode hard = 154
49 nets are partially connected,
 of which 0 are detail routed and 49 are global routed.
113 nets are fully connected,
 of which 1 are detail routed and 112 are global routed.
Information: 161 of the existing global routes are deleted. (ZRT-102)
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   27  Alloctr   28  Proc 1461 
Average gCell capacity  3.03	 on layer (1)	 METAL
Average gCell capacity  3.38	 on layer (2)	 METAL2
Average gCell capacity  3.38	 on layer (3)	 METAL3
Average gCell capacity  2.74	 on layer (4)	 METAL4
Average gCell capacity  4.50	 on layer (5)	 METAL5
Average gCell capacity  3.81	 on layer (6)	 METAL6
Average number of tracks per gCell 9.02	 on layer (1)	 METAL
Average number of tracks per gCell 9.04	 on layer (2)	 METAL2
Average number of tracks per gCell 9.02	 on layer (3)	 METAL3
Average number of tracks per gCell 7.20	 on layer (4)	 METAL4
Average number of tracks per gCell 4.57	 on layer (5)	 METAL5
Average number of tracks per gCell 3.82	 on layer (6)	 METAL6
Number of gCells = 584064
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   27  Alloctr   29  Proc 1461 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    5  Alloctr    6  Proc    0 
[End of Build Data] Total (MB): Used   27  Alloctr   29  Proc 1461 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   27  Alloctr   29  Proc 1462 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:01 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used   29  Alloctr   31  Proc 1462 
Initial. Routing result:
Initial. Both Dirs: Overflow =   182 Max = 3 GRCs =   177 (0.09%)
Initial. H routing: Overflow =    71 Max = 2 (GRCs =  8) GRCs =    84 (0.09%)
Initial. V routing: Overflow =   111 Max = 3 (GRCs =  6) GRCs =    93 (0.09%)
Initial. METAL      Overflow =     7 Max = 1 (GRCs =  5) GRCs =    10 (0.01%)
Initial. METAL2     Overflow =    81 Max = 3 (GRCs =  4) GRCs =    70 (0.07%)
Initial. METAL3     Overflow =    27 Max = 2 (GRCs =  4) GRCs =    42 (0.04%)
Initial. METAL4     Overflow =    22 Max = 3 (GRCs =  2) GRCs =    15 (0.02%)
Initial. METAL5     Overflow =    36 Max = 2 (GRCs =  4) GRCs =    32 (0.03%)
Initial. METAL6     Overflow =     8 Max = 1 (GRCs =  8) GRCs =     8 (0.01%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL    99.1 0.74 0.12 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.01
METAL2   82.9 9.73 2.90 1.57 0.81 0.85 0.57 0.29 0.17 0.00 0.08 0.00 0.00 0.04
METAL3   81.4 11.1 2.76 1.89 1.28 0.66 0.43 0.18 0.18 0.00 0.06 0.01 0.01 0.01
METAL4   92.9 3.04 1.83 0.17 0.82 0.58 0.07 0.34 0.11 0.00 0.04 0.01 0.00 0.01
METAL5   95.4 1.36 0.99 0.68 0.00 0.63 0.31 0.21 0.09 0.00 0.22 0.00 0.01 0.02
METAL6   95.3 0.07 2.74 0.52 0.00 0.86 0.09 0.29 0.00 0.00 0.12 0.00 0.01 0.00
Total    91.7 3.85 1.91 0.78 0.42 0.62 0.24 0.22 0.09 0.00 0.10 0.00 0.01 0.01


Initial. Total Wire Length = 195611.47
Initial. Layer METAL wire length = 2159.74
Initial. Layer METAL2 wire length = 58321.64
Initial. Layer METAL3 wire length = 66507.27
Initial. Layer METAL4 wire length = 23913.47
Initial. Layer METAL5 wire length = 22753.27
Initial. Layer METAL6 wire length = 21956.08
Initial. Total Number of Contacts = 22447
Initial. Via VIA12A count = 9312
Initial. Via VIA23 count = 7756
Initial. Via VIA34 count = 2843
Initial. Via VIA45 count = 1286
Initial. Via VIA56 count = 1250
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   29  Alloctr   31  Proc 1462 
phase1. Routing result:
phase1. Both Dirs: Overflow =    77 Max = 3 GRCs =    80 (0.04%)
phase1. H routing: Overflow =    14 Max = 2 (GRCs =  1) GRCs =    24 (0.02%)
phase1. V routing: Overflow =    62 Max = 3 (GRCs =  2) GRCs =    56 (0.06%)
phase1. METAL      Overflow =     4 Max = 1 (GRCs =  3) GRCs =     6 (0.01%)
phase1. METAL2     Overflow =    57 Max = 3 (GRCs =  2) GRCs =    51 (0.05%)
phase1. METAL3     Overflow =     2 Max = 0 (GRCs = 11) GRCs =    11 (0.01%)
phase1. METAL4     Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. METAL5     Overflow =     8 Max = 2 (GRCs =  1) GRCs =     7 (0.01%)
phase1. METAL6     Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL    99.1 0.74 0.12 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.01
METAL2   82.9 9.75 2.88 1.55 0.82 0.85 0.60 0.27 0.20 0.00 0.06 0.00 0.00 0.04
METAL3   82.4 10.4 2.67 1.83 1.24 0.64 0.38 0.17 0.19 0.00 0.04 0.00 0.00 0.00
METAL4   92.7 3.38 1.62 0.17 0.82 0.64 0.06 0.34 0.11 0.00 0.08 0.00 0.00 0.00
METAL5   94.9 1.66 1.21 0.77 0.00 0.65 0.33 0.18 0.11 0.00 0.18 0.00 0.00 0.01
METAL6   95.0 0.07 2.66 0.65 0.00 1.11 0.13 0.33 0.00 0.00 0.03 0.00 0.00 0.00
Total    91.6 3.91 1.89 0.82 0.42 0.69 0.25 0.22 0.10 0.00 0.07 0.00 0.00 0.01


phase1. Total Wire Length = 197424.74
phase1. Layer METAL wire length = 2165.21
phase1. Layer METAL2 wire length = 57940.26
phase1. Layer METAL3 wire length = 65324.68
phase1. Layer METAL4 wire length = 23884.13
phase1. Layer METAL5 wire length = 24615.53
phase1. Layer METAL6 wire length = 23494.92
phase1. Total Number of Contacts = 22765
phase1. Via VIA12A count = 9315
phase1. Via VIA23 count = 7788
phase1. Via VIA34 count = 2946
phase1. Via VIA45 count = 1385
phase1. Via VIA56 count = 1331
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   29  Alloctr   31  Proc 1462 
phase2. Routing result:
phase2. Both Dirs: Overflow =    48 Max = 3 GRCs =    52 (0.03%)
phase2. H routing: Overflow =     7 Max = 1 (GRCs =  6) GRCs =     9 (0.01%)
phase2. V routing: Overflow =    41 Max = 3 (GRCs =  2) GRCs =    43 (0.04%)
phase2. METAL      Overflow =     2 Max = 1 (GRCs =  1) GRCs =     4 (0.00%)
phase2. METAL2     Overflow =    39 Max = 3 (GRCs =  2) GRCs =    41 (0.04%)
phase2. METAL3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL4     Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase2. METAL5     Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.01%)
phase2. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL    99.1 0.75 0.12 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL2   83.1 9.78 2.85 1.54 0.91 0.80 0.56 0.22 0.08 0.00 0.05 0.00 0.00 0.03
METAL3   82.4 10.4 2.68 1.84 1.23 0.65 0.37 0.18 0.19 0.00 0.04 0.00 0.00 0.00
METAL4   92.7 3.37 1.62 0.17 0.82 0.65 0.06 0.34 0.11 0.00 0.07 0.00 0.00 0.00
METAL5   94.9 1.66 1.23 0.77 0.00 0.62 0.34 0.18 0.12 0.00 0.18 0.00 0.00 0.00
METAL6   94.9 0.07 2.66 0.66 0.00 1.15 0.14 0.31 0.00 0.00 0.03 0.00 0.00 0.00
Total    91.6 3.91 1.89 0.82 0.43 0.69 0.25 0.21 0.08 0.00 0.07 0.00 0.00 0.01


phase2. Total Wire Length = 197333.49
phase2. Layer METAL wire length = 2165.21
phase2. Layer METAL2 wire length = 57918.06
phase2. Layer METAL3 wire length = 65301.71
phase2. Layer METAL4 wire length = 23853.69
phase2. Layer METAL5 wire length = 24602.84
phase2. Layer METAL6 wire length = 23491.99
phase2. Total Number of Contacts = 22788
phase2. Via VIA12A count = 9313
phase2. Via VIA23 count = 7793
phase2. Via VIA34 count = 2953
phase2. Via VIA45 count = 1393
phase2. Via VIA56 count = 1336
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used   29  Alloctr   31  Proc 1462 
phase3. Routing result:
phase3. Both Dirs: Overflow =    48 Max = 3 GRCs =    52 (0.03%)
phase3. H routing: Overflow =     7 Max = 1 (GRCs =  6) GRCs =     9 (0.01%)
phase3. V routing: Overflow =    40 Max = 3 (GRCs =  1) GRCs =    43 (0.04%)
phase3. METAL      Overflow =     2 Max = 1 (GRCs =  1) GRCs =     4 (0.00%)
phase3. METAL2     Overflow =    38 Max = 3 (GRCs =  1) GRCs =    41 (0.04%)
phase3. METAL3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL4     Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase3. METAL5     Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.01%)
phase3. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
METAL    99.1 0.75 0.12 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
METAL2   83.1 9.78 2.85 1.54 0.91 0.81 0.55 0.22 0.08 0.00 0.05 0.00 0.00 0.03
METAL3   82.3 10.4 2.67 1.84 1.23 0.65 0.37 0.18 0.19 0.00 0.04 0.00 0.00 0.00
METAL4   92.7 3.37 1.62 0.17 0.82 0.65 0.06 0.34 0.11 0.00 0.07 0.00 0.00 0.00
METAL5   94.9 1.65 1.23 0.77 0.00 0.62 0.34 0.18 0.12 0.00 0.18 0.00 0.00 0.00
METAL6   94.9 0.07 2.66 0.66 0.00 1.15 0.14 0.32 0.00 0.00 0.03 0.00 0.00 0.00
Total    91.6 3.91 1.89 0.82 0.43 0.69 0.25 0.21 0.08 0.00 0.07 0.00 0.00 0.01


phase3. Total Wire Length = 197333.49
phase3. Layer METAL wire length = 2165.21
phase3. Layer METAL2 wire length = 57918.06
phase3. Layer METAL3 wire length = 65301.71
phase3. Layer METAL4 wire length = 23853.69
phase3. Layer METAL5 wire length = 24602.84
phase3. Layer METAL6 wire length = 23491.99
phase3. Total Number of Contacts = 22788
phase3. Via VIA12A count = 9313
phase3. Via VIA23 count = 7793
phase3. Via VIA34 count = 2953
phase3. Via VIA45 count = 1393
phase3. Via VIA56 count = 1336
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:04 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Whole Chip Routing] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   29  Alloctr   31  Proc 1462 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   =  3.83 %
Peak    vertical track utilization   = 114.29 %
Average horizontal track utilization =  2.92 %
Peak    horizontal track utilization = 100.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -3  Alloctr   -3  Proc    0 
[GR: Done] Total (MB): Used   29  Alloctr   30  Proc 1462 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:04 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[GR: Done] Stage (MB): Used    7  Alloctr    7  Proc    0 
[GR: Done] Total (MB): Used   29  Alloctr   30  Proc 1462 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:05 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Global Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Global Routing] Total (MB): Used   24  Alloctr   25  Proc 1462 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    2  Alloctr    1  Proc    0 
[Track Assign: Read routes] Total (MB): Used   26  Alloctr   27  Proc 1462 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 17233 of 28902


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used    2  Alloctr    2  Proc   14 
[Track Assign: Iteration 0] Total (MB): Used   27  Alloctr   28  Proc 1477 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:03 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Iteration 1] Stage (MB): Used    2  Alloctr    2  Proc   14 
[Track Assign: Iteration 1] Total (MB): Used   27  Alloctr   28  Proc 1477 

Number of wires with overlap after iteration 1 = 9918 of 22877


Wire length and via report:
---------------------------
Number of METAL wires: 1716 		 poly_con: 0
Number of METAL2 wires: 9908 		 VIA12A: 11842
Number of METAL3 wires: 7010 		 VIA23: 9412
Number of METAL4 wires: 1908 		 VIA34: 3210
Number of METAL5 wires: 1425 		 VIA45: 1461
Number of METAL6 wires: 910 		 VIA56: 1280
Total number of wires: 22877 		 vias: 27205

Total METAL wire length: 3557.3
Total METAL2 wire length: 59749.7
Total METAL3 wire length: 66342.7
Total METAL4 wire length: 26278.2
Total METAL5 wire length: 24867.0
Total METAL6 wire length: 21902.5
Total wire length: 202697.4

Longest METAL wire length: 196.4
Longest METAL2 wire length: 571.9
Longest METAL3 wire length: 666.8
Longest METAL4 wire length: 529.7
Longest METAL5 wire length: 505.6
Longest METAL6 wire length: 490.9


[Track Assign: Done] Elapsed real time: 0:00:03 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Track Assign: Done] Stage (MB): Used    1  Alloctr    1  Proc   14 
[Track Assign: Done] Total (MB): Used   25  Alloctr   26  Proc 1477 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-save_after_iterations                                  :	 {1 }                
-save_cell_prefix                                       :	 cpu_INIT_RT         
-timing_driven                                          :	 true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Dr init] Total (MB): Used   27  Alloctr   28  Proc 1477 
Total number of nets = 3041, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed	56/1024 Partitions, Violations =	2
Routed	66/1024 Partitions, Violations =	4
Routed	67/1024 Partitions, Violations =	4
Routed	68/1024 Partitions, Violations =	4
Routed	78/1024 Partitions, Violations =	4
Routed	79/1024 Partitions, Violations =	6
Routed	80/1024 Partitions, Violations =	6
Routed	81/1024 Partitions, Violations =	6
Routed	90/1024 Partitions, Violations =	6
Routed	91/1024 Partitions, Violations =	8
Routed	92/1024 Partitions, Violations =	8
Routed	93/1024 Partitions, Violations =	8
Routed	94/1024 Partitions, Violations =	8
Routed	95/1024 Partitions, Violations =	8
Routed	103/1024 Partitions, Violations =	8
Routed	104/1024 Partitions, Violations =	8
Routed	105/1024 Partitions, Violations =	8
Routed	106/1024 Partitions, Violations =	8
Routed	107/1024 Partitions, Violations =	8
Routed	108/1024 Partitions, Violations =	8
Routed	109/1024 Partitions, Violations =	8
Routed	110/1024 Partitions, Violations =	8
Routed	117/1024 Partitions, Violations =	8
Routed	118/1024 Partitions, Violations =	8
Routed	120/1024 Partitions, Violations =	8
Routed	125/1024 Partitions, Violations =	8
Routed	132/1024 Partitions, Violations =	8
Routed	135/1024 Partitions, Violations =	8
Routed	140/1024 Partitions, Violations =	8
Routed	148/1024 Partitions, Violations =	8
Routed	150/1024 Partitions, Violations =	8
Routed	155/1024 Partitions, Violations =	8
Routed	160/1024 Partitions, Violations =	8
Routed	165/1024 Partitions, Violations =	8
Routed	170/1024 Partitions, Violations =	8
Routed	175/1024 Partitions, Violations =	8
Routed	180/1024 Partitions, Violations =	8
Routed	185/1024 Partitions, Violations =	8
Routed	190/1024 Partitions, Violations =	8
Routed	195/1024 Partitions, Violations =	8
Routed	200/1024 Partitions, Violations =	8
Routed	205/1024 Partitions, Violations =	8
Routed	210/1024 Partitions, Violations =	8
Routed	215/1024 Partitions, Violations =	8
Routed	220/1024 Partitions, Violations =	8
Routed	225/1024 Partitions, Violations =	8
Routed	230/1024 Partitions, Violations =	8
Routed	235/1024 Partitions, Violations =	8
Routed	240/1024 Partitions, Violations =	8
Routed	245/1024 Partitions, Violations =	8
Routed	250/1024 Partitions, Violations =	8
Routed	256/1024 Partitions, Violations =	8
Routed	260/1024 Partitions, Violations =	8
Routed	265/1024 Partitions, Violations =	11
Routed	270/1024 Partitions, Violations =	11
Routed	280/1024 Partitions, Violations =	11
Routed	281/1024 Partitions, Violations =	11
Routed	285/1024 Partitions, Violations =	11
Routed	290/1024 Partitions, Violations =	21
Routed	295/1024 Partitions, Violations =	21
Routed	305/1024 Partitions, Violations =	21
Routed	306/1024 Partitions, Violations =	21
Routed	310/1024 Partitions, Violations =	21
Routed	315/1024 Partitions, Violations =	11
Routed	320/1024 Partitions, Violations =	11
Routed	331/1024 Partitions, Violations =	11
Routed	332/1024 Partitions, Violations =	11
Routed	335/1024 Partitions, Violations =	11
Routed	340/1024 Partitions, Violations =	24
Routed	345/1024 Partitions, Violations =	24
Routed	358/1024 Partitions, Violations =	24
Routed	359/1024 Partitions, Violations =	24
Routed	360/1024 Partitions, Violations =	24
Routed	365/1024 Partitions, Violations =	42
Routed	370/1024 Partitions, Violations =	46
Routed	386/1024 Partitions, Violations =	46
Routed	387/1024 Partitions, Violations =	46
Routed	388/1024 Partitions, Violations =	46
Routed	390/1024 Partitions, Violations =	48
Routed	395/1024 Partitions, Violations =	37
Routed	415/1024 Partitions, Violations =	37
Routed	416/1024 Partitions, Violations =	37
Routed	417/1024 Partitions, Violations =	37
Routed	418/1024 Partitions, Violations =	38
Routed	420/1024 Partitions, Violations =	45
Routed	425/1024 Partitions, Violations =	35
Routed	445/1024 Partitions, Violations =	35
Routed	446/1024 Partitions, Violations =	35
Routed	447/1024 Partitions, Violations =	34
Routed	448/1024 Partitions, Violations =	38
Routed	450/1024 Partitions, Violations =	52
Routed	455/1024 Partitions, Violations =	63
Routed	476/1024 Partitions, Violations =	63
Routed	477/1024 Partitions, Violations =	63
Routed	478/1024 Partitions, Violations =	63
Routed	479/1024 Partitions, Violations =	94
Routed	480/1024 Partitions, Violations =	86
Routed	485/1024 Partitions, Violations =	69
Routed	507/1024 Partitions, Violations =	69
Routed	508/1024 Partitions, Violations =	69
Routed	509/1024 Partitions, Violations =	69
Routed	510/1024 Partitions, Violations =	65
Routed	511/1024 Partitions, Violations =	52
Routed	515/1024 Partitions, Violations =	54
Routed	538/1024 Partitions, Violations =	51
Routed	539/1024 Partitions, Violations =	51
Routed	540/1024 Partitions, Violations =	51
Routed	541/1024 Partitions, Violations =	64
Routed	542/1024 Partitions, Violations =	79
Routed	545/1024 Partitions, Violations =	102
Routed	568/1024 Partitions, Violations =	96
Routed	569/1024 Partitions, Violations =	96
Routed	570/1024 Partitions, Violations =	96
Routed	571/1024 Partitions, Violations =	96
Routed	572/1024 Partitions, Violations =	71
Routed	575/1024 Partitions, Violations =	60
Routed	580/1024 Partitions, Violations =	57
Routed	597/1024 Partitions, Violations =	57
Routed	598/1024 Partitions, Violations =	57
Routed	599/1024 Partitions, Violations =	57
Routed	600/1024 Partitions, Violations =	57
Routed	605/1024 Partitions, Violations =	41
Routed	610/1024 Partitions, Violations =	41
Routed	625/1024 Partitions, Violations =	41
Routed	626/1024 Partitions, Violations =	41
Routed	627/1024 Partitions, Violations =	41
Routed	630/1024 Partitions, Violations =	41
Routed	635/1024 Partitions, Violations =	33
Routed	652/1024 Partitions, Violations =	33
Routed	653/1024 Partitions, Violations =	33
Routed	654/1024 Partitions, Violations =	33
Routed	655/1024 Partitions, Violations =	33
Routed	660/1024 Partitions, Violations =	41
Routed	665/1024 Partitions, Violations =	41
Routed	678/1024 Partitions, Violations =	41
Routed	679/1024 Partitions, Violations =	41
Routed	680/1024 Partitions, Violations =	41
Routed	685/1024 Partitions, Violations =	41
Routed	690/1024 Partitions, Violations =	25
Routed	703/1024 Partitions, Violations =	25
Routed	704/1024 Partitions, Violations =	25
Routed	705/1024 Partitions, Violations =	25
Routed	710/1024 Partitions, Violations =	25
Routed	715/1024 Partitions, Violations =	25
Routed	720/1024 Partitions, Violations =	25
Routed	727/1024 Partitions, Violations =	25
Routed	730/1024 Partitions, Violations =	25
Routed	735/1024 Partitions, Violations =	25
Routed	740/1024 Partitions, Violations =	25
Routed	745/1024 Partitions, Violations =	25
Routed	750/1024 Partitions, Violations =	25
Routed	755/1024 Partitions, Violations =	25
Routed	760/1024 Partitions, Violations =	25
Routed	765/1024 Partitions, Violations =	25
Routed	770/1024 Partitions, Violations =	25
Routed	775/1024 Partitions, Violations =	32
Routed	780/1024 Partitions, Violations =	32
Routed	785/1024 Partitions, Violations =	32
Routed	790/1024 Partitions, Violations =	32
Routed	795/1024 Partitions, Violations =	34
Routed	800/1024 Partitions, Violations =	34
Routed	805/1024 Partitions, Violations =	34
Routed	810/1024 Partitions, Violations =	34
Routed	815/1024 Partitions, Violations =	36
Routed	820/1024 Partitions, Violations =	36
Routed	826/1024 Partitions, Violations =	36
Routed	830/1024 Partitions, Violations =	36
Routed	835/1024 Partitions, Violations =	38
Routed	840/1024 Partitions, Violations =	38
Routed	846/1024 Partitions, Violations =	38
Routed	850/1024 Partitions, Violations =	38
Routed	855/1024 Partitions, Violations =	38
Routed	860/1024 Partitions, Violations =	38
Routed	865/1024 Partitions, Violations =	38
Routed	870/1024 Partitions, Violations =	38
Routed	875/1024 Partitions, Violations =	38
Routed	883/1024 Partitions, Violations =	38
Routed	885/1024 Partitions, Violations =	38
Routed	890/1024 Partitions, Violations =	38
Routed	900/1024 Partitions, Violations =	38
Routed	901/1024 Partitions, Violations =	38
Routed	905/1024 Partitions, Violations =	38
Routed	916/1024 Partitions, Violations =	38
Routed	917/1024 Partitions, Violations =	38
Routed	920/1024 Partitions, Violations =	38
Routed	931/1024 Partitions, Violations =	38
Routed	932/1024 Partitions, Violations =	38
Routed	935/1024 Partitions, Violations =	38
Routed	945/1024 Partitions, Violations =	38
Routed	946/1024 Partitions, Violations =	38
Routed	958/1024 Partitions, Violations =	38

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	38
	Diff net spacing : 26
	Less than minimum area : 4
	Same net spacing : 1
	Short : 2
	Internal-only types : 5

[Iter 0] Elapsed real time: 0:00:13 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 0] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Iter 0] Total (MB): Used   29  Alloctr   30  Proc 1477 

End DR iteration 0 with 1024 parts

Start DR iteration 1: non-uniform partition
Routed	1/21 Partitions, Violations =	33
Routed	2/21 Partitions, Violations =	33
Routed	3/21 Partitions, Violations =	33
Routed	4/21 Partitions, Violations =	33
Routed	5/21 Partitions, Violations =	33
Routed	6/21 Partitions, Violations =	33
Routed	7/21 Partitions, Violations =	33
Routed	8/21 Partitions, Violations =	33
Routed	9/21 Partitions, Violations =	29
Routed	10/21 Partitions, Violations =	27
Routed	11/21 Partitions, Violations =	26
Routed	12/21 Partitions, Violations =	25
Routed	13/21 Partitions, Violations =	24
Routed	14/21 Partitions, Violations =	23
Routed	15/21 Partitions, Violations =	22
Routed	16/21 Partitions, Violations =	21
Routed	17/21 Partitions, Violations =	20
Routed	18/21 Partitions, Violations =	19
Routed	19/21 Partitions, Violations =	18
Routed	20/21 Partitions, Violations =	17
Routed	21/21 Partitions, Violations =	16

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	16
	Diff net spacing : 16

[Iter 1] Elapsed real time: 0:00:13 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 1] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Iter 1] Total (MB): Used   29  Alloctr   30  Proc 1477 

End DR iteration 1 with 21 parts

Updating the database ...
Saving cell cpu.CEL;1 as cpu_INIT_RT_itr1.
cpu_INIT_RT_itr1 saved successfully.
Start DR iteration 2: non-uniform partition
Routed	1/8 Partitions, Violations =	16
Routed	2/8 Partitions, Violations =	16
Routed	3/8 Partitions, Violations =	17
Routed	4/8 Partitions, Violations =	17
Routed	5/8 Partitions, Violations =	17
Routed	6/8 Partitions, Violations =	18
Routed	7/8 Partitions, Violations =	18
Routed	8/8 Partitions, Violations =	18

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	18
	Diff net spacing : 16
	Less than minimum width : 2

[Iter 2] Elapsed real time: 0:00:14 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[Iter 2] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Iter 2] Total (MB): Used   29  Alloctr   30  Proc 1477 

End DR iteration 2 with 8 parts

Start DR iteration 3: non-uniform partition
Routed	1/8 Partitions, Violations =	17
Routed	2/8 Partitions, Violations =	16
Routed	3/8 Partitions, Violations =	16
Routed	4/8 Partitions, Violations =	17
Routed	5/8 Partitions, Violations =	17
Routed	6/8 Partitions, Violations =	17
Routed	7/8 Partitions, Violations =	17
Routed	8/8 Partitions, Violations =	17

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	17
	Diff net spacing : 16
	Less than minimum width : 1

[Iter 3] Elapsed real time: 0:00:14 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[Iter 3] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Iter 3] Total (MB): Used   29  Alloctr   30  Proc 1477 

End DR iteration 3 with 8 parts

Start DR iteration 4: non-uniform partition
Routed	1/8 Partitions, Violations =	16
Routed	2/8 Partitions, Violations =	16
Routed	3/8 Partitions, Violations =	17
Routed	4/8 Partitions, Violations =	17
Routed	5/8 Partitions, Violations =	17
Routed	6/8 Partitions, Violations =	17
Routed	7/8 Partitions, Violations =	17
Routed	8/8 Partitions, Violations =	17

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	17
	Diff net spacing : 16
	Less than minimum width : 1

[Iter 4] Elapsed real time: 0:00:15 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:15
[Iter 4] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Iter 4] Total (MB): Used   29  Alloctr   30  Proc 1477 

End DR iteration 4 with 8 parts

Start DR iteration 5: non-uniform partition
Routed	1/8 Partitions, Violations =	16
Routed	2/8 Partitions, Violations =	16
Routed	3/8 Partitions, Violations =	16
Routed	4/8 Partitions, Violations =	16
Routed	5/8 Partitions, Violations =	16
Routed	6/8 Partitions, Violations =	16
Routed	7/8 Partitions, Violations =	16
Routed	8/8 Partitions, Violations =	16

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	16
	Diff net spacing : 16

[Iter 5] Elapsed real time: 0:00:15 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Iter 5] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Iter 5] Total (MB): Used   29  Alloctr   30  Proc 1477 

End DR iteration 5 with 8 parts

Start DR iteration 6: non-uniform partition
Routed	1/8 Partitions, Violations =	16
Routed	2/8 Partitions, Violations =	17
Routed	3/8 Partitions, Violations =	17
Routed	4/8 Partitions, Violations =	17
Routed	5/8 Partitions, Violations =	17
Routed	6/8 Partitions, Violations =	17
Routed	7/8 Partitions, Violations =	17
Routed	8/8 Partitions, Violations =	17

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	17
	Diff net spacing : 16
	Less than minimum width : 1

[Iter 6] Elapsed real time: 0:00:16 
[Iter 6] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:16
[Iter 6] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Iter 6] Total (MB): Used   29  Alloctr   30  Proc 1477 

End DR iteration 6 with 8 parts

Start DR iteration 7: non-uniform partition
Routed	1/8 Partitions, Violations =	17
Routed	2/8 Partitions, Violations =	17
Routed	3/8 Partitions, Violations =	17
Routed	4/8 Partitions, Violations =	17
Routed	5/8 Partitions, Violations =	17
Routed	6/8 Partitions, Violations =	17
Routed	7/8 Partitions, Violations =	18
Routed	8/8 Partitions, Violations =	18

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	18
	Diff net spacing : 16
	Less than minimum area : 1
	Less than minimum width : 1

[Iter 7] Elapsed real time: 0:00:17 
[Iter 7] Elapsed cpu  time: sys=0:00:00 usr=0:00:16 total=0:00:17
[Iter 7] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Iter 7] Total (MB): Used   29  Alloctr   30  Proc 1477 

End DR iteration 7 with 8 parts

Start DR iteration 8: non-uniform partition
Routed	1/9 Partitions, Violations =	19
Routed	2/9 Partitions, Violations =	19
Routed	3/9 Partitions, Violations =	19
Routed	4/9 Partitions, Violations =	19
Routed	5/9 Partitions, Violations =	19
Routed	6/9 Partitions, Violations =	21
Routed	7/9 Partitions, Violations =	21
Routed	8/9 Partitions, Violations =	21
Routed	9/9 Partitions, Violations =	20

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	20
	Diff net spacing : 16
	Less than minimum area : 1
	Less than minimum width : 1
	Internal-only types : 2

[Iter 8] Elapsed real time: 0:00:18 
[Iter 8] Elapsed cpu  time: sys=0:00:00 usr=0:00:17 total=0:00:18
[Iter 8] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Iter 8] Total (MB): Used   29  Alloctr   30  Proc 1477 

End DR iteration 8 with 9 parts

Start DR iteration 9: non-uniform partition
Routed	1/9 Partitions, Violations =	20
Routed	2/9 Partitions, Violations =	20
Routed	3/9 Partitions, Violations =	20
Routed	4/9 Partitions, Violations =	20
Routed	5/9 Partitions, Violations =	20
Routed	6/9 Partitions, Violations =	19
Routed	7/9 Partitions, Violations =	19
Routed	8/9 Partitions, Violations =	19
Routed	9/9 Partitions, Violations =	18

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	18
	Diff net spacing : 16
	Less than minimum width : 2

[Iter 9] Elapsed real time: 0:00:19 
[Iter 9] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[Iter 9] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Iter 9] Total (MB): Used   29  Alloctr   30  Proc 1477 

End DR iteration 9 with 9 parts

Stop DR since reached max number of iterations

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)
[DR] Elapsed real time: 0:00:19 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   26  Alloctr   27  Proc 1477 
[DR: Done] Elapsed real time: 0:00:19 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   26  Alloctr   27  Proc 1477 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 8 aligned/redundant DRCs. (ZRT-305)

DR finished with 10 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	10
	Diff net spacing : 8
	Less than minimum width : 2



Total Wire Length =                    204426 micron
Total Number of Contacts =             26509
Total Number of Wires =                24938
Total Number of PtConns =              4847
Total Number of Routed Wires =       24938
Total Routed Wire Length =           202680 micron
Total Number of Routed Contacts =       26509
	Layer       METAL :       4421 micron
	Layer      METAL2 :      62064 micron
	Layer      METAL3 :      66734 micron
	Layer      METAL4 :      25036 micron
	Layer      METAL5 :      24461 micron
	Layer      METAL6 :      21711 micron
	Via         VIA56 :       1195
	Via         VIA45 :       1388
	Via    VIA45(rot) :          2
	Via         VIA34 :       3306
	Via         VIA23 :       9445
	Via    VIA23(rot) :          1
	Via        VIA12A :       7205
	Via   VIA12A(rot) :         25
	Via        VIA12B :       3913
	Via        VIA12f :         29

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.11% (29 / 26509 vias)
 
    Layer VIA        =  0.26% (29     / 11172   vias)
        Weight 1     =  0.26% (29      vias)
        Un-optimized = 99.74% (11143   vias)
    Layer VIA2       =  0.00% (0      / 9446    vias)
        Un-optimized = 100.00% (9446    vias)
    Layer VIA3       =  0.00% (0      / 3306    vias)
        Un-optimized = 100.00% (3306    vias)
    Layer VIA4       =  0.00% (0      / 1390    vias)
        Un-optimized = 100.00% (1390    vias)
    Layer VIA5       =  0.00% (0      / 1195    vias)
        Un-optimized = 100.00% (1195    vias)
 
  Total double via conversion rate    =  0.00% (0 / 26509 vias)
 
    Layer VIA        =  0.00% (0      / 11172   vias)
    Layer VIA2       =  0.00% (0      / 9446    vias)
    Layer VIA3       =  0.00% (0      / 3306    vias)
    Layer VIA4       =  0.00% (0      / 1390    vias)
    Layer VIA5       =  0.00% (0      / 1195    vias)
 
  The optimized via conversion rate based on total routed via count =  0.11% (29 / 26509 vias)
 
    Layer VIA        =  0.26% (29     / 11172   vias)
        Weight 1     =  0.26% (29      vias)
        Un-optimized = 99.74% (11143   vias)
    Layer VIA2       =  0.00% (0      / 9446    vias)
        Un-optimized = 100.00% (9446    vias)
    Layer VIA3       =  0.00% (0      / 3306    vias)
        Un-optimized = 100.00% (3306    vias)
    Layer VIA4       =  0.00% (0      / 1390    vias)
        Un-optimized = 100.00% (1390    vias)
    Layer VIA5       =  0.00% (0      / 1195    vias)
        Un-optimized = 100.00% (1195    vias)
 

Total number of nets = 3041
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 10
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Initial Route Done             Wed May 15 16:33:02 2019

  Loading design 'cpu'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer CP. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Memory usage for extraction task 133 Mbytes -- main task 399 Mbytes.
Warning: Net 'VSS' is exceeding threshold (over 1000 pins) and will be skipped. (RCEX-020)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          false
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Warning: Design 'cpu' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          false
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.38V) above low
                                   0.35 (0.38V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Warning: Design 'cpu' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : cpu
Version: K-2015.06
Date   : Wed May 15 16:33:07 2019
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              27.00
  Critical Path Length:          2.80
  Critical Path Slack:           0.01
  Critical Path Clk Period:      3.30
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'COMB'
  -----------------------------------
  Levels of Logic:              17.00
  Critical Path Length:          1.49
  Critical Path Slack:           0.85
  Critical Path Clk Period:      3.30
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:              20.00
  Critical Path Length:          1.75
  Critical Path Slack:           0.05
  Critical Path Clk Period:      3.30
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               7.00
  Critical Path Length:          0.86
  Critical Path Slack:           0.18
  Critical Path Clk Period:      3.30
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         81
  Hierarchical Port Count:        486
  Leaf Cell Count:               3007
  Buf/Inv Cell Count:             496
  Buf Cell Count:                 135
  Inv Cell Count:                 364
  CT Buf/Inv Cell Count:           81
  Combinational Cell Count:      2256
  Sequential Cell Count:          751
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2984.500000
  Noncombinational Area:  5414.000000
  Buf/Inv Area:            485.250000
  Total Buffer Area:           156.25
  Total Inverter Area:         345.50
  Macro/Black Box Area:      0.000000
  Net Area:               1640.851227
  Net XLength        :       95198.15
  Net YLength        :      107109.36
  -----------------------------------
  Cell Area:              8398.500000
  Design Area:           10039.351227
  Net Length        :       202307.50


  Design Rules
  -----------------------------------
  Total Number of Nets:          3041
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: helium3

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                2.63
  -----------------------------------------
  Overall Compile Time:                2.76
  Overall Compile Wall Clock Time:     2.82

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 10 
1
derive_pg_connection -power_net VDD  -power_pin VDD  -ground_net VSS  -ground_pin VSS
Information: connected 0 power ports and 0 ground ports
1
derive_pg_connection -power_net VDD  -ground_net VSS -tie
reconnected total 0 tie highs and 0 tie lows
1
if { ! [ file exists outputs ] } { file mkdir ../outputs }
report_timing -max_paths 10  > ../outputs/$design_name.rpt
report_constraints -all      >> ../outputs/$design_name.rpt
report_power                 >> ../outputs/$design_name.rpt
report_placement_utilization >> ../outputs/$design_name.rpt
set_write_stream_options -map_layer ../outputs/macro.map -child_depth 20 -flatten_via
1
write_stream -format gds -lib_name ../outputs -cells {rics8_icc} $design_name.gds
Warning: No Fill/Notch/Gap cell would be output! (MWSTRM-082)
Error: only one library can be opened as main library. (MWUI-209)
0
write_sdf -version 1.0 -context verilog -load_delay net $design_name.sdf
Information: Writing timing information to file '/home/zhouwt/risc8/icc/run/risc8.sdf'. (WT-3)
1
write_verilog -unconnected_ports -diode_ports -wire_declaration -keep_backslash_before_hiersep -no_physical_only_cells ${design_name}_route.v
Generating description for top level cell.
Processing module SNPS_CLOCK_GATE_HIGH_cpu_0
Processing module SNPS_CLOCK_GATE_HIGH_cpu_4
Processing module SNPS_CLOCK_GATE_HIGH_cpu_5
Processing module SNPS_CLOCK_GATE_HIGH_cpu_6
Processing module SNPS_CLOCK_GATE_HIGH_cpu_7
Processing module SNPS_CLOCK_GATE_HIGH_cpu_8
Processing module SNPS_CLOCK_GATE_HIGH_cpu_9
Processing module SNPS_CLOCK_GATE_HIGH_cpu_10
Processing module SNPS_CLOCK_GATE_HIGH_cpu_11
Processing module SNPS_CLOCK_GATE_HIGH_dram_64
Processing module SNPS_CLOCK_GATE_HIGH_dram_65
Processing module SNPS_CLOCK_GATE_HIGH_dram_66
Processing module SNPS_CLOCK_GATE_HIGH_dram_67
Processing module SNPS_CLOCK_GATE_HIGH_dram_68
Processing module SNPS_CLOCK_GATE_HIGH_cpu_1
Processing module SNPS_CLOCK_GATE_HIGH_cpu_2
Processing module SNPS_CLOCK_GATE_HIGH_cpu_3
Processing module SNPS_CLOCK_GATE_HIGH_dram_56
Processing module SNPS_CLOCK_GATE_HIGH_dram_57
Processing module SNPS_CLOCK_GATE_HIGH_dram_58
Processing module SNPS_CLOCK_GATE_HIGH_dram_59
Processing module SNPS_CLOCK_GATE_HIGH_dram_60
Processing module SNPS_CLOCK_GATE_HIGH_dram_61
Processing module SNPS_CLOCK_GATE_HIGH_dram_62
Processing module SNPS_CLOCK_GATE_HIGH_dram_63
Processing module SNPS_CLOCK_GATE_HIGH_dram_48
Processing module SNPS_CLOCK_GATE_HIGH_dram_49
Processing module SNPS_CLOCK_GATE_HIGH_dram_50
Processing module SNPS_CLOCK_GATE_HIGH_dram_51
Processing module SNPS_CLOCK_GATE_HIGH_dram_52
Processing module SNPS_CLOCK_GATE_HIGH_dram_53
Processing module SNPS_CLOCK_GATE_HIGH_dram_54
Processing module SNPS_CLOCK_GATE_HIGH_dram_55
Processing module SNPS_CLOCK_GATE_HIGH_dram_40
Processing module SNPS_CLOCK_GATE_HIGH_dram_41
Processing module SNPS_CLOCK_GATE_HIGH_dram_42
Processing module SNPS_CLOCK_GATE_HIGH_dram_43
Processing module SNPS_CLOCK_GATE_HIGH_dram_44
Processing module SNPS_CLOCK_GATE_HIGH_dram_45
Processing module SNPS_CLOCK_GATE_HIGH_dram_46
Processing module SNPS_CLOCK_GATE_HIGH_dram_47
Processing module SNPS_CLOCK_GATE_HIGH_dram_32
Processing module SNPS_CLOCK_GATE_HIGH_dram_33
Processing module SNPS_CLOCK_GATE_HIGH_dram_34
Processing module SNPS_CLOCK_GATE_HIGH_dram_35
Processing module SNPS_CLOCK_GATE_HIGH_dram_36
Processing module SNPS_CLOCK_GATE_HIGH_dram_37
Processing module SNPS_CLOCK_GATE_HIGH_dram_38
Processing module SNPS_CLOCK_GATE_HIGH_dram_39
Processing module SNPS_CLOCK_GATE_HIGH_dram_24
Processing module SNPS_CLOCK_GATE_HIGH_dram_25
Processing module SNPS_CLOCK_GATE_HIGH_dram_26
Processing module SNPS_CLOCK_GATE_HIGH_dram_27
Processing module SNPS_CLOCK_GATE_HIGH_dram_28
Processing module SNPS_CLOCK_GATE_HIGH_dram_29
Processing module SNPS_CLOCK_GATE_HIGH_dram_30
Processing module SNPS_CLOCK_GATE_HIGH_dram_31
Processing module SNPS_CLOCK_GATE_HIGH_dram_16
Processing module SNPS_CLOCK_GATE_HIGH_dram_17
Processing module SNPS_CLOCK_GATE_HIGH_dram_18
Processing module SNPS_CLOCK_GATE_HIGH_dram_19
Processing module SNPS_CLOCK_GATE_HIGH_dram_20
Processing module SNPS_CLOCK_GATE_HIGH_dram_21
Processing module SNPS_CLOCK_GATE_HIGH_dram_22
Processing module SNPS_CLOCK_GATE_HIGH_dram_23
Processing module SNPS_CLOCK_GATE_HIGH_dram_8
Processing module SNPS_CLOCK_GATE_HIGH_dram_9
Processing module SNPS_CLOCK_GATE_HIGH_dram_10
Processing module SNPS_CLOCK_GATE_HIGH_dram_11
Processing module SNPS_CLOCK_GATE_HIGH_dram_12
Processing module SNPS_CLOCK_GATE_HIGH_dram_13
Processing module SNPS_CLOCK_GATE_HIGH_dram_14
Processing module SNPS_CLOCK_GATE_HIGH_dram_15
Processing module SNPS_CLOCK_GATE_HIGH_dram_0
Processing module SNPS_CLOCK_GATE_HIGH_dram_1
Processing module SNPS_CLOCK_GATE_HIGH_dram_2
Processing module SNPS_CLOCK_GATE_HIGH_dram_3
Processing module SNPS_CLOCK_GATE_HIGH_dram_4
Processing module SNPS_CLOCK_GATE_HIGH_dram_5
Processing module SNPS_CLOCK_GATE_HIGH_dram_6
Processing module SNPS_CLOCK_GATE_HIGH_dram_7
Processing module cpu
Elapsed =    0:00:01, CPU =    0:00:00
Write verilog completed successfully.
1
start_gui
Information: Visibility is turned ON for cells and cell contents because the task is set to Block Implementation (GUI-026)
Preparing data for query................... 
if { [info exists ::env(STARTGUI)   ] } {
        start_gui
} else {
 quit
}
icc_shell> icc_shell> 