# system info RANSAC_NIOS on 2023.06.24.19:54:05
system_info:
name,value
DEVICE,EP4CE115F29C7
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1687647180
#
#
# Files generated for RANSAC_NIOS on 2023.06.24.19:54:05
files:
filepath,kind,attributes,module,is_top
simulation/RANSAC_NIOS.v,VERILOG,,RANSAC_NIOS,true
simulation/submodules/RANSAC_NIOS_Processador.sdc,SDC,,RANSAC_NIOS_Processador,false
simulation/submodules/RANSAC_NIOS_Processador.v,VERILOG,,RANSAC_NIOS_Processador,false
simulation/submodules/RANSAC_NIOS_Processador_jtag_debug_module_sysclk.v,VERILOG,,RANSAC_NIOS_Processador,false
simulation/submodules/RANSAC_NIOS_Processador_jtag_debug_module_tck.v,VERILOG,,RANSAC_NIOS_Processador,false
simulation/submodules/RANSAC_NIOS_Processador_jtag_debug_module_wrapper.v,VERILOG,,RANSAC_NIOS_Processador,false
simulation/submodules/RANSAC_NIOS_Processador_nios2_waves.do,OTHER,,RANSAC_NIOS_Processador,false
simulation/submodules/RANSAC_NIOS_Processador_ociram_default_contents.dat,DAT,,RANSAC_NIOS_Processador,false
simulation/submodules/RANSAC_NIOS_Processador_ociram_default_contents.hex,HEX,,RANSAC_NIOS_Processador,false
simulation/submodules/RANSAC_NIOS_Processador_ociram_default_contents.mif,MIF,,RANSAC_NIOS_Processador,false
simulation/submodules/RANSAC_NIOS_Processador_oci_test_bench.v,VERILOG,,RANSAC_NIOS_Processador,false
simulation/submodules/RANSAC_NIOS_Processador_rf_ram_a.dat,DAT,,RANSAC_NIOS_Processador,false
simulation/submodules/RANSAC_NIOS_Processador_rf_ram_a.hex,HEX,,RANSAC_NIOS_Processador,false
simulation/submodules/RANSAC_NIOS_Processador_rf_ram_a.mif,MIF,,RANSAC_NIOS_Processador,false
simulation/submodules/RANSAC_NIOS_Processador_rf_ram_b.dat,DAT,,RANSAC_NIOS_Processador,false
simulation/submodules/RANSAC_NIOS_Processador_rf_ram_b.hex,HEX,,RANSAC_NIOS_Processador,false
simulation/submodules/RANSAC_NIOS_Processador_rf_ram_b.mif,MIF,,RANSAC_NIOS_Processador,false
simulation/submodules/RANSAC_NIOS_Processador_test_bench.v,VERILOG,,RANSAC_NIOS_Processador,false
simulation/submodules/RANSAC_NIOS_jtag.v,VERILOG,,RANSAC_NIOS_jtag,false
simulation/submodules/RANSAC_NIOS_memoria.hex,HEX,,RANSAC_NIOS_memoria,false
simulation/submodules/RANSAC_NIOS_memoria.v,VERILOG,,RANSAC_NIOS_memoria,false
simulation/submodules/RANSAC_NIOS_mm_interconnect_0.v,VERILOG,,RANSAC_NIOS_mm_interconnect_0,false
simulation/submodules/RANSAC_NIOS_irq_mapper.sv,SYSTEM_VERILOG,,RANSAC_NIOS_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/RANSAC_NIOS_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,RANSAC_NIOS_mm_interconnect_0_router,false
simulation/submodules/RANSAC_NIOS_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,RANSAC_NIOS_mm_interconnect_0_router_001,false
simulation/submodules/RANSAC_NIOS_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,RANSAC_NIOS_mm_interconnect_0_router_002,false
simulation/submodules/RANSAC_NIOS_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,RANSAC_NIOS_mm_interconnect_0_router_003,false
simulation/submodules/RANSAC_NIOS_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,RANSAC_NIOS_mm_interconnect_0_cmd_demux,false
simulation/submodules/RANSAC_NIOS_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,RANSAC_NIOS_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/RANSAC_NIOS_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,RANSAC_NIOS_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,RANSAC_NIOS_mm_interconnect_0_cmd_mux,false
simulation/submodules/RANSAC_NIOS_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,RANSAC_NIOS_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,RANSAC_NIOS_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/RANSAC_NIOS_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,RANSAC_NIOS_mm_interconnect_0_rsp_demux,false
simulation/submodules/RANSAC_NIOS_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,RANSAC_NIOS_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,RANSAC_NIOS_mm_interconnect_0_rsp_mux,false
simulation/submodules/RANSAC_NIOS_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,RANSAC_NIOS_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,RANSAC_NIOS_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
RANSAC_NIOS.Processador,RANSAC_NIOS_Processador
RANSAC_NIOS.jtag,RANSAC_NIOS_jtag
RANSAC_NIOS.memoria,RANSAC_NIOS_memoria
RANSAC_NIOS.mm_interconnect_0,RANSAC_NIOS_mm_interconnect_0
RANSAC_NIOS.mm_interconnect_0.Processador_data_master_translator,altera_merlin_master_translator
RANSAC_NIOS.mm_interconnect_0.Processador_instruction_master_translator,altera_merlin_master_translator
RANSAC_NIOS.mm_interconnect_0.jtag_avalon_jtag_slave_translator,altera_merlin_slave_translator
RANSAC_NIOS.mm_interconnect_0.Processador_jtag_debug_module_translator,altera_merlin_slave_translator
RANSAC_NIOS.mm_interconnect_0.memoria_s1_translator,altera_merlin_slave_translator
RANSAC_NIOS.mm_interconnect_0.Processador_data_master_agent,altera_merlin_master_agent
RANSAC_NIOS.mm_interconnect_0.Processador_instruction_master_agent,altera_merlin_master_agent
RANSAC_NIOS.mm_interconnect_0.jtag_avalon_jtag_slave_agent,altera_merlin_slave_agent
RANSAC_NIOS.mm_interconnect_0.Processador_jtag_debug_module_agent,altera_merlin_slave_agent
RANSAC_NIOS.mm_interconnect_0.memoria_s1_agent,altera_merlin_slave_agent
RANSAC_NIOS.mm_interconnect_0.jtag_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
RANSAC_NIOS.mm_interconnect_0.Processador_jtag_debug_module_agent_rsp_fifo,altera_avalon_sc_fifo
RANSAC_NIOS.mm_interconnect_0.memoria_s1_agent_rsp_fifo,altera_avalon_sc_fifo
RANSAC_NIOS.mm_interconnect_0.router,RANSAC_NIOS_mm_interconnect_0_router
RANSAC_NIOS.mm_interconnect_0.router_001,RANSAC_NIOS_mm_interconnect_0_router_001
RANSAC_NIOS.mm_interconnect_0.router_002,RANSAC_NIOS_mm_interconnect_0_router_002
RANSAC_NIOS.mm_interconnect_0.router_003,RANSAC_NIOS_mm_interconnect_0_router_003
RANSAC_NIOS.mm_interconnect_0.router_004,RANSAC_NIOS_mm_interconnect_0_router_003
RANSAC_NIOS.mm_interconnect_0.cmd_demux,RANSAC_NIOS_mm_interconnect_0_cmd_demux
RANSAC_NIOS.mm_interconnect_0.cmd_demux_001,RANSAC_NIOS_mm_interconnect_0_cmd_demux_001
RANSAC_NIOS.mm_interconnect_0.rsp_demux_001,RANSAC_NIOS_mm_interconnect_0_cmd_demux_001
RANSAC_NIOS.mm_interconnect_0.rsp_demux_002,RANSAC_NIOS_mm_interconnect_0_cmd_demux_001
RANSAC_NIOS.mm_interconnect_0.cmd_mux,RANSAC_NIOS_mm_interconnect_0_cmd_mux
RANSAC_NIOS.mm_interconnect_0.cmd_mux_001,RANSAC_NIOS_mm_interconnect_0_cmd_mux_001
RANSAC_NIOS.mm_interconnect_0.cmd_mux_002,RANSAC_NIOS_mm_interconnect_0_cmd_mux_001
RANSAC_NIOS.mm_interconnect_0.rsp_demux,RANSAC_NIOS_mm_interconnect_0_rsp_demux
RANSAC_NIOS.mm_interconnect_0.rsp_mux,RANSAC_NIOS_mm_interconnect_0_rsp_mux
RANSAC_NIOS.mm_interconnect_0.rsp_mux_001,RANSAC_NIOS_mm_interconnect_0_rsp_mux_001
RANSAC_NIOS.mm_interconnect_0.avalon_st_adapter,RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter
RANSAC_NIOS.mm_interconnect_0.avalon_st_adapter.error_adapter_0,RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0
RANSAC_NIOS.mm_interconnect_0.avalon_st_adapter_001,RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter
RANSAC_NIOS.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0
RANSAC_NIOS.mm_interconnect_0.avalon_st_adapter_002,RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter
RANSAC_NIOS.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,RANSAC_NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0
RANSAC_NIOS.irq_mapper,RANSAC_NIOS_irq_mapper
RANSAC_NIOS.rst_controller,altera_reset_controller
RANSAC_NIOS.rst_controller_001,altera_reset_controller
