// Seed: 93611116
module module_0 (
    input wor id_0,
    input wor id_1,
    input tri0 id_2,
    output supply1 module_0,
    input uwire id_4,
    input wire id_5,
    input tri1 id_6,
    output tri0 id_7,
    output tri1 id_8
    , id_11,
    output tri id_9
);
  integer id_12 = id_4 == id_11;
  wire id_13;
  always @(1) $display(1, id_5, 1, id_0, id_6 - id_11, 1, 1, id_0, 1 == 1, id_4);
endmodule
module module_1 (
    output tri0 id_0,
    input tri1 id_1,
    output logic id_2
    , id_19,
    input wand id_3,
    output supply1 id_4,
    input tri id_5,
    output wire id_6,
    input tri1 id_7,
    output tri0 id_8,
    output tri id_9,
    output tri id_10,
    input wire id_11,
    input wire id_12,
    input wand id_13,
    input wand id_14,
    output wand id_15,
    input supply0 id_16,
    input wor id_17
);
  wire id_20;
  wire id_21 = 1;
  module_0(
      id_7, id_13, id_7, id_8, id_3, id_3, id_14, id_0, id_0, id_10
  );
  always @(posedge id_11, id_12) begin
    id_2 <= 1;
  end
endmodule
