/*
 * clsic-tables.c -- CLSIC register description tables
 *
 * Copyright (C) 2015-2018 Cirrus Logic, Inc. and
 *			   Cirrus Logic International Semiconductor Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#include <linux/module.h>
#include <linux/interrupt.h>
#include <linux/gpio.h>
#include <linux/regmap.h>
#include <linux/slab.h>

#include <linux/mfd/clsic/core.h>
#include <linux/mfd/tacna/registers.h>


const struct reg_default clsic_reg_defaults[] = {
	{ 0x00000c08, 0xe1000001 }, /* GPIO1_CTRL1 */
	{ 0x00000c0c, 0xe1000001 }, /* GPIO2_CTRL1 */
	{ 0x00000c10, 0xe1000001 }, /* GPIO3_CTRL1 */
	{ 0x00000c14, 0xe1000001 }, /* GPIO4_CTRL1 */
	{ 0x00000c18, 0xe1000001 }, /* GPIO5_CTRL1 */
	{ 0x00000c1c, 0xe1000001 }, /* GPIO6_CTRL1 */
	{ 0x00000c20, 0xe1000001 }, /* GPIO7_CTRL1 */
	{ 0x00000c24, 0xe1000001 }, /* GPIO8_CTRL1 */
	{ 0x00000c28, 0xe1000001 }, /* GPIO9_CTRL1 */
	{ 0x00000c2c, 0xe1000001 }, /* GPIO10_CTRL1 */
	{ 0x00000c30, 0xe1000001 }, /* GPIO11_CTRL1 */
	{ 0x00000c34, 0xe1000001 }, /* GPIO12_CTRL1 */
	{ 0x00000c38, 0xe1000001 }, /* GPIO13_CTRL1 */
	{ 0x00000c3c, 0xe1000001 }, /* GPIO14_CTRL1 */
	{ 0x00000c40, 0xe1000001 }, /* GPIO15_CTRL1 */
	{ 0x00000c44, 0xe1000001 }, /* GPIO16_CTRL1 */
	{ 0x00000c48, 0xe1000001 }, /* GPIO17_CTRL1 */
	{ 0x00000c4c, 0xe1000001 }, /* GPIO18_CTRL1 */
	{ 0x00000c50, 0xe1000001 }, /* GPIO19_CTRL1 */
	{ 0x00000c54, 0xe1000001 }, /* GPIO20_CTRL1 */
	{ 0x00000c58, 0xe0000001 }, /* GPIO21_CTRL1 */
	{ 0x00000c5c, 0xe0000001 }, /* GPIO22_CTRL1 */
	{ 0x00000c60, 0xe0000001 }, /* GPIO23_CTRL1 */
	{ 0x00000c64, 0xe0000001 }, /* GPIO24_CTRL1 */
	{ 0x00000c68, 0xe0000001 }, /* GPIO25_CTRL1 */
	{ 0x00000c6c, 0xe0000001 }, /* GPIO26_CTRL1 */
	{ 0x00000c70, 0xe0000001 }, /* GPIO27_CTRL1 */
	{ 0x00000c74, 0xe0000001 }, /* GPIO28_CTRL1 */
	{ 0x00001004, 0x00000500 }, /* CIF1_CFG_1 */
	{ 0x00001018, 0x0aa90555 }, /* CTRL_IF_CFG3 */
	{ 0x00001020, 0x00000000 }, /* OUTPUT_SYS_CLK */
	{ 0x00001024, 0x00000000 }, /* OUTPUT_ASYNC_CLK */
	{ 0x0000102c, 0x00000015 }, /* SLIMBUS_PAD_CTRL */
	{ 0x00001030, 0x00000000 }, /* CLKGEN_PAD_CTRL */
	{ 0x00001040, 0x00000909 }, /* SOUNDWIRE_CTRL1 */
	{ 0x00001044, 0x0000010e }, /* IRQN_PAD_CTRL */
	{ 0x00001400, 0x00000002 }, /* CLOCK32K */
	{ 0x00001404, 0x00000404 }, /* SYSTEM_CLOCK1 */
	{ 0x00001420, 0x00000003 }, /* SAMPLE_RATE1 */
	{ 0x00001424, 0x00000003 }, /* SAMPLE_RATE2 */
	{ 0x00001428, 0x00000003 }, /* SAMPLE_RATE3 */
	{ 0x00001460, 0x00000305 }, /* ASYNC_CLOCK1 */
	{ 0x00001480, 0x00000003 }, /* ASYNC_SAMPLE_RATE1 */
	{ 0x00001484, 0x00000003 }, /* ASYNC_SAMPLE_RATE2 */
	{ 0x00001530, 0x00000000 }, /* RATE_ESTIMATOR1 */
	{ 0x00001534, 0x00000000 }, /* RATE_ESTIMATOR2 */
	{ 0x00001538, 0x00000000 }, /* RATE_ESTIMATOR3 */
	{ 0x0000153c, 0x00000000 }, /* RATE_ESTIMATOR4 */
	{ 0x00001540, 0x00000000 }, /* RATE_ESTIMATOR5 */
	{ 0x00001c00, 0x00000002 }, /* FLL1_CONTROL1 */
	{ 0x00001c04, 0x88203004 }, /* FLL1_CONTROL2 */
	{ 0x00001c08, 0x00000000 }, /* FLL1_CONTROL3 */
	{ 0x00001c0c, 0x21f01001 }, /* FLL1_CONTROL4 */
	{ 0x00001ca0, 0x00000c04 }, /* FLL1_GPIO_CLOCK */
	{ 0x00001d00, 0x00000000 }, /* FLL2_CONTROL1 */
	{ 0x00001d04, 0x88203004 }, /* FLL2_CONTROL2 */
	{ 0x00001d08, 0x00000000 }, /* FLL2_CONTROL3 */
	{ 0x00001d0c, 0x21f01001 }, /* FLL2_CONTROL4 */
	{ 0x00001da0, 0x00000c04 }, /* FLL2_GPIO_CLOCK */
	{ 0x00004000, 0x00000000 }, /* INPUT_CONTROL */
	{ 0x00004008, 0x00000400 }, /* INPUT_RATE_CONTROL */
	{ 0x0000400c, 0x00000000 }, /* INPUT_CONTROL2 */
	{ 0x00004020, 0x00050020 }, /* INPUT1_CONTROL1 */
	{ 0x00004024, 0x00000000 }, /* IN1L_CONTROL1 */
	{ 0x00004028, 0x10800000 }, /* IN1L_CONTROL2 */
	{ 0x00004044, 0x00000000 }, /* IN1R_CONTROL1 */
	{ 0x00004048, 0x10800000 }, /* IN1R_CONTROL2 */
	{ 0x00004060, 0x00050020 }, /* INPUT2_CONTROL1 */
	{ 0x00004064, 0x00000000 }, /* IN2L_CONTROL1 */
	{ 0x00004068, 0x10800000 }, /* IN2L_CONTROL2 */
	{ 0x00004084, 0x00000000 }, /* IN2R_CONTROL1 */
	{ 0x00004088, 0x10800000 }, /* IN2R_CONTROL2 */
	{ 0x000040a0, 0x00050020 }, /* INPUT3_CONTROL1 */
	{ 0x000040a4, 0x00000000 }, /* IN3L_CONTROL1 */
	{ 0x000040a8, 0x10800000 }, /* IN3L_CONTROL2 */
	{ 0x000040c4, 0x00000000 }, /* IN3R_CONTROL1 */
	{ 0x000040c8, 0x10800000 }, /* IN3R_CONTROL2 */
	{ 0x000040e0, 0x00050020 }, /* INPUT4_CONTROL1 */
	{ 0x000040e4, 0x00000000 }, /* IN4L_CONTROL1 */
	{ 0x000040e8, 0x10800000 }, /* IN4L_CONTROL2 */
	{ 0x00004104, 0x00000000 }, /* IN4R_CONTROL1 */
	{ 0x00004108, 0x10800000 }, /* IN4R_CONTROL2 */
	{ 0x00004240, 0x00000001 }, /* IN_SIG_DET_CONTROL */
	{ 0x00004244, 0x00000002 }, /* INPUT_HPF_CONTROL */
	{ 0x00004248, 0x00000022 }, /* INPUT_VOL_CONTROL */
	{ 0x00006000, 0x00000000 }, /* ASP1_ENABLES1 */
	{ 0x00006004, 0x00000028 }, /* ASP1_CONTROL1 */
	{ 0x00006008, 0x18180200 }, /* ASP1_CONTROL2 */
	{ 0x0000600c, 0x00000002 }, /* ASP1_CONTROL3 */
	{ 0x00006010, 0x03020100 }, /* ASP1_FRAME_CONTROL1 */
	{ 0x00006014, 0x07060504 }, /* ASP1_FRAME_CONTROL2 */
	{ 0x00006020, 0x03020100 }, /* ASP1_FRAME_CONTROL5 */
	{ 0x00006024, 0x07060504 }, /* ASP1_FRAME_CONTROL6 */
	{ 0x00006030, 0x00000020 }, /* ASP1_DATA_CONTROL1 */
	{ 0x00006040, 0x00000020 }, /* ASP1_DATA_CONTROL5 */
	{ 0x00006080, 0x00000000 }, /* ASP2_ENABLES1 */
	{ 0x00006084, 0x00000028 }, /* ASP2_CONTROL1 */
	{ 0x00006088, 0x18180200 }, /* ASP2_CONTROL2 */
	{ 0x0000608c, 0x00000002 }, /* ASP2_CONTROL3 */
	{ 0x00006090, 0x03020100 }, /* ASP2_FRAME_CONTROL1 */
	{ 0x00006094, 0x07060504 }, /* ASP2_FRAME_CONTROL2 */
	{ 0x000060a0, 0x03020100 }, /* ASP2_FRAME_CONTROL5 */
	{ 0x000060a4, 0x07060504 }, /* ASP2_FRAME_CONTROL6 */
	{ 0x000060b0, 0x00000020 }, /* ASP2_DATA_CONTROL1 */
	{ 0x000060c0, 0x00000020 }, /* ASP2_DATA_CONTROL5 */
	{ 0x00006100, 0x00000000 }, /* ASP3_ENABLES1 */
	{ 0x00006104, 0x00000028 }, /* ASP3_CONTROL1 */
	{ 0x00006108, 0x18180200 }, /* ASP3_CONTROL2 */
	{ 0x0000610c, 0x00000002 }, /* ASP3_CONTROL3 */
	{ 0x00006110, 0x03020100 }, /* ASP3_FRAME_CONTROL1 */
	{ 0x00006114, 0x07060504 }, /* ASP3_FRAME_CONTROL2 */
	{ 0x00006120, 0x03020100 }, /* ASP3_FRAME_CONTROL5 */
	{ 0x00006124, 0x07060504 }, /* ASP3_FRAME_CONTROL6 */
	{ 0x00006130, 0x00000020 }, /* ASP3_DATA_CONTROL1 */
	{ 0x00006140, 0x00000020 }, /* ASP3_DATA_CONTROL5 */
	{ 0x00006180, 0x00000000 }, /* ASP4_ENABLES1 */
	{ 0x00006184, 0x00000028 }, /* ASP4_CONTROL1 */
	{ 0x00006188, 0x18180200 }, /* ASP4_CONTROL2 */
	{ 0x0000618c, 0x00000002 }, /* ASP4_CONTROL3 */
	{ 0x00006190, 0x03020100 }, /* ASP4_FRAME_CONTROL1 */
	{ 0x00006194, 0x07060504 }, /* ASP4_FRAME_CONTROL2 */
	{ 0x000061a0, 0x03020100 }, /* ASP4_FRAME_CONTROL5 */
	{ 0x000061a4, 0x07060504 }, /* ASP4_FRAME_CONTROL6 */
	{ 0x000061b0, 0x00000020 }, /* ASP4_DATA_CONTROL1 */
	{ 0x000061c0, 0x00000020 }, /* ASP4_DATA_CONTROL5 */
	{ 0x00006400, 0x00000000 }, /* SWIRE1_CTRL_PORT1 */
	{ 0x00006404, 0x00000000 }, /* SWIRE1_CTRL_PORT2 */
	{ 0x00006408, 0x00000000 }, /* SWIRE1_CTRL_PORT3 */
	{ 0x0000640c, 0x00000000 }, /* SWIRE1_CTRL_PORT4 */
	{ 0x00006450, 0x000000aa }, /* SWIRE1_FIFO_LATENCY */
	{ 0x00006600, 0x00000000 }, /* SWIRE1_CLK_REF1 */
	{ 0x00006c00, 0x03020100 }, /* SLIMBUS_RX_PORTS1 */
	{ 0x00006c04, 0x07060504 }, /* SLIMBUS_RX_PORTS2 */
	{ 0x00006c10, 0x0b0a0908 }, /* SLIMBUS_TX_PORTS1 */
	{ 0x00006c14, 0x0f0e0d0c }, /* SLIMBUS_TX_PORTS2 */
	{ 0x00006c20, 0x00000000 }, /* SLIMBUS_RX_RATES1 */
	{ 0x00006c24, 0x00000000 }, /* SLIMBUS_RX_RATES2 */
	{ 0x00006c30, 0x00000000 }, /* SLIMBUS_TX_RATES1 */
	{ 0x00006c34, 0x00000000 }, /* SLIMBUS_TX_RATES2 */
	{ 0x00006c40, 0x00000000 }, /* SLIMBUS_CHANNEL_ENABLE */
	{ 0x00006c50, 0x00000000 }, /* SLIMBUS_SLIMCLK_REF_GEAR */
	{ 0x00008200, 0x00800000 }, /* ASP1TX1_INPUT1 */
	{ 0x00008204, 0x00800000 }, /* ASP1TX1_INPUT2 */
	{ 0x00008208, 0x00800000 }, /* ASP1TX1_INPUT3 */
	{ 0x0000820c, 0x00800000 }, /* ASP1TX1_INPUT4 */
	{ 0x00008210, 0x00800000 }, /* ASP1TX2_INPUT1 */
	{ 0x00008214, 0x00800000 }, /* ASP1TX2_INPUT2 */
	{ 0x00008218, 0x00800000 }, /* ASP1TX2_INPUT3 */
	{ 0x0000821c, 0x00800000 }, /* ASP1TX2_INPUT4 */
	{ 0x00008220, 0x00800000 }, /* ASP1TX3_INPUT1 */
	{ 0x00008224, 0x00800000 }, /* ASP1TX3_INPUT2 */
	{ 0x00008228, 0x00800000 }, /* ASP1TX3_INPUT3 */
	{ 0x0000822c, 0x00800000 }, /* ASP1TX3_INPUT4 */
	{ 0x00008230, 0x00800000 }, /* ASP1TX4_INPUT1 */
	{ 0x00008234, 0x00800000 }, /* ASP1TX4_INPUT2 */
	{ 0x00008238, 0x00800000 }, /* ASP1TX4_INPUT3 */
	{ 0x0000823c, 0x00800000 }, /* ASP1TX4_INPUT4 */
	{ 0x00008240, 0x00800000 }, /* ASP1TX5_INPUT1 */
	{ 0x00008244, 0x00800000 }, /* ASP1TX5_INPUT2 */
	{ 0x00008248, 0x00800000 }, /* ASP1TX5_INPUT3 */
	{ 0x0000824c, 0x00800000 }, /* ASP1TX5_INPUT4 */
	{ 0x00008250, 0x00800000 }, /* ASP1TX6_INPUT1 */
	{ 0x00008254, 0x00800000 }, /* ASP1TX6_INPUT2 */
	{ 0x00008258, 0x00800000 }, /* ASP1TX6_INPUT3 */
	{ 0x0000825c, 0x00800000 }, /* ASP1TX6_INPUT4 */
	{ 0x00008260, 0x00800000 }, /* ASP1TX7_INPUT1 */
	{ 0x00008264, 0x00800000 }, /* ASP1TX7_INPUT2 */
	{ 0x00008268, 0x00800000 }, /* ASP1TX7_INPUT3 */
	{ 0x0000826c, 0x00800000 }, /* ASP1TX7_INPUT4 */
	{ 0x00008270, 0x00800000 }, /* ASP1TX8_INPUT1 */
	{ 0x00008274, 0x00800000 }, /* ASP1TX8_INPUT2 */
	{ 0x00008278, 0x00800000 }, /* ASP1TX8_INPUT3 */
	{ 0x0000827c, 0x00800000 }, /* ASP1TX8_INPUT4 */
	{ 0x00008300, 0x00800000 }, /* ASP2TX1_INPUT1 */
	{ 0x00008304, 0x00800000 }, /* ASP2TX1_INPUT2 */
	{ 0x00008308, 0x00800000 }, /* ASP2TX1_INPUT3 */
	{ 0x0000830c, 0x00800000 }, /* ASP2TX1_INPUT4 */
	{ 0x00008310, 0x00800000 }, /* ASP2TX2_INPUT1 */
	{ 0x00008314, 0x00800000 }, /* ASP2TX2_INPUT2 */
	{ 0x00008318, 0x00800000 }, /* ASP2TX2_INPUT3 */
	{ 0x0000831c, 0x00800000 }, /* ASP2TX2_INPUT4 */
	{ 0x00008320, 0x00800000 }, /* ASP2TX3_INPUT1 */
	{ 0x00008324, 0x00800000 }, /* ASP2TX3_INPUT2 */
	{ 0x00008328, 0x00800000 }, /* ASP2TX3_INPUT3 */
	{ 0x0000832c, 0x00800000 }, /* ASP2TX3_INPUT4 */
	{ 0x00008330, 0x00800000 }, /* ASP2TX4_INPUT1 */
	{ 0x00008334, 0x00800000 }, /* ASP2TX4_INPUT2 */
	{ 0x00008338, 0x00800000 }, /* ASP2TX4_INPUT3 */
	{ 0x0000833c, 0x00800000 }, /* ASP2TX4_INPUT4 */
	{ 0x00008340, 0x00800000 }, /* ASP2TX5_INPUT1 */
	{ 0x00008344, 0x00800000 }, /* ASP2TX5_INPUT2 */
	{ 0x00008348, 0x00800000 }, /* ASP2TX5_INPUT3 */
	{ 0x0000834c, 0x00800000 }, /* ASP2TX5_INPUT4 */
	{ 0x00008350, 0x00800000 }, /* ASP2TX6_INPUT1 */
	{ 0x00008354, 0x00800000 }, /* ASP2TX6_INPUT2 */
	{ 0x00008358, 0x00800000 }, /* ASP2TX6_INPUT3 */
	{ 0x0000835c, 0x00800000 }, /* ASP2TX6_INPUT4 */
	{ 0x00008360, 0x00800000 }, /* ASP2TX7_INPUT1 */
	{ 0x00008364, 0x00800000 }, /* ASP2TX7_INPUT2 */
	{ 0x00008368, 0x00800000 }, /* ASP2TX7_INPUT3 */
	{ 0x0000836c, 0x00800000 }, /* ASP2TX7_INPUT4 */
	{ 0x00008370, 0x00800000 }, /* ASP2TX8_INPUT1 */
	{ 0x00008374, 0x00800000 }, /* ASP2TX8_INPUT2 */
	{ 0x00008378, 0x00800000 }, /* ASP2TX8_INPUT3 */
	{ 0x0000837c, 0x00800000 }, /* ASP2TX8_INPUT4 */
	{ 0x00008400, 0x00800000 }, /* ASP3TX1_INPUT1 */
	{ 0x00008404, 0x00800000 }, /* ASP3TX1_INPUT2 */
	{ 0x00008408, 0x00800000 }, /* ASP3TX1_INPUT3 */
	{ 0x0000840c, 0x00800000 }, /* ASP3TX1_INPUT4 */
	{ 0x00008410, 0x00800000 }, /* ASP3TX2_INPUT1 */
	{ 0x00008414, 0x00800000 }, /* ASP3TX2_INPUT2 */
	{ 0x00008418, 0x00800000 }, /* ASP3TX2_INPUT3 */
	{ 0x0000841c, 0x00800000 }, /* ASP3TX2_INPUT4 */
	{ 0x00008420, 0x00800000 }, /* ASP3TX3_INPUT1 */
	{ 0x00008424, 0x00800000 }, /* ASP3TX3_INPUT2 */
	{ 0x00008428, 0x00800000 }, /* ASP3TX3_INPUT3 */
	{ 0x0000842c, 0x00800000 }, /* ASP3TX3_INPUT4 */
	{ 0x00008430, 0x00800000 }, /* ASP3TX4_INPUT1 */
	{ 0x00008434, 0x00800000 }, /* ASP3TX4_INPUT2 */
	{ 0x00008438, 0x00800000 }, /* ASP3TX4_INPUT3 */
	{ 0x0000843c, 0x00800000 }, /* ASP3TX4_INPUT4 */
	{ 0x00008440, 0x00800000 }, /* ASP3TX5_INPUT1 */
	{ 0x00008444, 0x00800000 }, /* ASP3TX5_INPUT2 */
	{ 0x00008448, 0x00800000 }, /* ASP3TX5_INPUT3 */
	{ 0x0000844c, 0x00800000 }, /* ASP3TX5_INPUT4 */
	{ 0x00008450, 0x00800000 }, /* ASP3TX6_INPUT1 */
	{ 0x00008454, 0x00800000 }, /* ASP3TX6_INPUT2 */
	{ 0x00008458, 0x00800000 }, /* ASP3TX6_INPUT3 */
	{ 0x0000845c, 0x00800000 }, /* ASP3TX6_INPUT4 */
	{ 0x00008460, 0x00800000 }, /* ASP3TX7_INPUT1 */
	{ 0x00008464, 0x00800000 }, /* ASP3TX7_INPUT2 */
	{ 0x00008468, 0x00800000 }, /* ASP3TX7_INPUT3 */
	{ 0x0000846c, 0x00800000 }, /* ASP3TX7_INPUT4 */
	{ 0x00008470, 0x00800000 }, /* ASP3TX8_INPUT1 */
	{ 0x00008474, 0x00800000 }, /* ASP3TX8_INPUT2 */
	{ 0x00008478, 0x00800000 }, /* ASP3TX8_INPUT3 */
	{ 0x0000847c, 0x00800000 }, /* ASP3TX8_INPUT4 */
	{ 0x00008500, 0x00800000 }, /* ASP4TX1_INPUT1 */
	{ 0x00008504, 0x00800000 }, /* ASP4TX1_INPUT2 */
	{ 0x00008508, 0x00800000 }, /* ASP4TX1_INPUT3 */
	{ 0x0000850c, 0x00800000 }, /* ASP4TX1_INPUT4 */
	{ 0x00008510, 0x00800000 }, /* ASP4TX2_INPUT1 */
	{ 0x00008514, 0x00800000 }, /* ASP4TX2_INPUT2 */
	{ 0x00008518, 0x00800000 }, /* ASP4TX2_INPUT3 */
	{ 0x0000851c, 0x00800000 }, /* ASP4TX2_INPUT4 */
	{ 0x00008520, 0x00800000 }, /* ASP4TX3_INPUT1 */
	{ 0x00008524, 0x00800000 }, /* ASP4TX3_INPUT2 */
	{ 0x00008528, 0x00800000 }, /* ASP4TX3_INPUT3 */
	{ 0x0000852c, 0x00800000 }, /* ASP4TX3_INPUT4 */
	{ 0x00008530, 0x00800000 }, /* ASP4TX4_INPUT1 */
	{ 0x00008534, 0x00800000 }, /* ASP4TX4_INPUT2 */
	{ 0x00008538, 0x00800000 }, /* ASP4TX4_INPUT3 */
	{ 0x0000853c, 0x00800000 }, /* ASP4TX4_INPUT4 */
	{ 0x00008540, 0x00800000 }, /* ASP4TX5_INPUT1 */
	{ 0x00008544, 0x00800000 }, /* ASP4TX5_INPUT2 */
	{ 0x00008548, 0x00800000 }, /* ASP4TX5_INPUT3 */
	{ 0x0000854c, 0x00800000 }, /* ASP4TX5_INPUT4 */
	{ 0x00008550, 0x00800000 }, /* ASP4TX6_INPUT1 */
	{ 0x00008554, 0x00800000 }, /* ASP4TX6_INPUT2 */
	{ 0x00008558, 0x00800000 }, /* ASP4TX6_INPUT3 */
	{ 0x0000855c, 0x00800000 }, /* ASP4TX6_INPUT4 */
	{ 0x00008560, 0x00800000 }, /* ASP4TX7_INPUT1 */
	{ 0x00008564, 0x00800000 }, /* ASP4TX7_INPUT2 */
	{ 0x00008568, 0x00800000 }, /* ASP4TX7_INPUT3 */
	{ 0x0000856c, 0x00800000 }, /* ASP4TX7_INPUT4 */
	{ 0x00008570, 0x00800000 }, /* ASP4TX8_INPUT1 */
	{ 0x00008574, 0x00800000 }, /* ASP4TX8_INPUT2 */
	{ 0x00008578, 0x00800000 }, /* ASP4TX8_INPUT3 */
	{ 0x0000857c, 0x00800000 }, /* ASP4TX8_INPUT4 */
	{ 0x00008600, 0x00800000 }, /* SLIMTX1_INPUT1 */
	{ 0x00008604, 0x00800000 }, /* SLIMTX1_INPUT2 */
	{ 0x00008608, 0x00800000 }, /* SLIMTX1_INPUT3 */
	{ 0x0000860c, 0x00800000 }, /* SLIMTX1_INPUT4 */
	{ 0x00008610, 0x00800000 }, /* SLIMTX2_INPUT1 */
	{ 0x00008614, 0x00800000 }, /* SLIMTX2_INPUT2 */
	{ 0x00008618, 0x00800000 }, /* SLIMTX2_INPUT3 */
	{ 0x0000861c, 0x00800000 }, /* SLIMTX2_INPUT4 */
	{ 0x00008620, 0x00800000 }, /* SLIMTX3_INPUT1 */
	{ 0x00008624, 0x00800000 }, /* SLIMTX3_INPUT2 */
	{ 0x00008628, 0x00800000 }, /* SLIMTX3_INPUT3 */
	{ 0x0000862c, 0x00800000 }, /* SLIMTX3_INPUT4 */
	{ 0x00008630, 0x00800000 }, /* SLIMTX4_INPUT1 */
	{ 0x00008634, 0x00800000 }, /* SLIMTX4_INPUT2 */
	{ 0x00008638, 0x00800000 }, /* SLIMTX4_INPUT3 */
	{ 0x0000863c, 0x00800000 }, /* SLIMTX4_INPUT4 */
	{ 0x00008640, 0x00800000 }, /* SLIMTX5_INPUT1 */
	{ 0x00008644, 0x00800000 }, /* SLIMTX5_INPUT2 */
	{ 0x00008648, 0x00800000 }, /* SLIMTX5_INPUT3 */
	{ 0x0000864c, 0x00800000 }, /* SLIMTX5_INPUT4 */
	{ 0x00008650, 0x00800000 }, /* SLIMTX6_INPUT1 */
	{ 0x00008654, 0x00800000 }, /* SLIMTX6_INPUT2 */
	{ 0x00008658, 0x00800000 }, /* SLIMTX6_INPUT3 */
	{ 0x0000865c, 0x00800000 }, /* SLIMTX6_INPUT4 */
	{ 0x00008660, 0x00800000 }, /* SLIMTX7_INPUT1 */
	{ 0x00008664, 0x00800000 }, /* SLIMTX7_INPUT2 */
	{ 0x00008668, 0x00800000 }, /* SLIMTX7_INPUT3 */
	{ 0x0000866c, 0x00800000 }, /* SLIMTX7_INPUT4 */
	{ 0x00008670, 0x00800000 }, /* SLIMTX8_INPUT1 */
	{ 0x00008674, 0x00800000 }, /* SLIMTX8_INPUT2 */
	{ 0x00008678, 0x00800000 }, /* SLIMTX8_INPUT3 */
	{ 0x0000867c, 0x00800000 }, /* SLIMTX8_INPUT4 */
	{ 0x00008880, 0x00000000 }, /* ASRC1_IN1L_INPUT */
	{ 0x00008890, 0x00000000 }, /* ASRC1_IN1R_INPUT */
	{ 0x000088a0, 0x00000000 }, /* ASRC1_IN2L_INPUT */
	{ 0x000088b0, 0x00000000 }, /* ASRC1_IN2R_INPUT */
	{ 0x00008900, 0x00000000 }, /* ASRC2_IN1L_INPUT */
	{ 0x00008910, 0x00000000 }, /* ASRC2_IN1R_INPUT */
	{ 0x00008920, 0x00000000 }, /* ASRC2_IN2L_INPUT */
	{ 0x00008930, 0x00000000 }, /* ASRC2_IN2R_INPUT */
	{ 0x00008980, 0x00000000 }, /* ISRC1INT1_INPUT */
	{ 0x00008990, 0x00000000 }, /* ISRC1INT2_INPUT */
	{ 0x000089a0, 0x00000000 }, /* ISRC1INT3_INPUT */
	{ 0x000089b0, 0x00000000 }, /* ISRC1INT4_INPUT */
	{ 0x000089c0, 0x00000000 }, /* ISRC1DEC1_INPUT */
	{ 0x000089d0, 0x00000000 }, /* ISRC1DEC2_INPUT */
	{ 0x000089e0, 0x00000000 }, /* ISRC1DEC3_INPUT */
	{ 0x000089f0, 0x00000000 }, /* ISRC1DEC4_INPUT */
	{ 0x00008b80, 0x00800000 }, /* EQ1_INPUT1 */
	{ 0x00008b84, 0x00800000 }, /* EQ1_INPUT2 */
	{ 0x00008b88, 0x00800000 }, /* EQ1_INPUT3 */
	{ 0x00008b8c, 0x00800000 }, /* EQ1_INPUT4 */
	{ 0x00008b90, 0x00800000 }, /* EQ2_INPUT1 */
	{ 0x00008b94, 0x00800000 }, /* EQ2_INPUT2 */
	{ 0x00008b98, 0x00800000 }, /* EQ2_INPUT3 */
	{ 0x00008b9c, 0x00800000 }, /* EQ2_INPUT4 */
	{ 0x00008ba0, 0x00800000 }, /* EQ3_INPUT1 */
	{ 0x00008ba4, 0x00800000 }, /* EQ3_INPUT2 */
	{ 0x00008ba8, 0x00800000 }, /* EQ3_INPUT3 */
	{ 0x00008bac, 0x00800000 }, /* EQ3_INPUT4 */
	{ 0x00008bb0, 0x00800000 }, /* EQ4_INPUT1 */
	{ 0x00008bb4, 0x00800000 }, /* EQ4_INPUT2 */
	{ 0x00008bb8, 0x00800000 }, /* EQ4_INPUT3 */
	{ 0x00008bbc, 0x00800000 }, /* EQ4_INPUT4 */
	{ 0x00008c00, 0x00800000 }, /* DRC1L_INPUT1 */
	{ 0x00008c04, 0x00800000 }, /* DRC1L_INPUT2 */
	{ 0x00008c08, 0x00800000 }, /* DRC1L_INPUT3 */
	{ 0x00008c0c, 0x00800000 }, /* DRC1L_INPUT4 */
	{ 0x00008c10, 0x00800000 }, /* DRC1R_INPUT1 */
	{ 0x00008c14, 0x00800000 }, /* DRC1R_INPUT2 */
	{ 0x00008c18, 0x00800000 }, /* DRC1R_INPUT3 */
	{ 0x00008c1c, 0x00800000 }, /* DRC1R_INPUT4 */
	{ 0x00008c20, 0x00800000 }, /* DRC2L_INPUT1 */
	{ 0x00008c24, 0x00800000 }, /* DRC2L_INPUT2 */
	{ 0x00008c28, 0x00800000 }, /* DRC2L_INPUT3 */
	{ 0x00008c2c, 0x00800000 }, /* DRC2L_INPUT4 */
	{ 0x00008c30, 0x00800000 }, /* DRC2R_INPUT1 */
	{ 0x00008c34, 0x00800000 }, /* DRC2R_INPUT2 */
	{ 0x00008c38, 0x00800000 }, /* DRC2R_INPUT3 */
	{ 0x00008c3c, 0x00800000 }, /* DRC2R_INPUT4 */
	{ 0x00008c80, 0x00800000 }, /* LHPF1_INPUT1 */
	{ 0x00008c84, 0x00800000 }, /* LHPF1_INPUT2 */
	{ 0x00008c88, 0x00800000 }, /* LHPF1_INPUT3 */
	{ 0x00008c8c, 0x00800000 }, /* LHPF1_INPUT4 */
	{ 0x00008c90, 0x00800000 }, /* LHPF2_INPUT1 */
	{ 0x00008c94, 0x00800000 }, /* LHPF2_INPUT2 */
	{ 0x00008c98, 0x00800000 }, /* LHPF2_INPUT3 */
	{ 0x00008c9c, 0x00800000 }, /* LHPF2_INPUT4 */
	{ 0x00008ca0, 0x00800000 }, /* LHPF3_INPUT1 */
	{ 0x00008ca4, 0x00800000 }, /* LHPF3_INPUT2 */
	{ 0x00008ca8, 0x00800000 }, /* LHPF3_INPUT3 */
	{ 0x00008cac, 0x00800000 }, /* LHPF3_INPUT4 */
	{ 0x00008cb0, 0x00800000 }, /* LHPF4_INPUT1 */
	{ 0x00008cb4, 0x00800000 }, /* LHPF4_INPUT2 */
	{ 0x00008cb8, 0x00800000 }, /* LHPF4_INPUT3 */
	{ 0x00008cbc, 0x00800000 }, /* LHPF4_INPUT4 */
	{ 0x00009000, 0x00800000 }, /* DSP1RX1_INPUT1 */
	{ 0x00009004, 0x00800000 }, /* DSP1RX1_INPUT2 */
	{ 0x00009008, 0x00800000 }, /* DSP1RX1_INPUT3 */
	{ 0x0000900c, 0x00800000 }, /* DSP1RX1_INPUT4 */
	{ 0x00009010, 0x00800000 }, /* DSP1RX2_INPUT1 */
	{ 0x00009014, 0x00800000 }, /* DSP1RX2_INPUT2 */
	{ 0x00009018, 0x00800000 }, /* DSP1RX2_INPUT3 */
	{ 0x0000901c, 0x00800000 }, /* DSP1RX2_INPUT4 */
	{ 0x00009020, 0x00800000 }, /* DSP1RX3_INPUT1 */
	{ 0x00009024, 0x00800000 }, /* DSP1RX3_INPUT2 */
	{ 0x00009028, 0x00800000 }, /* DSP1RX3_INPUT3 */
	{ 0x0000902c, 0x00800000 }, /* DSP1RX3_INPUT4 */
	{ 0x00009030, 0x00800000 }, /* DSP1RX4_INPUT1 */
	{ 0x00009034, 0x00800000 }, /* DSP1RX4_INPUT2 */
	{ 0x00009038, 0x00800000 }, /* DSP1RX4_INPUT3 */
	{ 0x0000903c, 0x00800000 }, /* DSP1RX4_INPUT4 */
	{ 0x00009040, 0x00800000 }, /* DSP1RX5_INPUT1 */
	{ 0x00009044, 0x00800000 }, /* DSP1RX5_INPUT2 */
	{ 0x00009048, 0x00800000 }, /* DSP1RX5_INPUT3 */
	{ 0x0000904c, 0x00800000 }, /* DSP1RX5_INPUT4 */
	{ 0x00009050, 0x00800000 }, /* DSP1RX6_INPUT1 */
	{ 0x00009054, 0x00800000 }, /* DSP1RX6_INPUT2 */
	{ 0x00009058, 0x00800000 }, /* DSP1RX6_INPUT3 */
	{ 0x0000905c, 0x00800000 }, /* DSP1RX6_INPUT4 */
	{ 0x00009060, 0x00800000 }, /* DSP1RX7_INPUT1 */
	{ 0x00009064, 0x00800000 }, /* DSP1RX7_INPUT2 */
	{ 0x00009068, 0x00800000 }, /* DSP1RX7_INPUT3 */
	{ 0x0000906c, 0x00800000 }, /* DSP1RX7_INPUT4 */
	{ 0x00009070, 0x00800000 }, /* DSP1RX8_INPUT1 */
	{ 0x00009074, 0x00800000 }, /* DSP1RX8_INPUT2 */
	{ 0x00009078, 0x00800000 }, /* DSP1RX8_INPUT3 */
	{ 0x0000907c, 0x00800000 }, /* DSP1RX8_INPUT4 */
	{ 0x00009080, 0x00800000 }, /* DSP1RX9_INPUT1 */
	{ 0x00009084, 0x00800000 }, /* DSP1RX9_INPUT2 */
	{ 0x00009088, 0x00800000 }, /* DSP1RX9_INPUT3 */
	{ 0x0000908c, 0x00800000 }, /* DSP1RX9_INPUT4 */
	{ 0x00009100, 0x00800000 }, /* DSP2RX1_INPUT1 */
	{ 0x00009104, 0x00800000 }, /* DSP2RX1_INPUT2 */
	{ 0x00009108, 0x00800000 }, /* DSP2RX1_INPUT3 */
	{ 0x0000910c, 0x00800000 }, /* DSP2RX1_INPUT4 */
	{ 0x00009110, 0x00800000 }, /* DSP2RX2_INPUT1 */
	{ 0x00009114, 0x00800000 }, /* DSP2RX2_INPUT2 */
	{ 0x00009118, 0x00800000 }, /* DSP2RX2_INPUT3 */
	{ 0x0000911c, 0x00800000 }, /* DSP2RX2_INPUT4 */
	{ 0x00009120, 0x00800000 }, /* DSP2RX3_INPUT1 */
	{ 0x00009124, 0x00800000 }, /* DSP2RX3_INPUT2 */
	{ 0x00009128, 0x00800000 }, /* DSP2RX3_INPUT3 */
	{ 0x0000912c, 0x00800000 }, /* DSP2RX3_INPUT4 */
	{ 0x00009130, 0x00800000 }, /* DSP2RX4_INPUT1 */
	{ 0x00009134, 0x00800000 }, /* DSP2RX4_INPUT2 */
	{ 0x00009138, 0x00800000 }, /* DSP2RX4_INPUT3 */
	{ 0x0000913c, 0x00800000 }, /* DSP2RX4_INPUT4 */
	{ 0x00009140, 0x00800000 }, /* DSP2RX5_INPUT1 */
	{ 0x00009144, 0x00800000 }, /* DSP2RX5_INPUT2 */
	{ 0x00009148, 0x00800000 }, /* DSP2RX5_INPUT3 */
	{ 0x0000914c, 0x00800000 }, /* DSP2RX5_INPUT4 */
	{ 0x00009150, 0x00800000 }, /* DSP2RX6_INPUT1 */
	{ 0x00009154, 0x00800000 }, /* DSP2RX6_INPUT2 */
	{ 0x00009158, 0x00800000 }, /* DSP2RX6_INPUT3 */
	{ 0x0000915c, 0x00800000 }, /* DSP2RX6_INPUT4 */
	{ 0x00009160, 0x00800000 }, /* DSP2RX7_INPUT1 */
	{ 0x00009164, 0x00800000 }, /* DSP2RX7_INPUT2 */
	{ 0x00009168, 0x00800000 }, /* DSP2RX7_INPUT3 */
	{ 0x0000916c, 0x00800000 }, /* DSP2RX7_INPUT4 */
	{ 0x00009170, 0x00800000 }, /* DSP2RX8_INPUT1 */
	{ 0x00009174, 0x00800000 }, /* DSP2RX8_INPUT2 */
	{ 0x00009178, 0x00800000 }, /* DSP2RX8_INPUT3 */
	{ 0x0000917c, 0x00800000 }, /* DSP2RX8_INPUT4 */
	{ 0x00009800, 0x00800000 }, /* SWIRE1_DP1TX1_INPUT1 */
	{ 0x00009804, 0x00800000 }, /* SWIRE1_DP1TX1_INPUT2 */
	{ 0x00009808, 0x00800000 }, /* SWIRE1_DP1TX1_INPUT3 */
	{ 0x0000980c, 0x00800000 }, /* SWIRE1_DP1TX1_INPUT4 */
	{ 0x00009810, 0x00800000 }, /* SWIRE1_DP1TX2_INPUT1 */
	{ 0x00009814, 0x00800000 }, /* SWIRE1_DP1TX2_INPUT2 */
	{ 0x00009818, 0x00800000 }, /* SWIRE1_DP1TX2_INPUT3 */
	{ 0x0000981c, 0x00800000 }, /* SWIRE1_DP1TX2_INPUT4 */
	{ 0x00009820, 0x00800000 }, /* SWIRE1_DP1TX3_INPUT1 */
	{ 0x00009824, 0x00800000 }, /* SWIRE1_DP1TX3_INPUT2 */
	{ 0x00009828, 0x00800000 }, /* SWIRE1_DP1TX3_INPUT3 */
	{ 0x0000982c, 0x00800000 }, /* SWIRE1_DP1TX3_INPUT4 */
	{ 0x00009830, 0x00800000 }, /* SWIRE1_DP1TX4_INPUT1 */
	{ 0x00009834, 0x00800000 }, /* SWIRE1_DP1TX4_INPUT2 */
	{ 0x00009838, 0x00800000 }, /* SWIRE1_DP1TX4_INPUT3 */
	{ 0x0000983c, 0x00800000 }, /* SWIRE1_DP1TX4_INPUT4 */
	{ 0x00009840, 0x00800000 }, /* SWIRE1_DP1TX5_INPUT1 */
	{ 0x00009844, 0x00800000 }, /* SWIRE1_DP1TX5_INPUT2 */
	{ 0x00009848, 0x00800000 }, /* SWIRE1_DP1TX5_INPUT3 */
	{ 0x0000984c, 0x00800000 }, /* SWIRE1_DP1TX5_INPUT4 */
	{ 0x00009850, 0x00800000 }, /* SWIRE1_DP1TX6_INPUT1 */
	{ 0x00009854, 0x00800000 }, /* SWIRE1_DP1TX6_INPUT2 */
	{ 0x00009858, 0x00800000 }, /* SWIRE1_DP1TX6_INPUT3 */
	{ 0x0000985c, 0x00800000 }, /* SWIRE1_DP1TX6_INPUT4 */
	{ 0x00009860, 0x00800000 }, /* SWIRE1_DP1TX7_INPUT1 */
	{ 0x00009864, 0x00800000 }, /* SWIRE1_DP1TX7_INPUT2 */
	{ 0x00009868, 0x00800000 }, /* SWIRE1_DP1TX7_INPUT3 */
	{ 0x0000986c, 0x00800000 }, /* SWIRE1_DP1TX7_INPUT4 */
	{ 0x00009870, 0x00800000 }, /* SWIRE1_DP1TX8_INPUT1 */
	{ 0x00009874, 0x00800000 }, /* SWIRE1_DP1TX8_INPUT2 */
	{ 0x00009878, 0x00800000 }, /* SWIRE1_DP1TX8_INPUT3 */
	{ 0x0000987c, 0x00800000 }, /* SWIRE1_DP1TX8_INPUT4 */
	{ 0x00009880, 0x00800000 }, /* SWIRE1_DP2TX1_INPUT1 */
	{ 0x00009884, 0x00800000 }, /* SWIRE1_DP2TX1_INPUT2 */
	{ 0x00009888, 0x00800000 }, /* SWIRE1_DP2TX1_INPUT3 */
	{ 0x0000988c, 0x00800000 }, /* SWIRE1_DP2TX1_INPUT4 */
	{ 0x00009890, 0x00800000 }, /* SWIRE1_DP2TX2_INPUT1 */
	{ 0x00009894, 0x00800000 }, /* SWIRE1_DP2TX2_INPUT2 */
	{ 0x00009898, 0x00800000 }, /* SWIRE1_DP2TX2_INPUT3 */
	{ 0x0000989c, 0x00800000 }, /* SWIRE1_DP2TX2_INPUT4 */
	{ 0x000098a0, 0x00800000 }, /* SWIRE1_DP2TX3_INPUT1 */
	{ 0x000098a4, 0x00800000 }, /* SWIRE1_DP2TX3_INPUT2 */
	{ 0x000098a8, 0x00800000 }, /* SWIRE1_DP2TX3_INPUT3 */
	{ 0x000098ac, 0x00800000 }, /* SWIRE1_DP2TX3_INPUT4 */
	{ 0x000098b0, 0x00800000 }, /* SWIRE1_DP2TX4_INPUT1 */
	{ 0x000098b4, 0x00800000 }, /* SWIRE1_DP2TX4_INPUT2 */
	{ 0x000098b8, 0x00800000 }, /* SWIRE1_DP2TX4_INPUT3 */
	{ 0x000098bc, 0x00800000 }, /* SWIRE1_DP2TX4_INPUT4 */
	{ 0x000098c0, 0x00800000 }, /* SWIRE1_DP2TX5_INPUT1 */
	{ 0x000098c4, 0x00800000 }, /* SWIRE1_DP2TX5_INPUT2 */
	{ 0x000098c8, 0x00800000 }, /* SWIRE1_DP2TX5_INPUT3 */
	{ 0x000098cc, 0x00800000 }, /* SWIRE1_DP2TX5_INPUT4 */
	{ 0x000098d0, 0x00800000 }, /* SWIRE1_DP2TX6_INPUT1 */
	{ 0x000098d4, 0x00800000 }, /* SWIRE1_DP2TX6_INPUT2 */
	{ 0x000098d8, 0x00800000 }, /* SWIRE1_DP2TX6_INPUT3 */
	{ 0x000098dc, 0x00800000 }, /* SWIRE1_DP2TX6_INPUT4 */
	{ 0x000098e0, 0x00800000 }, /* SWIRE1_DP2TX7_INPUT1 */
	{ 0x000098e4, 0x00800000 }, /* SWIRE1_DP2TX7_INPUT2 */
	{ 0x000098e8, 0x00800000 }, /* SWIRE1_DP2TX7_INPUT3 */
	{ 0x000098ec, 0x00800000 }, /* SWIRE1_DP2TX7_INPUT4 */
	{ 0x000098f0, 0x00800000 }, /* SWIRE1_DP2TX8_INPUT1 */
	{ 0x000098f4, 0x00800000 }, /* SWIRE1_DP2TX8_INPUT2 */
	{ 0x000098f8, 0x00800000 }, /* SWIRE1_DP2TX8_INPUT3 */
	{ 0x000098fc, 0x00800000 }, /* SWIRE1_DP2TX8_INPUT4 */
	{ 0x0000a000, 0x00000000 }, /* ASRC1_ENABLE */
	{ 0x0000a008, 0x40000000 }, /* ASRC1_CONTROL1 */
	{ 0x0000a080, 0x00000000 }, /* ASRC2_ENABLE */
	{ 0x0000a088, 0x40000000 }, /* ASRC2_CONTROL1 */
	{ 0x0000a400, 0x00000000 }, /* ISRC1_CONTROL1 */
	{ 0x0000a404, 0x00000000 }, /* ISRC1_CONTROL2 */
	{ 0x0000a800, 0x00000000 }, /* FX_SAMPLE_RATE */
	{ 0x0000a808, 0x00000000 }, /* EQ_CONTROL1 */
	{ 0x0000a80c, 0x00000000 }, /* EQ_CONTROL2 */
	{ 0x0000a810, 0x0c0c0c0c }, /* EQ1_GAIN1 */
	{ 0x0000a814, 0x0000000c }, /* EQ1_GAIN2 */
	{ 0x0000a818, 0x03fe0fc8 }, /* EQ1_BAND1_COEFF1 */
	{ 0x0000a81c, 0x00000b75 }, /* EQ1_BAND1_COEFF2 */
	{ 0x0000a820, 0x000000e0 }, /* EQ1_BAND1_PG */
	{ 0x0000a824, 0xf1361ec4 }, /* EQ1_BAND2_COEFF1 */
	{ 0x0000a828, 0x00000409 }, /* EQ1_BAND2_COEFF2 */
	{ 0x0000a82c, 0x000004cc }, /* EQ1_BAND2_PG */
	{ 0x0000a830, 0xf3371c9b }, /* EQ1_BAND3_COEFF1 */
	{ 0x0000a834, 0x0000040b }, /* EQ1_BAND3_COEFF2 */
	{ 0x0000a838, 0x00000cbb }, /* EQ1_BAND3_PG */
	{ 0x0000a83c, 0xf7d916f8 }, /* EQ1_BAND4_COEFF1 */
	{ 0x0000a840, 0x0000040a }, /* EQ1_BAND4_COEFF2 */
	{ 0x0000a844, 0x00001f14 }, /* EQ1_BAND4_PG */
	{ 0x0000a848, 0x0563058c }, /* EQ1_BAND5_COEFF1 */
	{ 0x0000a850, 0x00004000 }, /* EQ1_BAND5_PG */
	{ 0x0000a854, 0x0c0c0c0c }, /* EQ2_GAIN1 */
	{ 0x0000a858, 0x0000000c }, /* EQ2_GAIN2 */
	{ 0x0000a85c, 0x03fe0fc8 }, /* EQ2_BAND1_COEFF1 */
	{ 0x0000a860, 0x00000b75 }, /* EQ2_BAND1_COEFF2 */
	{ 0x0000a864, 0x000000e0 }, /* EQ2_BAND1_PG */
	{ 0x0000a868, 0xf1361ec4 }, /* EQ2_BAND2_COEFF1 */
	{ 0x0000a86c, 0x00000409 }, /* EQ2_BAND2_COEFF2 */
	{ 0x0000a870, 0x000004cc }, /* EQ2_BAND2_PG */
	{ 0x0000a874, 0xf3371c9b }, /* EQ2_BAND3_COEFF1 */
	{ 0x0000a878, 0x0000040b }, /* EQ2_BAND3_COEFF2 */
	{ 0x0000a87c, 0x00000cbb }, /* EQ2_BAND3_PG */
	{ 0x0000a880, 0xf7d916f8 }, /* EQ2_BAND4_COEFF1 */
	{ 0x0000a884, 0x0000040a }, /* EQ2_BAND4_COEFF2 */
	{ 0x0000a888, 0x00001f14 }, /* EQ2_BAND4_PG */
	{ 0x0000a88c, 0x0563058c }, /* EQ2_BAND5_COEFF1 */
	{ 0x0000a894, 0x00004000 }, /* EQ2_BAND5_PG */
	{ 0x0000a898, 0x0c0c0c0c }, /* EQ3_GAIN1 */
	{ 0x0000a89c, 0x0000000c }, /* EQ3_GAIN2 */
	{ 0x0000a8a0, 0x03fe0fc8 }, /* EQ3_BAND1_COEFF1 */
	{ 0x0000a8a4, 0x00000b75 }, /* EQ3_BAND1_COEFF2 */
	{ 0x0000a8a8, 0x000000e0 }, /* EQ3_BAND1_PG */
	{ 0x0000a8ac, 0xf1361ec4 }, /* EQ3_BAND2_COEFF1 */
	{ 0x0000a8b0, 0x00000409 }, /* EQ3_BAND2_COEFF2 */
	{ 0x0000a8b4, 0x000004cc }, /* EQ3_BAND2_PG */
	{ 0x0000a8b8, 0xf3371c9b }, /* EQ3_BAND3_COEFF1 */
	{ 0x0000a8bc, 0x0000040b }, /* EQ3_BAND3_COEFF2 */
	{ 0x0000a8c0, 0x00000cbb }, /* EQ3_BAND3_PG */
	{ 0x0000a8c4, 0xf7d916f8 }, /* EQ3_BAND4_COEFF1 */
	{ 0x0000a8c8, 0x0000040a }, /* EQ3_BAND4_COEFF2 */
	{ 0x0000a8cc, 0x00001f14 }, /* EQ3_BAND4_PG */
	{ 0x0000a8d0, 0x0563058c }, /* EQ3_BAND5_COEFF1 */
	{ 0x0000a8d8, 0x00004000 }, /* EQ3_BAND5_PG */
	{ 0x0000a8dc, 0x0c0c0c0c }, /* EQ4_GAIN1 */
	{ 0x0000a8e0, 0x0000000c }, /* EQ4_GAIN2 */
	{ 0x0000a8e4, 0x03fe0fc8 }, /* EQ4_BAND1_COEFF1 */
	{ 0x0000a8e8, 0x00000b75 }, /* EQ4_BAND1_COEFF2 */
	{ 0x0000a8ec, 0x000000e0 }, /* EQ4_BAND1_PG */
	{ 0x0000a8f0, 0xf1361ec4 }, /* EQ4_BAND2_COEFF1 */
	{ 0x0000a8f4, 0x00000409 }, /* EQ4_BAND2_COEFF2 */
	{ 0x0000a8f8, 0x000004cc }, /* EQ4_BAND2_PG */
	{ 0x0000a8fc, 0xf3371c9b }, /* EQ4_BAND3_COEFF1 */
	{ 0x0000a900, 0x0000040b }, /* EQ4_BAND3_COEFF2 */
	{ 0x0000a904, 0x00000cbb }, /* EQ4_BAND3_PG */
	{ 0x0000a908, 0xf7d916f8 }, /* EQ4_BAND4_COEFF1 */
	{ 0x0000a90c, 0x0000040a }, /* EQ4_BAND4_COEFF2 */
	{ 0x0000a910, 0x00001f14 }, /* EQ4_BAND4_PG */
	{ 0x0000a914, 0x0563058c }, /* EQ4_BAND5_COEFF1 */
	{ 0x0000a91c, 0x00004000 }, /* EQ4_BAND5_PG */
	{ 0x0000aa30, 0x00000000 }, /* LHPF_CONTROL1 */
	{ 0x0000aa34, 0x00000000 }, /* LHPF_CONTROL2 */
	{ 0x0000aa38, 0x00000000 }, /* LHPF1_COEFF */
	{ 0x0000aa3c, 0x00000000 }, /* LHPF2_COEFF */
	{ 0x0000aa40, 0x00000000 }, /* LHPF3_COEFF */
	{ 0x0000aa44, 0x00000000 }, /* LHPF4_COEFF */
	{ 0x0000ab00, 0x00000000 }, /* DRC1_CONTROL1 */
	{ 0x0000ab04, 0x49130018 }, /* DRC1_CONTROL2 */
	{ 0x0000ab08, 0x00000018 }, /* DRC1_CONTROL3 */
	{ 0x0000ab0c, 0x00000000 }, /* DRC1_CONTROL4 */
	{ 0x0000ab14, 0x00000000 }, /* DRC2_CONTROL1 */
	{ 0x0000ab18, 0x49130018 }, /* DRC2_CONTROL2 */
	{ 0x0000ab1c, 0x00000018 }, /* DRC2_CONTROL3 */
	{ 0x0000ab20, 0x00000000 }, /* DRC2_CONTROL4 */
	{ 0x0000b000, 0x00000000 }, /* TONE_GENERATOR1 */
	{ 0x0000b004, 0x00100000 }, /* TONE_GENERATOR2 */
	{ 0x0000b008, 0x00100000 }, /* TONE_GENERATOR3 */
	{ 0x0000b800, 0x00000000 }, /* US_CONTROL */
	{ 0x0000b804, 0x00002030 }, /* US1_CONTROL */
	{ 0x0000b808, 0x00000000 }, /* US1_DET_CONTROL */
	{ 0x00109008, 0x00000000 }, /* SLIMBUS_RX9_START_ADDR */
	{ 0x0010900c, 0x00000010 }, /* SLIMBUS_RX9_PORTS */
	{ 0x00109010, 0x00000000 }, /* SLIMBUS_RX9_PORT_STATUS */
	{ 0x00109014, 0x00000000 }, /* SLIMBUS_RX10_START_ADDR */
	{ 0x00109018, 0x00000011 }, /* SLIMBUS_RX10_PORTS */
	{ 0x0010901c, 0x00000000 }, /* SLIMBUS_RX10_PORT_STATUS */
	{ 0x00109020, 0x00000000 }, /* SLIMBUS_RX11_START_ADDR */
	{ 0x00109024, 0x00000012 }, /* SLIMBUS_RX11_PORTS */
	{ 0x00109028, 0x00000000 }, /* SLIMBUS_RX11_PORT_STATUS */
	{ 0x0010902c, 0x00000000 }, /* SLIMBUS_TX9_START_ADDR */
	{ 0x00109030, 0x00000018 }, /* SLIMBUS_TX9_PORTS */
	{ 0x00109034, 0x00000000 }, /* SLIMBUS_TX9_PORT_STATUS */
	{ 0x00109038, 0x00000000 }, /* SLIMBUS_TX10_START_ADDR */
	{ 0x0010903c, 0x00000019 }, /* SLIMBUS_TX10_PORTS */
	{ 0x00109040, 0x00000000 }, /* SLIMBUS_TX10_PORT_STATUS */
	{ 0x00109044, 0x00000000 }, /* SLIMBUS_TX11_START_ADDR */
	{ 0x00109048, 0x0000001a }, /* SLIMBUS_TX11_PORTS */
	{ 0x0010904c, 0x00000000 }, /* SLIMBUS_TX11_PORT_STATUS */
	{ 0x02b80080, 0x00000000 }, /* TACNA_DSP1_SAMPLE_RATE_RX1 */
	{ 0x02b80088, 0x00000000 }, /* TACNA_DSP1_SAMPLE_RATE_RX2 */
	{ 0x02b80090, 0x00000000 }, /* TACNA_DSP1_SAMPLE_RATE_RX3 */
	{ 0x02b80098, 0x00000000 }, /* TACNA_DSP1_SAMPLE_RATE_RX4 */
	{ 0x02b800a0, 0x00000000 }, /* TACNA_DSP1_SAMPLE_RATE_RX5 */
	{ 0x02b800a8, 0x00000000 }, /* TACNA_DSP1_SAMPLE_RATE_RX6 */
	{ 0x02b800b0, 0x00000000 }, /* TACNA_DSP1_SAMPLE_RATE_RX7 */
	{ 0x02b800b8, 0x00000000 }, /* TACNA_DSP1_SAMPLE_RATE_RX8 */
	{ 0x02b800c0, 0x00000000 }, /* TACNA_DSP1_SAMPLE_RATE_RX9 */
	{ 0x02b80280, 0x00000000 }, /* TACNA_DSP1_SAMPLE_RATE_TX1 */
	{ 0x02b80288, 0x00000000 }, /* TACNA_DSP1_SAMPLE_RATE_TX2 */
	{ 0x02b80290, 0x00000000 }, /* TACNA_DSP1_SAMPLE_RATE_TX3 */
	{ 0x02b80298, 0x00000000 }, /* TACNA_DSP1_SAMPLE_RATE_TX4 */
	{ 0x02b802a0, 0x00000000 }, /* TACNA_DSP1_SAMPLE_RATE_TX5 */
	{ 0x02b802a8, 0x00000000 }, /* TACNA_DSP1_SAMPLE_RATE_TX6 */
	{ 0x02b802b0, 0x00000000 }, /* TACNA_DSP1_SAMPLE_RATE_TX7 */
	{ 0x02b802b8, 0x00000000 }, /* TACNA_DSP1_SAMPLE_RATE_TX8 */
	{ 0x02b802c0, 0x00000000 }, /* TACNA_DSP1_SAMPLE_RATE_TX9 */
	{ 0x04b80080, 0x00000000 }, /* TACNA_DSP2_SAMPLE_RATE_RX1 */
	{ 0x04b80088, 0x00000000 }, /* TACNA_DSP2_SAMPLE_RATE_RX2 */
	{ 0x04b80090, 0x00000000 }, /* TACNA_DSP2_SAMPLE_RATE_RX3 */
	{ 0x04b80098, 0x00000000 }, /* TACNA_DSP2_SAMPLE_RATE_RX4 */
	{ 0x04b800a0, 0x00000000 }, /* TACNA_DSP2_SAMPLE_RATE_RX5 */
	{ 0x04b800a8, 0x00000000 }, /* TACNA_DSP2_SAMPLE_RATE_RX6 */
	{ 0x04b800b0, 0x00000000 }, /* TACNA_DSP2_SAMPLE_RATE_RX7 */
	{ 0x04b800b8, 0x00000000 }, /* TACNA_DSP2_SAMPLE_RATE_RX8 */
	{ 0x04b80280, 0x00000000 }, /* TACNA_DSP2_SAMPLE_RATE_TX1 */
	{ 0x04b80288, 0x00000000 }, /* TACNA_DSP2_SAMPLE_RATE_TX2 */
	{ 0x04b80290, 0x00000000 }, /* TACNA_DSP2_SAMPLE_RATE_TX3 */
	{ 0x04b80298, 0x00000000 }, /* TACNA_DSP2_SAMPLE_RATE_TX4 */
	{ 0x04b802a0, 0x00000000 }, /* TACNA_DSP2_SAMPLE_RATE_TX5 */
	{ 0x04b802a8, 0x00000000 }, /* TACNA_DSP2_SAMPLE_RATE_TX6 */
	{ 0x04b802b0, 0x00000000 }, /* TACNA_DSP2_SAMPLE_RATE_TX7 */
	{ 0x04b802b8, 0x00000000 }, /* TACNA_DSP2_SAMPLE_RATE_TX8 */
};
EXPORT_SYMBOL_GPL(clsic_reg_defaults);

static const struct regmap_range clsic_dsp2_forbidden_ranges[] = {
	regmap_reg_range(0x0000000, 0x3ffffff),
};

static const struct regmap_range clsic_dsp2_ranges[] = {
	regmap_reg_range(0x4000000, 0x401dff0),	/* XM packed */
	regmap_reg_range(0x4400000, 0x4413ff8),	/* XM packed32 */
	regmap_reg_range(0x45e0000, 0x45e413c),	/* system info */
	regmap_reg_range(0x4800000, 0x4827ff4),	/* XM unpacked24 */
	regmap_reg_range(0x4b80000, 0x4b805d8),	/* control registers */
	regmap_reg_range(0x4bc1000, 0x4bcd020),	/* control registers */
	regmap_reg_range(0x4c00000, 0x4c17ff0),	/* YM packed */
	regmap_reg_range(0x5000000, 0x500fff8),	/* YM unpacked32 */
	regmap_reg_range(0x5400000, 0x541fff4),	/* YM unpacked24 */
	regmap_reg_range(0x5800000, 0x5813fe8),	/* PM */
};

/*
 * DSP packed memory regions can only be accessed as bulk transfers
 * of the correct transfer length. Mark them precious to prevent code
 * that wouldn't understand this restriction from trying to access them
 */
static const struct regmap_range clsic_dsp2_precious_ranges[] = {
	regmap_reg_range(0x4000000, 0x401dff0),	/* XM packed */
	regmap_reg_range(0x4c00000, 0x4c17ff0),	/* YM packed */
	regmap_reg_range(0x5800000, 0x5813fe8),	/* PM */
};

static const struct regmap_access_table clsic_dsp2_readable = {
	.yes_ranges = clsic_dsp2_ranges,
	.n_yes_ranges = ARRAY_SIZE(clsic_dsp2_ranges),
	.no_ranges = clsic_dsp2_forbidden_ranges,
	.n_no_ranges = ARRAY_SIZE(clsic_dsp2_forbidden_ranges),
};

static const struct regmap_access_table clsic_dsp2_precious = {
	.yes_ranges = clsic_dsp2_precious_ranges,
	.n_yes_ranges = ARRAY_SIZE(clsic_dsp2_precious_ranges),
};

const struct regmap_config clsic_regmap_config_dsp2_template = {
	.max_register = 0x5813fe8,
	.rd_table = &clsic_dsp2_readable,
	.precious_table = &clsic_dsp2_precious,
};

/*
 * This tables is used in exposing the internal regmap through the service
 */
bool clsic_volatile_register(struct device *dev, unsigned int reg)
{
	BUILD_BUG_ON(ARRAY_SIZE(clsic_reg_defaults) != CLSIC_REG_DEFAULTS_SZ);
	switch (reg) {
	case TACNA_DEVID:
	case TACNA_REVID:
	case TACNA_FABID:
	case TACNA_RELID:
	case TACNA_OTPID:
	case TACNA_SFT_RESET:
	case TACNA_GPIO_STATUS1:
	case TACNA_SYSTEM_CLOCK2:
	case TACNA_SAMPLE_RATE_STATUS1:
	case TACNA_SAMPLE_RATE_STATUS2:
	case TACNA_SAMPLE_RATE_STATUS3:
	case TACNA_ASYNC_CLOCK2:
	case TACNA_ASYNC_SAMPLE_RATE_STATUS1:
	case TACNA_ASYNC_SAMPLE_RATE_STATUS2:
	case TACNA_DSP_CLOCK3:
	case TACNA_DSP_CLOCK4:
	case TACNA_FLL1_CONTROL5:
	case TACNA_FLL1_CONTROL6:
	case TACNA_FLL2_CONTROL5:
	case TACNA_FLL2_CONTROL6:
	case TACNA_INPUT_STATUS:
	case TACNA_SLIMBUS_PORT_STATUS:
	case TACNA_SLIMBUS_AHB_STATUS:
	case TACNA_SLIMBUS_APB_STATUS:
	case TACNA_ASRC1_STATUS:
	case TACNA_ASRC2_STATUS:
	case TACNA_FX_STATUS:
	case CLSIC_IRQ2_STS6:
	case TACNA_SLIMBUS_BULK_STATUS:
		return true;
	default:
		return false;
	}
}
EXPORT_SYMBOL_GPL(clsic_volatile_register);

bool clsic_readable_register(struct device *dev, unsigned int reg)
{
	switch (reg) {
	case TACNA_DEVID:
	case TACNA_REVID:
	case TACNA_FABID:
	case TACNA_RELID:
	case TACNA_OTPID:
	case TACNA_SFT_RESET:
	case TACNA_GPIO_STATUS1:
	case TACNA_GPIO1_CTRL1:
	case TACNA_GPIO2_CTRL1:
	case TACNA_GPIO3_CTRL1:
	case TACNA_GPIO4_CTRL1:
	case TACNA_GPIO5_CTRL1:
	case TACNA_GPIO6_CTRL1:
	case TACNA_GPIO7_CTRL1:
	case TACNA_GPIO8_CTRL1:
	case TACNA_GPIO9_CTRL1:
	case TACNA_GPIO10_CTRL1:
	case TACNA_GPIO11_CTRL1:
	case TACNA_GPIO12_CTRL1:
	case TACNA_GPIO13_CTRL1:
	case TACNA_GPIO14_CTRL1:
	case TACNA_GPIO15_CTRL1:
	case TACNA_GPIO16_CTRL1:
	case TACNA_GPIO17_CTRL1:
	case TACNA_GPIO18_CTRL1:
	case TACNA_GPIO19_CTRL1:
	case TACNA_GPIO20_CTRL1:
	case TACNA_GPIO21_CTRL1:
	case TACNA_GPIO22_CTRL1:
	case TACNA_GPIO23_CTRL1:
	case TACNA_GPIO24_CTRL1:
	case TACNA_GPIO25_CTRL1:
	case TACNA_GPIO26_CTRL1:
	case TACNA_GPIO27_CTRL1:
	case TACNA_GPIO28_CTRL1:
	case TACNA_SPI1_CFG_1:
	case TACNA_CTRL_IF_CFG3:
	case TACNA_OUTPUT_SYS_CLK:
	case TACNA_OUTPUT_ASYNC_CLK:
	case TACNA_SLIMBUS_PAD_CTRL:
	case TACNA_CLKGEN_PAD_CTRL:
	case TACNA_SOUNDWIRE_CTRL:
	case CLSIC_IRQN_PAD_CTRL:
	case TACNA_CLOCK32K:
	case TACNA_SYSTEM_CLOCK1:
	case TACNA_SYSTEM_CLOCK2:
	case TACNA_SAMPLE_RATE1:
	case TACNA_SAMPLE_RATE2:
	case TACNA_SAMPLE_RATE3:
	case TACNA_SAMPLE_RATE_STATUS1:
	case TACNA_SAMPLE_RATE_STATUS2:
	case TACNA_SAMPLE_RATE_STATUS3:
	case TACNA_ASYNC_CLOCK1:
	case TACNA_ASYNC_CLOCK2:
	case TACNA_ASYNC_SAMPLE_RATE1:
	case TACNA_ASYNC_SAMPLE_RATE2:
	case TACNA_ASYNC_SAMPLE_RATE_STATUS1:
	case TACNA_ASYNC_SAMPLE_RATE_STATUS2:
	case TACNA_DSP_CLOCK3:
	case TACNA_DSP_CLOCK4:
	case TACNA_RATE_ESTIMATOR1:
	case TACNA_RATE_ESTIMATOR2:
	case TACNA_RATE_ESTIMATOR3:
	case TACNA_RATE_ESTIMATOR4:
	case TACNA_RATE_ESTIMATOR5:
	case TACNA_FLL1_CONTROL1:
	case TACNA_FLL1_CONTROL2:
	case TACNA_FLL1_CONTROL3:
	case TACNA_FLL1_CONTROL4:
	case TACNA_FLL1_CONTROL5:
	case TACNA_FLL1_CONTROL6:
	case TACNA_FLL1_GPIO_CLOCK:
	case TACNA_FLL2_CONTROL1:
	case TACNA_FLL2_CONTROL2:
	case TACNA_FLL2_CONTROL3:
	case TACNA_FLL2_CONTROL4:
	case TACNA_FLL2_CONTROL5:
	case TACNA_FLL2_CONTROL6:
	case TACNA_FLL2_GPIO_CLOCK:
	case TACNA_MICBIAS_CTRL5:
	case TACNA_INPUT_CONTROL:
	case TACNA_INPUT_STATUS:
	case TACNA_INPUT_RATE_CONTROL:
	case TACNA_INPUT_CONTROL2:
	case TACNA_INPUT1_CONTROL1:
	case TACNA_IN1L_CONTROL1:
	case TACNA_IN1L_CONTROL2:
	case TACNA_IN1R_CONTROL1:
	case TACNA_IN1R_CONTROL2:
	case TACNA_INPUT2_CONTROL1:
	case TACNA_IN2L_CONTROL1:
	case TACNA_IN2L_CONTROL2:
	case TACNA_IN2R_CONTROL1:
	case TACNA_IN2R_CONTROL2:
	case TACNA_INPUT3_CONTROL1:
	case TACNA_IN3L_CONTROL1:
	case TACNA_IN3L_CONTROL2:
	case TACNA_IN3R_CONTROL1:
	case TACNA_IN3R_CONTROL2:
	case TACNA_INPUT4_CONTROL1:
	case TACNA_IN4L_CONTROL1:
	case TACNA_IN4L_CONTROL2:
	case TACNA_IN4R_CONTROL1:
	case TACNA_IN4R_CONTROL2:
	case TACNA_IN_SIG_DET_CONTROL:
	case TACNA_INPUT_HPF_CONTROL:
	case TACNA_INPUT_VOL_CONTROL:
	case CLSIC_PDM1_CONFIG:
	case CLSIC_PDM2_CONFIG:
	case CLSIC_PDM3_CONFIG:
	case CLSIC_PDM4_CONFIG:
	case TACNA_ASP1_ENABLES1:
	case TACNA_ASP1_CONTROL1:
	case TACNA_ASP1_CONTROL2:
	case TACNA_ASP1_CONTROL3:
	case TACNA_ASP1_FRAME_CONTROL1:
	case TACNA_ASP1_FRAME_CONTROL2:
	case TACNA_ASP1_FRAME_CONTROL5:
	case TACNA_ASP1_FRAME_CONTROL6:
	case TACNA_ASP1_DATA_CONTROL1:
	case TACNA_ASP1_DATA_CONTROL5:
	case TACNA_ASP2_ENABLES1:
	case TACNA_ASP2_CONTROL1:
	case TACNA_ASP2_CONTROL2:
	case TACNA_ASP2_CONTROL3:
	case TACNA_ASP2_FRAME_CONTROL1:
	case TACNA_ASP2_FRAME_CONTROL2:
	case TACNA_ASP2_FRAME_CONTROL5:
	case TACNA_ASP2_FRAME_CONTROL6:
	case TACNA_ASP2_DATA_CONTROL1:
	case TACNA_ASP2_DATA_CONTROL5:
	case TACNA_ASP3_ENABLES1:
	case TACNA_ASP3_CONTROL1:
	case TACNA_ASP3_CONTROL2:
	case TACNA_ASP3_CONTROL3:
	case TACNA_ASP3_FRAME_CONTROL1:
	case TACNA_ASP3_FRAME_CONTROL2:
	case TACNA_ASP3_FRAME_CONTROL5:
	case TACNA_ASP3_FRAME_CONTROL6:
	case TACNA_ASP3_DATA_CONTROL1:
	case TACNA_ASP3_DATA_CONTROL5:
	case TACNA_ASP4_ENABLES1:
	case TACNA_ASP4_CONTROL1:
	case TACNA_ASP4_CONTROL2:
	case TACNA_ASP4_CONTROL3:
	case TACNA_ASP4_FRAME_CONTROL1:
	case TACNA_ASP4_FRAME_CONTROL2:
	case TACNA_ASP4_FRAME_CONTROL5:
	case TACNA_ASP4_FRAME_CONTROL6:
	case TACNA_ASP4_DATA_CONTROL1:
	case TACNA_ASP4_DATA_CONTROL5:
	case TACNA_SWIRE1_CTRL_PORT1:
	case TACNA_SWIRE1_CTRL_PORT2:
	case TACNA_SWIRE1_CTRL_PORT3:
	case TACNA_SWIRE1_CTRL_PORT4:
	case TACNA_SWIRE1_FIFO_LATENCY:
	case TACNA_SWIRE1_CLK_REF1:
	case TACNA_SLIMBUS_RX_PORTS1:
	case TACNA_SLIMBUS_RX_PORTS2:
	case TACNA_SLIMBUS_TX_PORTS1:
	case TACNA_SLIMBUS_TX_PORTS2:
	case TACNA_SLIMBUS_RX_RATES1:
	case TACNA_SLIMBUS_RX_RATES2:
	case TACNA_SLIMBUS_TX_RATES1:
	case TACNA_SLIMBUS_TX_RATES2:
	case TACNA_SLIMBUS_CHANNEL_ENABLE:
	case TACNA_SLIMBUS_PORT_STATUS:
	case TACNA_SLIMBUS_SLIMCLK_REF_GEAR:
	case TACNA_SLIMBUS_AHB_STATUS:
	case TACNA_SLIMBUS_APB_STATUS:
	case TACNA_ASP1TX1_INPUT1:
	case TACNA_ASP1TX1_INPUT2:
	case TACNA_ASP1TX1_INPUT3:
	case TACNA_ASP1TX1_INPUT4:
	case TACNA_ASP1TX2_INPUT1:
	case TACNA_ASP1TX2_INPUT2:
	case TACNA_ASP1TX2_INPUT3:
	case TACNA_ASP1TX2_INPUT4:
	case TACNA_ASP1TX3_INPUT1:
	case TACNA_ASP1TX3_INPUT2:
	case TACNA_ASP1TX3_INPUT3:
	case TACNA_ASP1TX3_INPUT4:
	case TACNA_ASP1TX4_INPUT1:
	case TACNA_ASP1TX4_INPUT2:
	case TACNA_ASP1TX4_INPUT3:
	case TACNA_ASP1TX4_INPUT4:
	case TACNA_ASP1TX5_INPUT1:
	case TACNA_ASP1TX5_INPUT2:
	case TACNA_ASP1TX5_INPUT3:
	case TACNA_ASP1TX5_INPUT4:
	case TACNA_ASP1TX6_INPUT1:
	case TACNA_ASP1TX6_INPUT2:
	case TACNA_ASP1TX6_INPUT3:
	case TACNA_ASP1TX6_INPUT4:
	case TACNA_ASP1TX7_INPUT1:
	case TACNA_ASP1TX7_INPUT2:
	case TACNA_ASP1TX7_INPUT3:
	case TACNA_ASP1TX7_INPUT4:
	case TACNA_ASP1TX8_INPUT1:
	case TACNA_ASP1TX8_INPUT2:
	case TACNA_ASP1TX8_INPUT3:
	case TACNA_ASP1TX8_INPUT4:
	case TACNA_ASP2TX1_INPUT1:
	case TACNA_ASP2TX1_INPUT2:
	case TACNA_ASP2TX1_INPUT3:
	case TACNA_ASP2TX1_INPUT4:
	case TACNA_ASP2TX2_INPUT1:
	case TACNA_ASP2TX2_INPUT2:
	case TACNA_ASP2TX2_INPUT3:
	case TACNA_ASP2TX2_INPUT4:
	case TACNA_ASP2TX3_INPUT1:
	case TACNA_ASP2TX3_INPUT2:
	case TACNA_ASP2TX3_INPUT3:
	case TACNA_ASP2TX3_INPUT4:
	case TACNA_ASP2TX4_INPUT1:
	case TACNA_ASP2TX4_INPUT2:
	case TACNA_ASP2TX4_INPUT3:
	case TACNA_ASP2TX4_INPUT4:
	case TACNA_ASP2TX5_INPUT1:
	case TACNA_ASP2TX5_INPUT2:
	case TACNA_ASP2TX5_INPUT3:
	case TACNA_ASP2TX5_INPUT4:
	case TACNA_ASP2TX6_INPUT1:
	case TACNA_ASP2TX6_INPUT2:
	case TACNA_ASP2TX6_INPUT3:
	case TACNA_ASP2TX6_INPUT4:
	case TACNA_ASP2TX7_INPUT1:
	case TACNA_ASP2TX7_INPUT2:
	case TACNA_ASP2TX7_INPUT3:
	case TACNA_ASP2TX7_INPUT4:
	case TACNA_ASP2TX8_INPUT1:
	case TACNA_ASP2TX8_INPUT2:
	case TACNA_ASP2TX8_INPUT3:
	case TACNA_ASP2TX8_INPUT4:
	case TACNA_ASP3TX1_INPUT1:
	case TACNA_ASP3TX1_INPUT2:
	case TACNA_ASP3TX1_INPUT3:
	case TACNA_ASP3TX1_INPUT4:
	case TACNA_ASP3TX2_INPUT1:
	case TACNA_ASP3TX2_INPUT2:
	case TACNA_ASP3TX2_INPUT3:
	case TACNA_ASP3TX2_INPUT4:
	case TACNA_ASP3TX3_INPUT1:
	case TACNA_ASP3TX3_INPUT2:
	case TACNA_ASP3TX3_INPUT3:
	case TACNA_ASP3TX3_INPUT4:
	case TACNA_ASP3TX4_INPUT1:
	case TACNA_ASP3TX4_INPUT2:
	case TACNA_ASP3TX4_INPUT3:
	case TACNA_ASP3TX4_INPUT4:
	case TACNA_ASP3TX5_INPUT1:
	case TACNA_ASP3TX5_INPUT2:
	case TACNA_ASP3TX5_INPUT3:
	case TACNA_ASP3TX5_INPUT4:
	case TACNA_ASP3TX6_INPUT1:
	case TACNA_ASP3TX6_INPUT2:
	case TACNA_ASP3TX6_INPUT3:
	case TACNA_ASP3TX6_INPUT4:
	case TACNA_ASP3TX7_INPUT1:
	case TACNA_ASP3TX7_INPUT2:
	case TACNA_ASP3TX7_INPUT3:
	case TACNA_ASP3TX7_INPUT4:
	case TACNA_ASP3TX8_INPUT1:
	case TACNA_ASP3TX8_INPUT2:
	case TACNA_ASP3TX8_INPUT3:
	case TACNA_ASP3TX8_INPUT4:
	case TACNA_ASP4TX1_INPUT1:
	case TACNA_ASP4TX1_INPUT2:
	case TACNA_ASP4TX1_INPUT3:
	case TACNA_ASP4TX1_INPUT4:
	case TACNA_ASP4TX2_INPUT1:
	case TACNA_ASP4TX2_INPUT2:
	case TACNA_ASP4TX2_INPUT3:
	case TACNA_ASP4TX2_INPUT4:
	case TACNA_ASP4TX3_INPUT1:
	case TACNA_ASP4TX3_INPUT2:
	case TACNA_ASP4TX3_INPUT3:
	case TACNA_ASP4TX3_INPUT4:
	case TACNA_ASP4TX4_INPUT1:
	case TACNA_ASP4TX4_INPUT2:
	case TACNA_ASP4TX4_INPUT3:
	case TACNA_ASP4TX4_INPUT4:
	case TACNA_ASP4TX5_INPUT1:
	case TACNA_ASP4TX5_INPUT2:
	case TACNA_ASP4TX5_INPUT3:
	case TACNA_ASP4TX5_INPUT4:
	case TACNA_ASP4TX6_INPUT1:
	case TACNA_ASP4TX6_INPUT2:
	case TACNA_ASP4TX6_INPUT3:
	case TACNA_ASP4TX6_INPUT4:
	case TACNA_ASP4TX7_INPUT1:
	case TACNA_ASP4TX7_INPUT2:
	case TACNA_ASP4TX7_INPUT3:
	case TACNA_ASP4TX7_INPUT4:
	case TACNA_ASP4TX8_INPUT1:
	case TACNA_ASP4TX8_INPUT2:
	case TACNA_ASP4TX8_INPUT3:
	case TACNA_ASP4TX8_INPUT4:
	case TACNA_SLIMTX1_INPUT1:
	case TACNA_SLIMTX1_INPUT2:
	case TACNA_SLIMTX1_INPUT3:
	case TACNA_SLIMTX1_INPUT4:
	case TACNA_SLIMTX2_INPUT1:
	case TACNA_SLIMTX2_INPUT2:
	case TACNA_SLIMTX2_INPUT3:
	case TACNA_SLIMTX2_INPUT4:
	case TACNA_SLIMTX3_INPUT1:
	case TACNA_SLIMTX3_INPUT2:
	case TACNA_SLIMTX3_INPUT3:
	case TACNA_SLIMTX3_INPUT4:
	case TACNA_SLIMTX4_INPUT1:
	case TACNA_SLIMTX4_INPUT2:
	case TACNA_SLIMTX4_INPUT3:
	case TACNA_SLIMTX4_INPUT4:
	case TACNA_SLIMTX5_INPUT1:
	case TACNA_SLIMTX5_INPUT2:
	case TACNA_SLIMTX5_INPUT3:
	case TACNA_SLIMTX5_INPUT4:
	case TACNA_SLIMTX6_INPUT1:
	case TACNA_SLIMTX6_INPUT2:
	case TACNA_SLIMTX6_INPUT3:
	case TACNA_SLIMTX6_INPUT4:
	case TACNA_SLIMTX7_INPUT1:
	case TACNA_SLIMTX7_INPUT2:
	case TACNA_SLIMTX7_INPUT3:
	case TACNA_SLIMTX7_INPUT4:
	case TACNA_SLIMTX8_INPUT1:
	case TACNA_SLIMTX8_INPUT2:
	case TACNA_SLIMTX8_INPUT3:
	case TACNA_SLIMTX8_INPUT4:
	case TACNA_ASRC1_IN1L_INPUT1:
	case TACNA_ASRC1_IN1R_INPUT1:
	case TACNA_ASRC1_IN2L_INPUT1:
	case TACNA_ASRC1_IN2R_INPUT1:
	case CS48LX50_ASRC2_IN1L_INPUT1:
	case CS48LX50_ASRC2_IN1R_INPUT1:
	case CS48LX50_ASRC2_IN2L_INPUT1:
	case CS48LX50_ASRC2_IN2R_INPUT1:
	case TACNA_ISRC1INT1_INPUT1:
	case TACNA_ISRC1INT2_INPUT1:
	case TACNA_ISRC1INT3_INPUT1:
	case TACNA_ISRC1INT4_INPUT1:
	case TACNA_ISRC1DEC1_INPUT1:
	case TACNA_ISRC1DEC2_INPUT1:
	case TACNA_ISRC1DEC3_INPUT1:
	case TACNA_ISRC1DEC4_INPUT1:
	case TACNA_EQ1_INPUT1:
	case TACNA_EQ1_INPUT2:
	case TACNA_EQ1_INPUT3:
	case TACNA_EQ1_INPUT4:
	case TACNA_EQ2_INPUT1:
	case TACNA_EQ2_INPUT2:
	case TACNA_EQ2_INPUT3:
	case TACNA_EQ2_INPUT4:
	case TACNA_EQ3_INPUT1:
	case TACNA_EQ3_INPUT2:
	case TACNA_EQ3_INPUT3:
	case TACNA_EQ3_INPUT4:
	case TACNA_EQ4_INPUT1:
	case TACNA_EQ4_INPUT2:
	case TACNA_EQ4_INPUT3:
	case TACNA_EQ4_INPUT4:
	case TACNA_DRC1L_INPUT1:
	case TACNA_DRC1L_INPUT2:
	case TACNA_DRC1L_INPUT3:
	case TACNA_DRC1L_INPUT4:
	case TACNA_DRC1R_INPUT1:
	case TACNA_DRC1R_INPUT2:
	case TACNA_DRC1R_INPUT3:
	case TACNA_DRC1R_INPUT4:
	case TACNA_DRC2L_INPUT1:
	case TACNA_DRC2L_INPUT2:
	case TACNA_DRC2L_INPUT3:
	case TACNA_DRC2L_INPUT4:
	case TACNA_DRC2R_INPUT1:
	case TACNA_DRC2R_INPUT2:
	case TACNA_DRC2R_INPUT3:
	case TACNA_DRC2R_INPUT4:
	case TACNA_LHPF1_INPUT1:
	case TACNA_LHPF1_INPUT2:
	case TACNA_LHPF1_INPUT3:
	case TACNA_LHPF1_INPUT4:
	case TACNA_LHPF2_INPUT1:
	case TACNA_LHPF2_INPUT2:
	case TACNA_LHPF2_INPUT3:
	case TACNA_LHPF2_INPUT4:
	case TACNA_LHPF3_INPUT1:
	case TACNA_LHPF3_INPUT2:
	case TACNA_LHPF3_INPUT3:
	case TACNA_LHPF3_INPUT4:
	case TACNA_LHPF4_INPUT1:
	case TACNA_LHPF4_INPUT2:
	case TACNA_LHPF4_INPUT3:
	case TACNA_LHPF4_INPUT4:
	case TACNA_DSP1RX1_INPUT1:
	case TACNA_DSP1RX1_INPUT2:
	case TACNA_DSP1RX1_INPUT3:
	case TACNA_DSP1RX1_INPUT4:
	case TACNA_DSP1RX2_INPUT1:
	case TACNA_DSP1RX2_INPUT2:
	case TACNA_DSP1RX2_INPUT3:
	case TACNA_DSP1RX2_INPUT4:
	case TACNA_DSP1RX3_INPUT1:
	case TACNA_DSP1RX3_INPUT2:
	case TACNA_DSP1RX3_INPUT3:
	case TACNA_DSP1RX3_INPUT4:
	case TACNA_DSP1RX4_INPUT1:
	case TACNA_DSP1RX4_INPUT2:
	case TACNA_DSP1RX4_INPUT3:
	case TACNA_DSP1RX4_INPUT4:
	case TACNA_DSP1RX5_INPUT1:
	case TACNA_DSP1RX5_INPUT2:
	case TACNA_DSP1RX5_INPUT3:
	case TACNA_DSP1RX5_INPUT4:
	case TACNA_DSP1RX6_INPUT1:
	case TACNA_DSP1RX6_INPUT2:
	case TACNA_DSP1RX6_INPUT3:
	case TACNA_DSP1RX6_INPUT4:
	case TACNA_DSP1RX7_INPUT1:
	case TACNA_DSP1RX7_INPUT2:
	case TACNA_DSP1RX7_INPUT3:
	case TACNA_DSP1RX7_INPUT4:
	case TACNA_DSP1RX8_INPUT1:
	case TACNA_DSP1RX8_INPUT2:
	case TACNA_DSP1RX8_INPUT3:
	case TACNA_DSP1RX8_INPUT4:
	case TACNA_DSP1RX9_INPUT1:
	case TACNA_DSP1RX9_INPUT2:
	case TACNA_DSP1RX9_INPUT3:
	case TACNA_DSP1RX9_INPUT4:
	case TACNA_DSP2RX1_INPUT1:
	case TACNA_DSP2RX1_INPUT2:
	case TACNA_DSP2RX1_INPUT3:
	case TACNA_DSP2RX1_INPUT4:
	case TACNA_DSP2RX2_INPUT1:
	case TACNA_DSP2RX2_INPUT2:
	case TACNA_DSP2RX2_INPUT3:
	case TACNA_DSP2RX2_INPUT4:
	case TACNA_DSP2RX3_INPUT1:
	case TACNA_DSP2RX3_INPUT2:
	case TACNA_DSP2RX3_INPUT3:
	case TACNA_DSP2RX3_INPUT4:
	case TACNA_DSP2RX4_INPUT1:
	case TACNA_DSP2RX4_INPUT2:
	case TACNA_DSP2RX4_INPUT3:
	case TACNA_DSP2RX4_INPUT4:
	case TACNA_DSP2RX5_INPUT1:
	case TACNA_DSP2RX5_INPUT2:
	case TACNA_DSP2RX5_INPUT3:
	case TACNA_DSP2RX5_INPUT4:
	case TACNA_DSP2RX6_INPUT1:
	case TACNA_DSP2RX6_INPUT2:
	case TACNA_DSP2RX6_INPUT3:
	case TACNA_DSP2RX6_INPUT4:
	case TACNA_DSP2RX7_INPUT1:
	case TACNA_DSP2RX7_INPUT2:
	case TACNA_DSP2RX7_INPUT3:
	case TACNA_DSP2RX7_INPUT4:
	case TACNA_DSP2RX8_INPUT1:
	case TACNA_DSP2RX8_INPUT2:
	case TACNA_DSP2RX8_INPUT3:
	case TACNA_DSP2RX8_INPUT4:
	case TACNA_SWIRE1_DP1TX1_INPUT1:
	case TACNA_SWIRE1_DP1TX1_INPUT2:
	case TACNA_SWIRE1_DP1TX1_INPUT3:
	case TACNA_SWIRE1_DP1TX1_INPUT4:
	case TACNA_SWIRE1_DP1TX2_INPUT1:
	case TACNA_SWIRE1_DP1TX2_INPUT2:
	case TACNA_SWIRE1_DP1TX2_INPUT3:
	case TACNA_SWIRE1_DP1TX2_INPUT4:
	case TACNA_SWIRE1_DP1TX3_INPUT1:
	case TACNA_SWIRE1_DP1TX3_INPUT2:
	case TACNA_SWIRE1_DP1TX3_INPUT3:
	case TACNA_SWIRE1_DP1TX3_INPUT4:
	case TACNA_SWIRE1_DP1TX4_INPUT1:
	case TACNA_SWIRE1_DP1TX4_INPUT2:
	case TACNA_SWIRE1_DP1TX4_INPUT3:
	case TACNA_SWIRE1_DP1TX4_INPUT4:
	case TACNA_SWIRE1_DP1TX5_INPUT1:
	case TACNA_SWIRE1_DP1TX5_INPUT2:
	case TACNA_SWIRE1_DP1TX5_INPUT3:
	case TACNA_SWIRE1_DP1TX5_INPUT4:
	case TACNA_SWIRE1_DP1TX6_INPUT1:
	case TACNA_SWIRE1_DP1TX6_INPUT2:
	case TACNA_SWIRE1_DP1TX6_INPUT3:
	case TACNA_SWIRE1_DP1TX6_INPUT4:
	case TACNA_SWIRE1_DP1TX7_INPUT1:
	case TACNA_SWIRE1_DP1TX7_INPUT2:
	case TACNA_SWIRE1_DP1TX7_INPUT3:
	case TACNA_SWIRE1_DP1TX7_INPUT4:
	case TACNA_SWIRE1_DP1TX8_INPUT1:
	case TACNA_SWIRE1_DP1TX8_INPUT2:
	case TACNA_SWIRE1_DP1TX8_INPUT3:
	case TACNA_SWIRE1_DP1TX8_INPUT4:
	case TACNA_SWIRE1_DP2TX1_INPUT1:
	case TACNA_SWIRE1_DP2TX1_INPUT2:
	case TACNA_SWIRE1_DP2TX1_INPUT3:
	case TACNA_SWIRE1_DP2TX1_INPUT4:
	case TACNA_SWIRE1_DP2TX2_INPUT1:
	case TACNA_SWIRE1_DP2TX2_INPUT2:
	case TACNA_SWIRE1_DP2TX2_INPUT3:
	case TACNA_SWIRE1_DP2TX2_INPUT4:
	case TACNA_SWIRE1_DP2TX3_INPUT1:
	case TACNA_SWIRE1_DP2TX3_INPUT2:
	case TACNA_SWIRE1_DP2TX3_INPUT3:
	case TACNA_SWIRE1_DP2TX3_INPUT4:
	case TACNA_SWIRE1_DP2TX4_INPUT1:
	case TACNA_SWIRE1_DP2TX4_INPUT2:
	case TACNA_SWIRE1_DP2TX4_INPUT3:
	case TACNA_SWIRE1_DP2TX4_INPUT4:
	case TACNA_SWIRE1_DP2TX5_INPUT1:
	case TACNA_SWIRE1_DP2TX5_INPUT2:
	case TACNA_SWIRE1_DP2TX5_INPUT3:
	case TACNA_SWIRE1_DP2TX5_INPUT4:
	case TACNA_SWIRE1_DP2TX6_INPUT1:
	case TACNA_SWIRE1_DP2TX6_INPUT2:
	case TACNA_SWIRE1_DP2TX6_INPUT3:
	case TACNA_SWIRE1_DP2TX6_INPUT4:
	case TACNA_SWIRE1_DP2TX7_INPUT1:
	case TACNA_SWIRE1_DP2TX7_INPUT2:
	case TACNA_SWIRE1_DP2TX7_INPUT3:
	case TACNA_SWIRE1_DP2TX7_INPUT4:
	case TACNA_SWIRE1_DP2TX8_INPUT1:
	case TACNA_SWIRE1_DP2TX8_INPUT2:
	case TACNA_SWIRE1_DP2TX8_INPUT3:
	case TACNA_SWIRE1_DP2TX8_INPUT4:
	case TACNA_ASRC1_ENABLE:
	case TACNA_ASRC1_STATUS:
	case TACNA_ASRC1_CONTROL1:
	case TACNA_ASRC2_ENABLE:
	case TACNA_ASRC2_STATUS:
	case TACNA_ASRC2_CONTROL1:
	case TACNA_ISRC1_CONTROL1:
	case TACNA_ISRC1_CONTROL2:
	case TACNA_FX_SAMPLE_RATE:
	case TACNA_FX_STATUS:
	case TACNA_EQ_CONTROL1:
	case TACNA_EQ_CONTROL2:
	case TACNA_EQ1_GAIN1:
	case TACNA_EQ1_GAIN2:
	case TACNA_EQ1_BAND1_COEFF1:
	case TACNA_EQ1_BAND1_COEFF2:
	case TACNA_EQ1_BAND1_PG:
	case TACNA_EQ1_BAND2_COEFF1:
	case TACNA_EQ1_BAND2_COEFF2:
	case TACNA_EQ1_BAND2_PG:
	case TACNA_EQ1_BAND3_COEFF1:
	case TACNA_EQ1_BAND3_COEFF2:
	case TACNA_EQ1_BAND3_PG:
	case TACNA_EQ1_BAND4_COEFF1:
	case TACNA_EQ1_BAND4_COEFF2:
	case TACNA_EQ1_BAND4_PG:
	case TACNA_EQ1_BAND5_COEFF1:
	case TACNA_EQ1_BAND5_PG:
	case TACNA_EQ2_GAIN1:
	case TACNA_EQ2_GAIN2:
	case TACNA_EQ2_BAND1_COEFF1:
	case TACNA_EQ2_BAND1_COEFF2:
	case TACNA_EQ2_BAND1_PG:
	case TACNA_EQ2_BAND2_COEFF1:
	case TACNA_EQ2_BAND2_COEFF2:
	case TACNA_EQ2_BAND2_PG:
	case TACNA_EQ2_BAND3_COEFF1:
	case TACNA_EQ2_BAND3_COEFF2:
	case TACNA_EQ2_BAND3_PG:
	case TACNA_EQ2_BAND4_COEFF1:
	case TACNA_EQ2_BAND4_COEFF2:
	case TACNA_EQ2_BAND4_PG:
	case TACNA_EQ2_BAND5_COEFF1:
	case TACNA_EQ2_BAND5_PG:
	case TACNA_EQ3_GAIN1:
	case TACNA_EQ3_GAIN2:
	case TACNA_EQ3_BAND1_COEFF1:
	case TACNA_EQ3_BAND1_COEFF2:
	case TACNA_EQ3_BAND1_PG:
	case TACNA_EQ3_BAND2_COEFF1:
	case TACNA_EQ3_BAND2_COEFF2:
	case TACNA_EQ3_BAND2_PG:
	case TACNA_EQ3_BAND3_COEFF1:
	case TACNA_EQ3_BAND3_COEFF2:
	case TACNA_EQ3_BAND3_PG:
	case TACNA_EQ3_BAND4_COEFF1:
	case TACNA_EQ3_BAND4_COEFF2:
	case TACNA_EQ3_BAND4_PG:
	case TACNA_EQ3_BAND5_COEFF1:
	case TACNA_EQ3_BAND5_PG:
	case TACNA_EQ4_GAIN1:
	case TACNA_EQ4_GAIN2:
	case TACNA_EQ4_BAND1_COEFF1:
	case TACNA_EQ4_BAND1_COEFF2:
	case TACNA_EQ4_BAND1_PG:
	case TACNA_EQ4_BAND2_COEFF1:
	case TACNA_EQ4_BAND2_COEFF2:
	case TACNA_EQ4_BAND2_PG:
	case TACNA_EQ4_BAND3_COEFF1:
	case TACNA_EQ4_BAND3_COEFF2:
	case TACNA_EQ4_BAND3_PG:
	case TACNA_EQ4_BAND4_COEFF1:
	case TACNA_EQ4_BAND4_COEFF2:
	case TACNA_EQ4_BAND4_PG:
	case TACNA_EQ4_BAND5_COEFF1:
	case TACNA_EQ4_BAND5_PG:
	case TACNA_LHPF_CONTROL1:
	case TACNA_LHPF_CONTROL2:
	case TACNA_LHPF1_COEFF:
	case TACNA_LHPF2_COEFF:
	case TACNA_LHPF3_COEFF:
	case TACNA_LHPF4_COEFF:
	case TACNA_DRC1_CONTROL1:
	case TACNA_DRC1_CONTROL2:
	case TACNA_DRC1_CONTROL3:
	case TACNA_DRC1_CONTROL4:
	case TACNA_DRC2_CONTROL1:
	case TACNA_DRC2_CONTROL2:
	case TACNA_DRC2_CONTROL3:
	case TACNA_DRC2_CONTROL4:
	case TACNA_TONE_GENERATOR1:
	case TACNA_TONE_GENERATOR2:
	case TACNA_TONE_GENERATOR3:
	case TACNA_US_CONTROL:
	case TACNA_US1_CONTROL:
	case TACNA_US1_DET_CONTROL:
	case CLSIC_DSP2_XM_SRAM_IBUS_SETUP_0:
	case CLSIC_DSP2_XM_SRAM_IBUS_PSD_1:
	case CLSIC_DSP2_XM_SRAM_IBUS_RET_1:
	case CLSIC_DSP2_XM_SRAM_IBUS_NAP_1:
	case CLSIC_DSP2_YM_SRAM_IBUS_SETUP_0:
	case CLSIC_DSP2_YM_SRAM_IBUS_PSD_1:
	case CLSIC_DSP2_YM_SRAM_IBUS_RET_1:
	case CLSIC_DSP2_YM_SRAM_IBUS_NAP_1:
	case CLSIC_DSP2_PM_SRAM_IBUS_SETUP_0:
	case CLSIC_DSP2_PM_SRAM_IBUS_PSD_1:
	case CLSIC_DSP2_PM_SRAM_IBUS_RET_1:
	case CLSIC_DSP2_PM_SRAM_IBUS_NAP_1:
	case CLSIC_DSP2_PWR_CTRL:
	case CLSIC_SCRATCH_1:
	case CLSIC_IRQ2_STS6:
	case TACNA_SLIMBUS_BULK_STATUS:
	case CLSIC_SLIMBUS_RX9_START_ADDR:
	case CLSIC_SLIMBUS_RX9_PORTS:
	case CLSIC_SLIMBUS_RX9_PORT_STATUS:
	case CLSIC_SLIMBUS_RX10_START_ADDR:
	case CLSIC_SLIMBUS_RX10_PORTS:
	case CLSIC_SLIMBUS_RX10_PORT_STATUS:
	case CLSIC_SLIMBUS_RX11_START_ADDR:
	case CLSIC_SLIMBUS_RX11_PORTS:
	case CLSIC_SLIMBUS_RX11_PORT_STATUS:
	case CLSIC_SLIMBUS_TX9_START_ADDR:
	case CLSIC_SLIMBUS_TX9_PORTS:
	case CLSIC_SLIMBUS_TX9_PORT_STATUS:
	case CLSIC_SLIMBUS_TX10_START_ADDR:
	case CLSIC_SLIMBUS_TX10_PORTS:
	case CLSIC_SLIMBUS_TX10_PORT_STATUS:
	case CLSIC_SLIMBUS_TX11_START_ADDR:
	case CLSIC_SLIMBUS_TX11_PORTS:
	case CLSIC_SLIMBUS_TX11_PORT_STATUS:
		/* These permit the EQ tunings to be read as a range */
	case TACNA_EQ1_BAND5_COEFF1 + 4:
	case TACNA_EQ2_BAND5_COEFF1 + 4:
	case TACNA_EQ3_BAND5_COEFF1 + 4:
	case TACNA_EQ4_BAND5_COEFF1 + 4:
	case TACNA_DSP1_SAMPLE_RATE_RX1:
	case TACNA_DSP1_SAMPLE_RATE_RX2:
	case TACNA_DSP1_SAMPLE_RATE_RX3:
	case TACNA_DSP1_SAMPLE_RATE_RX4:
	case TACNA_DSP1_SAMPLE_RATE_RX5:
	case TACNA_DSP1_SAMPLE_RATE_RX6:
	case TACNA_DSP1_SAMPLE_RATE_RX7:
	case TACNA_DSP1_SAMPLE_RATE_RX8:
	case TACNA_DSP1_SAMPLE_RATE_RX9:
	case TACNA_DSP1_SAMPLE_RATE_TX1:
	case TACNA_DSP1_SAMPLE_RATE_TX2:
	case TACNA_DSP1_SAMPLE_RATE_TX3:
	case TACNA_DSP1_SAMPLE_RATE_TX4:
	case TACNA_DSP1_SAMPLE_RATE_TX5:
	case TACNA_DSP1_SAMPLE_RATE_TX6:
	case TACNA_DSP1_SAMPLE_RATE_TX7:
	case TACNA_DSP1_SAMPLE_RATE_TX8:
	case TACNA_DSP1_SAMPLE_RATE_TX9:
	case TACNA_DSP2_SAMPLE_RATE_RX1:
	case TACNA_DSP2_SAMPLE_RATE_RX2:
	case TACNA_DSP2_SAMPLE_RATE_RX3:
	case TACNA_DSP2_SAMPLE_RATE_RX4:
	case TACNA_DSP2_SAMPLE_RATE_RX5:
	case TACNA_DSP2_SAMPLE_RATE_RX6:
	case TACNA_DSP2_SAMPLE_RATE_RX7:
	case TACNA_DSP2_SAMPLE_RATE_RX8:
	case TACNA_DSP2_SAMPLE_RATE_TX1:
	case TACNA_DSP2_SAMPLE_RATE_TX2:
	case TACNA_DSP2_SAMPLE_RATE_TX3:
	case TACNA_DSP2_SAMPLE_RATE_TX4:
	case TACNA_DSP2_SAMPLE_RATE_TX5:
	case TACNA_DSP2_SAMPLE_RATE_TX6:
	case TACNA_DSP2_SAMPLE_RATE_TX7:
	case TACNA_DSP2_SAMPLE_RATE_TX8:
		return true;
	default:
		return false;
	}

	/* Can never get here */
	return true;
}
EXPORT_SYMBOL_GPL(clsic_readable_register);
