
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.025892                       # Number of seconds simulated
sim_ticks                                 25892445000                       # Number of ticks simulated
final_tick                                25892445000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  75062                       # Simulator instruction rate (inst/s)
host_op_rate                                   123380                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              156870387                       # Simulator tick rate (ticks/s)
host_mem_usage                                 678792                       # Number of bytes of host memory used
host_seconds                                   165.06                       # Real time elapsed on the host
sim_insts                                    12389449                       # Number of instructions simulated
sim_ops                                      20364677                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  25892445000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          69504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1152960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1222464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        69504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         69504                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1086                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           18015                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19101                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2684335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          44528819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              47213154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2684335                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2684335                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2684335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         44528819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             47213154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2172.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     36030.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000019000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000719000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               58037                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       19101                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     38202                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1222464                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1222464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   25892295000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 38202                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   17905                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   17945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     844                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3778                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    323.388036                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   251.205892                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   182.473501                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63             5      0.13%      0.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127          715     18.93%     19.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191          395     10.46%     29.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255          274      7.25%     36.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319          246      6.51%     43.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383          230      6.09%     49.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447          230      6.09%     55.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511          219      5.80%     61.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575         1464     38.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3778                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        69504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1152960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 2684335.141003485769                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 44528819.120789870620                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2172                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        36030                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    100776000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1627267500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     46397.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45164.24                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                   1002205500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1728043500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  152808000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     26234.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45234.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        47.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     47.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       8000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    34419                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1355546.57                       # Average gap between requests
system.mem_ctrls.pageHitRate                    90.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          24883427000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     12693000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     219960000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  22603576000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     86176500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     776301000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   2193738500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  25892445000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 2355754                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2355754                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8336                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2338329                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1900                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                432                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2338329                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2294739                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            43590                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         4687                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  25892445000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      192683                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2213071                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2196                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         41087                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  25892445000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  25892445000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      172362                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           149                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     25892445000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         25892446                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             202459                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       12671488                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2355754                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2296639                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      25624913                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   16788                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        129                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           490                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    172309                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2420                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           25836478                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.808673                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.360574                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 23015260     89.08%     89.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     8565      0.03%     89.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    17647      0.07%     89.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    70558      0.27%     89.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   223970      0.87%     90.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    69699      0.27%     90.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    23855      0.09%     90.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     5164      0.02%     90.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2401760      9.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             25836478                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.090982                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.489389                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   903777                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              22296750                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    720138                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1907419                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   8394                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               20805199                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   8394                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1351290                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 6914032                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3028                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2162464                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              15397270                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               20763808                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1917                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  57015                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    745                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               14889051                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            30048422                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              51374393                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         28127794                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           4390992                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              29547063                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   501359                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                100                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             71                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   9561696                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               204660                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2217968                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               968                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              341                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   20695154                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 136                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  20593505                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              2576                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          330612                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       463594                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             92                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      25836478                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.797071                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.803048                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            20524537     79.44%     79.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              893655      3.46%     82.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1000912      3.87%     86.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              225769      0.87%     87.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              654925      2.53%     90.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1102468      4.27%     94.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1212180      4.69%     99.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              160657      0.62%     99.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               61375      0.24%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        25836478                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   35595     13.91%     13.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     13.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     13.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     13.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     13.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     13.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     13.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     13.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     13.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     13.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     13.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     13.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     13.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  78069     30.52%     44.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     44.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                  78093     30.53%     74.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 62487     24.43%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    983      0.38%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   510      0.20%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                40      0.02%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               49      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              3893      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              16672405     80.96%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1242      0.01%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1249      0.01%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 301      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd               500479      2.43%     83.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               126036      0.61%     84.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     84.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               126201      0.61%     84.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              750676      3.65%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                375      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                69680      0.34%     88.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2213521     10.75%     99.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          126962      0.62%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            479      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20593505                       # Type of FU issued
system.cpu.iq.rate                           0.795348                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      255828                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012423                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           63049837                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          19011819                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     18555175                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4232055                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2014125                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2005922                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               18620088                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2225352                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2428                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        43278                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           46                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9386                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           249                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   8394                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  346444                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               6499481                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            20695290                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               311                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                204660                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2217968                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 84                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    867                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               6498423                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             46                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2290                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         8402                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                10692                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              20574662                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                192603                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             18843                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      2405667                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  2306678                       # Number of branches executed
system.cpu.iew.exec_stores                    2213064                       # Number of stores executed
system.cpu.iew.exec_rate                     0.794620                       # Inst execution rate
system.cpu.iew.wb_sent                       20566756                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      20561097                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  11866232                       # num instructions producing a value
system.cpu.iew.wb_consumers                  17920828                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.794096                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.662148                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          331709                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              44                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              8364                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     25787169                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.789721                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.859053                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     20511259     79.54%     79.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       824187      3.20%     82.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1005619      3.90%     86.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1021062      3.96%     90.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        37819      0.15%     90.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1581479      6.13%     96.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        18645      0.07%     96.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1267      0.00%     96.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       785832      3.05%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     25787169                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12389449                       # Number of instructions committed
system.cpu.commit.committedOps               20364677                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2369964                       # Number of memory references committed
system.cpu.commit.loads                        161382                       # Number of loads committed
system.cpu.commit.membars                           8                       # Number of memory barriers committed
system.cpu.commit.branches                    2292533                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2003575                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  18486085                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  665                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1498      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         16488740     80.97%     80.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1015      0.00%     80.98% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1142      0.01%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             29      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd          500322      2.46%     83.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu          125493      0.62%     84.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     84.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt          125754      0.62%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         750531      3.69%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           183      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           35572      0.17%     88.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2208198     10.84%     99.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       125810      0.62%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          384      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          20364677                       # Class of committed instruction
system.cpu.commit.bw_lim_events                785832                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     45697723                       # The number of ROB reads
system.cpu.rob.rob_writes                    41442630                       # The number of ROB writes
system.cpu.timesIdled                             656                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           55968                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12389449                       # Number of Instructions Simulated
system.cpu.committedOps                      20364677                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.089879                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.089879                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.478497                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.478497                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 27789908                       # number of integer regfile reads
system.cpu.int_regfile_writes                14040120                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   4384193                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2005056                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  11551621                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 13740755                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7040235                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  25892445000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.811552                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2338371                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            781116                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.993628                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            245000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.811552                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996886                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996886                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          978                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5574920                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5574920                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  25892445000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       111777                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          111777                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1445478                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1445478                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      1557255                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1557255                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1557255                       # number of overall hits
system.cpu.dcache.overall_hits::total         1557255                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        76543                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         76543                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       763104                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       763104                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       839647                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         839647                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       839647                       # number of overall misses
system.cpu.dcache.overall_misses::total        839647                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2733579000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2733579000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  21950584999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21950584999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  24684163999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24684163999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  24684163999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24684163999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       188320                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       188320                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2208582                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2208582                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2396902                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2396902                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2396902                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2396902                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.406452                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.406452                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.345518                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.345518                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.350305                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.350305                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.350305                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.350305                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 35712.984858                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35712.984858                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 28764.866911                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28764.866911                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 29398.263793                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29398.263793                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 29398.263793                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29398.263793                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         8677                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          860                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               197                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              15                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.045685                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    57.333333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       778137                       # number of writebacks
system.cpu.dcache.writebacks::total            778137                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        58526                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        58526                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        58531                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58531                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58531                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58531                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18017                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18017                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       763099                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       763099                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       781116                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       781116                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       781116                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       781116                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    624208000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    624208000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  20424065999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  20424065999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  21048273999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21048273999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  21048273999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21048273999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.095672                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.095672                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.345515                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.345515                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.325886                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.325886                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.325886                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.325886                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 34645.501471                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34645.501471                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 26764.634732                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 26764.634732                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 26946.412567                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26946.412567                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 26946.412567                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26946.412567                       # average overall mshr miss latency
system.cpu.dcache.replacements                 780092                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  25892445000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  25892445000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  25892445000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           742.581241                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              171938                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1106                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            155.459313                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            112000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   742.581241                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.725177                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.725177                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          825                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          606                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.805664                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            345724                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           345724                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  25892445000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       170832                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          170832                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       170832                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           170832                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       170832                       # number of overall hits
system.cpu.icache.overall_hits::total          170832                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1477                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1477                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1477                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1477                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1477                       # number of overall misses
system.cpu.icache.overall_misses::total          1477                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    169958997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    169958997                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    169958997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    169958997                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    169958997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    169958997                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       172309                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       172309                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       172309                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       172309                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       172309                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       172309                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008572                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008572                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008572                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008572                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008572                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008572                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 115070.410968                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 115070.410968                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 115070.410968                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 115070.410968                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 115070.410968                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 115070.410968                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          489                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    40.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          281                       # number of writebacks
system.cpu.icache.writebacks::total               281                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          371                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          371                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          371                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          371                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          371                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          371                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1106                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1106                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1106                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1106                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1106                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1106                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    133450998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    133450998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    133450998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    133450998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    133450998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    133450998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006419                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006419                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006419                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006419                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006419                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006419                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 120660.938517                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 120660.938517                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 120660.938517                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 120660.938517                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 120660.938517                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 120660.938517                       # average overall mshr miss latency
system.cpu.icache.replacements                    281                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  25892445000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  25892445000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  25892445000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 17764.557794                       # Cycle average of tags in use
system.l2.tags.total_refs                     1562585                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     19101                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     81.806450                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     91000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       865.305050                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16899.252744                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.026407                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.515724                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.542131                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         19101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          127                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        18866                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.582916                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12519781                       # Number of tag accesses
system.l2.tags.data_accesses                 12519781                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  25892445000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks       778137                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           778137                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          279                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              279                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data            747021                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                747021                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 20                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         16080                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16080                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   20                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               763101                       # number of demand (read+write) hits
system.l2.demand_hits::total                   763121                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  20                       # number of overall hits
system.l2.overall_hits::.cpu.data              763101                       # number of overall hits
system.l2.overall_hits::total                  763121                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           16078                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16078                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         1086                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1086                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         1937                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1937                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               1086                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              18015                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19101                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1086                       # number of overall misses
system.l2.overall_misses::.cpu.data             18015                       # number of overall misses
system.l2.overall_misses::total                 19101                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   1897079000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1897079000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst    129673000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    129673000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    232303000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    232303000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst    129673000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2129382000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2259055000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    129673000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2129382000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2259055000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks       778137                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       778137                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          279                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          279                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data        763099                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            763099                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst         1106                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1106                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        18017                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18017                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst             1106                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           781116                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               782222                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1106                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          781116                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              782222                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.021069                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.021069                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.981917                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.981917                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.107510                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.107510                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.981917                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.023063                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.024419                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.981917                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.023063                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.024419                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 117992.225401                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 117992.225401                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 119404.235727                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 119404.235727                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 119929.272070                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 119929.272070                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 119404.235727                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 118200.499584                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 118268.938799                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 119404.235727                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 118200.499584                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 118268.938799                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data        16078                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16078                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1086                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1086                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1937                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1937                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          1086                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         18015                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19101                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1086                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        18015                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19101                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1575519000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1575519000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    107953000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    107953000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    193563000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    193563000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst    107953000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1769082000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1877035000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    107953000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1769082000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1877035000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.021069                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.021069                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.981917                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.981917                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.107510                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.107510                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.981917                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.023063                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.024419                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.981917                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.023063                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.024419                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 97992.225401                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 97992.225401                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 99404.235727                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 99404.235727                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 99929.272070                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99929.272070                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 99404.235727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 98200.499584                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98268.938799                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 99404.235727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 98200.499584                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98268.938799                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests         19101                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  25892445000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3023                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16078                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16078                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3023                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        38202                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        38202                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  38202                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1222464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1222464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1222464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19101                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19101    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               19101                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19101000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           95540500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1562595                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       780374                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  25892445000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19123                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       778137                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          281                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1955                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           763099                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          763099                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1106                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18017                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2493                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2342324                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2344817                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        88768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     99792192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               99880960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           782222                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000014                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.003750                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 782211    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     11      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             782222                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3119431000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3319998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2343348000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             9.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
