
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14044 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 387.559 ; gain = 97.906
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/Xilinx/Vivado/projects/project_1/project_1.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-638] synthesizing module 'choose' [D:/Xilinx/Vivado/projects/project_1/project_1.srcs/sources_1/new/choose.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Xilinx/Vivado/projects/project_1/project_1.srcs/sources_1/new/choose.v:30]
INFO: [Synth 8-256] done synthesizing module 'choose' (1#1) [D:/Xilinx/Vivado/projects/project_1/project_1.srcs/sources_1/new/choose.v:23]
INFO: [Synth 8-638] synthesizing module 'newram' [D:/Xilinx/Vivado/projects/project_1/project_1.srcs/sources_1/new/newram.v:23]
INFO: [Synth 8-638] synthesizing module 'ram' [D:/Xilinx/Vivado/projects/project_1/project_1.srcs/sources_1/new/ram.v:23]
INFO: [Synth 8-256] done synthesizing module 'ram' (2#1) [D:/Xilinx/Vivado/projects/project_1/project_1.srcs/sources_1/new/ram.v:23]
INFO: [Synth 8-256] done synthesizing module 'newram' (3#1) [D:/Xilinx/Vivado/projects/project_1/project_1.srcs/sources_1/new/newram.v:23]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [D:/Xilinx/Vivado/projects/project_1/project_1.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3917] design top has port result[31] driven by constant 0
WARNING: [Synth 8-3917] design top has port result[30] driven by constant 0
WARNING: [Synth 8-3917] design top has port result[29] driven by constant 0
WARNING: [Synth 8-3917] design top has port result[28] driven by constant 0
WARNING: [Synth 8-3917] design top has port result[27] driven by constant 0
WARNING: [Synth 8-3917] design top has port result[26] driven by constant 0
WARNING: [Synth 8-3917] design top has port result[25] driven by constant 0
WARNING: [Synth 8-3917] design top has port result[24] driven by constant 0
WARNING: [Synth 8-3917] design top has port result[23] driven by constant 0
WARNING: [Synth 8-3917] design top has port result[22] driven by constant 0
WARNING: [Synth 8-3917] design top has port result[21] driven by constant 0
WARNING: [Synth 8-3917] design top has port result[20] driven by constant 0
WARNING: [Synth 8-3917] design top has port result[19] driven by constant 0
WARNING: [Synth 8-3917] design top has port result[18] driven by constant 0
WARNING: [Synth 8-3917] design top has port result[17] driven by constant 0
WARNING: [Synth 8-3917] design top has port result[16] driven by constant 0
WARNING: [Synth 8-3331] design choose has unconnected port we
WARNING: [Synth 8-3331] design top has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 439.824 ; gain = 150.172
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 439.824 ; gain = 150.172
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Xilinx/Vivado/projects/project_1/project_1.srcs/constrs_1/new/xdc.xdc]
Finished Parsing XDC File [D:/Xilinx/Vivado/projects/project_1/project_1.srcs/constrs_1/new/xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/projects/project_1/project_1.srcs/constrs_1/new/xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 741.301 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 741.301 ; gain = 451.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 741.301 ; gain = 451.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 741.301 ; gain = 451.648
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'maddr_reg' [D:/Xilinx/Vivado/projects/project_1/project_1.srcs/sources_1/new/choose.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'mm_reg' [D:/Xilinx/Vivado/projects/project_1/project_1.srcs/sources_1/new/choose.v:34]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 741.301 ; gain = 451.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      6 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module choose 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      6 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design top has port result[31] driven by constant 0
WARNING: [Synth 8-3917] design top has port result[30] driven by constant 0
WARNING: [Synth 8-3917] design top has port result[29] driven by constant 0
WARNING: [Synth 8-3917] design top has port result[28] driven by constant 0
WARNING: [Synth 8-3917] design top has port result[27] driven by constant 0
WARNING: [Synth 8-3917] design top has port result[26] driven by constant 0
WARNING: [Synth 8-3917] design top has port result[25] driven by constant 0
WARNING: [Synth 8-3917] design top has port result[24] driven by constant 0
WARNING: [Synth 8-3917] design top has port result[23] driven by constant 0
WARNING: [Synth 8-3917] design top has port result[22] driven by constant 0
WARNING: [Synth 8-3917] design top has port result[21] driven by constant 0
WARNING: [Synth 8-3917] design top has port result[20] driven by constant 0
WARNING: [Synth 8-3917] design top has port result[19] driven by constant 0
WARNING: [Synth 8-3917] design top has port result[18] driven by constant 0
WARNING: [Synth 8-3917] design top has port result[17] driven by constant 0
WARNING: [Synth 8-3917] design top has port result[16] driven by constant 0
WARNING: [Synth 8-3331] design top has unconnected port rst
INFO: [Synth 8-3886] merging instance 'mychoose/maddr_reg[5]' (LD) to 'mychoose/maddr_reg[4]'
INFO: [Synth 8-3886] merging instance 'mychoose/maddr_reg[4]' (LD) to 'mychoose/maddr_reg[1]'
INFO: [Synth 8-3886] merging instance 'mychoose/maddr_reg[1]' (LD) to 'mychoose/maddr_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mychoose/maddr_reg[0] )
WARNING: [Synth 8-3332] Sequential element (mychoose/maddr_reg[0]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 741.301 ; gain = 451.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-------------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object              | Inference | Size (Depth x Width) | Primitives      | 
+------------+-------------------------+-----------+----------------------+-----------------+
|top         | mynewram/myram/data_reg | Implied   | 64 x 32              | RAM64X1S x 32   | 
+------------+-------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 761.215 ; gain = 471.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 761.215 ; gain = 471.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+-------------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object              | Inference | Size (Depth x Width) | Primitives      | 
+------------+-------------------------+-----------+----------------------+-----------------+
|top         | mynewram/myram/data_reg | Implied   | 64 x 32              | RAM64X1S x 32   | 
+------------+-------------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 771.285 ; gain = 481.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 771.285 ; gain = 481.633
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 771.285 ; gain = 481.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 771.285 ; gain = 481.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 771.285 ; gain = 481.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 771.285 ; gain = 481.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 771.285 ; gain = 481.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |LUT2     |     1|
|3     |LUT3     |     3|
|4     |LUT4     |     6|
|5     |LUT5     |     2|
|6     |RAM64X1S |     2|
|7     |LD       |     5|
|8     |IBUF     |     6|
|9     |OBUF     |    32|
+------+---------+------+

Report Instance Areas: 
+------+-----------+-------+------+
|      |Instance   |Module |Cells |
+------+-----------+-------+------+
|1     |top        |       |    58|
|2     |  mychoose |choose |    11|
|3     |  mynewram |newram |     8|
|4     |    myram  |ram__4 |     2|
+------+-----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 771.285 ; gain = 481.633
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 771.285 ; gain = 180.156
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 771.285 ; gain = 481.633
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  LD => LDCE: 5 instances
  RAM64X1S => RAM64X1S (RAMS64E): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 782.703 ; gain = 505.574
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/Vivado/projects/project_1/project_1.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.017 . Memory (MB): peak = 782.703 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr  1 16:14:05 2022...
