
STM32L432KC_LAMP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dc00  08000190  08000190  00010190  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000928  0800dd90  0800dd90  0001dd90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e6b8  0800e6b8  00020480  2**0
                  CONTENTS
  4 .ARM          00000008  0800e6b8  0800e6b8  0001e6b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e6c0  0800e6c0  00020480  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e6c0  0800e6c0  0001e6c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e6c4  0800e6c4  0001e6c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000480  20000000  0800e6c8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000650  20000480  0800eb48  00020480  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000ad0  0800eb48  00020ad0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020480  2**0
                  CONTENTS, READONLY
 12 .debug_info   00033096  00000000  00000000  000204b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005fc1  00000000  00000000  00053546  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ca0  00000000  00000000  00059508  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0002817f  00000000  00000000  0005b1a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0002841c  00000000  00000000  00083327  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000e5382  00000000  00000000  000ab743  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000053  00000000  00000000  00190ac5  2**0
                  CONTENTS, READONLY
 19 .debug_ranges 00001a38  00000000  00000000  00190b18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000790c  00000000  00000000  00192550  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000480 	.word	0x20000480
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800dd78 	.word	0x0800dd78

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000484 	.word	0x20000484
 80001cc:	0800dd78 	.word	0x0800dd78

080001d0 <__aeabi_drsub>:
 80001d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001d4:	e002      	b.n	80001dc <__adddf3>
 80001d6:	bf00      	nop

080001d8 <__aeabi_dsub>:
 80001d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001dc <__adddf3>:
 80001dc:	b530      	push	{r4, r5, lr}
 80001de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001e6:	ea94 0f05 	teq	r4, r5
 80001ea:	bf08      	it	eq
 80001ec:	ea90 0f02 	teqeq	r0, r2
 80001f0:	bf1f      	itttt	ne
 80001f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000202:	f000 80e2 	beq.w	80003ca <__adddf3+0x1ee>
 8000206:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800020a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800020e:	bfb8      	it	lt
 8000210:	426d      	neglt	r5, r5
 8000212:	dd0c      	ble.n	800022e <__adddf3+0x52>
 8000214:	442c      	add	r4, r5
 8000216:	ea80 0202 	eor.w	r2, r0, r2
 800021a:	ea81 0303 	eor.w	r3, r1, r3
 800021e:	ea82 0000 	eor.w	r0, r2, r0
 8000222:	ea83 0101 	eor.w	r1, r3, r1
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	2d36      	cmp	r5, #54	; 0x36
 8000230:	bf88      	it	hi
 8000232:	bd30      	pophi	{r4, r5, pc}
 8000234:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000238:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800023c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000240:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000244:	d002      	beq.n	800024c <__adddf3+0x70>
 8000246:	4240      	negs	r0, r0
 8000248:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000250:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000254:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000258:	d002      	beq.n	8000260 <__adddf3+0x84>
 800025a:	4252      	negs	r2, r2
 800025c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000260:	ea94 0f05 	teq	r4, r5
 8000264:	f000 80a7 	beq.w	80003b6 <__adddf3+0x1da>
 8000268:	f1a4 0401 	sub.w	r4, r4, #1
 800026c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000270:	db0d      	blt.n	800028e <__adddf3+0xb2>
 8000272:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000276:	fa22 f205 	lsr.w	r2, r2, r5
 800027a:	1880      	adds	r0, r0, r2
 800027c:	f141 0100 	adc.w	r1, r1, #0
 8000280:	fa03 f20e 	lsl.w	r2, r3, lr
 8000284:	1880      	adds	r0, r0, r2
 8000286:	fa43 f305 	asr.w	r3, r3, r5
 800028a:	4159      	adcs	r1, r3
 800028c:	e00e      	b.n	80002ac <__adddf3+0xd0>
 800028e:	f1a5 0520 	sub.w	r5, r5, #32
 8000292:	f10e 0e20 	add.w	lr, lr, #32
 8000296:	2a01      	cmp	r2, #1
 8000298:	fa03 fc0e 	lsl.w	ip, r3, lr
 800029c:	bf28      	it	cs
 800029e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	18c0      	adds	r0, r0, r3
 80002a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b0:	d507      	bpl.n	80002c2 <__adddf3+0xe6>
 80002b2:	f04f 0e00 	mov.w	lr, #0
 80002b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002be:	eb6e 0101 	sbc.w	r1, lr, r1
 80002c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002c6:	d31b      	bcc.n	8000300 <__adddf3+0x124>
 80002c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002cc:	d30c      	bcc.n	80002e8 <__adddf3+0x10c>
 80002ce:	0849      	lsrs	r1, r1, #1
 80002d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d8:	f104 0401 	add.w	r4, r4, #1
 80002dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002e4:	f080 809a 	bcs.w	800041c <__adddf3+0x240>
 80002e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ec:	bf08      	it	eq
 80002ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002f2:	f150 0000 	adcs.w	r0, r0, #0
 80002f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002fa:	ea41 0105 	orr.w	r1, r1, r5
 80002fe:	bd30      	pop	{r4, r5, pc}
 8000300:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000304:	4140      	adcs	r0, r0
 8000306:	eb41 0101 	adc.w	r1, r1, r1
 800030a:	3c01      	subs	r4, #1
 800030c:	bf28      	it	cs
 800030e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000312:	d2e9      	bcs.n	80002e8 <__adddf3+0x10c>
 8000314:	f091 0f00 	teq	r1, #0
 8000318:	bf04      	itt	eq
 800031a:	4601      	moveq	r1, r0
 800031c:	2000      	moveq	r0, #0
 800031e:	fab1 f381 	clz	r3, r1
 8000322:	bf08      	it	eq
 8000324:	3320      	addeq	r3, #32
 8000326:	f1a3 030b 	sub.w	r3, r3, #11
 800032a:	f1b3 0220 	subs.w	r2, r3, #32
 800032e:	da0c      	bge.n	800034a <__adddf3+0x16e>
 8000330:	320c      	adds	r2, #12
 8000332:	dd08      	ble.n	8000346 <__adddf3+0x16a>
 8000334:	f102 0c14 	add.w	ip, r2, #20
 8000338:	f1c2 020c 	rsb	r2, r2, #12
 800033c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000340:	fa21 f102 	lsr.w	r1, r1, r2
 8000344:	e00c      	b.n	8000360 <__adddf3+0x184>
 8000346:	f102 0214 	add.w	r2, r2, #20
 800034a:	bfd8      	it	le
 800034c:	f1c2 0c20 	rsble	ip, r2, #32
 8000350:	fa01 f102 	lsl.w	r1, r1, r2
 8000354:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000358:	bfdc      	itt	le
 800035a:	ea41 010c 	orrle.w	r1, r1, ip
 800035e:	4090      	lslle	r0, r2
 8000360:	1ae4      	subs	r4, r4, r3
 8000362:	bfa2      	ittt	ge
 8000364:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000368:	4329      	orrge	r1, r5
 800036a:	bd30      	popge	{r4, r5, pc}
 800036c:	ea6f 0404 	mvn.w	r4, r4
 8000370:	3c1f      	subs	r4, #31
 8000372:	da1c      	bge.n	80003ae <__adddf3+0x1d2>
 8000374:	340c      	adds	r4, #12
 8000376:	dc0e      	bgt.n	8000396 <__adddf3+0x1ba>
 8000378:	f104 0414 	add.w	r4, r4, #20
 800037c:	f1c4 0220 	rsb	r2, r4, #32
 8000380:	fa20 f004 	lsr.w	r0, r0, r4
 8000384:	fa01 f302 	lsl.w	r3, r1, r2
 8000388:	ea40 0003 	orr.w	r0, r0, r3
 800038c:	fa21 f304 	lsr.w	r3, r1, r4
 8000390:	ea45 0103 	orr.w	r1, r5, r3
 8000394:	bd30      	pop	{r4, r5, pc}
 8000396:	f1c4 040c 	rsb	r4, r4, #12
 800039a:	f1c4 0220 	rsb	r2, r4, #32
 800039e:	fa20 f002 	lsr.w	r0, r0, r2
 80003a2:	fa01 f304 	lsl.w	r3, r1, r4
 80003a6:	ea40 0003 	orr.w	r0, r0, r3
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	fa21 f004 	lsr.w	r0, r1, r4
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f094 0f00 	teq	r4, #0
 80003ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003be:	bf06      	itte	eq
 80003c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003c4:	3401      	addeq	r4, #1
 80003c6:	3d01      	subne	r5, #1
 80003c8:	e74e      	b.n	8000268 <__adddf3+0x8c>
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf18      	it	ne
 80003d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d4:	d029      	beq.n	800042a <__adddf3+0x24e>
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	d005      	beq.n	80003ee <__adddf3+0x212>
 80003e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003e6:	bf04      	itt	eq
 80003e8:	4619      	moveq	r1, r3
 80003ea:	4610      	moveq	r0, r2
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea91 0f03 	teq	r1, r3
 80003f2:	bf1e      	ittt	ne
 80003f4:	2100      	movne	r1, #0
 80003f6:	2000      	movne	r0, #0
 80003f8:	bd30      	popne	{r4, r5, pc}
 80003fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003fe:	d105      	bne.n	800040c <__adddf3+0x230>
 8000400:	0040      	lsls	r0, r0, #1
 8000402:	4149      	adcs	r1, r1
 8000404:	bf28      	it	cs
 8000406:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000410:	bf3c      	itt	cc
 8000412:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000416:	bd30      	popcc	{r4, r5, pc}
 8000418:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800041c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000420:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd30      	pop	{r4, r5, pc}
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf1a      	itte	ne
 8000430:	4619      	movne	r1, r3
 8000432:	4610      	movne	r0, r2
 8000434:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000438:	bf1c      	itt	ne
 800043a:	460b      	movne	r3, r1
 800043c:	4602      	movne	r2, r0
 800043e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000442:	bf06      	itte	eq
 8000444:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000448:	ea91 0f03 	teqeq	r1, r3
 800044c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000450:	bd30      	pop	{r4, r5, pc}
 8000452:	bf00      	nop

08000454 <__aeabi_ui2d>:
 8000454:	f090 0f00 	teq	r0, #0
 8000458:	bf04      	itt	eq
 800045a:	2100      	moveq	r1, #0
 800045c:	4770      	bxeq	lr
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000464:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000468:	f04f 0500 	mov.w	r5, #0
 800046c:	f04f 0100 	mov.w	r1, #0
 8000470:	e750      	b.n	8000314 <__adddf3+0x138>
 8000472:	bf00      	nop

08000474 <__aeabi_i2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800048c:	bf48      	it	mi
 800048e:	4240      	negmi	r0, r0
 8000490:	f04f 0100 	mov.w	r1, #0
 8000494:	e73e      	b.n	8000314 <__adddf3+0x138>
 8000496:	bf00      	nop

08000498 <__aeabi_f2d>:
 8000498:	0042      	lsls	r2, r0, #1
 800049a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800049e:	ea4f 0131 	mov.w	r1, r1, rrx
 80004a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004a6:	bf1f      	itttt	ne
 80004a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004b4:	4770      	bxne	lr
 80004b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ba:	bf08      	it	eq
 80004bc:	4770      	bxeq	lr
 80004be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004c2:	bf04      	itt	eq
 80004c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e71c      	b.n	8000314 <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aed8 	beq.w	80002c2 <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6bd      	b.n	80002c2 <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__aeabi_dmul>:
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800054e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000556:	bf1d      	ittte	ne
 8000558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800055c:	ea94 0f0c 	teqne	r4, ip
 8000560:	ea95 0f0c 	teqne	r5, ip
 8000564:	f000 f8de 	bleq	8000724 <__aeabi_dmul+0x1dc>
 8000568:	442c      	add	r4, r5
 800056a:	ea81 0603 	eor.w	r6, r1, r3
 800056e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000572:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000576:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057a:	bf18      	it	ne
 800057c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000580:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000584:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000588:	d038      	beq.n	80005fc <__aeabi_dmul+0xb4>
 800058a:	fba0 ce02 	umull	ip, lr, r0, r2
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000596:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800059a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800059e:	f04f 0600 	mov.w	r6, #0
 80005a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005a6:	f09c 0f00 	teq	ip, #0
 80005aa:	bf18      	it	ne
 80005ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005bc:	d204      	bcs.n	80005c8 <__aeabi_dmul+0x80>
 80005be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c2:	416d      	adcs	r5, r5
 80005c4:	eb46 0606 	adc.w	r6, r6, r6
 80005c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e0:	bf88      	it	hi
 80005e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005e6:	d81e      	bhi.n	8000626 <__aeabi_dmul+0xde>
 80005e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ec:	bf08      	it	eq
 80005ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f2:	f150 0000 	adcs.w	r0, r0, #0
 80005f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000600:	ea46 0101 	orr.w	r1, r6, r1
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	ea81 0103 	eor.w	r1, r1, r3
 800060c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000610:	bfc2      	ittt	gt
 8000612:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000616:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061a:	bd70      	popgt	{r4, r5, r6, pc}
 800061c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000620:	f04f 0e00 	mov.w	lr, #0
 8000624:	3c01      	subs	r4, #1
 8000626:	f300 80ab 	bgt.w	8000780 <__aeabi_dmul+0x238>
 800062a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800062e:	bfde      	ittt	le
 8000630:	2000      	movle	r0, #0
 8000632:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000636:	bd70      	pople	{r4, r5, r6, pc}
 8000638:	f1c4 0400 	rsb	r4, r4, #0
 800063c:	3c20      	subs	r4, #32
 800063e:	da35      	bge.n	80006ac <__aeabi_dmul+0x164>
 8000640:	340c      	adds	r4, #12
 8000642:	dc1b      	bgt.n	800067c <__aeabi_dmul+0x134>
 8000644:	f104 0414 	add.w	r4, r4, #20
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f305 	lsl.w	r3, r0, r5
 8000650:	fa20 f004 	lsr.w	r0, r0, r4
 8000654:	fa01 f205 	lsl.w	r2, r1, r5
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000660:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000668:	fa21 f604 	lsr.w	r6, r1, r4
 800066c:	eb42 0106 	adc.w	r1, r2, r6
 8000670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000674:	bf08      	it	eq
 8000676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f1c4 040c 	rsb	r4, r4, #12
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f304 	lsl.w	r3, r0, r4
 8000688:	fa20 f005 	lsr.w	r0, r0, r5
 800068c:	fa01 f204 	lsl.w	r2, r1, r4
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	f141 0100 	adc.w	r1, r1, #0
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f205 	lsl.w	r2, r0, r5
 80006b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b8:	fa20 f304 	lsr.w	r3, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea43 0302 	orr.w	r3, r3, r2
 80006c4:	fa21 f004 	lsr.w	r0, r1, r4
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	fa21 f204 	lsr.w	r2, r1, r4
 80006d0:	ea20 0002 	bic.w	r0, r0, r2
 80006d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f094 0f00 	teq	r4, #0
 80006e8:	d10f      	bne.n	800070a <__aeabi_dmul+0x1c2>
 80006ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ee:	0040      	lsls	r0, r0, #1
 80006f0:	eb41 0101 	adc.w	r1, r1, r1
 80006f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f8:	bf08      	it	eq
 80006fa:	3c01      	subeq	r4, #1
 80006fc:	d0f7      	beq.n	80006ee <__aeabi_dmul+0x1a6>
 80006fe:	ea41 0106 	orr.w	r1, r1, r6
 8000702:	f095 0f00 	teq	r5, #0
 8000706:	bf18      	it	ne
 8000708:	4770      	bxne	lr
 800070a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800070e:	0052      	lsls	r2, r2, #1
 8000710:	eb43 0303 	adc.w	r3, r3, r3
 8000714:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3d01      	subeq	r5, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1c6>
 800071e:	ea43 0306 	orr.w	r3, r3, r6
 8000722:	4770      	bx	lr
 8000724:	ea94 0f0c 	teq	r4, ip
 8000728:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800072c:	bf18      	it	ne
 800072e:	ea95 0f0c 	teqne	r5, ip
 8000732:	d00c      	beq.n	800074e <__aeabi_dmul+0x206>
 8000734:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000738:	bf18      	it	ne
 800073a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800073e:	d1d1      	bne.n	80006e4 <__aeabi_dmul+0x19c>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd70      	pop	{r4, r5, r6, pc}
 800074e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000752:	bf06      	itte	eq
 8000754:	4610      	moveq	r0, r2
 8000756:	4619      	moveq	r1, r3
 8000758:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075c:	d019      	beq.n	8000792 <__aeabi_dmul+0x24a>
 800075e:	ea94 0f0c 	teq	r4, ip
 8000762:	d102      	bne.n	800076a <__aeabi_dmul+0x222>
 8000764:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000768:	d113      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800076a:	ea95 0f0c 	teq	r5, ip
 800076e:	d105      	bne.n	800077c <__aeabi_dmul+0x234>
 8000770:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000774:	bf1c      	itt	ne
 8000776:	4610      	movne	r0, r2
 8000778:	4619      	movne	r1, r3
 800077a:	d10a      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800077c:	ea81 0103 	eor.w	r1, r1, r3
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000788:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800078c:	f04f 0000 	mov.w	r0, #0
 8000790:	bd70      	pop	{r4, r5, r6, pc}
 8000792:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000796:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800079a:	bd70      	pop	{r4, r5, r6, pc}

0800079c <__aeabi_ddiv>:
 800079c:	b570      	push	{r4, r5, r6, lr}
 800079e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007aa:	bf1d      	ittte	ne
 80007ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b0:	ea94 0f0c 	teqne	r4, ip
 80007b4:	ea95 0f0c 	teqne	r5, ip
 80007b8:	f000 f8a7 	bleq	800090a <__aeabi_ddiv+0x16e>
 80007bc:	eba4 0405 	sub.w	r4, r4, r5
 80007c0:	ea81 0e03 	eor.w	lr, r1, r3
 80007c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007cc:	f000 8088 	beq.w	80008e0 <__aeabi_ddiv+0x144>
 80007d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007f4:	429d      	cmp	r5, r3
 80007f6:	bf08      	it	eq
 80007f8:	4296      	cmpeq	r6, r2
 80007fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000802:	d202      	bcs.n	800080a <__aeabi_ddiv+0x6e>
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	1ab6      	subs	r6, r6, r2
 800080c:	eb65 0503 	sbc.w	r5, r5, r3
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800081a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000878:	ea55 0e06 	orrs.w	lr, r5, r6
 800087c:	d018      	beq.n	80008b0 <__aeabi_ddiv+0x114>
 800087e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000882:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000886:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800088e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000892:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000896:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089a:	d1c0      	bne.n	800081e <__aeabi_ddiv+0x82>
 800089c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a0:	d10b      	bne.n	80008ba <__aeabi_ddiv+0x11e>
 80008a2:	ea41 0100 	orr.w	r1, r1, r0
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ae:	e7b6      	b.n	800081e <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	bf04      	itt	eq
 80008b6:	4301      	orreq	r1, r0
 80008b8:	2000      	moveq	r0, #0
 80008ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008be:	bf88      	it	hi
 80008c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008c4:	f63f aeaf 	bhi.w	8000626 <__aeabi_dmul+0xde>
 80008c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008cc:	bf04      	itt	eq
 80008ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008d6:	f150 0000 	adcs.w	r0, r0, #0
 80008da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008de:	bd70      	pop	{r4, r5, r6, pc}
 80008e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ec:	bfc2      	ittt	gt
 80008ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	popgt	{r4, r5, r6, pc}
 80008f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008fc:	f04f 0e00 	mov.w	lr, #0
 8000900:	3c01      	subs	r4, #1
 8000902:	e690      	b.n	8000626 <__aeabi_dmul+0xde>
 8000904:	ea45 0e06 	orr.w	lr, r5, r6
 8000908:	e68d      	b.n	8000626 <__aeabi_dmul+0xde>
 800090a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	bf08      	it	eq
 8000914:	ea95 0f0c 	teqeq	r5, ip
 8000918:	f43f af3b 	beq.w	8000792 <__aeabi_dmul+0x24a>
 800091c:	ea94 0f0c 	teq	r4, ip
 8000920:	d10a      	bne.n	8000938 <__aeabi_ddiv+0x19c>
 8000922:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000926:	f47f af34 	bne.w	8000792 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	f47f af25 	bne.w	800077c <__aeabi_dmul+0x234>
 8000932:	4610      	mov	r0, r2
 8000934:	4619      	mov	r1, r3
 8000936:	e72c      	b.n	8000792 <__aeabi_dmul+0x24a>
 8000938:	ea95 0f0c 	teq	r5, ip
 800093c:	d106      	bne.n	800094c <__aeabi_ddiv+0x1b0>
 800093e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000942:	f43f aefd 	beq.w	8000740 <__aeabi_dmul+0x1f8>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e722      	b.n	8000792 <__aeabi_dmul+0x24a>
 800094c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000956:	f47f aec5 	bne.w	80006e4 <__aeabi_dmul+0x19c>
 800095a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800095e:	f47f af0d 	bne.w	800077c <__aeabi_dmul+0x234>
 8000962:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000966:	f47f aeeb 	bne.w	8000740 <__aeabi_dmul+0x1f8>
 800096a:	e712      	b.n	8000792 <__aeabi_dmul+0x24a>

0800096c <__aeabi_d2uiz>:
 800096c:	004a      	lsls	r2, r1, #1
 800096e:	d211      	bcs.n	8000994 <__aeabi_d2uiz+0x28>
 8000970:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000974:	d211      	bcs.n	800099a <__aeabi_d2uiz+0x2e>
 8000976:	d50d      	bpl.n	8000994 <__aeabi_d2uiz+0x28>
 8000978:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800097c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000980:	d40e      	bmi.n	80009a0 <__aeabi_d2uiz+0x34>
 8000982:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000986:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800098a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800098e:	fa23 f002 	lsr.w	r0, r3, r2
 8000992:	4770      	bx	lr
 8000994:	f04f 0000 	mov.w	r0, #0
 8000998:	4770      	bx	lr
 800099a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800099e:	d102      	bne.n	80009a6 <__aeabi_d2uiz+0x3a>
 80009a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80009a4:	4770      	bx	lr
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	4770      	bx	lr

080009ac <__aeabi_uldivmod>:
 80009ac:	b953      	cbnz	r3, 80009c4 <__aeabi_uldivmod+0x18>
 80009ae:	b94a      	cbnz	r2, 80009c4 <__aeabi_uldivmod+0x18>
 80009b0:	2900      	cmp	r1, #0
 80009b2:	bf08      	it	eq
 80009b4:	2800      	cmpeq	r0, #0
 80009b6:	bf1c      	itt	ne
 80009b8:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80009bc:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80009c0:	f000 b96e 	b.w	8000ca0 <__aeabi_idiv0>
 80009c4:	f1ad 0c08 	sub.w	ip, sp, #8
 80009c8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80009cc:	f000 f806 	bl	80009dc <__udivmoddi4>
 80009d0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80009d4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80009d8:	b004      	add	sp, #16
 80009da:	4770      	bx	lr

080009dc <__udivmoddi4>:
 80009dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80009e0:	9d08      	ldr	r5, [sp, #32]
 80009e2:	4604      	mov	r4, r0
 80009e4:	468c      	mov	ip, r1
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	f040 8083 	bne.w	8000af2 <__udivmoddi4+0x116>
 80009ec:	428a      	cmp	r2, r1
 80009ee:	4617      	mov	r7, r2
 80009f0:	d947      	bls.n	8000a82 <__udivmoddi4+0xa6>
 80009f2:	fab2 f282 	clz	r2, r2
 80009f6:	b142      	cbz	r2, 8000a0a <__udivmoddi4+0x2e>
 80009f8:	f1c2 0020 	rsb	r0, r2, #32
 80009fc:	fa24 f000 	lsr.w	r0, r4, r0
 8000a00:	4091      	lsls	r1, r2
 8000a02:	4097      	lsls	r7, r2
 8000a04:	ea40 0c01 	orr.w	ip, r0, r1
 8000a08:	4094      	lsls	r4, r2
 8000a0a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000a0e:	0c23      	lsrs	r3, r4, #16
 8000a10:	fbbc f6f8 	udiv	r6, ip, r8
 8000a14:	fa1f fe87 	uxth.w	lr, r7
 8000a18:	fb08 c116 	mls	r1, r8, r6, ip
 8000a1c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000a20:	fb06 f10e 	mul.w	r1, r6, lr
 8000a24:	4299      	cmp	r1, r3
 8000a26:	d909      	bls.n	8000a3c <__udivmoddi4+0x60>
 8000a28:	18fb      	adds	r3, r7, r3
 8000a2a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000a2e:	f080 8119 	bcs.w	8000c64 <__udivmoddi4+0x288>
 8000a32:	4299      	cmp	r1, r3
 8000a34:	f240 8116 	bls.w	8000c64 <__udivmoddi4+0x288>
 8000a38:	3e02      	subs	r6, #2
 8000a3a:	443b      	add	r3, r7
 8000a3c:	1a5b      	subs	r3, r3, r1
 8000a3e:	b2a4      	uxth	r4, r4
 8000a40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000a44:	fb08 3310 	mls	r3, r8, r0, r3
 8000a48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000a4c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000a50:	45a6      	cmp	lr, r4
 8000a52:	d909      	bls.n	8000a68 <__udivmoddi4+0x8c>
 8000a54:	193c      	adds	r4, r7, r4
 8000a56:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000a5a:	f080 8105 	bcs.w	8000c68 <__udivmoddi4+0x28c>
 8000a5e:	45a6      	cmp	lr, r4
 8000a60:	f240 8102 	bls.w	8000c68 <__udivmoddi4+0x28c>
 8000a64:	3802      	subs	r0, #2
 8000a66:	443c      	add	r4, r7
 8000a68:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000a6c:	eba4 040e 	sub.w	r4, r4, lr
 8000a70:	2600      	movs	r6, #0
 8000a72:	b11d      	cbz	r5, 8000a7c <__udivmoddi4+0xa0>
 8000a74:	40d4      	lsrs	r4, r2
 8000a76:	2300      	movs	r3, #0
 8000a78:	e9c5 4300 	strd	r4, r3, [r5]
 8000a7c:	4631      	mov	r1, r6
 8000a7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a82:	b902      	cbnz	r2, 8000a86 <__udivmoddi4+0xaa>
 8000a84:	deff      	udf	#255	; 0xff
 8000a86:	fab2 f282 	clz	r2, r2
 8000a8a:	2a00      	cmp	r2, #0
 8000a8c:	d150      	bne.n	8000b30 <__udivmoddi4+0x154>
 8000a8e:	1bcb      	subs	r3, r1, r7
 8000a90:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a94:	fa1f f887 	uxth.w	r8, r7
 8000a98:	2601      	movs	r6, #1
 8000a9a:	fbb3 fcfe 	udiv	ip, r3, lr
 8000a9e:	0c21      	lsrs	r1, r4, #16
 8000aa0:	fb0e 331c 	mls	r3, lr, ip, r3
 8000aa4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000aa8:	fb08 f30c 	mul.w	r3, r8, ip
 8000aac:	428b      	cmp	r3, r1
 8000aae:	d907      	bls.n	8000ac0 <__udivmoddi4+0xe4>
 8000ab0:	1879      	adds	r1, r7, r1
 8000ab2:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000ab6:	d202      	bcs.n	8000abe <__udivmoddi4+0xe2>
 8000ab8:	428b      	cmp	r3, r1
 8000aba:	f200 80e9 	bhi.w	8000c90 <__udivmoddi4+0x2b4>
 8000abe:	4684      	mov	ip, r0
 8000ac0:	1ac9      	subs	r1, r1, r3
 8000ac2:	b2a3      	uxth	r3, r4
 8000ac4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ac8:	fb0e 1110 	mls	r1, lr, r0, r1
 8000acc:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000ad0:	fb08 f800 	mul.w	r8, r8, r0
 8000ad4:	45a0      	cmp	r8, r4
 8000ad6:	d907      	bls.n	8000ae8 <__udivmoddi4+0x10c>
 8000ad8:	193c      	adds	r4, r7, r4
 8000ada:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000ade:	d202      	bcs.n	8000ae6 <__udivmoddi4+0x10a>
 8000ae0:	45a0      	cmp	r8, r4
 8000ae2:	f200 80d9 	bhi.w	8000c98 <__udivmoddi4+0x2bc>
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	eba4 0408 	sub.w	r4, r4, r8
 8000aec:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000af0:	e7bf      	b.n	8000a72 <__udivmoddi4+0x96>
 8000af2:	428b      	cmp	r3, r1
 8000af4:	d909      	bls.n	8000b0a <__udivmoddi4+0x12e>
 8000af6:	2d00      	cmp	r5, #0
 8000af8:	f000 80b1 	beq.w	8000c5e <__udivmoddi4+0x282>
 8000afc:	2600      	movs	r6, #0
 8000afe:	e9c5 0100 	strd	r0, r1, [r5]
 8000b02:	4630      	mov	r0, r6
 8000b04:	4631      	mov	r1, r6
 8000b06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b0a:	fab3 f683 	clz	r6, r3
 8000b0e:	2e00      	cmp	r6, #0
 8000b10:	d14a      	bne.n	8000ba8 <__udivmoddi4+0x1cc>
 8000b12:	428b      	cmp	r3, r1
 8000b14:	d302      	bcc.n	8000b1c <__udivmoddi4+0x140>
 8000b16:	4282      	cmp	r2, r0
 8000b18:	f200 80b8 	bhi.w	8000c8c <__udivmoddi4+0x2b0>
 8000b1c:	1a84      	subs	r4, r0, r2
 8000b1e:	eb61 0103 	sbc.w	r1, r1, r3
 8000b22:	2001      	movs	r0, #1
 8000b24:	468c      	mov	ip, r1
 8000b26:	2d00      	cmp	r5, #0
 8000b28:	d0a8      	beq.n	8000a7c <__udivmoddi4+0xa0>
 8000b2a:	e9c5 4c00 	strd	r4, ip, [r5]
 8000b2e:	e7a5      	b.n	8000a7c <__udivmoddi4+0xa0>
 8000b30:	f1c2 0320 	rsb	r3, r2, #32
 8000b34:	fa20 f603 	lsr.w	r6, r0, r3
 8000b38:	4097      	lsls	r7, r2
 8000b3a:	fa01 f002 	lsl.w	r0, r1, r2
 8000b3e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b42:	40d9      	lsrs	r1, r3
 8000b44:	4330      	orrs	r0, r6
 8000b46:	0c03      	lsrs	r3, r0, #16
 8000b48:	fbb1 f6fe 	udiv	r6, r1, lr
 8000b4c:	fa1f f887 	uxth.w	r8, r7
 8000b50:	fb0e 1116 	mls	r1, lr, r6, r1
 8000b54:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b58:	fb06 f108 	mul.w	r1, r6, r8
 8000b5c:	4299      	cmp	r1, r3
 8000b5e:	fa04 f402 	lsl.w	r4, r4, r2
 8000b62:	d909      	bls.n	8000b78 <__udivmoddi4+0x19c>
 8000b64:	18fb      	adds	r3, r7, r3
 8000b66:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000b6a:	f080 808d 	bcs.w	8000c88 <__udivmoddi4+0x2ac>
 8000b6e:	4299      	cmp	r1, r3
 8000b70:	f240 808a 	bls.w	8000c88 <__udivmoddi4+0x2ac>
 8000b74:	3e02      	subs	r6, #2
 8000b76:	443b      	add	r3, r7
 8000b78:	1a5b      	subs	r3, r3, r1
 8000b7a:	b281      	uxth	r1, r0
 8000b7c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000b80:	fb0e 3310 	mls	r3, lr, r0, r3
 8000b84:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b88:	fb00 f308 	mul.w	r3, r0, r8
 8000b8c:	428b      	cmp	r3, r1
 8000b8e:	d907      	bls.n	8000ba0 <__udivmoddi4+0x1c4>
 8000b90:	1879      	adds	r1, r7, r1
 8000b92:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000b96:	d273      	bcs.n	8000c80 <__udivmoddi4+0x2a4>
 8000b98:	428b      	cmp	r3, r1
 8000b9a:	d971      	bls.n	8000c80 <__udivmoddi4+0x2a4>
 8000b9c:	3802      	subs	r0, #2
 8000b9e:	4439      	add	r1, r7
 8000ba0:	1acb      	subs	r3, r1, r3
 8000ba2:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000ba6:	e778      	b.n	8000a9a <__udivmoddi4+0xbe>
 8000ba8:	f1c6 0c20 	rsb	ip, r6, #32
 8000bac:	fa03 f406 	lsl.w	r4, r3, r6
 8000bb0:	fa22 f30c 	lsr.w	r3, r2, ip
 8000bb4:	431c      	orrs	r4, r3
 8000bb6:	fa20 f70c 	lsr.w	r7, r0, ip
 8000bba:	fa01 f306 	lsl.w	r3, r1, r6
 8000bbe:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000bc2:	fa21 f10c 	lsr.w	r1, r1, ip
 8000bc6:	431f      	orrs	r7, r3
 8000bc8:	0c3b      	lsrs	r3, r7, #16
 8000bca:	fbb1 f9fe 	udiv	r9, r1, lr
 8000bce:	fa1f f884 	uxth.w	r8, r4
 8000bd2:	fb0e 1119 	mls	r1, lr, r9, r1
 8000bd6:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000bda:	fb09 fa08 	mul.w	sl, r9, r8
 8000bde:	458a      	cmp	sl, r1
 8000be0:	fa02 f206 	lsl.w	r2, r2, r6
 8000be4:	fa00 f306 	lsl.w	r3, r0, r6
 8000be8:	d908      	bls.n	8000bfc <__udivmoddi4+0x220>
 8000bea:	1861      	adds	r1, r4, r1
 8000bec:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000bf0:	d248      	bcs.n	8000c84 <__udivmoddi4+0x2a8>
 8000bf2:	458a      	cmp	sl, r1
 8000bf4:	d946      	bls.n	8000c84 <__udivmoddi4+0x2a8>
 8000bf6:	f1a9 0902 	sub.w	r9, r9, #2
 8000bfa:	4421      	add	r1, r4
 8000bfc:	eba1 010a 	sub.w	r1, r1, sl
 8000c00:	b2bf      	uxth	r7, r7
 8000c02:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c06:	fb0e 1110 	mls	r1, lr, r0, r1
 8000c0a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000c0e:	fb00 f808 	mul.w	r8, r0, r8
 8000c12:	45b8      	cmp	r8, r7
 8000c14:	d907      	bls.n	8000c26 <__udivmoddi4+0x24a>
 8000c16:	19e7      	adds	r7, r4, r7
 8000c18:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000c1c:	d22e      	bcs.n	8000c7c <__udivmoddi4+0x2a0>
 8000c1e:	45b8      	cmp	r8, r7
 8000c20:	d92c      	bls.n	8000c7c <__udivmoddi4+0x2a0>
 8000c22:	3802      	subs	r0, #2
 8000c24:	4427      	add	r7, r4
 8000c26:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000c2a:	eba7 0708 	sub.w	r7, r7, r8
 8000c2e:	fba0 8902 	umull	r8, r9, r0, r2
 8000c32:	454f      	cmp	r7, r9
 8000c34:	46c6      	mov	lr, r8
 8000c36:	4649      	mov	r1, r9
 8000c38:	d31a      	bcc.n	8000c70 <__udivmoddi4+0x294>
 8000c3a:	d017      	beq.n	8000c6c <__udivmoddi4+0x290>
 8000c3c:	b15d      	cbz	r5, 8000c56 <__udivmoddi4+0x27a>
 8000c3e:	ebb3 020e 	subs.w	r2, r3, lr
 8000c42:	eb67 0701 	sbc.w	r7, r7, r1
 8000c46:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000c4a:	40f2      	lsrs	r2, r6
 8000c4c:	ea4c 0202 	orr.w	r2, ip, r2
 8000c50:	40f7      	lsrs	r7, r6
 8000c52:	e9c5 2700 	strd	r2, r7, [r5]
 8000c56:	2600      	movs	r6, #0
 8000c58:	4631      	mov	r1, r6
 8000c5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c5e:	462e      	mov	r6, r5
 8000c60:	4628      	mov	r0, r5
 8000c62:	e70b      	b.n	8000a7c <__udivmoddi4+0xa0>
 8000c64:	4606      	mov	r6, r0
 8000c66:	e6e9      	b.n	8000a3c <__udivmoddi4+0x60>
 8000c68:	4618      	mov	r0, r3
 8000c6a:	e6fd      	b.n	8000a68 <__udivmoddi4+0x8c>
 8000c6c:	4543      	cmp	r3, r8
 8000c6e:	d2e5      	bcs.n	8000c3c <__udivmoddi4+0x260>
 8000c70:	ebb8 0e02 	subs.w	lr, r8, r2
 8000c74:	eb69 0104 	sbc.w	r1, r9, r4
 8000c78:	3801      	subs	r0, #1
 8000c7a:	e7df      	b.n	8000c3c <__udivmoddi4+0x260>
 8000c7c:	4608      	mov	r0, r1
 8000c7e:	e7d2      	b.n	8000c26 <__udivmoddi4+0x24a>
 8000c80:	4660      	mov	r0, ip
 8000c82:	e78d      	b.n	8000ba0 <__udivmoddi4+0x1c4>
 8000c84:	4681      	mov	r9, r0
 8000c86:	e7b9      	b.n	8000bfc <__udivmoddi4+0x220>
 8000c88:	4666      	mov	r6, ip
 8000c8a:	e775      	b.n	8000b78 <__udivmoddi4+0x19c>
 8000c8c:	4630      	mov	r0, r6
 8000c8e:	e74a      	b.n	8000b26 <__udivmoddi4+0x14a>
 8000c90:	f1ac 0c02 	sub.w	ip, ip, #2
 8000c94:	4439      	add	r1, r7
 8000c96:	e713      	b.n	8000ac0 <__udivmoddi4+0xe4>
 8000c98:	3802      	subs	r0, #2
 8000c9a:	443c      	add	r4, r7
 8000c9c:	e724      	b.n	8000ae8 <__udivmoddi4+0x10c>
 8000c9e:	bf00      	nop

08000ca0 <__aeabi_idiv0>:
 8000ca0:	4770      	bx	lr
 8000ca2:	bf00      	nop

08000ca4 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b086      	sub	sp, #24
 8000ca8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000caa:	463b      	mov	r3, r7
 8000cac:	2200      	movs	r2, #0
 8000cae:	601a      	str	r2, [r3, #0]
 8000cb0:	605a      	str	r2, [r3, #4]
 8000cb2:	609a      	str	r2, [r3, #8]
 8000cb4:	60da      	str	r2, [r3, #12]
 8000cb6:	611a      	str	r2, [r3, #16]
 8000cb8:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000cba:	4b29      	ldr	r3, [pc, #164]	; (8000d60 <MX_ADC1_Init+0xbc>)
 8000cbc:	4a29      	ldr	r2, [pc, #164]	; (8000d64 <MX_ADC1_Init+0xc0>)
 8000cbe:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000cc0:	4b27      	ldr	r3, [pc, #156]	; (8000d60 <MX_ADC1_Init+0xbc>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000cc6:	4b26      	ldr	r3, [pc, #152]	; (8000d60 <MX_ADC1_Init+0xbc>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ccc:	4b24      	ldr	r3, [pc, #144]	; (8000d60 <MX_ADC1_Init+0xbc>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000cd2:	4b23      	ldr	r3, [pc, #140]	; (8000d60 <MX_ADC1_Init+0xbc>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000cd8:	4b21      	ldr	r3, [pc, #132]	; (8000d60 <MX_ADC1_Init+0xbc>)
 8000cda:	2204      	movs	r2, #4
 8000cdc:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000cde:	4b20      	ldr	r3, [pc, #128]	; (8000d60 <MX_ADC1_Init+0xbc>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000ce4:	4b1e      	ldr	r3, [pc, #120]	; (8000d60 <MX_ADC1_Init+0xbc>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000cea:	4b1d      	ldr	r3, [pc, #116]	; (8000d60 <MX_ADC1_Init+0xbc>)
 8000cec:	2201      	movs	r2, #1
 8000cee:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000cf0:	4b1b      	ldr	r3, [pc, #108]	; (8000d60 <MX_ADC1_Init+0xbc>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000cf8:	4b19      	ldr	r3, [pc, #100]	; (8000d60 <MX_ADC1_Init+0xbc>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000cfe:	4b18      	ldr	r3, [pc, #96]	; (8000d60 <MX_ADC1_Init+0xbc>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000d04:	4b16      	ldr	r3, [pc, #88]	; (8000d60 <MX_ADC1_Init+0xbc>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000d0c:	4b14      	ldr	r3, [pc, #80]	; (8000d60 <MX_ADC1_Init+0xbc>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000d12:	4b13      	ldr	r3, [pc, #76]	; (8000d60 <MX_ADC1_Init+0xbc>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d1a:	4811      	ldr	r0, [pc, #68]	; (8000d60 <MX_ADC1_Init+0xbc>)
 8000d1c:	f007 fb70 	bl	8008400 <HAL_ADC_Init>
 8000d20:	4603      	mov	r3, r0
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d001      	beq.n	8000d2a <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8000d26:	f001 f9b9 	bl	800209c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000d2a:	4b0f      	ldr	r3, [pc, #60]	; (8000d68 <MX_ADC1_Init+0xc4>)
 8000d2c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d2e:	2306      	movs	r3, #6
 8000d30:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000d32:	2300      	movs	r3, #0
 8000d34:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000d36:	237f      	movs	r3, #127	; 0x7f
 8000d38:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000d3a:	2304      	movs	r3, #4
 8000d3c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d42:	463b      	mov	r3, r7
 8000d44:	4619      	mov	r1, r3
 8000d46:	4806      	ldr	r0, [pc, #24]	; (8000d60 <MX_ADC1_Init+0xbc>)
 8000d48:	f007 fca2 	bl	8008690 <HAL_ADC_ConfigChannel>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d001      	beq.n	8000d56 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000d52:	f001 f9a3 	bl	800209c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000d56:	bf00      	nop
 8000d58:	3718      	adds	r7, #24
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}
 8000d5e:	bf00      	nop
 8000d60:	20000560 	.word	0x20000560
 8000d64:	50040000 	.word	0x50040000
 8000d68:	19200040 	.word	0x19200040

08000d6c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b08a      	sub	sp, #40	; 0x28
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d74:	f107 0314 	add.w	r3, r7, #20
 8000d78:	2200      	movs	r2, #0
 8000d7a:	601a      	str	r2, [r3, #0]
 8000d7c:	605a      	str	r2, [r3, #4]
 8000d7e:	609a      	str	r2, [r3, #8]
 8000d80:	60da      	str	r2, [r3, #12]
 8000d82:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	4a15      	ldr	r2, [pc, #84]	; (8000de0 <HAL_ADC_MspInit+0x74>)
 8000d8a:	4293      	cmp	r3, r2
 8000d8c:	d124      	bne.n	8000dd8 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000d8e:	4b15      	ldr	r3, [pc, #84]	; (8000de4 <HAL_ADC_MspInit+0x78>)
 8000d90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d92:	4a14      	ldr	r2, [pc, #80]	; (8000de4 <HAL_ADC_MspInit+0x78>)
 8000d94:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000d98:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d9a:	4b12      	ldr	r3, [pc, #72]	; (8000de4 <HAL_ADC_MspInit+0x78>)
 8000d9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d9e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000da2:	613b      	str	r3, [r7, #16]
 8000da4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000da6:	4b0f      	ldr	r3, [pc, #60]	; (8000de4 <HAL_ADC_MspInit+0x78>)
 8000da8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000daa:	4a0e      	ldr	r2, [pc, #56]	; (8000de4 <HAL_ADC_MspInit+0x78>)
 8000dac:	f043 0301 	orr.w	r3, r3, #1
 8000db0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000db2:	4b0c      	ldr	r3, [pc, #48]	; (8000de4 <HAL_ADC_MspInit+0x78>)
 8000db4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000db6:	f003 0301 	and.w	r3, r3, #1
 8000dba:	60fb      	str	r3, [r7, #12]
 8000dbc:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ADC1_IN6
    PA4     ------> ADC1_IN9
    PA5     ------> ADC1_IN10
    PA6     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8000dbe:	2372      	movs	r3, #114	; 0x72
 8000dc0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000dc2:	230b      	movs	r3, #11
 8000dc4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dca:	f107 0314 	add.w	r3, r7, #20
 8000dce:	4619      	mov	r1, r3
 8000dd0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dd4:	f009 f99e 	bl	800a114 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000dd8:	bf00      	nop
 8000dda:	3728      	adds	r7, #40	; 0x28
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}
 8000de0:	50040000 	.word	0x50040000
 8000de4:	40021000 	.word	0x40021000

08000de8 <initSensor>:
CO_NMT_reset_cmd_t reset_co = CO_RESET_NOT;

uint16_t sharedvar = 16;
int i = 0;

uint8_t initSensor() {
 8000de8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000dea:	b095      	sub	sp, #84	; 0x54
 8000dec:	af12      	add	r7, sp, #72	; 0x48
	uint8_t status = 0;
 8000dee:	2300      	movs	r3, #0
 8000df0:	71fb      	strb	r3, [r7, #7]

	 I2C_ClearBusyFlagErratum(&i2cm);
	 */
	do {

		status = PCM9600begin(&module_PCM9600_t, hi2c1);
 8000df2:	4e35      	ldr	r6, [pc, #212]	; (8000ec8 <initSensor+0xe0>)
 8000df4:	466d      	mov	r5, sp
 8000df6:	f106 040c 	add.w	r4, r6, #12
 8000dfa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000dfc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000dfe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000e00:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000e02:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000e04:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000e06:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000e0a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8000e0e:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8000e12:	482e      	ldr	r0, [pc, #184]	; (8000ecc <initSensor+0xe4>)
 8000e14:	f007 f84a 	bl	8007eac <PCM9600begin>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	71fb      	strb	r3, [r7, #7]

		status = PCA9685begin(&module_PCA9685_t, hi2c1, 3);
 8000e1c:	4e2a      	ldr	r6, [pc, #168]	; (8000ec8 <initSensor+0xe0>)
 8000e1e:	2303      	movs	r3, #3
 8000e20:	9310      	str	r3, [sp, #64]	; 0x40
 8000e22:	466d      	mov	r5, sp
 8000e24:	f106 040c 	add.w	r4, r6, #12
 8000e28:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000e2a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000e2c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000e2e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000e30:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000e32:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000e34:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000e38:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8000e3c:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8000e40:	4823      	ldr	r0, [pc, #140]	; (8000ed0 <initSensor+0xe8>)
 8000e42:	f007 f850 	bl	8007ee6 <PCA9685begin>
 8000e46:	4603      	mov	r3, r0
 8000e48:	71fb      	strb	r3, [r7, #7]
		pca9685_init(&module_PCA9685_t);
 8000e4a:	4821      	ldr	r0, [pc, #132]	; (8000ed0 <initSensor+0xe8>)
 8000e4c:	f007 f868 	bl	8007f20 <pca9685_init>
		pca9685_pwm(&module_PCA9685_t, 0, 0, 4095);  //turn off pwm1
 8000e50:	f640 73ff 	movw	r3, #4095	; 0xfff
 8000e54:	2200      	movs	r2, #0
 8000e56:	2100      	movs	r1, #0
 8000e58:	481d      	ldr	r0, [pc, #116]	; (8000ed0 <initSensor+0xe8>)
 8000e5a:	f007 f8d9 	bl	8008010 <pca9685_pwm>
		pca9685_pwm(&module_PCA9685_t, 1, 0, 4095);  //turn off pwm2
 8000e5e:	f640 73ff 	movw	r3, #4095	; 0xfff
 8000e62:	2200      	movs	r2, #0
 8000e64:	2101      	movs	r1, #1
 8000e66:	481a      	ldr	r0, [pc, #104]	; (8000ed0 <initSensor+0xe8>)
 8000e68:	f007 f8d2 	bl	8008010 <pca9685_pwm>

		status = AS7341init(hi2c1, 0x80);
 8000e6c:	4e16      	ldr	r6, [pc, #88]	; (8000ec8 <initSensor+0xe0>)
 8000e6e:	2380      	movs	r3, #128	; 0x80
 8000e70:	930f      	str	r3, [sp, #60]	; 0x3c
 8000e72:	466d      	mov	r5, sp
 8000e74:	f106 0410 	add.w	r4, r6, #16
 8000e78:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000e7a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000e7c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000e7e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000e80:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000e82:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000e84:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000e88:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8000e8c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8000e90:	f001 fd12 	bl	80028b8 <AS7341init>
 8000e94:	4603      	mov	r3, r0
 8000e96:	71fb      	strb	r3, [r7, #7]
		/*  Tint = (ATIME + 1) × (ASTEP + 1) × 2.78µs
		 *  Tint = 50ms
		 * */
		status = setASTEP(999);
 8000e98:	f240 30e7 	movw	r0, #999	; 0x3e7
 8000e9c:	f001 fd8c 	bl	80029b8 <setASTEP>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	71fb      	strb	r3, [r7, #7]
		status = setATIME(100);
 8000ea4:	2064      	movs	r0, #100	; 0x64
 8000ea6:	f001 fdb9 	bl	8002a1c <setATIME>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	71fb      	strb	r3, [r7, #7]
		status = setGain(AS7341_GAIN_256X);
 8000eae:	2009      	movs	r0, #9
 8000eb0:	f001 fdd8 	bl	8002a64 <setGain>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	71fb      	strb	r3, [r7, #7]
		// Calibrate INA226. Rshunt = 0.01 ohm, Max excepted current = 4A
		//status = INA226calibrate(0.01, 4);

		//osDelay(5000);

	} while (status != 0);
 8000eb8:	79fb      	ldrb	r3, [r7, #7]
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d199      	bne.n	8000df2 <initSensor+0xa>

	return status;
 8000ebe:	79fb      	ldrb	r3, [r7, #7]
}
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	370c      	adds	r7, #12
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ec8:	200007f4 	.word	0x200007f4
 8000ecc:	20000638 	.word	0x20000638
 8000ed0:	2000068c 	.word	0x2000068c

08000ed4 <spectro>:

void spectro() {
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b086      	sub	sp, #24
 8000ed8:	af00      	add	r7, sp, #0
	//startReading(); /* reading in a loop */

	uint16_t buff[12];
	//do{
	if (!readAllChannels(buff)) {
 8000eda:	463b      	mov	r3, r7
 8000edc:	4618      	mov	r0, r3
 8000ede:	f001 fde5 	bl	8002aac <readAllChannels>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d14f      	bne.n	8000f88 <spectro+0xb4>
		CO_OD_RAM.spectroRegister[AS7341_CHANNEL_415nm_F1] = getChannel(
 8000ee8:	2000      	movs	r0, #0
 8000eea:	f001 ff15 	bl	8002d18 <getChannel>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	461a      	mov	r2, r3
 8000ef2:	4b27      	ldr	r3, [pc, #156]	; (8000f90 <spectro+0xbc>)
 8000ef4:	f8a3 2104 	strh.w	r2, [r3, #260]	; 0x104
				AS7341_CHANNEL_415nm_F1);
		CO_OD_RAM.spectroRegister[AS7341_CHANNEL_445nm_F2] = getChannel(
 8000ef8:	2001      	movs	r0, #1
 8000efa:	f001 ff0d 	bl	8002d18 <getChannel>
 8000efe:	4603      	mov	r3, r0
 8000f00:	461a      	mov	r2, r3
 8000f02:	4b23      	ldr	r3, [pc, #140]	; (8000f90 <spectro+0xbc>)
 8000f04:	f8a3 2106 	strh.w	r2, [r3, #262]	; 0x106
				AS7341_CHANNEL_445nm_F2);
		CO_OD_RAM.spectroRegister[AS7341_CHANNEL_480nm_F3] = getChannel(
 8000f08:	2002      	movs	r0, #2
 8000f0a:	f001 ff05 	bl	8002d18 <getChannel>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	461a      	mov	r2, r3
 8000f12:	4b1f      	ldr	r3, [pc, #124]	; (8000f90 <spectro+0xbc>)
 8000f14:	f8a3 2108 	strh.w	r2, [r3, #264]	; 0x108
				AS7341_CHANNEL_480nm_F3);
		CO_OD_RAM.spectroRegister[AS7341_CHANNEL_515nm_F4] = getChannel(
 8000f18:	2003      	movs	r0, #3
 8000f1a:	f001 fefd 	bl	8002d18 <getChannel>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	461a      	mov	r2, r3
 8000f22:	4b1b      	ldr	r3, [pc, #108]	; (8000f90 <spectro+0xbc>)
 8000f24:	f8a3 210a 	strh.w	r2, [r3, #266]	; 0x10a
				AS7341_CHANNEL_515nm_F4);
		CO_OD_RAM.spectroRegister[AS7341_CHANNEL_555nm_F5] = getChannel(
 8000f28:	2004      	movs	r0, #4
 8000f2a:	f001 fef5 	bl	8002d18 <getChannel>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	461a      	mov	r2, r3
 8000f32:	4b17      	ldr	r3, [pc, #92]	; (8000f90 <spectro+0xbc>)
 8000f34:	f8a3 210c 	strh.w	r2, [r3, #268]	; 0x10c
				AS7341_CHANNEL_555nm_F5);
		CO_OD_RAM.spectroRegister[AS7341_CHANNEL_590nm_F6] = getChannel(
 8000f38:	2005      	movs	r0, #5
 8000f3a:	f001 feed 	bl	8002d18 <getChannel>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	461a      	mov	r2, r3
 8000f42:	4b13      	ldr	r3, [pc, #76]	; (8000f90 <spectro+0xbc>)
 8000f44:	f8a3 210e 	strh.w	r2, [r3, #270]	; 0x10e
				AS7341_CHANNEL_590nm_F6);
		CO_OD_RAM.spectroRegister[AS7341_CHANNEL_630nm_F7] = getChannel(
 8000f48:	2006      	movs	r0, #6
 8000f4a:	f001 fee5 	bl	8002d18 <getChannel>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	461a      	mov	r2, r3
 8000f52:	4b0f      	ldr	r3, [pc, #60]	; (8000f90 <spectro+0xbc>)
 8000f54:	f8a3 2110 	strh.w	r2, [r3, #272]	; 0x110
				AS7341_CHANNEL_630nm_F7);
		CO_OD_RAM.spectroRegister[AS7341_CHANNEL_680nm_F8] = getChannel(
 8000f58:	2007      	movs	r0, #7
 8000f5a:	f001 fedd 	bl	8002d18 <getChannel>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	461a      	mov	r2, r3
 8000f62:	4b0b      	ldr	r3, [pc, #44]	; (8000f90 <spectro+0xbc>)
 8000f64:	f8a3 2112 	strh.w	r2, [r3, #274]	; 0x112
				AS7341_CHANNEL_680nm_F8);
		CO_OD_RAM.spectroRegister[AS7341_CHANNEL_CLEAR] = getChannel(
 8000f68:	2008      	movs	r0, #8
 8000f6a:	f001 fed5 	bl	8002d18 <getChannel>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	461a      	mov	r2, r3
 8000f72:	4b07      	ldr	r3, [pc, #28]	; (8000f90 <spectro+0xbc>)
 8000f74:	f8a3 2114 	strh.w	r2, [r3, #276]	; 0x114
				AS7341_CHANNEL_CLEAR);
		CO_OD_RAM.spectroRegister[AS7341_CHANNEL_NIR] = getChannel(
 8000f78:	2009      	movs	r0, #9
 8000f7a:	f001 fecd 	bl	8002d18 <getChannel>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	461a      	mov	r2, r3
 8000f82:	4b03      	ldr	r3, [pc, #12]	; (8000f90 <spectro+0xbc>)
 8000f84:	f8a3 2116 	strh.w	r2, [r3, #278]	; 0x116
				AS7341_CHANNEL_NIR);
	}
	//}while(1);
}
 8000f88:	bf00      	nop
 8000f8a:	3718      	adds	r7, #24
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	20000000 	.word	0x20000000

08000f94 <programStart>:
		}
	}
}

/*******************************************************************************/
void programStart(void) {
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b084      	sub	sp, #16
 8000f98:	af00      	add	r7, sp, #0
	CO_NMT_reset_cmd_t reset = CO_RESET_NOT;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	71fb      	strb	r3, [r7, #7]

	/* Configure microcontroller. */
	initSensor();
 8000f9e:	f7ff ff23 	bl	8000de8 <initSensor>
	 module_PID_t.mySetpoint=&consigne;
	 */

	/* initialize EEPROM */
	/* increase variable each startup. Variable is stored in EEPROM. */
	OD_powerOnCounter++;
 8000fa2:	4b64      	ldr	r3, [pc, #400]	; (8001134 <programStart+0x1a0>)
 8000fa4:	685b      	ldr	r3, [r3, #4]
 8000fa6:	3301      	adds	r3, #1
 8000fa8:	4a62      	ldr	r2, [pc, #392]	; (8001134 <programStart+0x1a0>)
 8000faa:	6053      	str	r3, [r2, #4]

	while (reset != CO_RESET_APP) {
 8000fac:	e0b6      	b.n	800111c <programStart+0x188>

		/* initialize CANopen */

		/* Configure Timer interrupt function for execution every 1 millisecond */
		/* Configure CAN transmit and receive interrupt */
		err = CO_init((uint32_t)&hcan1, 2, 125);
 8000fae:	4b62      	ldr	r3, [pc, #392]	; (8001138 <programStart+0x1a4>)
 8000fb0:	227d      	movs	r2, #125	; 0x7d
 8000fb2:	2102      	movs	r1, #2
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f000 f96f 	bl	8001298 <CO_init>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	71bb      	strb	r3, [r7, #6]


		for (int i = 0; i < ODL_errorStatusBits_stringLength; i++) {
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	60bb      	str	r3, [r7, #8]
 8000fc2:	e008      	b.n	8000fd6 <programStart+0x42>
			OD_errorStatusBits[i] = 0;
 8000fc4:	4a5d      	ldr	r2, [pc, #372]	; (800113c <programStart+0x1a8>)
 8000fc6:	68bb      	ldr	r3, [r7, #8]
 8000fc8:	4413      	add	r3, r2
 8000fca:	3334      	adds	r3, #52	; 0x34
 8000fcc:	2200      	movs	r2, #0
 8000fce:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < ODL_errorStatusBits_stringLength; i++) {
 8000fd0:	68bb      	ldr	r3, [r7, #8]
 8000fd2:	3301      	adds	r3, #1
 8000fd4:	60bb      	str	r3, [r7, #8]
 8000fd6:	68bb      	ldr	r3, [r7, #8]
 8000fd8:	2b09      	cmp	r3, #9
 8000fda:	ddf3      	ble.n	8000fc4 <programStart+0x30>
			//TODO behavior in a case of the stack error. Currently not defined.
			//_Error_Handler(0, 0);
		}

		/* start CAN */
		CO_CANsetNormalMode(CO->CANmodule[0]);
 8000fdc:	4b58      	ldr	r3, [pc, #352]	; (8001140 <programStart+0x1ac>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f006 fb4c 	bl	8007680 <CO_CANsetNormalMode>

		reset_co = CO_RESET_NOT;
 8000fe8:	4b56      	ldr	r3, [pc, #344]	; (8001144 <programStart+0x1b0>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	701a      	strb	r2, [r3, #0]
		timer1msPrevious = CO_timer1ms;  //added by me
 8000fee:	4b56      	ldr	r3, [pc, #344]	; (8001148 <programStart+0x1b4>)
 8000ff0:	881b      	ldrh	r3, [r3, #0]
 8000ff2:	81fb      	strh	r3, [r7, #14]
		//put the device in preoperational waiting for master to put in operational
		//cansend can0 000#010(0)
		CO->NMT->operatingState = CO_NMT_OPERATIONAL;//added by me
 8000ff4:	4b52      	ldr	r3, [pc, #328]	; (8001140 <programStart+0x1ac>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	691b      	ldr	r3, [r3, #16]
 8000ffa:	2205      	movs	r2, #5
 8000ffc:	701a      	strb	r2, [r3, #0]
		CO_OD_ROM.producerHeartbeatTime = 0x50;//added by me
 8000ffe:	4b53      	ldr	r3, [pc, #332]	; (800114c <programStart+0x1b8>)
 8001000:	2250      	movs	r2, #80	; 0x50
 8001002:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
	    //HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
	    //HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
	    //HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
	    //HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);

		while (reset_co == CO_RESET_NOT) {
 8001006:	e084      	b.n	8001112 <programStart+0x17e>
			/* loop for normal program execution ******************************************/
  	  	  	INCREMENT_1MS(CO_timer1ms);
 8001008:	4b4f      	ldr	r3, [pc, #316]	; (8001148 <programStart+0x1b4>)
 800100a:	881b      	ldrh	r3, [r3, #0]
 800100c:	b29b      	uxth	r3, r3
 800100e:	3301      	adds	r3, #1
 8001010:	b29a      	uxth	r2, r3
 8001012:	4b4d      	ldr	r3, [pc, #308]	; (8001148 <programStart+0x1b4>)
 8001014:	801a      	strh	r2, [r3, #0]
			uint16_t timer1msCopy, timer1msDiff;

			timer1msCopy = CO_timer1ms;
 8001016:	4b4c      	ldr	r3, [pc, #304]	; (8001148 <programStart+0x1b4>)
 8001018:	881b      	ldrh	r3, [r3, #0]
 800101a:	80bb      	strh	r3, [r7, #4]
			timer1msDiff = timer1msCopy - timer1msPrevious;
 800101c:	88ba      	ldrh	r2, [r7, #4]
 800101e:	89fb      	ldrh	r3, [r7, #14]
 8001020:	1ad3      	subs	r3, r2, r3
 8001022:	807b      	strh	r3, [r7, #2]
			timer1msPrevious = timer1msCopy;
 8001024:	88bb      	ldrh	r3, [r7, #4]
 8001026:	81fb      	strh	r3, [r7, #14]

			/* CANopen process */

			reset_co = CO_process(CO, 1, NULL);
 8001028:	4b45      	ldr	r3, [pc, #276]	; (8001140 <programStart+0x1ac>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	2200      	movs	r2, #0
 800102e:	2101      	movs	r1, #1
 8001030:	4618      	mov	r0, r3
 8001032:	f000 fd8f 	bl	8001b54 <CO_process>
 8001036:	4603      	mov	r3, r0
 8001038:	461a      	mov	r2, r3
 800103a:	4b42      	ldr	r3, [pc, #264]	; (8001144 <programStart+0x1b0>)
 800103c:	701a      	strb	r2, [r3, #0]


			/* Nonblocking application code may go here. */
			if (CO->CANmodule[0]->CANnormal) {
 800103e:	4b40      	ldr	r3, [pc, #256]	; (8001140 <programStart+0x1ac>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	7c9b      	ldrb	r3, [r3, #18]
 8001046:	b2db      	uxtb	r3, r3
 8001048:	2b00      	cmp	r3, #0
 800104a:	d062      	beq.n	8001112 <programStart+0x17e>
				/* Process Sync and read inputs */
				syncWas = CO_process_SYNC_RPDO(CO, TMR_TASK_INTERVAL);
 800104c:	4b3c      	ldr	r3, [pc, #240]	; (8001140 <programStart+0x1ac>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001054:	4618      	mov	r0, r3
 8001056:	f000 fe01 	bl	8001c5c <CO_process_SYNC_RPDO>
 800105a:	4603      	mov	r3, r0
 800105c:	707b      	strb	r3, [r7, #1]


				switch (CO->NMT->operatingState) {
 800105e:	4b38      	ldr	r3, [pc, #224]	; (8001140 <programStart+0x1ac>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	691b      	ldr	r3, [r3, #16]
 8001064:	781b      	ldrb	r3, [r3, #0]
 8001066:	2b7f      	cmp	r3, #127	; 0x7f
 8001068:	d044      	beq.n	80010f4 <programStart+0x160>
 800106a:	2b7f      	cmp	r3, #127	; 0x7f
 800106c:	dc43      	bgt.n	80010f6 <programStart+0x162>
 800106e:	2b05      	cmp	r3, #5
 8001070:	d006      	beq.n	8001080 <programStart+0xec>
 8001072:	2b05      	cmp	r3, #5
 8001074:	dc3f      	bgt.n	80010f6 <programStart+0x162>
 8001076:	2b00      	cmp	r3, #0
 8001078:	d039      	beq.n	80010ee <programStart+0x15a>
 800107a:	2b04      	cmp	r3, #4
 800107c:	d028      	beq.n	80010d0 <programStart+0x13c>
 800107e:	e03a      	b.n	80010f6 <programStart+0x162>
				case CO_NMT_OPERATIONAL:
					//Further I/O or nonblocking application code may go here. //
					if (i < 64) {
 8001080:	4b33      	ldr	r3, [pc, #204]	; (8001150 <programStart+0x1bc>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	2b3f      	cmp	r3, #63	; 0x3f
 8001086:	dc18      	bgt.n	80010ba <programStart+0x126>
						pca9685_pwm(&module_PCA9685_t, 0, 0, 4095 - (sharedvar * i));	//turn off pwm1
 8001088:	4b31      	ldr	r3, [pc, #196]	; (8001150 <programStart+0x1bc>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	b29a      	uxth	r2, r3
 800108e:	4b31      	ldr	r3, [pc, #196]	; (8001154 <programStart+0x1c0>)
 8001090:	881b      	ldrh	r3, [r3, #0]
 8001092:	fb12 f303 	smulbb	r3, r2, r3
 8001096:	b29b      	uxth	r3, r3
 8001098:	f5c3 637f 	rsb	r3, r3, #4080	; 0xff0
 800109c:	330f      	adds	r3, #15
 800109e:	b29b      	uxth	r3, r3
 80010a0:	2200      	movs	r2, #0
 80010a2:	2100      	movs	r1, #0
 80010a4:	482c      	ldr	r0, [pc, #176]	; (8001158 <programStart+0x1c4>)
 80010a6:	f006 ffb3 	bl	8008010 <pca9685_pwm>
						//pca9685_pwm(&module, 1, 0,  4095-(sharedvar*i));//turn off pwm1
						spectro();
 80010aa:	f7ff ff13 	bl	8000ed4 <spectro>

						i++;
 80010ae:	4b28      	ldr	r3, [pc, #160]	; (8001150 <programStart+0x1bc>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	3301      	adds	r3, #1
 80010b4:	4a26      	ldr	r2, [pc, #152]	; (8001150 <programStart+0x1bc>)
 80010b6:	6013      	str	r3, [r2, #0]
						i = 0;
						pca9685_pwm(&module_PCA9685_t, 0, 0, 4095);	//turn off pwm1

					}
					//temperature();
					break;
 80010b8:	e01d      	b.n	80010f6 <programStart+0x162>
						i = 0;
 80010ba:	4b25      	ldr	r3, [pc, #148]	; (8001150 <programStart+0x1bc>)
 80010bc:	2200      	movs	r2, #0
 80010be:	601a      	str	r2, [r3, #0]
						pca9685_pwm(&module_PCA9685_t, 0, 0, 4095);	//turn off pwm1
 80010c0:	f640 73ff 	movw	r3, #4095	; 0xfff
 80010c4:	2200      	movs	r2, #0
 80010c6:	2100      	movs	r1, #0
 80010c8:	4823      	ldr	r0, [pc, #140]	; (8001158 <programStart+0x1c4>)
 80010ca:	f006 ffa1 	bl	8008010 <pca9685_pwm>
					break;
 80010ce:	e012      	b.n	80010f6 <programStart+0x162>
				case CO_NMT_STOPPED:
					pca9685_pwm(&module_PCA9685_t, 0, 0, 4095);	//turn off pwm1
 80010d0:	f640 73ff 	movw	r3, #4095	; 0xfff
 80010d4:	2200      	movs	r2, #0
 80010d6:	2100      	movs	r1, #0
 80010d8:	481f      	ldr	r0, [pc, #124]	; (8001158 <programStart+0x1c4>)
 80010da:	f006 ff99 	bl	8008010 <pca9685_pwm>
					pca9685_pwm(&module_PCA9685_t, 1, 0, 4095);	//turn off pwm2
 80010de:	f640 73ff 	movw	r3, #4095	; 0xfff
 80010e2:	2200      	movs	r2, #0
 80010e4:	2101      	movs	r1, #1
 80010e6:	481c      	ldr	r0, [pc, #112]	; (8001158 <programStart+0x1c4>)
 80010e8:	f006 ff92 	bl	8008010 <pca9685_pwm>
					break;
 80010ec:	e003      	b.n	80010f6 <programStart+0x162>
				case CO_NMT_INITIALIZING:
					initSensor();
 80010ee:	f7ff fe7b 	bl	8000de8 <initSensor>
					break;
 80010f2:	e000      	b.n	80010f6 <programStart+0x162>
				case CO_NMT_PRE_OPERATIONAL:

					break;
 80010f4:	bf00      	nop

				//can be read with cansend can0 60(2)#40 20 21 00 00 00 00 00
				//cansend can0 602#3F006201AF000000
				//cansend can0 602#4000620100000000

				CO_process_TPDO(CO, syncWas, TMR_TASK_INTERVAL);
 80010f6:	4b12      	ldr	r3, [pc, #72]	; (8001140 <programStart+0x1ac>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	7879      	ldrb	r1, [r7, #1]
 80010fc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001100:	4618      	mov	r0, r3
 8001102:	f000 fde9 	bl	8001cd8 <CO_process_TPDO>
				CO_CANpolling_Tx(CO->CANmodule[0]);
 8001106:	4b0e      	ldr	r3, [pc, #56]	; (8001140 <programStart+0x1ac>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4618      	mov	r0, r3
 800110e:	f006 fe45 	bl	8007d9c <CO_CANpolling_Tx>
		while (reset_co == CO_RESET_NOT) {
 8001112:	4b0c      	ldr	r3, [pc, #48]	; (8001144 <programStart+0x1b0>)
 8001114:	781b      	ldrb	r3, [r3, #0]
 8001116:	2b00      	cmp	r3, #0
 8001118:	f43f af76 	beq.w	8001008 <programStart+0x74>
	while (reset != CO_RESET_APP) {
 800111c:	79fb      	ldrb	r3, [r7, #7]
 800111e:	2b02      	cmp	r3, #2
 8001120:	f47f af45 	bne.w	8000fae <programStart+0x1a>
	}
	/* program exit ***************************************************************/
	/* stop threads */

	/* delete objects from memory */
	CO_delete((uint32_t)&hcan1/* CAN module address */);
 8001124:	4b04      	ldr	r3, [pc, #16]	; (8001138 <programStart+0x1a4>)
 8001126:	4618      	mov	r0, r3
 8001128:	f000 fc78 	bl	8001a1c <CO_delete>

	/* reset */
	//return 0;
}
 800112c:	bf00      	nop
 800112e:	3710      	adds	r7, #16
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}
 8001134:	20000168 	.word	0x20000168
 8001138:	200007cc 	.word	0x200007cc
 800113c:	20000000 	.word	0x20000000
 8001140:	200004e4 	.word	0x200004e4
 8001144:	2000049e 	.word	0x2000049e
 8001148:	2000049c 	.word	0x2000049c
 800114c:	200001b4 	.word	0x200001b4
 8001150:	200004a0 	.word	0x200004a0
 8001154:	2000040c 	.word	0x2000040c
 8001158:	2000068c 	.word	0x2000068c

0800115c <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001160:	4b17      	ldr	r3, [pc, #92]	; (80011c0 <MX_CAN1_Init+0x64>)
 8001162:	4a18      	ldr	r2, [pc, #96]	; (80011c4 <MX_CAN1_Init+0x68>)
 8001164:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 40;
 8001166:	4b16      	ldr	r3, [pc, #88]	; (80011c0 <MX_CAN1_Init+0x64>)
 8001168:	2228      	movs	r2, #40	; 0x28
 800116a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800116c:	4b14      	ldr	r3, [pc, #80]	; (80011c0 <MX_CAN1_Init+0x64>)
 800116e:	2200      	movs	r2, #0
 8001170:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001172:	4b13      	ldr	r3, [pc, #76]	; (80011c0 <MX_CAN1_Init+0x64>)
 8001174:	2200      	movs	r2, #0
 8001176:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8001178:	4b11      	ldr	r3, [pc, #68]	; (80011c0 <MX_CAN1_Init+0x64>)
 800117a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800117e:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001180:	4b0f      	ldr	r3, [pc, #60]	; (80011c0 <MX_CAN1_Init+0x64>)
 8001182:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001186:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001188:	4b0d      	ldr	r3, [pc, #52]	; (80011c0 <MX_CAN1_Init+0x64>)
 800118a:	2200      	movs	r2, #0
 800118c:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800118e:	4b0c      	ldr	r3, [pc, #48]	; (80011c0 <MX_CAN1_Init+0x64>)
 8001190:	2200      	movs	r2, #0
 8001192:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001194:	4b0a      	ldr	r3, [pc, #40]	; (80011c0 <MX_CAN1_Init+0x64>)
 8001196:	2200      	movs	r2, #0
 8001198:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800119a:	4b09      	ldr	r3, [pc, #36]	; (80011c0 <MX_CAN1_Init+0x64>)
 800119c:	2200      	movs	r2, #0
 800119e:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80011a0:	4b07      	ldr	r3, [pc, #28]	; (80011c0 <MX_CAN1_Init+0x64>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80011a6:	4b06      	ldr	r3, [pc, #24]	; (80011c0 <MX_CAN1_Init+0x64>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80011ac:	4804      	ldr	r0, [pc, #16]	; (80011c0 <MX_CAN1_Init+0x64>)
 80011ae:	f007 fe4f 	bl	8008e50 <HAL_CAN_Init>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d001      	beq.n	80011bc <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 80011b8:	f000 ff70 	bl	800209c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 80011bc:	bf00      	nop
 80011be:	bd80      	pop	{r7, pc}
 80011c0:	200007cc 	.word	0x200007cc
 80011c4:	40006400 	.word	0x40006400

080011c8 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b08a      	sub	sp, #40	; 0x28
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011d0:	f107 0314 	add.w	r3, r7, #20
 80011d4:	2200      	movs	r2, #0
 80011d6:	601a      	str	r2, [r3, #0]
 80011d8:	605a      	str	r2, [r3, #4]
 80011da:	609a      	str	r2, [r3, #8]
 80011dc:	60da      	str	r2, [r3, #12]
 80011de:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	4a18      	ldr	r2, [pc, #96]	; (8001248 <HAL_CAN_MspInit+0x80>)
 80011e6:	4293      	cmp	r3, r2
 80011e8:	d129      	bne.n	800123e <HAL_CAN_MspInit+0x76>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80011ea:	4b18      	ldr	r3, [pc, #96]	; (800124c <HAL_CAN_MspInit+0x84>)
 80011ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011ee:	4a17      	ldr	r2, [pc, #92]	; (800124c <HAL_CAN_MspInit+0x84>)
 80011f0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80011f4:	6593      	str	r3, [r2, #88]	; 0x58
 80011f6:	4b15      	ldr	r3, [pc, #84]	; (800124c <HAL_CAN_MspInit+0x84>)
 80011f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011fe:	613b      	str	r3, [r7, #16]
 8001200:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001202:	4b12      	ldr	r3, [pc, #72]	; (800124c <HAL_CAN_MspInit+0x84>)
 8001204:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001206:	4a11      	ldr	r2, [pc, #68]	; (800124c <HAL_CAN_MspInit+0x84>)
 8001208:	f043 0301 	orr.w	r3, r3, #1
 800120c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800120e:	4b0f      	ldr	r3, [pc, #60]	; (800124c <HAL_CAN_MspInit+0x84>)
 8001210:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001212:	f003 0301 	and.w	r3, r3, #1
 8001216:	60fb      	str	r3, [r7, #12]
 8001218:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800121a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800121e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001220:	2302      	movs	r3, #2
 8001222:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001224:	2301      	movs	r3, #1
 8001226:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001228:	2303      	movs	r3, #3
 800122a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800122c:	2309      	movs	r3, #9
 800122e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001230:	f107 0314 	add.w	r3, r7, #20
 8001234:	4619      	mov	r1, r3
 8001236:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800123a:	f008 ff6b 	bl	800a114 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
   USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 800123e:	bf00      	nop
 8001240:	3728      	adds	r7, #40	; 0x28
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	40006400 	.word	0x40006400
 800124c:	40021000 	.word	0x40021000

08001250 <HAL_CAN_MspDeInit>:

void HAL_CAN_MspDeInit(CAN_HandleTypeDef* canHandle)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]

  if(canHandle->Instance==CAN1)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	4a0c      	ldr	r2, [pc, #48]	; (8001290 <HAL_CAN_MspDeInit+0x40>)
 800125e:	4293      	cmp	r3, r2
 8001260:	d111      	bne.n	8001286 <HAL_CAN_MspDeInit+0x36>
  {
  /* USER CODE BEGIN CAN1_MspDeInit 0 */

  /* USER CODE END CAN1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_CAN1_CLK_DISABLE();
 8001262:	4b0c      	ldr	r3, [pc, #48]	; (8001294 <HAL_CAN_MspDeInit+0x44>)
 8001264:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001266:	4a0b      	ldr	r2, [pc, #44]	; (8001294 <HAL_CAN_MspDeInit+0x44>)
 8001268:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800126c:	6593      	str	r3, [r2, #88]	; 0x58

    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11|GPIO_PIN_12);
 800126e:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8001272:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001276:	f009 f8b7 	bl	800a3e8 <HAL_GPIO_DeInit>

    /* CAN1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(CAN1_TX_IRQn);
 800127a:	2013      	movs	r0, #19
 800127c:	f008 fdd4 	bl	8009e28 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(CAN1_RX0_IRQn);
 8001280:	2014      	movs	r0, #20
 8001282:	f008 fdd1 	bl	8009e28 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN CAN1_MspDeInit 1 */

  /* USER CODE END CAN1_MspDeInit 1 */
  }
}
 8001286:	bf00      	nop
 8001288:	3708      	adds	r7, #8
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	40006400 	.word	0x40006400
 8001294:	40021000 	.word	0x40021000

08001298 <CO_init>:
/******************************************************************************/
CO_ReturnError_t CO_init(
        int32_t                 CANbaseAddress,
        uint8_t                 nodeId,
        uint16_t                bitRate)
{
 8001298:	b5f0      	push	{r4, r5, r6, r7, lr}
 800129a:	b097      	sub	sp, #92	; 0x5c
 800129c:	af0a      	add	r7, sp, #40	; 0x28
 800129e:	6178      	str	r0, [r7, #20]
 80012a0:	460b      	mov	r3, r1
 80012a2:	74fb      	strb	r3, [r7, #19]
 80012a4:	4613      	mov	r3, r2
 80012a6:	823b      	strh	r3, [r7, #16]
        CO_traceValueBuffers[i]         = &COO_traceValueBuffers[i][0];
        CO_traceBufferSize[i]           = CO_TRACE_BUFFER_SIZE_FIXED;
    }
  #endif
#else
    if(CO == NULL){    /* Use malloc only once */
 80012a8:	4ba4      	ldr	r3, [pc, #656]	; (800153c <CO_init+0x2a4>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	f040 80a2 	bne.w	80013f6 <CO_init+0x15e>
        CO = &COO;
 80012b2:	4ba2      	ldr	r3, [pc, #648]	; (800153c <CO_init+0x2a4>)
 80012b4:	4aa2      	ldr	r2, [pc, #648]	; (8001540 <CO_init+0x2a8>)
 80012b6:	601a      	str	r2, [r3, #0]
        CO->CANmodule[0]                    = (CO_CANmodule_t *)    calloc(1, sizeof(CO_CANmodule_t));
 80012b8:	4ba0      	ldr	r3, [pc, #640]	; (800153c <CO_init+0x2a4>)
 80012ba:	681c      	ldr	r4, [r3, #0]
 80012bc:	2120      	movs	r1, #32
 80012be:	2001      	movs	r0, #1
 80012c0:	f00c fc32 	bl	800db28 <calloc>
 80012c4:	4603      	mov	r3, r0
 80012c6:	6023      	str	r3, [r4, #0]
        CO_CANmodule_rxArray0               = (CO_CANrx_t *)        calloc(CO_RXCAN_NO_MSGS, sizeof(CO_CANrx_t));
 80012c8:	210c      	movs	r1, #12
 80012ca:	200b      	movs	r0, #11
 80012cc:	f00c fc2c 	bl	800db28 <calloc>
 80012d0:	4603      	mov	r3, r0
 80012d2:	461a      	mov	r2, r3
 80012d4:	4b9b      	ldr	r3, [pc, #620]	; (8001544 <CO_init+0x2ac>)
 80012d6:	601a      	str	r2, [r3, #0]
        CO_CANmodule_txArray0               = (CO_CANtx_t *)        calloc(CO_TXCAN_NO_MSGS, sizeof(CO_CANtx_t));
 80012d8:	2110      	movs	r1, #16
 80012da:	2008      	movs	r0, #8
 80012dc:	f00c fc24 	bl	800db28 <calloc>
 80012e0:	4603      	mov	r3, r0
 80012e2:	461a      	mov	r2, r3
 80012e4:	4b98      	ldr	r3, [pc, #608]	; (8001548 <CO_init+0x2b0>)
 80012e6:	601a      	str	r2, [r3, #0]
        for(i=0; i<CO_NO_SDO_SERVER; i++){
 80012e8:	2300      	movs	r3, #0
 80012ea:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80012ec:	e012      	b.n	8001314 <CO_init+0x7c>
            CO->SDO[i]                      = (CO_SDO_t *)          calloc(1, sizeof(CO_SDO_t));
 80012ee:	4b93      	ldr	r3, [pc, #588]	; (800153c <CO_init+0x2a4>)
 80012f0:	681c      	ldr	r4, [r3, #0]
 80012f2:	f9b7 502e 	ldrsh.w	r5, [r7, #46]	; 0x2e
 80012f6:	217c      	movs	r1, #124	; 0x7c
 80012f8:	2001      	movs	r0, #1
 80012fa:	f00c fc15 	bl	800db28 <calloc>
 80012fe:	4603      	mov	r3, r0
 8001300:	461a      	mov	r2, r3
 8001302:	00ab      	lsls	r3, r5, #2
 8001304:	4423      	add	r3, r4
 8001306:	605a      	str	r2, [r3, #4]
        for(i=0; i<CO_NO_SDO_SERVER; i++){
 8001308:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 800130c:	b29b      	uxth	r3, r3
 800130e:	3301      	adds	r3, #1
 8001310:	b29b      	uxth	r3, r3
 8001312:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001314:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001318:	2b00      	cmp	r3, #0
 800131a:	dde8      	ble.n	80012ee <CO_init+0x56>
        }
        CO_SDO_ODExtensions                 = (CO_OD_extension_t*)  calloc(CO_OD_NoOfElements, sizeof(CO_OD_extension_t));
 800131c:	210c      	movs	r1, #12
 800131e:	203c      	movs	r0, #60	; 0x3c
 8001320:	f00c fc02 	bl	800db28 <calloc>
 8001324:	4603      	mov	r3, r0
 8001326:	461a      	mov	r2, r3
 8001328:	4b88      	ldr	r3, [pc, #544]	; (800154c <CO_init+0x2b4>)
 800132a:	601a      	str	r2, [r3, #0]
        CO->em                              = (CO_EM_t *)           calloc(1, sizeof(CO_EM_t));
 800132c:	4b83      	ldr	r3, [pc, #524]	; (800153c <CO_init+0x2a4>)
 800132e:	681c      	ldr	r4, [r3, #0]
 8001330:	216c      	movs	r1, #108	; 0x6c
 8001332:	2001      	movs	r0, #1
 8001334:	f00c fbf8 	bl	800db28 <calloc>
 8001338:	4603      	mov	r3, r0
 800133a:	60a3      	str	r3, [r4, #8]
        CO->emPr                            = (CO_EMpr_t *)         calloc(1, sizeof(CO_EMpr_t));
 800133c:	4b7f      	ldr	r3, [pc, #508]	; (800153c <CO_init+0x2a4>)
 800133e:	681c      	ldr	r4, [r3, #0]
 8001340:	2118      	movs	r1, #24
 8001342:	2001      	movs	r0, #1
 8001344:	f00c fbf0 	bl	800db28 <calloc>
 8001348:	4603      	mov	r3, r0
 800134a:	60e3      	str	r3, [r4, #12]
        CO->NMT                             = (CO_NMT_t *)          calloc(1, sizeof(CO_NMT_t));
 800134c:	4b7b      	ldr	r3, [pc, #492]	; (800153c <CO_init+0x2a4>)
 800134e:	681c      	ldr	r4, [r3, #0]
 8001350:	2120      	movs	r1, #32
 8001352:	2001      	movs	r0, #1
 8001354:	f00c fbe8 	bl	800db28 <calloc>
 8001358:	4603      	mov	r3, r0
 800135a:	6123      	str	r3, [r4, #16]
        CO->SYNC                            = (CO_SYNC_t *)         calloc(1, sizeof(CO_SYNC_t));
 800135c:	4b77      	ldr	r3, [pc, #476]	; (800153c <CO_init+0x2a4>)
 800135e:	681c      	ldr	r4, [r3, #0]
 8001360:	2138      	movs	r1, #56	; 0x38
 8001362:	2001      	movs	r0, #1
 8001364:	f00c fbe0 	bl	800db28 <calloc>
 8001368:	4603      	mov	r3, r0
 800136a:	6163      	str	r3, [r4, #20]
        for(i=0; i<CO_NO_RPDO; i++){
 800136c:	2300      	movs	r3, #0
 800136e:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001370:	e012      	b.n	8001398 <CO_init+0x100>
            CO->RPDO[i]                     = (CO_RPDO_t *)         calloc(1, sizeof(CO_RPDO_t));
 8001372:	4b72      	ldr	r3, [pc, #456]	; (800153c <CO_init+0x2a4>)
 8001374:	681c      	ldr	r4, [r3, #0]
 8001376:	f9b7 502e 	ldrsh.w	r5, [r7, #46]	; 0x2e
 800137a:	215c      	movs	r1, #92	; 0x5c
 800137c:	2001      	movs	r0, #1
 800137e:	f00c fbd3 	bl	800db28 <calloc>
 8001382:	4603      	mov	r3, r0
 8001384:	461a      	mov	r2, r3
 8001386:	1dab      	adds	r3, r5, #6
 8001388:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
        for(i=0; i<CO_NO_RPDO; i++){
 800138c:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001390:	b29b      	uxth	r3, r3
 8001392:	3301      	adds	r3, #1
 8001394:	b29b      	uxth	r3, r3
 8001396:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001398:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 800139c:	2b03      	cmp	r3, #3
 800139e:	dde8      	ble.n	8001372 <CO_init+0xda>
        }
        for(i=0; i<CO_NO_TPDO; i++){
 80013a0:	2300      	movs	r3, #0
 80013a2:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80013a4:	e013      	b.n	80013ce <CO_init+0x136>
            CO->TPDO[i]                     = (CO_TPDO_t *)         calloc(1, sizeof(CO_TPDO_t));
 80013a6:	4b65      	ldr	r3, [pc, #404]	; (800153c <CO_init+0x2a4>)
 80013a8:	681c      	ldr	r4, [r3, #0]
 80013aa:	f9b7 502e 	ldrsh.w	r5, [r7, #46]	; 0x2e
 80013ae:	2154      	movs	r1, #84	; 0x54
 80013b0:	2001      	movs	r0, #1
 80013b2:	f00c fbb9 	bl	800db28 <calloc>
 80013b6:	4603      	mov	r3, r0
 80013b8:	461a      	mov	r2, r3
 80013ba:	f105 030a 	add.w	r3, r5, #10
 80013be:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
        for(i=0; i<CO_NO_TPDO; i++){
 80013c2:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80013c6:	b29b      	uxth	r3, r3
 80013c8:	3301      	adds	r3, #1
 80013ca:	b29b      	uxth	r3, r3
 80013cc:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80013ce:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80013d2:	2b03      	cmp	r3, #3
 80013d4:	dde7      	ble.n	80013a6 <CO_init+0x10e>
        }
        CO->HBcons                          = (CO_HBconsumer_t *)   calloc(1, sizeof(CO_HBconsumer_t));
 80013d6:	4b59      	ldr	r3, [pc, #356]	; (800153c <CO_init+0x2a4>)
 80013d8:	681c      	ldr	r4, [r3, #0]
 80013da:	2118      	movs	r1, #24
 80013dc:	2001      	movs	r0, #1
 80013de:	f00c fba3 	bl	800db28 <calloc>
 80013e2:	4603      	mov	r3, r0
 80013e4:	63a3      	str	r3, [r4, #56]	; 0x38
        CO_HBcons_monitoredNodes            = (CO_HBconsNode_t *)   calloc(CO_NO_HB_CONS, sizeof(CO_HBconsNode_t));
 80013e6:	2108      	movs	r1, #8
 80013e8:	2004      	movs	r0, #4
 80013ea:	f00c fb9d 	bl	800db28 <calloc>
 80013ee:	4603      	mov	r3, r0
 80013f0:	461a      	mov	r2, r3
 80013f2:	4b57      	ldr	r3, [pc, #348]	; (8001550 <CO_init+0x2b8>)
 80013f4:	601a      	str	r2, [r3, #0]
            }
        }
      #endif
    }

    CO_memoryUsed = sizeof(CO_CANmodule_t)
 80013f6:	4b57      	ldr	r3, [pc, #348]	; (8001554 <CO_init+0x2bc>)
 80013f8:	f640 0244 	movw	r2, #2116	; 0x844
 80013fc:	601a      	str	r2, [r3, #0]
    for(i=0; i<CO_NO_TRACE; i++) {
        CO_memoryUsed += CO_traceBufferSize[i] * 8;
    }
  #endif

    errCnt = 0;
 80013fe:	2300      	movs	r3, #0
 8001400:	857b      	strh	r3, [r7, #42]	; 0x2a
    if(CO->CANmodule[0]                 == NULL) errCnt++;
 8001402:	4b4e      	ldr	r3, [pc, #312]	; (800153c <CO_init+0x2a4>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	2b00      	cmp	r3, #0
 800140a:	d102      	bne.n	8001412 <CO_init+0x17a>
 800140c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800140e:	3301      	adds	r3, #1
 8001410:	857b      	strh	r3, [r7, #42]	; 0x2a
    if(CO_CANmodule_rxArray0            == NULL) errCnt++;
 8001412:	4b4c      	ldr	r3, [pc, #304]	; (8001544 <CO_init+0x2ac>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d102      	bne.n	8001420 <CO_init+0x188>
 800141a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800141c:	3301      	adds	r3, #1
 800141e:	857b      	strh	r3, [r7, #42]	; 0x2a
    if(CO_CANmodule_txArray0            == NULL) errCnt++;
 8001420:	4b49      	ldr	r3, [pc, #292]	; (8001548 <CO_init+0x2b0>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	2b00      	cmp	r3, #0
 8001426:	d102      	bne.n	800142e <CO_init+0x196>
 8001428:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800142a:	3301      	adds	r3, #1
 800142c:	857b      	strh	r3, [r7, #42]	; 0x2a
    for(i=0; i<CO_NO_SDO_SERVER; i++){
 800142e:	2300      	movs	r3, #0
 8001430:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001432:	e011      	b.n	8001458 <CO_init+0x1c0>
        if(CO->SDO[i]                   == NULL) errCnt++;
 8001434:	4b41      	ldr	r3, [pc, #260]	; (800153c <CO_init+0x2a4>)
 8001436:	681a      	ldr	r2, [r3, #0]
 8001438:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 800143c:	009b      	lsls	r3, r3, #2
 800143e:	4413      	add	r3, r2
 8001440:	685b      	ldr	r3, [r3, #4]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d102      	bne.n	800144c <CO_init+0x1b4>
 8001446:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001448:	3301      	adds	r3, #1
 800144a:	857b      	strh	r3, [r7, #42]	; 0x2a
    for(i=0; i<CO_NO_SDO_SERVER; i++){
 800144c:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001450:	b29b      	uxth	r3, r3
 8001452:	3301      	adds	r3, #1
 8001454:	b29b      	uxth	r3, r3
 8001456:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001458:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 800145c:	2b00      	cmp	r3, #0
 800145e:	dde9      	ble.n	8001434 <CO_init+0x19c>
    }
    if(CO_SDO_ODExtensions              == NULL) errCnt++;
 8001460:	4b3a      	ldr	r3, [pc, #232]	; (800154c <CO_init+0x2b4>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	2b00      	cmp	r3, #0
 8001466:	d102      	bne.n	800146e <CO_init+0x1d6>
 8001468:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800146a:	3301      	adds	r3, #1
 800146c:	857b      	strh	r3, [r7, #42]	; 0x2a
    if(CO->em                           == NULL) errCnt++;
 800146e:	4b33      	ldr	r3, [pc, #204]	; (800153c <CO_init+0x2a4>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	689b      	ldr	r3, [r3, #8]
 8001474:	2b00      	cmp	r3, #0
 8001476:	d102      	bne.n	800147e <CO_init+0x1e6>
 8001478:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800147a:	3301      	adds	r3, #1
 800147c:	857b      	strh	r3, [r7, #42]	; 0x2a
    if(CO->emPr                         == NULL) errCnt++;
 800147e:	4b2f      	ldr	r3, [pc, #188]	; (800153c <CO_init+0x2a4>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	68db      	ldr	r3, [r3, #12]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d102      	bne.n	800148e <CO_init+0x1f6>
 8001488:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800148a:	3301      	adds	r3, #1
 800148c:	857b      	strh	r3, [r7, #42]	; 0x2a
    if(CO->NMT                          == NULL) errCnt++;
 800148e:	4b2b      	ldr	r3, [pc, #172]	; (800153c <CO_init+0x2a4>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	691b      	ldr	r3, [r3, #16]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d102      	bne.n	800149e <CO_init+0x206>
 8001498:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800149a:	3301      	adds	r3, #1
 800149c:	857b      	strh	r3, [r7, #42]	; 0x2a
    if(CO->SYNC                         == NULL) errCnt++;
 800149e:	4b27      	ldr	r3, [pc, #156]	; (800153c <CO_init+0x2a4>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	695b      	ldr	r3, [r3, #20]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d102      	bne.n	80014ae <CO_init+0x216>
 80014a8:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80014aa:	3301      	adds	r3, #1
 80014ac:	857b      	strh	r3, [r7, #42]	; 0x2a
    for(i=0; i<CO_NO_RPDO; i++){
 80014ae:	2300      	movs	r3, #0
 80014b0:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80014b2:	e011      	b.n	80014d8 <CO_init+0x240>
        if(CO->RPDO[i]                  == NULL) errCnt++;
 80014b4:	4b21      	ldr	r3, [pc, #132]	; (800153c <CO_init+0x2a4>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 80014bc:	3206      	adds	r2, #6
 80014be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d102      	bne.n	80014cc <CO_init+0x234>
 80014c6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80014c8:	3301      	adds	r3, #1
 80014ca:	857b      	strh	r3, [r7, #42]	; 0x2a
    for(i=0; i<CO_NO_RPDO; i++){
 80014cc:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80014d0:	b29b      	uxth	r3, r3
 80014d2:	3301      	adds	r3, #1
 80014d4:	b29b      	uxth	r3, r3
 80014d6:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80014d8:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80014dc:	2b03      	cmp	r3, #3
 80014de:	dde9      	ble.n	80014b4 <CO_init+0x21c>
    }
    for(i=0; i<CO_NO_TPDO; i++){
 80014e0:	2300      	movs	r3, #0
 80014e2:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80014e4:	e011      	b.n	800150a <CO_init+0x272>
        if(CO->TPDO[i]                  == NULL) errCnt++;
 80014e6:	4b15      	ldr	r3, [pc, #84]	; (800153c <CO_init+0x2a4>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 80014ee:	320a      	adds	r2, #10
 80014f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d102      	bne.n	80014fe <CO_init+0x266>
 80014f8:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80014fa:	3301      	adds	r3, #1
 80014fc:	857b      	strh	r3, [r7, #42]	; 0x2a
    for(i=0; i<CO_NO_TPDO; i++){
 80014fe:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001502:	b29b      	uxth	r3, r3
 8001504:	3301      	adds	r3, #1
 8001506:	b29b      	uxth	r3, r3
 8001508:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800150a:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 800150e:	2b03      	cmp	r3, #3
 8001510:	dde9      	ble.n	80014e6 <CO_init+0x24e>
    }
    if(CO->HBcons                       == NULL) errCnt++;
 8001512:	4b0a      	ldr	r3, [pc, #40]	; (800153c <CO_init+0x2a4>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001518:	2b00      	cmp	r3, #0
 800151a:	d102      	bne.n	8001522 <CO_init+0x28a>
 800151c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800151e:	3301      	adds	r3, #1
 8001520:	857b      	strh	r3, [r7, #42]	; 0x2a
    if(CO_HBcons_monitoredNodes         == NULL) errCnt++;
 8001522:	4b0b      	ldr	r3, [pc, #44]	; (8001550 <CO_init+0x2b8>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	2b00      	cmp	r3, #0
 8001528:	d102      	bne.n	8001530 <CO_init+0x298>
 800152a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800152c:	3301      	adds	r3, #1
 800152e:	857b      	strh	r3, [r7, #42]	; 0x2a
    for(i=0; i<CO_NO_TRACE; i++) {
        if(CO->trace[i]                 == NULL) errCnt++;
    }
  #endif

    if(errCnt != 0) return CO_ERROR_OUT_OF_MEMORY;
 8001530:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001532:	2b00      	cmp	r3, #0
 8001534:	d010      	beq.n	8001558 <CO_init+0x2c0>
 8001536:	f06f 0301 	mvn.w	r3, #1
 800153a:	e262      	b.n	8001a02 <CO_init+0x76a>
 800153c:	200004e4 	.word	0x200004e4
 8001540:	200004a8 	.word	0x200004a8
 8001544:	200004e8 	.word	0x200004e8
 8001548:	200004ec 	.word	0x200004ec
 800154c:	200004f0 	.word	0x200004f0
 8001550:	200004f4 	.word	0x200004f4
 8001554:	200004a4 	.word	0x200004a4
#endif


    CO->CANmodule[0]->CANnormal = false;
 8001558:	4b9d      	ldr	r3, [pc, #628]	; (80017d0 <CO_init+0x538>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	2200      	movs	r2, #0
 8001560:	749a      	strb	r2, [r3, #18]
    CO_CANsetConfigurationMode(CANbaseAddress);
 8001562:	6978      	ldr	r0, [r7, #20]
 8001564:	f006 f882 	bl	800766c <CO_CANsetConfigurationMode>

    /* Verify CANopen Node-ID */
    if(nodeId<1 || nodeId>127)
 8001568:	7cfb      	ldrb	r3, [r7, #19]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d003      	beq.n	8001576 <CO_init+0x2de>
 800156e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001572:	2b00      	cmp	r3, #0
 8001574:	da05      	bge.n	8001582 <CO_init+0x2ea>
    {
        CO_delete(CANbaseAddress);
 8001576:	6978      	ldr	r0, [r7, #20]
 8001578:	f000 fa50 	bl	8001a1c <CO_delete>
        return CO_ERROR_PARAMETERS;
 800157c:	f06f 030b 	mvn.w	r3, #11
 8001580:	e23f      	b.n	8001a02 <CO_init+0x76a>
    }


    err = CO_CANmodule_init(
            CO->CANmodule[0],
 8001582:	4b93      	ldr	r3, [pc, #588]	; (80017d0 <CO_init+0x538>)
 8001584:	681b      	ldr	r3, [r3, #0]
    err = CO_CANmodule_init(
 8001586:	6818      	ldr	r0, [r3, #0]
 8001588:	6979      	ldr	r1, [r7, #20]
 800158a:	4b92      	ldr	r3, [pc, #584]	; (80017d4 <CO_init+0x53c>)
 800158c:	681c      	ldr	r4, [r3, #0]
 800158e:	4b92      	ldr	r3, [pc, #584]	; (80017d8 <CO_init+0x540>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	8a3a      	ldrh	r2, [r7, #16]
 8001594:	9202      	str	r2, [sp, #8]
 8001596:	2208      	movs	r2, #8
 8001598:	9201      	str	r2, [sp, #4]
 800159a:	9300      	str	r3, [sp, #0]
 800159c:	230b      	movs	r3, #11
 800159e:	4622      	mov	r2, r4
 80015a0:	f006 f8aa 	bl	80076f8 <CO_CANmodule_init>
 80015a4:	4603      	mov	r3, r0
 80015a6:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
            CO_RXCAN_NO_MSGS,
            CO_CANmodule_txArray0,
            CO_TXCAN_NO_MSGS,
            bitRate);

    if(err){CO_delete(CANbaseAddress); return err;}
 80015aa:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d005      	beq.n	80015be <CO_init+0x326>
 80015b2:	6978      	ldr	r0, [r7, #20]
 80015b4:	f000 fa32 	bl	8001a1c <CO_delete>
 80015b8:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 80015bc:	e221      	b.n	8001a02 <CO_init+0x76a>

    for (i=0; i<CO_NO_SDO_SERVER; i++)
 80015be:	2300      	movs	r3, #0
 80015c0:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80015c2:	e060      	b.n	8001686 <CO_init+0x3ee>
    {
        uint32_t COB_IDClientToServer;
        uint32_t COB_IDServerToClient;
        if(i==0){
 80015c4:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d108      	bne.n	80015de <CO_init+0x346>
            /*Default SDO server must be located at first index*/
            COB_IDClientToServer = CO_CAN_ID_RSDO + nodeId;
 80015cc:	7cfb      	ldrb	r3, [r7, #19]
 80015ce:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 80015d2:	627b      	str	r3, [r7, #36]	; 0x24
            COB_IDServerToClient = CO_CAN_ID_TSDO + nodeId;
 80015d4:	7cfb      	ldrb	r3, [r7, #19]
 80015d6:	f503 63b0 	add.w	r3, r3, #1408	; 0x580
 80015da:	623b      	str	r3, [r7, #32]
 80015dc:	e015      	b.n	800160a <CO_init+0x372>
        }else{
            COB_IDClientToServer = OD_SDOServerParameter[i].COB_IDClientToServer;
 80015de:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 80015e2:	497e      	ldr	r1, [pc, #504]	; (80017dc <CO_init+0x544>)
 80015e4:	4613      	mov	r3, r2
 80015e6:	005b      	lsls	r3, r3, #1
 80015e8:	4413      	add	r3, r2
 80015ea:	009b      	lsls	r3, r3, #2
 80015ec:	440b      	add	r3, r1
 80015ee:	3364      	adds	r3, #100	; 0x64
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	627b      	str	r3, [r7, #36]	; 0x24
            COB_IDServerToClient = OD_SDOServerParameter[i].COB_IDServerToClient;
 80015f4:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 80015f8:	4978      	ldr	r1, [pc, #480]	; (80017dc <CO_init+0x544>)
 80015fa:	4613      	mov	r3, r2
 80015fc:	005b      	lsls	r3, r3, #1
 80015fe:	4413      	add	r3, r2
 8001600:	009b      	lsls	r3, r3, #2
 8001602:	440b      	add	r3, r1
 8001604:	3368      	adds	r3, #104	; 0x68
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	623b      	str	r3, [r7, #32]
        }

        err = CO_SDO_init(
                CO->SDO[i],
 800160a:	4b71      	ldr	r3, [pc, #452]	; (80017d0 <CO_init+0x538>)
 800160c:	681a      	ldr	r2, [r3, #0]
        err = CO_SDO_init(
 800160e:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001612:	009b      	lsls	r3, r3, #2
 8001614:	4413      	add	r3, r2
 8001616:	685e      	ldr	r6, [r3, #4]
 8001618:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800161a:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 800161e:	fa1f fc83 	uxth.w	ip, r3
 8001622:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001626:	2b00      	cmp	r3, #0
 8001628:	d003      	beq.n	8001632 <CO_init+0x39a>
                COB_IDClientToServer,
                COB_IDServerToClient,
                OD_H1200_SDO_SERVER_PARAM+i,
                i==0 ? 0 : CO->SDO[0],
 800162a:	4b69      	ldr	r3, [pc, #420]	; (80017d0 <CO_init+0x538>)
 800162c:	681b      	ldr	r3, [r3, #0]
        err = CO_SDO_init(
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	e000      	b.n	8001634 <CO_init+0x39c>
 8001632:	2300      	movs	r3, #0
 8001634:	4a6a      	ldr	r2, [pc, #424]	; (80017e0 <CO_init+0x548>)
 8001636:	6812      	ldr	r2, [r2, #0]
               &CO_OD[0],
                CO_OD_NoOfElements,
                CO_SDO_ODExtensions,
                nodeId,
                CO->CANmodule[0],
 8001638:	4965      	ldr	r1, [pc, #404]	; (80017d0 <CO_init+0x538>)
 800163a:	6809      	ldr	r1, [r1, #0]
        err = CO_SDO_init(
 800163c:	6809      	ldr	r1, [r1, #0]
 800163e:	8df8      	ldrh	r0, [r7, #46]	; 0x2e
 8001640:	3006      	adds	r0, #6
 8001642:	b280      	uxth	r0, r0
                CO_RXCAN_SDO_SRV+i,
                CO->CANmodule[0],
 8001644:	4c62      	ldr	r4, [pc, #392]	; (80017d0 <CO_init+0x538>)
 8001646:	6824      	ldr	r4, [r4, #0]
        err = CO_SDO_init(
 8001648:	6824      	ldr	r4, [r4, #0]
 800164a:	8dfd      	ldrh	r5, [r7, #46]	; 0x2e
 800164c:	3506      	adds	r5, #6
 800164e:	b2ad      	uxth	r5, r5
 8001650:	9508      	str	r5, [sp, #32]
 8001652:	9407      	str	r4, [sp, #28]
 8001654:	9006      	str	r0, [sp, #24]
 8001656:	9105      	str	r1, [sp, #20]
 8001658:	7cf9      	ldrb	r1, [r7, #19]
 800165a:	9104      	str	r1, [sp, #16]
 800165c:	9203      	str	r2, [sp, #12]
 800165e:	223c      	movs	r2, #60	; 0x3c
 8001660:	9202      	str	r2, [sp, #8]
 8001662:	4a60      	ldr	r2, [pc, #384]	; (80017e4 <CO_init+0x54c>)
 8001664:	9201      	str	r2, [sp, #4]
 8001666:	9300      	str	r3, [sp, #0]
 8001668:	4663      	mov	r3, ip
 800166a:	6a3a      	ldr	r2, [r7, #32]
 800166c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800166e:	4630      	mov	r0, r6
 8001670:	f004 f836 	bl	80056e0 <CO_SDO_init>
 8001674:	4603      	mov	r3, r0
 8001676:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    for (i=0; i<CO_NO_SDO_SERVER; i++)
 800167a:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 800167e:	b29b      	uxth	r3, r3
 8001680:	3301      	adds	r3, #1
 8001682:	b29b      	uxth	r3, r3
 8001684:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001686:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 800168a:	2b00      	cmp	r3, #0
 800168c:	dd9a      	ble.n	80015c4 <CO_init+0x32c>
                CO_TXCAN_SDO_SRV+i);
    }

    if(err){CO_delete(CANbaseAddress); return err;}
 800168e:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 8001692:	2b00      	cmp	r3, #0
 8001694:	d005      	beq.n	80016a2 <CO_init+0x40a>
 8001696:	6978      	ldr	r0, [r7, #20]
 8001698:	f000 f9c0 	bl	8001a1c <CO_delete>
 800169c:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 80016a0:	e1af      	b.n	8001a02 <CO_init+0x76a>



    err = CO_EM_init(
            CO->em,
 80016a2:	4b4b      	ldr	r3, [pc, #300]	; (80017d0 <CO_init+0x538>)
 80016a4:	681b      	ldr	r3, [r3, #0]
    err = CO_EM_init(
 80016a6:	6898      	ldr	r0, [r3, #8]
            CO->emPr,
 80016a8:	4b49      	ldr	r3, [pc, #292]	; (80017d0 <CO_init+0x538>)
 80016aa:	681b      	ldr	r3, [r3, #0]
    err = CO_EM_init(
 80016ac:	68d9      	ldr	r1, [r3, #12]
            CO->SDO[0],
 80016ae:	4b48      	ldr	r3, [pc, #288]	; (80017d0 <CO_init+0x538>)
 80016b0:	681b      	ldr	r3, [r3, #0]
    err = CO_EM_init(
 80016b2:	685c      	ldr	r4, [r3, #4]
           &OD_errorStatusBits[0],
            ODL_errorStatusBits_stringLength,
           &OD_errorRegister,
           &OD_preDefinedErrorField[0],
            ODL_preDefinedErrorField_arrayLength,
            CO->CANmodule[0],
 80016b4:	4b46      	ldr	r3, [pc, #280]	; (80017d0 <CO_init+0x538>)
 80016b6:	681b      	ldr	r3, [r3, #0]
    err = CO_EM_init(
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	7cfa      	ldrb	r2, [r7, #19]
 80016bc:	b292      	uxth	r2, r2
 80016be:	3280      	adds	r2, #128	; 0x80
 80016c0:	b292      	uxth	r2, r2
 80016c2:	9206      	str	r2, [sp, #24]
 80016c4:	2201      	movs	r2, #1
 80016c6:	9205      	str	r2, [sp, #20]
 80016c8:	9304      	str	r3, [sp, #16]
 80016ca:	2308      	movs	r3, #8
 80016cc:	9303      	str	r3, [sp, #12]
 80016ce:	4b46      	ldr	r3, [pc, #280]	; (80017e8 <CO_init+0x550>)
 80016d0:	9302      	str	r3, [sp, #8]
 80016d2:	4b46      	ldr	r3, [pc, #280]	; (80017ec <CO_init+0x554>)
 80016d4:	9301      	str	r3, [sp, #4]
 80016d6:	230a      	movs	r3, #10
 80016d8:	9300      	str	r3, [sp, #0]
 80016da:	4b45      	ldr	r3, [pc, #276]	; (80017f0 <CO_init+0x558>)
 80016dc:	4622      	mov	r2, r4
 80016de:	f001 fd8f 	bl	8003200 <CO_EM_init>
 80016e2:	4603      	mov	r3, r0
 80016e4:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
            CO_TXCAN_EMERG,
            CO_CAN_ID_EMERGENCY + nodeId);

    if(err){CO_delete(CANbaseAddress); return err;}
 80016e8:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d005      	beq.n	80016fc <CO_init+0x464>
 80016f0:	6978      	ldr	r0, [r7, #20]
 80016f2:	f000 f993 	bl	8001a1c <CO_delete>
 80016f6:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 80016fa:	e182      	b.n	8001a02 <CO_init+0x76a>


    err = CO_NMT_init(
            CO->NMT,
 80016fc:	4b34      	ldr	r3, [pc, #208]	; (80017d0 <CO_init+0x538>)
 80016fe:	681b      	ldr	r3, [r3, #0]
    err = CO_NMT_init(
 8001700:	6918      	ldr	r0, [r3, #16]
            CO->emPr,
 8001702:	4b33      	ldr	r3, [pc, #204]	; (80017d0 <CO_init+0x538>)
 8001704:	681b      	ldr	r3, [r3, #0]
    err = CO_NMT_init(
 8001706:	68dc      	ldr	r4, [r3, #12]
            nodeId,
            500,
            CO->CANmodule[0],
 8001708:	4b31      	ldr	r3, [pc, #196]	; (80017d0 <CO_init+0x538>)
 800170a:	681b      	ldr	r3, [r3, #0]
    err = CO_NMT_init(
 800170c:	681b      	ldr	r3, [r3, #0]
            CO_RXCAN_NMT,
            CO_CAN_ID_NMT_SERVICE,
            CO->CANmodule[0],
 800170e:	4a30      	ldr	r2, [pc, #192]	; (80017d0 <CO_init+0x538>)
 8001710:	6812      	ldr	r2, [r2, #0]
    err = CO_NMT_init(
 8001712:	6812      	ldr	r2, [r2, #0]
 8001714:	7cf9      	ldrb	r1, [r7, #19]
 8001716:	b289      	uxth	r1, r1
 8001718:	f501 61e0 	add.w	r1, r1, #1792	; 0x700
 800171c:	b289      	uxth	r1, r1
 800171e:	7cfd      	ldrb	r5, [r7, #19]
 8001720:	9105      	str	r1, [sp, #20]
 8001722:	2107      	movs	r1, #7
 8001724:	9104      	str	r1, [sp, #16]
 8001726:	9203      	str	r2, [sp, #12]
 8001728:	2200      	movs	r2, #0
 800172a:	9202      	str	r2, [sp, #8]
 800172c:	2200      	movs	r2, #0
 800172e:	9201      	str	r2, [sp, #4]
 8001730:	9300      	str	r3, [sp, #0]
 8001732:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001736:	462a      	mov	r2, r5
 8001738:	4621      	mov	r1, r4
 800173a:	f002 fa7b 	bl	8003c34 <CO_NMT_init>
 800173e:	4603      	mov	r3, r0
 8001740:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
            CO_TXCAN_HB,
            CO_CAN_ID_HEARTBEAT + nodeId);


    if(err){CO_delete(CANbaseAddress); return err;}
 8001744:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 8001748:	2b00      	cmp	r3, #0
 800174a:	d005      	beq.n	8001758 <CO_init+0x4c0>
 800174c:	6978      	ldr	r0, [r7, #20]
 800174e:	f000 f965 	bl	8001a1c <CO_delete>
 8001752:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 8001756:	e154      	b.n	8001a02 <CO_init+0x76a>
            0);               /* synchronous message flag bit */
#endif


    err = CO_SYNC_init(
            CO->SYNC,
 8001758:	4b1d      	ldr	r3, [pc, #116]	; (80017d0 <CO_init+0x538>)
 800175a:	681b      	ldr	r3, [r3, #0]
    err = CO_SYNC_init(
 800175c:	695d      	ldr	r5, [r3, #20]
            CO->em,
 800175e:	4b1c      	ldr	r3, [pc, #112]	; (80017d0 <CO_init+0x538>)
 8001760:	681b      	ldr	r3, [r3, #0]
    err = CO_SYNC_init(
 8001762:	689e      	ldr	r6, [r3, #8]
            CO->SDO[0],
 8001764:	4b1a      	ldr	r3, [pc, #104]	; (80017d0 <CO_init+0x538>)
 8001766:	681b      	ldr	r3, [r3, #0]
    err = CO_SYNC_init(
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	60fb      	str	r3, [r7, #12]
           &CO->NMT->operatingState,
 800176c:	4b18      	ldr	r3, [pc, #96]	; (80017d0 <CO_init+0x538>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	691b      	ldr	r3, [r3, #16]
    err = CO_SYNC_init(
 8001772:	469c      	mov	ip, r3
 8001774:	4b19      	ldr	r3, [pc, #100]	; (80017dc <CO_init+0x544>)
 8001776:	689b      	ldr	r3, [r3, #8]
 8001778:	4a18      	ldr	r2, [pc, #96]	; (80017dc <CO_init+0x544>)
 800177a:	68d2      	ldr	r2, [r2, #12]
 800177c:	4917      	ldr	r1, [pc, #92]	; (80017dc <CO_init+0x544>)
 800177e:	f891 1058 	ldrb.w	r1, [r1, #88]	; 0x58
 8001782:	60b9      	str	r1, [r7, #8]
            OD_COB_ID_SYNCMessage,
            OD_communicationCyclePeriod,
            OD_synchronousCounterOverflowValue,
            CO->CANmodule[0],
 8001784:	4812      	ldr	r0, [pc, #72]	; (80017d0 <CO_init+0x538>)
 8001786:	6800      	ldr	r0, [r0, #0]
    err = CO_SYNC_init(
 8001788:	6800      	ldr	r0, [r0, #0]
            CO_RXCAN_SYNC,
            CO->CANmodule[0],
 800178a:	4c11      	ldr	r4, [pc, #68]	; (80017d0 <CO_init+0x538>)
 800178c:	6824      	ldr	r4, [r4, #0]
    err = CO_SYNC_init(
 800178e:	6824      	ldr	r4, [r4, #0]
 8001790:	2100      	movs	r1, #0
 8001792:	9106      	str	r1, [sp, #24]
 8001794:	9405      	str	r4, [sp, #20]
 8001796:	2401      	movs	r4, #1
 8001798:	9404      	str	r4, [sp, #16]
 800179a:	9003      	str	r0, [sp, #12]
 800179c:	68b9      	ldr	r1, [r7, #8]
 800179e:	9102      	str	r1, [sp, #8]
 80017a0:	9201      	str	r2, [sp, #4]
 80017a2:	9300      	str	r3, [sp, #0]
 80017a4:	4663      	mov	r3, ip
 80017a6:	68fa      	ldr	r2, [r7, #12]
 80017a8:	4631      	mov	r1, r6
 80017aa:	4628      	mov	r0, r5
 80017ac:	f005 fdac 	bl	8007308 <CO_SYNC_init>
 80017b0:	4603      	mov	r3, r0
 80017b2:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
            CO_TXCAN_SYNC);

    if(err){CO_delete(CANbaseAddress); return err;}
 80017b6:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d005      	beq.n	80017ca <CO_init+0x532>
 80017be:	6978      	ldr	r0, [r7, #20]
 80017c0:	f000 f92c 	bl	8001a1c <CO_delete>
 80017c4:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 80017c8:	e11b      	b.n	8001a02 <CO_init+0x76a>


    for(i=0; i<CO_NO_RPDO; i++){
 80017ca:	2300      	movs	r3, #0
 80017cc:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80017ce:	e07f      	b.n	80018d0 <CO_init+0x638>
 80017d0:	200004e4 	.word	0x200004e4
 80017d4:	200004e8 	.word	0x200004e8
 80017d8:	200004ec 	.word	0x200004ec
 80017dc:	200001b4 	.word	0x200001b4
 80017e0:	200004f0 	.word	0x200004f0
 80017e4:	0800e1a0 	.word	0x0800e1a0
 80017e8:	2000000c 	.word	0x2000000c
 80017ec:	20000004 	.word	0x20000004
 80017f0:	20000034 	.word	0x20000034
        CO_CANmodule_t *CANdevRx = CO->CANmodule[0];
 80017f4:	4b85      	ldr	r3, [pc, #532]	; (8001a0c <CO_init+0x774>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	61fb      	str	r3, [r7, #28]
        uint16_t CANdevRxIdx = CO_RXCAN_RPDO + i;
 80017fc:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80017fe:	3302      	adds	r3, #2
 8001800:	837b      	strh	r3, [r7, #26]

        err = CO_RPDO_init(
                CO->RPDO[i],
 8001802:	4b82      	ldr	r3, [pc, #520]	; (8001a0c <CO_init+0x774>)
 8001804:	681b      	ldr	r3, [r3, #0]
        err = CO_RPDO_init(
 8001806:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 800180a:	3206      	adds	r2, #6
 800180c:	f853 6022 	ldr.w	r6, [r3, r2, lsl #2]
                CO->em,
 8001810:	4b7e      	ldr	r3, [pc, #504]	; (8001a0c <CO_init+0x774>)
 8001812:	681b      	ldr	r3, [r3, #0]
        err = CO_RPDO_init(
 8001814:	689b      	ldr	r3, [r3, #8]
 8001816:	60fb      	str	r3, [r7, #12]
                CO->SDO[0],
 8001818:	4b7c      	ldr	r3, [pc, #496]	; (8001a0c <CO_init+0x774>)
 800181a:	681b      	ldr	r3, [r3, #0]
        err = CO_RPDO_init(
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	60bb      	str	r3, [r7, #8]
                CO->SYNC,
 8001820:	4b7a      	ldr	r3, [pc, #488]	; (8001a0c <CO_init+0x774>)
 8001822:	681b      	ldr	r3, [r3, #0]
        err = CO_RPDO_init(
 8001824:	695b      	ldr	r3, [r3, #20]
 8001826:	607b      	str	r3, [r7, #4]
               &CO->NMT->operatingState,
 8001828:	4b78      	ldr	r3, [pc, #480]	; (8001a0c <CO_init+0x774>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	691b      	ldr	r3, [r3, #16]
        err = CO_RPDO_init(
 800182e:	603b      	str	r3, [r7, #0]
 8001830:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001834:	2b03      	cmp	r3, #3
 8001836:	dc06      	bgt.n	8001846 <CO_init+0x5ae>
                nodeId,
                ((i<4) ? (CO_CAN_ID_RPDO_1+i*0x100) : 0),
 8001838:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 800183c:	3302      	adds	r3, #2
        err = CO_RPDO_init(
 800183e:	b29b      	uxth	r3, r3
 8001840:	021b      	lsls	r3, r3, #8
 8001842:	b29a      	uxth	r2, r3
 8001844:	e000      	b.n	8001848 <CO_init+0x5b0>
 8001846:	2200      	movs	r2, #0
                0,
                (CO_RPDOCommPar_t*) &OD_RPDOCommunicationParameter[i],
 8001848:	f9b7 102e 	ldrsh.w	r1, [r7, #46]	; 0x2e
 800184c:	460b      	mov	r3, r1
 800184e:	005b      	lsls	r3, r3, #1
 8001850:	440b      	add	r3, r1
 8001852:	009b      	lsls	r3, r3, #2
 8001854:	3368      	adds	r3, #104	; 0x68
 8001856:	496e      	ldr	r1, [pc, #440]	; (8001a10 <CO_init+0x778>)
 8001858:	440b      	add	r3, r1
 800185a:	1d18      	adds	r0, r3, #4
                (CO_RPDOMapPar_t*) &OD_RPDOMappingParameter[i],
 800185c:	f9b7 102e 	ldrsh.w	r1, [r7, #46]	; 0x2e
 8001860:	460b      	mov	r3, r1
 8001862:	00db      	lsls	r3, r3, #3
 8001864:	440b      	add	r3, r1
 8001866:	009b      	lsls	r3, r3, #2
 8001868:	3398      	adds	r3, #152	; 0x98
 800186a:	4969      	ldr	r1, [pc, #420]	; (8001a10 <CO_init+0x778>)
 800186c:	440b      	add	r3, r1
 800186e:	3304      	adds	r3, #4
        err = CO_RPDO_init(
 8001870:	8df9      	ldrh	r1, [r7, #46]	; 0x2e
 8001872:	f501 51a0 	add.w	r1, r1, #5120	; 0x1400
 8001876:	b289      	uxth	r1, r1
 8001878:	8dfc      	ldrh	r4, [r7, #46]	; 0x2e
 800187a:	f504 54b0 	add.w	r4, r4, #5632	; 0x1600
 800187e:	b2a4      	uxth	r4, r4
 8001880:	8b7d      	ldrh	r5, [r7, #26]
 8001882:	9509      	str	r5, [sp, #36]	; 0x24
 8001884:	69fd      	ldr	r5, [r7, #28]
 8001886:	9508      	str	r5, [sp, #32]
 8001888:	9407      	str	r4, [sp, #28]
 800188a:	9106      	str	r1, [sp, #24]
 800188c:	9305      	str	r3, [sp, #20]
 800188e:	9004      	str	r0, [sp, #16]
 8001890:	2300      	movs	r3, #0
 8001892:	9303      	str	r3, [sp, #12]
 8001894:	9202      	str	r2, [sp, #8]
 8001896:	7cfb      	ldrb	r3, [r7, #19]
 8001898:	9301      	str	r3, [sp, #4]
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	9300      	str	r3, [sp, #0]
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	68ba      	ldr	r2, [r7, #8]
 80018a2:	68f9      	ldr	r1, [r7, #12]
 80018a4:	4630      	mov	r0, r6
 80018a6:	f003 fa57 	bl	8004d58 <CO_RPDO_init>
 80018aa:	4603      	mov	r3, r0
 80018ac:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
                OD_H1400_RXPDO_1_PARAM+i,
                OD_H1600_RXPDO_1_MAPPING+i,
                CANdevRx,
                CANdevRxIdx);

        if(err){CO_delete(CANbaseAddress); return err;}
 80018b0:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d005      	beq.n	80018c4 <CO_init+0x62c>
 80018b8:	6978      	ldr	r0, [r7, #20]
 80018ba:	f000 f8af 	bl	8001a1c <CO_delete>
 80018be:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 80018c2:	e09e      	b.n	8001a02 <CO_init+0x76a>
    for(i=0; i<CO_NO_RPDO; i++){
 80018c4:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80018c8:	b29b      	uxth	r3, r3
 80018ca:	3301      	adds	r3, #1
 80018cc:	b29b      	uxth	r3, r3
 80018ce:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80018d0:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80018d4:	2b03      	cmp	r3, #3
 80018d6:	dd8d      	ble.n	80017f4 <CO_init+0x55c>
    }


    for(i=0; i<CO_NO_TPDO; i++){
 80018d8:	2300      	movs	r3, #0
 80018da:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80018dc:	e067      	b.n	80019ae <CO_init+0x716>
        err = CO_TPDO_init(
                CO->TPDO[i],
 80018de:	4b4b      	ldr	r3, [pc, #300]	; (8001a0c <CO_init+0x774>)
 80018e0:	681b      	ldr	r3, [r3, #0]
        err = CO_TPDO_init(
 80018e2:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 80018e6:	320a      	adds	r2, #10
 80018e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018ec:	60fb      	str	r3, [r7, #12]
                CO->em,
 80018ee:	4b47      	ldr	r3, [pc, #284]	; (8001a0c <CO_init+0x774>)
 80018f0:	681b      	ldr	r3, [r3, #0]
        err = CO_TPDO_init(
 80018f2:	689b      	ldr	r3, [r3, #8]
 80018f4:	60bb      	str	r3, [r7, #8]
                CO->SDO[0],
 80018f6:	4b45      	ldr	r3, [pc, #276]	; (8001a0c <CO_init+0x774>)
 80018f8:	681b      	ldr	r3, [r3, #0]
        err = CO_TPDO_init(
 80018fa:	685b      	ldr	r3, [r3, #4]
 80018fc:	607b      	str	r3, [r7, #4]
               &CO->NMT->operatingState,
 80018fe:	4b43      	ldr	r3, [pc, #268]	; (8001a0c <CO_init+0x774>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	691b      	ldr	r3, [r3, #16]
        err = CO_TPDO_init(
 8001904:	469c      	mov	ip, r3
 8001906:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 800190a:	2b03      	cmp	r3, #3
 800190c:	dc06      	bgt.n	800191c <CO_init+0x684>
                nodeId,
                ((i<4) ? (CO_CAN_ID_TPDO_1+i*0x100) : 0),
 800190e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001910:	021b      	lsls	r3, r3, #8
 8001912:	b29b      	uxth	r3, r3
        err = CO_TPDO_init(
 8001914:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8001918:	b29a      	uxth	r2, r3
 800191a:	e000      	b.n	800191e <CO_init+0x686>
 800191c:	2200      	movs	r2, #0
                0,
                (CO_TPDOCommPar_t*) &OD_TPDOCommunicationParameter[i],
 800191e:	f9b7 102e 	ldrsh.w	r1, [r7, #46]	; 0x2e
 8001922:	460b      	mov	r3, r1
 8001924:	009b      	lsls	r3, r3, #2
 8001926:	440b      	add	r3, r1
 8001928:	009b      	lsls	r3, r3, #2
 800192a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800192e:	4938      	ldr	r1, [pc, #224]	; (8001a10 <CO_init+0x778>)
 8001930:	440b      	add	r3, r1
 8001932:	1d18      	adds	r0, r3, #4
                (CO_TPDOMapPar_t*) &OD_TPDOMappingParameter[i],
 8001934:	f9b7 102e 	ldrsh.w	r1, [r7, #46]	; 0x2e
 8001938:	460b      	mov	r3, r1
 800193a:	00db      	lsls	r3, r3, #3
 800193c:	440b      	add	r3, r1
 800193e:	009b      	lsls	r3, r3, #2
 8001940:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8001944:	4932      	ldr	r1, [pc, #200]	; (8001a10 <CO_init+0x778>)
 8001946:	440b      	add	r3, r1
 8001948:	3304      	adds	r3, #4
        err = CO_TPDO_init(
 800194a:	8df9      	ldrh	r1, [r7, #46]	; 0x2e
 800194c:	f501 51c0 	add.w	r1, r1, #6144	; 0x1800
 8001950:	b289      	uxth	r1, r1
 8001952:	8dfc      	ldrh	r4, [r7, #46]	; 0x2e
 8001954:	f504 54d0 	add.w	r4, r4, #6656	; 0x1a00
 8001958:	b2a4      	uxth	r4, r4
                OD_H1800_TXPDO_1_PARAM+i,
                OD_H1A00_TXPDO_1_MAPPING+i,
                CO->CANmodule[0],
 800195a:	4d2c      	ldr	r5, [pc, #176]	; (8001a0c <CO_init+0x774>)
 800195c:	682d      	ldr	r5, [r5, #0]
        err = CO_TPDO_init(
 800195e:	682d      	ldr	r5, [r5, #0]
 8001960:	8dfe      	ldrh	r6, [r7, #46]	; 0x2e
 8001962:	3602      	adds	r6, #2
 8001964:	b2b6      	uxth	r6, r6
 8001966:	9608      	str	r6, [sp, #32]
 8001968:	9507      	str	r5, [sp, #28]
 800196a:	9406      	str	r4, [sp, #24]
 800196c:	9105      	str	r1, [sp, #20]
 800196e:	9304      	str	r3, [sp, #16]
 8001970:	9003      	str	r0, [sp, #12]
 8001972:	2300      	movs	r3, #0
 8001974:	9302      	str	r3, [sp, #8]
 8001976:	9201      	str	r2, [sp, #4]
 8001978:	7cfb      	ldrb	r3, [r7, #19]
 800197a:	9300      	str	r3, [sp, #0]
 800197c:	4663      	mov	r3, ip
 800197e:	687a      	ldr	r2, [r7, #4]
 8001980:	68b9      	ldr	r1, [r7, #8]
 8001982:	68f8      	ldr	r0, [r7, #12]
 8001984:	f003 fa60 	bl	8004e48 <CO_TPDO_init>
 8001988:	4603      	mov	r3, r0
 800198a:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
                CO_TXCAN_TPDO+i);

        if(err){CO_delete(CANbaseAddress); return err;}
 800198e:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 8001992:	2b00      	cmp	r3, #0
 8001994:	d005      	beq.n	80019a2 <CO_init+0x70a>
 8001996:	6978      	ldr	r0, [r7, #20]
 8001998:	f000 f840 	bl	8001a1c <CO_delete>
 800199c:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 80019a0:	e02f      	b.n	8001a02 <CO_init+0x76a>
    for(i=0; i<CO_NO_TPDO; i++){
 80019a2:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80019a6:	b29b      	uxth	r3, r3
 80019a8:	3301      	adds	r3, #1
 80019aa:	b29b      	uxth	r3, r3
 80019ac:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80019ae:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80019b2:	2b03      	cmp	r3, #3
 80019b4:	dd93      	ble.n	80018de <CO_init+0x646>
    }


    err = CO_HBconsumer_init(
            CO->HBcons,
 80019b6:	4b15      	ldr	r3, [pc, #84]	; (8001a0c <CO_init+0x774>)
 80019b8:	681b      	ldr	r3, [r3, #0]
    err = CO_HBconsumer_init(
 80019ba:	6b98      	ldr	r0, [r3, #56]	; 0x38
            CO->em,
 80019bc:	4b13      	ldr	r3, [pc, #76]	; (8001a0c <CO_init+0x774>)
 80019be:	681b      	ldr	r3, [r3, #0]
    err = CO_HBconsumer_init(
 80019c0:	6899      	ldr	r1, [r3, #8]
            CO->SDO[0],
 80019c2:	4b12      	ldr	r3, [pc, #72]	; (8001a0c <CO_init+0x774>)
 80019c4:	681b      	ldr	r3, [r3, #0]
    err = CO_HBconsumer_init(
 80019c6:	685c      	ldr	r4, [r3, #4]
 80019c8:	4b12      	ldr	r3, [pc, #72]	; (8001a14 <CO_init+0x77c>)
 80019ca:	681b      	ldr	r3, [r3, #0]
           &OD_consumerHeartbeatTime[0],
            CO_HBcons_monitoredNodes,
            CO_NO_HB_CONS,
            CO->CANmodule[0],
 80019cc:	4a0f      	ldr	r2, [pc, #60]	; (8001a0c <CO_init+0x774>)
 80019ce:	6812      	ldr	r2, [r2, #0]
    err = CO_HBconsumer_init(
 80019d0:	6812      	ldr	r2, [r2, #0]
 80019d2:	2507      	movs	r5, #7
 80019d4:	9503      	str	r5, [sp, #12]
 80019d6:	9202      	str	r2, [sp, #8]
 80019d8:	2204      	movs	r2, #4
 80019da:	9201      	str	r2, [sp, #4]
 80019dc:	9300      	str	r3, [sp, #0]
 80019de:	4b0e      	ldr	r3, [pc, #56]	; (8001a18 <CO_init+0x780>)
 80019e0:	4622      	mov	r2, r4
 80019e2:	f001 ffe3 	bl	80039ac <CO_HBconsumer_init>
 80019e6:	4603      	mov	r3, r0
 80019e8:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
            CO_RXCAN_CONS_HB);

    if(err){CO_delete(CANbaseAddress); return err;}
 80019ec:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d005      	beq.n	8001a00 <CO_init+0x768>
 80019f4:	6978      	ldr	r0, [r7, #20]
 80019f6:	f000 f811 	bl	8001a1c <CO_delete>
 80019fa:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 80019fe:	e000      	b.n	8001a02 <CO_init+0x76a>
            OD_INDEX_TRACE + i);
    }
#endif


    return CO_ERROR_NO;
 8001a00:	2300      	movs	r3, #0
}
 8001a02:	4618      	mov	r0, r3
 8001a04:	3734      	adds	r7, #52	; 0x34
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	200004e4 	.word	0x200004e4
 8001a10:	200001b4 	.word	0x200001b4
 8001a14:	200004f4 	.word	0x200004f4
 8001a18:	200001e4 	.word	0x200001e4

08001a1c <CO_delete>:


/******************************************************************************/
void CO_delete(int32_t CANbaseAddress){
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b084      	sub	sp, #16
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
#ifndef CO_USE_GLOBALS
    int16_t i;
#endif

    CO_CANsetConfigurationMode(CANbaseAddress);
 8001a24:	6878      	ldr	r0, [r7, #4]
 8001a26:	f005 fe21 	bl	800766c <CO_CANsetConfigurationMode>
    CO_CANmodule_disable(CO->CANmodule[0]);
 8001a2a:	4b45      	ldr	r3, [pc, #276]	; (8001b40 <CO_delete+0x124>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	4618      	mov	r0, r3
 8001a32:	f005 ff5d 	bl	80078f0 <CO_CANmodule_disable>
      }
  #endif
  #if CO_NO_SDO_CLIENT == 1
    free(CO->SDOclient);
  #endif
    free(CO_HBcons_monitoredNodes);
 8001a36:	4b43      	ldr	r3, [pc, #268]	; (8001b44 <CO_delete+0x128>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f00c f8a6 	bl	800db8c <free>
    free(CO->HBcons);
 8001a40:	4b3f      	ldr	r3, [pc, #252]	; (8001b40 <CO_delete+0x124>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a46:	4618      	mov	r0, r3
 8001a48:	f00c f8a0 	bl	800db8c <free>
    for(i=0; i<CO_NO_RPDO; i++){
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	81fb      	strh	r3, [r7, #14]
 8001a50:	e00f      	b.n	8001a72 <CO_delete+0x56>
        free(CO->RPDO[i]);
 8001a52:	4b3b      	ldr	r3, [pc, #236]	; (8001b40 <CO_delete+0x124>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001a5a:	3206      	adds	r2, #6
 8001a5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a60:	4618      	mov	r0, r3
 8001a62:	f00c f893 	bl	800db8c <free>
    for(i=0; i<CO_NO_RPDO; i++){
 8001a66:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001a6a:	b29b      	uxth	r3, r3
 8001a6c:	3301      	adds	r3, #1
 8001a6e:	b29b      	uxth	r3, r3
 8001a70:	81fb      	strh	r3, [r7, #14]
 8001a72:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001a76:	2b03      	cmp	r3, #3
 8001a78:	ddeb      	ble.n	8001a52 <CO_delete+0x36>
    }
    for(i=0; i<CO_NO_TPDO; i++){
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	81fb      	strh	r3, [r7, #14]
 8001a7e:	e00f      	b.n	8001aa0 <CO_delete+0x84>
        free(CO->TPDO[i]);
 8001a80:	4b2f      	ldr	r3, [pc, #188]	; (8001b40 <CO_delete+0x124>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001a88:	320a      	adds	r2, #10
 8001a8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f00c f87c 	bl	800db8c <free>
    for(i=0; i<CO_NO_TPDO; i++){
 8001a94:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001a98:	b29b      	uxth	r3, r3
 8001a9a:	3301      	adds	r3, #1
 8001a9c:	b29b      	uxth	r3, r3
 8001a9e:	81fb      	strh	r3, [r7, #14]
 8001aa0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001aa4:	2b03      	cmp	r3, #3
 8001aa6:	ddeb      	ble.n	8001a80 <CO_delete+0x64>
    }
    free(CO->SYNC);
 8001aa8:	4b25      	ldr	r3, [pc, #148]	; (8001b40 <CO_delete+0x124>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	695b      	ldr	r3, [r3, #20]
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f00c f86c 	bl	800db8c <free>
    free(CO->NMT);
 8001ab4:	4b22      	ldr	r3, [pc, #136]	; (8001b40 <CO_delete+0x124>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	691b      	ldr	r3, [r3, #16]
 8001aba:	4618      	mov	r0, r3
 8001abc:	f00c f866 	bl	800db8c <free>
    free(CO->emPr);
 8001ac0:	4b1f      	ldr	r3, [pc, #124]	; (8001b40 <CO_delete+0x124>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	68db      	ldr	r3, [r3, #12]
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f00c f860 	bl	800db8c <free>
    free(CO->em);
 8001acc:	4b1c      	ldr	r3, [pc, #112]	; (8001b40 <CO_delete+0x124>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	689b      	ldr	r3, [r3, #8]
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	f00c f85a 	bl	800db8c <free>
    free(CO_SDO_ODExtensions);
 8001ad8:	4b1b      	ldr	r3, [pc, #108]	; (8001b48 <CO_delete+0x12c>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4618      	mov	r0, r3
 8001ade:	f00c f855 	bl	800db8c <free>
    for(i=0; i<CO_NO_SDO_SERVER; i++){
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	81fb      	strh	r3, [r7, #14]
 8001ae6:	e00f      	b.n	8001b08 <CO_delete+0xec>
        free(CO->SDO[i]);
 8001ae8:	4b15      	ldr	r3, [pc, #84]	; (8001b40 <CO_delete+0x124>)
 8001aea:	681a      	ldr	r2, [r3, #0]
 8001aec:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001af0:	009b      	lsls	r3, r3, #2
 8001af2:	4413      	add	r3, r2
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	4618      	mov	r0, r3
 8001af8:	f00c f848 	bl	800db8c <free>
    for(i=0; i<CO_NO_SDO_SERVER; i++){
 8001afc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001b00:	b29b      	uxth	r3, r3
 8001b02:	3301      	adds	r3, #1
 8001b04:	b29b      	uxth	r3, r3
 8001b06:	81fb      	strh	r3, [r7, #14]
 8001b08:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	ddeb      	ble.n	8001ae8 <CO_delete+0xcc>
    }
    free(CO_CANmodule_txArray0);
 8001b10:	4b0e      	ldr	r3, [pc, #56]	; (8001b4c <CO_delete+0x130>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	4618      	mov	r0, r3
 8001b16:	f00c f839 	bl	800db8c <free>
    free(CO_CANmodule_rxArray0);
 8001b1a:	4b0d      	ldr	r3, [pc, #52]	; (8001b50 <CO_delete+0x134>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f00c f834 	bl	800db8c <free>
    free(CO->CANmodule[0]);
 8001b24:	4b06      	ldr	r3, [pc, #24]	; (8001b40 <CO_delete+0x124>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f00c f82e 	bl	800db8c <free>
    CO = NULL;
 8001b30:	4b03      	ldr	r3, [pc, #12]	; (8001b40 <CO_delete+0x124>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	601a      	str	r2, [r3, #0]
#endif
}
 8001b36:	bf00      	nop
 8001b38:	3710      	adds	r7, #16
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	200004e4 	.word	0x200004e4
 8001b44:	200004f4 	.word	0x200004f4
 8001b48:	200004f0 	.word	0x200004f0
 8001b4c:	200004ec 	.word	0x200004ec
 8001b50:	200004e8 	.word	0x200004e8

08001b54 <CO_process>:
/******************************************************************************/
CO_NMT_reset_cmd_t CO_process(
        CO_t                   *CO,
        uint16_t                timeDifference_ms,
        uint16_t               *timerNext_ms)
{
 8001b54:	b5b0      	push	{r4, r5, r7, lr}
 8001b56:	b08a      	sub	sp, #40	; 0x28
 8001b58:	af04      	add	r7, sp, #16
 8001b5a:	60f8      	str	r0, [r7, #12]
 8001b5c:	460b      	mov	r3, r1
 8001b5e:	607a      	str	r2, [r7, #4]
 8001b60:	817b      	strh	r3, [r7, #10]
    uint8_t i;
    bool_t NMTisPreOrOperational = false;
 8001b62:	2300      	movs	r3, #0
 8001b64:	75bb      	strb	r3, [r7, #22]
    CO_NMT_reset_cmd_t reset = CO_RESET_NOT;
 8001b66:	2300      	movs	r3, #0
 8001b68:	757b      	strb	r3, [r7, #21]
    static uint16_t ms50 = 0;

    if(CO->NMT->operatingState == CO_NMT_PRE_OPERATIONAL || CO->NMT->operatingState == CO_NMT_OPERATIONAL)
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	691b      	ldr	r3, [r3, #16]
 8001b6e:	781b      	ldrb	r3, [r3, #0]
 8001b70:	2b7f      	cmp	r3, #127	; 0x7f
 8001b72:	d004      	beq.n	8001b7e <CO_process+0x2a>
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	691b      	ldr	r3, [r3, #16]
 8001b78:	781b      	ldrb	r3, [r3, #0]
 8001b7a:	2b05      	cmp	r3, #5
 8001b7c:	d101      	bne.n	8001b82 <CO_process+0x2e>
        NMTisPreOrOperational = true;
 8001b7e:	2301      	movs	r3, #1
 8001b80:	75bb      	strb	r3, [r7, #22]

    ms50 += timeDifference_ms;
 8001b82:	4b32      	ldr	r3, [pc, #200]	; (8001c4c <CO_process+0xf8>)
 8001b84:	881a      	ldrh	r2, [r3, #0]
 8001b86:	897b      	ldrh	r3, [r7, #10]
 8001b88:	4413      	add	r3, r2
 8001b8a:	b29a      	uxth	r2, r3
 8001b8c:	4b2f      	ldr	r3, [pc, #188]	; (8001c4c <CO_process+0xf8>)
 8001b8e:	801a      	strh	r2, [r3, #0]
    if(ms50 >= 50){
 8001b90:	4b2e      	ldr	r3, [pc, #184]	; (8001c4c <CO_process+0xf8>)
 8001b92:	881b      	ldrh	r3, [r3, #0]
 8001b94:	2b31      	cmp	r3, #49	; 0x31
 8001b96:	d90a      	bls.n	8001bae <CO_process+0x5a>
        ms50 -= 50;
 8001b98:	4b2c      	ldr	r3, [pc, #176]	; (8001c4c <CO_process+0xf8>)
 8001b9a:	881b      	ldrh	r3, [r3, #0]
 8001b9c:	3b32      	subs	r3, #50	; 0x32
 8001b9e:	b29a      	uxth	r2, r3
 8001ba0:	4b2a      	ldr	r3, [pc, #168]	; (8001c4c <CO_process+0xf8>)
 8001ba2:	801a      	strh	r2, [r3, #0]
        CO_NMT_blinkingProcess50ms(CO->NMT);
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	691b      	ldr	r3, [r3, #16]
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f002 f8af 	bl	8003d0c <CO_NMT_blinkingProcess50ms>
    }
    if(timerNext_ms != NULL){
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d006      	beq.n	8001bc2 <CO_process+0x6e>
        if(*timerNext_ms > 50){
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	881b      	ldrh	r3, [r3, #0]
 8001bb8:	2b32      	cmp	r3, #50	; 0x32
 8001bba:	d902      	bls.n	8001bc2 <CO_process+0x6e>
            *timerNext_ms = 50;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2232      	movs	r2, #50	; 0x32
 8001bc0:	801a      	strh	r2, [r3, #0]
        }
    }


    for(i=0; i<CO_NO_SDO_SERVER; i++){
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	75fb      	strb	r3, [r7, #23]
 8001bc6:	e00f      	b.n	8001be8 <CO_process+0x94>
        CO_SDO_process(
 8001bc8:	7dfb      	ldrb	r3, [r7, #23]
 8001bca:	68fa      	ldr	r2, [r7, #12]
 8001bcc:	009b      	lsls	r3, r3, #2
 8001bce:	4413      	add	r3, r2
 8001bd0:	6858      	ldr	r0, [r3, #4]
 8001bd2:	897a      	ldrh	r2, [r7, #10]
 8001bd4:	7db9      	ldrb	r1, [r7, #22]
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	9300      	str	r3, [sp, #0]
 8001bda:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bde:	f004 f9df 	bl	8005fa0 <CO_SDO_process>
    for(i=0; i<CO_NO_SDO_SERVER; i++){
 8001be2:	7dfb      	ldrb	r3, [r7, #23]
 8001be4:	3301      	adds	r3, #1
 8001be6:	75fb      	strb	r3, [r7, #23]
 8001be8:	7dfb      	ldrb	r3, [r7, #23]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d0ec      	beq.n	8001bc8 <CO_process+0x74>
                timeDifference_ms,
                1000,
                timerNext_ms);
    }

    CO_EM_process(
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	68d8      	ldr	r0, [r3, #12]
 8001bf2:	897b      	ldrh	r3, [r7, #10]
 8001bf4:	461a      	mov	r2, r3
 8001bf6:	0092      	lsls	r2, r2, #2
 8001bf8:	4413      	add	r3, r2
 8001bfa:	005b      	lsls	r3, r3, #1
 8001bfc:	b29a      	uxth	r2, r3
 8001bfe:	4b14      	ldr	r3, [pc, #80]	; (8001c50 <CO_process+0xfc>)
 8001c00:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8001c02:	7db9      	ldrb	r1, [r7, #22]
 8001c04:	f001 fb98 	bl	8003338 <CO_EM_process>
            NMTisPreOrOperational,
            timeDifference_ms * 10,
            OD_inhibitTimeEMCY);


    reset = CO_NMT_process(
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	6918      	ldr	r0, [r3, #16]
 8001c0c:	4b10      	ldr	r3, [pc, #64]	; (8001c50 <CO_process+0xfc>)
 8001c0e:	f8b3 4040 	ldrh.w	r4, [r3, #64]	; 0x40
 8001c12:	4b0f      	ldr	r3, [pc, #60]	; (8001c50 <CO_process+0xfc>)
 8001c14:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
 8001c18:	4b0e      	ldr	r3, [pc, #56]	; (8001c54 <CO_process+0x100>)
 8001c1a:	791b      	ldrb	r3, [r3, #4]
 8001c1c:	8979      	ldrh	r1, [r7, #10]
 8001c1e:	687a      	ldr	r2, [r7, #4]
 8001c20:	9202      	str	r2, [sp, #8]
 8001c22:	4a0d      	ldr	r2, [pc, #52]	; (8001c58 <CO_process+0x104>)
 8001c24:	9201      	str	r2, [sp, #4]
 8001c26:	9300      	str	r3, [sp, #0]
 8001c28:	462b      	mov	r3, r5
 8001c2a:	4622      	mov	r2, r4
 8001c2c:	f002 f944 	bl	8003eb8 <CO_NMT_process>
 8001c30:	4603      	mov	r3, r0
 8001c32:	757b      	strb	r3, [r7, #21]
            OD_errorRegister,
            OD_errorBehavior,
            timerNext_ms);


    CO_HBconsumer_process(
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c38:	897a      	ldrh	r2, [r7, #10]
 8001c3a:	7db9      	ldrb	r1, [r7, #22]
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	f001 ff0f 	bl	8003a60 <CO_HBconsumer_process>
            CO->HBcons,
            NMTisPreOrOperational,
            timeDifference_ms);

    return reset;
 8001c42:	7d7b      	ldrb	r3, [r7, #21]
}
 8001c44:	4618      	mov	r0, r3
 8001c46:	3718      	adds	r7, #24
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bdb0      	pop	{r4, r5, r7, pc}
 8001c4c:	200004f8 	.word	0x200004f8
 8001c50:	200001b4 	.word	0x200001b4
 8001c54:	20000000 	.word	0x20000000
 8001c58:	2000020d 	.word	0x2000020d

08001c5c <CO_process_SYNC_RPDO>:

/******************************************************************************/
bool_t CO_process_SYNC_RPDO(
        CO_t                   *CO,
        uint32_t                timeDifference_us)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b084      	sub	sp, #16
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
 8001c64:	6039      	str	r1, [r7, #0]
    int16_t i;
    bool_t syncWas = false;
 8001c66:	2300      	movs	r3, #0
 8001c68:	737b      	strb	r3, [r7, #13]

    switch(CO_SYNC_process(CO->SYNC, timeDifference_us, OD_synchronousWindowLength)){
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	695b      	ldr	r3, [r3, #20]
 8001c6e:	4a19      	ldr	r2, [pc, #100]	; (8001cd4 <CO_process_SYNC_RPDO+0x78>)
 8001c70:	6912      	ldr	r2, [r2, #16]
 8001c72:	6839      	ldr	r1, [r7, #0]
 8001c74:	4618      	mov	r0, r3
 8001c76:	f005 fbff 	bl	8007478 <CO_SYNC_process>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	2b01      	cmp	r3, #1
 8001c7e:	d002      	beq.n	8001c86 <CO_process_SYNC_RPDO+0x2a>
 8001c80:	2b02      	cmp	r3, #2
 8001c82:	d003      	beq.n	8001c8c <CO_process_SYNC_RPDO+0x30>
 8001c84:	e008      	b.n	8001c98 <CO_process_SYNC_RPDO+0x3c>
        case 1:     //immediately after the SYNC message
            syncWas = true;
 8001c86:	2301      	movs	r3, #1
 8001c88:	737b      	strb	r3, [r7, #13]
            break;
 8001c8a:	e005      	b.n	8001c98 <CO_process_SYNC_RPDO+0x3c>
        case 2:     //outside SYNC window
            CO_CANclearPendingSyncPDOs(CO->CANmodule[0]);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	4618      	mov	r0, r3
 8001c92:	f005 ff67 	bl	8007b64 <CO_CANclearPendingSyncPDOs>
            break;
 8001c96:	bf00      	nop
    }

    for(i=0; i<CO_NO_RPDO; i++){
 8001c98:	2300      	movs	r3, #0
 8001c9a:	81fb      	strh	r3, [r7, #14]
 8001c9c:	e010      	b.n	8001cc0 <CO_process_SYNC_RPDO+0x64>
        CO_RPDO_process(CO->RPDO[i], syncWas);
 8001c9e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	3206      	adds	r2, #6
 8001ca6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001caa:	7b7a      	ldrb	r2, [r7, #13]
 8001cac:	4611      	mov	r1, r2
 8001cae:	4618      	mov	r0, r3
 8001cb0:	f003 fa75 	bl	800519e <CO_RPDO_process>
    for(i=0; i<CO_NO_RPDO; i++){
 8001cb4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001cb8:	b29b      	uxth	r3, r3
 8001cba:	3301      	adds	r3, #1
 8001cbc:	b29b      	uxth	r3, r3
 8001cbe:	81fb      	strh	r3, [r7, #14]
 8001cc0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001cc4:	2b03      	cmp	r3, #3
 8001cc6:	ddea      	ble.n	8001c9e <CO_process_SYNC_RPDO+0x42>
    }

    return syncWas;
 8001cc8:	7b7b      	ldrb	r3, [r7, #13]
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	3710      	adds	r7, #16
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	200001b4 	.word	0x200001b4

08001cd8 <CO_process_TPDO>:
/******************************************************************************/
void CO_process_TPDO(
        CO_t                   *CO,
        bool_t                  syncWas,
        uint32_t                timeDifference_us)
{
 8001cd8:	b590      	push	{r4, r7, lr}
 8001cda:	b087      	sub	sp, #28
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	60f8      	str	r0, [r7, #12]
 8001ce0:	460b      	mov	r3, r1
 8001ce2:	607a      	str	r2, [r7, #4]
 8001ce4:	72fb      	strb	r3, [r7, #11]
    int16_t i;

    /* Verify PDO Change Of State and process PDOs */
    for(i=0; i<CO_NO_TPDO; i++){
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	82fb      	strh	r3, [r7, #22]
 8001cea:	e02b      	b.n	8001d44 <CO_process_TPDO+0x6c>
        if(!CO->TPDO[i]->sendRequest) CO->TPDO[i]->sendRequest = CO_TPDOisCOS(CO->TPDO[i]);
 8001cec:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	320a      	adds	r2, #10
 8001cf4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001cf8:	7edb      	ldrb	r3, [r3, #27]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d110      	bne.n	8001d20 <CO_process_TPDO+0x48>
 8001cfe:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	320a      	adds	r2, #10
 8001d06:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001d0a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	320a      	adds	r2, #10
 8001d12:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
 8001d16:	4608      	mov	r0, r1
 8001d18:	f003 f92c 	bl	8004f74 <CO_TPDOisCOS>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	76e3      	strb	r3, [r4, #27]
        CO_TPDO_process(CO->TPDO[i], CO->SYNC, syncWas, timeDifference_us);
 8001d20:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	320a      	adds	r2, #10
 8001d28:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	6959      	ldr	r1, [r3, #20]
 8001d30:	7afa      	ldrb	r2, [r7, #11]
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	f003 fa96 	bl	8005264 <CO_TPDO_process>
    for(i=0; i<CO_NO_TPDO; i++){
 8001d38:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001d3c:	b29b      	uxth	r3, r3
 8001d3e:	3301      	adds	r3, #1
 8001d40:	b29b      	uxth	r3, r3
 8001d42:	82fb      	strh	r3, [r7, #22]
 8001d44:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001d48:	2b03      	cmp	r3, #3
 8001d4a:	ddcf      	ble.n	8001cec <CO_process_TPDO+0x14>
    }
}
 8001d4c:	bf00      	nop
 8001d4e:	bf00      	nop
 8001d50:	371c      	adds	r7, #28
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd90      	pop	{r4, r7, pc}
	...

08001d58 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b082      	sub	sp, #8
 8001d5c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001d5e:	4b10      	ldr	r3, [pc, #64]	; (8001da0 <MX_DMA_Init+0x48>)
 8001d60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d62:	4a0f      	ldr	r2, [pc, #60]	; (8001da0 <MX_DMA_Init+0x48>)
 8001d64:	f043 0301 	orr.w	r3, r3, #1
 8001d68:	6493      	str	r3, [r2, #72]	; 0x48
 8001d6a:	4b0d      	ldr	r3, [pc, #52]	; (8001da0 <MX_DMA_Init+0x48>)
 8001d6c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d6e:	f003 0301 	and.w	r3, r3, #1
 8001d72:	607b      	str	r3, [r7, #4]
 8001d74:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8001d76:	2200      	movs	r2, #0
 8001d78:	2100      	movs	r1, #0
 8001d7a:	2010      	movs	r0, #16
 8001d7c:	f008 f82a 	bl	8009dd4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001d80:	2010      	movs	r0, #16
 8001d82:	f008 f843 	bl	8009e0c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8001d86:	2200      	movs	r2, #0
 8001d88:	2100      	movs	r1, #0
 8001d8a:	2011      	movs	r0, #17
 8001d8c:	f008 f822 	bl	8009dd4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8001d90:	2011      	movs	r0, #17
 8001d92:	f008 f83b 	bl	8009e0c <HAL_NVIC_EnableIRQ>

}
 8001d96:	bf00      	nop
 8001d98:	3708      	adds	r7, #8
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	40021000 	.word	0x40021000

08001da4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b088      	sub	sp, #32
 8001da8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001daa:	f107 030c 	add.w	r3, r7, #12
 8001dae:	2200      	movs	r2, #0
 8001db0:	601a      	str	r2, [r3, #0]
 8001db2:	605a      	str	r2, [r3, #4]
 8001db4:	609a      	str	r2, [r3, #8]
 8001db6:	60da      	str	r2, [r3, #12]
 8001db8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dba:	4b1d      	ldr	r3, [pc, #116]	; (8001e30 <MX_GPIO_Init+0x8c>)
 8001dbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dbe:	4a1c      	ldr	r2, [pc, #112]	; (8001e30 <MX_GPIO_Init+0x8c>)
 8001dc0:	f043 0304 	orr.w	r3, r3, #4
 8001dc4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001dc6:	4b1a      	ldr	r3, [pc, #104]	; (8001e30 <MX_GPIO_Init+0x8c>)
 8001dc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dca:	f003 0304 	and.w	r3, r3, #4
 8001dce:	60bb      	str	r3, [r7, #8]
 8001dd0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dd2:	4b17      	ldr	r3, [pc, #92]	; (8001e30 <MX_GPIO_Init+0x8c>)
 8001dd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dd6:	4a16      	ldr	r2, [pc, #88]	; (8001e30 <MX_GPIO_Init+0x8c>)
 8001dd8:	f043 0301 	orr.w	r3, r3, #1
 8001ddc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001dde:	4b14      	ldr	r3, [pc, #80]	; (8001e30 <MX_GPIO_Init+0x8c>)
 8001de0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001de2:	f003 0301 	and.w	r3, r3, #1
 8001de6:	607b      	str	r3, [r7, #4]
 8001de8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dea:	4b11      	ldr	r3, [pc, #68]	; (8001e30 <MX_GPIO_Init+0x8c>)
 8001dec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dee:	4a10      	ldr	r2, [pc, #64]	; (8001e30 <MX_GPIO_Init+0x8c>)
 8001df0:	f043 0302 	orr.w	r3, r3, #2
 8001df4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001df6:	4b0e      	ldr	r3, [pc, #56]	; (8001e30 <MX_GPIO_Init+0x8c>)
 8001df8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dfa:	f003 0302 	and.w	r3, r3, #2
 8001dfe:	603b      	str	r3, [r7, #0]
 8001e00:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8001e02:	2200      	movs	r2, #0
 8001e04:	2108      	movs	r1, #8
 8001e06:	480b      	ldr	r0, [pc, #44]	; (8001e34 <MX_GPIO_Init+0x90>)
 8001e08:	f008 fbb8 	bl	800a57c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001e0c:	2308      	movs	r3, #8
 8001e0e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e10:	2301      	movs	r3, #1
 8001e12:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e14:	2300      	movs	r3, #0
 8001e16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e1c:	f107 030c 	add.w	r3, r7, #12
 8001e20:	4619      	mov	r1, r3
 8001e22:	4804      	ldr	r0, [pc, #16]	; (8001e34 <MX_GPIO_Init+0x90>)
 8001e24:	f008 f976 	bl	800a114 <HAL_GPIO_Init>

}
 8001e28:	bf00      	nop
 8001e2a:	3720      	adds	r7, #32
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}
 8001e30:	40021000 	.word	0x40021000
 8001e34:	48000400 	.word	0x48000400

08001e38 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001e3c:	4b1b      	ldr	r3, [pc, #108]	; (8001eac <MX_I2C1_Init+0x74>)
 8001e3e:	4a1c      	ldr	r2, [pc, #112]	; (8001eb0 <MX_I2C1_Init+0x78>)
 8001e40:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000E14;
 8001e42:	4b1a      	ldr	r3, [pc, #104]	; (8001eac <MX_I2C1_Init+0x74>)
 8001e44:	f640 6214 	movw	r2, #3604	; 0xe14
 8001e48:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001e4a:	4b18      	ldr	r3, [pc, #96]	; (8001eac <MX_I2C1_Init+0x74>)
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001e50:	4b16      	ldr	r3, [pc, #88]	; (8001eac <MX_I2C1_Init+0x74>)
 8001e52:	2201      	movs	r2, #1
 8001e54:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001e56:	4b15      	ldr	r3, [pc, #84]	; (8001eac <MX_I2C1_Init+0x74>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001e5c:	4b13      	ldr	r3, [pc, #76]	; (8001eac <MX_I2C1_Init+0x74>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001e62:	4b12      	ldr	r3, [pc, #72]	; (8001eac <MX_I2C1_Init+0x74>)
 8001e64:	2200      	movs	r2, #0
 8001e66:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001e68:	4b10      	ldr	r3, [pc, #64]	; (8001eac <MX_I2C1_Init+0x74>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001e6e:	4b0f      	ldr	r3, [pc, #60]	; (8001eac <MX_I2C1_Init+0x74>)
 8001e70:	2200      	movs	r2, #0
 8001e72:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001e74:	480d      	ldr	r0, [pc, #52]	; (8001eac <MX_I2C1_Init+0x74>)
 8001e76:	f008 fb99 	bl	800a5ac <HAL_I2C_Init>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d001      	beq.n	8001e84 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001e80:	f000 f90c 	bl	800209c <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001e84:	2100      	movs	r1, #0
 8001e86:	4809      	ldr	r0, [pc, #36]	; (8001eac <MX_I2C1_Init+0x74>)
 8001e88:	f009 f8f2 	bl	800b070 <HAL_I2CEx_ConfigAnalogFilter>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d001      	beq.n	8001e96 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8001e92:	f000 f903 	bl	800209c <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001e96:	2100      	movs	r1, #0
 8001e98:	4804      	ldr	r0, [pc, #16]	; (8001eac <MX_I2C1_Init+0x74>)
 8001e9a:	f009 f934 	bl	800b106 <HAL_I2CEx_ConfigDigitalFilter>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d001      	beq.n	8001ea8 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001ea4:	f000 f8fa 	bl	800209c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001ea8:	bf00      	nop
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	200007f4 	.word	0x200007f4
 8001eb0:	40005400 	.word	0x40005400

08001eb4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b08a      	sub	sp, #40	; 0x28
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ebc:	f107 0314 	add.w	r3, r7, #20
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	601a      	str	r2, [r3, #0]
 8001ec4:	605a      	str	r2, [r3, #4]
 8001ec6:	609a      	str	r2, [r3, #8]
 8001ec8:	60da      	str	r2, [r3, #12]
 8001eca:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4a17      	ldr	r2, [pc, #92]	; (8001f30 <HAL_I2C_MspInit+0x7c>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d127      	bne.n	8001f26 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ed6:	4b17      	ldr	r3, [pc, #92]	; (8001f34 <HAL_I2C_MspInit+0x80>)
 8001ed8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001eda:	4a16      	ldr	r2, [pc, #88]	; (8001f34 <HAL_I2C_MspInit+0x80>)
 8001edc:	f043 0302 	orr.w	r3, r3, #2
 8001ee0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ee2:	4b14      	ldr	r3, [pc, #80]	; (8001f34 <HAL_I2C_MspInit+0x80>)
 8001ee4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ee6:	f003 0302 	and.w	r3, r3, #2
 8001eea:	613b      	str	r3, [r7, #16]
 8001eec:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001eee:	23c0      	movs	r3, #192	; 0xc0
 8001ef0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ef2:	2312      	movs	r3, #18
 8001ef4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001efa:	2303      	movs	r3, #3
 8001efc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001efe:	2304      	movs	r3, #4
 8001f00:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f02:	f107 0314 	add.w	r3, r7, #20
 8001f06:	4619      	mov	r1, r3
 8001f08:	480b      	ldr	r0, [pc, #44]	; (8001f38 <HAL_I2C_MspInit+0x84>)
 8001f0a:	f008 f903 	bl	800a114 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001f0e:	4b09      	ldr	r3, [pc, #36]	; (8001f34 <HAL_I2C_MspInit+0x80>)
 8001f10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f12:	4a08      	ldr	r2, [pc, #32]	; (8001f34 <HAL_I2C_MspInit+0x80>)
 8001f14:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001f18:	6593      	str	r3, [r2, #88]	; 0x58
 8001f1a:	4b06      	ldr	r3, [pc, #24]	; (8001f34 <HAL_I2C_MspInit+0x80>)
 8001f1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f1e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f22:	60fb      	str	r3, [r7, #12]
 8001f24:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001f26:	bf00      	nop
 8001f28:	3728      	adds	r7, #40	; 0x28
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}
 8001f2e:	bf00      	nop
 8001f30:	40005400 	.word	0x40005400
 8001f34:	40021000 	.word	0x40021000
 8001f38:	48000400 	.word	0x48000400

08001f3c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f40:	f006 f899 	bl	8008076 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f44:	f000 f814 	bl	8001f70 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f48:	f7ff ff2c 	bl	8001da4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001f4c:	f7ff ff04 	bl	8001d58 <MX_DMA_Init>
  MX_I2C1_Init();
 8001f50:	f7ff ff72 	bl	8001e38 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8001f54:	f000 fba4 	bl	80026a0 <MX_USART2_UART_Init>
  MX_CAN1_Init();
 8001f58:	f7ff f900 	bl	800115c <MX_CAN1_Init>
  MX_TIM1_Init();
 8001f5c:	f000 f9e4 	bl	8002328 <MX_TIM1_Init>
  MX_ADC1_Init();
 8001f60:	f7fe fea0 	bl	8000ca4 <MX_ADC1_Init>
  MX_TIM15_Init();
 8001f64:	f000 fa88 	bl	8002478 <MX_TIM15_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  programStart();
 8001f68:	f7ff f814 	bl	8000f94 <programStart>
 8001f6c:	e7fc      	b.n	8001f68 <main+0x2c>
	...

08001f70 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b0ac      	sub	sp, #176	; 0xb0
 8001f74:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f76:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001f7a:	2244      	movs	r2, #68	; 0x44
 8001f7c:	2100      	movs	r1, #0
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f00b fe1a 	bl	800dbb8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f84:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001f88:	2200      	movs	r2, #0
 8001f8a:	601a      	str	r2, [r3, #0]
 8001f8c:	605a      	str	r2, [r3, #4]
 8001f8e:	609a      	str	r2, [r3, #8]
 8001f90:	60da      	str	r2, [r3, #12]
 8001f92:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f94:	1d3b      	adds	r3, r7, #4
 8001f96:	2254      	movs	r2, #84	; 0x54
 8001f98:	2100      	movs	r1, #0
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f00b fe0c 	bl	800dbb8 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001fa0:	f009 f8fe 	bl	800b1a0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001fa4:	4b33      	ldr	r3, [pc, #204]	; (8002074 <SystemClock_Config+0x104>)
 8001fa6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001faa:	4a32      	ldr	r2, [pc, #200]	; (8002074 <SystemClock_Config+0x104>)
 8001fac:	f023 0318 	bic.w	r3, r3, #24
 8001fb0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001fb4:	2314      	movs	r3, #20
 8001fb6:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001fb8:	2301      	movs	r3, #1
 8001fba:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001fc8:	2360      	movs	r3, #96	; 0x60
 8001fca:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001fd4:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001fd8:	4618      	mov	r0, r3
 8001fda:	f009 f955 	bl	800b288 <HAL_RCC_OscConfig>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d001      	beq.n	8001fe8 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8001fe4:	f000 f85a 	bl	800209c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001fe8:	230f      	movs	r3, #15
 8001fea:	65bb      	str	r3, [r7, #88]	; 0x58
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001fec:	2300      	movs	r3, #0
 8001fee:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	66bb      	str	r3, [r7, #104]	; 0x68

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001ffc:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002000:	2100      	movs	r1, #0
 8002002:	4618      	mov	r0, r3
 8002004:	f009 fd60 	bl	800bac8 <HAL_RCC_ClockConfig>
 8002008:	4603      	mov	r3, r0
 800200a:	2b00      	cmp	r3, #0
 800200c:	d001      	beq.n	8002012 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 800200e:	f000 f845 	bl	800209c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1
 8002012:	f244 0342 	movw	r3, #16450	; 0x4042
 8002016:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_ADC;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 8002018:	2304      	movs	r3, #4
 800201a:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800201c:	2300      	movs	r3, #0
 800201e:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8002020:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8002024:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8002026:	2301      	movs	r3, #1
 8002028:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800202a:	2301      	movs	r3, #1
 800202c:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 800202e:	2310      	movs	r3, #16
 8002030:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8002032:	2307      	movs	r3, #7
 8002034:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8002036:	2302      	movs	r3, #2
 8002038:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800203a:	2302      	movs	r3, #2
 800203c:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 800203e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002042:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002044:	1d3b      	adds	r3, r7, #4
 8002046:	4618      	mov	r0, r3
 8002048:	f009 ff74 	bl	800bf34 <HAL_RCCEx_PeriphCLKConfig>
 800204c:	4603      	mov	r3, r0
 800204e:	2b00      	cmp	r3, #0
 8002050:	d001      	beq.n	8002056 <SystemClock_Config+0xe6>
  {
    Error_Handler();
 8002052:	f000 f823 	bl	800209c <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8002056:	f44f 7000 	mov.w	r0, #512	; 0x200
 800205a:	f009 f8bf 	bl	800b1dc <HAL_PWREx_ControlVoltageScaling>
 800205e:	4603      	mov	r3, r0
 8002060:	2b00      	cmp	r3, #0
 8002062:	d001      	beq.n	8002068 <SystemClock_Config+0xf8>
  {
    Error_Handler();
 8002064:	f000 f81a 	bl	800209c <Error_Handler>
  }
  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8002068:	f00a f958 	bl	800c31c <HAL_RCCEx_EnableMSIPLLMode>
}
 800206c:	bf00      	nop
 800206e:	37b0      	adds	r7, #176	; 0xb0
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}
 8002074:	40021000 	.word	0x40021000

08002078 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b082      	sub	sp, #8
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4a04      	ldr	r2, [pc, #16]	; (8002098 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002086:	4293      	cmp	r3, r2
 8002088:	d101      	bne.n	800208e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800208a:	f006 f80d 	bl	80080a8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800208e:	bf00      	nop
 8002090:	3708      	adds	r7, #8
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	40001000 	.word	0x40001000

0800209c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800209c:	b480      	push	{r7}
 800209e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020a0:	b672      	cpsid	i
}
 80020a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80020a4:	e7fe      	b.n	80020a4 <Error_Handler+0x8>
	...

080020a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b083      	sub	sp, #12
 80020ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020ae:	4b0f      	ldr	r3, [pc, #60]	; (80020ec <HAL_MspInit+0x44>)
 80020b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80020b2:	4a0e      	ldr	r2, [pc, #56]	; (80020ec <HAL_MspInit+0x44>)
 80020b4:	f043 0301 	orr.w	r3, r3, #1
 80020b8:	6613      	str	r3, [r2, #96]	; 0x60
 80020ba:	4b0c      	ldr	r3, [pc, #48]	; (80020ec <HAL_MspInit+0x44>)
 80020bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80020be:	f003 0301 	and.w	r3, r3, #1
 80020c2:	607b      	str	r3, [r7, #4]
 80020c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020c6:	4b09      	ldr	r3, [pc, #36]	; (80020ec <HAL_MspInit+0x44>)
 80020c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020ca:	4a08      	ldr	r2, [pc, #32]	; (80020ec <HAL_MspInit+0x44>)
 80020cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020d0:	6593      	str	r3, [r2, #88]	; 0x58
 80020d2:	4b06      	ldr	r3, [pc, #24]	; (80020ec <HAL_MspInit+0x44>)
 80020d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020da:	603b      	str	r3, [r7, #0]
 80020dc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020de:	bf00      	nop
 80020e0:	370c      	adds	r7, #12
 80020e2:	46bd      	mov	sp, r7
 80020e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e8:	4770      	bx	lr
 80020ea:	bf00      	nop
 80020ec:	40021000 	.word	0x40021000

080020f0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b08c      	sub	sp, #48	; 0x30
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80020f8:	2300      	movs	r3, #0
 80020fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80020fc:	2300      	movs	r3, #0
 80020fe:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8002100:	2200      	movs	r2, #0
 8002102:	6879      	ldr	r1, [r7, #4]
 8002104:	2036      	movs	r0, #54	; 0x36
 8002106:	f007 fe65 	bl	8009dd4 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800210a:	2036      	movs	r0, #54	; 0x36
 800210c:	f007 fe7e 	bl	8009e0c <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002110:	4b1e      	ldr	r3, [pc, #120]	; (800218c <HAL_InitTick+0x9c>)
 8002112:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002114:	4a1d      	ldr	r2, [pc, #116]	; (800218c <HAL_InitTick+0x9c>)
 8002116:	f043 0310 	orr.w	r3, r3, #16
 800211a:	6593      	str	r3, [r2, #88]	; 0x58
 800211c:	4b1b      	ldr	r3, [pc, #108]	; (800218c <HAL_InitTick+0x9c>)
 800211e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002120:	f003 0310 	and.w	r3, r3, #16
 8002124:	60fb      	str	r3, [r7, #12]
 8002126:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002128:	f107 0210 	add.w	r2, r7, #16
 800212c:	f107 0314 	add.w	r3, r7, #20
 8002130:	4611      	mov	r1, r2
 8002132:	4618      	mov	r0, r3
 8002134:	f009 fe6c 	bl	800be10 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002138:	f009 fe3e 	bl	800bdb8 <HAL_RCC_GetPCLK1Freq>
 800213c:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800213e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002140:	4a13      	ldr	r2, [pc, #76]	; (8002190 <HAL_InitTick+0xa0>)
 8002142:	fba2 2303 	umull	r2, r3, r2, r3
 8002146:	0c9b      	lsrs	r3, r3, #18
 8002148:	3b01      	subs	r3, #1
 800214a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800214c:	4b11      	ldr	r3, [pc, #68]	; (8002194 <HAL_InitTick+0xa4>)
 800214e:	4a12      	ldr	r2, [pc, #72]	; (8002198 <HAL_InitTick+0xa8>)
 8002150:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002152:	4b10      	ldr	r3, [pc, #64]	; (8002194 <HAL_InitTick+0xa4>)
 8002154:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002158:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800215a:	4a0e      	ldr	r2, [pc, #56]	; (8002194 <HAL_InitTick+0xa4>)
 800215c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800215e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002160:	4b0c      	ldr	r3, [pc, #48]	; (8002194 <HAL_InitTick+0xa4>)
 8002162:	2200      	movs	r2, #0
 8002164:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002166:	4b0b      	ldr	r3, [pc, #44]	; (8002194 <HAL_InitTick+0xa4>)
 8002168:	2200      	movs	r2, #0
 800216a:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 800216c:	4809      	ldr	r0, [pc, #36]	; (8002194 <HAL_InitTick+0xa4>)
 800216e:	f00a f9d7 	bl	800c520 <HAL_TIM_Base_Init>
 8002172:	4603      	mov	r3, r0
 8002174:	2b00      	cmp	r3, #0
 8002176:	d104      	bne.n	8002182 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8002178:	4806      	ldr	r0, [pc, #24]	; (8002194 <HAL_InitTick+0xa4>)
 800217a:	f00a fa33 	bl	800c5e4 <HAL_TIM_Base_Start_IT>
 800217e:	4603      	mov	r3, r0
 8002180:	e000      	b.n	8002184 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8002182:	2301      	movs	r3, #1
}
 8002184:	4618      	mov	r0, r3
 8002186:	3730      	adds	r7, #48	; 0x30
 8002188:	46bd      	mov	sp, r7
 800218a:	bd80      	pop	{r7, pc}
 800218c:	40021000 	.word	0x40021000
 8002190:	431bde83 	.word	0x431bde83
 8002194:	20000840 	.word	0x20000840
 8002198:	40001000 	.word	0x40001000

0800219c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800219c:	b480      	push	{r7}
 800219e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80021a0:	e7fe      	b.n	80021a0 <NMI_Handler+0x4>

080021a2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021a2:	b480      	push	{r7}
 80021a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021a6:	e7fe      	b.n	80021a6 <HardFault_Handler+0x4>

080021a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021a8:	b480      	push	{r7}
 80021aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021ac:	e7fe      	b.n	80021ac <MemManage_Handler+0x4>

080021ae <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021ae:	b480      	push	{r7}
 80021b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021b2:	e7fe      	b.n	80021b2 <BusFault_Handler+0x4>

080021b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021b4:	b480      	push	{r7}
 80021b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021b8:	e7fe      	b.n	80021b8 <UsageFault_Handler+0x4>

080021ba <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021ba:	b480      	push	{r7}
 80021bc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021be:	bf00      	nop
 80021c0:	46bd      	mov	sp, r7
 80021c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c6:	4770      	bx	lr

080021c8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021c8:	b480      	push	{r7}
 80021ca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021cc:	bf00      	nop
 80021ce:	46bd      	mov	sp, r7
 80021d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d4:	4770      	bx	lr

080021d6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80021d6:	b480      	push	{r7}
 80021d8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021da:	bf00      	nop
 80021dc:	46bd      	mov	sp, r7
 80021de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e2:	4770      	bx	lr

080021e4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021e4:	b480      	push	{r7}
 80021e6:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80021e8:	bf00      	nop
 80021ea:	46bd      	mov	sp, r7
 80021ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f0:	4770      	bx	lr
	...

080021f4 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80021f8:	4802      	ldr	r0, [pc, #8]	; (8002204 <DMA1_Channel6_IRQHandler+0x10>)
 80021fa:	f007 fedb 	bl	8009fb4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80021fe:	bf00      	nop
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	20000924 	.word	0x20000924

08002208 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800220c:	4802      	ldr	r0, [pc, #8]	; (8002218 <DMA1_Channel7_IRQHandler+0x10>)
 800220e:	f007 fed1 	bl	8009fb4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8002212:	bf00      	nop
 8002214:	bd80      	pop	{r7, pc}
 8002216:	bf00      	nop
 8002218:	2000096c 	.word	0x2000096c

0800221c <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupt.
  */
void CAN1_TX_IRQHandler(void)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002220:	4802      	ldr	r0, [pc, #8]	; (800222c <CAN1_TX_IRQHandler+0x10>)
 8002222:	f007 fad6 	bl	80097d2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8002226:	bf00      	nop
 8002228:	bd80      	pop	{r7, pc}
 800222a:	bf00      	nop
 800222c:	200007cc 	.word	0x200007cc

08002230 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002234:	4802      	ldr	r0, [pc, #8]	; (8002240 <CAN1_RX0_IRQHandler+0x10>)
 8002236:	f007 facc 	bl	80097d2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800223a:	bf00      	nop
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	200007cc 	.word	0x200007cc

08002244 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002248:	4802      	ldr	r0, [pc, #8]	; (8002254 <TIM6_DAC_IRQHandler+0x10>)
 800224a:	f00a fa76 	bl	800c73a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800224e:	bf00      	nop
 8002250:	bd80      	pop	{r7, pc}
 8002252:	bf00      	nop
 8002254:	20000840 	.word	0x20000840

08002258 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b086      	sub	sp, #24
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002260:	4a14      	ldr	r2, [pc, #80]	; (80022b4 <_sbrk+0x5c>)
 8002262:	4b15      	ldr	r3, [pc, #84]	; (80022b8 <_sbrk+0x60>)
 8002264:	1ad3      	subs	r3, r2, r3
 8002266:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002268:	697b      	ldr	r3, [r7, #20]
 800226a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800226c:	4b13      	ldr	r3, [pc, #76]	; (80022bc <_sbrk+0x64>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d102      	bne.n	800227a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002274:	4b11      	ldr	r3, [pc, #68]	; (80022bc <_sbrk+0x64>)
 8002276:	4a12      	ldr	r2, [pc, #72]	; (80022c0 <_sbrk+0x68>)
 8002278:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800227a:	4b10      	ldr	r3, [pc, #64]	; (80022bc <_sbrk+0x64>)
 800227c:	681a      	ldr	r2, [r3, #0]
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	4413      	add	r3, r2
 8002282:	693a      	ldr	r2, [r7, #16]
 8002284:	429a      	cmp	r2, r3
 8002286:	d207      	bcs.n	8002298 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002288:	f00b fc56 	bl	800db38 <__errno>
 800228c:	4603      	mov	r3, r0
 800228e:	220c      	movs	r2, #12
 8002290:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002292:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002296:	e009      	b.n	80022ac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002298:	4b08      	ldr	r3, [pc, #32]	; (80022bc <_sbrk+0x64>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800229e:	4b07      	ldr	r3, [pc, #28]	; (80022bc <_sbrk+0x64>)
 80022a0:	681a      	ldr	r2, [r3, #0]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	4413      	add	r3, r2
 80022a6:	4a05      	ldr	r2, [pc, #20]	; (80022bc <_sbrk+0x64>)
 80022a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80022aa:	68fb      	ldr	r3, [r7, #12]
}
 80022ac:	4618      	mov	r0, r3
 80022ae:	3718      	adds	r7, #24
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bd80      	pop	{r7, pc}
 80022b4:	20010000 	.word	0x20010000
 80022b8:	00000400 	.word	0x00000400
 80022bc:	200004fc 	.word	0x200004fc
 80022c0:	20000ad0 	.word	0x20000ad0

080022c4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80022c4:	b480      	push	{r7}
 80022c6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80022c8:	4b15      	ldr	r3, [pc, #84]	; (8002320 <SystemInit+0x5c>)
 80022ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022ce:	4a14      	ldr	r2, [pc, #80]	; (8002320 <SystemInit+0x5c>)
 80022d0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80022d4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80022d8:	4b12      	ldr	r3, [pc, #72]	; (8002324 <SystemInit+0x60>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a11      	ldr	r2, [pc, #68]	; (8002324 <SystemInit+0x60>)
 80022de:	f043 0301 	orr.w	r3, r3, #1
 80022e2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80022e4:	4b0f      	ldr	r3, [pc, #60]	; (8002324 <SystemInit+0x60>)
 80022e6:	2200      	movs	r2, #0
 80022e8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80022ea:	4b0e      	ldr	r3, [pc, #56]	; (8002324 <SystemInit+0x60>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4a0d      	ldr	r2, [pc, #52]	; (8002324 <SystemInit+0x60>)
 80022f0:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80022f4:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80022f8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80022fa:	4b0a      	ldr	r3, [pc, #40]	; (8002324 <SystemInit+0x60>)
 80022fc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002300:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002302:	4b08      	ldr	r3, [pc, #32]	; (8002324 <SystemInit+0x60>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	4a07      	ldr	r2, [pc, #28]	; (8002324 <SystemInit+0x60>)
 8002308:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800230c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800230e:	4b05      	ldr	r3, [pc, #20]	; (8002324 <SystemInit+0x60>)
 8002310:	2200      	movs	r2, #0
 8002312:	619a      	str	r2, [r3, #24]
}
 8002314:	bf00      	nop
 8002316:	46bd      	mov	sp, r7
 8002318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231c:	4770      	bx	lr
 800231e:	bf00      	nop
 8002320:	e000ed00 	.word	0xe000ed00
 8002324:	40021000 	.word	0x40021000

08002328 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim15;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b096      	sub	sp, #88	; 0x58
 800232c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800232e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002332:	2200      	movs	r2, #0
 8002334:	601a      	str	r2, [r3, #0]
 8002336:	605a      	str	r2, [r3, #4]
 8002338:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800233a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800233e:	2200      	movs	r2, #0
 8002340:	601a      	str	r2, [r3, #0]
 8002342:	605a      	str	r2, [r3, #4]
 8002344:	609a      	str	r2, [r3, #8]
 8002346:	60da      	str	r2, [r3, #12]
 8002348:	611a      	str	r2, [r3, #16]
 800234a:	615a      	str	r2, [r3, #20]
 800234c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800234e:	1d3b      	adds	r3, r7, #4
 8002350:	222c      	movs	r2, #44	; 0x2c
 8002352:	2100      	movs	r1, #0
 8002354:	4618      	mov	r0, r3
 8002356:	f00b fc2f 	bl	800dbb8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800235a:	4b45      	ldr	r3, [pc, #276]	; (8002470 <MX_TIM1_Init+0x148>)
 800235c:	4a45      	ldr	r2, [pc, #276]	; (8002474 <MX_TIM1_Init+0x14c>)
 800235e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002360:	4b43      	ldr	r3, [pc, #268]	; (8002470 <MX_TIM1_Init+0x148>)
 8002362:	2200      	movs	r2, #0
 8002364:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002366:	4b42      	ldr	r3, [pc, #264]	; (8002470 <MX_TIM1_Init+0x148>)
 8002368:	2200      	movs	r2, #0
 800236a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800236c:	4b40      	ldr	r3, [pc, #256]	; (8002470 <MX_TIM1_Init+0x148>)
 800236e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002372:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002374:	4b3e      	ldr	r3, [pc, #248]	; (8002470 <MX_TIM1_Init+0x148>)
 8002376:	2200      	movs	r2, #0
 8002378:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800237a:	4b3d      	ldr	r3, [pc, #244]	; (8002470 <MX_TIM1_Init+0x148>)
 800237c:	2200      	movs	r2, #0
 800237e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002380:	4b3b      	ldr	r3, [pc, #236]	; (8002470 <MX_TIM1_Init+0x148>)
 8002382:	2200      	movs	r2, #0
 8002384:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002386:	483a      	ldr	r0, [pc, #232]	; (8002470 <MX_TIM1_Init+0x148>)
 8002388:	f00a f980 	bl	800c68c <HAL_TIM_PWM_Init>
 800238c:	4603      	mov	r3, r0
 800238e:	2b00      	cmp	r3, #0
 8002390:	d001      	beq.n	8002396 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8002392:	f7ff fe83 	bl	800209c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002396:	2300      	movs	r3, #0
 8002398:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800239a:	2300      	movs	r3, #0
 800239c:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800239e:	2300      	movs	r3, #0
 80023a0:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80023a2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80023a6:	4619      	mov	r1, r3
 80023a8:	4831      	ldr	r0, [pc, #196]	; (8002470 <MX_TIM1_Init+0x148>)
 80023aa:	f00a feff 	bl	800d1ac <HAL_TIMEx_MasterConfigSynchronization>
 80023ae:	4603      	mov	r3, r0
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d001      	beq.n	80023b8 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80023b4:	f7ff fe72 	bl	800209c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80023b8:	2360      	movs	r3, #96	; 0x60
 80023ba:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 80023bc:	2300      	movs	r3, #0
 80023be:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80023c0:	2300      	movs	r3, #0
 80023c2:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80023c4:	2300      	movs	r3, #0
 80023c6:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80023c8:	2300      	movs	r3, #0
 80023ca:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80023cc:	2300      	movs	r3, #0
 80023ce:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80023d0:	2300      	movs	r3, #0
 80023d2:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80023d4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80023d8:	2200      	movs	r2, #0
 80023da:	4619      	mov	r1, r3
 80023dc:	4824      	ldr	r0, [pc, #144]	; (8002470 <MX_TIM1_Init+0x148>)
 80023de:	f00a facb 	bl	800c978 <HAL_TIM_PWM_ConfigChannel>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d001      	beq.n	80023ec <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80023e8:	f7ff fe58 	bl	800209c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80023ec:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80023f0:	2204      	movs	r2, #4
 80023f2:	4619      	mov	r1, r3
 80023f4:	481e      	ldr	r0, [pc, #120]	; (8002470 <MX_TIM1_Init+0x148>)
 80023f6:	f00a fabf 	bl	800c978 <HAL_TIM_PWM_ConfigChannel>
 80023fa:	4603      	mov	r3, r0
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d001      	beq.n	8002404 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8002400:	f7ff fe4c 	bl	800209c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002404:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002408:	2208      	movs	r2, #8
 800240a:	4619      	mov	r1, r3
 800240c:	4818      	ldr	r0, [pc, #96]	; (8002470 <MX_TIM1_Init+0x148>)
 800240e:	f00a fab3 	bl	800c978 <HAL_TIM_PWM_ConfigChannel>
 8002412:	4603      	mov	r3, r0
 8002414:	2b00      	cmp	r3, #0
 8002416:	d001      	beq.n	800241c <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 8002418:	f7ff fe40 	bl	800209c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800241c:	2300      	movs	r3, #0
 800241e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002420:	2300      	movs	r3, #0
 8002422:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002424:	2300      	movs	r3, #0
 8002426:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002428:	2300      	movs	r3, #0
 800242a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800242c:	2300      	movs	r3, #0
 800242e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002430:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002434:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002436:	2300      	movs	r3, #0
 8002438:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800243a:	2300      	movs	r3, #0
 800243c:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800243e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002442:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002444:	2300      	movs	r3, #0
 8002446:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002448:	2300      	movs	r3, #0
 800244a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800244c:	1d3b      	adds	r3, r7, #4
 800244e:	4619      	mov	r1, r3
 8002450:	4807      	ldr	r0, [pc, #28]	; (8002470 <MX_TIM1_Init+0x148>)
 8002452:	f00a ff11 	bl	800d278 <HAL_TIMEx_ConfigBreakDeadTime>
 8002456:	4603      	mov	r3, r0
 8002458:	2b00      	cmp	r3, #0
 800245a:	d001      	beq.n	8002460 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 800245c:	f7ff fe1e 	bl	800209c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002460:	4803      	ldr	r0, [pc, #12]	; (8002470 <MX_TIM1_Init+0x148>)
 8002462:	f000 f8c1 	bl	80025e8 <HAL_TIM_MspPostInit>

}
 8002466:	bf00      	nop
 8002468:	3758      	adds	r7, #88	; 0x58
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}
 800246e:	bf00      	nop
 8002470:	200008d8 	.word	0x200008d8
 8002474:	40012c00 	.word	0x40012c00

08002478 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b096      	sub	sp, #88	; 0x58
 800247c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800247e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002482:	2200      	movs	r2, #0
 8002484:	601a      	str	r2, [r3, #0]
 8002486:	605a      	str	r2, [r3, #4]
 8002488:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800248a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800248e:	2200      	movs	r2, #0
 8002490:	601a      	str	r2, [r3, #0]
 8002492:	605a      	str	r2, [r3, #4]
 8002494:	609a      	str	r2, [r3, #8]
 8002496:	60da      	str	r2, [r3, #12]
 8002498:	611a      	str	r2, [r3, #16]
 800249a:	615a      	str	r2, [r3, #20]
 800249c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800249e:	1d3b      	adds	r3, r7, #4
 80024a0:	222c      	movs	r2, #44	; 0x2c
 80024a2:	2100      	movs	r1, #0
 80024a4:	4618      	mov	r0, r3
 80024a6:	f00b fb87 	bl	800dbb8 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 80024aa:	4b33      	ldr	r3, [pc, #204]	; (8002578 <MX_TIM15_Init+0x100>)
 80024ac:	4a33      	ldr	r2, [pc, #204]	; (800257c <MX_TIM15_Init+0x104>)
 80024ae:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 0;
 80024b0:	4b31      	ldr	r3, [pc, #196]	; (8002578 <MX_TIM15_Init+0x100>)
 80024b2:	2200      	movs	r2, #0
 80024b4:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024b6:	4b30      	ldr	r3, [pc, #192]	; (8002578 <MX_TIM15_Init+0x100>)
 80024b8:	2200      	movs	r2, #0
 80024ba:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 80024bc:	4b2e      	ldr	r3, [pc, #184]	; (8002578 <MX_TIM15_Init+0x100>)
 80024be:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80024c2:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024c4:	4b2c      	ldr	r3, [pc, #176]	; (8002578 <MX_TIM15_Init+0x100>)
 80024c6:	2200      	movs	r2, #0
 80024c8:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 80024ca:	4b2b      	ldr	r3, [pc, #172]	; (8002578 <MX_TIM15_Init+0x100>)
 80024cc:	2200      	movs	r2, #0
 80024ce:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024d0:	4b29      	ldr	r3, [pc, #164]	; (8002578 <MX_TIM15_Init+0x100>)
 80024d2:	2200      	movs	r2, #0
 80024d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 80024d6:	4828      	ldr	r0, [pc, #160]	; (8002578 <MX_TIM15_Init+0x100>)
 80024d8:	f00a f8d8 	bl	800c68c <HAL_TIM_PWM_Init>
 80024dc:	4603      	mov	r3, r0
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d001      	beq.n	80024e6 <MX_TIM15_Init+0x6e>
  {
    Error_Handler();
 80024e2:	f7ff fddb 	bl	800209c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024e6:	2300      	movs	r3, #0
 80024e8:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024ea:	2300      	movs	r3, #0
 80024ec:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 80024ee:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80024f2:	4619      	mov	r1, r3
 80024f4:	4820      	ldr	r0, [pc, #128]	; (8002578 <MX_TIM15_Init+0x100>)
 80024f6:	f00a fe59 	bl	800d1ac <HAL_TIMEx_MasterConfigSynchronization>
 80024fa:	4603      	mov	r3, r0
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d001      	beq.n	8002504 <MX_TIM15_Init+0x8c>
  {
    Error_Handler();
 8002500:	f7ff fdcc 	bl	800209c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002504:	2360      	movs	r3, #96	; 0x60
 8002506:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8002508:	2300      	movs	r3, #0
 800250a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800250c:	2300      	movs	r3, #0
 800250e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002510:	2300      	movs	r3, #0
 8002512:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002514:	2300      	movs	r3, #0
 8002516:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002518:	2300      	movs	r3, #0
 800251a:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800251c:	2300      	movs	r3, #0
 800251e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002520:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002524:	2204      	movs	r2, #4
 8002526:	4619      	mov	r1, r3
 8002528:	4813      	ldr	r0, [pc, #76]	; (8002578 <MX_TIM15_Init+0x100>)
 800252a:	f00a fa25 	bl	800c978 <HAL_TIM_PWM_ConfigChannel>
 800252e:	4603      	mov	r3, r0
 8002530:	2b00      	cmp	r3, #0
 8002532:	d001      	beq.n	8002538 <MX_TIM15_Init+0xc0>
  {
    Error_Handler();
 8002534:	f7ff fdb2 	bl	800209c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002538:	2300      	movs	r3, #0
 800253a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800253c:	2300      	movs	r3, #0
 800253e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002540:	2300      	movs	r3, #0
 8002542:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002544:	2300      	movs	r3, #0
 8002546:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002548:	2300      	movs	r3, #0
 800254a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800254c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002550:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002552:	2300      	movs	r3, #0
 8002554:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8002556:	1d3b      	adds	r3, r7, #4
 8002558:	4619      	mov	r1, r3
 800255a:	4807      	ldr	r0, [pc, #28]	; (8002578 <MX_TIM15_Init+0x100>)
 800255c:	f00a fe8c 	bl	800d278 <HAL_TIMEx_ConfigBreakDeadTime>
 8002560:	4603      	mov	r3, r0
 8002562:	2b00      	cmp	r3, #0
 8002564:	d001      	beq.n	800256a <MX_TIM15_Init+0xf2>
  {
    Error_Handler();
 8002566:	f7ff fd99 	bl	800209c <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 800256a:	4803      	ldr	r0, [pc, #12]	; (8002578 <MX_TIM15_Init+0x100>)
 800256c:	f000 f83c 	bl	80025e8 <HAL_TIM_MspPostInit>

}
 8002570:	bf00      	nop
 8002572:	3758      	adds	r7, #88	; 0x58
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}
 8002578:	2000088c 	.word	0x2000088c
 800257c:	40014000 	.word	0x40014000

08002580 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002580:	b480      	push	{r7}
 8002582:	b085      	sub	sp, #20
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4a13      	ldr	r2, [pc, #76]	; (80025dc <HAL_TIM_PWM_MspInit+0x5c>)
 800258e:	4293      	cmp	r3, r2
 8002590:	d10c      	bne.n	80025ac <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002592:	4b13      	ldr	r3, [pc, #76]	; (80025e0 <HAL_TIM_PWM_MspInit+0x60>)
 8002594:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002596:	4a12      	ldr	r2, [pc, #72]	; (80025e0 <HAL_TIM_PWM_MspInit+0x60>)
 8002598:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800259c:	6613      	str	r3, [r2, #96]	; 0x60
 800259e:	4b10      	ldr	r3, [pc, #64]	; (80025e0 <HAL_TIM_PWM_MspInit+0x60>)
 80025a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80025a6:	60fb      	str	r3, [r7, #12]
 80025a8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 80025aa:	e010      	b.n	80025ce <HAL_TIM_PWM_MspInit+0x4e>
  else if(tim_pwmHandle->Instance==TIM15)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4a0c      	ldr	r2, [pc, #48]	; (80025e4 <HAL_TIM_PWM_MspInit+0x64>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d10b      	bne.n	80025ce <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM15_CLK_ENABLE();
 80025b6:	4b0a      	ldr	r3, [pc, #40]	; (80025e0 <HAL_TIM_PWM_MspInit+0x60>)
 80025b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025ba:	4a09      	ldr	r2, [pc, #36]	; (80025e0 <HAL_TIM_PWM_MspInit+0x60>)
 80025bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025c0:	6613      	str	r3, [r2, #96]	; 0x60
 80025c2:	4b07      	ldr	r3, [pc, #28]	; (80025e0 <HAL_TIM_PWM_MspInit+0x60>)
 80025c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025ca:	60bb      	str	r3, [r7, #8]
 80025cc:	68bb      	ldr	r3, [r7, #8]
}
 80025ce:	bf00      	nop
 80025d0:	3714      	adds	r7, #20
 80025d2:	46bd      	mov	sp, r7
 80025d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d8:	4770      	bx	lr
 80025da:	bf00      	nop
 80025dc:	40012c00 	.word	0x40012c00
 80025e0:	40021000 	.word	0x40021000
 80025e4:	40014000 	.word	0x40014000

080025e8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b08a      	sub	sp, #40	; 0x28
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025f0:	f107 0314 	add.w	r3, r7, #20
 80025f4:	2200      	movs	r2, #0
 80025f6:	601a      	str	r2, [r3, #0]
 80025f8:	605a      	str	r2, [r3, #4]
 80025fa:	609a      	str	r2, [r3, #8]
 80025fc:	60da      	str	r2, [r3, #12]
 80025fe:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	4a23      	ldr	r2, [pc, #140]	; (8002694 <HAL_TIM_MspPostInit+0xac>)
 8002606:	4293      	cmp	r3, r2
 8002608:	d11e      	bne.n	8002648 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800260a:	4b23      	ldr	r3, [pc, #140]	; (8002698 <HAL_TIM_MspPostInit+0xb0>)
 800260c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800260e:	4a22      	ldr	r2, [pc, #136]	; (8002698 <HAL_TIM_MspPostInit+0xb0>)
 8002610:	f043 0301 	orr.w	r3, r3, #1
 8002614:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002616:	4b20      	ldr	r3, [pc, #128]	; (8002698 <HAL_TIM_MspPostInit+0xb0>)
 8002618:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800261a:	f003 0301 	and.w	r3, r3, #1
 800261e:	613b      	str	r3, [r7, #16]
 8002620:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8002622:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8002626:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002628:	2302      	movs	r3, #2
 800262a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800262c:	2300      	movs	r3, #0
 800262e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002630:	2300      	movs	r3, #0
 8002632:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002634:	2301      	movs	r3, #1
 8002636:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002638:	f107 0314 	add.w	r3, r7, #20
 800263c:	4619      	mov	r1, r3
 800263e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002642:	f007 fd67 	bl	800a114 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8002646:	e021      	b.n	800268c <HAL_TIM_MspPostInit+0xa4>
  else if(timHandle->Instance==TIM15)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4a13      	ldr	r2, [pc, #76]	; (800269c <HAL_TIM_MspPostInit+0xb4>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d11c      	bne.n	800268c <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002652:	4b11      	ldr	r3, [pc, #68]	; (8002698 <HAL_TIM_MspPostInit+0xb0>)
 8002654:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002656:	4a10      	ldr	r2, [pc, #64]	; (8002698 <HAL_TIM_MspPostInit+0xb0>)
 8002658:	f043 0301 	orr.w	r3, r3, #1
 800265c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800265e:	4b0e      	ldr	r3, [pc, #56]	; (8002698 <HAL_TIM_MspPostInit+0xb0>)
 8002660:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002662:	f003 0301 	and.w	r3, r3, #1
 8002666:	60fb      	str	r3, [r7, #12]
 8002668:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800266a:	2308      	movs	r3, #8
 800266c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800266e:	2302      	movs	r3, #2
 8002670:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002672:	2300      	movs	r3, #0
 8002674:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002676:	2300      	movs	r3, #0
 8002678:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 800267a:	230e      	movs	r3, #14
 800267c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800267e:	f107 0314 	add.w	r3, r7, #20
 8002682:	4619      	mov	r1, r3
 8002684:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002688:	f007 fd44 	bl	800a114 <HAL_GPIO_Init>
}
 800268c:	bf00      	nop
 800268e:	3728      	adds	r7, #40	; 0x28
 8002690:	46bd      	mov	sp, r7
 8002692:	bd80      	pop	{r7, pc}
 8002694:	40012c00 	.word	0x40012c00
 8002698:	40021000 	.word	0x40021000
 800269c:	40014000 	.word	0x40014000

080026a0 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80026a4:	4b14      	ldr	r3, [pc, #80]	; (80026f8 <MX_USART2_UART_Init+0x58>)
 80026a6:	4a15      	ldr	r2, [pc, #84]	; (80026fc <MX_USART2_UART_Init+0x5c>)
 80026a8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80026aa:	4b13      	ldr	r3, [pc, #76]	; (80026f8 <MX_USART2_UART_Init+0x58>)
 80026ac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80026b0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80026b2:	4b11      	ldr	r3, [pc, #68]	; (80026f8 <MX_USART2_UART_Init+0x58>)
 80026b4:	2200      	movs	r2, #0
 80026b6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80026b8:	4b0f      	ldr	r3, [pc, #60]	; (80026f8 <MX_USART2_UART_Init+0x58>)
 80026ba:	2200      	movs	r2, #0
 80026bc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80026be:	4b0e      	ldr	r3, [pc, #56]	; (80026f8 <MX_USART2_UART_Init+0x58>)
 80026c0:	2200      	movs	r2, #0
 80026c2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80026c4:	4b0c      	ldr	r3, [pc, #48]	; (80026f8 <MX_USART2_UART_Init+0x58>)
 80026c6:	220c      	movs	r2, #12
 80026c8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80026ca:	4b0b      	ldr	r3, [pc, #44]	; (80026f8 <MX_USART2_UART_Init+0x58>)
 80026cc:	2200      	movs	r2, #0
 80026ce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80026d0:	4b09      	ldr	r3, [pc, #36]	; (80026f8 <MX_USART2_UART_Init+0x58>)
 80026d2:	2200      	movs	r2, #0
 80026d4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80026d6:	4b08      	ldr	r3, [pc, #32]	; (80026f8 <MX_USART2_UART_Init+0x58>)
 80026d8:	2200      	movs	r2, #0
 80026da:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80026dc:	4b06      	ldr	r3, [pc, #24]	; (80026f8 <MX_USART2_UART_Init+0x58>)
 80026de:	2200      	movs	r2, #0
 80026e0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80026e2:	4805      	ldr	r0, [pc, #20]	; (80026f8 <MX_USART2_UART_Init+0x58>)
 80026e4:	f00a fe5e 	bl	800d3a4 <HAL_UART_Init>
 80026e8:	4603      	mov	r3, r0
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d001      	beq.n	80026f2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80026ee:	f7ff fcd5 	bl	800209c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80026f2:	bf00      	nop
 80026f4:	bd80      	pop	{r7, pc}
 80026f6:	bf00      	nop
 80026f8:	200009b4 	.word	0x200009b4
 80026fc:	40004400 	.word	0x40004400

08002700 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b08a      	sub	sp, #40	; 0x28
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002708:	f107 0314 	add.w	r3, r7, #20
 800270c:	2200      	movs	r2, #0
 800270e:	601a      	str	r2, [r3, #0]
 8002710:	605a      	str	r2, [r3, #4]
 8002712:	609a      	str	r2, [r3, #8]
 8002714:	60da      	str	r2, [r3, #12]
 8002716:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a4a      	ldr	r2, [pc, #296]	; (8002848 <HAL_UART_MspInit+0x148>)
 800271e:	4293      	cmp	r3, r2
 8002720:	f040 808d 	bne.w	800283e <HAL_UART_MspInit+0x13e>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002724:	4b49      	ldr	r3, [pc, #292]	; (800284c <HAL_UART_MspInit+0x14c>)
 8002726:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002728:	4a48      	ldr	r2, [pc, #288]	; (800284c <HAL_UART_MspInit+0x14c>)
 800272a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800272e:	6593      	str	r3, [r2, #88]	; 0x58
 8002730:	4b46      	ldr	r3, [pc, #280]	; (800284c <HAL_UART_MspInit+0x14c>)
 8002732:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002734:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002738:	613b      	str	r3, [r7, #16]
 800273a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800273c:	4b43      	ldr	r3, [pc, #268]	; (800284c <HAL_UART_MspInit+0x14c>)
 800273e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002740:	4a42      	ldr	r2, [pc, #264]	; (800284c <HAL_UART_MspInit+0x14c>)
 8002742:	f043 0301 	orr.w	r3, r3, #1
 8002746:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002748:	4b40      	ldr	r3, [pc, #256]	; (800284c <HAL_UART_MspInit+0x14c>)
 800274a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800274c:	f003 0301 	and.w	r3, r3, #1
 8002750:	60fb      	str	r3, [r7, #12]
 8002752:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002754:	2304      	movs	r3, #4
 8002756:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002758:	2302      	movs	r3, #2
 800275a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800275c:	2300      	movs	r3, #0
 800275e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002760:	2303      	movs	r3, #3
 8002762:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002764:	2307      	movs	r3, #7
 8002766:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002768:	f107 0314 	add.w	r3, r7, #20
 800276c:	4619      	mov	r1, r3
 800276e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002772:	f007 fccf 	bl	800a114 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002776:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800277a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800277c:	2302      	movs	r3, #2
 800277e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002780:	2300      	movs	r3, #0
 8002782:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002784:	2303      	movs	r3, #3
 8002786:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8002788:	2303      	movs	r3, #3
 800278a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800278c:	f107 0314 	add.w	r3, r7, #20
 8002790:	4619      	mov	r1, r3
 8002792:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002796:	f007 fcbd 	bl	800a114 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 800279a:	4b2d      	ldr	r3, [pc, #180]	; (8002850 <HAL_UART_MspInit+0x150>)
 800279c:	4a2d      	ldr	r2, [pc, #180]	; (8002854 <HAL_UART_MspInit+0x154>)
 800279e:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_2;
 80027a0:	4b2b      	ldr	r3, [pc, #172]	; (8002850 <HAL_UART_MspInit+0x150>)
 80027a2:	2202      	movs	r2, #2
 80027a4:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80027a6:	4b2a      	ldr	r3, [pc, #168]	; (8002850 <HAL_UART_MspInit+0x150>)
 80027a8:	2200      	movs	r2, #0
 80027aa:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80027ac:	4b28      	ldr	r3, [pc, #160]	; (8002850 <HAL_UART_MspInit+0x150>)
 80027ae:	2200      	movs	r2, #0
 80027b0:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80027b2:	4b27      	ldr	r3, [pc, #156]	; (8002850 <HAL_UART_MspInit+0x150>)
 80027b4:	2280      	movs	r2, #128	; 0x80
 80027b6:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80027b8:	4b25      	ldr	r3, [pc, #148]	; (8002850 <HAL_UART_MspInit+0x150>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80027be:	4b24      	ldr	r3, [pc, #144]	; (8002850 <HAL_UART_MspInit+0x150>)
 80027c0:	2200      	movs	r2, #0
 80027c2:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80027c4:	4b22      	ldr	r3, [pc, #136]	; (8002850 <HAL_UART_MspInit+0x150>)
 80027c6:	2200      	movs	r2, #0
 80027c8:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80027ca:	4b21      	ldr	r3, [pc, #132]	; (8002850 <HAL_UART_MspInit+0x150>)
 80027cc:	2200      	movs	r2, #0
 80027ce:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80027d0:	481f      	ldr	r0, [pc, #124]	; (8002850 <HAL_UART_MspInit+0x150>)
 80027d2:	f007 fb37 	bl	8009e44 <HAL_DMA_Init>
 80027d6:	4603      	mov	r3, r0
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d001      	beq.n	80027e0 <HAL_UART_MspInit+0xe0>
    {
      Error_Handler();
 80027dc:	f7ff fc5e 	bl	800209c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	4a1b      	ldr	r2, [pc, #108]	; (8002850 <HAL_UART_MspInit+0x150>)
 80027e4:	671a      	str	r2, [r3, #112]	; 0x70
 80027e6:	4a1a      	ldr	r2, [pc, #104]	; (8002850 <HAL_UART_MspInit+0x150>)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 80027ec:	4b1a      	ldr	r3, [pc, #104]	; (8002858 <HAL_UART_MspInit+0x158>)
 80027ee:	4a1b      	ldr	r2, [pc, #108]	; (800285c <HAL_UART_MspInit+0x15c>)
 80027f0:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_2;
 80027f2:	4b19      	ldr	r3, [pc, #100]	; (8002858 <HAL_UART_MspInit+0x158>)
 80027f4:	2202      	movs	r2, #2
 80027f6:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80027f8:	4b17      	ldr	r3, [pc, #92]	; (8002858 <HAL_UART_MspInit+0x158>)
 80027fa:	2210      	movs	r2, #16
 80027fc:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80027fe:	4b16      	ldr	r3, [pc, #88]	; (8002858 <HAL_UART_MspInit+0x158>)
 8002800:	2200      	movs	r2, #0
 8002802:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002804:	4b14      	ldr	r3, [pc, #80]	; (8002858 <HAL_UART_MspInit+0x158>)
 8002806:	2280      	movs	r2, #128	; 0x80
 8002808:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800280a:	4b13      	ldr	r3, [pc, #76]	; (8002858 <HAL_UART_MspInit+0x158>)
 800280c:	2200      	movs	r2, #0
 800280e:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002810:	4b11      	ldr	r3, [pc, #68]	; (8002858 <HAL_UART_MspInit+0x158>)
 8002812:	2200      	movs	r2, #0
 8002814:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002816:	4b10      	ldr	r3, [pc, #64]	; (8002858 <HAL_UART_MspInit+0x158>)
 8002818:	2200      	movs	r2, #0
 800281a:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800281c:	4b0e      	ldr	r3, [pc, #56]	; (8002858 <HAL_UART_MspInit+0x158>)
 800281e:	2200      	movs	r2, #0
 8002820:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002822:	480d      	ldr	r0, [pc, #52]	; (8002858 <HAL_UART_MspInit+0x158>)
 8002824:	f007 fb0e 	bl	8009e44 <HAL_DMA_Init>
 8002828:	4603      	mov	r3, r0
 800282a:	2b00      	cmp	r3, #0
 800282c:	d001      	beq.n	8002832 <HAL_UART_MspInit+0x132>
    {
      Error_Handler();
 800282e:	f7ff fc35 	bl	800209c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	4a08      	ldr	r2, [pc, #32]	; (8002858 <HAL_UART_MspInit+0x158>)
 8002836:	66da      	str	r2, [r3, #108]	; 0x6c
 8002838:	4a07      	ldr	r2, [pc, #28]	; (8002858 <HAL_UART_MspInit+0x158>)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800283e:	bf00      	nop
 8002840:	3728      	adds	r7, #40	; 0x28
 8002842:	46bd      	mov	sp, r7
 8002844:	bd80      	pop	{r7, pc}
 8002846:	bf00      	nop
 8002848:	40004400 	.word	0x40004400
 800284c:	40021000 	.word	0x40021000
 8002850:	20000924 	.word	0x20000924
 8002854:	4002006c 	.word	0x4002006c
 8002858:	2000096c 	.word	0x2000096c
 800285c:	40020080 	.word	0x40020080

08002860 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002860:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002898 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002864:	f7ff fd2e 	bl	80022c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002868:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800286a:	e003      	b.n	8002874 <LoopCopyDataInit>

0800286c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800286c:	4b0b      	ldr	r3, [pc, #44]	; (800289c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800286e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002870:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002872:	3104      	adds	r1, #4

08002874 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002874:	480a      	ldr	r0, [pc, #40]	; (80028a0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002876:	4b0b      	ldr	r3, [pc, #44]	; (80028a4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002878:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800287a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800287c:	d3f6      	bcc.n	800286c <CopyDataInit>
	ldr	r2, =_sbss
 800287e:	4a0a      	ldr	r2, [pc, #40]	; (80028a8 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002880:	e002      	b.n	8002888 <LoopFillZerobss>

08002882 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002882:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002884:	f842 3b04 	str.w	r3, [r2], #4

08002888 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002888:	4b08      	ldr	r3, [pc, #32]	; (80028ac <LoopForever+0x16>)
	cmp	r2, r3
 800288a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800288c:	d3f9      	bcc.n	8002882 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800288e:	f00b f959 	bl	800db44 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002892:	f7ff fb53 	bl	8001f3c <main>

08002896 <LoopForever>:

LoopForever:
    b LoopForever
 8002896:	e7fe      	b.n	8002896 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002898:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 800289c:	0800e6c8 	.word	0x0800e6c8
	ldr	r0, =_sdata
 80028a0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80028a4:	20000480 	.word	0x20000480
	ldr	r2, =_sbss
 80028a8:	20000480 	.word	0x20000480
	ldr	r3, = _ebss
 80028ac:	20000ad0 	.word	0x20000ad0

080028b0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80028b0:	e7fe      	b.n	80028b0 <ADC1_IRQHandler>
 80028b2:	0000      	movs	r0, r0
 80028b4:	0000      	movs	r0, r0
	...

080028b8 <AS7341init>:
/*
void AS7341begin(I2C_HandleTypeDef hi2c1){

}
*/
bool AS7341init(I2C_HandleTypeDef hi2c1, int32_t sensor_id){
 80028b8:	b084      	sub	sp, #16
 80028ba:	b580      	push	{r7, lr}
 80028bc:	af00      	add	r7, sp, #0
 80028be:	f107 0c08 	add.w	ip, r7, #8
 80028c2:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	as7341.hi2c 			= hi2c1;
 80028c6:	4b38      	ldr	r3, [pc, #224]	; (80029a8 <AS7341init+0xf0>)
 80028c8:	4618      	mov	r0, r3
 80028ca:	f107 0308 	add.w	r3, r7, #8
 80028ce:	224c      	movs	r2, #76	; 0x4c
 80028d0:	4619      	mov	r1, r3
 80028d2:	f00b f963 	bl	800db9c <memcpy>

	as7341.sensor_ID 		= sensor_id;
 80028d6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80028d8:	b2da      	uxtb	r2, r3
 80028da:	4b33      	ldr	r3, [pc, #204]	; (80029a8 <AS7341init+0xf0>)
 80028dc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	as7341.writing_ID		= 0x72;
 80028e0:	4b31      	ldr	r3, [pc, #196]	; (80029a8 <AS7341init+0xf0>)
 80028e2:	2272      	movs	r2, #114	; 0x72
 80028e4:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

	as7341.astep.address_L 	= AS7341_ASTEP_L;
 80028e8:	4b2f      	ldr	r3, [pc, #188]	; (80029a8 <AS7341init+0xf0>)
 80028ea:	22ca      	movs	r2, #202	; 0xca
 80028ec:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
	as7341.astep.address_H 	= AS7341_ASTEP_H;
 80028f0:	4b2d      	ldr	r3, [pc, #180]	; (80029a8 <AS7341init+0xf0>)
 80028f2:	22cb      	movs	r2, #203	; 0xcb
 80028f4:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
	as7341.astep.value		= 1;
 80028f8:	4b2b      	ldr	r3, [pc, #172]	; (80029a8 <AS7341init+0xf0>)
 80028fa:	2201      	movs	r2, #1
 80028fc:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

	as7341.atime.address 	= AS7341_ATIME;
 8002900:	4b29      	ldr	r3, [pc, #164]	; (80029a8 <AS7341init+0xf0>)
 8002902:	2281      	movs	r2, #129	; 0x81
 8002904:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
	as7341.atime.value		= 999;
 8002908:	4b27      	ldr	r3, [pc, #156]	; (80029a8 <AS7341init+0xf0>)
 800290a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800290e:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

	as7341.gain.address		= AS7341_CFG1;
 8002912:	4b25      	ldr	r3, [pc, #148]	; (80029a8 <AS7341init+0xf0>)
 8002914:	22aa      	movs	r2, #170	; 0xaa
 8002916:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56

	as7341.integrationTime	= (as7341.atime.value + 1) * (as7341.astep.value + 1) * 2.78 / 1000;
 800291a:	4b23      	ldr	r3, [pc, #140]	; (80029a8 <AS7341init+0xf0>)
 800291c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8002920:	3301      	adds	r3, #1
 8002922:	4a21      	ldr	r2, [pc, #132]	; (80029a8 <AS7341init+0xf0>)
 8002924:	f8b2 2050 	ldrh.w	r2, [r2, #80]	; 0x50
 8002928:	3201      	adds	r2, #1
 800292a:	fb02 f303 	mul.w	r3, r2, r3
 800292e:	4618      	mov	r0, r3
 8002930:	f7fd fda0 	bl	8000474 <__aeabi_i2d>
 8002934:	a31a      	add	r3, pc, #104	; (adr r3, 80029a0 <AS7341init+0xe8>)
 8002936:	e9d3 2300 	ldrd	r2, r3, [r3]
 800293a:	f7fd fe05 	bl	8000548 <__aeabi_dmul>
 800293e:	4602      	mov	r2, r0
 8002940:	460b      	mov	r3, r1
 8002942:	4610      	mov	r0, r2
 8002944:	4619      	mov	r1, r3
 8002946:	f04f 0200 	mov.w	r2, #0
 800294a:	4b18      	ldr	r3, [pc, #96]	; (80029ac <AS7341init+0xf4>)
 800294c:	f7fd ff26 	bl	800079c <__aeabi_ddiv>
 8002950:	4602      	mov	r2, r0
 8002952:	460b      	mov	r3, r1
 8002954:	4610      	mov	r0, r2
 8002956:	4619      	mov	r1, r3
 8002958:	f7fe f808 	bl	800096c <__aeabi_d2uiz>
 800295c:	4603      	mov	r3, r0
 800295e:	b29a      	uxth	r2, r3
 8002960:	4b11      	ldr	r3, [pc, #68]	; (80029a8 <AS7341init+0xf0>)
 8002962:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

	as7341_enable_reg = 0x01; /* set PON to 1 */
 8002966:	4b12      	ldr	r3, [pc, #72]	; (80029b0 <AS7341init+0xf8>)
 8002968:	2201      	movs	r2, #1
 800296a:	701a      	strb	r2, [r3, #0]
	errAS7341 = writeRegister(AS7341_ENABLE, as7341_enable_reg);
 800296c:	4b10      	ldr	r3, [pc, #64]	; (80029b0 <AS7341init+0xf8>)
 800296e:	781b      	ldrb	r3, [r3, #0]
 8002970:	4619      	mov	r1, r3
 8002972:	2080      	movs	r0, #128	; 0x80
 8002974:	f000 fb8a 	bl	800308c <writeRegister>
 8002978:	4603      	mov	r3, r0
 800297a:	461a      	mov	r2, r3
 800297c:	4b0d      	ldr	r3, [pc, #52]	; (80029b4 <AS7341init+0xfc>)
 800297e:	701a      	strb	r2, [r3, #0]
	return errAS7341;
 8002980:	4b0c      	ldr	r3, [pc, #48]	; (80029b4 <AS7341init+0xfc>)
 8002982:	f993 3000 	ldrsb.w	r3, [r3]
 8002986:	2b00      	cmp	r3, #0
 8002988:	bf14      	ite	ne
 800298a:	2301      	movne	r3, #1
 800298c:	2300      	moveq	r3, #0
 800298e:	b2db      	uxtb	r3, r3
}
 8002990:	4618      	mov	r0, r3
 8002992:	46bd      	mov	sp, r7
 8002994:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002998:	b004      	add	sp, #16
 800299a:	4770      	bx	lr
 800299c:	f3af 8000 	nop.w
 80029a0:	a3d70a3d 	.word	0xa3d70a3d
 80029a4:	40063d70 	.word	0x40063d70
 80029a8:	20000a38 	.word	0x20000a38
 80029ac:	408f4000 	.word	0x408f4000
 80029b0:	20000501 	.word	0x20000501
 80029b4:	20000500 	.word	0x20000500

080029b8 <setASTEP>:
//TESTED
as7341_ReturnError_t setASTEP(uint16_t  astep_value) {
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b082      	sub	sp, #8
 80029bc:	af00      	add	r7, sp, #0
 80029be:	4603      	mov	r3, r0
 80029c0:	80fb      	strh	r3, [r7, #6]
	//make sure ASTEP is between 0 and 65534
	if(astep_value<0 || astep_value>=65535){
 80029c2:	88fb      	ldrh	r3, [r7, #6]
 80029c4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80029c8:	4293      	cmp	r3, r2
 80029ca:	d102      	bne.n	80029d2 <setASTEP+0x1a>
		return AS7341_ERROR_ASTEP_OUT_OF_RANGE;
 80029cc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80029d0:	e01c      	b.n	8002a0c <setASTEP+0x54>
	}

	//write to the LSB astep_value
	errAS7341 = writeRegister(AS7341_ASTEP_L, astep_value);
 80029d2:	88fb      	ldrh	r3, [r7, #6]
 80029d4:	b2db      	uxtb	r3, r3
 80029d6:	4619      	mov	r1, r3
 80029d8:	20ca      	movs	r0, #202	; 0xca
 80029da:	f000 fb57 	bl	800308c <writeRegister>
 80029de:	4603      	mov	r3, r0
 80029e0:	461a      	mov	r2, r3
 80029e2:	4b0c      	ldr	r3, [pc, #48]	; (8002a14 <setASTEP+0x5c>)
 80029e4:	701a      	strb	r2, [r3, #0]
	//write to the MSB astep_value
	errAS7341 = writeRegister(AS7341_ASTEP_H, astep_value>>8);
 80029e6:	88fb      	ldrh	r3, [r7, #6]
 80029e8:	0a1b      	lsrs	r3, r3, #8
 80029ea:	b29b      	uxth	r3, r3
 80029ec:	b2db      	uxtb	r3, r3
 80029ee:	4619      	mov	r1, r3
 80029f0:	20cb      	movs	r0, #203	; 0xcb
 80029f2:	f000 fb4b 	bl	800308c <writeRegister>
 80029f6:	4603      	mov	r3, r0
 80029f8:	461a      	mov	r2, r3
 80029fa:	4b06      	ldr	r3, [pc, #24]	; (8002a14 <setASTEP+0x5c>)
 80029fc:	701a      	strb	r2, [r3, #0]
	//copy value to register stm32 if everything is ok
	as7341.astep.value = astep_value;
 80029fe:	4a06      	ldr	r2, [pc, #24]	; (8002a18 <setASTEP+0x60>)
 8002a00:	88fb      	ldrh	r3, [r7, #6]
 8002a02:	f8a2 3050 	strh.w	r3, [r2, #80]	; 0x50

	return errAS7341;
 8002a06:	4b03      	ldr	r3, [pc, #12]	; (8002a14 <setASTEP+0x5c>)
 8002a08:	f993 3000 	ldrsb.w	r3, [r3]
}
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	3708      	adds	r7, #8
 8002a10:	46bd      	mov	sp, r7
 8002a12:	bd80      	pop	{r7, pc}
 8002a14:	20000500 	.word	0x20000500
 8002a18:	20000a38 	.word	0x20000a38

08002a1c <setATIME>:

//TESTED
as7341_ReturnError_t setATIME(uint8_t atime_value) {
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b082      	sub	sp, #8
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	4603      	mov	r3, r0
 8002a24:	71fb      	strb	r3, [r7, #7]
	//make sure ATIME is between 0 and 255
	if(atime_value<0 || atime_value>=255){
 8002a26:	79fb      	ldrb	r3, [r7, #7]
 8002a28:	2bff      	cmp	r3, #255	; 0xff
 8002a2a:	d102      	bne.n	8002a32 <setATIME+0x16>
		return AS7341_ERROR_ATIME_OUT_OF_RANGE;
 8002a2c:	f06f 0301 	mvn.w	r3, #1
 8002a30:	e010      	b.n	8002a54 <setATIME+0x38>
	}

	//uint8_t data[] = {as7341.atime.address, atime_value};
	//set atime on AS7341
	//uint8_t data[] = {AS7341_ATIME, atime_value};
	errAS7341 = writeRegister(AS7341_ATIME, atime_value);
 8002a32:	79fb      	ldrb	r3, [r7, #7]
 8002a34:	4619      	mov	r1, r3
 8002a36:	2081      	movs	r0, #129	; 0x81
 8002a38:	f000 fb28 	bl	800308c <writeRegister>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	461a      	mov	r2, r3
 8002a40:	4b06      	ldr	r3, [pc, #24]	; (8002a5c <setATIME+0x40>)
 8002a42:	701a      	strb	r2, [r3, #0]
	//status = HAL_I2C_Master_Transmit(&as7341.hi2c, as7341.writing_ID, data, sizeof(data), HAL_MAX_DELAY);
	//status = HAL_I2C_IsDeviceReady(&as7341.hi2c,as7341.writing_ID,10,200);

	as7341.atime.value = atime_value;
 8002a44:	79fb      	ldrb	r3, [r7, #7]
 8002a46:	b29a      	uxth	r2, r3
 8002a48:	4b05      	ldr	r3, [pc, #20]	; (8002a60 <setATIME+0x44>)
 8002a4a:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

	return errAS7341;
 8002a4e:	4b03      	ldr	r3, [pc, #12]	; (8002a5c <setATIME+0x40>)
 8002a50:	f993 3000 	ldrsb.w	r3, [r3]
}
 8002a54:	4618      	mov	r0, r3
 8002a56:	3708      	adds	r7, #8
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bd80      	pop	{r7, pc}
 8002a5c:	20000500 	.word	0x20000500
 8002a60:	20000a38 	.word	0x20000a38

08002a64 <setGain>:

//TESTED
as7341_ReturnError_t setGain(uint8_t gain_value) {
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b082      	sub	sp, #8
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	71fb      	strb	r3, [r7, #7]
	//make sure GAIN is between 0 and 10
	if(gain_value<AS7341_GAIN_0_5X || gain_value>=AS7341_GAIN_512X){
 8002a6e:	79fb      	ldrb	r3, [r7, #7]
 8002a70:	2b09      	cmp	r3, #9
 8002a72:	d902      	bls.n	8002a7a <setGain+0x16>
		return AS7341_ERROR_ATIME_OUT_OF_RANGE;
 8002a74:	f06f 0301 	mvn.w	r3, #1
 8002a78:	e00f      	b.n	8002a9a <setGain+0x36>
	}

	//uint8_t data[] = {as7341.gain.address, gain_value};
	//set gain on AS7341
	//uint8_t data[] = {as7341.gain.address, gain_value};
	errAS7341 = writeRegister(AS7341_CFG1, gain_value);
 8002a7a:	79fb      	ldrb	r3, [r7, #7]
 8002a7c:	4619      	mov	r1, r3
 8002a7e:	20aa      	movs	r0, #170	; 0xaa
 8002a80:	f000 fb04 	bl	800308c <writeRegister>
 8002a84:	4603      	mov	r3, r0
 8002a86:	461a      	mov	r2, r3
 8002a88:	4b06      	ldr	r3, [pc, #24]	; (8002aa4 <setGain+0x40>)
 8002a8a:	701a      	strb	r2, [r3, #0]
	//status = HAL_I2C_Master_Transmit(&as7341.hi2c, as7341.writing_ID, data, sizeof(data), HAL_MAX_DELAY);
	//status = HAL_I2C_IsDeviceReady(&as7341.hi2c, as7341.writing_ID, 10, 200);

	as7341.gain.value = gain_value;
 8002a8c:	4a06      	ldr	r2, [pc, #24]	; (8002aa8 <setGain+0x44>)
 8002a8e:	79fb      	ldrb	r3, [r7, #7]
 8002a90:	f882 3057 	strb.w	r3, [r2, #87]	; 0x57

	return errAS7341;
 8002a94:	4b03      	ldr	r3, [pc, #12]	; (8002aa4 <setGain+0x40>)
 8002a96:	f993 3000 	ldrsb.w	r3, [r3]
}
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	3708      	adds	r7, #8
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}
 8002aa2:	bf00      	nop
 8002aa4:	20000500 	.word	0x20000500
 8002aa8:	20000a38 	.word	0x20000a38

08002aac <readAllChannels>:
	  as7341.rawToBasicCounts = raw / (gain_val * (as7341.atime.value + 1) * (as7341.astep.value + 1) * 2.78 / 1000);
	  return as7341.rawToBasicCounts;
}

//TESTED
as7341_ReturnError_t readAllChannels(uint16_t *readings_buffer) {
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b086      	sub	sp, #24
 8002ab0:	af02      	add	r7, sp, #8
 8002ab2:	6078      	str	r0, [r7, #4]
	uint8_t regwrite[1];

	regwrite[0]=AS7341_CH0_DATA_L;
 8002ab4:	2395      	movs	r3, #149	; 0x95
 8002ab6:	733b      	strb	r3, [r7, #12]

    errAS7341 = setSMUXLowChannels(1);        /* Configure SMUX to read low channels */
 8002ab8:	2001      	movs	r0, #1
 8002aba:	f000 fb13 	bl	80030e4 <setSMUXLowChannels>
 8002abe:	4603      	mov	r3, r0
 8002ac0:	461a      	mov	r2, r3
 8002ac2:	4b85      	ldr	r3, [pc, #532]	; (8002cd8 <readAllChannels+0x22c>)
 8002ac4:	701a      	strb	r2, [r3, #0]
    if(errAS7341){return errAS7341;}
 8002ac6:	4b84      	ldr	r3, [pc, #528]	; (8002cd8 <readAllChannels+0x22c>)
 8002ac8:	f993 3000 	ldrsb.w	r3, [r3]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d003      	beq.n	8002ad8 <readAllChannels+0x2c>
 8002ad0:	4b81      	ldr	r3, [pc, #516]	; (8002cd8 <readAllChannels+0x22c>)
 8002ad2:	f993 3000 	ldrsb.w	r3, [r3]
 8002ad6:	e0fa      	b.n	8002cce <readAllChannels+0x222>

    errAS7341 = enableSpectralMeasurement(1); /* Start integration */
 8002ad8:	2001      	movs	r0, #1
 8002ada:	f000 f9e7 	bl	8002eac <enableSpectralMeasurement>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	461a      	mov	r2, r3
 8002ae2:	4b7d      	ldr	r3, [pc, #500]	; (8002cd8 <readAllChannels+0x22c>)
 8002ae4:	701a      	strb	r2, [r3, #0]
    if(errAS7341){return errAS7341;}
 8002ae6:	4b7c      	ldr	r3, [pc, #496]	; (8002cd8 <readAllChannels+0x22c>)
 8002ae8:	f993 3000 	ldrsb.w	r3, [r3]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d003      	beq.n	8002af8 <readAllChannels+0x4c>
 8002af0:	4b79      	ldr	r3, [pc, #484]	; (8002cd8 <readAllChannels+0x22c>)
 8002af2:	f993 3000 	ldrsb.w	r3, [r3]
 8002af6:	e0ea      	b.n	8002cce <readAllChannels+0x222>
    //osDelay(500); /* IMPORTANT NEED TO GIVE TIME FOR SPECTRO TO GET READY */

    errAS7341 = delayForData(0);                 /* I'll wait for you for all time */
 8002af8:	2000      	movs	r0, #0
 8002afa:	f000 f8f5 	bl	8002ce8 <delayForData>
 8002afe:	4603      	mov	r3, r0
 8002b00:	461a      	mov	r2, r3
 8002b02:	4b75      	ldr	r3, [pc, #468]	; (8002cd8 <readAllChannels+0x22c>)
 8002b04:	701a      	strb	r2, [r3, #0]
    if(errAS7341){return errAS7341;}
 8002b06:	4b74      	ldr	r3, [pc, #464]	; (8002cd8 <readAllChannels+0x22c>)
 8002b08:	f993 3000 	ldrsb.w	r3, [r3]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d003      	beq.n	8002b18 <readAllChannels+0x6c>
 8002b10:	4b71      	ldr	r3, [pc, #452]	; (8002cd8 <readAllChannels+0x22c>)
 8002b12:	f993 3000 	ldrsb.w	r3, [r3]
 8002b16:	e0da      	b.n	8002cce <readAllChannels+0x222>


    errAS7341 = HAL_I2C_Master_Transmit(&as7341.hi2c, as7341.writing_ID, regwrite, 1, HAL_MAX_DELAY);
 8002b18:	4b70      	ldr	r3, [pc, #448]	; (8002cdc <readAllChannels+0x230>)
 8002b1a:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8002b1e:	b299      	uxth	r1, r3
 8002b20:	f107 020c 	add.w	r2, r7, #12
 8002b24:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002b28:	9300      	str	r3, [sp, #0]
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	486b      	ldr	r0, [pc, #428]	; (8002cdc <readAllChannels+0x230>)
 8002b2e:	f007 fdcd 	bl	800a6cc <HAL_I2C_Master_Transmit>
 8002b32:	4603      	mov	r3, r0
 8002b34:	b25a      	sxtb	r2, r3
 8002b36:	4b68      	ldr	r3, [pc, #416]	; (8002cd8 <readAllChannels+0x22c>)
 8002b38:	701a      	strb	r2, [r3, #0]
    errAS7341 = HAL_I2C_IsDeviceReady(&as7341.hi2c,as7341.writing_ID,10,200);
 8002b3a:	4b68      	ldr	r3, [pc, #416]	; (8002cdc <readAllChannels+0x230>)
 8002b3c:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8002b40:	b299      	uxth	r1, r3
 8002b42:	23c8      	movs	r3, #200	; 0xc8
 8002b44:	220a      	movs	r2, #10
 8002b46:	4865      	ldr	r0, [pc, #404]	; (8002cdc <readAllChannels+0x230>)
 8002b48:	f007 ffaa 	bl	800aaa0 <HAL_I2C_IsDeviceReady>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	b25a      	sxtb	r2, r3
 8002b50:	4b61      	ldr	r3, [pc, #388]	; (8002cd8 <readAllChannels+0x22c>)
 8002b52:	701a      	strb	r2, [r3, #0]

  	errAS7341 = HAL_I2C_Master_Transmit(&as7341.hi2c, as7341.writing_ID, regwrite, sizeof(regwrite), HAL_MAX_DELAY);
 8002b54:	4b61      	ldr	r3, [pc, #388]	; (8002cdc <readAllChannels+0x230>)
 8002b56:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8002b5a:	b299      	uxth	r1, r3
 8002b5c:	f107 020c 	add.w	r2, r7, #12
 8002b60:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002b64:	9300      	str	r3, [sp, #0]
 8002b66:	2301      	movs	r3, #1
 8002b68:	485c      	ldr	r0, [pc, #368]	; (8002cdc <readAllChannels+0x230>)
 8002b6a:	f007 fdaf 	bl	800a6cc <HAL_I2C_Master_Transmit>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	b25a      	sxtb	r2, r3
 8002b72:	4b59      	ldr	r3, [pc, #356]	; (8002cd8 <readAllChannels+0x22c>)
 8002b74:	701a      	strb	r2, [r3, #0]
  	errAS7341 = HAL_I2C_IsDeviceReady(&as7341.hi2c,as7341.writing_ID,10,200);
 8002b76:	4b59      	ldr	r3, [pc, #356]	; (8002cdc <readAllChannels+0x230>)
 8002b78:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8002b7c:	b299      	uxth	r1, r3
 8002b7e:	23c8      	movs	r3, #200	; 0xc8
 8002b80:	220a      	movs	r2, #10
 8002b82:	4856      	ldr	r0, [pc, #344]	; (8002cdc <readAllChannels+0x230>)
 8002b84:	f007 ff8c 	bl	800aaa0 <HAL_I2C_IsDeviceReady>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	b25a      	sxtb	r2, r3
 8002b8c:	4b52      	ldr	r3, [pc, #328]	; (8002cd8 <readAllChannels+0x22c>)
 8002b8e:	701a      	strb	r2, [r3, #0]
  	errAS7341 = HAL_I2C_Master_Receive(&as7341.hi2c, as7341.writing_ID, (uint8_t *)as7341._channel_readings, 12, HAL_MAX_DELAY);
 8002b90:	4b52      	ldr	r3, [pc, #328]	; (8002cdc <readAllChannels+0x230>)
 8002b92:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8002b96:	b299      	uxth	r1, r3
 8002b98:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002b9c:	9300      	str	r3, [sp, #0]
 8002b9e:	230c      	movs	r3, #12
 8002ba0:	4a4f      	ldr	r2, [pc, #316]	; (8002ce0 <readAllChannels+0x234>)
 8002ba2:	484e      	ldr	r0, [pc, #312]	; (8002cdc <readAllChannels+0x230>)
 8002ba4:	f007 fe86 	bl	800a8b4 <HAL_I2C_Master_Receive>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	b25a      	sxtb	r2, r3
 8002bac:	4b4a      	ldr	r3, [pc, #296]	; (8002cd8 <readAllChannels+0x22c>)
 8002bae:	701a      	strb	r2, [r3, #0]

  	if(errAS7341){return errAS7341;}
 8002bb0:	4b49      	ldr	r3, [pc, #292]	; (8002cd8 <readAllChannels+0x22c>)
 8002bb2:	f993 3000 	ldrsb.w	r3, [r3]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d003      	beq.n	8002bc2 <readAllChannels+0x116>
 8002bba:	4b47      	ldr	r3, [pc, #284]	; (8002cd8 <readAllChannels+0x22c>)
 8002bbc:	f993 3000 	ldrsb.w	r3, [r3]
 8002bc0:	e085      	b.n	8002cce <readAllChannels+0x222>

  	errAS7341 = setSMUXLowChannels(0);       /* Configure SMUX to read high channels */
 8002bc2:	2000      	movs	r0, #0
 8002bc4:	f000 fa8e 	bl	80030e4 <setSMUXLowChannels>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	461a      	mov	r2, r3
 8002bcc:	4b42      	ldr	r3, [pc, #264]	; (8002cd8 <readAllChannels+0x22c>)
 8002bce:	701a      	strb	r2, [r3, #0]
  	if(errAS7341){return errAS7341;}
 8002bd0:	4b41      	ldr	r3, [pc, #260]	; (8002cd8 <readAllChannels+0x22c>)
 8002bd2:	f993 3000 	ldrsb.w	r3, [r3]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d003      	beq.n	8002be2 <readAllChannels+0x136>
 8002bda:	4b3f      	ldr	r3, [pc, #252]	; (8002cd8 <readAllChannels+0x22c>)
 8002bdc:	f993 3000 	ldrsb.w	r3, [r3]
 8002be0:	e075      	b.n	8002cce <readAllChannels+0x222>

  	errAS7341 = enableSpectralMeasurement(1); /* Start integration */
 8002be2:	2001      	movs	r0, #1
 8002be4:	f000 f962 	bl	8002eac <enableSpectralMeasurement>
 8002be8:	4603      	mov	r3, r0
 8002bea:	461a      	mov	r2, r3
 8002bec:	4b3a      	ldr	r3, [pc, #232]	; (8002cd8 <readAllChannels+0x22c>)
 8002bee:	701a      	strb	r2, [r3, #0]
  	if(errAS7341){return errAS7341;}
 8002bf0:	4b39      	ldr	r3, [pc, #228]	; (8002cd8 <readAllChannels+0x22c>)
 8002bf2:	f993 3000 	ldrsb.w	r3, [r3]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d003      	beq.n	8002c02 <readAllChannels+0x156>
 8002bfa:	4b37      	ldr	r3, [pc, #220]	; (8002cd8 <readAllChannels+0x22c>)
 8002bfc:	f993 3000 	ldrsb.w	r3, [r3]
 8002c00:	e065      	b.n	8002cce <readAllChannels+0x222>
  	//osDelay(500); /* IMPORTANT NEED TO GIVE TIME FOR SPECTRO TO GET READY */

  	errAS7341 = delayForData(0);                 /* I'll wait for you for all time */
 8002c02:	2000      	movs	r0, #0
 8002c04:	f000 f870 	bl	8002ce8 <delayForData>
 8002c08:	4603      	mov	r3, r0
 8002c0a:	461a      	mov	r2, r3
 8002c0c:	4b32      	ldr	r3, [pc, #200]	; (8002cd8 <readAllChannels+0x22c>)
 8002c0e:	701a      	strb	r2, [r3, #0]
  	if(errAS7341){return errAS7341;}
 8002c10:	4b31      	ldr	r3, [pc, #196]	; (8002cd8 <readAllChannels+0x22c>)
 8002c12:	f993 3000 	ldrsb.w	r3, [r3]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d003      	beq.n	8002c22 <readAllChannels+0x176>
 8002c1a:	4b2f      	ldr	r3, [pc, #188]	; (8002cd8 <readAllChannels+0x22c>)
 8002c1c:	f993 3000 	ldrsb.w	r3, [r3]
 8002c20:	e055      	b.n	8002cce <readAllChannels+0x222>

  	errAS7341 = HAL_I2C_Master_Transmit(&as7341.hi2c, as7341.writing_ID, regwrite, 1, HAL_MAX_DELAY);
 8002c22:	4b2e      	ldr	r3, [pc, #184]	; (8002cdc <readAllChannels+0x230>)
 8002c24:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8002c28:	b299      	uxth	r1, r3
 8002c2a:	f107 020c 	add.w	r2, r7, #12
 8002c2e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002c32:	9300      	str	r3, [sp, #0]
 8002c34:	2301      	movs	r3, #1
 8002c36:	4829      	ldr	r0, [pc, #164]	; (8002cdc <readAllChannels+0x230>)
 8002c38:	f007 fd48 	bl	800a6cc <HAL_I2C_Master_Transmit>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	b25a      	sxtb	r2, r3
 8002c40:	4b25      	ldr	r3, [pc, #148]	; (8002cd8 <readAllChannels+0x22c>)
 8002c42:	701a      	strb	r2, [r3, #0]
  	errAS7341 = HAL_I2C_IsDeviceReady(&as7341.hi2c,as7341.writing_ID,10,200);
 8002c44:	4b25      	ldr	r3, [pc, #148]	; (8002cdc <readAllChannels+0x230>)
 8002c46:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8002c4a:	b299      	uxth	r1, r3
 8002c4c:	23c8      	movs	r3, #200	; 0xc8
 8002c4e:	220a      	movs	r2, #10
 8002c50:	4822      	ldr	r0, [pc, #136]	; (8002cdc <readAllChannels+0x230>)
 8002c52:	f007 ff25 	bl	800aaa0 <HAL_I2C_IsDeviceReady>
 8002c56:	4603      	mov	r3, r0
 8002c58:	b25a      	sxtb	r2, r3
 8002c5a:	4b1f      	ldr	r3, [pc, #124]	; (8002cd8 <readAllChannels+0x22c>)
 8002c5c:	701a      	strb	r2, [r3, #0]

  	errAS7341 = HAL_I2C_Master_Transmit(&as7341.hi2c, as7341.writing_ID, regwrite, sizeof(regwrite), HAL_MAX_DELAY);
 8002c5e:	4b1f      	ldr	r3, [pc, #124]	; (8002cdc <readAllChannels+0x230>)
 8002c60:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8002c64:	b299      	uxth	r1, r3
 8002c66:	f107 020c 	add.w	r2, r7, #12
 8002c6a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002c6e:	9300      	str	r3, [sp, #0]
 8002c70:	2301      	movs	r3, #1
 8002c72:	481a      	ldr	r0, [pc, #104]	; (8002cdc <readAllChannels+0x230>)
 8002c74:	f007 fd2a 	bl	800a6cc <HAL_I2C_Master_Transmit>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	b25a      	sxtb	r2, r3
 8002c7c:	4b16      	ldr	r3, [pc, #88]	; (8002cd8 <readAllChannels+0x22c>)
 8002c7e:	701a      	strb	r2, [r3, #0]
  	errAS7341 = HAL_I2C_IsDeviceReady(&as7341.hi2c,as7341.writing_ID,10,200);
 8002c80:	4b16      	ldr	r3, [pc, #88]	; (8002cdc <readAllChannels+0x230>)
 8002c82:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8002c86:	b299      	uxth	r1, r3
 8002c88:	23c8      	movs	r3, #200	; 0xc8
 8002c8a:	220a      	movs	r2, #10
 8002c8c:	4813      	ldr	r0, [pc, #76]	; (8002cdc <readAllChannels+0x230>)
 8002c8e:	f007 ff07 	bl	800aaa0 <HAL_I2C_IsDeviceReady>
 8002c92:	4603      	mov	r3, r0
 8002c94:	b25a      	sxtb	r2, r3
 8002c96:	4b10      	ldr	r3, [pc, #64]	; (8002cd8 <readAllChannels+0x22c>)
 8002c98:	701a      	strb	r2, [r3, #0]
  	errAS7341 = HAL_I2C_Master_Receive(&as7341.hi2c, as7341.writing_ID, (uint8_t *)&as7341._channel_readings[6], 12, HAL_MAX_DELAY);
 8002c9a:	4b10      	ldr	r3, [pc, #64]	; (8002cdc <readAllChannels+0x230>)
 8002c9c:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8002ca0:	b299      	uxth	r1, r3
 8002ca2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002ca6:	9300      	str	r3, [sp, #0]
 8002ca8:	230c      	movs	r3, #12
 8002caa:	4a0e      	ldr	r2, [pc, #56]	; (8002ce4 <readAllChannels+0x238>)
 8002cac:	480b      	ldr	r0, [pc, #44]	; (8002cdc <readAllChannels+0x230>)
 8002cae:	f007 fe01 	bl	800a8b4 <HAL_I2C_Master_Receive>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	b25a      	sxtb	r2, r3
 8002cb6:	4b08      	ldr	r3, [pc, #32]	; (8002cd8 <readAllChannels+0x22c>)
 8002cb8:	701a      	strb	r2, [r3, #0]
  	if(errAS7341){return errAS7341;}
 8002cba:	4b07      	ldr	r3, [pc, #28]	; (8002cd8 <readAllChannels+0x22c>)
 8002cbc:	f993 3000 	ldrsb.w	r3, [r3]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d003      	beq.n	8002ccc <readAllChannels+0x220>
 8002cc4:	4b04      	ldr	r3, [pc, #16]	; (8002cd8 <readAllChannels+0x22c>)
 8002cc6:	f993 3000 	ldrsb.w	r3, [r3]
 8002cca:	e000      	b.n	8002cce <readAllChannels+0x222>

	return AS7341_ERROR_NO;
 8002ccc:	2300      	movs	r3, #0
}
 8002cce:	4618      	mov	r0, r3
 8002cd0:	3710      	adds	r7, #16
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bd80      	pop	{r7, pc}
 8002cd6:	bf00      	nop
 8002cd8:	20000500 	.word	0x20000500
 8002cdc:	20000a38 	.word	0x20000a38
 8002ce0:	20000a9c 	.word	0x20000a9c
 8002ce4:	20000aa8 	.word	0x20000aa8

08002ce8 <delayForData>:

//TESTED
as7341_ReturnError_t delayForData(int waitTime) {
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b082      	sub	sp, #8
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
	if(waitTime == 0){
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d10a      	bne.n	8002d0c <delayForData+0x24>
		while(!getIsDataReady()) {
 8002cf6:	bf00      	nop
 8002cf8:	f000 f910 	bl	8002f1c <getIsDataReady>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	f083 0301 	eor.w	r3, r3, #1
 8002d02:	b2db      	uxtb	r3, r3
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d1f7      	bne.n	8002cf8 <delayForData+0x10>
			/* TODO add a timeout */
		}
		return AS7341_ERROR_NO;
 8002d08:	2300      	movs	r3, #0
 8002d0a:	e000      	b.n	8002d0e <delayForData+0x26>
	}

	return AS7341_ERROR_NO;
 8002d0c:	2300      	movs	r3, #0
}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	3708      	adds	r7, #8
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}
	...

08002d18 <getChannel>:

	//as7341._channel_readings[channel] = ((as7341._channel_readings[channel] & 0x00FF) << 8) | (as7341._channel_readings[channel]>>8);
	return AS7341_ERROR_NO;
}
//TESTED
uint16_t getChannel(as7341_color_channel_t channel) {
 8002d18:	b480      	push	{r7}
 8002d1a:	b083      	sub	sp, #12
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	4603      	mov	r3, r0
 8002d20:	71fb      	strb	r3, [r7, #7]
	/*  Swap msb and lsb  */
	return (((as7341._channel_readings[channel] & 0x00FF) << 8) | (as7341._channel_readings[channel]>>8));
 8002d22:	79fb      	ldrb	r3, [r7, #7]
 8002d24:	4a0c      	ldr	r2, [pc, #48]	; (8002d58 <getChannel+0x40>)
 8002d26:	3330      	adds	r3, #48	; 0x30
 8002d28:	005b      	lsls	r3, r3, #1
 8002d2a:	4413      	add	r3, r2
 8002d2c:	889b      	ldrh	r3, [r3, #4]
 8002d2e:	021b      	lsls	r3, r3, #8
 8002d30:	b21a      	sxth	r2, r3
 8002d32:	79fb      	ldrb	r3, [r7, #7]
 8002d34:	4908      	ldr	r1, [pc, #32]	; (8002d58 <getChannel+0x40>)
 8002d36:	3330      	adds	r3, #48	; 0x30
 8002d38:	005b      	lsls	r3, r3, #1
 8002d3a:	440b      	add	r3, r1
 8002d3c:	889b      	ldrh	r3, [r3, #4]
 8002d3e:	0a1b      	lsrs	r3, r3, #8
 8002d40:	b29b      	uxth	r3, r3
 8002d42:	b21b      	sxth	r3, r3
 8002d44:	4313      	orrs	r3, r2
 8002d46:	b21b      	sxth	r3, r3
 8002d48:	b29b      	uxth	r3, r3
}
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	370c      	adds	r7, #12
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d54:	4770      	bx	lr
 8002d56:	bf00      	nop
 8002d58:	20000a38 	.word	0x20000a38

08002d5c <setup_F1F4_Clear_NIR>:
	  default:
	    return 0;
	  }
}

void setup_F1F4_Clear_NIR() {
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	af00      	add	r7, sp, #0
  // SMUX Config for F1,F2,F3,F4,NIR,Clear
  writeRegister((0x00), (0x30)); // F3 left set to ADC2
 8002d60:	2130      	movs	r1, #48	; 0x30
 8002d62:	2000      	movs	r0, #0
 8002d64:	f000 f992 	bl	800308c <writeRegister>
  writeRegister((0x01), (0x01)); // F1 left set to ADC0
 8002d68:	2101      	movs	r1, #1
 8002d6a:	2001      	movs	r0, #1
 8002d6c:	f000 f98e 	bl	800308c <writeRegister>
  writeRegister((0x02), (0x00)); // Reserved or disabled
 8002d70:	2100      	movs	r1, #0
 8002d72:	2002      	movs	r0, #2
 8002d74:	f000 f98a 	bl	800308c <writeRegister>
  writeRegister((0x03), (0x00)); // F8 left disabled
 8002d78:	2100      	movs	r1, #0
 8002d7a:	2003      	movs	r0, #3
 8002d7c:	f000 f986 	bl	800308c <writeRegister>
  writeRegister((0x04), (0x00)); // F6 left disabled
 8002d80:	2100      	movs	r1, #0
 8002d82:	2004      	movs	r0, #4
 8002d84:	f000 f982 	bl	800308c <writeRegister>
  writeRegister((0x05), (0x42)); // F4 left connected to ADC3/f2 left connected to ADC1
 8002d88:	2142      	movs	r1, #66	; 0x42
 8002d8a:	2005      	movs	r0, #5
 8002d8c:	f000 f97e 	bl	800308c <writeRegister>
  writeRegister((0x06), (0x00)); // F5 left disbled
 8002d90:	2100      	movs	r1, #0
 8002d92:	2006      	movs	r0, #6
 8002d94:	f000 f97a 	bl	800308c <writeRegister>
  writeRegister((0x07), (0x00)); // F7 left disbled
 8002d98:	2100      	movs	r1, #0
 8002d9a:	2007      	movs	r0, #7
 8002d9c:	f000 f976 	bl	800308c <writeRegister>
  writeRegister((0x08), (0x50)); // CLEAR connected to ADC4
 8002da0:	2150      	movs	r1, #80	; 0x50
 8002da2:	2008      	movs	r0, #8
 8002da4:	f000 f972 	bl	800308c <writeRegister>
  writeRegister((0x09), (0x00)); // F5 right disabled
 8002da8:	2100      	movs	r1, #0
 8002daa:	2009      	movs	r0, #9
 8002dac:	f000 f96e 	bl	800308c <writeRegister>
  writeRegister((0x0A), (0x00)); // F7 right disabled
 8002db0:	2100      	movs	r1, #0
 8002db2:	200a      	movs	r0, #10
 8002db4:	f000 f96a 	bl	800308c <writeRegister>
  writeRegister((0x0B), (0x00)); // Reserved or disabled
 8002db8:	2100      	movs	r1, #0
 8002dba:	200b      	movs	r0, #11
 8002dbc:	f000 f966 	bl	800308c <writeRegister>
  writeRegister((0x0C), (0x20)); // F2 right connected to ADC1
 8002dc0:	2120      	movs	r1, #32
 8002dc2:	200c      	movs	r0, #12
 8002dc4:	f000 f962 	bl	800308c <writeRegister>
  writeRegister((0x0D), (0x04)); // F4 right connected to ADC3
 8002dc8:	2104      	movs	r1, #4
 8002dca:	200d      	movs	r0, #13
 8002dcc:	f000 f95e 	bl	800308c <writeRegister>
  writeRegister((0x0E), (0x00)); // F6/F8 right disabled
 8002dd0:	2100      	movs	r1, #0
 8002dd2:	200e      	movs	r0, #14
 8002dd4:	f000 f95a 	bl	800308c <writeRegister>
  writeRegister((0x0F), (0x30)); // F3 right connected to AD2
 8002dd8:	2130      	movs	r1, #48	; 0x30
 8002dda:	200f      	movs	r0, #15
 8002ddc:	f000 f956 	bl	800308c <writeRegister>
  writeRegister((0x10), (0x01)); // F1 right connected to AD0
 8002de0:	2101      	movs	r1, #1
 8002de2:	2010      	movs	r0, #16
 8002de4:	f000 f952 	bl	800308c <writeRegister>
  writeRegister((0x11), (0x50)); // CLEAR right connected to AD4
 8002de8:	2150      	movs	r1, #80	; 0x50
 8002dea:	2011      	movs	r0, #17
 8002dec:	f000 f94e 	bl	800308c <writeRegister>
  writeRegister((0x12), (0x00)); // Reserved or disabled
 8002df0:	2100      	movs	r1, #0
 8002df2:	2012      	movs	r0, #18
 8002df4:	f000 f94a 	bl	800308c <writeRegister>
  writeRegister((0x13), (0x06)); // NIR connected to ADC5
 8002df8:	2106      	movs	r1, #6
 8002dfa:	2013      	movs	r0, #19
 8002dfc:	f000 f946 	bl	800308c <writeRegister>
}
 8002e00:	bf00      	nop
 8002e02:	bd80      	pop	{r7, pc}

08002e04 <setup_F5F8_Clear_NIR>:

void setup_F5F8_Clear_NIR() {
 8002e04:	b580      	push	{r7, lr}
 8002e06:	af00      	add	r7, sp, #0
  // SMUX Config for F5,F6,F7,F8,NIR,Clear
  writeRegister((0x00), (0x00)); // F3 left disable
 8002e08:	2100      	movs	r1, #0
 8002e0a:	2000      	movs	r0, #0
 8002e0c:	f000 f93e 	bl	800308c <writeRegister>
  writeRegister((0x01), (0x00)); // F1 left disable
 8002e10:	2100      	movs	r1, #0
 8002e12:	2001      	movs	r0, #1
 8002e14:	f000 f93a 	bl	800308c <writeRegister>
  writeRegister((0x02), (0x00)); // reserved/disable
 8002e18:	2100      	movs	r1, #0
 8002e1a:	2002      	movs	r0, #2
 8002e1c:	f000 f936 	bl	800308c <writeRegister>
  writeRegister((0x03), (0x40)); // F8 left connected to ADC3
 8002e20:	2140      	movs	r1, #64	; 0x40
 8002e22:	2003      	movs	r0, #3
 8002e24:	f000 f932 	bl	800308c <writeRegister>
  writeRegister((0x04), (0x02)); // F6 left connected to ADC1
 8002e28:	2102      	movs	r1, #2
 8002e2a:	2004      	movs	r0, #4
 8002e2c:	f000 f92e 	bl	800308c <writeRegister>
  writeRegister((0x05), (0x00)); // F4/ F2 disabled
 8002e30:	2100      	movs	r1, #0
 8002e32:	2005      	movs	r0, #5
 8002e34:	f000 f92a 	bl	800308c <writeRegister>
  writeRegister((0x06), (0x10)); // F5 left connected to ADC0
 8002e38:	2110      	movs	r1, #16
 8002e3a:	2006      	movs	r0, #6
 8002e3c:	f000 f926 	bl	800308c <writeRegister>
  writeRegister((0x07), (0x03)); // F7 left connected to ADC2
 8002e40:	2103      	movs	r1, #3
 8002e42:	2007      	movs	r0, #7
 8002e44:	f000 f922 	bl	800308c <writeRegister>
  writeRegister((0x08), (0x50)); // CLEAR Connected to ADC4
 8002e48:	2150      	movs	r1, #80	; 0x50
 8002e4a:	2008      	movs	r0, #8
 8002e4c:	f000 f91e 	bl	800308c <writeRegister>
  writeRegister((0x09), (0x10)); // F5 right connected to ADC0
 8002e50:	2110      	movs	r1, #16
 8002e52:	2009      	movs	r0, #9
 8002e54:	f000 f91a 	bl	800308c <writeRegister>
  writeRegister((0x0A), (0x03)); // F7 right connected to ADC2
 8002e58:	2103      	movs	r1, #3
 8002e5a:	200a      	movs	r0, #10
 8002e5c:	f000 f916 	bl	800308c <writeRegister>
  writeRegister((0x0B), (0x00)); // Reserved or disabled
 8002e60:	2100      	movs	r1, #0
 8002e62:	200b      	movs	r0, #11
 8002e64:	f000 f912 	bl	800308c <writeRegister>
  writeRegister((0x0C), (0x00)); // F2 right disabled
 8002e68:	2100      	movs	r1, #0
 8002e6a:	200c      	movs	r0, #12
 8002e6c:	f000 f90e 	bl	800308c <writeRegister>
  writeRegister((0x0D), (0x00)); // F4 right disabled
 8002e70:	2100      	movs	r1, #0
 8002e72:	200d      	movs	r0, #13
 8002e74:	f000 f90a 	bl	800308c <writeRegister>
  writeRegister((0x0E), (0x24)); // F8 right connected to ADC2/ F6 right connected to ADC1
 8002e78:	2124      	movs	r1, #36	; 0x24
 8002e7a:	200e      	movs	r0, #14
 8002e7c:	f000 f906 	bl	800308c <writeRegister>
  writeRegister((0x0F), (0x00)); // F3 right disabled
 8002e80:	2100      	movs	r1, #0
 8002e82:	200f      	movs	r0, #15
 8002e84:	f000 f902 	bl	800308c <writeRegister>
  writeRegister((0x10), (0x00)); // F1 right disabled
 8002e88:	2100      	movs	r1, #0
 8002e8a:	2010      	movs	r0, #16
 8002e8c:	f000 f8fe 	bl	800308c <writeRegister>
  writeRegister((0x11), (0x50)); // CLEAR right connected to AD4
 8002e90:	2150      	movs	r1, #80	; 0x50
 8002e92:	2011      	movs	r0, #17
 8002e94:	f000 f8fa 	bl	800308c <writeRegister>
  writeRegister((0x12), (0x00)); // Reserved or disabled
 8002e98:	2100      	movs	r1, #0
 8002e9a:	2012      	movs	r0, #18
 8002e9c:	f000 f8f6 	bl	800308c <writeRegister>
  writeRegister((0x13), (0x06)); // NIR connected to ADC5
 8002ea0:	2106      	movs	r1, #6
 8002ea2:	2013      	movs	r0, #19
 8002ea4:	f000 f8f2 	bl	800308c <writeRegister>
}
 8002ea8:	bf00      	nop
 8002eaa:	bd80      	pop	{r7, pc}

08002eac <enableSpectralMeasurement>:
	uint8_t regWrite[] = {AS7341_ENABLE, 0x01}; //PON to 1
	while(HAL_I2C_Master_Transmit(&as7341.hi2c, 0x72, regWrite, sizeof(regWrite), HAL_MAX_DELAY) != HAL_OK);
	while(HAL_I2C_IsDeviceReady(&as7341.hi2c,0x72,10,200) != HAL_OK);
}

as7341_ReturnError_t enableSpectralMeasurement(bool enable_measurement) {
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b086      	sub	sp, #24
 8002eb0:	af02      	add	r7, sp, #8
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	71fb      	strb	r3, [r7, #7]
	uint8_t regwrite[2];
	regwrite[0] = AS7341_ENABLE;
 8002eb6:	2380      	movs	r3, #128	; 0x80
 8002eb8:	733b      	strb	r3, [r7, #12]

	/*
	 * 	   Changing the n_th bit to x
	 *     (number & ~(1UL << n)) will clear the nth bit and (x << n) will set the nth bit to x
	 */
	as7341_enable_reg = (as7341_enable_reg & ~(1UL << 0x01)) | (enable_measurement << 0x01); /* setting as7341_enable_reg bit 0x01 SP_EN to enable_measurement  */
 8002eba:	4b16      	ldr	r3, [pc, #88]	; (8002f14 <enableSpectralMeasurement+0x68>)
 8002ebc:	781b      	ldrb	r3, [r3, #0]
 8002ebe:	f023 0302 	bic.w	r3, r3, #2
 8002ec2:	b2da      	uxtb	r2, r3
 8002ec4:	79fb      	ldrb	r3, [r7, #7]
 8002ec6:	005b      	lsls	r3, r3, #1
 8002ec8:	b2db      	uxtb	r3, r3
 8002eca:	4313      	orrs	r3, r2
 8002ecc:	b2da      	uxtb	r2, r3
 8002ece:	4b11      	ldr	r3, [pc, #68]	; (8002f14 <enableSpectralMeasurement+0x68>)
 8002ed0:	701a      	strb	r2, [r3, #0]
	regwrite[1] = as7341_enable_reg;
 8002ed2:	4b10      	ldr	r3, [pc, #64]	; (8002f14 <enableSpectralMeasurement+0x68>)
 8002ed4:	781b      	ldrb	r3, [r3, #0]
 8002ed6:	737b      	strb	r3, [r7, #13]
	while(HAL_I2C_Master_Transmit(&as7341.hi2c, 0x72, regwrite, sizeof(regwrite), HAL_MAX_DELAY)!=HAL_OK);
 8002ed8:	bf00      	nop
 8002eda:	f107 020c 	add.w	r2, r7, #12
 8002ede:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002ee2:	9300      	str	r3, [sp, #0]
 8002ee4:	2302      	movs	r3, #2
 8002ee6:	2172      	movs	r1, #114	; 0x72
 8002ee8:	480b      	ldr	r0, [pc, #44]	; (8002f18 <enableSpectralMeasurement+0x6c>)
 8002eea:	f007 fbef 	bl	800a6cc <HAL_I2C_Master_Transmit>
 8002eee:	4603      	mov	r3, r0
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d1f2      	bne.n	8002eda <enableSpectralMeasurement+0x2e>
	while(HAL_I2C_IsDeviceReady(&as7341.hi2c,0x72,10,200)!=HAL_OK);
 8002ef4:	bf00      	nop
 8002ef6:	23c8      	movs	r3, #200	; 0xc8
 8002ef8:	220a      	movs	r2, #10
 8002efa:	2172      	movs	r1, #114	; 0x72
 8002efc:	4806      	ldr	r0, [pc, #24]	; (8002f18 <enableSpectralMeasurement+0x6c>)
 8002efe:	f007 fdcf 	bl	800aaa0 <HAL_I2C_IsDeviceReady>
 8002f02:	4603      	mov	r3, r0
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d1f6      	bne.n	8002ef6 <enableSpectralMeasurement+0x4a>

  return AS7341_ERROR_NO;
 8002f08:	2300      	movs	r3, #0
}
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	3710      	adds	r7, #16
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bd80      	pop	{r7, pc}
 8002f12:	bf00      	nop
 8002f14:	20000501 	.word	0x20000501
 8002f18:	20000a38 	.word	0x20000a38

08002f1c <getIsDataReady>:
	uint8_t regwrite[]={AS7341_ENABLE,0x00}; //PON to 1
	while(HAL_I2C_Master_Transmit(&as7341.hi2c, 0x72, regwrite, sizeof(regwrite), HAL_MAX_DELAY) != HAL_OK);
	while(HAL_I2C_IsDeviceReady(&as7341.hi2c,0x72,10,200)!=HAL_OK);
}

bool getIsDataReady(){
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b084      	sub	sp, #16
 8002f20:	af02      	add	r7, sp, #8
	uint8_t regwrite[2];
	uint8_t regRead[1];

	regwrite[0] = AS7341_STATUS2;
 8002f22:	23a3      	movs	r3, #163	; 0xa3
 8002f24:	713b      	strb	r3, [r7, #4]
	status = HAL_I2C_Master_Transmit(&as7341.hi2c, 0x72, regwrite, 1, HAL_MAX_DELAY);
 8002f26:	1d3a      	adds	r2, r7, #4
 8002f28:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002f2c:	9300      	str	r3, [sp, #0]
 8002f2e:	2301      	movs	r3, #1
 8002f30:	2172      	movs	r1, #114	; 0x72
 8002f32:	4820      	ldr	r0, [pc, #128]	; (8002fb4 <getIsDataReady+0x98>)
 8002f34:	f007 fbca 	bl	800a6cc <HAL_I2C_Master_Transmit>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	461a      	mov	r2, r3
 8002f3c:	4b1e      	ldr	r3, [pc, #120]	; (8002fb8 <getIsDataReady+0x9c>)
 8002f3e:	701a      	strb	r2, [r3, #0]
	status = HAL_I2C_IsDeviceReady(&as7341.hi2c,0x72,10,200);
 8002f40:	23c8      	movs	r3, #200	; 0xc8
 8002f42:	220a      	movs	r2, #10
 8002f44:	2172      	movs	r1, #114	; 0x72
 8002f46:	481b      	ldr	r0, [pc, #108]	; (8002fb4 <getIsDataReady+0x98>)
 8002f48:	f007 fdaa 	bl	800aaa0 <HAL_I2C_IsDeviceReady>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	461a      	mov	r2, r3
 8002f50:	4b19      	ldr	r3, [pc, #100]	; (8002fb8 <getIsDataReady+0x9c>)
 8002f52:	701a      	strb	r2, [r3, #0]
	status = HAL_I2C_Master_Receive(&as7341.hi2c, as7341.writing_ID, regRead, sizeof(regRead), HAL_MAX_DELAY);
 8002f54:	4b17      	ldr	r3, [pc, #92]	; (8002fb4 <getIsDataReady+0x98>)
 8002f56:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8002f5a:	b299      	uxth	r1, r3
 8002f5c:	463a      	mov	r2, r7
 8002f5e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002f62:	9300      	str	r3, [sp, #0]
 8002f64:	2301      	movs	r3, #1
 8002f66:	4813      	ldr	r0, [pc, #76]	; (8002fb4 <getIsDataReady+0x98>)
 8002f68:	f007 fca4 	bl	800a8b4 <HAL_I2C_Master_Receive>
 8002f6c:	4603      	mov	r3, r0
 8002f6e:	461a      	mov	r2, r3
 8002f70:	4b11      	ldr	r3, [pc, #68]	; (8002fb8 <getIsDataReady+0x9c>)
 8002f72:	701a      	strb	r2, [r3, #0]
	 *  register clears that status bit. In this way, the user should read the STATUS register, handle all
	 *  indicated event(s) and then write the register value back to STATUS to clear the handled events.
	 *  Writing “0” will not clear those bits if they have a value of “1”, which means that new events that
	 *  occurred since the last read of the STATUS register will not be accidentally cleared.
	 */
	if(regRead[0]>>6){
 8002f74:	783b      	ldrb	r3, [r7, #0]
 8002f76:	099b      	lsrs	r3, r3, #6
 8002f78:	b2db      	uxtb	r3, r3
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d00e      	beq.n	8002f9c <getIsDataReady+0x80>
    	regwrite[1] = regRead[0];
 8002f7e:	783b      	ldrb	r3, [r7, #0]
 8002f80:	717b      	strb	r3, [r7, #5]
    	status = HAL_I2C_Master_Transmit(&as7341.hi2c, 0x72, regwrite, sizeof(regwrite), HAL_MAX_DELAY);
 8002f82:	1d3a      	adds	r2, r7, #4
 8002f84:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002f88:	9300      	str	r3, [sp, #0]
 8002f8a:	2302      	movs	r3, #2
 8002f8c:	2172      	movs	r1, #114	; 0x72
 8002f8e:	4809      	ldr	r0, [pc, #36]	; (8002fb4 <getIsDataReady+0x98>)
 8002f90:	f007 fb9c 	bl	800a6cc <HAL_I2C_Master_Transmit>
 8002f94:	4603      	mov	r3, r0
 8002f96:	461a      	mov	r2, r3
 8002f98:	4b07      	ldr	r3, [pc, #28]	; (8002fb8 <getIsDataReady+0x9c>)
 8002f9a:	701a      	strb	r2, [r3, #0]
    }

    return (regRead[0]>>6);
 8002f9c:	783b      	ldrb	r3, [r7, #0]
 8002f9e:	099b      	lsrs	r3, r3, #6
 8002fa0:	b2db      	uxtb	r3, r3
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	bf14      	ite	ne
 8002fa6:	2301      	movne	r3, #1
 8002fa8:	2300      	moveq	r3, #0
 8002faa:	b2db      	uxtb	r3, r3
}
 8002fac:	4618      	mov	r0, r3
 8002fae:	3708      	adds	r7, #8
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	bd80      	pop	{r7, pc}
 8002fb4:	20000a38 	.word	0x20000a38
 8002fb8:	20000ab8 	.word	0x20000ab8

08002fbc <enableSMUX>:
	while(HAL_I2C_Master_Transmit(&as7341.hi2c, 0x72, regWrite, sizeof(regWrite), HAL_MAX_DELAY) != HAL_OK);
	while(HAL_I2C_IsDeviceReady(&as7341.hi2c,0x72,10,200)!=HAL_OK);
	return 1;
}*/

bool enableSMUX() {
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b084      	sub	sp, #16
 8002fc0:	af02      	add	r7, sp, #8

	/*
	 * 	   Changing the n_th bit to x
	 *     (number & ~(1UL << n)) will clear the nth bit and (x << n) will set the nth bit to x
	 */
	as7341_enable_reg = (as7341_enable_reg & ~(1UL << 0x04)) | (0x01 << 0x04); /* setting as7341_enable_reg bit 0x04 SMUXEN to 0x01 (activate)  */
 8002fc2:	4b17      	ldr	r3, [pc, #92]	; (8003020 <enableSMUX+0x64>)
 8002fc4:	781b      	ldrb	r3, [r3, #0]
 8002fc6:	f043 0310 	orr.w	r3, r3, #16
 8002fca:	b2da      	uxtb	r2, r3
 8002fcc:	4b14      	ldr	r3, [pc, #80]	; (8003020 <enableSMUX+0x64>)
 8002fce:	701a      	strb	r2, [r3, #0]
	status = writeRegister(AS7341_ENABLE, as7341_enable_reg);
 8002fd0:	4b13      	ldr	r3, [pc, #76]	; (8003020 <enableSMUX+0x64>)
 8002fd2:	781b      	ldrb	r3, [r3, #0]
 8002fd4:	4619      	mov	r1, r3
 8002fd6:	2080      	movs	r0, #128	; 0x80
 8002fd8:	f000 f858 	bl	800308c <writeRegister>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	b2da      	uxtb	r2, r3
 8002fe0:	4b10      	ldr	r3, [pc, #64]	; (8003024 <enableSMUX+0x68>)
 8002fe2:	701a      	strb	r2, [r3, #0]
		 * To read a register, it must be selected with an I2C write operation by sending the appropriate register pointer
		 * (Note that if you have written this register right before the read then you do not have to send again its address to the pointer register,
		 * as you have already set it during write). Then with an I2C read operation.
		 *
		 * */
		status = HAL_I2C_Master_Receive(&as7341.hi2c, 0x72, regRead, sizeof(regRead), HAL_MAX_DELAY);
 8002fe4:	1d3a      	adds	r2, r7, #4
 8002fe6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002fea:	9300      	str	r3, [sp, #0]
 8002fec:	2301      	movs	r3, #1
 8002fee:	2172      	movs	r1, #114	; 0x72
 8002ff0:	480d      	ldr	r0, [pc, #52]	; (8003028 <enableSMUX+0x6c>)
 8002ff2:	f007 fc5f 	bl	800a8b4 <HAL_I2C_Master_Receive>
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	461a      	mov	r2, r3
 8002ffa:	4b0a      	ldr	r3, [pc, #40]	; (8003024 <enableSMUX+0x68>)
 8002ffc:	701a      	strb	r2, [r3, #0]
	}while((regRead[0]>>4)!=0x01); /* TODO add timeout */
 8002ffe:	793b      	ldrb	r3, [r7, #4]
 8003000:	091b      	lsrs	r3, r3, #4
 8003002:	b2db      	uxtb	r3, r3
 8003004:	2b01      	cmp	r3, #1
 8003006:	d1ed      	bne.n	8002fe4 <enableSMUX+0x28>

    return status;
 8003008:	4b06      	ldr	r3, [pc, #24]	; (8003024 <enableSMUX+0x68>)
 800300a:	781b      	ldrb	r3, [r3, #0]
 800300c:	2b00      	cmp	r3, #0
 800300e:	bf14      	ite	ne
 8003010:	2301      	movne	r3, #1
 8003012:	2300      	moveq	r3, #0
 8003014:	b2db      	uxtb	r3, r3
}
 8003016:	4618      	mov	r0, r3
 8003018:	3708      	adds	r7, #8
 800301a:	46bd      	mov	sp, r7
 800301c:	bd80      	pop	{r7, pc}
 800301e:	bf00      	nop
 8003020:	20000501 	.word	0x20000501
 8003024:	20000ab8 	.word	0x20000ab8
 8003028:	20000a38 	.word	0x20000a38

0800302c <setSMUXCommand>:
	while(HAL_I2C_Master_Receive(&as7341.hi2c, 0x72, read, sizeof(read), HAL_MAX_DELAY)!= HAL_OK);

	return read[0];
}

bool setSMUXCommand(as7341_smux_cmd_t command) {
 800302c:	b580      	push	{r7, lr}
 800302e:	b086      	sub	sp, #24
 8003030:	af02      	add	r7, sp, #8
 8003032:	4603      	mov	r3, r0
 8003034:	71fb      	strb	r3, [r7, #7]
	uint8_t regwrite[2];
	status = 0; /* TODO check if needs to be set to 0 */
 8003036:	4b13      	ldr	r3, [pc, #76]	; (8003084 <setSMUXCommand+0x58>)
 8003038:	2200      	movs	r2, #0
 800303a:	701a      	strb	r2, [r3, #0]

	regwrite[0] = AS7341_CFG6;
 800303c:	23af      	movs	r3, #175	; 0xaf
 800303e:	733b      	strb	r3, [r7, #12]
	regwrite[1] = command<<3;
 8003040:	79fb      	ldrb	r3, [r7, #7]
 8003042:	00db      	lsls	r3, r3, #3
 8003044:	b2db      	uxtb	r3, r3
 8003046:	737b      	strb	r3, [r7, #13]
	while(HAL_I2C_Master_Transmit(&as7341.hi2c, 0x72, regwrite, sizeof(regwrite), HAL_MAX_DELAY)!=HAL_OK);
 8003048:	bf00      	nop
 800304a:	f107 020c 	add.w	r2, r7, #12
 800304e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003052:	9300      	str	r3, [sp, #0]
 8003054:	2302      	movs	r3, #2
 8003056:	2172      	movs	r1, #114	; 0x72
 8003058:	480b      	ldr	r0, [pc, #44]	; (8003088 <setSMUXCommand+0x5c>)
 800305a:	f007 fb37 	bl	800a6cc <HAL_I2C_Master_Transmit>
 800305e:	4603      	mov	r3, r0
 8003060:	2b00      	cmp	r3, #0
 8003062:	d1f2      	bne.n	800304a <setSMUXCommand+0x1e>
	while(HAL_I2C_IsDeviceReady(&as7341.hi2c,0x72,10,200)!=HAL_OK);
 8003064:	bf00      	nop
 8003066:	23c8      	movs	r3, #200	; 0xc8
 8003068:	220a      	movs	r2, #10
 800306a:	2172      	movs	r1, #114	; 0x72
 800306c:	4806      	ldr	r0, [pc, #24]	; (8003088 <setSMUXCommand+0x5c>)
 800306e:	f007 fd17 	bl	800aaa0 <HAL_I2C_IsDeviceReady>
 8003072:	4603      	mov	r3, r0
 8003074:	2b00      	cmp	r3, #0
 8003076:	d1f6      	bne.n	8003066 <setSMUXCommand+0x3a>

	return AS7341_ERROR_NO;
 8003078:	2300      	movs	r3, #0
}
 800307a:	4618      	mov	r0, r3
 800307c:	3710      	adds	r7, #16
 800307e:	46bd      	mov	sp, r7
 8003080:	bd80      	pop	{r7, pc}
 8003082:	bf00      	nop
 8003084:	20000ab8 	.word	0x20000ab8
 8003088:	20000a38 	.word	0x20000a38

0800308c <writeRegister>:

as7341_ReturnError_t writeRegister(uint8_t addr, uint8_t val) {
 800308c:	b580      	push	{r7, lr}
 800308e:	b086      	sub	sp, #24
 8003090:	af02      	add	r7, sp, #8
 8003092:	4603      	mov	r3, r0
 8003094:	460a      	mov	r2, r1
 8003096:	71fb      	strb	r3, [r7, #7]
 8003098:	4613      	mov	r3, r2
 800309a:	71bb      	strb	r3, [r7, #6]
	uint8_t data[] = {addr, val};
 800309c:	79fb      	ldrb	r3, [r7, #7]
 800309e:	733b      	strb	r3, [r7, #12]
 80030a0:	79bb      	ldrb	r3, [r7, #6]
 80030a2:	737b      	strb	r3, [r7, #13]
	while(HAL_I2C_Master_Transmit(&as7341.hi2c, 0x72, data, sizeof(data), HAL_MAX_DELAY) != HAL_OK);
 80030a4:	bf00      	nop
 80030a6:	f107 020c 	add.w	r2, r7, #12
 80030aa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80030ae:	9300      	str	r3, [sp, #0]
 80030b0:	2302      	movs	r3, #2
 80030b2:	2172      	movs	r1, #114	; 0x72
 80030b4:	480a      	ldr	r0, [pc, #40]	; (80030e0 <writeRegister+0x54>)
 80030b6:	f007 fb09 	bl	800a6cc <HAL_I2C_Master_Transmit>
 80030ba:	4603      	mov	r3, r0
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d1f2      	bne.n	80030a6 <writeRegister+0x1a>
	while(HAL_I2C_IsDeviceReady(&as7341.hi2c,0x72,10,200)!=HAL_OK);
 80030c0:	bf00      	nop
 80030c2:	23c8      	movs	r3, #200	; 0xc8
 80030c4:	220a      	movs	r2, #10
 80030c6:	2172      	movs	r1, #114	; 0x72
 80030c8:	4805      	ldr	r0, [pc, #20]	; (80030e0 <writeRegister+0x54>)
 80030ca:	f007 fce9 	bl	800aaa0 <HAL_I2C_IsDeviceReady>
 80030ce:	4603      	mov	r3, r0
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d1f6      	bne.n	80030c2 <writeRegister+0x36>
	return AS7341_ERROR_NO;
 80030d4:	2300      	movs	r3, #0
}
 80030d6:	4618      	mov	r0, r3
 80030d8:	3710      	adds	r7, #16
 80030da:	46bd      	mov	sp, r7
 80030dc:	bd80      	pop	{r7, pc}
 80030de:	bf00      	nop
 80030e0:	20000a38 	.word	0x20000a38

080030e4 <setSMUXLowChannels>:
	status = HAL_I2C_Master_Receive(&as7341.hi2c, as7341.writing_ID, &as7341.astep.value, 1, HAL_MAX_DELAY);
	return AS7341_ERROR_NO;
}

*/
as7341_ReturnError_t setSMUXLowChannels(bool f1_f4) {
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b084      	sub	sp, #16
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	4603      	mov	r3, r0
 80030ec:	71fb      	strb	r3, [r7, #7]
  as7341_ReturnError_t err = AS7341_ERROR_NO;
 80030ee:	2300      	movs	r3, #0
 80030f0:	73fb      	strb	r3, [r7, #15]
  err = enableSpectralMeasurement(0);
 80030f2:	2000      	movs	r0, #0
 80030f4:	f7ff feda 	bl	8002eac <enableSpectralMeasurement>
 80030f8:	4603      	mov	r3, r0
 80030fa:	73fb      	strb	r3, [r7, #15]
  err = setSMUXCommand(AS7341_SMUX_CMD_WRITE);
 80030fc:	2002      	movs	r0, #2
 80030fe:	f7ff ff95 	bl	800302c <setSMUXCommand>
 8003102:	4603      	mov	r3, r0
 8003104:	73fb      	strb	r3, [r7, #15]
  if (f1_f4) {
 8003106:	79fb      	ldrb	r3, [r7, #7]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d002      	beq.n	8003112 <setSMUXLowChannels+0x2e>
    setup_F1F4_Clear_NIR();
 800310c:	f7ff fe26 	bl	8002d5c <setup_F1F4_Clear_NIR>
 8003110:	e001      	b.n	8003116 <setSMUXLowChannels+0x32>
  } else {
    setup_F5F8_Clear_NIR();
 8003112:	f7ff fe77 	bl	8002e04 <setup_F5F8_Clear_NIR>
  }
  err = enableSMUX();
 8003116:	f7ff ff51 	bl	8002fbc <enableSMUX>
 800311a:	4603      	mov	r3, r0
 800311c:	73fb      	strb	r3, [r7, #15]
  return err;
 800311e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003122:	4618      	mov	r0, r3
 8003124:	3710      	adds	r7, #16
 8003126:	46bd      	mov	sp, r7
 8003128:	bd80      	pop	{r7, pc}
	...

0800312c <CO_ODF_1003>:
 * Function for accessing _Pre-Defined Error Field_ (index 0x1003) from SDO server.
 *
 * For more information see file CO_SDO.h.
 */
static CO_SDO_abortCode_t CO_ODF_1003(CO_ODF_arg_t *ODF_arg);
static CO_SDO_abortCode_t CO_ODF_1003(CO_ODF_arg_t *ODF_arg){
 800312c:	b480      	push	{r7}
 800312e:	b087      	sub	sp, #28
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
    CO_EMpr_t *emPr;
    uint8_t value;
    CO_SDO_abortCode_t ret = CO_SDO_AB_NONE;
 8003134:	2300      	movs	r3, #0
 8003136:	617b      	str	r3, [r7, #20]

    emPr = (CO_EMpr_t*) ODF_arg->object;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	613b      	str	r3, [r7, #16]
    value = ODF_arg->data[0];
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	781b      	ldrb	r3, [r3, #0]
 8003144:	73fb      	strb	r3, [r7, #15]

    if(ODF_arg->reading){
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	7ddb      	ldrb	r3, [r3, #23]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d016      	beq.n	800317c <CO_ODF_1003+0x50>
        uint8_t noOfErrors;
        noOfErrors = emPr->preDefErrNoOfErrors;
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	7a5b      	ldrb	r3, [r3, #9]
 8003152:	73bb      	strb	r3, [r7, #14]

        if(ODF_arg->subIndex == 0U){
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	7d9b      	ldrb	r3, [r3, #22]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d104      	bne.n	8003166 <CO_ODF_1003+0x3a>
            ODF_arg->data[0] = noOfErrors;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	685b      	ldr	r3, [r3, #4]
 8003160:	7bba      	ldrb	r2, [r7, #14]
 8003162:	701a      	strb	r2, [r3, #0]
 8003164:	e01a      	b.n	800319c <CO_ODF_1003+0x70>
        }
        else if(ODF_arg->subIndex > noOfErrors){
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	7d9b      	ldrb	r3, [r3, #22]
 800316a:	7bba      	ldrb	r2, [r7, #14]
 800316c:	429a      	cmp	r2, r3
 800316e:	d202      	bcs.n	8003176 <CO_ODF_1003+0x4a>
            ret = CO_SDO_AB_NO_DATA;
 8003170:	4b0e      	ldr	r3, [pc, #56]	; (80031ac <CO_ODF_1003+0x80>)
 8003172:	617b      	str	r3, [r7, #20]
 8003174:	e012      	b.n	800319c <CO_ODF_1003+0x70>
        }
        else{
            ret = CO_SDO_AB_NONE;
 8003176:	2300      	movs	r3, #0
 8003178:	617b      	str	r3, [r7, #20]
 800317a:	e00f      	b.n	800319c <CO_ODF_1003+0x70>
        }
    }
    else{
        /* only '0' may be written to subIndex 0 */
        if(ODF_arg->subIndex == 0U){
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	7d9b      	ldrb	r3, [r3, #22]
 8003180:	2b00      	cmp	r3, #0
 8003182:	d109      	bne.n	8003198 <CO_ODF_1003+0x6c>
            if(value == 0U){
 8003184:	7bfb      	ldrb	r3, [r7, #15]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d103      	bne.n	8003192 <CO_ODF_1003+0x66>
                emPr->preDefErrNoOfErrors = 0U;
 800318a:	693b      	ldr	r3, [r7, #16]
 800318c:	2200      	movs	r2, #0
 800318e:	725a      	strb	r2, [r3, #9]
 8003190:	e004      	b.n	800319c <CO_ODF_1003+0x70>
            }
            else{
                ret = CO_SDO_AB_INVALID_VALUE;
 8003192:	4b07      	ldr	r3, [pc, #28]	; (80031b0 <CO_ODF_1003+0x84>)
 8003194:	617b      	str	r3, [r7, #20]
 8003196:	e001      	b.n	800319c <CO_ODF_1003+0x70>
            }
        }
        else{
            ret = CO_SDO_AB_READONLY;
 8003198:	4b06      	ldr	r3, [pc, #24]	; (80031b4 <CO_ODF_1003+0x88>)
 800319a:	617b      	str	r3, [r7, #20]
        }
    }

    return ret;
 800319c:	697b      	ldr	r3, [r7, #20]
}
 800319e:	4618      	mov	r0, r3
 80031a0:	371c      	adds	r7, #28
 80031a2:	46bd      	mov	sp, r7
 80031a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a8:	4770      	bx	lr
 80031aa:	bf00      	nop
 80031ac:	08000024 	.word	0x08000024
 80031b0:	06090030 	.word	0x06090030
 80031b4:	06010002 	.word	0x06010002

080031b8 <CO_ODF_1014>:
 * Function for accessing _COB ID EMCY_ (index 0x1014) from SDO server.
 *
 * For more information see file CO_SDO.h.
 */
static CO_SDO_abortCode_t CO_ODF_1014(CO_ODF_arg_t *ODF_arg);
static CO_SDO_abortCode_t CO_ODF_1014(CO_ODF_arg_t *ODF_arg){
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b086      	sub	sp, #24
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
    uint8_t *nodeId;
    uint32_t value;
    CO_SDO_abortCode_t ret = CO_SDO_AB_NONE;
 80031c0:	2300      	movs	r3, #0
 80031c2:	617b      	str	r3, [r7, #20]

    nodeId = (uint8_t*) ODF_arg->object;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	613b      	str	r3, [r7, #16]
    value = CO_getUint32(ODF_arg->data);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	4618      	mov	r0, r3
 80031d0:	f002 f932 	bl	8005438 <CO_getUint32>
 80031d4:	60f8      	str	r0, [r7, #12]

    /* add nodeId to the value */
    if(ODF_arg->reading){
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	7ddb      	ldrb	r3, [r3, #23]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d00a      	beq.n	80031f4 <CO_ODF_1014+0x3c>
        CO_setUint32(ODF_arg->data, value + *nodeId);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	685a      	ldr	r2, [r3, #4]
 80031e2:	693b      	ldr	r3, [r7, #16]
 80031e4:	781b      	ldrb	r3, [r3, #0]
 80031e6:	4619      	mov	r1, r3
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	440b      	add	r3, r1
 80031ec:	4619      	mov	r1, r3
 80031ee:	4610      	mov	r0, r2
 80031f0:	f002 f939 	bl	8005466 <CO_setUint32>
    }

    return ret;
 80031f4:	697b      	ldr	r3, [r7, #20]
}
 80031f6:	4618      	mov	r0, r3
 80031f8:	3718      	adds	r7, #24
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bd80      	pop	{r7, pc}
	...

08003200 <CO_EM_init>:
        uint32_t               *preDefErr,
        uint8_t                 preDefErrSize,
        CO_CANmodule_t         *CANdev,
        uint16_t                CANdevTxIdx,
        uint16_t                CANidTxEM)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b088      	sub	sp, #32
 8003204:	af02      	add	r7, sp, #8
 8003206:	60f8      	str	r0, [r7, #12]
 8003208:	60b9      	str	r1, [r7, #8]
 800320a:	607a      	str	r2, [r7, #4]
 800320c:	603b      	str	r3, [r7, #0]
    uint8_t i;

    /* verify arguments */
    if(em==NULL || emPr==NULL || SDO==NULL || errorStatusBits==NULL ||
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	2b00      	cmp	r3, #0
 8003212:	d015      	beq.n	8003240 <CO_EM_init+0x40>
 8003214:	68bb      	ldr	r3, [r7, #8]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d012      	beq.n	8003240 <CO_EM_init+0x40>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d00f      	beq.n	8003240 <CO_EM_init+0x40>
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d00c      	beq.n	8003240 <CO_EM_init+0x40>
 8003226:	f897 3020 	ldrb.w	r3, [r7, #32]
 800322a:	2b05      	cmp	r3, #5
 800322c:	d908      	bls.n	8003240 <CO_EM_init+0x40>
        errorStatusBitsSize<6U || errorRegister==NULL || preDefErr==NULL || CANdev==NULL){
 800322e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003230:	2b00      	cmp	r3, #0
 8003232:	d005      	beq.n	8003240 <CO_EM_init+0x40>
 8003234:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003236:	2b00      	cmp	r3, #0
 8003238:	d002      	beq.n	8003240 <CO_EM_init+0x40>
 800323a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800323c:	2b00      	cmp	r3, #0
 800323e:	d102      	bne.n	8003246 <CO_EM_init+0x46>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8003240:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003244:	e06f      	b.n	8003326 <CO_EM_init+0x126>
    }

    /* Configure object variables */
    em->errorStatusBits         = errorStatusBits;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	683a      	ldr	r2, [r7, #0]
 800324a:	601a      	str	r2, [r3, #0]
    em->errorStatusBitsSize     = errorStatusBitsSize;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	f897 2020 	ldrb.w	r2, [r7, #32]
 8003252:	711a      	strb	r2, [r3, #4]
    em->bufEnd                  = em->buf + (CO_EM_INTERNAL_BUFFER_SIZE * 8);
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	3305      	adds	r3, #5
 8003258:	f103 0250 	add.w	r2, r3, #80	; 0x50
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	659a      	str	r2, [r3, #88]	; 0x58
    em->bufWritePtr             = em->buf;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	1d5a      	adds	r2, r3, #5
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	65da      	str	r2, [r3, #92]	; 0x5c
    em->bufReadPtr              = em->buf;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	1d5a      	adds	r2, r3, #5
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	661a      	str	r2, [r3, #96]	; 0x60
    em->bufFull                 = 0U;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	2200      	movs	r2, #0
 8003274:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
    em->wrongErrorReport        = 0U;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	2200      	movs	r2, #0
 800327c:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
    em->pFunctSignal            = NULL;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	2200      	movs	r2, #0
 8003284:	669a      	str	r2, [r3, #104]	; 0x68
    emPr->em                    = em;
 8003286:	68bb      	ldr	r3, [r7, #8]
 8003288:	68fa      	ldr	r2, [r7, #12]
 800328a:	60da      	str	r2, [r3, #12]
    emPr->errorRegister         = errorRegister;
 800328c:	68bb      	ldr	r3, [r7, #8]
 800328e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003290:	601a      	str	r2, [r3, #0]
    emPr->preDefErr             = preDefErr;
 8003292:	68bb      	ldr	r3, [r7, #8]
 8003294:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003296:	605a      	str	r2, [r3, #4]
    emPr->preDefErrSize         = preDefErrSize;
 8003298:	68bb      	ldr	r3, [r7, #8]
 800329a:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 800329e:	721a      	strb	r2, [r3, #8]
    emPr->preDefErrNoOfErrors   = 0U;
 80032a0:	68bb      	ldr	r3, [r7, #8]
 80032a2:	2200      	movs	r2, #0
 80032a4:	725a      	strb	r2, [r3, #9]
    emPr->inhibitEmTimer        = 0U;
 80032a6:	68bb      	ldr	r3, [r7, #8]
 80032a8:	2200      	movs	r2, #0
 80032aa:	815a      	strh	r2, [r3, #10]

    /* clear error status bits */
    for(i=0U; i<errorStatusBitsSize; i++){
 80032ac:	2300      	movs	r3, #0
 80032ae:	75fb      	strb	r3, [r7, #23]
 80032b0:	e008      	b.n	80032c4 <CO_EM_init+0xc4>
        em->errorStatusBits[i] = 0U;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681a      	ldr	r2, [r3, #0]
 80032b6:	7dfb      	ldrb	r3, [r7, #23]
 80032b8:	4413      	add	r3, r2
 80032ba:	2200      	movs	r2, #0
 80032bc:	701a      	strb	r2, [r3, #0]
    for(i=0U; i<errorStatusBitsSize; i++){
 80032be:	7dfb      	ldrb	r3, [r7, #23]
 80032c0:	3301      	adds	r3, #1
 80032c2:	75fb      	strb	r3, [r7, #23]
 80032c4:	7dfa      	ldrb	r2, [r7, #23]
 80032c6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80032ca:	429a      	cmp	r2, r3
 80032cc:	d3f1      	bcc.n	80032b2 <CO_EM_init+0xb2>
    }

    /* Configure Object dictionary entry at index 0x1003 and 0x1014 */
    CO_OD_configure(SDO, OD_H1003_PREDEF_ERR_FIELD, CO_ODF_1003, (void*)emPr, 0, 0U);
 80032ce:	2300      	movs	r3, #0
 80032d0:	9301      	str	r3, [sp, #4]
 80032d2:	2300      	movs	r3, #0
 80032d4:	9300      	str	r3, [sp, #0]
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	4a15      	ldr	r2, [pc, #84]	; (8003330 <CO_EM_init+0x130>)
 80032da:	f241 0103 	movw	r1, #4099	; 0x1003
 80032de:	6878      	ldr	r0, [r7, #4]
 80032e0:	f002 faac 	bl	800583c <CO_OD_configure>
    CO_OD_configure(SDO, OD_H1014_COBID_EMERGENCY, CO_ODF_1014, (void*)&SDO->nodeId, 0, 0U);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	3360      	adds	r3, #96	; 0x60
 80032e8:	2200      	movs	r2, #0
 80032ea:	9201      	str	r2, [sp, #4]
 80032ec:	2200      	movs	r2, #0
 80032ee:	9200      	str	r2, [sp, #0]
 80032f0:	4a10      	ldr	r2, [pc, #64]	; (8003334 <CO_EM_init+0x134>)
 80032f2:	f241 0114 	movw	r1, #4116	; 0x1014
 80032f6:	6878      	ldr	r0, [r7, #4]
 80032f8:	f002 faa0 	bl	800583c <CO_OD_configure>

    /* configure emergency message CAN transmission */
    emPr->CANdev = CANdev;
 80032fc:	68bb      	ldr	r3, [r7, #8]
 80032fe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003300:	611a      	str	r2, [r3, #16]
    emPr->CANdev->em = (void*)em; /* update pointer inside CAN device. */
 8003302:	68bb      	ldr	r3, [r7, #8]
 8003304:	691b      	ldr	r3, [r3, #16]
 8003306:	68fa      	ldr	r2, [r7, #12]
 8003308:	61da      	str	r2, [r3, #28]
    emPr->CANtxBuff = CO_CANtxBufferInit(
 800330a:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 800330c:	8eb9      	ldrh	r1, [r7, #52]	; 0x34
 800330e:	2300      	movs	r3, #0
 8003310:	9301      	str	r3, [sp, #4]
 8003312:	2308      	movs	r3, #8
 8003314:	9300      	str	r3, [sp, #0]
 8003316:	2300      	movs	r3, #0
 8003318:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800331a:	f004 fb80 	bl	8007a1e <CO_CANtxBufferInit>
 800331e:	4602      	mov	r2, r0
 8003320:	68bb      	ldr	r3, [r7, #8]
 8003322:	615a      	str	r2, [r3, #20]
            CANidTxEM,          /* CAN identifier */
            0,                  /* rtr */
            8U,                  /* number of data bytes */
            0);                 /* synchronous message flag bit */

    return CO_ERROR_NO;
 8003324:	2300      	movs	r3, #0
}
 8003326:	4618      	mov	r0, r3
 8003328:	3718      	adds	r7, #24
 800332a:	46bd      	mov	sp, r7
 800332c:	bd80      	pop	{r7, pc}
 800332e:	bf00      	nop
 8003330:	0800312d 	.word	0x0800312d
 8003334:	080031b9 	.word	0x080031b9

08003338 <CO_EM_process>:
void CO_EM_process(
        CO_EMpr_t              *emPr,
        bool_t                  NMTisPreOrOperational,
        uint16_t                timeDifference_100us,
        uint16_t                emInhTime)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b088      	sub	sp, #32
 800333c:	af00      	add	r7, sp, #0
 800333e:	60f8      	str	r0, [r7, #12]
 8003340:	4608      	mov	r0, r1
 8003342:	4611      	mov	r1, r2
 8003344:	461a      	mov	r2, r3
 8003346:	4603      	mov	r3, r0
 8003348:	72fb      	strb	r3, [r7, #11]
 800334a:	460b      	mov	r3, r1
 800334c:	813b      	strh	r3, [r7, #8]
 800334e:	4613      	mov	r3, r2
 8003350:	80fb      	strh	r3, [r7, #6]

    CO_EM_t *em = emPr->em;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	68db      	ldr	r3, [r3, #12]
 8003356:	61bb      	str	r3, [r7, #24]
    uint8_t errorRegister;

    /* verify errors from driver and other */
    CO_CANverifyErrors(emPr->CANdev);
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	691b      	ldr	r3, [r3, #16]
 800335c:	4618      	mov	r0, r3
 800335e:	f004 fc58 	bl	8007c12 <CO_CANverifyErrors>
    if(em->wrongErrorReport != 0U){
 8003362:	69bb      	ldr	r3, [r7, #24]
 8003364:	f893 3065 	ldrb.w	r3, [r3, #101]	; 0x65
 8003368:	2b00      	cmp	r3, #0
 800336a:	d00c      	beq.n	8003386 <CO_EM_process+0x4e>
        CO_errorReport(em, CO_EM_WRONG_ERROR_REPORT, CO_EMC_SOFTWARE_INTERNAL, (uint32_t)em->wrongErrorReport);
 800336c:	69bb      	ldr	r3, [r7, #24]
 800336e:	f893 3065 	ldrb.w	r3, [r3, #101]	; 0x65
 8003372:	f44f 42c2 	mov.w	r2, #24832	; 0x6100
 8003376:	2128      	movs	r1, #40	; 0x28
 8003378:	69b8      	ldr	r0, [r7, #24]
 800337a:	f000 f8cf 	bl	800351c <CO_errorReport>
        em->wrongErrorReport = 0U;
 800337e:	69bb      	ldr	r3, [r7, #24]
 8003380:	2200      	movs	r2, #0
 8003382:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
    }


    /* calculate Error register */
    errorRegister = 0U;
 8003386:	2300      	movs	r3, #0
 8003388:	77fb      	strb	r3, [r7, #31]
    /* generic error */
    if(em->errorStatusBits[5]){
 800338a:	69bb      	ldr	r3, [r7, #24]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	3305      	adds	r3, #5
 8003390:	781b      	ldrb	r3, [r3, #0]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d003      	beq.n	800339e <CO_EM_process+0x66>
        errorRegister |= CO_ERR_REG_GENERIC_ERR;
 8003396:	7ffb      	ldrb	r3, [r7, #31]
 8003398:	f043 0301 	orr.w	r3, r3, #1
 800339c:	77fb      	strb	r3, [r7, #31]
    }
    /* communication error (overrun, error state) */
    if(em->errorStatusBits[2] || em->errorStatusBits[3]){
 800339e:	69bb      	ldr	r3, [r7, #24]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	3302      	adds	r3, #2
 80033a4:	781b      	ldrb	r3, [r3, #0]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d105      	bne.n	80033b6 <CO_EM_process+0x7e>
 80033aa:	69bb      	ldr	r3, [r7, #24]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	3303      	adds	r3, #3
 80033b0:	781b      	ldrb	r3, [r3, #0]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d003      	beq.n	80033be <CO_EM_process+0x86>
        errorRegister |= CO_ERR_REG_COMM_ERR;
 80033b6:	7ffb      	ldrb	r3, [r7, #31]
 80033b8:	f043 0310 	orr.w	r3, r3, #16
 80033bc:	77fb      	strb	r3, [r7, #31]
    }
    *emPr->errorRegister = (*emPr->errorRegister & 0xEEU) | errorRegister;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	781b      	ldrb	r3, [r3, #0]
 80033c4:	f023 0311 	bic.w	r3, r3, #17
 80033c8:	b2d9      	uxtb	r1, r3
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	7ffa      	ldrb	r2, [r7, #31]
 80033d0:	430a      	orrs	r2, r1
 80033d2:	b2d2      	uxtb	r2, r2
 80033d4:	701a      	strb	r2, [r3, #0]

    /* inhibit time */
    if(emPr->inhibitEmTimer < emInhTime){
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	895b      	ldrh	r3, [r3, #10]
 80033da:	88fa      	ldrh	r2, [r7, #6]
 80033dc:	429a      	cmp	r2, r3
 80033de:	d906      	bls.n	80033ee <CO_EM_process+0xb6>
        emPr->inhibitEmTimer += timeDifference_100us;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	895a      	ldrh	r2, [r3, #10]
 80033e4:	893b      	ldrh	r3, [r7, #8]
 80033e6:	4413      	add	r3, r2
 80033e8:	b29a      	uxth	r2, r3
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	815a      	strh	r2, [r3, #10]
    }

    /* send Emergency message. */
    if(     NMTisPreOrOperational &&
 80033ee:	7afb      	ldrb	r3, [r7, #11]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	f000 808f 	beq.w	8003514 <CO_EM_process+0x1dc>
            !emPr->CANtxBuff->bufferFull &&
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	695b      	ldr	r3, [r3, #20]
 80033fa:	7b5b      	ldrb	r3, [r3, #13]
 80033fc:	b2db      	uxtb	r3, r3
    if(     NMTisPreOrOperational &&
 80033fe:	2b00      	cmp	r3, #0
 8003400:	f040 8088 	bne.w	8003514 <CO_EM_process+0x1dc>
            emPr->inhibitEmTimer >= emInhTime &&
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	895b      	ldrh	r3, [r3, #10]
            !emPr->CANtxBuff->bufferFull &&
 8003408:	88fa      	ldrh	r2, [r7, #6]
 800340a:	429a      	cmp	r2, r3
 800340c:	f200 8082 	bhi.w	8003514 <CO_EM_process+0x1dc>
            (em->bufReadPtr != em->bufWritePtr || em->bufFull))
 8003410:	69bb      	ldr	r3, [r7, #24]
 8003412:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003414:	69bb      	ldr	r3, [r7, #24]
 8003416:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
            emPr->inhibitEmTimer >= emInhTime &&
 8003418:	429a      	cmp	r2, r3
 800341a:	d104      	bne.n	8003426 <CO_EM_process+0xee>
            (em->bufReadPtr != em->bufWritePtr || em->bufFull))
 800341c:	69bb      	ldr	r3, [r7, #24]
 800341e:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8003422:	2b00      	cmp	r3, #0
 8003424:	d076      	beq.n	8003514 <CO_EM_process+0x1dc>
    {
        uint32_t preDEF;    /* preDefinedErrorField */
        
        /* add error register */
        em->bufReadPtr[2] = *emPr->errorRegister;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681a      	ldr	r2, [r3, #0]
 800342a:	69bb      	ldr	r3, [r7, #24]
 800342c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800342e:	3302      	adds	r3, #2
 8003430:	7812      	ldrb	r2, [r2, #0]
 8003432:	701a      	strb	r2, [r3, #0]

        /* copy data to CAN emergency message */
        CO_memcpy(emPr->CANtxBuff->data, em->bufReadPtr, 8U);
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	695b      	ldr	r3, [r3, #20]
 8003438:	1d58      	adds	r0, r3, #5
 800343a:	69bb      	ldr	r3, [r7, #24]
 800343c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800343e:	2208      	movs	r2, #8
 8003440:	4619      	mov	r1, r3
 8003442:	f001 ffd9 	bl	80053f8 <CO_memcpy>
        CO_memcpy((uint8_t*)&preDEF, em->bufReadPtr, 4U);
 8003446:	69bb      	ldr	r3, [r7, #24]
 8003448:	6e19      	ldr	r1, [r3, #96]	; 0x60
 800344a:	f107 0314 	add.w	r3, r7, #20
 800344e:	2204      	movs	r2, #4
 8003450:	4618      	mov	r0, r3
 8003452:	f001 ffd1 	bl	80053f8 <CO_memcpy>
        em->bufReadPtr += 8;
 8003456:	69bb      	ldr	r3, [r7, #24]
 8003458:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800345a:	f103 0208 	add.w	r2, r3, #8
 800345e:	69bb      	ldr	r3, [r7, #24]
 8003460:	661a      	str	r2, [r3, #96]	; 0x60

        /* Update read buffer pointer and reset inhibit timer */
        if(em->bufReadPtr == em->bufEnd){
 8003462:	69bb      	ldr	r3, [r7, #24]
 8003464:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003466:	69bb      	ldr	r3, [r7, #24]
 8003468:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800346a:	429a      	cmp	r2, r3
 800346c:	d103      	bne.n	8003476 <CO_EM_process+0x13e>
            em->bufReadPtr = em->buf;
 800346e:	69bb      	ldr	r3, [r7, #24]
 8003470:	1d5a      	adds	r2, r3, #5
 8003472:	69bb      	ldr	r3, [r7, #24]
 8003474:	661a      	str	r2, [r3, #96]	; 0x60
        }
        emPr->inhibitEmTimer = 0U;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	2200      	movs	r2, #0
 800347a:	815a      	strh	r2, [r3, #10]

        /* verify message buffer overflow, then clear full flag */
        if(em->bufFull == 2U){
 800347c:	69bb      	ldr	r3, [r7, #24]
 800347e:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8003482:	2b02      	cmp	r3, #2
 8003484:	d10b      	bne.n	800349e <CO_EM_process+0x166>
            em->bufFull = 0U;    /* will be updated below */
 8003486:	69bb      	ldr	r3, [r7, #24]
 8003488:	2200      	movs	r2, #0
 800348a:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
            CO_errorReport(em, CO_EM_EMERGENCY_BUFFER_FULL, CO_EMC_GENERIC, 0U);
 800348e:	2300      	movs	r3, #0
 8003490:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003494:	2120      	movs	r1, #32
 8003496:	69b8      	ldr	r0, [r7, #24]
 8003498:	f000 f840 	bl	800351c <CO_errorReport>
 800349c:	e003      	b.n	80034a6 <CO_EM_process+0x16e>
        }
        else{
            em->bufFull = 0;
 800349e:	69bb      	ldr	r3, [r7, #24]
 80034a0:	2200      	movs	r2, #0
 80034a2:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
        }

        /* write to 'pre-defined error field' (object dictionary, index 0x1003) */
        if(emPr->preDefErr){
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	685b      	ldr	r3, [r3, #4]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d029      	beq.n	8003502 <CO_EM_process+0x1ca>
            uint8_t i;

            if(emPr->preDefErrNoOfErrors < emPr->preDefErrSize)
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	7a5a      	ldrb	r2, [r3, #9]
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	7a1b      	ldrb	r3, [r3, #8]
 80034b6:	429a      	cmp	r2, r3
 80034b8:	d205      	bcs.n	80034c6 <CO_EM_process+0x18e>
                emPr->preDefErrNoOfErrors++;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	7a5b      	ldrb	r3, [r3, #9]
 80034be:	3301      	adds	r3, #1
 80034c0:	b2da      	uxtb	r2, r3
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	725a      	strb	r2, [r3, #9]
            for(i=emPr->preDefErrNoOfErrors-1; i>0; i--)
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	7a5b      	ldrb	r3, [r3, #9]
 80034ca:	3b01      	subs	r3, #1
 80034cc:	77bb      	strb	r3, [r7, #30]
 80034ce:	e011      	b.n	80034f4 <CO_EM_process+0x1bc>
                emPr->preDefErr[i] = emPr->preDefErr[i-1];
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	685a      	ldr	r2, [r3, #4]
 80034d4:	7fbb      	ldrb	r3, [r7, #30]
 80034d6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80034da:	3b01      	subs	r3, #1
 80034dc:	009b      	lsls	r3, r3, #2
 80034de:	441a      	add	r2, r3
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	6859      	ldr	r1, [r3, #4]
 80034e4:	7fbb      	ldrb	r3, [r7, #30]
 80034e6:	009b      	lsls	r3, r3, #2
 80034e8:	440b      	add	r3, r1
 80034ea:	6812      	ldr	r2, [r2, #0]
 80034ec:	601a      	str	r2, [r3, #0]
            for(i=emPr->preDefErrNoOfErrors-1; i>0; i--)
 80034ee:	7fbb      	ldrb	r3, [r7, #30]
 80034f0:	3b01      	subs	r3, #1
 80034f2:	77bb      	strb	r3, [r7, #30]
 80034f4:	7fbb      	ldrb	r3, [r7, #30]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d1ea      	bne.n	80034d0 <CO_EM_process+0x198>
            emPr->preDefErr[0] = preDEF;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	697a      	ldr	r2, [r7, #20]
 8003500:	601a      	str	r2, [r3, #0]
        }

        /* send CAN message */
        CO_CANsend(emPr->CANdev, emPr->CANtxBuff);
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	691a      	ldr	r2, [r3, #16]
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	695b      	ldr	r3, [r3, #20]
 800350a:	4619      	mov	r1, r3
 800350c:	4610      	mov	r0, r2
 800350e:	f004 fac9 	bl	8007aa4 <CO_CANsend>
    }

    return;
 8003512:	bf00      	nop
 8003514:	bf00      	nop
}
 8003516:	3720      	adds	r7, #32
 8003518:	46bd      	mov	sp, r7
 800351a:	bd80      	pop	{r7, pc}

0800351c <CO_errorReport>:


/******************************************************************************/
void CO_errorReport(CO_EM_t *em, const uint8_t errorBit, const uint16_t errorCode, const uint32_t infoCode){
 800351c:	b580      	push	{r7, lr}
 800351e:	b08c      	sub	sp, #48	; 0x30
 8003520:	af00      	add	r7, sp, #0
 8003522:	60f8      	str	r0, [r7, #12]
 8003524:	607b      	str	r3, [r7, #4]
 8003526:	460b      	mov	r3, r1
 8003528:	72fb      	strb	r3, [r7, #11]
 800352a:	4613      	mov	r3, r2
 800352c:	813b      	strh	r3, [r7, #8]
    uint8_t index = errorBit >> 3;
 800352e:	7afb      	ldrb	r3, [r7, #11]
 8003530:	08db      	lsrs	r3, r3, #3
 8003532:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    uint8_t bitmask = 1 << (errorBit & 0x7);
 8003536:	7afb      	ldrb	r3, [r7, #11]
 8003538:	f003 0307 	and.w	r3, r3, #7
 800353c:	2201      	movs	r2, #1
 800353e:	fa02 f303 	lsl.w	r3, r2, r3
 8003542:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
    uint8_t *errorStatusBits = 0;
 8003546:	2300      	movs	r3, #0
 8003548:	62fb      	str	r3, [r7, #44]	; 0x2c
    bool_t sendEmergency = true;
 800354a:	2301      	movs	r3, #1
 800354c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

    if(em == NULL){
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	2b00      	cmp	r3, #0
 8003554:	d103      	bne.n	800355e <CO_errorReport+0x42>
        sendEmergency = false;
 8003556:	2300      	movs	r3, #0
 8003558:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800355c:	e01e      	b.n	800359c <CO_errorReport+0x80>
    }
    else if(index >= em->errorStatusBitsSize){
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	791b      	ldrb	r3, [r3, #4]
 8003562:	f897 202a 	ldrb.w	r2, [r7, #42]	; 0x2a
 8003566:	429a      	cmp	r2, r3
 8003568:	d307      	bcc.n	800357a <CO_errorReport+0x5e>
        /* if errorBit value not supported, send emergency 'CO_EM_WRONG_ERROR_REPORT' */
        em->wrongErrorReport = errorBit;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	7afa      	ldrb	r2, [r7, #11]
 800356e:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
        sendEmergency = false;
 8003572:	2300      	movs	r3, #0
 8003574:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003578:	e010      	b.n	800359c <CO_errorReport+0x80>
    }
    else{
        errorStatusBits = &em->errorStatusBits[index];
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	681a      	ldr	r2, [r3, #0]
 800357e:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8003582:	4413      	add	r3, r2
 8003584:	62fb      	str	r3, [r7, #44]	; 0x2c
        /* if error was already reported, do nothing */
        if((*errorStatusBits & bitmask) != 0){
 8003586:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003588:	781a      	ldrb	r2, [r3, #0]
 800358a:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800358e:	4013      	ands	r3, r2
 8003590:	b2db      	uxtb	r3, r3
 8003592:	2b00      	cmp	r3, #0
 8003594:	d002      	beq.n	800359c <CO_errorReport+0x80>
            sendEmergency = false;
 8003596:	2300      	movs	r3, #0
 8003598:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        }
    }

    if(sendEmergency){
 800359c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d05e      	beq.n	8003662 <CO_errorReport+0x146>
        /* set error bit */
        if(errorBit){
 80035a4:	7afb      	ldrb	r3, [r7, #11]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d007      	beq.n	80035ba <CO_errorReport+0x9e>
            /* any error except NO_ERROR */
            *errorStatusBits |= bitmask;
 80035aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035ac:	781a      	ldrb	r2, [r3, #0]
 80035ae:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 80035b2:	4313      	orrs	r3, r2
 80035b4:	b2da      	uxtb	r2, r3
 80035b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035b8:	701a      	strb	r2, [r3, #0]
        }

        /* verify buffer full, set overflow */
        if(em->bufFull){
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d004      	beq.n	80035ce <CO_errorReport+0xb2>
            em->bufFull = 2;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	2202      	movs	r2, #2
 80035c8:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
            if(em->pFunctSignal != NULL) {
                em->pFunctSignal();
            }
        }
    }
}
 80035cc:	e049      	b.n	8003662 <CO_errorReport+0x146>
            CO_memcpySwap2(&bufCopy[0], &errorCode);
 80035ce:	f107 0208 	add.w	r2, r7, #8
 80035d2:	f107 0314 	add.w	r3, r7, #20
 80035d6:	4611      	mov	r1, r2
 80035d8:	4618      	mov	r0, r3
 80035da:	f001 ff60 	bl	800549e <CO_memcpySwap2>
            bufCopy[2] = 0; /* error register will be set later */
 80035de:	2300      	movs	r3, #0
 80035e0:	75bb      	strb	r3, [r7, #22]
            bufCopy[3] = errorBit;
 80035e2:	7afb      	ldrb	r3, [r7, #11]
 80035e4:	75fb      	strb	r3, [r7, #23]
            CO_memcpySwap4(&bufCopy[4], &infoCode);
 80035e6:	1d3a      	adds	r2, r7, #4
 80035e8:	f107 0314 	add.w	r3, r7, #20
 80035ec:	3304      	adds	r3, #4
 80035ee:	4611      	mov	r1, r2
 80035f0:	4618      	mov	r0, r3
 80035f2:	f001 ff6c 	bl	80054ce <CO_memcpySwap4>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80035f6:	f3ef 8310 	mrs	r3, PRIMASK
 80035fa:	623b      	str	r3, [r7, #32]
  return(result);
 80035fc:	6a3b      	ldr	r3, [r7, #32]
            CO_LOCK_EMCY();
 80035fe:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 8003600:	b672      	cpsid	i
}
 8003602:	bf00      	nop
            CO_memcpy(em->bufWritePtr, &bufCopy[0], 8);
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003608:	f107 0114 	add.w	r1, r7, #20
 800360c:	2208      	movs	r2, #8
 800360e:	4618      	mov	r0, r3
 8003610:	f001 fef2 	bl	80053f8 <CO_memcpy>
            em->bufWritePtr += 8;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003618:	f103 0208 	add.w	r2, r3, #8
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	65da      	str	r2, [r3, #92]	; 0x5c
            if(em->bufWritePtr == em->bufEnd) em->bufWritePtr = em->buf;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003628:	429a      	cmp	r2, r3
 800362a:	d103      	bne.n	8003634 <CO_errorReport+0x118>
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	1d5a      	adds	r2, r3, #5
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	65da      	str	r2, [r3, #92]	; 0x5c
            if(em->bufWritePtr == em->bufReadPtr) em->bufFull = 1;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800363c:	429a      	cmp	r2, r3
 800363e:	d103      	bne.n	8003648 <CO_errorReport+0x12c>
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	2201      	movs	r2, #1
 8003644:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
 8003648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800364a:	61fb      	str	r3, [r7, #28]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800364c:	69fb      	ldr	r3, [r7, #28]
 800364e:	f383 8810 	msr	PRIMASK, r3
}
 8003652:	bf00      	nop
            if(em->pFunctSignal != NULL) {
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003658:	2b00      	cmp	r3, #0
 800365a:	d002      	beq.n	8003662 <CO_errorReport+0x146>
                em->pFunctSignal();
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003660:	4798      	blx	r3
}
 8003662:	bf00      	nop
 8003664:	3730      	adds	r7, #48	; 0x30
 8003666:	46bd      	mov	sp, r7
 8003668:	bd80      	pop	{r7, pc}

0800366a <CO_errorReset>:


/******************************************************************************/
void CO_errorReset(CO_EM_t *em, const uint8_t errorBit, const uint32_t infoCode){
 800366a:	b580      	push	{r7, lr}
 800366c:	b08c      	sub	sp, #48	; 0x30
 800366e:	af00      	add	r7, sp, #0
 8003670:	60f8      	str	r0, [r7, #12]
 8003672:	460b      	mov	r3, r1
 8003674:	607a      	str	r2, [r7, #4]
 8003676:	72fb      	strb	r3, [r7, #11]
    uint8_t index = errorBit >> 3;
 8003678:	7afb      	ldrb	r3, [r7, #11]
 800367a:	08db      	lsrs	r3, r3, #3
 800367c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    uint8_t bitmask = 1 << (errorBit & 0x7);
 8003680:	7afb      	ldrb	r3, [r7, #11]
 8003682:	f003 0307 	and.w	r3, r3, #7
 8003686:	2201      	movs	r2, #1
 8003688:	fa02 f303 	lsl.w	r3, r2, r3
 800368c:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
    uint8_t *errorStatusBits = 0;
 8003690:	2300      	movs	r3, #0
 8003692:	62fb      	str	r3, [r7, #44]	; 0x2c
    bool_t sendEmergency = true;
 8003694:	2301      	movs	r3, #1
 8003696:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

    if(em == NULL){
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d103      	bne.n	80036a8 <CO_errorReset+0x3e>
        sendEmergency = false;
 80036a0:	2300      	movs	r3, #0
 80036a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80036a6:	e01e      	b.n	80036e6 <CO_errorReset+0x7c>
    }
    else if(index >= em->errorStatusBitsSize){
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	791b      	ldrb	r3, [r3, #4]
 80036ac:	f897 202a 	ldrb.w	r2, [r7, #42]	; 0x2a
 80036b0:	429a      	cmp	r2, r3
 80036b2:	d307      	bcc.n	80036c4 <CO_errorReset+0x5a>
        /* if errorBit value not supported, send emergency 'CO_EM_WRONG_ERROR_REPORT' */
        em->wrongErrorReport = errorBit;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	7afa      	ldrb	r2, [r7, #11]
 80036b8:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
        sendEmergency = false;
 80036bc:	2300      	movs	r3, #0
 80036be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80036c2:	e010      	b.n	80036e6 <CO_errorReset+0x7c>
    }
    else{
        errorStatusBits = &em->errorStatusBits[index];
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681a      	ldr	r2, [r3, #0]
 80036c8:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 80036cc:	4413      	add	r3, r2
 80036ce:	62fb      	str	r3, [r7, #44]	; 0x2c
        /* if error was allready cleared, do nothing */
        if((*errorStatusBits & bitmask) == 0){
 80036d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036d2:	781a      	ldrb	r2, [r3, #0]
 80036d4:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 80036d8:	4013      	ands	r3, r2
 80036da:	b2db      	uxtb	r3, r3
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d102      	bne.n	80036e6 <CO_errorReset+0x7c>
            sendEmergency = false;
 80036e0:	2300      	movs	r3, #0
 80036e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        }
    }

    if(sendEmergency){
 80036e6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d05b      	beq.n	80037a6 <CO_errorReset+0x13c>
        /* erase error bit */
        *errorStatusBits &= ~bitmask;
 80036ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036f0:	781b      	ldrb	r3, [r3, #0]
 80036f2:	b25a      	sxtb	r2, r3
 80036f4:	f997 3029 	ldrsb.w	r3, [r7, #41]	; 0x29
 80036f8:	43db      	mvns	r3, r3
 80036fa:	b25b      	sxtb	r3, r3
 80036fc:	4013      	ands	r3, r2
 80036fe:	b25b      	sxtb	r3, r3
 8003700:	b2da      	uxtb	r2, r3
 8003702:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003704:	701a      	strb	r2, [r3, #0]

        /* verify buffer full */
        if(em->bufFull){
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 800370c:	2b00      	cmp	r3, #0
 800370e:	d004      	beq.n	800371a <CO_errorReset+0xb0>
            em->bufFull = 2;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	2202      	movs	r2, #2
 8003714:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
            if(em->pFunctSignal != NULL) {
                em->pFunctSignal();
            }
        }
    }
}
 8003718:	e045      	b.n	80037a6 <CO_errorReset+0x13c>
            bufCopy[0] = 0;
 800371a:	2300      	movs	r3, #0
 800371c:	753b      	strb	r3, [r7, #20]
            bufCopy[1] = 0;
 800371e:	2300      	movs	r3, #0
 8003720:	757b      	strb	r3, [r7, #21]
            bufCopy[2] = 0; /* error register will be set later */
 8003722:	2300      	movs	r3, #0
 8003724:	75bb      	strb	r3, [r7, #22]
            bufCopy[3] = errorBit;
 8003726:	7afb      	ldrb	r3, [r7, #11]
 8003728:	75fb      	strb	r3, [r7, #23]
            CO_memcpySwap4(&bufCopy[4], &infoCode);
 800372a:	1d3a      	adds	r2, r7, #4
 800372c:	f107 0314 	add.w	r3, r7, #20
 8003730:	3304      	adds	r3, #4
 8003732:	4611      	mov	r1, r2
 8003734:	4618      	mov	r0, r3
 8003736:	f001 feca 	bl	80054ce <CO_memcpySwap4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800373a:	f3ef 8310 	mrs	r3, PRIMASK
 800373e:	623b      	str	r3, [r7, #32]
  return(result);
 8003740:	6a3b      	ldr	r3, [r7, #32]
            CO_LOCK_EMCY();
 8003742:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 8003744:	b672      	cpsid	i
}
 8003746:	bf00      	nop
            CO_memcpy(em->bufWritePtr, &bufCopy[0], 8);
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800374c:	f107 0114 	add.w	r1, r7, #20
 8003750:	2208      	movs	r2, #8
 8003752:	4618      	mov	r0, r3
 8003754:	f001 fe50 	bl	80053f8 <CO_memcpy>
            em->bufWritePtr += 8;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800375c:	f103 0208 	add.w	r2, r3, #8
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	65da      	str	r2, [r3, #92]	; 0x5c
            if(em->bufWritePtr == em->bufEnd) em->bufWritePtr = em->buf;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800376c:	429a      	cmp	r2, r3
 800376e:	d103      	bne.n	8003778 <CO_errorReset+0x10e>
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	1d5a      	adds	r2, r3, #5
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	65da      	str	r2, [r3, #92]	; 0x5c
            if(em->bufWritePtr == em->bufReadPtr) em->bufFull = 1;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003780:	429a      	cmp	r2, r3
 8003782:	d103      	bne.n	800378c <CO_errorReset+0x122>
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	2201      	movs	r2, #1
 8003788:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
 800378c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800378e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003790:	69fb      	ldr	r3, [r7, #28]
 8003792:	f383 8810 	msr	PRIMASK, r3
}
 8003796:	bf00      	nop
            if(em->pFunctSignal != NULL) {
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800379c:	2b00      	cmp	r3, #0
 800379e:	d002      	beq.n	80037a6 <CO_errorReset+0x13c>
                em->pFunctSignal();
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80037a4:	4798      	blx	r3
}
 80037a6:	bf00      	nop
 80037a8:	3730      	adds	r7, #48	; 0x30
 80037aa:	46bd      	mov	sp, r7
 80037ac:	bd80      	pop	{r7, pc}

080037ae <CO_isError>:


/******************************************************************************/
bool_t CO_isError(CO_EM_t *em, const uint8_t errorBit){
 80037ae:	b480      	push	{r7}
 80037b0:	b085      	sub	sp, #20
 80037b2:	af00      	add	r7, sp, #0
 80037b4:	6078      	str	r0, [r7, #4]
 80037b6:	460b      	mov	r3, r1
 80037b8:	70fb      	strb	r3, [r7, #3]
    uint8_t index = errorBit >> 3;
 80037ba:	78fb      	ldrb	r3, [r7, #3]
 80037bc:	08db      	lsrs	r3, r3, #3
 80037be:	73bb      	strb	r3, [r7, #14]
    uint8_t bitmask = 1 << (errorBit & 0x7);
 80037c0:	78fb      	ldrb	r3, [r7, #3]
 80037c2:	f003 0307 	and.w	r3, r3, #7
 80037c6:	2201      	movs	r2, #1
 80037c8:	fa02 f303 	lsl.w	r3, r2, r3
 80037cc:	737b      	strb	r3, [r7, #13]
    bool_t ret = false;
 80037ce:	2300      	movs	r3, #0
 80037d0:	73fb      	strb	r3, [r7, #15]

    if(em != NULL && index < em->errorStatusBitsSize){
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d010      	beq.n	80037fa <CO_isError+0x4c>
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	791b      	ldrb	r3, [r3, #4]
 80037dc:	7bba      	ldrb	r2, [r7, #14]
 80037de:	429a      	cmp	r2, r3
 80037e0:	d20b      	bcs.n	80037fa <CO_isError+0x4c>
        if((em->errorStatusBits[index] & bitmask) != 0){
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681a      	ldr	r2, [r3, #0]
 80037e6:	7bbb      	ldrb	r3, [r7, #14]
 80037e8:	4413      	add	r3, r2
 80037ea:	781a      	ldrb	r2, [r3, #0]
 80037ec:	7b7b      	ldrb	r3, [r7, #13]
 80037ee:	4013      	ands	r3, r2
 80037f0:	b2db      	uxtb	r3, r3
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d001      	beq.n	80037fa <CO_isError+0x4c>
            ret = true;
 80037f6:	2301      	movs	r3, #1
 80037f8:	73fb      	strb	r3, [r7, #15]
        }
    }

    return ret;
 80037fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	3714      	adds	r7, #20
 8003800:	46bd      	mov	sp, r7
 8003802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003806:	4770      	bx	lr

08003808 <CO_HBcons_receive>:
 * Function will be called (by CAN receive interrupt) every time, when CAN
 * message with correct identifier will be received. For more information and
 * description of parameters see file CO_driver.h.
 */
static void CO_HBcons_receive(void *object, const CO_CANrxMsg_t *msg);
static void CO_HBcons_receive(void *object, const CO_CANrxMsg_t *msg){
 8003808:	b480      	push	{r7}
 800380a:	b085      	sub	sp, #20
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
 8003810:	6039      	str	r1, [r7, #0]
    CO_HBconsNode_t *HBconsNode;

    HBconsNode = (CO_HBconsNode_t*) object; /* this is the correct pointer type of the first argument */
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	60fb      	str	r3, [r7, #12]

    /* verify message length */
    if(msg->DLC == 1){
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	f893 3020 	ldrb.w	r3, [r3, #32]
 800381c:	2b01      	cmp	r3, #1
 800381e:	d107      	bne.n	8003830 <CO_HBcons_receive+0x28>
        /* copy data and set 'new message' flag. */
        HBconsNode->NMTstate = msg->data[0];
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	701a      	strb	r2, [r3, #0]
        HBconsNode->CANrxNew = true;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	2201      	movs	r2, #1
 800382e:	719a      	strb	r2, [r3, #6]
    }
}
 8003830:	bf00      	nop
 8003832:	3714      	adds	r7, #20
 8003834:	46bd      	mov	sp, r7
 8003836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383a:	4770      	bx	lr

0800383c <CO_HBcons_monitoredNodeConfig>:
 */
static void CO_HBcons_monitoredNodeConfig(
        CO_HBconsumer_t        *HBcons,
        uint8_t                 idx,
        uint32_t                HBconsTime)
{
 800383c:	b590      	push	{r4, r7, lr}
 800383e:	b08b      	sub	sp, #44	; 0x2c
 8003840:	af04      	add	r7, sp, #16
 8003842:	60f8      	str	r0, [r7, #12]
 8003844:	460b      	mov	r3, r1
 8003846:	607a      	str	r2, [r7, #4]
 8003848:	72fb      	strb	r3, [r7, #11]
    uint16_t COB_ID;
    uint16_t NodeID;
    CO_HBconsNode_t *monitoredNode;

    if(idx >= HBcons->numberOfMonitoredNodes) return;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	7b1b      	ldrb	r3, [r3, #12]
 800384e:	7afa      	ldrb	r2, [r7, #11]
 8003850:	429a      	cmp	r2, r3
 8003852:	d23d      	bcs.n	80038d0 <CO_HBcons_monitoredNodeConfig+0x94>

    NodeID = (uint16_t)((HBconsTime>>16)&0xFF);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	0c1b      	lsrs	r3, r3, #16
 8003858:	b29b      	uxth	r3, r3
 800385a:	b2db      	uxtb	r3, r3
 800385c:	82bb      	strh	r3, [r7, #20]
    monitoredNode = &HBcons->monitoredNodes[idx];
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	689a      	ldr	r2, [r3, #8]
 8003862:	7afb      	ldrb	r3, [r7, #11]
 8003864:	00db      	lsls	r3, r3, #3
 8003866:	4413      	add	r3, r2
 8003868:	613b      	str	r3, [r7, #16]
    monitoredNode->time = (uint16_t)HBconsTime;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	b29a      	uxth	r2, r3
 800386e:	693b      	ldr	r3, [r7, #16]
 8003870:	809a      	strh	r2, [r3, #4]
    monitoredNode->NMTstate = 0;
 8003872:	693b      	ldr	r3, [r7, #16]
 8003874:	2200      	movs	r2, #0
 8003876:	701a      	strb	r2, [r3, #0]
    monitoredNode->monStarted = false;
 8003878:	693b      	ldr	r3, [r7, #16]
 800387a:	2200      	movs	r2, #0
 800387c:	705a      	strb	r2, [r3, #1]

    /* is channel used */
    if(NodeID && monitoredNode->time){
 800387e:	8abb      	ldrh	r3, [r7, #20]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d008      	beq.n	8003896 <CO_HBcons_monitoredNodeConfig+0x5a>
 8003884:	693b      	ldr	r3, [r7, #16]
 8003886:	889b      	ldrh	r3, [r3, #4]
 8003888:	2b00      	cmp	r3, #0
 800388a:	d004      	beq.n	8003896 <CO_HBcons_monitoredNodeConfig+0x5a>
        COB_ID = NodeID + 0x700;
 800388c:	8abb      	ldrh	r3, [r7, #20]
 800388e:	f503 63e0 	add.w	r3, r3, #1792	; 0x700
 8003892:	82fb      	strh	r3, [r7, #22]
 8003894:	e004      	b.n	80038a0 <CO_HBcons_monitoredNodeConfig+0x64>
    }
    else{
        COB_ID = 0;
 8003896:	2300      	movs	r3, #0
 8003898:	82fb      	strh	r3, [r7, #22]
        monitoredNode->time = 0;
 800389a:	693b      	ldr	r3, [r7, #16]
 800389c:	2200      	movs	r2, #0
 800389e:	809a      	strh	r2, [r3, #4]
    }

    /* configure Heartbeat consumer CAN reception */
    CO_CANrxBufferInit(
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	6918      	ldr	r0, [r3, #16]
            HBcons->CANdevRx,
            HBcons->CANdevRxIdxStart + idx,
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	8a9a      	ldrh	r2, [r3, #20]
    CO_CANrxBufferInit(
 80038a8:	7afb      	ldrb	r3, [r7, #11]
 80038aa:	b29b      	uxth	r3, r3
 80038ac:	4413      	add	r3, r2
 80038ae:	b299      	uxth	r1, r3
            COB_ID,
            0x7FF,
            0,
            (void*)&HBcons->monitoredNodes[idx],
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	689a      	ldr	r2, [r3, #8]
 80038b4:	7afb      	ldrb	r3, [r7, #11]
 80038b6:	00db      	lsls	r3, r3, #3
 80038b8:	4413      	add	r3, r2
    CO_CANrxBufferInit(
 80038ba:	8afa      	ldrh	r2, [r7, #22]
 80038bc:	4c06      	ldr	r4, [pc, #24]	; (80038d8 <CO_HBcons_monitoredNodeConfig+0x9c>)
 80038be:	9402      	str	r4, [sp, #8]
 80038c0:	9301      	str	r3, [sp, #4]
 80038c2:	2300      	movs	r3, #0
 80038c4:	9300      	str	r3, [sp, #0]
 80038c6:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80038ca:	f004 f824 	bl	8007916 <CO_CANrxBufferInit>
 80038ce:	e000      	b.n	80038d2 <CO_HBcons_monitoredNodeConfig+0x96>
    if(idx >= HBcons->numberOfMonitoredNodes) return;
 80038d0:	bf00      	nop
            CO_HBcons_receive);
}
 80038d2:	371c      	adds	r7, #28
 80038d4:	46bd      	mov	sp, r7
 80038d6:	bd90      	pop	{r4, r7, pc}
 80038d8:	08003809 	.word	0x08003809

080038dc <CO_ODF_1016>:
 * OD function for accessing _Consumer Heartbeat Time_ (index 0x1016) from SDO server.
 *
 * For more information see file CO_SDO.h.
 */
static CO_SDO_abortCode_t CO_ODF_1016(CO_ODF_arg_t *ODF_arg);
static CO_SDO_abortCode_t CO_ODF_1016(CO_ODF_arg_t *ODF_arg){
 80038dc:	b580      	push	{r7, lr}
 80038de:	b08a      	sub	sp, #40	; 0x28
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
    CO_HBconsumer_t *HBcons;
    uint32_t value;
    CO_SDO_abortCode_t ret = CO_SDO_AB_NONE;
 80038e4:	2300      	movs	r3, #0
 80038e6:	627b      	str	r3, [r7, #36]	; 0x24

    HBcons = (CO_HBconsumer_t*) ODF_arg->object;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	61fb      	str	r3, [r7, #28]
    value = CO_getUint32(ODF_arg->data);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	4618      	mov	r0, r3
 80038f4:	f001 fda0 	bl	8005438 <CO_getUint32>
 80038f8:	61b8      	str	r0, [r7, #24]

    if(!ODF_arg->reading){
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	7ddb      	ldrb	r3, [r3, #23]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d14d      	bne.n	800399e <CO_ODF_1016+0xc2>
        uint8_t NodeID;
        uint16_t HBconsTime;

        NodeID = (value >> 16U) & 0xFFU;
 8003902:	69bb      	ldr	r3, [r7, #24]
 8003904:	0c1b      	lsrs	r3, r3, #16
 8003906:	75fb      	strb	r3, [r7, #23]
        HBconsTime = value & 0xFFFFU;
 8003908:	69bb      	ldr	r3, [r7, #24]
 800390a:	82bb      	strh	r3, [r7, #20]

        if((value & 0xFF800000U) != 0){
 800390c:	69bb      	ldr	r3, [r7, #24]
 800390e:	0ddb      	lsrs	r3, r3, #23
 8003910:	05db      	lsls	r3, r3, #23
 8003912:	2b00      	cmp	r3, #0
 8003914:	d002      	beq.n	800391c <CO_ODF_1016+0x40>
            ret = CO_SDO_AB_PRAM_INCOMPAT;
 8003916:	4b24      	ldr	r3, [pc, #144]	; (80039a8 <CO_ODF_1016+0xcc>)
 8003918:	627b      	str	r3, [r7, #36]	; 0x24
 800391a:	e034      	b.n	8003986 <CO_ODF_1016+0xaa>
        }
        else if((HBconsTime != 0) && (NodeID != 0)){
 800391c:	8abb      	ldrh	r3, [r7, #20]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d02f      	beq.n	8003982 <CO_ODF_1016+0xa6>
 8003922:	7dfb      	ldrb	r3, [r7, #23]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d02c      	beq.n	8003982 <CO_ODF_1016+0xa6>
            uint8_t i;
            /* there must not be more entries with same index and time different than zero */
            for(i = 0U; i<HBcons->numberOfMonitoredNodes; i++){
 8003928:	2300      	movs	r3, #0
 800392a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800392e:	e021      	b.n	8003974 <CO_ODF_1016+0x98>
                uint32_t objectCopy = HBcons->HBconsTime[i];
 8003930:	69fb      	ldr	r3, [r7, #28]
 8003932:	685a      	ldr	r2, [r3, #4]
 8003934:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003938:	009b      	lsls	r3, r3, #2
 800393a:	4413      	add	r3, r2
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	613b      	str	r3, [r7, #16]
                uint8_t NodeIDObj = (objectCopy >> 16U) & 0xFFU;
 8003940:	693b      	ldr	r3, [r7, #16]
 8003942:	0c1b      	lsrs	r3, r3, #16
 8003944:	73fb      	strb	r3, [r7, #15]
                uint16_t HBconsTimeObj = objectCopy & 0xFFFFU;
 8003946:	693b      	ldr	r3, [r7, #16]
 8003948:	81bb      	strh	r3, [r7, #12]
                if(((ODF_arg->subIndex-1U) != i) && (HBconsTimeObj != 0) && (NodeID == NodeIDObj)){
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	7d9b      	ldrb	r3, [r3, #22]
 800394e:	1e5a      	subs	r2, r3, #1
 8003950:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003954:	429a      	cmp	r2, r3
 8003956:	d008      	beq.n	800396a <CO_ODF_1016+0x8e>
 8003958:	89bb      	ldrh	r3, [r7, #12]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d005      	beq.n	800396a <CO_ODF_1016+0x8e>
 800395e:	7dfa      	ldrb	r2, [r7, #23]
 8003960:	7bfb      	ldrb	r3, [r7, #15]
 8003962:	429a      	cmp	r2, r3
 8003964:	d101      	bne.n	800396a <CO_ODF_1016+0x8e>
                    ret = CO_SDO_AB_PRAM_INCOMPAT;
 8003966:	4b10      	ldr	r3, [pc, #64]	; (80039a8 <CO_ODF_1016+0xcc>)
 8003968:	627b      	str	r3, [r7, #36]	; 0x24
            for(i = 0U; i<HBcons->numberOfMonitoredNodes; i++){
 800396a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800396e:	3301      	adds	r3, #1
 8003970:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003974:	69fb      	ldr	r3, [r7, #28]
 8003976:	7b1b      	ldrb	r3, [r3, #12]
 8003978:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800397c:	429a      	cmp	r2, r3
 800397e:	d3d7      	bcc.n	8003930 <CO_ODF_1016+0x54>
        else if((HBconsTime != 0) && (NodeID != 0)){
 8003980:	e001      	b.n	8003986 <CO_ODF_1016+0xaa>
                }
            }
        }
        else{
            ret = CO_SDO_AB_NONE;
 8003982:	2300      	movs	r3, #0
 8003984:	627b      	str	r3, [r7, #36]	; 0x24
        }

        /* Configure */
        if(ret == CO_SDO_AB_NONE){
 8003986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003988:	2b00      	cmp	r3, #0
 800398a:	d108      	bne.n	800399e <CO_ODF_1016+0xc2>
            CO_HBcons_monitoredNodeConfig(HBcons, ODF_arg->subIndex-1U, value);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	7d9b      	ldrb	r3, [r3, #22]
 8003990:	3b01      	subs	r3, #1
 8003992:	b2db      	uxtb	r3, r3
 8003994:	69ba      	ldr	r2, [r7, #24]
 8003996:	4619      	mov	r1, r3
 8003998:	69f8      	ldr	r0, [r7, #28]
 800399a:	f7ff ff4f 	bl	800383c <CO_HBcons_monitoredNodeConfig>
        }
    }

    return ret;
 800399e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80039a0:	4618      	mov	r0, r3
 80039a2:	3728      	adds	r7, #40	; 0x28
 80039a4:	46bd      	mov	sp, r7
 80039a6:	bd80      	pop	{r7, pc}
 80039a8:	06040043 	.word	0x06040043

080039ac <CO_HBconsumer_init>:
        const uint32_t          HBconsTime[],
        CO_HBconsNode_t         monitoredNodes[],
        uint8_t                 numberOfMonitoredNodes,
        CO_CANmodule_t         *CANdevRx,
        uint16_t                CANdevRxIdxStart)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b088      	sub	sp, #32
 80039b0:	af02      	add	r7, sp, #8
 80039b2:	60f8      	str	r0, [r7, #12]
 80039b4:	60b9      	str	r1, [r7, #8]
 80039b6:	607a      	str	r2, [r7, #4]
 80039b8:	603b      	str	r3, [r7, #0]
    uint8_t i;

    /* verify arguments */
    if(HBcons==NULL || em==NULL || SDO==NULL || HBconsTime==NULL ||
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d00e      	beq.n	80039de <CO_HBconsumer_init+0x32>
 80039c0:	68bb      	ldr	r3, [r7, #8]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d00b      	beq.n	80039de <CO_HBconsumer_init+0x32>
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d008      	beq.n	80039de <CO_HBconsumer_init+0x32>
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d005      	beq.n	80039de <CO_HBconsumer_init+0x32>
 80039d2:	6a3b      	ldr	r3, [r7, #32]
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d002      	beq.n	80039de <CO_HBconsumer_init+0x32>
        monitoredNodes==NULL || CANdevRx==NULL){
 80039d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d102      	bne.n	80039e4 <CO_HBconsumer_init+0x38>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 80039de:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80039e2:	e037      	b.n	8003a54 <CO_HBconsumer_init+0xa8>
    }

    /* Configure object variables */
    HBcons->em = em;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	68ba      	ldr	r2, [r7, #8]
 80039e8:	601a      	str	r2, [r3, #0]
    HBcons->HBconsTime = HBconsTime;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	683a      	ldr	r2, [r7, #0]
 80039ee:	605a      	str	r2, [r3, #4]
    HBcons->monitoredNodes = monitoredNodes;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	6a3a      	ldr	r2, [r7, #32]
 80039f4:	609a      	str	r2, [r3, #8]
    HBcons->numberOfMonitoredNodes = numberOfMonitoredNodes;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80039fc:	731a      	strb	r2, [r3, #12]
    HBcons->allMonitoredOperational = 0;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	2200      	movs	r2, #0
 8003a02:	735a      	strb	r2, [r3, #13]
    HBcons->CANdevRx = CANdevRx;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003a08:	611a      	str	r2, [r3, #16]
    HBcons->CANdevRxIdxStart = CANdevRxIdxStart;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8003a0e:	829a      	strh	r2, [r3, #20]

    for(i=0; i<HBcons->numberOfMonitoredNodes; i++)
 8003a10:	2300      	movs	r3, #0
 8003a12:	75fb      	strb	r3, [r7, #23]
 8003a14:	e00d      	b.n	8003a32 <CO_HBconsumer_init+0x86>
        CO_HBcons_monitoredNodeConfig(HBcons, i, HBcons->HBconsTime[i]);
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	685a      	ldr	r2, [r3, #4]
 8003a1a:	7dfb      	ldrb	r3, [r7, #23]
 8003a1c:	009b      	lsls	r3, r3, #2
 8003a1e:	4413      	add	r3, r2
 8003a20:	681a      	ldr	r2, [r3, #0]
 8003a22:	7dfb      	ldrb	r3, [r7, #23]
 8003a24:	4619      	mov	r1, r3
 8003a26:	68f8      	ldr	r0, [r7, #12]
 8003a28:	f7ff ff08 	bl	800383c <CO_HBcons_monitoredNodeConfig>
    for(i=0; i<HBcons->numberOfMonitoredNodes; i++)
 8003a2c:	7dfb      	ldrb	r3, [r7, #23]
 8003a2e:	3301      	adds	r3, #1
 8003a30:	75fb      	strb	r3, [r7, #23]
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	7b1b      	ldrb	r3, [r3, #12]
 8003a36:	7dfa      	ldrb	r2, [r7, #23]
 8003a38:	429a      	cmp	r2, r3
 8003a3a:	d3ec      	bcc.n	8003a16 <CO_HBconsumer_init+0x6a>

    /* Configure Object dictionary entry at index 0x1016 */
    CO_OD_configure(SDO, OD_H1016_CONSUMER_HB_TIME, CO_ODF_1016, (void*)HBcons, 0, 0);
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	9301      	str	r3, [sp, #4]
 8003a40:	2300      	movs	r3, #0
 8003a42:	9300      	str	r3, [sp, #0]
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	4a05      	ldr	r2, [pc, #20]	; (8003a5c <CO_HBconsumer_init+0xb0>)
 8003a48:	f241 0116 	movw	r1, #4118	; 0x1016
 8003a4c:	6878      	ldr	r0, [r7, #4]
 8003a4e:	f001 fef5 	bl	800583c <CO_OD_configure>

    return CO_ERROR_NO;
 8003a52:	2300      	movs	r3, #0
}
 8003a54:	4618      	mov	r0, r3
 8003a56:	3718      	adds	r7, #24
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	bd80      	pop	{r7, pc}
 8003a5c:	080038dd 	.word	0x080038dd

08003a60 <CO_HBconsumer_process>:
/******************************************************************************/
void CO_HBconsumer_process(
        CO_HBconsumer_t        *HBcons,
        bool_t                  NMTisPreOrOperational,
        uint16_t                timeDifference_ms)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b084      	sub	sp, #16
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
 8003a68:	460b      	mov	r3, r1
 8003a6a:	70fb      	strb	r3, [r7, #3]
 8003a6c:	4613      	mov	r3, r2
 8003a6e:	803b      	strh	r3, [r7, #0]
    uint8_t i;
    uint8_t AllMonitoredOperationalCopy;
    CO_HBconsNode_t *monitoredNode;

    AllMonitoredOperationalCopy = 5;
 8003a70:	2305      	movs	r3, #5
 8003a72:	73bb      	strb	r3, [r7, #14]
    monitoredNode = &HBcons->monitoredNodes[0];
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	689b      	ldr	r3, [r3, #8]
 8003a78:	60bb      	str	r3, [r7, #8]

    if(NMTisPreOrOperational){
 8003a7a:	78fb      	ldrb	r3, [r7, #3]
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d05a      	beq.n	8003b36 <CO_HBconsumer_process+0xd6>
        for(i=0; i<HBcons->numberOfMonitoredNodes; i++){
 8003a80:	2300      	movs	r3, #0
 8003a82:	73fb      	strb	r3, [r7, #15]
 8003a84:	e051      	b.n	8003b2a <CO_HBconsumer_process+0xca>
            if(monitoredNode->time){/* is node monitored */
 8003a86:	68bb      	ldr	r3, [r7, #8]
 8003a88:	889b      	ldrh	r3, [r3, #4]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d047      	beq.n	8003b1e <CO_HBconsumer_process+0xbe>
                /* Verify if new Consumer Heartbeat message received */
                if(monitoredNode->CANrxNew){
 8003a8e:	68bb      	ldr	r3, [r7, #8]
 8003a90:	799b      	ldrb	r3, [r3, #6]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d00e      	beq.n	8003ab4 <CO_HBconsumer_process+0x54>
                    if(monitoredNode->NMTstate){
 8003a96:	68bb      	ldr	r3, [r7, #8]
 8003a98:	781b      	ldrb	r3, [r3, #0]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d007      	beq.n	8003aae <CO_HBconsumer_process+0x4e>
                        /* not a bootup message */
                        monitoredNode->monStarted = true;
 8003a9e:	68bb      	ldr	r3, [r7, #8]
 8003aa0:	2201      	movs	r2, #1
 8003aa2:	705a      	strb	r2, [r3, #1]
                        monitoredNode->timeoutTimer = 0;  /* reset timer */
 8003aa4:	68bb      	ldr	r3, [r7, #8]
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	805a      	strh	r2, [r3, #2]
                        timeDifference_ms = 0;
 8003aaa:	2300      	movs	r3, #0
 8003aac:	803b      	strh	r3, [r7, #0]
                    }
                    monitoredNode->CANrxNew = false;
 8003aae:	68bb      	ldr	r3, [r7, #8]
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	719a      	strb	r2, [r3, #6]
                }
                /* Verify timeout */
                if(monitoredNode->timeoutTimer < monitoredNode->time) monitoredNode->timeoutTimer += timeDifference_ms;
 8003ab4:	68bb      	ldr	r3, [r7, #8]
 8003ab6:	885a      	ldrh	r2, [r3, #2]
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	889b      	ldrh	r3, [r3, #4]
 8003abc:	429a      	cmp	r2, r3
 8003abe:	d206      	bcs.n	8003ace <CO_HBconsumer_process+0x6e>
 8003ac0:	68bb      	ldr	r3, [r7, #8]
 8003ac2:	885a      	ldrh	r2, [r3, #2]
 8003ac4:	883b      	ldrh	r3, [r7, #0]
 8003ac6:	4413      	add	r3, r2
 8003ac8:	b29a      	uxth	r2, r3
 8003aca:	68bb      	ldr	r3, [r7, #8]
 8003acc:	805a      	strh	r2, [r3, #2]

                if(monitoredNode->monStarted){
 8003ace:	68bb      	ldr	r3, [r7, #8]
 8003ad0:	785b      	ldrb	r3, [r3, #1]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d01d      	beq.n	8003b12 <CO_HBconsumer_process+0xb2>
                    if(monitoredNode->timeoutTimer >= monitoredNode->time){
 8003ad6:	68bb      	ldr	r3, [r7, #8]
 8003ad8:	885a      	ldrh	r2, [r3, #2]
 8003ada:	68bb      	ldr	r3, [r7, #8]
 8003adc:	889b      	ldrh	r3, [r3, #4]
 8003ade:	429a      	cmp	r2, r3
 8003ae0:	d30b      	bcc.n	8003afa <CO_HBconsumer_process+0x9a>
                        CO_errorReport(HBcons->em, CO_EM_HEARTBEAT_CONSUMER, CO_EMC_HEARTBEAT, i);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6818      	ldr	r0, [r3, #0]
 8003ae6:	7bfb      	ldrb	r3, [r7, #15]
 8003ae8:	f248 1230 	movw	r2, #33072	; 0x8130
 8003aec:	211b      	movs	r1, #27
 8003aee:	f7ff fd15 	bl	800351c <CO_errorReport>
                        monitoredNode->NMTstate = 0;
 8003af2:	68bb      	ldr	r3, [r7, #8]
 8003af4:	2200      	movs	r2, #0
 8003af6:	701a      	strb	r2, [r3, #0]
 8003af8:	e00b      	b.n	8003b12 <CO_HBconsumer_process+0xb2>
                    }
                    else if(monitoredNode->NMTstate == 0){
 8003afa:	68bb      	ldr	r3, [r7, #8]
 8003afc:	781b      	ldrb	r3, [r3, #0]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d107      	bne.n	8003b12 <CO_HBconsumer_process+0xb2>
                        /* there was a bootup message */
                        CO_errorReport(HBcons->em, CO_EM_HB_CONSUMER_REMOTE_RESET, CO_EMC_HEARTBEAT, i);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6818      	ldr	r0, [r3, #0]
 8003b06:	7bfb      	ldrb	r3, [r7, #15]
 8003b08:	f248 1230 	movw	r2, #33072	; 0x8130
 8003b0c:	211c      	movs	r1, #28
 8003b0e:	f7ff fd05 	bl	800351c <CO_errorReport>
                    }
                }
                if(monitoredNode->NMTstate != CO_NMT_OPERATIONAL)
 8003b12:	68bb      	ldr	r3, [r7, #8]
 8003b14:	781b      	ldrb	r3, [r3, #0]
 8003b16:	2b05      	cmp	r3, #5
 8003b18:	d001      	beq.n	8003b1e <CO_HBconsumer_process+0xbe>
                    AllMonitoredOperationalCopy = 0;
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	73bb      	strb	r3, [r7, #14]
            }
            monitoredNode++;
 8003b1e:	68bb      	ldr	r3, [r7, #8]
 8003b20:	3308      	adds	r3, #8
 8003b22:	60bb      	str	r3, [r7, #8]
        for(i=0; i<HBcons->numberOfMonitoredNodes; i++){
 8003b24:	7bfb      	ldrb	r3, [r7, #15]
 8003b26:	3301      	adds	r3, #1
 8003b28:	73fb      	strb	r3, [r7, #15]
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	7b1b      	ldrb	r3, [r3, #12]
 8003b2e:	7bfa      	ldrb	r2, [r7, #15]
 8003b30:	429a      	cmp	r2, r3
 8003b32:	d3a8      	bcc.n	8003a86 <CO_HBconsumer_process+0x26>
 8003b34:	e018      	b.n	8003b68 <CO_HBconsumer_process+0x108>
        }
    }
    else{ /* not in (pre)operational state */
        for(i=0; i<HBcons->numberOfMonitoredNodes; i++){
 8003b36:	2300      	movs	r3, #0
 8003b38:	73fb      	strb	r3, [r7, #15]
 8003b3a:	e00e      	b.n	8003b5a <CO_HBconsumer_process+0xfa>
            monitoredNode->NMTstate = 0;
 8003b3c:	68bb      	ldr	r3, [r7, #8]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	701a      	strb	r2, [r3, #0]
            monitoredNode->CANrxNew = false;
 8003b42:	68bb      	ldr	r3, [r7, #8]
 8003b44:	2200      	movs	r2, #0
 8003b46:	719a      	strb	r2, [r3, #6]
            monitoredNode->monStarted = false;
 8003b48:	68bb      	ldr	r3, [r7, #8]
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	705a      	strb	r2, [r3, #1]
            monitoredNode++;
 8003b4e:	68bb      	ldr	r3, [r7, #8]
 8003b50:	3308      	adds	r3, #8
 8003b52:	60bb      	str	r3, [r7, #8]
        for(i=0; i<HBcons->numberOfMonitoredNodes; i++){
 8003b54:	7bfb      	ldrb	r3, [r7, #15]
 8003b56:	3301      	adds	r3, #1
 8003b58:	73fb      	strb	r3, [r7, #15]
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	7b1b      	ldrb	r3, [r3, #12]
 8003b5e:	7bfa      	ldrb	r2, [r7, #15]
 8003b60:	429a      	cmp	r2, r3
 8003b62:	d3eb      	bcc.n	8003b3c <CO_HBconsumer_process+0xdc>
        }
        AllMonitoredOperationalCopy = 0;
 8003b64:	2300      	movs	r3, #0
 8003b66:	73bb      	strb	r3, [r7, #14]
    }
    HBcons->allMonitoredOperational = AllMonitoredOperationalCopy;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	7bba      	ldrb	r2, [r7, #14]
 8003b6c:	735a      	strb	r2, [r3, #13]
}
 8003b6e:	bf00      	nop
 8003b70:	3710      	adds	r7, #16
 8003b72:	46bd      	mov	sp, r7
 8003b74:	bd80      	pop	{r7, pc}

08003b76 <CO_NMT_receive>:
 *
 * Function will be called (by CAN receive interrupt) every time, when CAN
 * message with correct identifier will be received. For more information and
 * description of parameters see file CO_driver.h.
 */
static void CO_NMT_receive(void *object, const CO_CANrxMsg_t *msg){
 8003b76:	b580      	push	{r7, lr}
 8003b78:	b084      	sub	sp, #16
 8003b7a:	af00      	add	r7, sp, #0
 8003b7c:	6078      	str	r0, [r7, #4]
 8003b7e:	6039      	str	r1, [r7, #0]
    CO_NMT_t *NMT;
    uint8_t nodeId;

    NMT = (CO_NMT_t*)object;   /* this is the correct pointer type of the first argument */
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	60fb      	str	r3, [r7, #12]

    nodeId = msg->data[1];
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8003b8a:	72fb      	strb	r3, [r7, #11]

    if((msg->DLC == 2) && ((nodeId == 0) || (nodeId == NMT->nodeId))){
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003b92:	2b02      	cmp	r3, #2
 8003b94:	d14a      	bne.n	8003c2c <CO_NMT_receive+0xb6>
 8003b96:	7afb      	ldrb	r3, [r7, #11]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d004      	beq.n	8003ba6 <CO_NMT_receive+0x30>
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	7a9b      	ldrb	r3, [r3, #10]
 8003ba0:	7afa      	ldrb	r2, [r7, #11]
 8003ba2:	429a      	cmp	r2, r3
 8003ba4:	d142      	bne.n	8003c2c <CO_NMT_receive+0xb6>
        uint8_t command = msg->data[0];
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003bac:	72bb      	strb	r3, [r7, #10]
        uint8_t currentOperatingState = NMT->operatingState;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	781b      	ldrb	r3, [r3, #0]
 8003bb2:	727b      	strb	r3, [r7, #9]

        switch(command){
 8003bb4:	7abb      	ldrb	r3, [r7, #10]
 8003bb6:	2b82      	cmp	r3, #130	; 0x82
 8003bb8:	d024      	beq.n	8003c04 <CO_NMT_receive+0x8e>
 8003bba:	2b82      	cmp	r3, #130	; 0x82
 8003bbc:	dc27      	bgt.n	8003c0e <CO_NMT_receive+0x98>
 8003bbe:	2b81      	cmp	r3, #129	; 0x81
 8003bc0:	d01c      	beq.n	8003bfc <CO_NMT_receive+0x86>
 8003bc2:	2b81      	cmp	r3, #129	; 0x81
 8003bc4:	dc23      	bgt.n	8003c0e <CO_NMT_receive+0x98>
 8003bc6:	2b80      	cmp	r3, #128	; 0x80
 8003bc8:	d014      	beq.n	8003bf4 <CO_NMT_receive+0x7e>
 8003bca:	2b80      	cmp	r3, #128	; 0x80
 8003bcc:	dc1f      	bgt.n	8003c0e <CO_NMT_receive+0x98>
 8003bce:	2b01      	cmp	r3, #1
 8003bd0:	d002      	beq.n	8003bd8 <CO_NMT_receive+0x62>
 8003bd2:	2b02      	cmp	r3, #2
 8003bd4:	d00a      	beq.n	8003bec <CO_NMT_receive+0x76>
 8003bd6:	e01a      	b.n	8003c0e <CO_NMT_receive+0x98>
            case CO_NMT_ENTER_OPERATIONAL:
                if((*NMT->emPr->errorRegister) == 0U){
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	691b      	ldr	r3, [r3, #16]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	781b      	ldrb	r3, [r3, #0]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d113      	bne.n	8003c0c <CO_NMT_receive+0x96>
                    NMT->operatingState = CO_NMT_OPERATIONAL;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	2205      	movs	r2, #5
 8003be8:	701a      	strb	r2, [r3, #0]
                }
                break;
 8003bea:	e00f      	b.n	8003c0c <CO_NMT_receive+0x96>
            case CO_NMT_ENTER_STOPPED:
                NMT->operatingState = CO_NMT_STOPPED;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	2204      	movs	r2, #4
 8003bf0:	701a      	strb	r2, [r3, #0]
                break;
 8003bf2:	e00c      	b.n	8003c0e <CO_NMT_receive+0x98>
            case CO_NMT_ENTER_PRE_OPERATIONAL:
                NMT->operatingState = CO_NMT_PRE_OPERATIONAL;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	227f      	movs	r2, #127	; 0x7f
 8003bf8:	701a      	strb	r2, [r3, #0]
                break;
 8003bfa:	e008      	b.n	8003c0e <CO_NMT_receive+0x98>
            case CO_NMT_RESET_NODE:
                NMT->resetCommand = CO_RESET_APP;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	2202      	movs	r2, #2
 8003c00:	725a      	strb	r2, [r3, #9]
                break;
 8003c02:	e004      	b.n	8003c0e <CO_NMT_receive+0x98>
            case CO_NMT_RESET_COMMUNICATION:
                NMT->resetCommand = CO_RESET_COMM;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	2201      	movs	r2, #1
 8003c08:	725a      	strb	r2, [r3, #9]
                break;
 8003c0a:	e000      	b.n	8003c0e <CO_NMT_receive+0x98>
                break;
 8003c0c:	bf00      	nop
        }

        if(NMT->pFunctNMT!=NULL && currentOperatingState!=NMT->operatingState){
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	699b      	ldr	r3, [r3, #24]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d00a      	beq.n	8003c2c <CO_NMT_receive+0xb6>
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	781b      	ldrb	r3, [r3, #0]
 8003c1a:	7a7a      	ldrb	r2, [r7, #9]
 8003c1c:	429a      	cmp	r2, r3
 8003c1e:	d005      	beq.n	8003c2c <CO_NMT_receive+0xb6>
            NMT->pFunctNMT(NMT->operatingState);
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	699b      	ldr	r3, [r3, #24]
 8003c24:	68fa      	ldr	r2, [r7, #12]
 8003c26:	7812      	ldrb	r2, [r2, #0]
 8003c28:	4610      	mov	r0, r2
 8003c2a:	4798      	blx	r3
        }
    }
}
 8003c2c:	bf00      	nop
 8003c2e:	3710      	adds	r7, #16
 8003c30:	46bd      	mov	sp, r7
 8003c32:	bd80      	pop	{r7, pc}

08003c34 <CO_NMT_init>:
        uint16_t                NMT_rxIdx,
        uint16_t                CANidRxNMT,
        CO_CANmodule_t         *HB_CANdev,
        uint16_t                HB_txIdx,
        uint16_t                CANidTxHB)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b088      	sub	sp, #32
 8003c38:	af04      	add	r7, sp, #16
 8003c3a:	60f8      	str	r0, [r7, #12]
 8003c3c:	60b9      	str	r1, [r7, #8]
 8003c3e:	4611      	mov	r1, r2
 8003c40:	461a      	mov	r2, r3
 8003c42:	460b      	mov	r3, r1
 8003c44:	71fb      	strb	r3, [r7, #7]
 8003c46:	4613      	mov	r3, r2
 8003c48:	80bb      	strh	r3, [r7, #4]
    /* verify arguments */
    if(NMT==NULL || emPr==NULL || NMT_CANdev==NULL || HB_CANdev==NULL){
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d008      	beq.n	8003c62 <CO_NMT_init+0x2e>
 8003c50:	68bb      	ldr	r3, [r7, #8]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d005      	beq.n	8003c62 <CO_NMT_init+0x2e>
 8003c56:	69bb      	ldr	r3, [r7, #24]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d002      	beq.n	8003c62 <CO_NMT_init+0x2e>
 8003c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d102      	bne.n	8003c68 <CO_NMT_init+0x34>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8003c62:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003c66:	e04b      	b.n	8003d00 <CO_NMT_init+0xcc>
    }

    /* blinking bytes */
    NMT->LEDflickering          = 0;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	705a      	strb	r2, [r3, #1]
    NMT->LEDblinking            = 0;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	2200      	movs	r2, #0
 8003c72:	709a      	strb	r2, [r3, #2]
    NMT->LEDsingleFlash         = 0;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	2200      	movs	r2, #0
 8003c78:	70da      	strb	r2, [r3, #3]
    NMT->LEDdoubleFlash         = 0;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	711a      	strb	r2, [r3, #4]
    NMT->LEDtripleFlash         = 0;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	2200      	movs	r2, #0
 8003c84:	715a      	strb	r2, [r3, #5]
    NMT->LEDquadrupleFlash      = 0;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	2200      	movs	r2, #0
 8003c8a:	719a      	strb	r2, [r3, #6]

    /* Configure object variables */
    NMT->operatingState         = CO_NMT_INITIALIZING;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	2200      	movs	r2, #0
 8003c90:	701a      	strb	r2, [r3, #0]
    NMT->LEDgreenRun            = -1;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	22ff      	movs	r2, #255	; 0xff
 8003c96:	71da      	strb	r2, [r3, #7]
    NMT->LEDredError            = 1;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	2201      	movs	r2, #1
 8003c9c:	721a      	strb	r2, [r3, #8]
    NMT->nodeId                 = nodeId;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	79fa      	ldrb	r2, [r7, #7]
 8003ca2:	729a      	strb	r2, [r3, #10]
    NMT->firstHBTime            = firstHBTime;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	88ba      	ldrh	r2, [r7, #4]
 8003ca8:	81da      	strh	r2, [r3, #14]
    NMT->resetCommand           = 0;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	2200      	movs	r2, #0
 8003cae:	725a      	strb	r2, [r3, #9]
    NMT->HBproducerTimer        = 0xFFFF;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003cb6:	819a      	strh	r2, [r3, #12]
    NMT->emPr                   = emPr;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	68ba      	ldr	r2, [r7, #8]
 8003cbc:	611a      	str	r2, [r3, #16]
    NMT->pFunctNMT              = NULL;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	619a      	str	r2, [r3, #24]

    /* configure NMT CAN reception */
    CO_CANrxBufferInit(
 8003cc4:	8c3a      	ldrh	r2, [r7, #32]
 8003cc6:	8bb9      	ldrh	r1, [r7, #28]
 8003cc8:	4b0f      	ldr	r3, [pc, #60]	; (8003d08 <CO_NMT_init+0xd4>)
 8003cca:	9302      	str	r3, [sp, #8]
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	9301      	str	r3, [sp, #4]
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	9300      	str	r3, [sp, #0]
 8003cd4:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8003cd8:	69b8      	ldr	r0, [r7, #24]
 8003cda:	f003 fe1c 	bl	8007916 <CO_CANrxBufferInit>
            0,                  /* rtr */
            (void*)NMT,         /* object passed to receive function */
            CO_NMT_receive);    /* this function will process received message */

    /* configure HB CAN transmission */
    NMT->HB_CANdev = HB_CANdev;
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ce2:	615a      	str	r2, [r3, #20]
    NMT->HB_TXbuff = CO_CANtxBufferInit(
 8003ce4:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8003ce6:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 8003ce8:	2300      	movs	r3, #0
 8003cea:	9301      	str	r3, [sp, #4]
 8003cec:	2301      	movs	r3, #1
 8003cee:	9300      	str	r3, [sp, #0]
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003cf4:	f003 fe93 	bl	8007a1e <CO_CANtxBufferInit>
 8003cf8:	4602      	mov	r2, r0
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	61da      	str	r2, [r3, #28]
            CANidTxHB,          /* CAN identifier */
            0,                  /* rtr */
            1,                  /* number of data bytes */
            0);                 /* synchronous message flag bit */

    return CO_ERROR_NO;
 8003cfe:	2300      	movs	r3, #0
}
 8003d00:	4618      	mov	r0, r3
 8003d02:	3710      	adds	r7, #16
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bd80      	pop	{r7, pc}
 8003d08:	08003b77 	.word	0x08003b77

08003d0c <CO_NMT_blinkingProcess50ms>:
    }
}


/******************************************************************************/
void CO_NMT_blinkingProcess50ms(CO_NMT_t *NMT){
 8003d0c:	b480      	push	{r7}
 8003d0e:	b083      	sub	sp, #12
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]

    if(++NMT->LEDflickering >= 1) NMT->LEDflickering = -1;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8003d1a:	b2db      	uxtb	r3, r3
 8003d1c:	3301      	adds	r3, #1
 8003d1e:	b2db      	uxtb	r3, r3
 8003d20:	b25a      	sxtb	r2, r3
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	705a      	strb	r2, [r3, #1]
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	dd02      	ble.n	8003d36 <CO_NMT_blinkingProcess50ms+0x2a>
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	22ff      	movs	r2, #255	; 0xff
 8003d34:	705a      	strb	r2, [r3, #1]

    if(++NMT->LEDblinking >= 4) NMT->LEDblinking = -4;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8003d3c:	b2db      	uxtb	r3, r3
 8003d3e:	3301      	adds	r3, #1
 8003d40:	b2db      	uxtb	r3, r3
 8003d42:	b25a      	sxtb	r2, r3
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	709a      	strb	r2, [r3, #2]
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8003d4e:	2b03      	cmp	r3, #3
 8003d50:	dd02      	ble.n	8003d58 <CO_NMT_blinkingProcess50ms+0x4c>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	22fc      	movs	r2, #252	; 0xfc
 8003d56:	709a      	strb	r2, [r3, #2]

    if(++NMT->LEDsingleFlash >= 4) NMT->LEDsingleFlash = -20;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	f993 3003 	ldrsb.w	r3, [r3, #3]
 8003d5e:	b2db      	uxtb	r3, r3
 8003d60:	3301      	adds	r3, #1
 8003d62:	b2db      	uxtb	r3, r3
 8003d64:	b25a      	sxtb	r2, r3
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	70da      	strb	r2, [r3, #3]
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	f993 3003 	ldrsb.w	r3, [r3, #3]
 8003d70:	2b03      	cmp	r3, #3
 8003d72:	dd02      	ble.n	8003d7a <CO_NMT_blinkingProcess50ms+0x6e>
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	22ec      	movs	r2, #236	; 0xec
 8003d78:	70da      	strb	r2, [r3, #3]

    switch(++NMT->LEDdoubleFlash){
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8003d80:	b2db      	uxtb	r3, r3
 8003d82:	3301      	adds	r3, #1
 8003d84:	b2db      	uxtb	r3, r3
 8003d86:	b25a      	sxtb	r2, r3
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	711a      	strb	r2, [r3, #4]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8003d92:	2b68      	cmp	r3, #104	; 0x68
 8003d94:	d00e      	beq.n	8003db4 <CO_NMT_blinkingProcess50ms+0xa8>
 8003d96:	2b68      	cmp	r3, #104	; 0x68
 8003d98:	dc10      	bgt.n	8003dbc <CO_NMT_blinkingProcess50ms+0xb0>
 8003d9a:	f113 0f64 	cmn.w	r3, #100	; 0x64
 8003d9e:	d005      	beq.n	8003dac <CO_NMT_blinkingProcess50ms+0xa0>
 8003da0:	2b04      	cmp	r3, #4
 8003da2:	d10b      	bne.n	8003dbc <CO_NMT_blinkingProcess50ms+0xb0>
        case    4:  NMT->LEDdoubleFlash = -104; break;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2298      	movs	r2, #152	; 0x98
 8003da8:	711a      	strb	r2, [r3, #4]
 8003daa:	e007      	b.n	8003dbc <CO_NMT_blinkingProcess50ms+0xb0>
        case -100:  NMT->LEDdoubleFlash =  100; break;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2264      	movs	r2, #100	; 0x64
 8003db0:	711a      	strb	r2, [r3, #4]
 8003db2:	e003      	b.n	8003dbc <CO_NMT_blinkingProcess50ms+0xb0>
        case  104:  NMT->LEDdoubleFlash =  -20; break;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	22ec      	movs	r2, #236	; 0xec
 8003db8:	711a      	strb	r2, [r3, #4]
 8003dba:	bf00      	nop
    }

    switch(++NMT->LEDtripleFlash){
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8003dc2:	b2db      	uxtb	r3, r3
 8003dc4:	3301      	adds	r3, #1
 8003dc6:	b2db      	uxtb	r3, r3
 8003dc8:	b25a      	sxtb	r2, r3
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	715a      	strb	r2, [r3, #5]
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8003dd4:	2b72      	cmp	r3, #114	; 0x72
 8003dd6:	d020      	beq.n	8003e1a <CO_NMT_blinkingProcess50ms+0x10e>
 8003dd8:	2b72      	cmp	r3, #114	; 0x72
 8003dda:	dc22      	bgt.n	8003e22 <CO_NMT_blinkingProcess50ms+0x116>
 8003ddc:	2b68      	cmp	r3, #104	; 0x68
 8003dde:	d014      	beq.n	8003e0a <CO_NMT_blinkingProcess50ms+0xfe>
 8003de0:	2b68      	cmp	r3, #104	; 0x68
 8003de2:	dc1e      	bgt.n	8003e22 <CO_NMT_blinkingProcess50ms+0x116>
 8003de4:	2b04      	cmp	r3, #4
 8003de6:	d008      	beq.n	8003dfa <CO_NMT_blinkingProcess50ms+0xee>
 8003de8:	2b04      	cmp	r3, #4
 8003dea:	dc1a      	bgt.n	8003e22 <CO_NMT_blinkingProcess50ms+0x116>
 8003dec:	f113 0f6e 	cmn.w	r3, #110	; 0x6e
 8003df0:	d00f      	beq.n	8003e12 <CO_NMT_blinkingProcess50ms+0x106>
 8003df2:	f113 0f64 	cmn.w	r3, #100	; 0x64
 8003df6:	d004      	beq.n	8003e02 <CO_NMT_blinkingProcess50ms+0xf6>
 8003df8:	e013      	b.n	8003e22 <CO_NMT_blinkingProcess50ms+0x116>
        case    4:  NMT->LEDtripleFlash = -104; break;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2298      	movs	r2, #152	; 0x98
 8003dfe:	715a      	strb	r2, [r3, #5]
 8003e00:	e00f      	b.n	8003e22 <CO_NMT_blinkingProcess50ms+0x116>
        case -100:  NMT->LEDtripleFlash =  100; break;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2264      	movs	r2, #100	; 0x64
 8003e06:	715a      	strb	r2, [r3, #5]
 8003e08:	e00b      	b.n	8003e22 <CO_NMT_blinkingProcess50ms+0x116>
        case  104:  NMT->LEDtripleFlash = -114; break;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	228e      	movs	r2, #142	; 0x8e
 8003e0e:	715a      	strb	r2, [r3, #5]
 8003e10:	e007      	b.n	8003e22 <CO_NMT_blinkingProcess50ms+0x116>
        case -110:  NMT->LEDtripleFlash =  110; break;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	226e      	movs	r2, #110	; 0x6e
 8003e16:	715a      	strb	r2, [r3, #5]
 8003e18:	e003      	b.n	8003e22 <CO_NMT_blinkingProcess50ms+0x116>
        case  114:  NMT->LEDtripleFlash =  -20; break;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	22ec      	movs	r2, #236	; 0xec
 8003e1e:	715a      	strb	r2, [r3, #5]
 8003e20:	bf00      	nop
    }

    switch(++NMT->LEDquadrupleFlash){
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	f993 3006 	ldrsb.w	r3, [r3, #6]
 8003e28:	b2db      	uxtb	r3, r3
 8003e2a:	3301      	adds	r3, #1
 8003e2c:	b2db      	uxtb	r3, r3
 8003e2e:	b25a      	sxtb	r2, r3
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	719a      	strb	r2, [r3, #6]
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	f993 3006 	ldrsb.w	r3, [r3, #6]
 8003e3a:	2b7c      	cmp	r3, #124	; 0x7c
 8003e3c:	d032      	beq.n	8003ea4 <CO_NMT_blinkingProcess50ms+0x198>
 8003e3e:	2b7c      	cmp	r3, #124	; 0x7c
 8003e40:	dc34      	bgt.n	8003eac <CO_NMT_blinkingProcess50ms+0x1a0>
 8003e42:	2b72      	cmp	r3, #114	; 0x72
 8003e44:	d026      	beq.n	8003e94 <CO_NMT_blinkingProcess50ms+0x188>
 8003e46:	2b72      	cmp	r3, #114	; 0x72
 8003e48:	dc30      	bgt.n	8003eac <CO_NMT_blinkingProcess50ms+0x1a0>
 8003e4a:	2b68      	cmp	r3, #104	; 0x68
 8003e4c:	d01a      	beq.n	8003e84 <CO_NMT_blinkingProcess50ms+0x178>
 8003e4e:	2b68      	cmp	r3, #104	; 0x68
 8003e50:	dc2c      	bgt.n	8003eac <CO_NMT_blinkingProcess50ms+0x1a0>
 8003e52:	2b04      	cmp	r3, #4
 8003e54:	d00e      	beq.n	8003e74 <CO_NMT_blinkingProcess50ms+0x168>
 8003e56:	2b04      	cmp	r3, #4
 8003e58:	dc28      	bgt.n	8003eac <CO_NMT_blinkingProcess50ms+0x1a0>
 8003e5a:	f113 0f64 	cmn.w	r3, #100	; 0x64
 8003e5e:	d00d      	beq.n	8003e7c <CO_NMT_blinkingProcess50ms+0x170>
 8003e60:	f113 0f64 	cmn.w	r3, #100	; 0x64
 8003e64:	dc22      	bgt.n	8003eac <CO_NMT_blinkingProcess50ms+0x1a0>
 8003e66:	f113 0f78 	cmn.w	r3, #120	; 0x78
 8003e6a:	d017      	beq.n	8003e9c <CO_NMT_blinkingProcess50ms+0x190>
 8003e6c:	f113 0f6e 	cmn.w	r3, #110	; 0x6e
 8003e70:	d00c      	beq.n	8003e8c <CO_NMT_blinkingProcess50ms+0x180>
        case -110:  NMT->LEDquadrupleFlash =  110; break;
        case  114:  NMT->LEDquadrupleFlash = -124; break;
        case -120:  NMT->LEDquadrupleFlash =  120; break;
        case  124:  NMT->LEDquadrupleFlash =  -20; break;
    }
}
 8003e72:	e01b      	b.n	8003eac <CO_NMT_blinkingProcess50ms+0x1a0>
        case    4:  NMT->LEDquadrupleFlash = -104; break;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2298      	movs	r2, #152	; 0x98
 8003e78:	719a      	strb	r2, [r3, #6]
 8003e7a:	e017      	b.n	8003eac <CO_NMT_blinkingProcess50ms+0x1a0>
        case -100:  NMT->LEDquadrupleFlash =  100; break;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2264      	movs	r2, #100	; 0x64
 8003e80:	719a      	strb	r2, [r3, #6]
 8003e82:	e013      	b.n	8003eac <CO_NMT_blinkingProcess50ms+0x1a0>
        case  104:  NMT->LEDquadrupleFlash = -114; break;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	228e      	movs	r2, #142	; 0x8e
 8003e88:	719a      	strb	r2, [r3, #6]
 8003e8a:	e00f      	b.n	8003eac <CO_NMT_blinkingProcess50ms+0x1a0>
        case -110:  NMT->LEDquadrupleFlash =  110; break;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	226e      	movs	r2, #110	; 0x6e
 8003e90:	719a      	strb	r2, [r3, #6]
 8003e92:	e00b      	b.n	8003eac <CO_NMT_blinkingProcess50ms+0x1a0>
        case  114:  NMT->LEDquadrupleFlash = -124; break;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2284      	movs	r2, #132	; 0x84
 8003e98:	719a      	strb	r2, [r3, #6]
 8003e9a:	e007      	b.n	8003eac <CO_NMT_blinkingProcess50ms+0x1a0>
        case -120:  NMT->LEDquadrupleFlash =  120; break;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2278      	movs	r2, #120	; 0x78
 8003ea0:	719a      	strb	r2, [r3, #6]
 8003ea2:	e003      	b.n	8003eac <CO_NMT_blinkingProcess50ms+0x1a0>
        case  124:  NMT->LEDquadrupleFlash =  -20; break;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	22ec      	movs	r2, #236	; 0xec
 8003ea8:	719a      	strb	r2, [r3, #6]
 8003eaa:	bf00      	nop
}
 8003eac:	bf00      	nop
 8003eae:	370c      	adds	r7, #12
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb6:	4770      	bx	lr

08003eb8 <CO_NMT_process>:
        uint16_t                HBtime,
        uint32_t                NMTstartup,
        uint8_t                 errorRegister,
        const uint8_t           errorBehavior[],
        uint16_t               *timerNext_ms)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b086      	sub	sp, #24
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	60f8      	str	r0, [r7, #12]
 8003ec0:	607b      	str	r3, [r7, #4]
 8003ec2:	460b      	mov	r3, r1
 8003ec4:	817b      	strh	r3, [r7, #10]
 8003ec6:	4613      	mov	r3, r2
 8003ec8:	813b      	strh	r3, [r7, #8]
    uint8_t CANpassive;

    uint8_t currentOperatingState = NMT->operatingState;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	781b      	ldrb	r3, [r3, #0]
 8003ece:	75bb      	strb	r3, [r7, #22]

    NMT->HBproducerTimer += timeDifference_ms;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	899a      	ldrh	r2, [r3, #12]
 8003ed4:	897b      	ldrh	r3, [r7, #10]
 8003ed6:	4413      	add	r3, r2
 8003ed8:	b29a      	uxth	r2, r3
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	819a      	strh	r2, [r3, #12]

    /* Heartbeat producer message & Bootup message */
    if((HBtime != 0 && NMT->HBproducerTimer >= HBtime) || NMT->operatingState == CO_NMT_INITIALIZING){
 8003ede:	893b      	ldrh	r3, [r7, #8]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d004      	beq.n	8003eee <CO_NMT_process+0x36>
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	899b      	ldrh	r3, [r3, #12]
 8003ee8:	893a      	ldrh	r2, [r7, #8]
 8003eea:	429a      	cmp	r2, r3
 8003eec:	d903      	bls.n	8003ef6 <CO_NMT_process+0x3e>
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	781b      	ldrb	r3, [r3, #0]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d12f      	bne.n	8003f56 <CO_NMT_process+0x9e>

        /* Start from the beginning. If OS is slow, time sliding may occur. However, heartbeat is
         * not for synchronization, it is for health report. */
        NMT->HBproducerTimer = 0;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	2200      	movs	r2, #0
 8003efa:	819a      	strh	r2, [r3, #12]

        NMT->HB_TXbuff->data[0] = NMT->operatingState;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	69db      	ldr	r3, [r3, #28]
 8003f00:	68fa      	ldr	r2, [r7, #12]
 8003f02:	7812      	ldrb	r2, [r2, #0]
 8003f04:	715a      	strb	r2, [r3, #5]
        CO_CANsend(NMT->HB_CANdev, NMT->HB_TXbuff);
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	695a      	ldr	r2, [r3, #20]
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	69db      	ldr	r3, [r3, #28]
 8003f0e:	4619      	mov	r1, r3
 8003f10:	4610      	mov	r0, r2
 8003f12:	f003 fdc7 	bl	8007aa4 <CO_CANsend>

        if(NMT->operatingState == CO_NMT_INITIALIZING){
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	781b      	ldrb	r3, [r3, #0]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d11b      	bne.n	8003f56 <CO_NMT_process+0x9e>
            if(HBtime > NMT->firstHBTime) NMT->HBproducerTimer = HBtime - NMT->firstHBTime;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	89db      	ldrh	r3, [r3, #14]
 8003f22:	893a      	ldrh	r2, [r7, #8]
 8003f24:	429a      	cmp	r2, r3
 8003f26:	d907      	bls.n	8003f38 <CO_NMT_process+0x80>
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	89db      	ldrh	r3, [r3, #14]
 8003f2c:	893a      	ldrh	r2, [r7, #8]
 8003f2e:	1ad3      	subs	r3, r2, r3
 8003f30:	b29a      	uxth	r2, r3
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	819a      	strh	r2, [r3, #12]
 8003f36:	e002      	b.n	8003f3e <CO_NMT_process+0x86>
            else                          NMT->HBproducerTimer = 0;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	819a      	strh	r2, [r3, #12]

            if((NMTstartup & 0x04) == 0) NMT->operatingState = CO_NMT_OPERATIONAL;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	f003 0304 	and.w	r3, r3, #4
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d103      	bne.n	8003f50 <CO_NMT_process+0x98>
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	2205      	movs	r2, #5
 8003f4c:	701a      	strb	r2, [r3, #0]
 8003f4e:	e002      	b.n	8003f56 <CO_NMT_process+0x9e>
            else                         NMT->operatingState = CO_NMT_PRE_OPERATIONAL;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	227f      	movs	r2, #127	; 0x7f
 8003f54:	701a      	strb	r2, [r3, #0]
        }
    }


    /* Calculate, when next Heartbeat needs to be send and lower timerNext_ms if necessary. */
    if(HBtime != 0 && timerNext_ms != NULL){
 8003f56:	893b      	ldrh	r3, [r7, #8]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d018      	beq.n	8003f8e <CO_NMT_process+0xd6>
 8003f5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d015      	beq.n	8003f8e <CO_NMT_process+0xd6>
        if(NMT->HBproducerTimer < HBtime){
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	899b      	ldrh	r3, [r3, #12]
 8003f66:	893a      	ldrh	r2, [r7, #8]
 8003f68:	429a      	cmp	r2, r3
 8003f6a:	d90d      	bls.n	8003f88 <CO_NMT_process+0xd0>
            uint16_t diff = HBtime - NMT->HBproducerTimer;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	899b      	ldrh	r3, [r3, #12]
 8003f70:	893a      	ldrh	r2, [r7, #8]
 8003f72:	1ad3      	subs	r3, r2, r3
 8003f74:	82bb      	strh	r3, [r7, #20]
            if(*timerNext_ms > diff){
 8003f76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f78:	881b      	ldrh	r3, [r3, #0]
 8003f7a:	8aba      	ldrh	r2, [r7, #20]
 8003f7c:	429a      	cmp	r2, r3
 8003f7e:	d206      	bcs.n	8003f8e <CO_NMT_process+0xd6>
                *timerNext_ms = diff;
 8003f80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f82:	8aba      	ldrh	r2, [r7, #20]
 8003f84:	801a      	strh	r2, [r3, #0]
 8003f86:	e002      	b.n	8003f8e <CO_NMT_process+0xd6>
            }
        }else{
            *timerNext_ms = 0;
 8003f88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	801a      	strh	r2, [r3, #0]
        }
    }


    /* CAN passive flag */
    CANpassive = 0;
 8003f8e:	2300      	movs	r3, #0
 8003f90:	75fb      	strb	r3, [r7, #23]
    if(CO_isError(NMT->emPr->em, CO_EM_CAN_TX_BUS_PASSIVE) || CO_isError(NMT->emPr->em, CO_EM_CAN_RX_BUS_PASSIVE))
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	691b      	ldr	r3, [r3, #16]
 8003f96:	68db      	ldr	r3, [r3, #12]
 8003f98:	2107      	movs	r1, #7
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	f7ff fc07 	bl	80037ae <CO_isError>
 8003fa0:	4603      	mov	r3, r0
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d109      	bne.n	8003fba <CO_NMT_process+0x102>
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	691b      	ldr	r3, [r3, #16]
 8003faa:	68db      	ldr	r3, [r3, #12]
 8003fac:	2106      	movs	r1, #6
 8003fae:	4618      	mov	r0, r3
 8003fb0:	f7ff fbfd 	bl	80037ae <CO_isError>
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d001      	beq.n	8003fbe <CO_NMT_process+0x106>
        CANpassive = 1;
 8003fba:	2301      	movs	r3, #1
 8003fbc:	75fb      	strb	r3, [r7, #23]


    /* CANopen green RUN LED (DR 303-3) */
    switch(NMT->operatingState){
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	781b      	ldrb	r3, [r3, #0]
 8003fc2:	2b7f      	cmp	r3, #127	; 0x7f
 8003fc4:	d00c      	beq.n	8003fe0 <CO_NMT_process+0x128>
 8003fc6:	2b7f      	cmp	r3, #127	; 0x7f
 8003fc8:	dc14      	bgt.n	8003ff4 <CO_NMT_process+0x13c>
 8003fca:	2b04      	cmp	r3, #4
 8003fcc:	d002      	beq.n	8003fd4 <CO_NMT_process+0x11c>
 8003fce:	2b05      	cmp	r3, #5
 8003fd0:	d00c      	beq.n	8003fec <CO_NMT_process+0x134>
 8003fd2:	e00f      	b.n	8003ff4 <CO_NMT_process+0x13c>
        case CO_NMT_STOPPED:          NMT->LEDgreenRun = NMT->LEDsingleFlash;   break;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	f993 2003 	ldrsb.w	r2, [r3, #3]
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	71da      	strb	r2, [r3, #7]
 8003fde:	e009      	b.n	8003ff4 <CO_NMT_process+0x13c>
        case CO_NMT_PRE_OPERATIONAL:  NMT->LEDgreenRun = NMT->LEDblinking;      break;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	f993 2002 	ldrsb.w	r2, [r3, #2]
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	71da      	strb	r2, [r3, #7]
 8003fea:	e003      	b.n	8003ff4 <CO_NMT_process+0x13c>
        case CO_NMT_OPERATIONAL:      NMT->LEDgreenRun = 1;                     break;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	2201      	movs	r2, #1
 8003ff0:	71da      	strb	r2, [r3, #7]
 8003ff2:	bf00      	nop
    }


    /* CANopen red ERROR LED (DR 303-3) */
    if(CO_isError(NMT->emPr->em, CO_EM_CAN_TX_BUS_OFF))
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	691b      	ldr	r3, [r3, #16]
 8003ff8:	68db      	ldr	r3, [r3, #12]
 8003ffa:	2112      	movs	r1, #18
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	f7ff fbd6 	bl	80037ae <CO_isError>
 8004002:	4603      	mov	r3, r0
 8004004:	2b00      	cmp	r3, #0
 8004006:	d003      	beq.n	8004010 <CO_NMT_process+0x158>
        NMT->LEDredError = 1;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	2201      	movs	r2, #1
 800400c:	721a      	strb	r2, [r3, #8]
 800400e:	e04f      	b.n	80040b0 <CO_NMT_process+0x1f8>

    else if(CO_isError(NMT->emPr->em, CO_EM_SYNC_TIME_OUT))
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	691b      	ldr	r3, [r3, #16]
 8004014:	68db      	ldr	r3, [r3, #12]
 8004016:	2118      	movs	r1, #24
 8004018:	4618      	mov	r0, r3
 800401a:	f7ff fbc8 	bl	80037ae <CO_isError>
 800401e:	4603      	mov	r3, r0
 8004020:	2b00      	cmp	r3, #0
 8004022:	d005      	beq.n	8004030 <CO_NMT_process+0x178>
        NMT->LEDredError = NMT->LEDtripleFlash;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	f993 2005 	ldrsb.w	r2, [r3, #5]
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	721a      	strb	r2, [r3, #8]
 800402e:	e03f      	b.n	80040b0 <CO_NMT_process+0x1f8>

    else if(CO_isError(NMT->emPr->em, CO_EM_HEARTBEAT_CONSUMER) || CO_isError(NMT->emPr->em, CO_EM_HB_CONSUMER_REMOTE_RESET))
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	691b      	ldr	r3, [r3, #16]
 8004034:	68db      	ldr	r3, [r3, #12]
 8004036:	211b      	movs	r1, #27
 8004038:	4618      	mov	r0, r3
 800403a:	f7ff fbb8 	bl	80037ae <CO_isError>
 800403e:	4603      	mov	r3, r0
 8004040:	2b00      	cmp	r3, #0
 8004042:	d109      	bne.n	8004058 <CO_NMT_process+0x1a0>
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	691b      	ldr	r3, [r3, #16]
 8004048:	68db      	ldr	r3, [r3, #12]
 800404a:	211c      	movs	r1, #28
 800404c:	4618      	mov	r0, r3
 800404e:	f7ff fbae 	bl	80037ae <CO_isError>
 8004052:	4603      	mov	r3, r0
 8004054:	2b00      	cmp	r3, #0
 8004056:	d005      	beq.n	8004064 <CO_NMT_process+0x1ac>
        NMT->LEDredError = NMT->LEDdoubleFlash;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	f993 2004 	ldrsb.w	r2, [r3, #4]
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	721a      	strb	r2, [r3, #8]
 8004062:	e025      	b.n	80040b0 <CO_NMT_process+0x1f8>

    else if(CANpassive || CO_isError(NMT->emPr->em, CO_EM_CAN_BUS_WARNING))
 8004064:	7dfb      	ldrb	r3, [r7, #23]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d109      	bne.n	800407e <CO_NMT_process+0x1c6>
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	691b      	ldr	r3, [r3, #16]
 800406e:	68db      	ldr	r3, [r3, #12]
 8004070:	2101      	movs	r1, #1
 8004072:	4618      	mov	r0, r3
 8004074:	f7ff fb9b 	bl	80037ae <CO_isError>
 8004078:	4603      	mov	r3, r0
 800407a:	2b00      	cmp	r3, #0
 800407c:	d005      	beq.n	800408a <CO_NMT_process+0x1d2>
        NMT->LEDredError = NMT->LEDsingleFlash;
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	f993 2003 	ldrsb.w	r2, [r3, #3]
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	721a      	strb	r2, [r3, #8]
 8004088:	e012      	b.n	80040b0 <CO_NMT_process+0x1f8>

    else if(errorRegister)
 800408a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d00b      	beq.n	80040aa <CO_NMT_process+0x1f2>
        NMT->LEDredError = (NMT->LEDblinking>=0)?-1:1;
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8004098:	2b00      	cmp	r3, #0
 800409a:	db02      	blt.n	80040a2 <CO_NMT_process+0x1ea>
 800409c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80040a0:	e000      	b.n	80040a4 <CO_NMT_process+0x1ec>
 80040a2:	2201      	movs	r2, #1
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	721a      	strb	r2, [r3, #8]
 80040a8:	e002      	b.n	80040b0 <CO_NMT_process+0x1f8>

    else
        NMT->LEDredError = -1;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	22ff      	movs	r2, #255	; 0xff
 80040ae:	721a      	strb	r2, [r3, #8]


    /* in case of error enter pre-operational state */
    if(errorBehavior && (NMT->operatingState == CO_NMT_OPERATIONAL)){
 80040b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	f000 80ac 	beq.w	8004210 <CO_NMT_process+0x358>
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	781b      	ldrb	r3, [r3, #0]
 80040bc:	2b05      	cmp	r3, #5
 80040be:	f040 80a7 	bne.w	8004210 <CO_NMT_process+0x358>
        if(CANpassive && (errorBehavior[2] == 0 || errorBehavior[2] == 2)) errorRegister |= 0x10;
 80040c2:	7dfb      	ldrb	r3, [r7, #23]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d00f      	beq.n	80040e8 <CO_NMT_process+0x230>
 80040c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ca:	3302      	adds	r3, #2
 80040cc:	781b      	ldrb	r3, [r3, #0]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d004      	beq.n	80040dc <CO_NMT_process+0x224>
 80040d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040d4:	3302      	adds	r3, #2
 80040d6:	781b      	ldrb	r3, [r3, #0]
 80040d8:	2b02      	cmp	r3, #2
 80040da:	d105      	bne.n	80040e8 <CO_NMT_process+0x230>
 80040dc:	f897 3020 	ldrb.w	r3, [r7, #32]
 80040e0:	f043 0310 	orr.w	r3, r3, #16
 80040e4:	f887 3020 	strb.w	r3, [r7, #32]

        if(errorRegister){
 80040e8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	f000 808f 	beq.w	8004210 <CO_NMT_process+0x358>
            /* Communication error */
            if(errorRegister & CO_ERR_REG_COMM_ERR){
 80040f2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80040f6:	f003 0310 	and.w	r3, r3, #16
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d03e      	beq.n	800417c <CO_NMT_process+0x2c4>
                if(errorBehavior[1] == 0){
 80040fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004100:	3301      	adds	r3, #1
 8004102:	781b      	ldrb	r3, [r3, #0]
 8004104:	2b00      	cmp	r3, #0
 8004106:	d103      	bne.n	8004110 <CO_NMT_process+0x258>
                    NMT->operatingState = CO_NMT_PRE_OPERATIONAL;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	227f      	movs	r2, #127	; 0x7f
 800410c:	701a      	strb	r2, [r3, #0]
 800410e:	e035      	b.n	800417c <CO_NMT_process+0x2c4>
                }
                else if(errorBehavior[1] == 2){
 8004110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004112:	3301      	adds	r3, #1
 8004114:	781b      	ldrb	r3, [r3, #0]
 8004116:	2b02      	cmp	r3, #2
 8004118:	d103      	bne.n	8004122 <CO_NMT_process+0x26a>
                    NMT->operatingState = CO_NMT_STOPPED;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	2204      	movs	r2, #4
 800411e:	701a      	strb	r2, [r3, #0]
 8004120:	e02c      	b.n	800417c <CO_NMT_process+0x2c4>
                }
                else if(CO_isError(NMT->emPr->em, CO_EM_CAN_TX_BUS_OFF)
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	691b      	ldr	r3, [r3, #16]
 8004126:	68db      	ldr	r3, [r3, #12]
 8004128:	2112      	movs	r1, #18
 800412a:	4618      	mov	r0, r3
 800412c:	f7ff fb3f 	bl	80037ae <CO_isError>
 8004130:	4603      	mov	r3, r0
 8004132:	2b00      	cmp	r3, #0
 8004134:	d113      	bne.n	800415e <CO_NMT_process+0x2a6>
                     || CO_isError(NMT->emPr->em, CO_EM_HEARTBEAT_CONSUMER)
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	691b      	ldr	r3, [r3, #16]
 800413a:	68db      	ldr	r3, [r3, #12]
 800413c:	211b      	movs	r1, #27
 800413e:	4618      	mov	r0, r3
 8004140:	f7ff fb35 	bl	80037ae <CO_isError>
 8004144:	4603      	mov	r3, r0
 8004146:	2b00      	cmp	r3, #0
 8004148:	d109      	bne.n	800415e <CO_NMT_process+0x2a6>
                     || CO_isError(NMT->emPr->em, CO_EM_HB_CONSUMER_REMOTE_RESET))
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	691b      	ldr	r3, [r3, #16]
 800414e:	68db      	ldr	r3, [r3, #12]
 8004150:	211c      	movs	r1, #28
 8004152:	4618      	mov	r0, r3
 8004154:	f7ff fb2b 	bl	80037ae <CO_isError>
 8004158:	4603      	mov	r3, r0
 800415a:	2b00      	cmp	r3, #0
 800415c:	d00e      	beq.n	800417c <CO_NMT_process+0x2c4>
                {
                    if(errorBehavior[0] == 0){
 800415e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004160:	781b      	ldrb	r3, [r3, #0]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d103      	bne.n	800416e <CO_NMT_process+0x2b6>
                        NMT->operatingState = CO_NMT_PRE_OPERATIONAL;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	227f      	movs	r2, #127	; 0x7f
 800416a:	701a      	strb	r2, [r3, #0]
 800416c:	e006      	b.n	800417c <CO_NMT_process+0x2c4>
                    }
                    else if(errorBehavior[0] == 2){
 800416e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004170:	781b      	ldrb	r3, [r3, #0]
 8004172:	2b02      	cmp	r3, #2
 8004174:	d102      	bne.n	800417c <CO_NMT_process+0x2c4>
                        NMT->operatingState = CO_NMT_STOPPED;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	2204      	movs	r2, #4
 800417a:	701a      	strb	r2, [r3, #0]
                    }
                }
            }

            /* Generic error */
            if(errorRegister & CO_ERR_REG_GENERIC_ERR){
 800417c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004180:	f003 0301 	and.w	r3, r3, #1
 8004184:	2b00      	cmp	r3, #0
 8004186:	d010      	beq.n	80041aa <CO_NMT_process+0x2f2>
                if      (errorBehavior[3] == 0) NMT->operatingState = CO_NMT_PRE_OPERATIONAL;
 8004188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800418a:	3303      	adds	r3, #3
 800418c:	781b      	ldrb	r3, [r3, #0]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d103      	bne.n	800419a <CO_NMT_process+0x2e2>
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	227f      	movs	r2, #127	; 0x7f
 8004196:	701a      	strb	r2, [r3, #0]
 8004198:	e007      	b.n	80041aa <CO_NMT_process+0x2f2>
                else if (errorBehavior[3] == 2) NMT->operatingState = CO_NMT_STOPPED;
 800419a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800419c:	3303      	adds	r3, #3
 800419e:	781b      	ldrb	r3, [r3, #0]
 80041a0:	2b02      	cmp	r3, #2
 80041a2:	d102      	bne.n	80041aa <CO_NMT_process+0x2f2>
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	2204      	movs	r2, #4
 80041a8:	701a      	strb	r2, [r3, #0]
            }

            /* Device profile error */
            if(errorRegister & CO_ERR_REG_DEV_PROFILE){
 80041aa:	f897 3020 	ldrb.w	r3, [r7, #32]
 80041ae:	f003 0320 	and.w	r3, r3, #32
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d010      	beq.n	80041d8 <CO_NMT_process+0x320>
                if      (errorBehavior[4] == 0) NMT->operatingState = CO_NMT_PRE_OPERATIONAL;
 80041b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041b8:	3304      	adds	r3, #4
 80041ba:	781b      	ldrb	r3, [r3, #0]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d103      	bne.n	80041c8 <CO_NMT_process+0x310>
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	227f      	movs	r2, #127	; 0x7f
 80041c4:	701a      	strb	r2, [r3, #0]
 80041c6:	e007      	b.n	80041d8 <CO_NMT_process+0x320>
                else if (errorBehavior[4] == 2) NMT->operatingState = CO_NMT_STOPPED;
 80041c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041ca:	3304      	adds	r3, #4
 80041cc:	781b      	ldrb	r3, [r3, #0]
 80041ce:	2b02      	cmp	r3, #2
 80041d0:	d102      	bne.n	80041d8 <CO_NMT_process+0x320>
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	2204      	movs	r2, #4
 80041d6:	701a      	strb	r2, [r3, #0]
            }

            /* Manufacturer specific error */
            if(errorRegister & CO_ERR_REG_MANUFACTURER){
 80041d8:	f997 3020 	ldrsb.w	r3, [r7, #32]
 80041dc:	2b00      	cmp	r3, #0
 80041de:	da10      	bge.n	8004202 <CO_NMT_process+0x34a>
                if      (errorBehavior[5] == 0) NMT->operatingState = CO_NMT_PRE_OPERATIONAL;
 80041e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041e2:	3305      	adds	r3, #5
 80041e4:	781b      	ldrb	r3, [r3, #0]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d103      	bne.n	80041f2 <CO_NMT_process+0x33a>
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	227f      	movs	r2, #127	; 0x7f
 80041ee:	701a      	strb	r2, [r3, #0]
 80041f0:	e007      	b.n	8004202 <CO_NMT_process+0x34a>
                else if (errorBehavior[5] == 2) NMT->operatingState = CO_NMT_STOPPED;
 80041f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041f4:	3305      	adds	r3, #5
 80041f6:	781b      	ldrb	r3, [r3, #0]
 80041f8:	2b02      	cmp	r3, #2
 80041fa:	d102      	bne.n	8004202 <CO_NMT_process+0x34a>
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	2204      	movs	r2, #4
 8004200:	701a      	strb	r2, [r3, #0]
            }

            /* if operational state is lost, send HB immediately. */
            if(NMT->operatingState != CO_NMT_OPERATIONAL)
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	781b      	ldrb	r3, [r3, #0]
 8004206:	2b05      	cmp	r3, #5
 8004208:	d002      	beq.n	8004210 <CO_NMT_process+0x358>
                NMT->HBproducerTimer = HBtime;
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	893a      	ldrh	r2, [r7, #8]
 800420e:	819a      	strh	r2, [r3, #12]
        }
    }

    if(NMT->pFunctNMT!=NULL && currentOperatingState!=NMT->operatingState){
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	699b      	ldr	r3, [r3, #24]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d00a      	beq.n	800422e <CO_NMT_process+0x376>
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	781b      	ldrb	r3, [r3, #0]
 800421c:	7dba      	ldrb	r2, [r7, #22]
 800421e:	429a      	cmp	r2, r3
 8004220:	d005      	beq.n	800422e <CO_NMT_process+0x376>
        NMT->pFunctNMT(NMT->operatingState);
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	699b      	ldr	r3, [r3, #24]
 8004226:	68fa      	ldr	r2, [r7, #12]
 8004228:	7812      	ldrb	r2, [r2, #0]
 800422a:	4610      	mov	r0, r2
 800422c:	4798      	blx	r3
    }

    return NMT->resetCommand;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	7a5b      	ldrb	r3, [r3, #9]
}
 8004232:	4618      	mov	r0, r3
 8004234:	3718      	adds	r7, #24
 8004236:	46bd      	mov	sp, r7
 8004238:	bd80      	pop	{r7, pc}

0800423a <CO_PDO_receive>:
 * message with correct identifier will be received. For more information and
 * description of parameters see file CO_driver.h.
 * If new message arrives and previous message wasn't processed yet, then
 * previous message will be lost and overwritten by new message. That's OK with PDOs.
 */
static void CO_PDO_receive(void *object, const CO_CANrxMsg_t *msg){
 800423a:	b480      	push	{r7}
 800423c:	b085      	sub	sp, #20
 800423e:	af00      	add	r7, sp, #0
 8004240:	6078      	str	r0, [r7, #4]
 8004242:	6039      	str	r1, [r7, #0]
    CO_RPDO_t *RPDO;

    RPDO = (CO_RPDO_t*)object;   /* this is the correct pointer type of the first argument */
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	60fb      	str	r3, [r7, #12]

    if( (RPDO->valid) &&
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	7f5b      	ldrb	r3, [r3, #29]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d07d      	beq.n	800434c <CO_PDO_receive+0x112>
        (*RPDO->operatingState == CO_NMT_OPERATIONAL) &&
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	695b      	ldr	r3, [r3, #20]
 8004254:	781b      	ldrb	r3, [r3, #0]
    if( (RPDO->valid) &&
 8004256:	2b05      	cmp	r3, #5
 8004258:	d178      	bne.n	800434c <CO_PDO_receive+0x112>
        (msg->DLC >= RPDO->dataLength))
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	f893 2020 	ldrb.w	r2, [r3, #32]
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	7fdb      	ldrb	r3, [r3, #31]
        (*RPDO->operatingState == CO_NMT_OPERATIONAL) &&
 8004264:	429a      	cmp	r2, r3
 8004266:	d371      	bcc.n	800434c <CO_PDO_receive+0x112>
    {
        if(RPDO->synchronous && RPDO->SYNC->CANrxToggle) {
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	7f9b      	ldrb	r3, [r3, #30]
 800426c:	2b00      	cmp	r3, #0
 800426e:	d039      	beq.n	80042e4 <CO_PDO_receive+0xaa>
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	689b      	ldr	r3, [r3, #8]
 8004274:	7ddb      	ldrb	r3, [r3, #23]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d034      	beq.n	80042e4 <CO_PDO_receive+0xaa>
            /* copy data into second buffer and set 'new message' flag */
            RPDO->CANrxData[1][0] = msg->data[0];
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
            RPDO->CANrxData[1][1] = msg->data[1];
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
            RPDO->CANrxData[1][2] = msg->data[2];
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            RPDO->CANrxData[1][3] = msg->data[3];
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
            RPDO->CANrxData[1][4] = msg->data[4];
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
            RPDO->CANrxData[1][5] = msg->data[5];
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
            RPDO->CANrxData[1][6] = msg->data[6];
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	f893 2027 	ldrb.w	r2, [r3, #39]	; 0x27
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            RPDO->CANrxData[1][7] = msg->data[7];
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

            RPDO->CANrxNew[1] = true;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	2201      	movs	r2, #1
 80042de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
            RPDO->CANrxData[0][7] = msg->data[7];

            RPDO->CANrxNew[0] = true;
        }
    }
}
 80042e2:	e033      	b.n	800434c <CO_PDO_receive+0x112>
            RPDO->CANrxData[0][0] = msg->data[0];
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
            RPDO->CANrxData[0][1] = msg->data[1];
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
            RPDO->CANrxData[0][2] = msg->data[2];
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            RPDO->CANrxData[0][3] = msg->data[3];
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            RPDO->CANrxData[0][4] = msg->data[4];
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
            RPDO->CANrxData[0][5] = msg->data[5];
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
            RPDO->CANrxData[0][6] = msg->data[6];
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	f893 2027 	ldrb.w	r2, [r3, #39]	; 0x27
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
            RPDO->CANrxData[0][7] = msg->data[7];
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
            RPDO->CANrxNew[0] = true;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	2201      	movs	r2, #1
 8004348:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 800434c:	bf00      	nop
 800434e:	3714      	adds	r7, #20
 8004350:	46bd      	mov	sp, r7
 8004352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004356:	4770      	bx	lr

08004358 <CO_RPDOconfigCom>:
 *
 * @param RPDO RPDO object.
 * @param COB_IDUsedByRPDO _RPDO communication parameter_, _COB-ID for PDO_ variable
 * from Object dictionary (index 0x1400+, subindex 1).
 */
static void CO_RPDOconfigCom(CO_RPDO_t* RPDO, uint32_t COB_IDUsedByRPDO){
 8004358:	b580      	push	{r7, lr}
 800435a:	b088      	sub	sp, #32
 800435c:	af04      	add	r7, sp, #16
 800435e:	6078      	str	r0, [r7, #4]
 8004360:	6039      	str	r1, [r7, #0]
    uint16_t ID;
    CO_ReturnError_t r;

    ID = (uint16_t)COB_IDUsedByRPDO;
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	81fb      	strh	r3, [r7, #14]

    /* is RPDO used? */
    if((COB_IDUsedByRPDO & 0xBFFFF800L) == 0 && RPDO->dataLength && ID){
 8004366:	683a      	ldr	r2, [r7, #0]
 8004368:	4b2c      	ldr	r3, [pc, #176]	; (800441c <CO_RPDOconfigCom+0xc4>)
 800436a:	4013      	ands	r3, r2
 800436c:	2b00      	cmp	r3, #0
 800436e:	d120      	bne.n	80043b2 <CO_RPDOconfigCom+0x5a>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	7fdb      	ldrb	r3, [r3, #31]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d01c      	beq.n	80043b2 <CO_RPDOconfigCom+0x5a>
 8004378:	89fb      	ldrh	r3, [r7, #14]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d019      	beq.n	80043b2 <CO_RPDOconfigCom+0x5a>
        /* is used default COB-ID? */
        if(ID == RPDO->defaultCOB_ID) ID += RPDO->nodeId;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	8b5b      	ldrh	r3, [r3, #26]
 8004382:	89fa      	ldrh	r2, [r7, #14]
 8004384:	429a      	cmp	r2, r3
 8004386:	d105      	bne.n	8004394 <CO_RPDOconfigCom+0x3c>
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	7e1b      	ldrb	r3, [r3, #24]
 800438c:	b29a      	uxth	r2, r3
 800438e:	89fb      	ldrh	r3, [r7, #14]
 8004390:	4413      	add	r3, r2
 8004392:	81fb      	strh	r3, [r7, #14]
        RPDO->valid = true;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2201      	movs	r2, #1
 8004398:	775a      	strb	r2, [r3, #29]
        RPDO->synchronous = (RPDO->RPDOCommPar->transmissionType <= 240) ? true : false;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	68db      	ldr	r3, [r3, #12]
 800439e:	7a1b      	ldrb	r3, [r3, #8]
 80043a0:	2bf0      	cmp	r3, #240	; 0xf0
 80043a2:	bf94      	ite	ls
 80043a4:	2301      	movls	r3, #1
 80043a6:	2300      	movhi	r3, #0
 80043a8:	b2db      	uxtb	r3, r3
 80043aa:	461a      	mov	r2, r3
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	779a      	strb	r2, [r3, #30]
 80043b0:	e00d      	b.n	80043ce <CO_RPDOconfigCom+0x76>
    }
    else{
        ID = 0;
 80043b2:	2300      	movs	r3, #0
 80043b4:	81fb      	strh	r3, [r7, #14]
        RPDO->valid = false;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2200      	movs	r2, #0
 80043ba:	775a      	strb	r2, [r3, #29]
        RPDO->CANrxNew[0] = RPDO->CANrxNew[1] = false;
 80043bc:	2100      	movs	r1, #0
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	460a      	mov	r2, r1
 80043c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	460a      	mov	r2, r1
 80043ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    }
    r = CO_CANrxBufferInit(
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6d58      	ldr	r0, [r3, #84]	; 0x54
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	f8b3 1058 	ldrh.w	r1, [r3, #88]	; 0x58
 80043d8:	89fa      	ldrh	r2, [r7, #14]
 80043da:	4b11      	ldr	r3, [pc, #68]	; (8004420 <CO_RPDOconfigCom+0xc8>)
 80043dc:	9302      	str	r3, [sp, #8]
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	9301      	str	r3, [sp, #4]
 80043e2:	2300      	movs	r3, #0
 80043e4:	9300      	str	r3, [sp, #0]
 80043e6:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80043ea:	f003 fa94 	bl	8007916 <CO_CANrxBufferInit>
 80043ee:	4603      	mov	r3, r0
 80043f0:	737b      	strb	r3, [r7, #13]
            ID,                     /* CAN identifier */
            0x7FF,                  /* mask */
            0,                      /* rtr */
            (void*)RPDO,            /* object passed to receive function */
            CO_PDO_receive);        /* this function will process received message */
    if(r != CO_ERROR_NO){
 80043f2:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d00b      	beq.n	8004412 <CO_RPDOconfigCom+0xba>
        RPDO->valid = false;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	2200      	movs	r2, #0
 80043fe:	775a      	strb	r2, [r3, #29]
        RPDO->CANrxNew[0] = RPDO->CANrxNew[1] = false;
 8004400:	2100      	movs	r1, #0
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	460a      	mov	r2, r1
 8004406:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	460a      	mov	r2, r1
 800440e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    }
}
 8004412:	bf00      	nop
 8004414:	3710      	adds	r7, #16
 8004416:	46bd      	mov	sp, r7
 8004418:	bd80      	pop	{r7, pc}
 800441a:	bf00      	nop
 800441c:	bffff800 	.word	0xbffff800
 8004420:	0800423b 	.word	0x0800423b

08004424 <CO_TPDOconfigCom>:
 * @param TPDO TPDO object.
 * @param COB_IDUsedByTPDO _TPDO communication parameter_, _COB-ID for PDO_ variable
 * from Object dictionary (index 0x1400+, subindex 1).
 * @param syncFlag Indicate, if TPDO is synchronous.
 */
static void CO_TPDOconfigCom(CO_TPDO_t* TPDO, uint32_t COB_IDUsedByTPDO, uint8_t syncFlag){
 8004424:	b590      	push	{r4, r7, lr}
 8004426:	b089      	sub	sp, #36	; 0x24
 8004428:	af02      	add	r7, sp, #8
 800442a:	60f8      	str	r0, [r7, #12]
 800442c:	60b9      	str	r1, [r7, #8]
 800442e:	4613      	mov	r3, r2
 8004430:	71fb      	strb	r3, [r7, #7]
    uint16_t ID;

    ID = (uint16_t)COB_IDUsedByTPDO;
 8004432:	68bb      	ldr	r3, [r7, #8]
 8004434:	82fb      	strh	r3, [r7, #22]

    /* is TPDO used? */
    if((COB_IDUsedByTPDO & 0xBFFFF800L) == 0 && TPDO->dataLength && ID){
 8004436:	68ba      	ldr	r2, [r7, #8]
 8004438:	4b1d      	ldr	r3, [pc, #116]	; (80044b0 <CO_TPDOconfigCom+0x8c>)
 800443a:	4013      	ands	r3, r2
 800443c:	2b00      	cmp	r3, #0
 800443e:	d115      	bne.n	800446c <CO_TPDOconfigCom+0x48>
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	7e9b      	ldrb	r3, [r3, #26]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d011      	beq.n	800446c <CO_TPDOconfigCom+0x48>
 8004448:	8afb      	ldrh	r3, [r7, #22]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d00e      	beq.n	800446c <CO_TPDOconfigCom+0x48>
        /* is used default COB-ID? */
        if(ID == TPDO->defaultCOB_ID) ID += TPDO->nodeId;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	8adb      	ldrh	r3, [r3, #22]
 8004452:	8afa      	ldrh	r2, [r7, #22]
 8004454:	429a      	cmp	r2, r3
 8004456:	d105      	bne.n	8004464 <CO_TPDOconfigCom+0x40>
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	7d1b      	ldrb	r3, [r3, #20]
 800445c:	b29a      	uxth	r2, r3
 800445e:	8afb      	ldrh	r3, [r7, #22]
 8004460:	4413      	add	r3, r2
 8004462:	82fb      	strh	r3, [r7, #22]
        TPDO->valid = true;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	2201      	movs	r2, #1
 8004468:	765a      	strb	r2, [r3, #25]
 800446a:	e004      	b.n	8004476 <CO_TPDOconfigCom+0x52>
    }
    else{
        ID = 0;
 800446c:	2300      	movs	r3, #0
 800446e:	82fb      	strh	r3, [r7, #22]
        TPDO->valid = false;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	2200      	movs	r2, #0
 8004474:	765a      	strb	r2, [r3, #25]
    }

    TPDO->CANtxBuff = CO_CANtxBufferInit(
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	6c98      	ldr	r0, [r3, #72]	; 0x48
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	f8b3 1050 	ldrh.w	r1, [r3, #80]	; 0x50
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	7e9b      	ldrb	r3, [r3, #26]
 8004484:	8afc      	ldrh	r4, [r7, #22]
 8004486:	79fa      	ldrb	r2, [r7, #7]
 8004488:	9201      	str	r2, [sp, #4]
 800448a:	9300      	str	r3, [sp, #0]
 800448c:	2300      	movs	r3, #0
 800448e:	4622      	mov	r2, r4
 8004490:	f003 fac5 	bl	8007a1e <CO_CANtxBufferInit>
 8004494:	4602      	mov	r2, r0
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	64da      	str	r2, [r3, #76]	; 0x4c
            ID,                        /* CAN identifier */
            0,                         /* rtr */
            TPDO->dataLength,          /* number of data bytes */
            syncFlag);                 /* synchronous message flag bit */

    if(TPDO->CANtxBuff == 0){
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d102      	bne.n	80044a8 <CO_TPDOconfigCom+0x84>
        TPDO->valid = false;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	2200      	movs	r2, #0
 80044a6:	765a      	strb	r2, [r3, #25]
    }
}
 80044a8:	bf00      	nop
 80044aa:	371c      	adds	r7, #28
 80044ac:	46bd      	mov	sp, r7
 80044ae:	bd90      	pop	{r4, r7, pc}
 80044b0:	bffff800 	.word	0xbffff800

080044b4 <CO_PDOfindMap>:
        uint8_t                 R_T,
        uint8_t               **ppData,
        uint8_t                *pLength,
        uint8_t                *pSendIfCOSFlags,
        uint8_t                *pIsMultibyteVar)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b088      	sub	sp, #32
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	60f8      	str	r0, [r7, #12]
 80044bc:	60b9      	str	r1, [r7, #8]
 80044be:	603b      	str	r3, [r7, #0]
 80044c0:	4613      	mov	r3, r2
 80044c2:	71fb      	strb	r3, [r7, #7]
    uint8_t subIndex;
    uint8_t dataLen;
    uint8_t objectLen;
    uint8_t attr;

    index = (uint16_t)(map>>16);
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	0c1b      	lsrs	r3, r3, #16
 80044c8:	837b      	strh	r3, [r7, #26]
    subIndex = (uint8_t)(map>>8);
 80044ca:	68bb      	ldr	r3, [r7, #8]
 80044cc:	0a1b      	lsrs	r3, r3, #8
 80044ce:	767b      	strb	r3, [r7, #25]
    dataLen = (uint8_t) map;   /* data length in bits */
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	763b      	strb	r3, [r7, #24]

    /* data length must be byte aligned */
    if(dataLen&0x07) return CO_SDO_AB_NO_MAP;   /* Object cannot be mapped to the PDO. */
 80044d4:	7e3b      	ldrb	r3, [r7, #24]
 80044d6:	f003 0307 	and.w	r3, r3, #7
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d001      	beq.n	80044e2 <CO_PDOfindMap+0x2e>
 80044de:	4b66      	ldr	r3, [pc, #408]	; (8004678 <CO_PDOfindMap+0x1c4>)
 80044e0:	e0c5      	b.n	800466e <CO_PDOfindMap+0x1ba>

    dataLen >>= 3;    /* new data length is in bytes */
 80044e2:	7e3b      	ldrb	r3, [r7, #24]
 80044e4:	08db      	lsrs	r3, r3, #3
 80044e6:	763b      	strb	r3, [r7, #24]
    *pLength += dataLen;
 80044e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044ea:	781a      	ldrb	r2, [r3, #0]
 80044ec:	7e3b      	ldrb	r3, [r7, #24]
 80044ee:	4413      	add	r3, r2
 80044f0:	b2da      	uxtb	r2, r3
 80044f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044f4:	701a      	strb	r2, [r3, #0]

    /* total PDO length can not be more than 8 bytes */
    if(*pLength > 8) return CO_SDO_AB_MAP_LEN;  /* The number and length of the objects to be mapped would exceed PDO length. */
 80044f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044f8:	781b      	ldrb	r3, [r3, #0]
 80044fa:	2b08      	cmp	r3, #8
 80044fc:	d901      	bls.n	8004502 <CO_PDOfindMap+0x4e>
 80044fe:	4b5f      	ldr	r3, [pc, #380]	; (800467c <CO_PDOfindMap+0x1c8>)
 8004500:	e0b5      	b.n	800466e <CO_PDOfindMap+0x1ba>

    /* is there a reference to dummy entries */
    if(index <=7 && subIndex == 0){
 8004502:	8b7b      	ldrh	r3, [r7, #26]
 8004504:	2b07      	cmp	r3, #7
 8004506:	d82d      	bhi.n	8004564 <CO_PDOfindMap+0xb0>
 8004508:	7e7b      	ldrb	r3, [r7, #25]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d12a      	bne.n	8004564 <CO_PDOfindMap+0xb0>
        static uint32_t dummyTX = 0;
        static uint32_t dummyRX;
        uint8_t dummySize = 4;
 800450e:	2304      	movs	r3, #4
 8004510:	77fb      	strb	r3, [r7, #31]

        if(index<2) dummySize = 0;
 8004512:	8b7b      	ldrh	r3, [r7, #26]
 8004514:	2b01      	cmp	r3, #1
 8004516:	d802      	bhi.n	800451e <CO_PDOfindMap+0x6a>
 8004518:	2300      	movs	r3, #0
 800451a:	77fb      	strb	r3, [r7, #31]
 800451c:	e010      	b.n	8004540 <CO_PDOfindMap+0x8c>
        else if(index==2 || index==5) dummySize = 1;
 800451e:	8b7b      	ldrh	r3, [r7, #26]
 8004520:	2b02      	cmp	r3, #2
 8004522:	d002      	beq.n	800452a <CO_PDOfindMap+0x76>
 8004524:	8b7b      	ldrh	r3, [r7, #26]
 8004526:	2b05      	cmp	r3, #5
 8004528:	d102      	bne.n	8004530 <CO_PDOfindMap+0x7c>
 800452a:	2301      	movs	r3, #1
 800452c:	77fb      	strb	r3, [r7, #31]
 800452e:	e007      	b.n	8004540 <CO_PDOfindMap+0x8c>
        else if(index==3 || index==6) dummySize = 2;
 8004530:	8b7b      	ldrh	r3, [r7, #26]
 8004532:	2b03      	cmp	r3, #3
 8004534:	d002      	beq.n	800453c <CO_PDOfindMap+0x88>
 8004536:	8b7b      	ldrh	r3, [r7, #26]
 8004538:	2b06      	cmp	r3, #6
 800453a:	d101      	bne.n	8004540 <CO_PDOfindMap+0x8c>
 800453c:	2302      	movs	r3, #2
 800453e:	77fb      	strb	r3, [r7, #31]

        /* is size of variable big enough for map */
        if(dummySize < dataLen) return CO_SDO_AB_NO_MAP;   /* Object cannot be mapped to the PDO. */
 8004540:	7ffa      	ldrb	r2, [r7, #31]
 8004542:	7e3b      	ldrb	r3, [r7, #24]
 8004544:	429a      	cmp	r2, r3
 8004546:	d201      	bcs.n	800454c <CO_PDOfindMap+0x98>
 8004548:	4b4b      	ldr	r3, [pc, #300]	; (8004678 <CO_PDOfindMap+0x1c4>)
 800454a:	e090      	b.n	800466e <CO_PDOfindMap+0x1ba>

        /* Data and ODE pointer */
        if(R_T == 0) *ppData = (uint8_t*) &dummyRX;
 800454c:	79fb      	ldrb	r3, [r7, #7]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d103      	bne.n	800455a <CO_PDOfindMap+0xa6>
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	4a4a      	ldr	r2, [pc, #296]	; (8004680 <CO_PDOfindMap+0x1cc>)
 8004556:	601a      	str	r2, [r3, #0]
 8004558:	e002      	b.n	8004560 <CO_PDOfindMap+0xac>
        else         *ppData = (uint8_t*) &dummyTX;
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	4a49      	ldr	r2, [pc, #292]	; (8004684 <CO_PDOfindMap+0x1d0>)
 800455e:	601a      	str	r2, [r3, #0]

        return 0;
 8004560:	2300      	movs	r3, #0
 8004562:	e084      	b.n	800466e <CO_PDOfindMap+0x1ba>
    }

    /* find object in Object Dictionary */
    entryNo = CO_OD_find(SDO, index);
 8004564:	8b7b      	ldrh	r3, [r7, #26]
 8004566:	4619      	mov	r1, r3
 8004568:	68f8      	ldr	r0, [r7, #12]
 800456a:	f001 f9bd 	bl	80058e8 <CO_OD_find>
 800456e:	4603      	mov	r3, r0
 8004570:	82fb      	strh	r3, [r7, #22]

    /* Does object exist in OD? */
    if(entryNo == 0xFFFF || subIndex > SDO->OD[entryNo].maxSubIndex)
 8004572:	8afb      	ldrh	r3, [r7, #22]
 8004574:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004578:	4293      	cmp	r3, r2
 800457a:	d00b      	beq.n	8004594 <CO_PDOfindMap+0xe0>
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004580:	8afa      	ldrh	r2, [r7, #22]
 8004582:	4613      	mov	r3, r2
 8004584:	005b      	lsls	r3, r3, #1
 8004586:	4413      	add	r3, r2
 8004588:	009b      	lsls	r3, r3, #2
 800458a:	440b      	add	r3, r1
 800458c:	789b      	ldrb	r3, [r3, #2]
 800458e:	7e7a      	ldrb	r2, [r7, #25]
 8004590:	429a      	cmp	r2, r3
 8004592:	d901      	bls.n	8004598 <CO_PDOfindMap+0xe4>
        return CO_SDO_AB_NOT_EXIST;   /* Object does not exist in the object dictionary. */
 8004594:	4b3c      	ldr	r3, [pc, #240]	; (8004688 <CO_PDOfindMap+0x1d4>)
 8004596:	e06a      	b.n	800466e <CO_PDOfindMap+0x1ba>

    attr = CO_OD_getAttribute(SDO, entryNo, subIndex);
 8004598:	7e7a      	ldrb	r2, [r7, #25]
 800459a:	8afb      	ldrh	r3, [r7, #22]
 800459c:	4619      	mov	r1, r3
 800459e:	68f8      	ldr	r0, [r7, #12]
 80045a0:	f001 fa44 	bl	8005a2c <CO_OD_getAttribute>
 80045a4:	4603      	mov	r3, r0
 80045a6:	757b      	strb	r3, [r7, #21]
    /* Is object Mappable for RPDO? */
    if(R_T==0 && !((attr&CO_ODA_RPDO_MAPABLE) && (attr&CO_ODA_WRITEABLE))) return CO_SDO_AB_NO_MAP;   /* Object cannot be mapped to the PDO. */
 80045a8:	79fb      	ldrb	r3, [r7, #7]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d10b      	bne.n	80045c6 <CO_PDOfindMap+0x112>
 80045ae:	7d7b      	ldrb	r3, [r7, #21]
 80045b0:	f003 0310 	and.w	r3, r3, #16
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d004      	beq.n	80045c2 <CO_PDOfindMap+0x10e>
 80045b8:	7d7b      	ldrb	r3, [r7, #21]
 80045ba:	f003 0308 	and.w	r3, r3, #8
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d101      	bne.n	80045c6 <CO_PDOfindMap+0x112>
 80045c2:	4b2d      	ldr	r3, [pc, #180]	; (8004678 <CO_PDOfindMap+0x1c4>)
 80045c4:	e053      	b.n	800466e <CO_PDOfindMap+0x1ba>
    /* Is object Mappable for TPDO? */
    if(R_T!=0 && !((attr&CO_ODA_TPDO_MAPABLE) && (attr&CO_ODA_READABLE))) return CO_SDO_AB_NO_MAP;   /* Object cannot be mapped to the PDO. */
 80045c6:	79fb      	ldrb	r3, [r7, #7]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d00b      	beq.n	80045e4 <CO_PDOfindMap+0x130>
 80045cc:	7d7b      	ldrb	r3, [r7, #21]
 80045ce:	f003 0320 	and.w	r3, r3, #32
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d004      	beq.n	80045e0 <CO_PDOfindMap+0x12c>
 80045d6:	7d7b      	ldrb	r3, [r7, #21]
 80045d8:	f003 0304 	and.w	r3, r3, #4
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d101      	bne.n	80045e4 <CO_PDOfindMap+0x130>
 80045e0:	4b25      	ldr	r3, [pc, #148]	; (8004678 <CO_PDOfindMap+0x1c4>)
 80045e2:	e044      	b.n	800466e <CO_PDOfindMap+0x1ba>

    /* is size of variable big enough for map */
    objectLen = CO_OD_getLength(SDO, entryNo, subIndex);
 80045e4:	7e7a      	ldrb	r2, [r7, #25]
 80045e6:	8afb      	ldrh	r3, [r7, #22]
 80045e8:	4619      	mov	r1, r3
 80045ea:	68f8      	ldr	r0, [r7, #12]
 80045ec:	f001 f9d1 	bl	8005992 <CO_OD_getLength>
 80045f0:	4603      	mov	r3, r0
 80045f2:	753b      	strb	r3, [r7, #20]
    if(objectLen < dataLen) return CO_SDO_AB_NO_MAP;   /* Object cannot be mapped to the PDO. */
 80045f4:	7d3a      	ldrb	r2, [r7, #20]
 80045f6:	7e3b      	ldrb	r3, [r7, #24]
 80045f8:	429a      	cmp	r2, r3
 80045fa:	d201      	bcs.n	8004600 <CO_PDOfindMap+0x14c>
 80045fc:	4b1e      	ldr	r3, [pc, #120]	; (8004678 <CO_PDOfindMap+0x1c4>)
 80045fe:	e036      	b.n	800466e <CO_PDOfindMap+0x1ba>

    /* mark multibyte variable */
    *pIsMultibyteVar = (attr&CO_ODA_MB_VALUE) ? 1 : 0;
 8004600:	7d7b      	ldrb	r3, [r7, #21]
 8004602:	09db      	lsrs	r3, r3, #7
 8004604:	b2da      	uxtb	r2, r3
 8004606:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004608:	701a      	strb	r2, [r3, #0]

    /* pointer to data */
    *ppData = (uint8_t*) CO_OD_getDataPointer(SDO, entryNo, subIndex);
 800460a:	7e7a      	ldrb	r2, [r7, #25]
 800460c:	8afb      	ldrh	r3, [r7, #22]
 800460e:	4619      	mov	r1, r3
 8004610:	68f8      	ldr	r0, [r7, #12]
 8004612:	f001 fa5e 	bl	8005ad2 <CO_OD_getDataPointer>
 8004616:	4602      	mov	r2, r0
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	601a      	str	r2, [r3, #0]
        *ppData += objectLen - dataLen;
    }
#endif

    /* setup change of state flags */
    if(attr&CO_ODA_TPDO_DETECT_COS){
 800461c:	7d7b      	ldrb	r3, [r7, #21]
 800461e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004622:	2b00      	cmp	r3, #0
 8004624:	d022      	beq.n	800466c <CO_PDOfindMap+0x1b8>
        int16_t i;
        for(i=*pLength-dataLen; i<*pLength; i++){
 8004626:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004628:	781b      	ldrb	r3, [r3, #0]
 800462a:	b29a      	uxth	r2, r3
 800462c:	7e3b      	ldrb	r3, [r7, #24]
 800462e:	b29b      	uxth	r3, r3
 8004630:	1ad3      	subs	r3, r2, r3
 8004632:	b29b      	uxth	r3, r3
 8004634:	83bb      	strh	r3, [r7, #28]
 8004636:	e013      	b.n	8004660 <CO_PDOfindMap+0x1ac>
            *pSendIfCOSFlags |= 1<<i;
 8004638:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800463a:	781b      	ldrb	r3, [r3, #0]
 800463c:	b25a      	sxtb	r2, r3
 800463e:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8004642:	2101      	movs	r1, #1
 8004644:	fa01 f303 	lsl.w	r3, r1, r3
 8004648:	b25b      	sxtb	r3, r3
 800464a:	4313      	orrs	r3, r2
 800464c:	b25b      	sxtb	r3, r3
 800464e:	b2da      	uxtb	r2, r3
 8004650:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004652:	701a      	strb	r2, [r3, #0]
        for(i=*pLength-dataLen; i<*pLength; i++){
 8004654:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8004658:	b29b      	uxth	r3, r3
 800465a:	3301      	adds	r3, #1
 800465c:	b29b      	uxth	r3, r3
 800465e:	83bb      	strh	r3, [r7, #28]
 8004660:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8004664:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004666:	7812      	ldrb	r2, [r2, #0]
 8004668:	4293      	cmp	r3, r2
 800466a:	dbe5      	blt.n	8004638 <CO_PDOfindMap+0x184>
        }
    }

    return 0;
 800466c:	2300      	movs	r3, #0
}
 800466e:	4618      	mov	r0, r3
 8004670:	3720      	adds	r7, #32
 8004672:	46bd      	mov	sp, r7
 8004674:	bd80      	pop	{r7, pc}
 8004676:	bf00      	nop
 8004678:	06040041 	.word	0x06040041
 800467c:	06040042 	.word	0x06040042
 8004680:	20000504 	.word	0x20000504
 8004684:	20000508 	.word	0x20000508
 8004688:	06020000 	.word	0x06020000

0800468c <CO_RPDOconfigMap>:
 * @param RPDO RPDO object.
 * @param noOfMappedObjects Number of mapped object (from OD).
 *
 * @return 0 on success, otherwise SDO abort code.
 */
static uint32_t CO_RPDOconfigMap(CO_RPDO_t* RPDO, uint8_t noOfMappedObjects){
 800468c:	b580      	push	{r7, lr}
 800468e:	b08e      	sub	sp, #56	; 0x38
 8004690:	af04      	add	r7, sp, #16
 8004692:	6078      	str	r0, [r7, #4]
 8004694:	460b      	mov	r3, r1
 8004696:	70fb      	strb	r3, [r7, #3]
    int16_t i;
    uint8_t length = 0;
 8004698:	2300      	movs	r3, #0
 800469a:	74fb      	strb	r3, [r7, #19]
    uint32_t ret = 0;
 800469c:	2300      	movs	r3, #0
 800469e:	623b      	str	r3, [r7, #32]
    const uint32_t* pMap = &RPDO->RPDOMapPar->mappedObject1;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	691b      	ldr	r3, [r3, #16]
 80046a4:	3304      	adds	r3, #4
 80046a6:	61fb      	str	r3, [r7, #28]

    for(i=noOfMappedObjects; i>0; i--){
 80046a8:	78fb      	ldrb	r3, [r7, #3]
 80046aa:	84fb      	strh	r3, [r7, #38]	; 0x26
 80046ac:	e046      	b.n	800473c <CO_RPDOconfigMap+0xb0>
        int16_t j;
        uint8_t* pData;
        uint8_t dummy = 0;
 80046ae:	2300      	movs	r3, #0
 80046b0:	72fb      	strb	r3, [r7, #11]
        uint8_t prevLength = length;
 80046b2:	7cfb      	ldrb	r3, [r7, #19]
 80046b4:	767b      	strb	r3, [r7, #25]
        uint8_t MBvar;
        uint32_t map = *(pMap++);
 80046b6:	69fb      	ldr	r3, [r7, #28]
 80046b8:	1d1a      	adds	r2, r3, #4
 80046ba:	61fa      	str	r2, [r7, #28]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	617b      	str	r3, [r7, #20]

        /* function do much checking of errors in map */
        ret = CO_PDOfindMap(
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6858      	ldr	r0, [r3, #4]
 80046c4:	f107 020c 	add.w	r2, r7, #12
 80046c8:	f107 030a 	add.w	r3, r7, #10
 80046cc:	9302      	str	r3, [sp, #8]
 80046ce:	f107 030b 	add.w	r3, r7, #11
 80046d2:	9301      	str	r3, [sp, #4]
 80046d4:	f107 0313 	add.w	r3, r7, #19
 80046d8:	9300      	str	r3, [sp, #0]
 80046da:	4613      	mov	r3, r2
 80046dc:	2200      	movs	r2, #0
 80046de:	6979      	ldr	r1, [r7, #20]
 80046e0:	f7ff fee8 	bl	80044b4 <CO_PDOfindMap>
 80046e4:	6238      	str	r0, [r7, #32]
                0,
                &pData,
                &length,
                &dummy,
                &MBvar);
        if(ret){
 80046e6:	6a3b      	ldr	r3, [r7, #32]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d00a      	beq.n	8004702 <CO_RPDOconfigMap+0x76>
            length = 0;
 80046ec:	2300      	movs	r3, #0
 80046ee:	74fb      	strb	r3, [r7, #19]
            CO_errorReport(RPDO->em, CO_EM_PDO_WRONG_MAPPING, CO_EMC_PROTOCOL_ERROR, map);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6818      	ldr	r0, [r3, #0]
 80046f4:	697b      	ldr	r3, [r7, #20]
 80046f6:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 80046fa:	211a      	movs	r1, #26
 80046fc:	f7fe ff0e 	bl	800351c <CO_errorReport>
 8004700:	e020      	b.n	8004744 <CO_RPDOconfigMap+0xb8>
        else{
            for(j=prevLength; j<length; j++)
                RPDO->mapPointer[j] = pData++;
        }
#else
        for(j=prevLength; j<length; j++){
 8004702:	7e7b      	ldrb	r3, [r7, #25]
 8004704:	837b      	strh	r3, [r7, #26]
 8004706:	e00e      	b.n	8004726 <CO_RPDOconfigMap+0x9a>
            RPDO->mapPointer[j] = pData++;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	1c5a      	adds	r2, r3, #1
 800470c:	60fa      	str	r2, [r7, #12]
 800470e:	f9b7 101a 	ldrsh.w	r1, [r7, #26]
 8004712:	687a      	ldr	r2, [r7, #4]
 8004714:	3108      	adds	r1, #8
 8004716:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
        for(j=prevLength; j<length; j++){
 800471a:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800471e:	b29b      	uxth	r3, r3
 8004720:	3301      	adds	r3, #1
 8004722:	b29b      	uxth	r3, r3
 8004724:	837b      	strh	r3, [r7, #26]
 8004726:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800472a:	7cfa      	ldrb	r2, [r7, #19]
 800472c:	4293      	cmp	r3, r2
 800472e:	dbeb      	blt.n	8004708 <CO_RPDOconfigMap+0x7c>
    for(i=noOfMappedObjects; i>0; i--){
 8004730:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8004734:	b29b      	uxth	r3, r3
 8004736:	3b01      	subs	r3, #1
 8004738:	b29b      	uxth	r3, r3
 800473a:	84fb      	strh	r3, [r7, #38]	; 0x26
 800473c:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8004740:	2b00      	cmp	r3, #0
 8004742:	dcb4      	bgt.n	80046ae <CO_RPDOconfigMap+0x22>
        }
#endif

    }

    RPDO->dataLength = length;
 8004744:	7cfa      	ldrb	r2, [r7, #19]
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	77da      	strb	r2, [r3, #31]

    return ret;
 800474a:	6a3b      	ldr	r3, [r7, #32]
}
 800474c:	4618      	mov	r0, r3
 800474e:	3728      	adds	r7, #40	; 0x28
 8004750:	46bd      	mov	sp, r7
 8004752:	bd80      	pop	{r7, pc}

08004754 <CO_TPDOconfigMap>:
 * @param TPDO TPDO object.
 * @param noOfMappedObjects Number of mapped object (from OD).
 *
 * @return 0 on success, otherwise SDO abort code.
 */
static uint32_t CO_TPDOconfigMap(CO_TPDO_t* TPDO, uint8_t noOfMappedObjects){
 8004754:	b580      	push	{r7, lr}
 8004756:	b08e      	sub	sp, #56	; 0x38
 8004758:	af04      	add	r7, sp, #16
 800475a:	6078      	str	r0, [r7, #4]
 800475c:	460b      	mov	r3, r1
 800475e:	70fb      	strb	r3, [r7, #3]
    int16_t i;
    uint8_t length = 0;
 8004760:	2300      	movs	r3, #0
 8004762:	74fb      	strb	r3, [r7, #19]
    uint32_t ret = 0;
 8004764:	2300      	movs	r3, #0
 8004766:	623b      	str	r3, [r7, #32]
    const uint32_t* pMap = &TPDO->TPDOMapPar->mappedObject1;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	68db      	ldr	r3, [r3, #12]
 800476c:	3304      	adds	r3, #4
 800476e:	61fb      	str	r3, [r7, #28]

    TPDO->sendIfCOSFlags = 0;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2200      	movs	r2, #0
 8004774:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    for(i=noOfMappedObjects; i>0; i--){
 8004778:	78fb      	ldrb	r3, [r7, #3]
 800477a:	84fb      	strh	r3, [r7, #38]	; 0x26
 800477c:	e045      	b.n	800480a <CO_TPDOconfigMap+0xb6>
        int16_t j;
        uint8_t* pData;
        uint8_t prevLength = length;
 800477e:	7cfb      	ldrb	r3, [r7, #19]
 8004780:	767b      	strb	r3, [r7, #25]
        uint8_t MBvar;
        uint32_t map = *(pMap++);
 8004782:	69fb      	ldr	r3, [r7, #28]
 8004784:	1d1a      	adds	r2, r3, #4
 8004786:	61fa      	str	r2, [r7, #28]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	617b      	str	r3, [r7, #20]

        /* function do much checking of errors in map */
        ret = CO_PDOfindMap(
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	6858      	ldr	r0, [r3, #4]
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	333c      	adds	r3, #60	; 0x3c
 8004794:	f107 010c 	add.w	r1, r7, #12
 8004798:	f107 020b 	add.w	r2, r7, #11
 800479c:	9202      	str	r2, [sp, #8]
 800479e:	9301      	str	r3, [sp, #4]
 80047a0:	f107 0313 	add.w	r3, r7, #19
 80047a4:	9300      	str	r3, [sp, #0]
 80047a6:	460b      	mov	r3, r1
 80047a8:	2201      	movs	r2, #1
 80047aa:	6979      	ldr	r1, [r7, #20]
 80047ac:	f7ff fe82 	bl	80044b4 <CO_PDOfindMap>
 80047b0:	6238      	str	r0, [r7, #32]
                1,
                &pData,
                &length,
                &TPDO->sendIfCOSFlags,
                &MBvar);
        if(ret){
 80047b2:	6a3b      	ldr	r3, [r7, #32]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d00a      	beq.n	80047ce <CO_TPDOconfigMap+0x7a>
            length = 0;
 80047b8:	2300      	movs	r3, #0
 80047ba:	74fb      	strb	r3, [r7, #19]
            CO_errorReport(TPDO->em, CO_EM_PDO_WRONG_MAPPING, CO_EMC_PROTOCOL_ERROR, map);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6818      	ldr	r0, [r3, #0]
 80047c0:	697b      	ldr	r3, [r7, #20]
 80047c2:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 80047c6:	211a      	movs	r1, #26
 80047c8:	f7fe fea8 	bl	800351c <CO_errorReport>
 80047cc:	e021      	b.n	8004812 <CO_TPDOconfigMap+0xbe>
        else{
            for(j=prevLength; j<length; j++)
                TPDO->mapPointer[j] = pData++;
        }
#else
        for(j=prevLength; j<length; j++){
 80047ce:	7e7b      	ldrb	r3, [r7, #25]
 80047d0:	837b      	strh	r3, [r7, #26]
 80047d2:	e00f      	b.n	80047f4 <CO_TPDOconfigMap+0xa0>
            TPDO->mapPointer[j] = pData++;
 80047d4:	68fa      	ldr	r2, [r7, #12]
 80047d6:	1c53      	adds	r3, r2, #1
 80047d8:	60fb      	str	r3, [r7, #12]
 80047da:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80047de:	6879      	ldr	r1, [r7, #4]
 80047e0:	3306      	adds	r3, #6
 80047e2:	009b      	lsls	r3, r3, #2
 80047e4:	440b      	add	r3, r1
 80047e6:	605a      	str	r2, [r3, #4]
        for(j=prevLength; j<length; j++){
 80047e8:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80047ec:	b29b      	uxth	r3, r3
 80047ee:	3301      	adds	r3, #1
 80047f0:	b29b      	uxth	r3, r3
 80047f2:	837b      	strh	r3, [r7, #26]
 80047f4:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80047f8:	7cfa      	ldrb	r2, [r7, #19]
 80047fa:	4293      	cmp	r3, r2
 80047fc:	dbea      	blt.n	80047d4 <CO_TPDOconfigMap+0x80>
    for(i=noOfMappedObjects; i>0; i--){
 80047fe:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8004802:	b29b      	uxth	r3, r3
 8004804:	3b01      	subs	r3, #1
 8004806:	b29b      	uxth	r3, r3
 8004808:	84fb      	strh	r3, [r7, #38]	; 0x26
 800480a:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 800480e:	2b00      	cmp	r3, #0
 8004810:	dcb5      	bgt.n	800477e <CO_TPDOconfigMap+0x2a>
        }
#endif

    }

    TPDO->dataLength = length;
 8004812:	7cfa      	ldrb	r2, [r7, #19]
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	769a      	strb	r2, [r3, #26]

    return ret;
 8004818:	6a3b      	ldr	r3, [r7, #32]
}
 800481a:	4618      	mov	r0, r3
 800481c:	3728      	adds	r7, #40	; 0x28
 800481e:	46bd      	mov	sp, r7
 8004820:	bd80      	pop	{r7, pc}
	...

08004824 <CO_ODF_RPDOcom>:
/*
 * Function for accessing _RPDO communication parameter_ (index 0x1400+) from SDO server.
 *
 * For more information see file CO_SDO.h.
 */
static CO_SDO_abortCode_t CO_ODF_RPDOcom(CO_ODF_arg_t *ODF_arg){
 8004824:	b580      	push	{r7, lr}
 8004826:	b088      	sub	sp, #32
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
    CO_RPDO_t *RPDO;

    RPDO = (CO_RPDO_t*) ODF_arg->object;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	61fb      	str	r3, [r7, #28]

    /* Reading Object Dictionary variable */
    if(ODF_arg->reading){
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	7ddb      	ldrb	r3, [r3, #23]
 8004836:	2b00      	cmp	r3, #0
 8004838:	d024      	beq.n	8004884 <CO_ODF_RPDOcom+0x60>
        if(ODF_arg->subIndex == 1){
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	7d9b      	ldrb	r3, [r3, #22]
 800483e:	2b01      	cmp	r3, #1
 8004840:	d11e      	bne.n	8004880 <CO_ODF_RPDOcom+0x5c>
            uint32_t *value = (uint32_t*) ODF_arg->data;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	685b      	ldr	r3, [r3, #4]
 8004846:	60fb      	str	r3, [r7, #12]

            /* if default COB ID is used, write default value here */
            if(((*value)&0xFFFF) == RPDO->defaultCOB_ID && RPDO->defaultCOB_ID)
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	b29b      	uxth	r3, r3
 800484e:	69fa      	ldr	r2, [r7, #28]
 8004850:	8b52      	ldrh	r2, [r2, #26]
 8004852:	4293      	cmp	r3, r2
 8004854:	d10a      	bne.n	800486c <CO_ODF_RPDOcom+0x48>
 8004856:	69fb      	ldr	r3, [r7, #28]
 8004858:	8b5b      	ldrh	r3, [r3, #26]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d006      	beq.n	800486c <CO_ODF_RPDOcom+0x48>
                *value += RPDO->nodeId;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	69fa      	ldr	r2, [r7, #28]
 8004864:	7e12      	ldrb	r2, [r2, #24]
 8004866:	441a      	add	r2, r3
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	601a      	str	r2, [r3, #0]

            /* If PDO is not valid, set bit 31 */
            if(!RPDO->valid) *value |= 0x80000000L;
 800486c:	69fb      	ldr	r3, [r7, #28]
 800486e:	7f5b      	ldrb	r3, [r3, #29]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d105      	bne.n	8004880 <CO_ODF_RPDOcom+0x5c>
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	601a      	str	r2, [r3, #0]
        }
        return CO_SDO_AB_NONE;
 8004880:	2300      	movs	r3, #0
 8004882:	e07a      	b.n	800497a <CO_ODF_RPDOcom+0x156>
    }

    /* Writing Object Dictionary variable */
    if(RPDO->restrictionFlags & 0x04)
 8004884:	69fb      	ldr	r3, [r7, #28]
 8004886:	7f1b      	ldrb	r3, [r3, #28]
 8004888:	f003 0304 	and.w	r3, r3, #4
 800488c:	2b00      	cmp	r3, #0
 800488e:	d001      	beq.n	8004894 <CO_ODF_RPDOcom+0x70>
        return CO_SDO_AB_READONLY;  /* Attempt to write a read only object. */
 8004890:	4b3c      	ldr	r3, [pc, #240]	; (8004984 <CO_ODF_RPDOcom+0x160>)
 8004892:	e072      	b.n	800497a <CO_ODF_RPDOcom+0x156>
    if(*RPDO->operatingState == CO_NMT_OPERATIONAL && (RPDO->restrictionFlags & 0x01))
 8004894:	69fb      	ldr	r3, [r7, #28]
 8004896:	695b      	ldr	r3, [r3, #20]
 8004898:	781b      	ldrb	r3, [r3, #0]
 800489a:	2b05      	cmp	r3, #5
 800489c:	d107      	bne.n	80048ae <CO_ODF_RPDOcom+0x8a>
 800489e:	69fb      	ldr	r3, [r7, #28]
 80048a0:	7f1b      	ldrb	r3, [r3, #28]
 80048a2:	f003 0301 	and.w	r3, r3, #1
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d001      	beq.n	80048ae <CO_ODF_RPDOcom+0x8a>
        return CO_SDO_AB_DATA_DEV_STATE;   /* Data cannot be transferred or stored to the application because of the present device state. */
 80048aa:	4b37      	ldr	r3, [pc, #220]	; (8004988 <CO_ODF_RPDOcom+0x164>)
 80048ac:	e065      	b.n	800497a <CO_ODF_RPDOcom+0x156>

    if(ODF_arg->subIndex == 1){   /* COB_ID */
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	7d9b      	ldrb	r3, [r3, #22]
 80048b2:	2b01      	cmp	r3, #1
 80048b4:	d139      	bne.n	800492a <CO_ODF_RPDOcom+0x106>
        uint32_t *value = (uint32_t*) ODF_arg->data;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	685b      	ldr	r3, [r3, #4]
 80048ba:	613b      	str	r3, [r7, #16]

        /* bits 11...29 must be zero */
        if(*value & 0x3FFF8000L)
 80048bc:	693b      	ldr	r3, [r7, #16]
 80048be:	681a      	ldr	r2, [r3, #0]
 80048c0:	4b32      	ldr	r3, [pc, #200]	; (800498c <CO_ODF_RPDOcom+0x168>)
 80048c2:	4013      	ands	r3, r2
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d001      	beq.n	80048cc <CO_ODF_RPDOcom+0xa8>
            return CO_SDO_AB_INVALID_VALUE;  /* Invalid value for parameter (download only). */
 80048c8:	4b31      	ldr	r3, [pc, #196]	; (8004990 <CO_ODF_RPDOcom+0x16c>)
 80048ca:	e056      	b.n	800497a <CO_ODF_RPDOcom+0x156>

        /* if default COB-ID is being written, write defaultCOB_ID without nodeId */
        if(((*value)&0xFFFF) == (RPDO->defaultCOB_ID + RPDO->nodeId)){
 80048cc:	693b      	ldr	r3, [r7, #16]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	b29b      	uxth	r3, r3
 80048d2:	69fa      	ldr	r2, [r7, #28]
 80048d4:	8b52      	ldrh	r2, [r2, #26]
 80048d6:	4611      	mov	r1, r2
 80048d8:	69fa      	ldr	r2, [r7, #28]
 80048da:	7e12      	ldrb	r2, [r2, #24]
 80048dc:	440a      	add	r2, r1
 80048de:	4293      	cmp	r3, r2
 80048e0:	d10c      	bne.n	80048fc <CO_ODF_RPDOcom+0xd8>
            *value &= 0xC0000000L;
 80048e2:	693b      	ldr	r3, [r7, #16]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f003 4240 	and.w	r2, r3, #3221225472	; 0xc0000000
 80048ea:	693b      	ldr	r3, [r7, #16]
 80048ec:	601a      	str	r2, [r3, #0]
            *value += RPDO->defaultCOB_ID;
 80048ee:	693b      	ldr	r3, [r7, #16]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	69fa      	ldr	r2, [r7, #28]
 80048f4:	8b52      	ldrh	r2, [r2, #26]
 80048f6:	441a      	add	r2, r3
 80048f8:	693b      	ldr	r3, [r7, #16]
 80048fa:	601a      	str	r2, [r3, #0]
        }

        /* if PDO is valid, bits 0..29 can not be changed */
        if(RPDO->valid && ((*value ^ RPDO->RPDOCommPar->COB_IDUsedByRPDO) & 0x3FFFFFFFL))
 80048fc:	69fb      	ldr	r3, [r7, #28]
 80048fe:	7f5b      	ldrb	r3, [r3, #29]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d00b      	beq.n	800491c <CO_ODF_RPDOcom+0xf8>
 8004904:	693b      	ldr	r3, [r7, #16]
 8004906:	681a      	ldr	r2, [r3, #0]
 8004908:	69fb      	ldr	r3, [r7, #28]
 800490a:	68db      	ldr	r3, [r3, #12]
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	4053      	eors	r3, r2
 8004910:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8004914:	2b00      	cmp	r3, #0
 8004916:	d001      	beq.n	800491c <CO_ODF_RPDOcom+0xf8>
            return CO_SDO_AB_INVALID_VALUE;  /* Invalid value for parameter (download only). */
 8004918:	4b1d      	ldr	r3, [pc, #116]	; (8004990 <CO_ODF_RPDOcom+0x16c>)
 800491a:	e02e      	b.n	800497a <CO_ODF_RPDOcom+0x156>

        /* configure RPDO */
        CO_RPDOconfigCom(RPDO, *value);
 800491c:	693b      	ldr	r3, [r7, #16]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4619      	mov	r1, r3
 8004922:	69f8      	ldr	r0, [r7, #28]
 8004924:	f7ff fd18 	bl	8004358 <CO_RPDOconfigCom>
 8004928:	e026      	b.n	8004978 <CO_ODF_RPDOcom+0x154>
    }
    else if(ODF_arg->subIndex == 2){   /* Transmission_type */
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	7d9b      	ldrb	r3, [r3, #22]
 800492e:	2b02      	cmp	r3, #2
 8004930:	d122      	bne.n	8004978 <CO_ODF_RPDOcom+0x154>
        uint8_t *value = (uint8_t*) ODF_arg->data;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	685b      	ldr	r3, [r3, #4]
 8004936:	61bb      	str	r3, [r7, #24]
        bool_t synchronousPrev = RPDO->synchronous;
 8004938:	69fb      	ldr	r3, [r7, #28]
 800493a:	7f9b      	ldrb	r3, [r3, #30]
 800493c:	75fb      	strb	r3, [r7, #23]

        /* values from 241...253 are not valid */
        if(*value >= 241 && *value <= 253)
 800493e:	69bb      	ldr	r3, [r7, #24]
 8004940:	781b      	ldrb	r3, [r3, #0]
 8004942:	2bf0      	cmp	r3, #240	; 0xf0
 8004944:	d905      	bls.n	8004952 <CO_ODF_RPDOcom+0x12e>
 8004946:	69bb      	ldr	r3, [r7, #24]
 8004948:	781b      	ldrb	r3, [r3, #0]
 800494a:	2bfd      	cmp	r3, #253	; 0xfd
 800494c:	d801      	bhi.n	8004952 <CO_ODF_RPDOcom+0x12e>
            return CO_SDO_AB_INVALID_VALUE;  /* Invalid value for parameter (download only). */
 800494e:	4b10      	ldr	r3, [pc, #64]	; (8004990 <CO_ODF_RPDOcom+0x16c>)
 8004950:	e013      	b.n	800497a <CO_ODF_RPDOcom+0x156>

        RPDO->synchronous = (*value <= 240) ? true : false;
 8004952:	69bb      	ldr	r3, [r7, #24]
 8004954:	781b      	ldrb	r3, [r3, #0]
 8004956:	2bf0      	cmp	r3, #240	; 0xf0
 8004958:	bf94      	ite	ls
 800495a:	2301      	movls	r3, #1
 800495c:	2300      	movhi	r3, #0
 800495e:	b2db      	uxtb	r3, r3
 8004960:	461a      	mov	r2, r3
 8004962:	69fb      	ldr	r3, [r7, #28]
 8004964:	779a      	strb	r2, [r3, #30]

        /* Remove old message from second buffer. */
        if(RPDO->synchronous != synchronousPrev) {
 8004966:	69fb      	ldr	r3, [r7, #28]
 8004968:	7f9b      	ldrb	r3, [r3, #30]
 800496a:	7dfa      	ldrb	r2, [r7, #23]
 800496c:	429a      	cmp	r2, r3
 800496e:	d003      	beq.n	8004978 <CO_ODF_RPDOcom+0x154>
            RPDO->CANrxNew[1] = false;
 8004970:	69fb      	ldr	r3, [r7, #28]
 8004972:	2200      	movs	r2, #0
 8004974:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        }
    }

    return CO_SDO_AB_NONE;
 8004978:	2300      	movs	r3, #0
}
 800497a:	4618      	mov	r0, r3
 800497c:	3720      	adds	r7, #32
 800497e:	46bd      	mov	sp, r7
 8004980:	bd80      	pop	{r7, pc}
 8004982:	bf00      	nop
 8004984:	06010002 	.word	0x06010002
 8004988:	08000022 	.word	0x08000022
 800498c:	3fff8000 	.word	0x3fff8000
 8004990:	06090030 	.word	0x06090030

08004994 <CO_ODF_TPDOcom>:
/*
 * Function for accessing _TPDO communication parameter_ (index 0x1800+) from SDO server.
 *
 * For more information see file CO_SDO.h.
 */
static CO_SDO_abortCode_t CO_ODF_TPDOcom(CO_ODF_arg_t *ODF_arg){
 8004994:	b580      	push	{r7, lr}
 8004996:	b088      	sub	sp, #32
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
    CO_TPDO_t *TPDO;

    TPDO = (CO_TPDO_t*) ODF_arg->object;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	61fb      	str	r3, [r7, #28]

    if(ODF_arg->subIndex == 4) return CO_SDO_AB_SUB_UNKNOWN;  /* Sub-index does not exist. */
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	7d9b      	ldrb	r3, [r3, #22]
 80049a6:	2b04      	cmp	r3, #4
 80049a8:	d101      	bne.n	80049ae <CO_ODF_TPDOcom+0x1a>
 80049aa:	4b6e      	ldr	r3, [pc, #440]	; (8004b64 <CO_ODF_TPDOcom+0x1d0>)
 80049ac:	e0d6      	b.n	8004b5c <CO_ODF_TPDOcom+0x1c8>

    /* Reading Object Dictionary variable */
    if(ODF_arg->reading){
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	7ddb      	ldrb	r3, [r3, #23]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d024      	beq.n	8004a00 <CO_ODF_TPDOcom+0x6c>
        if(ODF_arg->subIndex == 1){   /* COB_ID */
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	7d9b      	ldrb	r3, [r3, #22]
 80049ba:	2b01      	cmp	r3, #1
 80049bc:	d11e      	bne.n	80049fc <CO_ODF_TPDOcom+0x68>
            uint32_t *value = (uint32_t*) ODF_arg->data;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	685b      	ldr	r3, [r3, #4]
 80049c2:	60bb      	str	r3, [r7, #8]

            /* if default COB ID is used, write default value here */
            if(((*value)&0xFFFF) == TPDO->defaultCOB_ID && TPDO->defaultCOB_ID)
 80049c4:	68bb      	ldr	r3, [r7, #8]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	b29b      	uxth	r3, r3
 80049ca:	69fa      	ldr	r2, [r7, #28]
 80049cc:	8ad2      	ldrh	r2, [r2, #22]
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d10a      	bne.n	80049e8 <CO_ODF_TPDOcom+0x54>
 80049d2:	69fb      	ldr	r3, [r7, #28]
 80049d4:	8adb      	ldrh	r3, [r3, #22]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d006      	beq.n	80049e8 <CO_ODF_TPDOcom+0x54>
                *value += TPDO->nodeId;
 80049da:	68bb      	ldr	r3, [r7, #8]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	69fa      	ldr	r2, [r7, #28]
 80049e0:	7d12      	ldrb	r2, [r2, #20]
 80049e2:	441a      	add	r2, r3
 80049e4:	68bb      	ldr	r3, [r7, #8]
 80049e6:	601a      	str	r2, [r3, #0]

            /* If PDO is not valid, set bit 31 */
            if(!TPDO->valid) *value |= 0x80000000L;
 80049e8:	69fb      	ldr	r3, [r7, #28]
 80049ea:	7e5b      	ldrb	r3, [r3, #25]
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d105      	bne.n	80049fc <CO_ODF_TPDOcom+0x68>
 80049f0:	68bb      	ldr	r3, [r7, #8]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80049f8:	68bb      	ldr	r3, [r7, #8]
 80049fa:	601a      	str	r2, [r3, #0]
        }
        return CO_SDO_AB_NONE;
 80049fc:	2300      	movs	r3, #0
 80049fe:	e0ad      	b.n	8004b5c <CO_ODF_TPDOcom+0x1c8>
    }

    /* Writing Object Dictionary variable */
    if(TPDO->restrictionFlags & 0x04)
 8004a00:	69fb      	ldr	r3, [r7, #28]
 8004a02:	7e1b      	ldrb	r3, [r3, #24]
 8004a04:	f003 0304 	and.w	r3, r3, #4
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d001      	beq.n	8004a10 <CO_ODF_TPDOcom+0x7c>
        return CO_SDO_AB_READONLY;  /* Attempt to write a read only object. */
 8004a0c:	4b56      	ldr	r3, [pc, #344]	; (8004b68 <CO_ODF_TPDOcom+0x1d4>)
 8004a0e:	e0a5      	b.n	8004b5c <CO_ODF_TPDOcom+0x1c8>
    if(*TPDO->operatingState == CO_NMT_OPERATIONAL && (TPDO->restrictionFlags & 0x01))
 8004a10:	69fb      	ldr	r3, [r7, #28]
 8004a12:	691b      	ldr	r3, [r3, #16]
 8004a14:	781b      	ldrb	r3, [r3, #0]
 8004a16:	2b05      	cmp	r3, #5
 8004a18:	d107      	bne.n	8004a2a <CO_ODF_TPDOcom+0x96>
 8004a1a:	69fb      	ldr	r3, [r7, #28]
 8004a1c:	7e1b      	ldrb	r3, [r3, #24]
 8004a1e:	f003 0301 	and.w	r3, r3, #1
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d001      	beq.n	8004a2a <CO_ODF_TPDOcom+0x96>
        return CO_SDO_AB_DATA_DEV_STATE;   /* Data cannot be transferred or stored to the application because of the present device state. */
 8004a26:	4b51      	ldr	r3, [pc, #324]	; (8004b6c <CO_ODF_TPDOcom+0x1d8>)
 8004a28:	e098      	b.n	8004b5c <CO_ODF_TPDOcom+0x1c8>

    if(ODF_arg->subIndex == 1){   /* COB_ID */
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	7d9b      	ldrb	r3, [r3, #22]
 8004a2e:	2b01      	cmp	r3, #1
 8004a30:	d141      	bne.n	8004ab6 <CO_ODF_TPDOcom+0x122>
        uint32_t *value = (uint32_t*) ODF_arg->data;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	685b      	ldr	r3, [r3, #4]
 8004a36:	60fb      	str	r3, [r7, #12]

        /* bits 11...29 must be zero */
        if(*value & 0x3FFF8000L)
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681a      	ldr	r2, [r3, #0]
 8004a3c:	4b4c      	ldr	r3, [pc, #304]	; (8004b70 <CO_ODF_TPDOcom+0x1dc>)
 8004a3e:	4013      	ands	r3, r2
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d001      	beq.n	8004a48 <CO_ODF_TPDOcom+0xb4>
            return CO_SDO_AB_INVALID_VALUE;  /* Invalid value for parameter (download only). */
 8004a44:	4b4b      	ldr	r3, [pc, #300]	; (8004b74 <CO_ODF_TPDOcom+0x1e0>)
 8004a46:	e089      	b.n	8004b5c <CO_ODF_TPDOcom+0x1c8>

        /* if default COB-ID is being written, write defaultCOB_ID without nodeId */
        if(((*value)&0xFFFF) == (TPDO->defaultCOB_ID + TPDO->nodeId)){
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	b29b      	uxth	r3, r3
 8004a4e:	69fa      	ldr	r2, [r7, #28]
 8004a50:	8ad2      	ldrh	r2, [r2, #22]
 8004a52:	4611      	mov	r1, r2
 8004a54:	69fa      	ldr	r2, [r7, #28]
 8004a56:	7d12      	ldrb	r2, [r2, #20]
 8004a58:	440a      	add	r2, r1
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d10c      	bne.n	8004a78 <CO_ODF_TPDOcom+0xe4>
            *value &= 0xC0000000L;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f003 4240 	and.w	r2, r3, #3221225472	; 0xc0000000
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	601a      	str	r2, [r3, #0]
            *value += TPDO->defaultCOB_ID;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	69fa      	ldr	r2, [r7, #28]
 8004a70:	8ad2      	ldrh	r2, [r2, #22]
 8004a72:	441a      	add	r2, r3
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	601a      	str	r2, [r3, #0]
        }

        /* if PDO is valid, bits 0..29 can not be changed */
        if(TPDO->valid && ((*value ^ TPDO->TPDOCommPar->COB_IDUsedByTPDO) & 0x3FFFFFFFL))
 8004a78:	69fb      	ldr	r3, [r7, #28]
 8004a7a:	7e5b      	ldrb	r3, [r3, #25]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d00b      	beq.n	8004a98 <CO_ODF_TPDOcom+0x104>
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681a      	ldr	r2, [r3, #0]
 8004a84:	69fb      	ldr	r3, [r7, #28]
 8004a86:	689b      	ldr	r3, [r3, #8]
 8004a88:	685b      	ldr	r3, [r3, #4]
 8004a8a:	4053      	eors	r3, r2
 8004a8c:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d001      	beq.n	8004a98 <CO_ODF_TPDOcom+0x104>
            return CO_SDO_AB_INVALID_VALUE;  /* Invalid value for parameter (download only). */
 8004a94:	4b37      	ldr	r3, [pc, #220]	; (8004b74 <CO_ODF_TPDOcom+0x1e0>)
 8004a96:	e061      	b.n	8004b5c <CO_ODF_TPDOcom+0x1c8>

        /* configure TPDO */
        CO_TPDOconfigCom(TPDO, *value, TPDO->CANtxBuff->syncFlag);
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	6819      	ldr	r1, [r3, #0]
 8004a9c:	69fb      	ldr	r3, [r7, #28]
 8004a9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004aa0:	7b9b      	ldrb	r3, [r3, #14]
 8004aa2:	b2db      	uxtb	r3, r3
 8004aa4:	461a      	mov	r2, r3
 8004aa6:	69f8      	ldr	r0, [r7, #28]
 8004aa8:	f7ff fcbc 	bl	8004424 <CO_TPDOconfigCom>
        TPDO->syncCounter = 255;
 8004aac:	69fb      	ldr	r3, [r7, #28]
 8004aae:	22ff      	movs	r2, #255	; 0xff
 8004ab0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004ab4:	e051      	b.n	8004b5a <CO_ODF_TPDOcom+0x1c6>
    }
    else if(ODF_arg->subIndex == 2){   /* Transmission_type */
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	7d9b      	ldrb	r3, [r3, #22]
 8004aba:	2b02      	cmp	r3, #2
 8004abc:	d11b      	bne.n	8004af6 <CO_ODF_TPDOcom+0x162>
        uint8_t *value = (uint8_t*) ODF_arg->data;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	613b      	str	r3, [r7, #16]

        /* values from 241...253 are not valid */
        if(*value >= 241 && *value <= 253)
 8004ac4:	693b      	ldr	r3, [r7, #16]
 8004ac6:	781b      	ldrb	r3, [r3, #0]
 8004ac8:	2bf0      	cmp	r3, #240	; 0xf0
 8004aca:	d905      	bls.n	8004ad8 <CO_ODF_TPDOcom+0x144>
 8004acc:	693b      	ldr	r3, [r7, #16]
 8004ace:	781b      	ldrb	r3, [r3, #0]
 8004ad0:	2bfd      	cmp	r3, #253	; 0xfd
 8004ad2:	d801      	bhi.n	8004ad8 <CO_ODF_TPDOcom+0x144>
            return CO_SDO_AB_INVALID_VALUE;  /* Invalid value for parameter (download only). */
 8004ad4:	4b27      	ldr	r3, [pc, #156]	; (8004b74 <CO_ODF_TPDOcom+0x1e0>)
 8004ad6:	e041      	b.n	8004b5c <CO_ODF_TPDOcom+0x1c8>
        TPDO->CANtxBuff->syncFlag = (*value <= 240) ? 1 : 0;
 8004ad8:	693b      	ldr	r3, [r7, #16]
 8004ada:	781b      	ldrb	r3, [r3, #0]
 8004adc:	2bf0      	cmp	r3, #240	; 0xf0
 8004ade:	bf94      	ite	ls
 8004ae0:	2301      	movls	r3, #1
 8004ae2:	2300      	movhi	r3, #0
 8004ae4:	b2da      	uxtb	r2, r3
 8004ae6:	69fb      	ldr	r3, [r7, #28]
 8004ae8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004aea:	739a      	strb	r2, [r3, #14]
        TPDO->syncCounter = 255;
 8004aec:	69fb      	ldr	r3, [r7, #28]
 8004aee:	22ff      	movs	r2, #255	; 0xff
 8004af0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004af4:	e031      	b.n	8004b5a <CO_ODF_TPDOcom+0x1c6>
    }
    else if(ODF_arg->subIndex == 3){   /* Inhibit_Time */
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	7d9b      	ldrb	r3, [r3, #22]
 8004afa:	2b03      	cmp	r3, #3
 8004afc:	d109      	bne.n	8004b12 <CO_ODF_TPDOcom+0x17e>
        /* if PDO is valid, value can not be changed */
        if(TPDO->valid)
 8004afe:	69fb      	ldr	r3, [r7, #28]
 8004b00:	7e5b      	ldrb	r3, [r3, #25]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d001      	beq.n	8004b0a <CO_ODF_TPDOcom+0x176>
            return CO_SDO_AB_INVALID_VALUE;  /* Invalid value for parameter (download only). */
 8004b06:	4b1b      	ldr	r3, [pc, #108]	; (8004b74 <CO_ODF_TPDOcom+0x1e0>)
 8004b08:	e028      	b.n	8004b5c <CO_ODF_TPDOcom+0x1c8>

        TPDO->inhibitTimer = 0;
 8004b0a:	69fb      	ldr	r3, [r7, #28]
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	641a      	str	r2, [r3, #64]	; 0x40
 8004b10:	e023      	b.n	8004b5a <CO_ODF_TPDOcom+0x1c6>
    }
    else if(ODF_arg->subIndex == 5){   /* Event_Timer */
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	7d9b      	ldrb	r3, [r3, #22]
 8004b16:	2b05      	cmp	r3, #5
 8004b18:	d10c      	bne.n	8004b34 <CO_ODF_TPDOcom+0x1a0>
        uint16_t *value = (uint16_t*) ODF_arg->data;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	685b      	ldr	r3, [r3, #4]
 8004b1e:	617b      	str	r3, [r7, #20]

        TPDO->eventTimer = ((uint32_t) *value) * 1000;
 8004b20:	697b      	ldr	r3, [r7, #20]
 8004b22:	881b      	ldrh	r3, [r3, #0]
 8004b24:	461a      	mov	r2, r3
 8004b26:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004b2a:	fb03 f202 	mul.w	r2, r3, r2
 8004b2e:	69fb      	ldr	r3, [r7, #28]
 8004b30:	645a      	str	r2, [r3, #68]	; 0x44
 8004b32:	e012      	b.n	8004b5a <CO_ODF_TPDOcom+0x1c6>
    }
    else if(ODF_arg->subIndex == 6){   /* SYNC start value */
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	7d9b      	ldrb	r3, [r3, #22]
 8004b38:	2b06      	cmp	r3, #6
 8004b3a:	d10e      	bne.n	8004b5a <CO_ODF_TPDOcom+0x1c6>
        uint8_t *value = (uint8_t*) ODF_arg->data;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	685b      	ldr	r3, [r3, #4]
 8004b40:	61bb      	str	r3, [r7, #24]

        /* if PDO is valid, value can not be changed */
        if(TPDO->valid)
 8004b42:	69fb      	ldr	r3, [r7, #28]
 8004b44:	7e5b      	ldrb	r3, [r3, #25]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d001      	beq.n	8004b4e <CO_ODF_TPDOcom+0x1ba>
            return CO_SDO_AB_INVALID_VALUE;  /* Invalid value for parameter (download only). */
 8004b4a:	4b0a      	ldr	r3, [pc, #40]	; (8004b74 <CO_ODF_TPDOcom+0x1e0>)
 8004b4c:	e006      	b.n	8004b5c <CO_ODF_TPDOcom+0x1c8>

        /* values from 240...255 are not valid */
        if(*value > 240)
 8004b4e:	69bb      	ldr	r3, [r7, #24]
 8004b50:	781b      	ldrb	r3, [r3, #0]
 8004b52:	2bf0      	cmp	r3, #240	; 0xf0
 8004b54:	d901      	bls.n	8004b5a <CO_ODF_TPDOcom+0x1c6>
            return CO_SDO_AB_INVALID_VALUE;  /* Invalid value for parameter (download only). */
 8004b56:	4b07      	ldr	r3, [pc, #28]	; (8004b74 <CO_ODF_TPDOcom+0x1e0>)
 8004b58:	e000      	b.n	8004b5c <CO_ODF_TPDOcom+0x1c8>
    }

    return CO_SDO_AB_NONE;
 8004b5a:	2300      	movs	r3, #0
}
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	3720      	adds	r7, #32
 8004b60:	46bd      	mov	sp, r7
 8004b62:	bd80      	pop	{r7, pc}
 8004b64:	06090011 	.word	0x06090011
 8004b68:	06010002 	.word	0x06010002
 8004b6c:	08000022 	.word	0x08000022
 8004b70:	3fff8000 	.word	0x3fff8000
 8004b74:	06090030 	.word	0x06090030

08004b78 <CO_ODF_RPDOmap>:
/*
 * Function for accessing _RPDO mapping parameter_ (index 0x1600+) from SDO server.
 *
 * For more information see file CO_SDO.h.
 */
static CO_SDO_abortCode_t CO_ODF_RPDOmap(CO_ODF_arg_t *ODF_arg){
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b08c      	sub	sp, #48	; 0x30
 8004b7c:	af04      	add	r7, sp, #16
 8004b7e:	6078      	str	r0, [r7, #4]
    CO_RPDO_t *RPDO;

    RPDO = (CO_RPDO_t*) ODF_arg->object;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	61fb      	str	r3, [r7, #28]

    /* Reading Object Dictionary variable */
    if(ODF_arg->reading){
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	7ddb      	ldrb	r3, [r3, #23]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d00f      	beq.n	8004bae <CO_ODF_RPDOmap+0x36>
        uint8_t *value = (uint8_t*) ODF_arg->data;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	685b      	ldr	r3, [r3, #4]
 8004b92:	613b      	str	r3, [r7, #16]

        if(ODF_arg->subIndex == 0){
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	7d9b      	ldrb	r3, [r3, #22]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d106      	bne.n	8004baa <CO_ODF_RPDOmap+0x32>
            /* If there is error in mapping, dataLength is 0, so numberOfMappedObjects is 0. */
            if(!RPDO->dataLength) *value = 0;
 8004b9c:	69fb      	ldr	r3, [r7, #28]
 8004b9e:	7fdb      	ldrb	r3, [r3, #31]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d102      	bne.n	8004baa <CO_ODF_RPDOmap+0x32>
 8004ba4:	693b      	ldr	r3, [r7, #16]
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	701a      	strb	r2, [r3, #0]
        }
        return CO_SDO_AB_NONE;
 8004baa:	2300      	movs	r3, #0
 8004bac:	e050      	b.n	8004c50 <CO_ODF_RPDOmap+0xd8>
    }

    /* Writing Object Dictionary variable */
    if(RPDO->restrictionFlags & 0x08)
 8004bae:	69fb      	ldr	r3, [r7, #28]
 8004bb0:	7f1b      	ldrb	r3, [r3, #28]
 8004bb2:	f003 0308 	and.w	r3, r3, #8
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d001      	beq.n	8004bbe <CO_ODF_RPDOmap+0x46>
        return CO_SDO_AB_READONLY;  /* Attempt to write a read only object. */
 8004bba:	4b27      	ldr	r3, [pc, #156]	; (8004c58 <CO_ODF_RPDOmap+0xe0>)
 8004bbc:	e048      	b.n	8004c50 <CO_ODF_RPDOmap+0xd8>
    if(*RPDO->operatingState == CO_NMT_OPERATIONAL && (RPDO->restrictionFlags & 0x02))
 8004bbe:	69fb      	ldr	r3, [r7, #28]
 8004bc0:	695b      	ldr	r3, [r3, #20]
 8004bc2:	781b      	ldrb	r3, [r3, #0]
 8004bc4:	2b05      	cmp	r3, #5
 8004bc6:	d107      	bne.n	8004bd8 <CO_ODF_RPDOmap+0x60>
 8004bc8:	69fb      	ldr	r3, [r7, #28]
 8004bca:	7f1b      	ldrb	r3, [r3, #28]
 8004bcc:	f003 0302 	and.w	r3, r3, #2
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d001      	beq.n	8004bd8 <CO_ODF_RPDOmap+0x60>
        return CO_SDO_AB_DATA_DEV_STATE;   /* Data cannot be transferred or stored to the application because of the present device state. */
 8004bd4:	4b21      	ldr	r3, [pc, #132]	; (8004c5c <CO_ODF_RPDOmap+0xe4>)
 8004bd6:	e03b      	b.n	8004c50 <CO_ODF_RPDOmap+0xd8>
    if(RPDO->valid)
 8004bd8:	69fb      	ldr	r3, [r7, #28]
 8004bda:	7f5b      	ldrb	r3, [r3, #29]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d001      	beq.n	8004be4 <CO_ODF_RPDOmap+0x6c>
        return CO_SDO_AB_UNSUPPORTED_ACCESS;  /* Unsupported access to an object. */
 8004be0:	4b1f      	ldr	r3, [pc, #124]	; (8004c60 <CO_ODF_RPDOmap+0xe8>)
 8004be2:	e035      	b.n	8004c50 <CO_ODF_RPDOmap+0xd8>

    /* numberOfMappedObjects */
    if(ODF_arg->subIndex == 0){
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	7d9b      	ldrb	r3, [r3, #22]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d110      	bne.n	8004c0e <CO_ODF_RPDOmap+0x96>
        uint8_t *value = (uint8_t*) ODF_arg->data;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	685b      	ldr	r3, [r3, #4]
 8004bf0:	617b      	str	r3, [r7, #20]

        if(*value > 8)
 8004bf2:	697b      	ldr	r3, [r7, #20]
 8004bf4:	781b      	ldrb	r3, [r3, #0]
 8004bf6:	2b08      	cmp	r3, #8
 8004bf8:	d901      	bls.n	8004bfe <CO_ODF_RPDOmap+0x86>
            return CO_SDO_AB_MAP_LEN;  /* Number and length of object to be mapped exceeds PDO length. */
 8004bfa:	4b1a      	ldr	r3, [pc, #104]	; (8004c64 <CO_ODF_RPDOmap+0xec>)
 8004bfc:	e028      	b.n	8004c50 <CO_ODF_RPDOmap+0xd8>

        /* configure mapping */
        return CO_RPDOconfigMap(RPDO, *value);
 8004bfe:	697b      	ldr	r3, [r7, #20]
 8004c00:	781b      	ldrb	r3, [r3, #0]
 8004c02:	4619      	mov	r1, r3
 8004c04:	69f8      	ldr	r0, [r7, #28]
 8004c06:	f7ff fd41 	bl	800468c <CO_RPDOconfigMap>
 8004c0a:	4603      	mov	r3, r0
 8004c0c:	e020      	b.n	8004c50 <CO_ODF_RPDOmap+0xd8>
    }

    /* mappedObject */
    else{
        uint32_t *value = (uint32_t*) ODF_arg->data;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	685b      	ldr	r3, [r3, #4]
 8004c12:	61bb      	str	r3, [r7, #24]
        uint8_t* pData;
        uint8_t length = 0;
 8004c14:	2300      	movs	r3, #0
 8004c16:	72fb      	strb	r3, [r7, #11]
        uint8_t dummy = 0;
 8004c18:	2300      	movs	r3, #0
 8004c1a:	72bb      	strb	r3, [r7, #10]
        uint8_t MBvar;

        if(RPDO->dataLength)
 8004c1c:	69fb      	ldr	r3, [r7, #28]
 8004c1e:	7fdb      	ldrb	r3, [r3, #31]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d001      	beq.n	8004c28 <CO_ODF_RPDOmap+0xb0>
            return CO_SDO_AB_UNSUPPORTED_ACCESS;  /* Unsupported access to an object. */
 8004c24:	4b0e      	ldr	r3, [pc, #56]	; (8004c60 <CO_ODF_RPDOmap+0xe8>)
 8004c26:	e013      	b.n	8004c50 <CO_ODF_RPDOmap+0xd8>

        /* verify if mapping is correct */
        return CO_PDOfindMap(
 8004c28:	69fb      	ldr	r3, [r7, #28]
 8004c2a:	6858      	ldr	r0, [r3, #4]
 8004c2c:	69bb      	ldr	r3, [r7, #24]
 8004c2e:	6819      	ldr	r1, [r3, #0]
 8004c30:	f107 020c 	add.w	r2, r7, #12
 8004c34:	f107 0309 	add.w	r3, r7, #9
 8004c38:	9302      	str	r3, [sp, #8]
 8004c3a:	f107 030a 	add.w	r3, r7, #10
 8004c3e:	9301      	str	r3, [sp, #4]
 8004c40:	f107 030b 	add.w	r3, r7, #11
 8004c44:	9300      	str	r3, [sp, #0]
 8004c46:	4613      	mov	r3, r2
 8004c48:	2200      	movs	r2, #0
 8004c4a:	f7ff fc33 	bl	80044b4 <CO_PDOfindMap>
 8004c4e:	4603      	mov	r3, r0
               &dummy,
               &MBvar);
    }

    return CO_SDO_AB_NONE;
}
 8004c50:	4618      	mov	r0, r3
 8004c52:	3720      	adds	r7, #32
 8004c54:	46bd      	mov	sp, r7
 8004c56:	bd80      	pop	{r7, pc}
 8004c58:	06010002 	.word	0x06010002
 8004c5c:	08000022 	.word	0x08000022
 8004c60:	06010000 	.word	0x06010000
 8004c64:	06040042 	.word	0x06040042

08004c68 <CO_ODF_TPDOmap>:
/*
 * Function for accessing _TPDO mapping parameter_ (index 0x1A00+) from SDO server.
 *
 * For more information see file CO_SDO.h.
 */
static CO_SDO_abortCode_t CO_ODF_TPDOmap(CO_ODF_arg_t *ODF_arg){
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b08c      	sub	sp, #48	; 0x30
 8004c6c:	af04      	add	r7, sp, #16
 8004c6e:	6078      	str	r0, [r7, #4]
    CO_TPDO_t *TPDO;

    TPDO = (CO_TPDO_t*) ODF_arg->object;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	61fb      	str	r3, [r7, #28]

    /* Reading Object Dictionary variable */
    if(ODF_arg->reading){
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	7ddb      	ldrb	r3, [r3, #23]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d00f      	beq.n	8004c9e <CO_ODF_TPDOmap+0x36>
        uint8_t *value = (uint8_t*) ODF_arg->data;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	685b      	ldr	r3, [r3, #4]
 8004c82:	613b      	str	r3, [r7, #16]

        if(ODF_arg->subIndex == 0){
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	7d9b      	ldrb	r3, [r3, #22]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d106      	bne.n	8004c9a <CO_ODF_TPDOmap+0x32>
            /* If there is error in mapping, dataLength is 0, so numberOfMappedObjects is 0. */
            if(!TPDO->dataLength) *value = 0;
 8004c8c:	69fb      	ldr	r3, [r7, #28]
 8004c8e:	7e9b      	ldrb	r3, [r3, #26]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d102      	bne.n	8004c9a <CO_ODF_TPDOmap+0x32>
 8004c94:	693b      	ldr	r3, [r7, #16]
 8004c96:	2200      	movs	r2, #0
 8004c98:	701a      	strb	r2, [r3, #0]
        }
        return CO_SDO_AB_NONE;
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	e050      	b.n	8004d40 <CO_ODF_TPDOmap+0xd8>
    }

    /* Writing Object Dictionary variable */
    if(TPDO->restrictionFlags & 0x08)
 8004c9e:	69fb      	ldr	r3, [r7, #28]
 8004ca0:	7e1b      	ldrb	r3, [r3, #24]
 8004ca2:	f003 0308 	and.w	r3, r3, #8
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d001      	beq.n	8004cae <CO_ODF_TPDOmap+0x46>
        return CO_SDO_AB_READONLY;  /* Attempt to write a read only object. */
 8004caa:	4b27      	ldr	r3, [pc, #156]	; (8004d48 <CO_ODF_TPDOmap+0xe0>)
 8004cac:	e048      	b.n	8004d40 <CO_ODF_TPDOmap+0xd8>
    if(*TPDO->operatingState == CO_NMT_OPERATIONAL && (TPDO->restrictionFlags & 0x02))
 8004cae:	69fb      	ldr	r3, [r7, #28]
 8004cb0:	691b      	ldr	r3, [r3, #16]
 8004cb2:	781b      	ldrb	r3, [r3, #0]
 8004cb4:	2b05      	cmp	r3, #5
 8004cb6:	d107      	bne.n	8004cc8 <CO_ODF_TPDOmap+0x60>
 8004cb8:	69fb      	ldr	r3, [r7, #28]
 8004cba:	7e1b      	ldrb	r3, [r3, #24]
 8004cbc:	f003 0302 	and.w	r3, r3, #2
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d001      	beq.n	8004cc8 <CO_ODF_TPDOmap+0x60>
        return CO_SDO_AB_DATA_DEV_STATE;   /* Data cannot be transferred or stored to the application because of the present device state. */
 8004cc4:	4b21      	ldr	r3, [pc, #132]	; (8004d4c <CO_ODF_TPDOmap+0xe4>)
 8004cc6:	e03b      	b.n	8004d40 <CO_ODF_TPDOmap+0xd8>
    if(TPDO->valid)
 8004cc8:	69fb      	ldr	r3, [r7, #28]
 8004cca:	7e5b      	ldrb	r3, [r3, #25]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d001      	beq.n	8004cd4 <CO_ODF_TPDOmap+0x6c>
        return CO_SDO_AB_UNSUPPORTED_ACCESS;  /* Unsupported access to an object. */
 8004cd0:	4b1f      	ldr	r3, [pc, #124]	; (8004d50 <CO_ODF_TPDOmap+0xe8>)
 8004cd2:	e035      	b.n	8004d40 <CO_ODF_TPDOmap+0xd8>

    /* numberOfMappedObjects */
    if(ODF_arg->subIndex == 0){
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	7d9b      	ldrb	r3, [r3, #22]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d110      	bne.n	8004cfe <CO_ODF_TPDOmap+0x96>
        uint8_t *value = (uint8_t*) ODF_arg->data;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	685b      	ldr	r3, [r3, #4]
 8004ce0:	617b      	str	r3, [r7, #20]

        if(*value > 8)
 8004ce2:	697b      	ldr	r3, [r7, #20]
 8004ce4:	781b      	ldrb	r3, [r3, #0]
 8004ce6:	2b08      	cmp	r3, #8
 8004ce8:	d901      	bls.n	8004cee <CO_ODF_TPDOmap+0x86>
            return CO_SDO_AB_MAP_LEN;  /* Number and length of object to be mapped exceeds PDO length. */
 8004cea:	4b1a      	ldr	r3, [pc, #104]	; (8004d54 <CO_ODF_TPDOmap+0xec>)
 8004cec:	e028      	b.n	8004d40 <CO_ODF_TPDOmap+0xd8>

        /* configure mapping */
        return CO_TPDOconfigMap(TPDO, *value);
 8004cee:	697b      	ldr	r3, [r7, #20]
 8004cf0:	781b      	ldrb	r3, [r3, #0]
 8004cf2:	4619      	mov	r1, r3
 8004cf4:	69f8      	ldr	r0, [r7, #28]
 8004cf6:	f7ff fd2d 	bl	8004754 <CO_TPDOconfigMap>
 8004cfa:	4603      	mov	r3, r0
 8004cfc:	e020      	b.n	8004d40 <CO_ODF_TPDOmap+0xd8>
    }

    /* mappedObject */
    else{
        uint32_t *value = (uint32_t*) ODF_arg->data;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	685b      	ldr	r3, [r3, #4]
 8004d02:	61bb      	str	r3, [r7, #24]
        uint8_t* pData;
        uint8_t length = 0;
 8004d04:	2300      	movs	r3, #0
 8004d06:	72fb      	strb	r3, [r7, #11]
        uint8_t dummy = 0;
 8004d08:	2300      	movs	r3, #0
 8004d0a:	72bb      	strb	r3, [r7, #10]
        uint8_t MBvar;

        if(TPDO->dataLength)
 8004d0c:	69fb      	ldr	r3, [r7, #28]
 8004d0e:	7e9b      	ldrb	r3, [r3, #26]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d001      	beq.n	8004d18 <CO_ODF_TPDOmap+0xb0>
            return CO_SDO_AB_UNSUPPORTED_ACCESS;  /* Unsupported access to an object. */
 8004d14:	4b0e      	ldr	r3, [pc, #56]	; (8004d50 <CO_ODF_TPDOmap+0xe8>)
 8004d16:	e013      	b.n	8004d40 <CO_ODF_TPDOmap+0xd8>

        /* verify if mapping is correct */
        return CO_PDOfindMap(
 8004d18:	69fb      	ldr	r3, [r7, #28]
 8004d1a:	6858      	ldr	r0, [r3, #4]
 8004d1c:	69bb      	ldr	r3, [r7, #24]
 8004d1e:	6819      	ldr	r1, [r3, #0]
 8004d20:	f107 020c 	add.w	r2, r7, #12
 8004d24:	f107 0309 	add.w	r3, r7, #9
 8004d28:	9302      	str	r3, [sp, #8]
 8004d2a:	f107 030a 	add.w	r3, r7, #10
 8004d2e:	9301      	str	r3, [sp, #4]
 8004d30:	f107 030b 	add.w	r3, r7, #11
 8004d34:	9300      	str	r3, [sp, #0]
 8004d36:	4613      	mov	r3, r2
 8004d38:	2201      	movs	r2, #1
 8004d3a:	f7ff fbbb 	bl	80044b4 <CO_PDOfindMap>
 8004d3e:	4603      	mov	r3, r0
               &dummy,
               &MBvar);
    }

    return CO_SDO_AB_NONE;
}
 8004d40:	4618      	mov	r0, r3
 8004d42:	3720      	adds	r7, #32
 8004d44:	46bd      	mov	sp, r7
 8004d46:	bd80      	pop	{r7, pc}
 8004d48:	06010002 	.word	0x06010002
 8004d4c:	08000022 	.word	0x08000022
 8004d50:	06010000 	.word	0x06010000
 8004d54:	06040042 	.word	0x06040042

08004d58 <CO_RPDO_init>:
        const CO_RPDOMapPar_t  *RPDOMapPar,
        uint16_t                idx_RPDOCommPar,
        uint16_t                idx_RPDOMapPar,
        CO_CANmodule_t         *CANdevRx,
        uint16_t                CANdevRxIdx)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b086      	sub	sp, #24
 8004d5c:	af02      	add	r7, sp, #8
 8004d5e:	60f8      	str	r0, [r7, #12]
 8004d60:	60b9      	str	r1, [r7, #8]
 8004d62:	607a      	str	r2, [r7, #4]
 8004d64:	603b      	str	r3, [r7, #0]
    /* verify arguments */
    if(RPDO==NULL || em==NULL || SDO==NULL || SYNC==NULL || operatingState==NULL ||
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d014      	beq.n	8004d96 <CO_RPDO_init+0x3e>
 8004d6c:	68bb      	ldr	r3, [r7, #8]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d011      	beq.n	8004d96 <CO_RPDO_init+0x3e>
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d00e      	beq.n	8004d96 <CO_RPDO_init+0x3e>
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d00b      	beq.n	8004d96 <CO_RPDO_init+0x3e>
 8004d7e:	69bb      	ldr	r3, [r7, #24]
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d008      	beq.n	8004d96 <CO_RPDO_init+0x3e>
 8004d84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d005      	beq.n	8004d96 <CO_RPDO_init+0x3e>
        RPDOCommPar==NULL || RPDOMapPar==NULL || CANdevRx==NULL){
 8004d8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d002      	beq.n	8004d96 <CO_RPDO_init+0x3e>
 8004d90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d102      	bne.n	8004d9c <CO_RPDO_init+0x44>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8004d96:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004d9a:	e04c      	b.n	8004e36 <CO_RPDO_init+0xde>
    }

    /* Configure object variables */
    RPDO->em = em;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	68ba      	ldr	r2, [r7, #8]
 8004da0:	601a      	str	r2, [r3, #0]
    RPDO->SDO = SDO;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	687a      	ldr	r2, [r7, #4]
 8004da6:	605a      	str	r2, [r3, #4]
    RPDO->SYNC = SYNC;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	683a      	ldr	r2, [r7, #0]
 8004dac:	609a      	str	r2, [r3, #8]
    RPDO->RPDOCommPar = RPDOCommPar;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004db2:	60da      	str	r2, [r3, #12]
    RPDO->RPDOMapPar = RPDOMapPar;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004db8:	611a      	str	r2, [r3, #16]
    RPDO->operatingState = operatingState;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	69ba      	ldr	r2, [r7, #24]
 8004dbe:	615a      	str	r2, [r3, #20]
    RPDO->nodeId = nodeId;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	7f3a      	ldrb	r2, [r7, #28]
 8004dc4:	761a      	strb	r2, [r3, #24]
    RPDO->defaultCOB_ID = defaultCOB_ID;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	8c3a      	ldrh	r2, [r7, #32]
 8004dca:	835a      	strh	r2, [r3, #26]
    RPDO->restrictionFlags = restrictionFlags;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8004dd2:	771a      	strb	r2, [r3, #28]

    /* Configure Object dictionary entry at index 0x1400+ and 0x1600+ */
    CO_OD_configure(SDO, idx_RPDOCommPar, CO_ODF_RPDOcom, (void*)RPDO, 0, 0);
 8004dd4:	8e39      	ldrh	r1, [r7, #48]	; 0x30
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	9301      	str	r3, [sp, #4]
 8004dda:	2300      	movs	r3, #0
 8004ddc:	9300      	str	r3, [sp, #0]
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	4a17      	ldr	r2, [pc, #92]	; (8004e40 <CO_RPDO_init+0xe8>)
 8004de2:	6878      	ldr	r0, [r7, #4]
 8004de4:	f000 fd2a 	bl	800583c <CO_OD_configure>
    CO_OD_configure(SDO, idx_RPDOMapPar, CO_ODF_RPDOmap, (void*)RPDO, 0, 0);
 8004de8:	8eb9      	ldrh	r1, [r7, #52]	; 0x34
 8004dea:	2300      	movs	r3, #0
 8004dec:	9301      	str	r3, [sp, #4]
 8004dee:	2300      	movs	r3, #0
 8004df0:	9300      	str	r3, [sp, #0]
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	4a13      	ldr	r2, [pc, #76]	; (8004e44 <CO_RPDO_init+0xec>)
 8004df6:	6878      	ldr	r0, [r7, #4]
 8004df8:	f000 fd20 	bl	800583c <CO_OD_configure>

    /* configure communication and mapping */
    RPDO->CANrxNew[0] = RPDO->CANrxNew[1] = false;
 8004dfc:	2100      	movs	r1, #0
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	460a      	mov	r2, r1
 8004e02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	460a      	mov	r2, r1
 8004e0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    RPDO->CANdevRx = CANdevRx;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004e12:	655a      	str	r2, [r3, #84]	; 0x54
    RPDO->CANdevRxIdx = CANdevRxIdx;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 8004e18:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

    CO_RPDOconfigMap(RPDO, RPDOMapPar->numberOfMappedObjects);
 8004e1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e1e:	781b      	ldrb	r3, [r3, #0]
 8004e20:	4619      	mov	r1, r3
 8004e22:	68f8      	ldr	r0, [r7, #12]
 8004e24:	f7ff fc32 	bl	800468c <CO_RPDOconfigMap>
    CO_RPDOconfigCom(RPDO, RPDOCommPar->COB_IDUsedByRPDO);
 8004e28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e2a:	685b      	ldr	r3, [r3, #4]
 8004e2c:	4619      	mov	r1, r3
 8004e2e:	68f8      	ldr	r0, [r7, #12]
 8004e30:	f7ff fa92 	bl	8004358 <CO_RPDOconfigCom>

    return CO_ERROR_NO;
 8004e34:	2300      	movs	r3, #0
}
 8004e36:	4618      	mov	r0, r3
 8004e38:	3710      	adds	r7, #16
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	bd80      	pop	{r7, pc}
 8004e3e:	bf00      	nop
 8004e40:	08004825 	.word	0x08004825
 8004e44:	08004b79 	.word	0x08004b79

08004e48 <CO_TPDO_init>:
        const CO_TPDOMapPar_t  *TPDOMapPar,
        uint16_t                idx_TPDOCommPar,
        uint16_t                idx_TPDOMapPar,
        CO_CANmodule_t         *CANdevTx,
        uint16_t                CANdevTxIdx)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b086      	sub	sp, #24
 8004e4c:	af02      	add	r7, sp, #8
 8004e4e:	60f8      	str	r0, [r7, #12]
 8004e50:	60b9      	str	r1, [r7, #8]
 8004e52:	607a      	str	r2, [r7, #4]
 8004e54:	603b      	str	r3, [r7, #0]
    /* verify arguments */
    if(TPDO==NULL || em==NULL || SDO==NULL || operatingState==NULL ||
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d011      	beq.n	8004e80 <CO_TPDO_init+0x38>
 8004e5c:	68bb      	ldr	r3, [r7, #8]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d00e      	beq.n	8004e80 <CO_TPDO_init+0x38>
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d00b      	beq.n	8004e80 <CO_TPDO_init+0x38>
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d008      	beq.n	8004e80 <CO_TPDO_init+0x38>
 8004e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d005      	beq.n	8004e80 <CO_TPDO_init+0x38>
        TPDOCommPar==NULL || TPDOMapPar==NULL || CANdevTx==NULL){
 8004e74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d002      	beq.n	8004e80 <CO_TPDO_init+0x38>
 8004e7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d102      	bne.n	8004e86 <CO_TPDO_init+0x3e>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8004e80:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004e84:	e06d      	b.n	8004f62 <CO_TPDO_init+0x11a>
    }

    /* Configure object variables */
    TPDO->em = em;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	68ba      	ldr	r2, [r7, #8]
 8004e8a:	601a      	str	r2, [r3, #0]
    TPDO->SDO = SDO;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	687a      	ldr	r2, [r7, #4]
 8004e90:	605a      	str	r2, [r3, #4]
    TPDO->TPDOCommPar = TPDOCommPar;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e96:	609a      	str	r2, [r3, #8]
    TPDO->TPDOMapPar = TPDOMapPar;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004e9c:	60da      	str	r2, [r3, #12]
    TPDO->operatingState = operatingState;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	683a      	ldr	r2, [r7, #0]
 8004ea2:	611a      	str	r2, [r3, #16]
    TPDO->nodeId = nodeId;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	7e3a      	ldrb	r2, [r7, #24]
 8004ea8:	751a      	strb	r2, [r3, #20]
    TPDO->defaultCOB_ID = defaultCOB_ID;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	8bba      	ldrh	r2, [r7, #28]
 8004eae:	82da      	strh	r2, [r3, #22]
    TPDO->restrictionFlags = restrictionFlags;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	f897 2020 	ldrb.w	r2, [r7, #32]
 8004eb6:	761a      	strb	r2, [r3, #24]

    /* Configure Object dictionary entry at index 0x1800+ and 0x1A00+ */
    CO_OD_configure(SDO, idx_TPDOCommPar, CO_ODF_TPDOcom, (void*)TPDO, 0, 0);
 8004eb8:	8db9      	ldrh	r1, [r7, #44]	; 0x2c
 8004eba:	2300      	movs	r3, #0
 8004ebc:	9301      	str	r3, [sp, #4]
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	9300      	str	r3, [sp, #0]
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	4a29      	ldr	r2, [pc, #164]	; (8004f6c <CO_TPDO_init+0x124>)
 8004ec6:	6878      	ldr	r0, [r7, #4]
 8004ec8:	f000 fcb8 	bl	800583c <CO_OD_configure>
    CO_OD_configure(SDO, idx_TPDOMapPar, CO_ODF_TPDOmap, (void*)TPDO, 0, 0);
 8004ecc:	8e39      	ldrh	r1, [r7, #48]	; 0x30
 8004ece:	2300      	movs	r3, #0
 8004ed0:	9301      	str	r3, [sp, #4]
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	9300      	str	r3, [sp, #0]
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	4a25      	ldr	r2, [pc, #148]	; (8004f70 <CO_TPDO_init+0x128>)
 8004eda:	6878      	ldr	r0, [r7, #4]
 8004edc:	f000 fcae 	bl	800583c <CO_OD_configure>

    /* configure communication and mapping */
    TPDO->CANdevTx = CANdevTx;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004ee4:	649a      	str	r2, [r3, #72]	; 0x48
    TPDO->CANdevTxIdx = CANdevTxIdx;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8004eea:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    TPDO->syncCounter = 255;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	22ff      	movs	r2, #255	; 0xff
 8004ef2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    TPDO->inhibitTimer = 0;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	2200      	movs	r2, #0
 8004efa:	641a      	str	r2, [r3, #64]	; 0x40
    TPDO->eventTimer = ((uint32_t) TPDOCommPar->eventTimer) * 1000;
 8004efc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004efe:	89db      	ldrh	r3, [r3, #14]
 8004f00:	461a      	mov	r2, r3
 8004f02:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004f06:	fb03 f202 	mul.w	r2, r3, r2
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	645a      	str	r2, [r3, #68]	; 0x44
    if(TPDOCommPar->transmissionType>=254) TPDO->sendRequest = 1;
 8004f0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f10:	7a1b      	ldrb	r3, [r3, #8]
 8004f12:	2bfd      	cmp	r3, #253	; 0xfd
 8004f14:	d902      	bls.n	8004f1c <CO_TPDO_init+0xd4>
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	2201      	movs	r2, #1
 8004f1a:	76da      	strb	r2, [r3, #27]

    CO_TPDOconfigMap(TPDO, TPDOMapPar->numberOfMappedObjects);
 8004f1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f1e:	781b      	ldrb	r3, [r3, #0]
 8004f20:	4619      	mov	r1, r3
 8004f22:	68f8      	ldr	r0, [r7, #12]
 8004f24:	f7ff fc16 	bl	8004754 <CO_TPDOconfigMap>
    CO_TPDOconfigCom(TPDO, TPDOCommPar->COB_IDUsedByTPDO, ((TPDOCommPar->transmissionType<=240) ? 1 : 0));
 8004f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f2a:	6859      	ldr	r1, [r3, #4]
 8004f2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f2e:	7a1b      	ldrb	r3, [r3, #8]
 8004f30:	2bf0      	cmp	r3, #240	; 0xf0
 8004f32:	bf94      	ite	ls
 8004f34:	2301      	movls	r3, #1
 8004f36:	2300      	movhi	r3, #0
 8004f38:	b2db      	uxtb	r3, r3
 8004f3a:	461a      	mov	r2, r3
 8004f3c:	68f8      	ldr	r0, [r7, #12]
 8004f3e:	f7ff fa71 	bl	8004424 <CO_TPDOconfigCom>

    if((TPDOCommPar->transmissionType>240 &&
 8004f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f44:	7a1b      	ldrb	r3, [r3, #8]
 8004f46:	2bf0      	cmp	r3, #240	; 0xf0
 8004f48:	d903      	bls.n	8004f52 <CO_TPDO_init+0x10a>
         TPDOCommPar->transmissionType<254) ||
 8004f4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f4c:	7a1b      	ldrb	r3, [r3, #8]
    if((TPDOCommPar->transmissionType>240 &&
 8004f4e:	2bfd      	cmp	r3, #253	; 0xfd
 8004f50:	d903      	bls.n	8004f5a <CO_TPDO_init+0x112>
         TPDOCommPar->SYNCStartValue>240){
 8004f52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f54:	7c1b      	ldrb	r3, [r3, #16]
         TPDOCommPar->transmissionType<254) ||
 8004f56:	2bf0      	cmp	r3, #240	; 0xf0
 8004f58:	d902      	bls.n	8004f60 <CO_TPDO_init+0x118>
            TPDO->valid = false;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	765a      	strb	r2, [r3, #25]
    }

    return CO_ERROR_NO;
 8004f60:	2300      	movs	r3, #0
}
 8004f62:	4618      	mov	r0, r3
 8004f64:	3710      	adds	r7, #16
 8004f66:	46bd      	mov	sp, r7
 8004f68:	bd80      	pop	{r7, pc}
 8004f6a:	bf00      	nop
 8004f6c:	08004995 	.word	0x08004995
 8004f70:	08004c69 	.word	0x08004c69

08004f74 <CO_TPDOisCOS>:


/******************************************************************************/
uint8_t CO_TPDOisCOS(CO_TPDO_t *TPDO){
 8004f74:	b480      	push	{r7}
 8004f76:	b085      	sub	sp, #20
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]

    /* Prepare TPDO data automatically from Object Dictionary variables */
    uint8_t* pPDOdataByte;
    uint8_t** ppODdataByte;

    pPDOdataByte = &TPDO->CANtxBuff->data[TPDO->dataLength];
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f80:	687a      	ldr	r2, [r7, #4]
 8004f82:	7e92      	ldrb	r2, [r2, #26]
 8004f84:	4413      	add	r3, r2
 8004f86:	3305      	adds	r3, #5
 8004f88:	60fb      	str	r3, [r7, #12]
    ppODdataByte = &TPDO->mapPointer[TPDO->dataLength];
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	7e9b      	ldrb	r3, [r3, #26]
 8004f8e:	3306      	adds	r3, #6
 8004f90:	009b      	lsls	r3, r3, #2
 8004f92:	687a      	ldr	r2, [r7, #4]
 8004f94:	4413      	add	r3, r2
 8004f96:	3304      	adds	r3, #4
 8004f98:	60bb      	str	r3, [r7, #8]

    switch(TPDO->dataLength){
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	7e9b      	ldrb	r3, [r3, #26]
 8004f9e:	3b01      	subs	r3, #1
 8004fa0:	2b07      	cmp	r3, #7
 8004fa2:	f200 80c2 	bhi.w	800512a <CO_TPDOisCOS+0x1b6>
 8004fa6:	a201      	add	r2, pc, #4	; (adr r2, 8004fac <CO_TPDOisCOS+0x38>)
 8004fa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fac:	080050ff 	.word	0x080050ff
 8004fb0:	080050d3 	.word	0x080050d3
 8004fb4:	080050a7 	.word	0x080050a7
 8004fb8:	0800507b 	.word	0x0800507b
 8004fbc:	0800504f 	.word	0x0800504f
 8004fc0:	08005023 	.word	0x08005023
 8004fc4:	08004ff7 	.word	0x08004ff7
 8004fc8:	08004fcd 	.word	0x08004fcd
        case 8: if(*(--pPDOdataByte) != **(--ppODdataByte) && (TPDO->sendIfCOSFlags&0x80)) return 1;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	3b01      	subs	r3, #1
 8004fd0:	60fb      	str	r3, [r7, #12]
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	781a      	ldrb	r2, [r3, #0]
 8004fd6:	68bb      	ldr	r3, [r7, #8]
 8004fd8:	3b04      	subs	r3, #4
 8004fda:	60bb      	str	r3, [r7, #8]
 8004fdc:	68bb      	ldr	r3, [r7, #8]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	781b      	ldrb	r3, [r3, #0]
 8004fe2:	429a      	cmp	r2, r3
 8004fe4:	d007      	beq.n	8004ff6 <CO_TPDOisCOS+0x82>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004fec:	b25b      	sxtb	r3, r3
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	da01      	bge.n	8004ff6 <CO_TPDOisCOS+0x82>
 8004ff2:	2301      	movs	r3, #1
 8004ff4:	e09a      	b.n	800512c <CO_TPDOisCOS+0x1b8>
        case 7: if(*(--pPDOdataByte) != **(--ppODdataByte) && (TPDO->sendIfCOSFlags&0x40)) return 1;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	3b01      	subs	r3, #1
 8004ffa:	60fb      	str	r3, [r7, #12]
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	781a      	ldrb	r2, [r3, #0]
 8005000:	68bb      	ldr	r3, [r7, #8]
 8005002:	3b04      	subs	r3, #4
 8005004:	60bb      	str	r3, [r7, #8]
 8005006:	68bb      	ldr	r3, [r7, #8]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	781b      	ldrb	r3, [r3, #0]
 800500c:	429a      	cmp	r2, r3
 800500e:	d008      	beq.n	8005022 <CO_TPDOisCOS+0xae>
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005016:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800501a:	2b00      	cmp	r3, #0
 800501c:	d001      	beq.n	8005022 <CO_TPDOisCOS+0xae>
 800501e:	2301      	movs	r3, #1
 8005020:	e084      	b.n	800512c <CO_TPDOisCOS+0x1b8>
        case 6: if(*(--pPDOdataByte) != **(--ppODdataByte) && (TPDO->sendIfCOSFlags&0x20)) return 1;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	3b01      	subs	r3, #1
 8005026:	60fb      	str	r3, [r7, #12]
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	781a      	ldrb	r2, [r3, #0]
 800502c:	68bb      	ldr	r3, [r7, #8]
 800502e:	3b04      	subs	r3, #4
 8005030:	60bb      	str	r3, [r7, #8]
 8005032:	68bb      	ldr	r3, [r7, #8]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	781b      	ldrb	r3, [r3, #0]
 8005038:	429a      	cmp	r2, r3
 800503a:	d008      	beq.n	800504e <CO_TPDOisCOS+0xda>
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005042:	f003 0320 	and.w	r3, r3, #32
 8005046:	2b00      	cmp	r3, #0
 8005048:	d001      	beq.n	800504e <CO_TPDOisCOS+0xda>
 800504a:	2301      	movs	r3, #1
 800504c:	e06e      	b.n	800512c <CO_TPDOisCOS+0x1b8>
        case 5: if(*(--pPDOdataByte) != **(--ppODdataByte) && (TPDO->sendIfCOSFlags&0x10)) return 1;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	3b01      	subs	r3, #1
 8005052:	60fb      	str	r3, [r7, #12]
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	781a      	ldrb	r2, [r3, #0]
 8005058:	68bb      	ldr	r3, [r7, #8]
 800505a:	3b04      	subs	r3, #4
 800505c:	60bb      	str	r3, [r7, #8]
 800505e:	68bb      	ldr	r3, [r7, #8]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	781b      	ldrb	r3, [r3, #0]
 8005064:	429a      	cmp	r2, r3
 8005066:	d008      	beq.n	800507a <CO_TPDOisCOS+0x106>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800506e:	f003 0310 	and.w	r3, r3, #16
 8005072:	2b00      	cmp	r3, #0
 8005074:	d001      	beq.n	800507a <CO_TPDOisCOS+0x106>
 8005076:	2301      	movs	r3, #1
 8005078:	e058      	b.n	800512c <CO_TPDOisCOS+0x1b8>
        case 4: if(*(--pPDOdataByte) != **(--ppODdataByte) && (TPDO->sendIfCOSFlags&0x08)) return 1;
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	3b01      	subs	r3, #1
 800507e:	60fb      	str	r3, [r7, #12]
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	781a      	ldrb	r2, [r3, #0]
 8005084:	68bb      	ldr	r3, [r7, #8]
 8005086:	3b04      	subs	r3, #4
 8005088:	60bb      	str	r3, [r7, #8]
 800508a:	68bb      	ldr	r3, [r7, #8]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	781b      	ldrb	r3, [r3, #0]
 8005090:	429a      	cmp	r2, r3
 8005092:	d008      	beq.n	80050a6 <CO_TPDOisCOS+0x132>
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800509a:	f003 0308 	and.w	r3, r3, #8
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d001      	beq.n	80050a6 <CO_TPDOisCOS+0x132>
 80050a2:	2301      	movs	r3, #1
 80050a4:	e042      	b.n	800512c <CO_TPDOisCOS+0x1b8>
        case 3: if(*(--pPDOdataByte) != **(--ppODdataByte) && (TPDO->sendIfCOSFlags&0x04)) return 1;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	3b01      	subs	r3, #1
 80050aa:	60fb      	str	r3, [r7, #12]
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	781a      	ldrb	r2, [r3, #0]
 80050b0:	68bb      	ldr	r3, [r7, #8]
 80050b2:	3b04      	subs	r3, #4
 80050b4:	60bb      	str	r3, [r7, #8]
 80050b6:	68bb      	ldr	r3, [r7, #8]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	781b      	ldrb	r3, [r3, #0]
 80050bc:	429a      	cmp	r2, r3
 80050be:	d008      	beq.n	80050d2 <CO_TPDOisCOS+0x15e>
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050c6:	f003 0304 	and.w	r3, r3, #4
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d001      	beq.n	80050d2 <CO_TPDOisCOS+0x15e>
 80050ce:	2301      	movs	r3, #1
 80050d0:	e02c      	b.n	800512c <CO_TPDOisCOS+0x1b8>
        case 2: if(*(--pPDOdataByte) != **(--ppODdataByte) && (TPDO->sendIfCOSFlags&0x02)) return 1;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	3b01      	subs	r3, #1
 80050d6:	60fb      	str	r3, [r7, #12]
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	781a      	ldrb	r2, [r3, #0]
 80050dc:	68bb      	ldr	r3, [r7, #8]
 80050de:	3b04      	subs	r3, #4
 80050e0:	60bb      	str	r3, [r7, #8]
 80050e2:	68bb      	ldr	r3, [r7, #8]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	781b      	ldrb	r3, [r3, #0]
 80050e8:	429a      	cmp	r2, r3
 80050ea:	d008      	beq.n	80050fe <CO_TPDOisCOS+0x18a>
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050f2:	f003 0302 	and.w	r3, r3, #2
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d001      	beq.n	80050fe <CO_TPDOisCOS+0x18a>
 80050fa:	2301      	movs	r3, #1
 80050fc:	e016      	b.n	800512c <CO_TPDOisCOS+0x1b8>
        case 1: if(*(--pPDOdataByte) != **(--ppODdataByte) && (TPDO->sendIfCOSFlags&0x01)) return 1;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	3b01      	subs	r3, #1
 8005102:	60fb      	str	r3, [r7, #12]
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	781a      	ldrb	r2, [r3, #0]
 8005108:	68bb      	ldr	r3, [r7, #8]
 800510a:	3b04      	subs	r3, #4
 800510c:	60bb      	str	r3, [r7, #8]
 800510e:	68bb      	ldr	r3, [r7, #8]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	781b      	ldrb	r3, [r3, #0]
 8005114:	429a      	cmp	r2, r3
 8005116:	d008      	beq.n	800512a <CO_TPDOisCOS+0x1b6>
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800511e:	f003 0301 	and.w	r3, r3, #1
 8005122:	2b00      	cmp	r3, #0
 8005124:	d001      	beq.n	800512a <CO_TPDOisCOS+0x1b6>
 8005126:	2301      	movs	r3, #1
 8005128:	e000      	b.n	800512c <CO_TPDOisCOS+0x1b8>
    }

    return 0;
 800512a:	2300      	movs	r3, #0
}
 800512c:	4618      	mov	r0, r3
 800512e:	3714      	adds	r7, #20
 8005130:	46bd      	mov	sp, r7
 8005132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005136:	4770      	bx	lr

08005138 <CO_TPDOsend>:

//#define TPDO_CALLS_EXTENSION
/******************************************************************************/
int16_t CO_TPDOsend(CO_TPDO_t *TPDO){
 8005138:	b580      	push	{r7, lr}
 800513a:	b086      	sub	sp, #24
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
            ODF_arg.dataLength = CO_OD_getLength(pSDO, entryNo, subIndex);
            ext->pODFunc(&ODF_arg);
        }
    }
#endif
    i = TPDO->dataLength;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	7e9b      	ldrb	r3, [r3, #26]
 8005144:	82fb      	strh	r3, [r7, #22]
    pPDOdataByte = &TPDO->CANtxBuff->data[0];
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800514a:	3305      	adds	r3, #5
 800514c:	613b      	str	r3, [r7, #16]
    ppODdataByte = &TPDO->mapPointer[0];
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	331c      	adds	r3, #28
 8005152:	60fb      	str	r3, [r7, #12]

    /* Copy data from Object dictionary. */
    for(; i>0; i--) {
 8005154:	e00e      	b.n	8005174 <CO_TPDOsend+0x3c>
        *(pPDOdataByte++) = **(ppODdataByte++);
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	1d1a      	adds	r2, r3, #4
 800515a:	60fa      	str	r2, [r7, #12]
 800515c:	681a      	ldr	r2, [r3, #0]
 800515e:	693b      	ldr	r3, [r7, #16]
 8005160:	1c59      	adds	r1, r3, #1
 8005162:	6139      	str	r1, [r7, #16]
 8005164:	7812      	ldrb	r2, [r2, #0]
 8005166:	701a      	strb	r2, [r3, #0]
    for(; i>0; i--) {
 8005168:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800516c:	b29b      	uxth	r3, r3
 800516e:	3b01      	subs	r3, #1
 8005170:	b29b      	uxth	r3, r3
 8005172:	82fb      	strh	r3, [r7, #22]
 8005174:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8005178:	2b00      	cmp	r3, #0
 800517a:	dcec      	bgt.n	8005156 <CO_TPDOsend+0x1e>
    }

    TPDO->sendRequest = 0;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2200      	movs	r2, #0
 8005180:	76da      	strb	r2, [r3, #27]

    return CO_CANsend(TPDO->CANdevTx, TPDO->CANtxBuff);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800518a:	4619      	mov	r1, r3
 800518c:	4610      	mov	r0, r2
 800518e:	f002 fc89 	bl	8007aa4 <CO_CANsend>
 8005192:	4603      	mov	r3, r0
 8005194:	b21b      	sxth	r3, r3
}
 8005196:	4618      	mov	r0, r3
 8005198:	3718      	adds	r7, #24
 800519a:	46bd      	mov	sp, r7
 800519c:	bd80      	pop	{r7, pc}

0800519e <CO_RPDO_process>:

//#define RPDO_CALLS_EXTENSION
/******************************************************************************/
void CO_RPDO_process(CO_RPDO_t *RPDO, bool_t syncWas){
 800519e:	b480      	push	{r7}
 80051a0:	b087      	sub	sp, #28
 80051a2:	af00      	add	r7, sp, #0
 80051a4:	6078      	str	r0, [r7, #4]
 80051a6:	460b      	mov	r3, r1
 80051a8:	70fb      	strb	r3, [r7, #3]

    if(!RPDO->valid || !(*RPDO->operatingState == CO_NMT_OPERATIONAL))
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	7f5b      	ldrb	r3, [r3, #29]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d004      	beq.n	80051bc <CO_RPDO_process+0x1e>
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	695b      	ldr	r3, [r3, #20]
 80051b6:	781b      	ldrb	r3, [r3, #0]
 80051b8:	2b05      	cmp	r3, #5
 80051ba:	d009      	beq.n	80051d0 <CO_RPDO_process+0x32>
    {
        RPDO->CANrxNew[0] = RPDO->CANrxNew[1] = false;
 80051bc:	2100      	movs	r1, #0
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	460a      	mov	r2, r1
 80051c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	460a      	mov	r2, r1
 80051ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
                }
            }
#endif
        }
    }
}
 80051ce:	e043      	b.n	8005258 <CO_RPDO_process+0xba>
    else if(!RPDO->synchronous || syncWas)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	7f9b      	ldrb	r3, [r3, #30]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d002      	beq.n	80051de <CO_RPDO_process+0x40>
 80051d8:	78fb      	ldrb	r3, [r7, #3]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d03c      	beq.n	8005258 <CO_RPDO_process+0xba>
        uint8_t bufNo = 0;
 80051de:	2300      	movs	r3, #0
 80051e0:	75fb      	strb	r3, [r7, #23]
        if(RPDO->synchronous && !RPDO->SYNC->CANrxToggle) {
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	7f9b      	ldrb	r3, [r3, #30]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d02e      	beq.n	8005248 <CO_RPDO_process+0xaa>
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	689b      	ldr	r3, [r3, #8]
 80051ee:	7ddb      	ldrb	r3, [r3, #23]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d129      	bne.n	8005248 <CO_RPDO_process+0xaa>
            bufNo = 1;
 80051f4:	2301      	movs	r3, #1
 80051f6:	75fb      	strb	r3, [r7, #23]
        while(RPDO->CANrxNew[bufNo]){
 80051f8:	e026      	b.n	8005248 <CO_RPDO_process+0xaa>
            i = RPDO->dataLength;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	7fdb      	ldrb	r3, [r3, #31]
 80051fe:	82bb      	strh	r3, [r7, #20]
            pPDOdataByte = &RPDO->CANrxData[bufNo][0];
 8005200:	7dfb      	ldrb	r3, [r7, #23]
 8005202:	3308      	adds	r3, #8
 8005204:	00db      	lsls	r3, r3, #3
 8005206:	687a      	ldr	r2, [r7, #4]
 8005208:	4413      	add	r3, r2
 800520a:	3302      	adds	r3, #2
 800520c:	613b      	str	r3, [r7, #16]
            ppODdataByte = &RPDO->mapPointer[0];
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	3320      	adds	r3, #32
 8005212:	60fb      	str	r3, [r7, #12]
            RPDO->CANrxNew[bufNo] = false;
 8005214:	7dfb      	ldrb	r3, [r7, #23]
 8005216:	687a      	ldr	r2, [r7, #4]
 8005218:	4413      	add	r3, r2
 800521a:	2200      	movs	r2, #0
 800521c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
            for(; i>0; i--) {
 8005220:	e00e      	b.n	8005240 <CO_RPDO_process+0xa2>
                **(ppODdataByte++) = *(pPDOdataByte++);
 8005222:	693b      	ldr	r3, [r7, #16]
 8005224:	1c5a      	adds	r2, r3, #1
 8005226:	613a      	str	r2, [r7, #16]
 8005228:	68fa      	ldr	r2, [r7, #12]
 800522a:	1d11      	adds	r1, r2, #4
 800522c:	60f9      	str	r1, [r7, #12]
 800522e:	6812      	ldr	r2, [r2, #0]
 8005230:	781b      	ldrb	r3, [r3, #0]
 8005232:	7013      	strb	r3, [r2, #0]
            for(; i>0; i--) {
 8005234:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8005238:	b29b      	uxth	r3, r3
 800523a:	3b01      	subs	r3, #1
 800523c:	b29b      	uxth	r3, r3
 800523e:	82bb      	strh	r3, [r7, #20]
 8005240:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8005244:	2b00      	cmp	r3, #0
 8005246:	dcec      	bgt.n	8005222 <CO_RPDO_process+0x84>
        while(RPDO->CANrxNew[bufNo]){
 8005248:	7dfb      	ldrb	r3, [r7, #23]
 800524a:	687a      	ldr	r2, [r7, #4]
 800524c:	4413      	add	r3, r2
 800524e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005252:	b2db      	uxtb	r3, r3
 8005254:	2b00      	cmp	r3, #0
 8005256:	d1d0      	bne.n	80051fa <CO_RPDO_process+0x5c>
}
 8005258:	bf00      	nop
 800525a:	371c      	adds	r7, #28
 800525c:	46bd      	mov	sp, r7
 800525e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005262:	4770      	bx	lr

08005264 <CO_TPDO_process>:
void CO_TPDO_process(
        CO_TPDO_t              *TPDO,
        CO_SYNC_t              *SYNC,
        bool_t                  syncWas,
        uint32_t                timeDifference_us)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b084      	sub	sp, #16
 8005268:	af00      	add	r7, sp, #0
 800526a:	60f8      	str	r0, [r7, #12]
 800526c:	60b9      	str	r1, [r7, #8]
 800526e:	603b      	str	r3, [r7, #0]
 8005270:	4613      	mov	r3, r2
 8005272:	71fb      	strb	r3, [r7, #7]
    if(TPDO->valid && *TPDO->operatingState == CO_NMT_OPERATIONAL){
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	7e5b      	ldrb	r3, [r3, #25]
 8005278:	2b00      	cmp	r3, #0
 800527a:	f000 8091 	beq.w	80053a0 <CO_TPDO_process+0x13c>
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	691b      	ldr	r3, [r3, #16]
 8005282:	781b      	ldrb	r3, [r3, #0]
 8005284:	2b05      	cmp	r3, #5
 8005286:	f040 808b 	bne.w	80053a0 <CO_TPDO_process+0x13c>

        /* Send PDO by application request or by Event timer */
        if(TPDO->TPDOCommPar->transmissionType >= 253){
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	689b      	ldr	r3, [r3, #8]
 800528e:	7a1b      	ldrb	r3, [r3, #8]
 8005290:	2bfc      	cmp	r3, #252	; 0xfc
 8005292:	d92c      	bls.n	80052ee <CO_TPDO_process+0x8a>
            if(TPDO->inhibitTimer == 0 && (TPDO->sendRequest || (TPDO->TPDOCommPar->eventTimer && TPDO->eventTimer == 0))){
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005298:	2b00      	cmp	r3, #0
 800529a:	f040 808e 	bne.w	80053ba <CO_TPDO_process+0x156>
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	7edb      	ldrb	r3, [r3, #27]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d109      	bne.n	80052ba <CO_TPDO_process+0x56>
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	689b      	ldr	r3, [r3, #8]
 80052aa:	89db      	ldrh	r3, [r3, #14]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	f000 8084 	beq.w	80053ba <CO_TPDO_process+0x156>
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d17f      	bne.n	80053ba <CO_TPDO_process+0x156>
                if(CO_TPDOsend(TPDO) == CO_ERROR_NO){
 80052ba:	68f8      	ldr	r0, [r7, #12]
 80052bc:	f7ff ff3c 	bl	8005138 <CO_TPDOsend>
 80052c0:	4603      	mov	r3, r0
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d179      	bne.n	80053ba <CO_TPDO_process+0x156>
                    /* successfully sent */
                    TPDO->inhibitTimer = ((uint32_t) TPDO->TPDOCommPar->inhibitTime) * 100;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	689b      	ldr	r3, [r3, #8]
 80052ca:	895b      	ldrh	r3, [r3, #10]
 80052cc:	461a      	mov	r2, r3
 80052ce:	2364      	movs	r3, #100	; 0x64
 80052d0:	fb03 f202 	mul.w	r2, r3, r2
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	641a      	str	r2, [r3, #64]	; 0x40
                    TPDO->eventTimer = ((uint32_t) TPDO->TPDOCommPar->eventTimer) * 1000;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	689b      	ldr	r3, [r3, #8]
 80052dc:	89db      	ldrh	r3, [r3, #14]
 80052de:	461a      	mov	r2, r3
 80052e0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80052e4:	fb03 f202 	mul.w	r2, r3, r2
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	645a      	str	r2, [r3, #68]	; 0x44
        if(TPDO->TPDOCommPar->transmissionType >= 253){
 80052ec:	e065      	b.n	80053ba <CO_TPDO_process+0x156>
                }
            }
        }

        /* Synchronous PDOs */
        else if(SYNC && syncWas){
 80052ee:	68bb      	ldr	r3, [r7, #8]
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d062      	beq.n	80053ba <CO_TPDO_process+0x156>
 80052f4:	79fb      	ldrb	r3, [r7, #7]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d05f      	beq.n	80053ba <CO_TPDO_process+0x156>
            /* send synchronous acyclic PDO */
            if(TPDO->TPDOCommPar->transmissionType == 0){
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	689b      	ldr	r3, [r3, #8]
 80052fe:	7a1b      	ldrb	r3, [r3, #8]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d107      	bne.n	8005314 <CO_TPDO_process+0xb0>
                if(TPDO->sendRequest) CO_TPDOsend(TPDO);
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	7edb      	ldrb	r3, [r3, #27]
 8005308:	2b00      	cmp	r3, #0
 800530a:	d056      	beq.n	80053ba <CO_TPDO_process+0x156>
 800530c:	68f8      	ldr	r0, [r7, #12]
 800530e:	f7ff ff13 	bl	8005138 <CO_TPDOsend>
        if(TPDO->TPDOCommPar->transmissionType >= 253){
 8005312:	e052      	b.n	80053ba <CO_TPDO_process+0x156>
            }
            /* send synchronous cyclic PDO */
            else{
                /* is the start of synchronous TPDO transmission */
                if(TPDO->syncCounter == 255){
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800531a:	2bff      	cmp	r3, #255	; 0xff
 800531c:	d113      	bne.n	8005346 <CO_TPDO_process+0xe2>
                    if(SYNC->counterOverflowValue && TPDO->TPDOCommPar->SYNCStartValue)
 800531e:	68bb      	ldr	r3, [r7, #8]
 8005320:	7d1b      	ldrb	r3, [r3, #20]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d009      	beq.n	800533a <CO_TPDO_process+0xd6>
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	689b      	ldr	r3, [r3, #8]
 800532a:	7c1b      	ldrb	r3, [r3, #16]
 800532c:	2b00      	cmp	r3, #0
 800532e:	d004      	beq.n	800533a <CO_TPDO_process+0xd6>
                        TPDO->syncCounter = 254;   /* SYNCStartValue is in use */
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	22fe      	movs	r2, #254	; 0xfe
 8005334:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8005338:	e005      	b.n	8005346 <CO_TPDO_process+0xe2>
                    else
                        TPDO->syncCounter = TPDO->TPDOCommPar->transmissionType;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	689b      	ldr	r3, [r3, #8]
 800533e:	7a1a      	ldrb	r2, [r3, #8]
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
                }
                /* if the SYNCStartValue is in use, start first TPDO after SYNC with matched SYNCStartValue. */
                if(TPDO->syncCounter == 254){
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800534c:	2bfe      	cmp	r3, #254	; 0xfe
 800534e:	d110      	bne.n	8005372 <CO_TPDO_process+0x10e>
                    if(SYNC->counter == TPDO->TPDOCommPar->SYNCStartValue){
 8005350:	68bb      	ldr	r3, [r7, #8]
 8005352:	7e1a      	ldrb	r2, [r3, #24]
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	689b      	ldr	r3, [r3, #8]
 8005358:	7c1b      	ldrb	r3, [r3, #16]
 800535a:	429a      	cmp	r2, r3
 800535c:	d12d      	bne.n	80053ba <CO_TPDO_process+0x156>
                        TPDO->syncCounter = TPDO->TPDOCommPar->transmissionType;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	689b      	ldr	r3, [r3, #8]
 8005362:	7a1a      	ldrb	r2, [r3, #8]
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
                        CO_TPDOsend(TPDO);
 800536a:	68f8      	ldr	r0, [r7, #12]
 800536c:	f7ff fee4 	bl	8005138 <CO_TPDOsend>
        if(TPDO->TPDOCommPar->transmissionType >= 253){
 8005370:	e023      	b.n	80053ba <CO_TPDO_process+0x156>
                    }
                }
                /* Send PDO after every N-th Sync */
                else if(--TPDO->syncCounter == 0){
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005378:	3b01      	subs	r3, #1
 800537a:	b2da      	uxtb	r2, r3
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005388:	2b00      	cmp	r3, #0
 800538a:	d116      	bne.n	80053ba <CO_TPDO_process+0x156>
                    TPDO->syncCounter = TPDO->TPDOCommPar->transmissionType;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	689b      	ldr	r3, [r3, #8]
 8005390:	7a1a      	ldrb	r2, [r3, #8]
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
                    CO_TPDOsend(TPDO);
 8005398:	68f8      	ldr	r0, [r7, #12]
 800539a:	f7ff fecd 	bl	8005138 <CO_TPDOsend>
        if(TPDO->TPDOCommPar->transmissionType >= 253){
 800539e:	e00c      	b.n	80053ba <CO_TPDO_process+0x156>
        }

    }
    else{
        /* Not operational or valid. Force TPDO first send after operational or valid. */
        if(TPDO->TPDOCommPar->transmissionType>=254) TPDO->sendRequest = 1;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	689b      	ldr	r3, [r3, #8]
 80053a4:	7a1b      	ldrb	r3, [r3, #8]
 80053a6:	2bfd      	cmp	r3, #253	; 0xfd
 80053a8:	d903      	bls.n	80053b2 <CO_TPDO_process+0x14e>
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	2201      	movs	r2, #1
 80053ae:	76da      	strb	r2, [r3, #27]
 80053b0:	e004      	b.n	80053bc <CO_TPDO_process+0x158>
        else                                         TPDO->sendRequest = 0;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	2200      	movs	r2, #0
 80053b6:	76da      	strb	r2, [r3, #27]
 80053b8:	e000      	b.n	80053bc <CO_TPDO_process+0x158>
        if(TPDO->TPDOCommPar->transmissionType >= 253){
 80053ba:	bf00      	nop
    }

    /* update timers */
    TPDO->inhibitTimer = (TPDO->inhibitTimer > timeDifference_us) ? (TPDO->inhibitTimer - timeDifference_us) : 0;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053c0:	683a      	ldr	r2, [r7, #0]
 80053c2:	429a      	cmp	r2, r3
 80053c4:	d204      	bcs.n	80053d0 <CO_TPDO_process+0x16c>
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	1ad3      	subs	r3, r2, r3
 80053ce:	e000      	b.n	80053d2 <CO_TPDO_process+0x16e>
 80053d0:	2300      	movs	r3, #0
 80053d2:	68fa      	ldr	r2, [r7, #12]
 80053d4:	6413      	str	r3, [r2, #64]	; 0x40
    TPDO->eventTimer = (TPDO->eventTimer > timeDifference_us) ? (TPDO->eventTimer - timeDifference_us) : 0;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053da:	683a      	ldr	r2, [r7, #0]
 80053dc:	429a      	cmp	r2, r3
 80053de:	d204      	bcs.n	80053ea <CO_TPDO_process+0x186>
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	1ad3      	subs	r3, r2, r3
 80053e8:	e000      	b.n	80053ec <CO_TPDO_process+0x188>
 80053ea:	2300      	movs	r3, #0
 80053ec:	68fa      	ldr	r2, [r7, #12]
 80053ee:	6453      	str	r3, [r2, #68]	; 0x44
}
 80053f0:	bf00      	nop
 80053f2:	3710      	adds	r7, #16
 80053f4:	46bd      	mov	sp, r7
 80053f6:	bd80      	pop	{r7, pc}

080053f8 <CO_memcpy>:
    #error CO_SDO_BUFFER_SIZE must be greater than 7
#endif


/* Helper functions. **********************************************************/
void CO_memcpy(uint8_t dest[], const uint8_t src[], const uint16_t size){
 80053f8:	b480      	push	{r7}
 80053fa:	b087      	sub	sp, #28
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	60f8      	str	r0, [r7, #12]
 8005400:	60b9      	str	r1, [r7, #8]
 8005402:	4613      	mov	r3, r2
 8005404:	80fb      	strh	r3, [r7, #6]
    uint16_t i;
    for(i = 0; i < size; i++){
 8005406:	2300      	movs	r3, #0
 8005408:	82fb      	strh	r3, [r7, #22]
 800540a:	e00a      	b.n	8005422 <CO_memcpy+0x2a>
        dest[i] = src[i];
 800540c:	8afb      	ldrh	r3, [r7, #22]
 800540e:	68ba      	ldr	r2, [r7, #8]
 8005410:	441a      	add	r2, r3
 8005412:	8afb      	ldrh	r3, [r7, #22]
 8005414:	68f9      	ldr	r1, [r7, #12]
 8005416:	440b      	add	r3, r1
 8005418:	7812      	ldrb	r2, [r2, #0]
 800541a:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < size; i++){
 800541c:	8afb      	ldrh	r3, [r7, #22]
 800541e:	3301      	adds	r3, #1
 8005420:	82fb      	strh	r3, [r7, #22]
 8005422:	8afa      	ldrh	r2, [r7, #22]
 8005424:	88fb      	ldrh	r3, [r7, #6]
 8005426:	429a      	cmp	r2, r3
 8005428:	d3f0      	bcc.n	800540c <CO_memcpy+0x14>
    }
}
 800542a:	bf00      	nop
 800542c:	bf00      	nop
 800542e:	371c      	adds	r7, #28
 8005430:	46bd      	mov	sp, r7
 8005432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005436:	4770      	bx	lr

08005438 <CO_getUint32>:
    b.u8[0] = data[0];
    b.u8[1] = data[1];
    return b.u16[0];
}

uint32_t CO_getUint32(const uint8_t data[]){
 8005438:	b480      	push	{r7}
 800543a:	b085      	sub	sp, #20
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
    CO_bytes_t b;
    b.u8[0] = data[0];
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	781b      	ldrb	r3, [r3, #0]
 8005444:	723b      	strb	r3, [r7, #8]
    b.u8[1] = data[1];
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	785b      	ldrb	r3, [r3, #1]
 800544a:	727b      	strb	r3, [r7, #9]
    b.u8[2] = data[2];
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	789b      	ldrb	r3, [r3, #2]
 8005450:	72bb      	strb	r3, [r7, #10]
    b.u8[3] = data[3];
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	78db      	ldrb	r3, [r3, #3]
 8005456:	72fb      	strb	r3, [r7, #11]
    return b.u32[0];
 8005458:	68bb      	ldr	r3, [r7, #8]
}
 800545a:	4618      	mov	r0, r3
 800545c:	3714      	adds	r7, #20
 800545e:	46bd      	mov	sp, r7
 8005460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005464:	4770      	bx	lr

08005466 <CO_setUint32>:
    b.u16[0] = value;
    data[0] = b.u8[0];
    data[1] = b.u8[1];
}

void CO_setUint32(uint8_t data[], const uint32_t value){
 8005466:	b480      	push	{r7}
 8005468:	b085      	sub	sp, #20
 800546a:	af00      	add	r7, sp, #0
 800546c:	6078      	str	r0, [r7, #4]
 800546e:	6039      	str	r1, [r7, #0]
    CO_bytes_t b;
    b.u32[0] = value;
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	60bb      	str	r3, [r7, #8]
    data[0] = b.u8[0];
 8005474:	7a3a      	ldrb	r2, [r7, #8]
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	701a      	strb	r2, [r3, #0]
    data[1] = b.u8[1];
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	3301      	adds	r3, #1
 800547e:	7a7a      	ldrb	r2, [r7, #9]
 8005480:	701a      	strb	r2, [r3, #0]
    data[2] = b.u8[2];
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	3302      	adds	r3, #2
 8005486:	7aba      	ldrb	r2, [r7, #10]
 8005488:	701a      	strb	r2, [r3, #0]
    data[3] = b.u8[3];
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	3303      	adds	r3, #3
 800548e:	7afa      	ldrb	r2, [r7, #11]
 8005490:	701a      	strb	r2, [r3, #0]
}
 8005492:	bf00      	nop
 8005494:	3714      	adds	r7, #20
 8005496:	46bd      	mov	sp, r7
 8005498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549c:	4770      	bx	lr

0800549e <CO_memcpySwap2>:

#ifdef CO_LITTLE_ENDIAN
void CO_memcpySwap2(void* dest, const void* src){
 800549e:	b480      	push	{r7}
 80054a0:	b085      	sub	sp, #20
 80054a2:	af00      	add	r7, sp, #0
 80054a4:	6078      	str	r0, [r7, #4]
 80054a6:	6039      	str	r1, [r7, #0]
    char *cdest;
    char *csrc;
    cdest = (char *) dest;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	60fb      	str	r3, [r7, #12]
    csrc = (char *) src;
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	60bb      	str	r3, [r7, #8]
    cdest[0] = csrc[0];
 80054b0:	68bb      	ldr	r3, [r7, #8]
 80054b2:	781a      	ldrb	r2, [r3, #0]
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	701a      	strb	r2, [r3, #0]
    cdest[1] = csrc[1];
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	3301      	adds	r3, #1
 80054bc:	68ba      	ldr	r2, [r7, #8]
 80054be:	7852      	ldrb	r2, [r2, #1]
 80054c0:	701a      	strb	r2, [r3, #0]
}
 80054c2:	bf00      	nop
 80054c4:	3714      	adds	r7, #20
 80054c6:	46bd      	mov	sp, r7
 80054c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054cc:	4770      	bx	lr

080054ce <CO_memcpySwap4>:
void CO_memcpySwap4(void* dest, const void* src){
 80054ce:	b480      	push	{r7}
 80054d0:	b085      	sub	sp, #20
 80054d2:	af00      	add	r7, sp, #0
 80054d4:	6078      	str	r0, [r7, #4]
 80054d6:	6039      	str	r1, [r7, #0]
    char *cdest;
    char *csrc;
    cdest = (char *) dest;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	60fb      	str	r3, [r7, #12]
    csrc = (char *) src;
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	60bb      	str	r3, [r7, #8]
    cdest[0] = csrc[0];
 80054e0:	68bb      	ldr	r3, [r7, #8]
 80054e2:	781a      	ldrb	r2, [r3, #0]
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	701a      	strb	r2, [r3, #0]
    cdest[1] = csrc[1];
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	3301      	adds	r3, #1
 80054ec:	68ba      	ldr	r2, [r7, #8]
 80054ee:	7852      	ldrb	r2, [r2, #1]
 80054f0:	701a      	strb	r2, [r3, #0]
    cdest[2] = csrc[2];
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	3302      	adds	r3, #2
 80054f6:	68ba      	ldr	r2, [r7, #8]
 80054f8:	7892      	ldrb	r2, [r2, #2]
 80054fa:	701a      	strb	r2, [r3, #0]
    cdest[3] = csrc[3];
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	3303      	adds	r3, #3
 8005500:	68ba      	ldr	r2, [r7, #8]
 8005502:	78d2      	ldrb	r2, [r2, #3]
 8005504:	701a      	strb	r2, [r3, #0]
}
 8005506:	bf00      	nop
 8005508:	3714      	adds	r7, #20
 800550a:	46bd      	mov	sp, r7
 800550c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005510:	4770      	bx	lr

08005512 <CO_SDO_receive>:
 * Function will be called (by CAN receive interrupt) every time, when CAN
 * message with correct identifier will be received. For more information and
 * description of parameters see file CO_driver.h.
 */
static void CO_SDO_receive(void *object, const CO_CANrxMsg_t *msg);
static void CO_SDO_receive(void *object, const CO_CANrxMsg_t *msg){
 8005512:	b590      	push	{r4, r7, lr}
 8005514:	b087      	sub	sp, #28
 8005516:	af00      	add	r7, sp, #0
 8005518:	6078      	str	r0, [r7, #4]
 800551a:	6039      	str	r1, [r7, #0]
    CO_SDO_t *SDO;

    SDO = (CO_SDO_t*)object;   /* this is the correct pointer type of the first argument */
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	613b      	str	r3, [r7, #16]
     * starting another SDO request, this request is dropped. Especially if
     * processing function has slow response.
     * See: https://github.com/CANopenNode/CANopenNode/issues/39 */

    /* verify message length and message overflow (previous message was not processed yet) */
    if((msg->DLC == 8U) && (!SDO->CANrxNew)){
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005526:	2b08      	cmp	r3, #8
 8005528:	f040 80af 	bne.w	800568a <CO_SDO_receive+0x178>
 800552c:	693b      	ldr	r3, [r7, #16]
 800552e:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8005532:	2b00      	cmp	r3, #0
 8005534:	f040 80a9 	bne.w	800568a <CO_SDO_receive+0x178>
        if(SDO->state != CO_SDO_ST_DOWNLOAD_BL_SUBBLOCK) {
 8005538:	693b      	ldr	r3, [r7, #16]
 800553a:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 800553e:	2b15      	cmp	r3, #21
 8005540:	d02c      	beq.n	800559c <CO_SDO_receive+0x8a>
            /* copy data and set 'new message' flag */
            SDO->CANrxData[0] = msg->data[0];
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 8005548:	693b      	ldr	r3, [r7, #16]
 800554a:	701a      	strb	r2, [r3, #0]
            SDO->CANrxData[1] = msg->data[1];
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8005552:	693b      	ldr	r3, [r7, #16]
 8005554:	705a      	strb	r2, [r3, #1]
            SDO->CANrxData[2] = msg->data[2];
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 800555c:	693b      	ldr	r3, [r7, #16]
 800555e:	709a      	strb	r2, [r3, #2]
            SDO->CANrxData[3] = msg->data[3];
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 8005566:	693b      	ldr	r3, [r7, #16]
 8005568:	70da      	strb	r2, [r3, #3]
            SDO->CANrxData[4] = msg->data[4];
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8005570:	693b      	ldr	r3, [r7, #16]
 8005572:	711a      	strb	r2, [r3, #4]
            SDO->CANrxData[5] = msg->data[5];
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 800557a:	693b      	ldr	r3, [r7, #16]
 800557c:	715a      	strb	r2, [r3, #5]
            SDO->CANrxData[6] = msg->data[6];
 800557e:	683b      	ldr	r3, [r7, #0]
 8005580:	f893 2027 	ldrb.w	r2, [r3, #39]	; 0x27
 8005584:	693b      	ldr	r3, [r7, #16]
 8005586:	719a      	strb	r2, [r3, #6]
            SDO->CANrxData[7] = msg->data[7];
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 800558e:	693b      	ldr	r3, [r7, #16]
 8005590:	71da      	strb	r2, [r3, #7]

            SDO->CANrxNew = true;
 8005592:	693b      	ldr	r3, [r7, #16]
 8005594:	2201      	movs	r2, #1
 8005596:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
 800559a:	e06a      	b.n	8005672 <CO_SDO_receive+0x160>
        }
        else {
            /* block download, copy data directly */
            uint8_t seqno;

            SDO->CANrxData[0] = msg->data[0];
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 80055a2:	693b      	ldr	r3, [r7, #16]
 80055a4:	701a      	strb	r2, [r3, #0]
            seqno = SDO->CANrxData[0] & 0x7fU;
 80055a6:	693b      	ldr	r3, [r7, #16]
 80055a8:	781b      	ldrb	r3, [r3, #0]
 80055aa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80055ae:	73fb      	strb	r3, [r7, #15]
            SDO->timeoutTimer = 0;
 80055b0:	693b      	ldr	r3, [r7, #16]
 80055b2:	2200      	movs	r2, #0
 80055b4:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64

            /* check correct sequence number. */
            if(seqno == (SDO->sequence + 1U)) {
 80055b8:	7bfa      	ldrb	r2, [r7, #15]
 80055ba:	693b      	ldr	r3, [r7, #16]
 80055bc:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 80055c0:	3301      	adds	r3, #1
 80055c2:	429a      	cmp	r2, r3
 80055c4:	d142      	bne.n	800564c <CO_SDO_receive+0x13a>
                /* sequence is correct */
                uint8_t i;

                SDO->sequence++;
 80055c6:	693b      	ldr	r3, [r7, #16]
 80055c8:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 80055cc:	3301      	adds	r3, #1
 80055ce:	b2da      	uxtb	r2, r3
 80055d0:	693b      	ldr	r3, [r7, #16]
 80055d2:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62

                /* copy data */
                for(i=1; i<8; i++) {
 80055d6:	2301      	movs	r3, #1
 80055d8:	75fb      	strb	r3, [r7, #23]
 80055da:	e01e      	b.n	800561a <CO_SDO_receive+0x108>
                    SDO->ODF_arg.data[SDO->bufferOffset++] = msg->data[i]; //SDO->ODF_arg.data is equal as SDO->databuffer
 80055dc:	7dfa      	ldrb	r2, [r7, #23]
 80055de:	693b      	ldr	r3, [r7, #16]
 80055e0:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80055e2:	693b      	ldr	r3, [r7, #16]
 80055e4:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 80055e6:	1c58      	adds	r0, r3, #1
 80055e8:	b284      	uxth	r4, r0
 80055ea:	6938      	ldr	r0, [r7, #16]
 80055ec:	8704      	strh	r4, [r0, #56]	; 0x38
 80055ee:	440b      	add	r3, r1
 80055f0:	6839      	ldr	r1, [r7, #0]
 80055f2:	440a      	add	r2, r1
 80055f4:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 80055f8:	701a      	strb	r2, [r3, #0]
                    if(SDO->bufferOffset >= CO_SDO_BUFFER_SIZE) {
 80055fa:	693b      	ldr	r3, [r7, #16]
 80055fc:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 80055fe:	2b1f      	cmp	r3, #31
 8005600:	d908      	bls.n	8005614 <CO_SDO_receive+0x102>
                        /* buffer full, break reception */
                        SDO->state = CO_SDO_ST_DOWNLOAD_BL_SUB_RESP;
 8005602:	693b      	ldr	r3, [r7, #16]
 8005604:	2216      	movs	r2, #22
 8005606:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
                        SDO->CANrxNew = true;
 800560a:	693b      	ldr	r3, [r7, #16]
 800560c:	2201      	movs	r2, #1
 800560e:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
                        break;
 8005612:	e005      	b.n	8005620 <CO_SDO_receive+0x10e>
                for(i=1; i<8; i++) {
 8005614:	7dfb      	ldrb	r3, [r7, #23]
 8005616:	3301      	adds	r3, #1
 8005618:	75fb      	strb	r3, [r7, #23]
 800561a:	7dfb      	ldrb	r3, [r7, #23]
 800561c:	2b07      	cmp	r3, #7
 800561e:	d9dd      	bls.n	80055dc <CO_SDO_receive+0xca>
                    }
                }

                /* break reception if last segment or block sequence is too large */
                if(((SDO->CANrxData[0] & 0x80U) == 0x80U) || (SDO->sequence >= SDO->blksize)) {
 8005620:	693b      	ldr	r3, [r7, #16]
 8005622:	781b      	ldrb	r3, [r3, #0]
 8005624:	b25b      	sxtb	r3, r3
 8005626:	2b00      	cmp	r3, #0
 8005628:	db07      	blt.n	800563a <CO_SDO_receive+0x128>
 800562a:	693b      	ldr	r3, [r7, #16]
 800562c:	f893 2062 	ldrb.w	r2, [r3, #98]	; 0x62
 8005630:	693b      	ldr	r3, [r7, #16]
 8005632:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 8005636:	429a      	cmp	r2, r3
 8005638:	d31b      	bcc.n	8005672 <CO_SDO_receive+0x160>
                    SDO->state = CO_SDO_ST_DOWNLOAD_BL_SUB_RESP;
 800563a:	693b      	ldr	r3, [r7, #16]
 800563c:	2216      	movs	r2, #22
 800563e:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
                    SDO->CANrxNew = true;
 8005642:	693b      	ldr	r3, [r7, #16]
 8005644:	2201      	movs	r2, #1
 8005646:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
 800564a:	e012      	b.n	8005672 <CO_SDO_receive+0x160>
                }
            }
            else if((seqno == SDO->sequence) || (SDO->sequence == 0U)){
 800564c:	693b      	ldr	r3, [r7, #16]
 800564e:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8005652:	7bfa      	ldrb	r2, [r7, #15]
 8005654:	429a      	cmp	r2, r3
 8005656:	d00c      	beq.n	8005672 <CO_SDO_receive+0x160>
 8005658:	693b      	ldr	r3, [r7, #16]
 800565a:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 800565e:	2b00      	cmp	r3, #0
 8005660:	d007      	beq.n	8005672 <CO_SDO_receive+0x160>
                /* Ignore message, if it is duplicate or if sequence didn't started yet. */
            }
            else {
                /* seqno is totally wrong, break reception. */
                SDO->state = CO_SDO_ST_DOWNLOAD_BL_SUB_RESP;
 8005662:	693b      	ldr	r3, [r7, #16]
 8005664:	2216      	movs	r2, #22
 8005666:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
                SDO->CANrxNew = true;
 800566a:	693b      	ldr	r3, [r7, #16]
 800566c:	2201      	movs	r2, #1
 800566e:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
            }
        }

        /* Optional signal to RTOS, which can resume task, which handles SDO server. */
        if(SDO->CANrxNew && SDO->pFunctSignal != NULL) {
 8005672:	693b      	ldr	r3, [r7, #16]
 8005674:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8005678:	2b00      	cmp	r3, #0
 800567a:	d006      	beq.n	800568a <CO_SDO_receive+0x178>
 800567c:	693b      	ldr	r3, [r7, #16]
 800567e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005680:	2b00      	cmp	r3, #0
 8005682:	d002      	beq.n	800568a <CO_SDO_receive+0x178>
            SDO->pFunctSignal();
 8005684:	693b      	ldr	r3, [r7, #16]
 8005686:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005688:	4798      	blx	r3
        }
    }
}
 800568a:	bf00      	nop
 800568c:	371c      	adds	r7, #28
 800568e:	46bd      	mov	sp, r7
 8005690:	bd90      	pop	{r4, r7, pc}

08005692 <CO_ODF_1200>:
 * from SDO server.
 *
 * For more information see file CO_SDO.h.
 */
static CO_SDO_abortCode_t CO_ODF_1200(CO_ODF_arg_t *ODF_arg);
static CO_SDO_abortCode_t CO_ODF_1200(CO_ODF_arg_t *ODF_arg){
 8005692:	b580      	push	{r7, lr}
 8005694:	b086      	sub	sp, #24
 8005696:	af00      	add	r7, sp, #0
 8005698:	6078      	str	r0, [r7, #4]
    uint8_t *nodeId;
    uint32_t value;
    CO_SDO_abortCode_t ret = CO_SDO_AB_NONE;
 800569a:	2300      	movs	r3, #0
 800569c:	617b      	str	r3, [r7, #20]

    nodeId = (uint8_t*) ODF_arg->object;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	613b      	str	r3, [r7, #16]
    value = CO_getUint32(ODF_arg->data);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	685b      	ldr	r3, [r3, #4]
 80056a8:	4618      	mov	r0, r3
 80056aa:	f7ff fec5 	bl	8005438 <CO_getUint32>
 80056ae:	60f8      	str	r0, [r7, #12]

    /* if SDO reading Object dictionary 0x1200, add nodeId to the value */
    if((ODF_arg->reading) && (ODF_arg->subIndex > 0U)){
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	7ddb      	ldrb	r3, [r3, #23]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d00e      	beq.n	80056d6 <CO_ODF_1200+0x44>
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	7d9b      	ldrb	r3, [r3, #22]
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d00a      	beq.n	80056d6 <CO_ODF_1200+0x44>
        CO_setUint32(ODF_arg->data, value + *nodeId);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	685a      	ldr	r2, [r3, #4]
 80056c4:	693b      	ldr	r3, [r7, #16]
 80056c6:	781b      	ldrb	r3, [r3, #0]
 80056c8:	4619      	mov	r1, r3
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	440b      	add	r3, r1
 80056ce:	4619      	mov	r1, r3
 80056d0:	4610      	mov	r0, r2
 80056d2:	f7ff fec8 	bl	8005466 <CO_setUint32>
    }

    return ret;
 80056d6:	697b      	ldr	r3, [r7, #20]
}
 80056d8:	4618      	mov	r0, r3
 80056da:	3718      	adds	r7, #24
 80056dc:	46bd      	mov	sp, r7
 80056de:	bd80      	pop	{r7, pc}

080056e0 <CO_SDO_init>:
        uint8_t                 nodeId,
        CO_CANmodule_t         *CANdevRx,
        uint16_t                CANdevRxIdx,
        CO_CANmodule_t         *CANdevTx,
        uint16_t                CANdevTxIdx)
{
 80056e0:	b580      	push	{r7, lr}
 80056e2:	b08a      	sub	sp, #40	; 0x28
 80056e4:	af04      	add	r7, sp, #16
 80056e6:	60f8      	str	r0, [r7, #12]
 80056e8:	60b9      	str	r1, [r7, #8]
 80056ea:	607a      	str	r2, [r7, #4]
 80056ec:	807b      	strh	r3, [r7, #2]
    /* verify arguments */
    if(SDO==NULL || CANdevRx==NULL || CANdevTx==NULL){
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d005      	beq.n	8005700 <CO_SDO_init+0x20>
 80056f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d002      	beq.n	8005700 <CO_SDO_init+0x20>
 80056fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d102      	bne.n	8005706 <CO_SDO_init+0x26>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8005700:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005704:	e092      	b.n	800582c <CO_SDO_init+0x14c>
    }

    /* configure own object dictionary */
    if(parentSDO == NULL){
 8005706:	6a3b      	ldr	r3, [r7, #32]
 8005708:	2b00      	cmp	r3, #0
 800570a:	d135      	bne.n	8005778 <CO_SDO_init+0x98>
        uint16_t i;

        SDO->ownOD = true;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	2201      	movs	r2, #1
 8005710:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        SDO->OD = OD;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005718:	62da      	str	r2, [r3, #44]	; 0x2c
        SDO->ODSize = ODSize;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800571e:	861a      	strh	r2, [r3, #48]	; 0x30
        SDO->ODExtensions = ODExtensions;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005724:	635a      	str	r2, [r3, #52]	; 0x34

        /* clear pointers in ODExtensions */
        for(i=0U; i<ODSize; i++){
 8005726:	2300      	movs	r3, #0
 8005728:	82fb      	strh	r3, [r7, #22]
 800572a:	e020      	b.n	800576e <CO_SDO_init+0x8e>
            SDO->ODExtensions[i].pODFunc = NULL;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005730:	8afa      	ldrh	r2, [r7, #22]
 8005732:	4613      	mov	r3, r2
 8005734:	005b      	lsls	r3, r3, #1
 8005736:	4413      	add	r3, r2
 8005738:	009b      	lsls	r3, r3, #2
 800573a:	440b      	add	r3, r1
 800573c:	2200      	movs	r2, #0
 800573e:	601a      	str	r2, [r3, #0]
            SDO->ODExtensions[i].object = NULL;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005744:	8afa      	ldrh	r2, [r7, #22]
 8005746:	4613      	mov	r3, r2
 8005748:	005b      	lsls	r3, r3, #1
 800574a:	4413      	add	r3, r2
 800574c:	009b      	lsls	r3, r3, #2
 800574e:	440b      	add	r3, r1
 8005750:	2200      	movs	r2, #0
 8005752:	605a      	str	r2, [r3, #4]
            SDO->ODExtensions[i].flags = NULL;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005758:	8afa      	ldrh	r2, [r7, #22]
 800575a:	4613      	mov	r3, r2
 800575c:	005b      	lsls	r3, r3, #1
 800575e:	4413      	add	r3, r2
 8005760:	009b      	lsls	r3, r3, #2
 8005762:	440b      	add	r3, r1
 8005764:	2200      	movs	r2, #0
 8005766:	609a      	str	r2, [r3, #8]
        for(i=0U; i<ODSize; i++){
 8005768:	8afb      	ldrh	r3, [r7, #22]
 800576a:	3301      	adds	r3, #1
 800576c:	82fb      	strh	r3, [r7, #22]
 800576e:	8afa      	ldrh	r2, [r7, #22]
 8005770:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005772:	429a      	cmp	r2, r3
 8005774:	d3da      	bcc.n	800572c <CO_SDO_init+0x4c>
 8005776:	e00f      	b.n	8005798 <CO_SDO_init+0xb8>
        }
    }
    /* copy object dictionary from parent */
    else{
        SDO->ownOD = false;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	2200      	movs	r2, #0
 800577c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        SDO->OD = parentSDO->OD;
 8005780:	6a3b      	ldr	r3, [r7, #32]
 8005782:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	62da      	str	r2, [r3, #44]	; 0x2c
        SDO->ODSize = parentSDO->ODSize;
 8005788:	6a3b      	ldr	r3, [r7, #32]
 800578a:	8e1a      	ldrh	r2, [r3, #48]	; 0x30
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	861a      	strh	r2, [r3, #48]	; 0x30
        SDO->ODExtensions = parentSDO->ODExtensions;
 8005790:	6a3b      	ldr	r3, [r7, #32]
 8005792:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	635a      	str	r2, [r3, #52]	; 0x34
    }

    /* Configure object variables */
    SDO->nodeId = nodeId;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 800579e:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    SDO->state = CO_SDO_ST_IDLE;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	2200      	movs	r2, #0
 80057a6:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
    SDO->CANrxNew = false;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	2200      	movs	r2, #0
 80057ae:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
    SDO->pFunctSignal = NULL;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	2200      	movs	r2, #0
 80057b6:	671a      	str	r2, [r3, #112]	; 0x70


    /* Configure Object dictionary entry at index 0x1200 */
    if(ObjDictIndex_SDOServerParameter == OD_H1200_SDO_SERVER_PARAM){
 80057b8:	887b      	ldrh	r3, [r7, #2]
 80057ba:	f5b3 5f90 	cmp.w	r3, #4608	; 0x1200
 80057be:	d10a      	bne.n	80057d6 <CO_SDO_init+0xf6>
        CO_OD_configure(SDO, ObjDictIndex_SDOServerParameter, CO_ODF_1200, (void*)&SDO->nodeId, 0U, 0U);
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	3360      	adds	r3, #96	; 0x60
 80057c4:	8879      	ldrh	r1, [r7, #2]
 80057c6:	2200      	movs	r2, #0
 80057c8:	9201      	str	r2, [sp, #4]
 80057ca:	2200      	movs	r2, #0
 80057cc:	9200      	str	r2, [sp, #0]
 80057ce:	4a19      	ldr	r2, [pc, #100]	; (8005834 <CO_SDO_init+0x154>)
 80057d0:	68f8      	ldr	r0, [r7, #12]
 80057d2:	f000 f833 	bl	800583c <CO_OD_configure>
    }

    if((COB_IDClientToServer & 0x80000000) != 0 || (COB_IDServerToClient & 0x80000000) != 0 ){
 80057d6:	68bb      	ldr	r3, [r7, #8]
 80057d8:	2b00      	cmp	r3, #0
 80057da:	db02      	blt.n	80057e2 <CO_SDO_init+0x102>
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	da03      	bge.n	80057ea <CO_SDO_init+0x10a>
        // SDO is invalid
        COB_IDClientToServer = 0;
 80057e2:	2300      	movs	r3, #0
 80057e4:	60bb      	str	r3, [r7, #8]
        COB_IDServerToClient = 0;
 80057e6:	2300      	movs	r3, #0
 80057e8:	607b      	str	r3, [r7, #4]
    }
    /* configure SDO server CAN reception */
    CO_CANrxBufferInit(
 80057ea:	68bb      	ldr	r3, [r7, #8]
 80057ec:	b29a      	uxth	r2, r3
 80057ee:	8f39      	ldrh	r1, [r7, #56]	; 0x38
 80057f0:	4b11      	ldr	r3, [pc, #68]	; (8005838 <CO_SDO_init+0x158>)
 80057f2:	9302      	str	r3, [sp, #8]
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	9301      	str	r3, [sp, #4]
 80057f8:	2300      	movs	r3, #0
 80057fa:	9300      	str	r3, [sp, #0]
 80057fc:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8005800:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8005802:	f002 f888 	bl	8007916 <CO_CANrxBufferInit>
            0,                      /* rtr */
            (void*)SDO,             /* object passed to receive function */
            CO_SDO_receive);        /* this function will process received message */

    /* configure SDO server CAN transmission */
    SDO->CANdevTx = CANdevTx;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800580a:	675a      	str	r2, [r3, #116]	; 0x74
    SDO->CANtxBuff = CO_CANtxBufferInit(
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	b29a      	uxth	r2, r3
 8005810:	f8b7 1040 	ldrh.w	r1, [r7, #64]	; 0x40
 8005814:	2300      	movs	r3, #0
 8005816:	9301      	str	r3, [sp, #4]
 8005818:	2308      	movs	r3, #8
 800581a:	9300      	str	r3, [sp, #0]
 800581c:	2300      	movs	r3, #0
 800581e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8005820:	f002 f8fd 	bl	8007a1e <CO_CANtxBufferInit>
 8005824:	4602      	mov	r2, r0
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	679a      	str	r2, [r3, #120]	; 0x78
            COB_IDServerToClient,   /* CAN identifier */
            0,                      /* rtr */
            8,                      /* number of data bytes */
            0);                     /* synchronous message flag bit */

    return CO_ERROR_NO;
 800582a:	2300      	movs	r3, #0
}
 800582c:	4618      	mov	r0, r3
 800582e:	3718      	adds	r7, #24
 8005830:	46bd      	mov	sp, r7
 8005832:	bd80      	pop	{r7, pc}
 8005834:	08005693 	.word	0x08005693
 8005838:	08005513 	.word	0x08005513

0800583c <CO_OD_configure>:
        uint16_t                index,
        CO_SDO_abortCode_t    (*pODFunc)(CO_ODF_arg_t *ODF_arg),
        void                   *object,
        uint8_t                *flags,
        uint8_t                 flagsSize)
{
 800583c:	b580      	push	{r7, lr}
 800583e:	b088      	sub	sp, #32
 8005840:	af00      	add	r7, sp, #0
 8005842:	60f8      	str	r0, [r7, #12]
 8005844:	607a      	str	r2, [r7, #4]
 8005846:	603b      	str	r3, [r7, #0]
 8005848:	460b      	mov	r3, r1
 800584a:	817b      	strh	r3, [r7, #10]
    uint16_t entryNo;

    entryNo = CO_OD_find(SDO, index);
 800584c:	897b      	ldrh	r3, [r7, #10]
 800584e:	4619      	mov	r1, r3
 8005850:	68f8      	ldr	r0, [r7, #12]
 8005852:	f000 f849 	bl	80058e8 <CO_OD_find>
 8005856:	4603      	mov	r3, r0
 8005858:	83bb      	strh	r3, [r7, #28]
    if(entryNo < 0xFFFFU){
 800585a:	8bbb      	ldrh	r3, [r7, #28]
 800585c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005860:	4293      	cmp	r3, r2
 8005862:	d03d      	beq.n	80058e0 <CO_OD_configure+0xa4>
        CO_OD_extension_t *ext = &SDO->ODExtensions[entryNo];
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005868:	8bba      	ldrh	r2, [r7, #28]
 800586a:	4613      	mov	r3, r2
 800586c:	005b      	lsls	r3, r3, #1
 800586e:	4413      	add	r3, r2
 8005870:	009b      	lsls	r3, r3, #2
 8005872:	440b      	add	r3, r1
 8005874:	61bb      	str	r3, [r7, #24]
        uint8_t maxSubIndex = SDO->OD[entryNo].maxSubIndex;
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800587a:	8bba      	ldrh	r2, [r7, #28]
 800587c:	4613      	mov	r3, r2
 800587e:	005b      	lsls	r3, r3, #1
 8005880:	4413      	add	r3, r2
 8005882:	009b      	lsls	r3, r3, #2
 8005884:	440b      	add	r3, r1
 8005886:	789b      	ldrb	r3, [r3, #2]
 8005888:	75fb      	strb	r3, [r7, #23]

        ext->pODFunc = pODFunc;
 800588a:	69bb      	ldr	r3, [r7, #24]
 800588c:	687a      	ldr	r2, [r7, #4]
 800588e:	601a      	str	r2, [r3, #0]
        ext->object = object;
 8005890:	69bb      	ldr	r3, [r7, #24]
 8005892:	683a      	ldr	r2, [r7, #0]
 8005894:	605a      	str	r2, [r3, #4]
        if((flags != NULL) && (flagsSize != 0U) && (flagsSize == maxSubIndex)){
 8005896:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005898:	2b00      	cmp	r3, #0
 800589a:	d01d      	beq.n	80058d8 <CO_OD_configure+0x9c>
 800589c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d019      	beq.n	80058d8 <CO_OD_configure+0x9c>
 80058a4:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 80058a8:	7dfb      	ldrb	r3, [r7, #23]
 80058aa:	429a      	cmp	r2, r3
 80058ac:	d114      	bne.n	80058d8 <CO_OD_configure+0x9c>
            uint16_t i;
            ext->flags = flags;
 80058ae:	69bb      	ldr	r3, [r7, #24]
 80058b0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80058b2:	609a      	str	r2, [r3, #8]
            for(i=0U; i<=maxSubIndex; i++){
 80058b4:	2300      	movs	r3, #0
 80058b6:	83fb      	strh	r3, [r7, #30]
 80058b8:	e008      	b.n	80058cc <CO_OD_configure+0x90>
                ext->flags[i] = 0U;
 80058ba:	69bb      	ldr	r3, [r7, #24]
 80058bc:	689a      	ldr	r2, [r3, #8]
 80058be:	8bfb      	ldrh	r3, [r7, #30]
 80058c0:	4413      	add	r3, r2
 80058c2:	2200      	movs	r2, #0
 80058c4:	701a      	strb	r2, [r3, #0]
            for(i=0U; i<=maxSubIndex; i++){
 80058c6:	8bfb      	ldrh	r3, [r7, #30]
 80058c8:	3301      	adds	r3, #1
 80058ca:	83fb      	strh	r3, [r7, #30]
 80058cc:	7dfb      	ldrb	r3, [r7, #23]
 80058ce:	b29b      	uxth	r3, r3
 80058d0:	8bfa      	ldrh	r2, [r7, #30]
 80058d2:	429a      	cmp	r2, r3
 80058d4:	d9f1      	bls.n	80058ba <CO_OD_configure+0x7e>
        if((flags != NULL) && (flagsSize != 0U) && (flagsSize == maxSubIndex)){
 80058d6:	e003      	b.n	80058e0 <CO_OD_configure+0xa4>
            }
        }
        else{
            ext->flags = NULL;
 80058d8:	69bb      	ldr	r3, [r7, #24]
 80058da:	2200      	movs	r2, #0
 80058dc:	609a      	str	r2, [r3, #8]
        }
    }
}
 80058de:	e7ff      	b.n	80058e0 <CO_OD_configure+0xa4>
 80058e0:	bf00      	nop
 80058e2:	3720      	adds	r7, #32
 80058e4:	46bd      	mov	sp, r7
 80058e6:	bd80      	pop	{r7, pc}

080058e8 <CO_OD_find>:


/******************************************************************************/
uint16_t CO_OD_find(CO_SDO_t *SDO, uint16_t index){
 80058e8:	b480      	push	{r7}
 80058ea:	b087      	sub	sp, #28
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	6078      	str	r0, [r7, #4]
 80058f0:	460b      	mov	r3, r1
 80058f2:	807b      	strh	r3, [r7, #2]
    /* Fast search in ordered Object Dictionary. If indexes are mixed, this won't work. */
    /* If Object Dictionary has up to 2^N entries, then N is max number of loop passes. */
    uint16_t cur, min, max;
    const CO_OD_entry_t* object;

    min = 0U;
 80058f4:	2300      	movs	r3, #0
 80058f6:	82fb      	strh	r3, [r7, #22]
    max = SDO->ODSize - 1U;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 80058fc:	3b01      	subs	r3, #1
 80058fe:	82bb      	strh	r3, [r7, #20]
    while(min < max){
 8005900:	e027      	b.n	8005952 <CO_OD_find+0x6a>
        cur = (min + max) / 2;
 8005902:	8afa      	ldrh	r2, [r7, #22]
 8005904:	8abb      	ldrh	r3, [r7, #20]
 8005906:	4413      	add	r3, r2
 8005908:	0fda      	lsrs	r2, r3, #31
 800590a:	4413      	add	r3, r2
 800590c:	105b      	asrs	r3, r3, #1
 800590e:	81fb      	strh	r3, [r7, #14]
        object = &SDO->OD[cur];
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005914:	89fa      	ldrh	r2, [r7, #14]
 8005916:	4613      	mov	r3, r2
 8005918:	005b      	lsls	r3, r3, #1
 800591a:	4413      	add	r3, r2
 800591c:	009b      	lsls	r3, r3, #2
 800591e:	440b      	add	r3, r1
 8005920:	613b      	str	r3, [r7, #16]
        /* Is object matched */
        if(index == object->index){
 8005922:	693b      	ldr	r3, [r7, #16]
 8005924:	881b      	ldrh	r3, [r3, #0]
 8005926:	887a      	ldrh	r2, [r7, #2]
 8005928:	429a      	cmp	r2, r3
 800592a:	d101      	bne.n	8005930 <CO_OD_find+0x48>
            return cur;
 800592c:	89fb      	ldrh	r3, [r7, #14]
 800592e:	e02a      	b.n	8005986 <CO_OD_find+0x9e>
        }
        if(index < object->index){
 8005930:	693b      	ldr	r3, [r7, #16]
 8005932:	881b      	ldrh	r3, [r3, #0]
 8005934:	887a      	ldrh	r2, [r7, #2]
 8005936:	429a      	cmp	r2, r3
 8005938:	d208      	bcs.n	800594c <CO_OD_find+0x64>
            max = cur;
 800593a:	89fb      	ldrh	r3, [r7, #14]
 800593c:	82bb      	strh	r3, [r7, #20]
            if(max) max--;
 800593e:	8abb      	ldrh	r3, [r7, #20]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d006      	beq.n	8005952 <CO_OD_find+0x6a>
 8005944:	8abb      	ldrh	r3, [r7, #20]
 8005946:	3b01      	subs	r3, #1
 8005948:	82bb      	strh	r3, [r7, #20]
 800594a:	e002      	b.n	8005952 <CO_OD_find+0x6a>
        }
        else
            min = cur + 1U;
 800594c:	89fb      	ldrh	r3, [r7, #14]
 800594e:	3301      	adds	r3, #1
 8005950:	82fb      	strh	r3, [r7, #22]
    while(min < max){
 8005952:	8afa      	ldrh	r2, [r7, #22]
 8005954:	8abb      	ldrh	r3, [r7, #20]
 8005956:	429a      	cmp	r2, r3
 8005958:	d3d3      	bcc.n	8005902 <CO_OD_find+0x1a>
    }

    if(min == max){
 800595a:	8afa      	ldrh	r2, [r7, #22]
 800595c:	8abb      	ldrh	r3, [r7, #20]
 800595e:	429a      	cmp	r2, r3
 8005960:	d10f      	bne.n	8005982 <CO_OD_find+0x9a>
        object = &SDO->OD[min];
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005966:	8afa      	ldrh	r2, [r7, #22]
 8005968:	4613      	mov	r3, r2
 800596a:	005b      	lsls	r3, r3, #1
 800596c:	4413      	add	r3, r2
 800596e:	009b      	lsls	r3, r3, #2
 8005970:	440b      	add	r3, r1
 8005972:	613b      	str	r3, [r7, #16]
        /* Is object matched */
        if(index == object->index){
 8005974:	693b      	ldr	r3, [r7, #16]
 8005976:	881b      	ldrh	r3, [r3, #0]
 8005978:	887a      	ldrh	r2, [r7, #2]
 800597a:	429a      	cmp	r2, r3
 800597c:	d101      	bne.n	8005982 <CO_OD_find+0x9a>
            return min;
 800597e:	8afb      	ldrh	r3, [r7, #22]
 8005980:	e001      	b.n	8005986 <CO_OD_find+0x9e>
        }
    }

    return 0xFFFFU;  /* object does not exist in OD */
 8005982:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8005986:	4618      	mov	r0, r3
 8005988:	371c      	adds	r7, #28
 800598a:	46bd      	mov	sp, r7
 800598c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005990:	4770      	bx	lr

08005992 <CO_OD_getLength>:


/******************************************************************************/
uint16_t CO_OD_getLength(CO_SDO_t *SDO, uint16_t entryNo, uint8_t subIndex){
 8005992:	b480      	push	{r7}
 8005994:	b085      	sub	sp, #20
 8005996:	af00      	add	r7, sp, #0
 8005998:	6078      	str	r0, [r7, #4]
 800599a:	460b      	mov	r3, r1
 800599c:	807b      	strh	r3, [r7, #2]
 800599e:	4613      	mov	r3, r2
 80059a0:	707b      	strb	r3, [r7, #1]
    const CO_OD_entry_t* object = &SDO->OD[entryNo];
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80059a6:	887a      	ldrh	r2, [r7, #2]
 80059a8:	4613      	mov	r3, r2
 80059aa:	005b      	lsls	r3, r3, #1
 80059ac:	4413      	add	r3, r2
 80059ae:	009b      	lsls	r3, r3, #2
 80059b0:	440b      	add	r3, r1
 80059b2:	60fb      	str	r3, [r7, #12]

    if(entryNo == 0xFFFFU){
 80059b4:	887b      	ldrh	r3, [r7, #2]
 80059b6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80059ba:	4293      	cmp	r3, r2
 80059bc:	d101      	bne.n	80059c2 <CO_OD_getLength+0x30>
        return 0U;
 80059be:	2300      	movs	r3, #0
 80059c0:	e02e      	b.n	8005a20 <CO_OD_getLength+0x8e>
    }

    if(object->maxSubIndex == 0U){    /* Object type is Var */
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	789b      	ldrb	r3, [r3, #2]
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d108      	bne.n	80059dc <CO_OD_getLength+0x4a>
        if(object->pData == 0){ /* data type is domain */
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	689b      	ldr	r3, [r3, #8]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d101      	bne.n	80059d6 <CO_OD_getLength+0x44>
            return CO_SDO_BUFFER_SIZE;
 80059d2:	2320      	movs	r3, #32
 80059d4:	e024      	b.n	8005a20 <CO_OD_getLength+0x8e>
        }
        else{
            return object->length;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	88db      	ldrh	r3, [r3, #6]
 80059da:	e021      	b.n	8005a20 <CO_OD_getLength+0x8e>
        }
    }
    else if(object->attribute != 0U){ /* Object type is Array */
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	889b      	ldrh	r3, [r3, #4]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d00d      	beq.n	8005a00 <CO_OD_getLength+0x6e>
        if(subIndex == 0U){
 80059e4:	787b      	ldrb	r3, [r7, #1]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d101      	bne.n	80059ee <CO_OD_getLength+0x5c>
            return 1U;
 80059ea:	2301      	movs	r3, #1
 80059ec:	e018      	b.n	8005a20 <CO_OD_getLength+0x8e>
        }
        else if(object->pData == 0){
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	689b      	ldr	r3, [r3, #8]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d101      	bne.n	80059fa <CO_OD_getLength+0x68>
            /* data type is domain */
            return CO_SDO_BUFFER_SIZE;
 80059f6:	2320      	movs	r3, #32
 80059f8:	e012      	b.n	8005a20 <CO_OD_getLength+0x8e>
        }
        else{
            return object->length;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	88db      	ldrh	r3, [r3, #6]
 80059fe:	e00f      	b.n	8005a20 <CO_OD_getLength+0x8e>
        }
    }
    else{                            /* Object type is Record */
        if(((const CO_OD_entryRecord_t*)(object->pData))[subIndex].pData == 0){
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	689a      	ldr	r2, [r3, #8]
 8005a04:	787b      	ldrb	r3, [r7, #1]
 8005a06:	00db      	lsls	r3, r3, #3
 8005a08:	4413      	add	r3, r2
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d101      	bne.n	8005a14 <CO_OD_getLength+0x82>
            /* data type is domain */
            return CO_SDO_BUFFER_SIZE;
 8005a10:	2320      	movs	r3, #32
 8005a12:	e005      	b.n	8005a20 <CO_OD_getLength+0x8e>
        }
        else{
            return ((const CO_OD_entryRecord_t*)(object->pData))[subIndex].length;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	689a      	ldr	r2, [r3, #8]
 8005a18:	787b      	ldrb	r3, [r7, #1]
 8005a1a:	00db      	lsls	r3, r3, #3
 8005a1c:	4413      	add	r3, r2
 8005a1e:	88db      	ldrh	r3, [r3, #6]
        }
    }
}
 8005a20:	4618      	mov	r0, r3
 8005a22:	3714      	adds	r7, #20
 8005a24:	46bd      	mov	sp, r7
 8005a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2a:	4770      	bx	lr

08005a2c <CO_OD_getAttribute>:


/******************************************************************************/
uint16_t CO_OD_getAttribute(CO_SDO_t *SDO, uint16_t entryNo, uint8_t subIndex){
 8005a2c:	b480      	push	{r7}
 8005a2e:	b085      	sub	sp, #20
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
 8005a34:	460b      	mov	r3, r1
 8005a36:	807b      	strh	r3, [r7, #2]
 8005a38:	4613      	mov	r3, r2
 8005a3a:	707b      	strb	r3, [r7, #1]
    const CO_OD_entry_t* object = &SDO->OD[entryNo];
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005a40:	887a      	ldrh	r2, [r7, #2]
 8005a42:	4613      	mov	r3, r2
 8005a44:	005b      	lsls	r3, r3, #1
 8005a46:	4413      	add	r3, r2
 8005a48:	009b      	lsls	r3, r3, #2
 8005a4a:	440b      	add	r3, r1
 8005a4c:	60bb      	str	r3, [r7, #8]

    if(entryNo == 0xFFFFU){
 8005a4e:	887b      	ldrh	r3, [r7, #2]
 8005a50:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005a54:	4293      	cmp	r3, r2
 8005a56:	d101      	bne.n	8005a5c <CO_OD_getAttribute+0x30>
        return 0U;
 8005a58:	2300      	movs	r3, #0
 8005a5a:	e034      	b.n	8005ac6 <CO_OD_getAttribute+0x9a>
    }

    if(object->maxSubIndex == 0U){   /* Object type is Var */
 8005a5c:	68bb      	ldr	r3, [r7, #8]
 8005a5e:	789b      	ldrb	r3, [r3, #2]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d102      	bne.n	8005a6a <CO_OD_getAttribute+0x3e>
        return object->attribute;
 8005a64:	68bb      	ldr	r3, [r7, #8]
 8005a66:	889b      	ldrh	r3, [r3, #4]
 8005a68:	e02d      	b.n	8005ac6 <CO_OD_getAttribute+0x9a>
    }
    else if(object->attribute != 0U){/* Object type is Array */
 8005a6a:	68bb      	ldr	r3, [r7, #8]
 8005a6c:	889b      	ldrh	r3, [r3, #4]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d023      	beq.n	8005aba <CO_OD_getAttribute+0x8e>
        bool_t exception_1003 = false;
 8005a72:	2300      	movs	r3, #0
 8005a74:	73fb      	strb	r3, [r7, #15]
        uint16_t attr = object->attribute;
 8005a76:	68bb      	ldr	r3, [r7, #8]
 8005a78:	889b      	ldrh	r3, [r3, #4]
 8005a7a:	81bb      	strh	r3, [r7, #12]

        /* Special exception: Object 1003,00 should be writable */
        if(object->index == 0x1003 && subIndex == 0) {
 8005a7c:	68bb      	ldr	r3, [r7, #8]
 8005a7e:	881b      	ldrh	r3, [r3, #0]
 8005a80:	f241 0203 	movw	r2, #4099	; 0x1003
 8005a84:	4293      	cmp	r3, r2
 8005a86:	d108      	bne.n	8005a9a <CO_OD_getAttribute+0x6e>
 8005a88:	787b      	ldrb	r3, [r7, #1]
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d105      	bne.n	8005a9a <CO_OD_getAttribute+0x6e>
            exception_1003 = true;
 8005a8e:	2301      	movs	r3, #1
 8005a90:	73fb      	strb	r3, [r7, #15]
            attr |= CO_ODA_WRITEABLE;
 8005a92:	89bb      	ldrh	r3, [r7, #12]
 8005a94:	f043 0308 	orr.w	r3, r3, #8
 8005a98:	81bb      	strh	r3, [r7, #12]
        }

        if(subIndex == 0U  && exception_1003 == false){
 8005a9a:	787b      	ldrb	r3, [r7, #1]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d10a      	bne.n	8005ab6 <CO_OD_getAttribute+0x8a>
 8005aa0:	7bfb      	ldrb	r3, [r7, #15]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d107      	bne.n	8005ab6 <CO_OD_getAttribute+0x8a>
            /* First subIndex is readonly */
            attr &= ~(CO_ODA_WRITEABLE | CO_ODA_RPDO_MAPABLE);
 8005aa6:	89bb      	ldrh	r3, [r7, #12]
 8005aa8:	f023 0318 	bic.w	r3, r3, #24
 8005aac:	81bb      	strh	r3, [r7, #12]
            attr |= CO_ODA_READABLE;
 8005aae:	89bb      	ldrh	r3, [r7, #12]
 8005ab0:	f043 0304 	orr.w	r3, r3, #4
 8005ab4:	81bb      	strh	r3, [r7, #12]
        }
        return attr;
 8005ab6:	89bb      	ldrh	r3, [r7, #12]
 8005ab8:	e005      	b.n	8005ac6 <CO_OD_getAttribute+0x9a>
    }
    else{                            /* Object type is Record */
        return ((const CO_OD_entryRecord_t*)(object->pData))[subIndex].attribute;
 8005aba:	68bb      	ldr	r3, [r7, #8]
 8005abc:	689a      	ldr	r2, [r3, #8]
 8005abe:	787b      	ldrb	r3, [r7, #1]
 8005ac0:	00db      	lsls	r3, r3, #3
 8005ac2:	4413      	add	r3, r2
 8005ac4:	889b      	ldrh	r3, [r3, #4]
    }
}
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	3714      	adds	r7, #20
 8005aca:	46bd      	mov	sp, r7
 8005acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad0:	4770      	bx	lr

08005ad2 <CO_OD_getDataPointer>:


/******************************************************************************/
void* CO_OD_getDataPointer(CO_SDO_t *SDO, uint16_t entryNo, uint8_t subIndex){
 8005ad2:	b480      	push	{r7}
 8005ad4:	b085      	sub	sp, #20
 8005ad6:	af00      	add	r7, sp, #0
 8005ad8:	6078      	str	r0, [r7, #4]
 8005ada:	460b      	mov	r3, r1
 8005adc:	807b      	strh	r3, [r7, #2]
 8005ade:	4613      	mov	r3, r2
 8005ae0:	707b      	strb	r3, [r7, #1]
    const CO_OD_entry_t* object = &SDO->OD[entryNo];
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005ae6:	887a      	ldrh	r2, [r7, #2]
 8005ae8:	4613      	mov	r3, r2
 8005aea:	005b      	lsls	r3, r3, #1
 8005aec:	4413      	add	r3, r2
 8005aee:	009b      	lsls	r3, r3, #2
 8005af0:	440b      	add	r3, r1
 8005af2:	60fb      	str	r3, [r7, #12]

    if(entryNo == 0xFFFFU){
 8005af4:	887b      	ldrh	r3, [r7, #2]
 8005af6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d101      	bne.n	8005b02 <CO_OD_getDataPointer+0x30>
        return 0;
 8005afe:	2300      	movs	r3, #0
 8005b00:	e026      	b.n	8005b50 <CO_OD_getDataPointer+0x7e>
    }

    if(object->maxSubIndex == 0U){   /* Object type is Var */
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	789b      	ldrb	r3, [r3, #2]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d102      	bne.n	8005b10 <CO_OD_getDataPointer+0x3e>
        return object->pData;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	689b      	ldr	r3, [r3, #8]
 8005b0e:	e01f      	b.n	8005b50 <CO_OD_getDataPointer+0x7e>
    }
    else if(object->attribute != 0U){/* Object type is Array */
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	889b      	ldrh	r3, [r3, #4]
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d015      	beq.n	8005b44 <CO_OD_getDataPointer+0x72>
        if(subIndex==0){
 8005b18:	787b      	ldrb	r3, [r7, #1]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d102      	bne.n	8005b24 <CO_OD_getDataPointer+0x52>
            /* this is the data, for the subIndex 0 in the array */
            return (void*) &object->maxSubIndex;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	3302      	adds	r3, #2
 8005b22:	e015      	b.n	8005b50 <CO_OD_getDataPointer+0x7e>
        }
        else if(object->pData == 0){
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	689b      	ldr	r3, [r3, #8]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d101      	bne.n	8005b30 <CO_OD_getDataPointer+0x5e>
            /* data type is domain */
            return 0;
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	e00f      	b.n	8005b50 <CO_OD_getDataPointer+0x7e>
        }
        else{
            return (void*)(((int8_t*)object->pData) + ((subIndex-1) * object->length));
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	689b      	ldr	r3, [r3, #8]
 8005b34:	787a      	ldrb	r2, [r7, #1]
 8005b36:	3a01      	subs	r2, #1
 8005b38:	68f9      	ldr	r1, [r7, #12]
 8005b3a:	88c9      	ldrh	r1, [r1, #6]
 8005b3c:	fb01 f202 	mul.w	r2, r1, r2
 8005b40:	4413      	add	r3, r2
 8005b42:	e005      	b.n	8005b50 <CO_OD_getDataPointer+0x7e>
        }
    }
    else{                            /* Object Type is Record */
        return ((const CO_OD_entryRecord_t*)(object->pData))[subIndex].pData;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	689a      	ldr	r2, [r3, #8]
 8005b48:	787b      	ldrb	r3, [r7, #1]
 8005b4a:	00db      	lsls	r3, r3, #3
 8005b4c:	4413      	add	r3, r2
 8005b4e:	681b      	ldr	r3, [r3, #0]
    }
}
 8005b50:	4618      	mov	r0, r3
 8005b52:	3714      	adds	r7, #20
 8005b54:	46bd      	mov	sp, r7
 8005b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5a:	4770      	bx	lr

08005b5c <CO_OD_getFlagsPointer>:


/******************************************************************************/
uint8_t* CO_OD_getFlagsPointer(CO_SDO_t *SDO, uint16_t entryNo, uint8_t subIndex){
 8005b5c:	b480      	push	{r7}
 8005b5e:	b085      	sub	sp, #20
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
 8005b64:	460b      	mov	r3, r1
 8005b66:	807b      	strh	r3, [r7, #2]
 8005b68:	4613      	mov	r3, r2
 8005b6a:	707b      	strb	r3, [r7, #1]
    CO_OD_extension_t* ext;

    if((entryNo == 0xFFFFU) || (SDO->ODExtensions == 0)){
 8005b6c:	887b      	ldrh	r3, [r7, #2]
 8005b6e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d003      	beq.n	8005b7e <CO_OD_getFlagsPointer+0x22>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d101      	bne.n	8005b82 <CO_OD_getFlagsPointer+0x26>
        return 0;
 8005b7e:	2300      	movs	r3, #0
 8005b80:	e00c      	b.n	8005b9c <CO_OD_getFlagsPointer+0x40>
    }

    ext = &SDO->ODExtensions[entryNo];
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005b86:	887a      	ldrh	r2, [r7, #2]
 8005b88:	4613      	mov	r3, r2
 8005b8a:	005b      	lsls	r3, r3, #1
 8005b8c:	4413      	add	r3, r2
 8005b8e:	009b      	lsls	r3, r3, #2
 8005b90:	440b      	add	r3, r1
 8005b92:	60fb      	str	r3, [r7, #12]

    return &ext->flags[subIndex];
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	689a      	ldr	r2, [r3, #8]
 8005b98:	787b      	ldrb	r3, [r7, #1]
 8005b9a:	4413      	add	r3, r2
}
 8005b9c:	4618      	mov	r0, r3
 8005b9e:	3714      	adds	r7, #20
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba6:	4770      	bx	lr

08005ba8 <CO_SDO_initTransfer>:


/******************************************************************************/
uint32_t CO_SDO_initTransfer(CO_SDO_t *SDO, uint16_t index, uint8_t subIndex){
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b084      	sub	sp, #16
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
 8005bb0:	460b      	mov	r3, r1
 8005bb2:	807b      	strh	r3, [r7, #2]
 8005bb4:	4613      	mov	r3, r2
 8005bb6:	707b      	strb	r3, [r7, #1]

    SDO->ODF_arg.index = index;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	887a      	ldrh	r2, [r7, #2]
 8005bbc:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    SDO->ODF_arg.subIndex = subIndex;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	787a      	ldrb	r2, [r7, #1]
 8005bc4:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52

    /* find object in Object Dictionary */
    SDO->entryNo = CO_OD_find(SDO, index);
 8005bc8:	887b      	ldrh	r3, [r7, #2]
 8005bca:	4619      	mov	r1, r3
 8005bcc:	6878      	ldr	r0, [r7, #4]
 8005bce:	f7ff fe8b 	bl	80058e8 <CO_OD_find>
 8005bd2:	4603      	mov	r3, r0
 8005bd4:	461a      	mov	r2, r3
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	875a      	strh	r2, [r3, #58]	; 0x3a
    if(SDO->entryNo == 0xFFFFU){
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005bde:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005be2:	4293      	cmp	r3, r2
 8005be4:	d101      	bne.n	8005bea <CO_SDO_initTransfer+0x42>
        return CO_SDO_AB_NOT_EXIST ;     /* object does not exist in OD */
 8005be6:	4b44      	ldr	r3, [pc, #272]	; (8005cf8 <CO_SDO_initTransfer+0x150>)
 8005be8:	e082      	b.n	8005cf0 <CO_SDO_initTransfer+0x148>
    }

    /* verify existance of subIndex */
    if(subIndex > SDO->OD[SDO->entryNo].maxSubIndex &&
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005bf2:	4619      	mov	r1, r3
 8005bf4:	460b      	mov	r3, r1
 8005bf6:	005b      	lsls	r3, r3, #1
 8005bf8:	440b      	add	r3, r1
 8005bfa:	009b      	lsls	r3, r3, #2
 8005bfc:	4413      	add	r3, r2
 8005bfe:	789b      	ldrb	r3, [r3, #2]
 8005c00:	787a      	ldrb	r2, [r7, #1]
 8005c02:	429a      	cmp	r2, r3
 8005c04:	d90e      	bls.n	8005c24 <CO_SDO_initTransfer+0x7c>
            SDO->OD[SDO->entryNo].pData != NULL)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005c0e:	4619      	mov	r1, r3
 8005c10:	460b      	mov	r3, r1
 8005c12:	005b      	lsls	r3, r3, #1
 8005c14:	440b      	add	r3, r1
 8005c16:	009b      	lsls	r3, r3, #2
 8005c18:	4413      	add	r3, r2
 8005c1a:	689b      	ldr	r3, [r3, #8]
    if(subIndex > SDO->OD[SDO->entryNo].maxSubIndex &&
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d001      	beq.n	8005c24 <CO_SDO_initTransfer+0x7c>
    {
        return CO_SDO_AB_SUB_UNKNOWN;     /* Sub-index does not exist. */
 8005c20:	4b36      	ldr	r3, [pc, #216]	; (8005cfc <CO_SDO_initTransfer+0x154>)
 8005c22:	e065      	b.n	8005cf0 <CO_SDO_initTransfer+0x148>
    }

    /* pointer to data in Object dictionary */
    SDO->ODF_arg.ODdataStorage = CO_OD_getDataPointer(SDO, SDO->entryNo, subIndex);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005c28:	787a      	ldrb	r2, [r7, #1]
 8005c2a:	4619      	mov	r1, r3
 8005c2c:	6878      	ldr	r0, [r7, #4]
 8005c2e:	f7ff ff50 	bl	8005ad2 <CO_OD_getDataPointer>
 8005c32:	4602      	mov	r2, r0
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	645a      	str	r2, [r3, #68]	; 0x44

    /* fill ODF_arg */
    SDO->ODF_arg.object = NULL;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	63da      	str	r2, [r3, #60]	; 0x3c
    if(SDO->ODExtensions){
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d00e      	beq.n	8005c64 <CO_SDO_initTransfer+0xbc>
        CO_OD_extension_t *ext = &SDO->ODExtensions[SDO->entryNo];
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005c4e:	4619      	mov	r1, r3
 8005c50:	460b      	mov	r3, r1
 8005c52:	005b      	lsls	r3, r3, #1
 8005c54:	440b      	add	r3, r1
 8005c56:	009b      	lsls	r3, r3, #2
 8005c58:	4413      	add	r3, r2
 8005c5a:	60fb      	str	r3, [r7, #12]
        SDO->ODF_arg.object = ext->object;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	685a      	ldr	r2, [r3, #4]
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    SDO->ODF_arg.data = SDO->databuffer;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	f103 0208 	add.w	r2, r3, #8
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	641a      	str	r2, [r3, #64]	; 0x40
    SDO->ODF_arg.dataLength = CO_OD_getLength(SDO, SDO->entryNo, subIndex);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005c72:	787a      	ldrb	r2, [r7, #1]
 8005c74:	4619      	mov	r1, r3
 8005c76:	6878      	ldr	r0, [r7, #4]
 8005c78:	f7ff fe8b 	bl	8005992 <CO_OD_getLength>
 8005c7c:	4603      	mov	r3, r0
 8005c7e:	461a      	mov	r2, r3
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    SDO->ODF_arg.attribute = CO_OD_getAttribute(SDO, SDO->entryNo, subIndex);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005c8a:	787a      	ldrb	r2, [r7, #1]
 8005c8c:	4619      	mov	r1, r3
 8005c8e:	6878      	ldr	r0, [r7, #4]
 8005c90:	f7ff fecc 	bl	8005a2c <CO_OD_getAttribute>
 8005c94:	4603      	mov	r3, r0
 8005c96:	461a      	mov	r2, r3
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
    SDO->ODF_arg.pFlags = CO_OD_getFlagsPointer(SDO, SDO->entryNo, subIndex);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005ca2:	787a      	ldrb	r2, [r7, #1]
 8005ca4:	4619      	mov	r1, r3
 8005ca6:	6878      	ldr	r0, [r7, #4]
 8005ca8:	f7ff ff58 	bl	8005b5c <CO_OD_getFlagsPointer>
 8005cac:	4602      	mov	r2, r0
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	64da      	str	r2, [r3, #76]	; 0x4c

    SDO->ODF_arg.firstSegment = true;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	2201      	movs	r2, #1
 8005cb6:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
    SDO->ODF_arg.lastSegment = true;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2201      	movs	r2, #1
 8005cbe:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55

    /* indicate total data length, if not domain */
    SDO->ODF_arg.dataLengthTotal = (SDO->ODF_arg.ODdataStorage) ? SDO->ODF_arg.dataLength : 0U;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d004      	beq.n	8005cd4 <CO_SDO_initTransfer+0x12c>
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8005cd0:	461a      	mov	r2, r3
 8005cd2:	e000      	b.n	8005cd6 <CO_SDO_initTransfer+0x12e>
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	659a      	str	r2, [r3, #88]	; 0x58

    SDO->ODF_arg.offset = 0U;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	2200      	movs	r2, #0
 8005cde:	65da      	str	r2, [r3, #92]	; 0x5c

    /* verify length */
    if(SDO->ODF_arg.dataLength > CO_SDO_BUFFER_SIZE){
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8005ce6:	2b20      	cmp	r3, #32
 8005ce8:	d901      	bls.n	8005cee <CO_SDO_initTransfer+0x146>
        return CO_SDO_AB_DEVICE_INCOMPAT;     /* general internal incompatibility in the device */
 8005cea:	4b05      	ldr	r3, [pc, #20]	; (8005d00 <CO_SDO_initTransfer+0x158>)
 8005cec:	e000      	b.n	8005cf0 <CO_SDO_initTransfer+0x148>
    }

    return 0U;
 8005cee:	2300      	movs	r3, #0
}
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	3710      	adds	r7, #16
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	bd80      	pop	{r7, pc}
 8005cf8:	06020000 	.word	0x06020000
 8005cfc:	06090011 	.word	0x06090011
 8005d00:	06040047 	.word	0x06040047

08005d04 <CO_SDO_readOD>:


/******************************************************************************/
uint32_t CO_SDO_readOD(CO_SDO_t *SDO, uint16_t SDOBufferSize){
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b08a      	sub	sp, #40	; 0x28
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
 8005d0c:	460b      	mov	r3, r1
 8005d0e:	807b      	strh	r3, [r7, #2]
    uint8_t *SDObuffer = SDO->ODF_arg.data;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d14:	627b      	str	r3, [r7, #36]	; 0x24
    uint8_t *ODdata = (uint8_t*)SDO->ODF_arg.ODdataStorage;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d1a:	623b      	str	r3, [r7, #32]
    uint16_t length = SDO->ODF_arg.dataLength;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8005d22:	83fb      	strh	r3, [r7, #30]
    CO_OD_extension_t *ext = 0;
 8005d24:	2300      	movs	r3, #0
 8005d26:	61bb      	str	r3, [r7, #24]

    /* is object readable? */
    if((SDO->ODF_arg.attribute & CO_ODA_READABLE) == 0)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8005d2e:	f003 0304 	and.w	r3, r3, #4
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d101      	bne.n	8005d3a <CO_SDO_readOD+0x36>
        return CO_SDO_AB_WRITEONLY;     /* attempt to read a write-only object */
 8005d36:	4b33      	ldr	r3, [pc, #204]	; (8005e04 <CO_SDO_readOD+0x100>)
 8005d38:	e060      	b.n	8005dfc <CO_SDO_readOD+0xf8>

    /* find extension */
    if(SDO->ODExtensions != NULL){
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d00a      	beq.n	8005d58 <CO_SDO_readOD+0x54>
        ext = &SDO->ODExtensions[SDO->entryNo];
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005d4a:	4619      	mov	r1, r3
 8005d4c:	460b      	mov	r3, r1
 8005d4e:	005b      	lsls	r3, r3, #1
 8005d50:	440b      	add	r3, r1
 8005d52:	009b      	lsls	r3, r3, #2
 8005d54:	4413      	add	r3, r2
 8005d56:	61bb      	str	r3, [r7, #24]
    }

    /* copy data from OD to SDO buffer if not domain */
    if(ODdata != NULL){
 8005d58:	6a3b      	ldr	r3, [r7, #32]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d01a      	beq.n	8005d94 <CO_SDO_readOD+0x90>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d5e:	f3ef 8310 	mrs	r3, PRIMASK
 8005d62:	60fb      	str	r3, [r7, #12]
  return(result);
 8005d64:	68fb      	ldr	r3, [r7, #12]
        CO_LOCK_OD();
 8005d66:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8005d68:	b672      	cpsid	i
}
 8005d6a:	bf00      	nop
        while(length--) *(SDObuffer++) = *(ODdata++);
 8005d6c:	e007      	b.n	8005d7e <CO_SDO_readOD+0x7a>
 8005d6e:	6a3a      	ldr	r2, [r7, #32]
 8005d70:	1c53      	adds	r3, r2, #1
 8005d72:	623b      	str	r3, [r7, #32]
 8005d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d76:	1c59      	adds	r1, r3, #1
 8005d78:	6279      	str	r1, [r7, #36]	; 0x24
 8005d7a:	7812      	ldrb	r2, [r2, #0]
 8005d7c:	701a      	strb	r2, [r3, #0]
 8005d7e:	8bfb      	ldrh	r3, [r7, #30]
 8005d80:	1e5a      	subs	r2, r3, #1
 8005d82:	83fa      	strh	r2, [r7, #30]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d1f2      	bne.n	8005d6e <CO_SDO_readOD+0x6a>
 8005d88:	697b      	ldr	r3, [r7, #20]
 8005d8a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d8c:	68bb      	ldr	r3, [r7, #8]
 8005d8e:	f383 8810 	msr	PRIMASK, r3
}
 8005d92:	e005      	b.n	8005da0 <CO_SDO_readOD+0x9c>
        CO_UNLOCK_OD();
    }
    /* if domain, Object dictionary function MUST exist */
    else{
        if(ext->pODFunc == NULL){
 8005d94:	69bb      	ldr	r3, [r7, #24]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d101      	bne.n	8005da0 <CO_SDO_readOD+0x9c>
            return CO_SDO_AB_DEVICE_INCOMPAT;     /* general internal incompatibility in the device */
 8005d9c:	4b1a      	ldr	r3, [pc, #104]	; (8005e08 <CO_SDO_readOD+0x104>)
 8005d9e:	e02d      	b.n	8005dfc <CO_SDO_readOD+0xf8>
        }
    }

    /* call Object dictionary function if registered */
    SDO->ODF_arg.reading = true;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2201      	movs	r2, #1
 8005da4:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
    if(ext->pODFunc != NULL){
 8005da8:	69bb      	ldr	r3, [r7, #24]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d018      	beq.n	8005de2 <CO_SDO_readOD+0xde>
        uint32_t abortCode = ext->pODFunc(&SDO->ODF_arg);
 8005db0:	69bb      	ldr	r3, [r7, #24]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	687a      	ldr	r2, [r7, #4]
 8005db6:	323c      	adds	r2, #60	; 0x3c
 8005db8:	4610      	mov	r0, r2
 8005dba:	4798      	blx	r3
 8005dbc:	6138      	str	r0, [r7, #16]
        if(abortCode != 0U){
 8005dbe:	693b      	ldr	r3, [r7, #16]
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d001      	beq.n	8005dc8 <CO_SDO_readOD+0xc4>
            return abortCode;
 8005dc4:	693b      	ldr	r3, [r7, #16]
 8005dc6:	e019      	b.n	8005dfc <CO_SDO_readOD+0xf8>
        }

        /* dataLength (upadted by pODFunc) must be inside limits */
        if((SDO->ODF_arg.dataLength == 0U) || (SDO->ODF_arg.dataLength > SDOBufferSize)){
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d005      	beq.n	8005dde <CO_SDO_readOD+0xda>
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8005dd8:	887a      	ldrh	r2, [r7, #2]
 8005dda:	429a      	cmp	r2, r3
 8005ddc:	d201      	bcs.n	8005de2 <CO_SDO_readOD+0xde>
            return CO_SDO_AB_DEVICE_INCOMPAT;     /* general internal incompatibility in the device */
 8005dde:	4b0a      	ldr	r3, [pc, #40]	; (8005e08 <CO_SDO_readOD+0x104>)
 8005de0:	e00c      	b.n	8005dfc <CO_SDO_readOD+0xf8>
        }
    }
    SDO->ODF_arg.offset += SDO->ODF_arg.dataLength;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005de6:	687a      	ldr	r2, [r7, #4]
 8005de8:	f8b2 2048 	ldrh.w	r2, [r2, #72]	; 0x48
 8005dec:	441a      	add	r2, r3
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	65da      	str	r2, [r3, #92]	; 0x5c
    SDO->ODF_arg.firstSegment = false;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2200      	movs	r2, #0
 8005df6:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
            *(buf2--) = b;
        }
    }
#endif

    return 0U;
 8005dfa:	2300      	movs	r3, #0
}
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	3728      	adds	r7, #40	; 0x28
 8005e00:	46bd      	mov	sp, r7
 8005e02:	bd80      	pop	{r7, pc}
 8005e04:	06010001 	.word	0x06010001
 8005e08:	06040047 	.word	0x06040047

08005e0c <CO_SDO_writeOD>:


/******************************************************************************/
uint32_t CO_SDO_writeOD(CO_SDO_t *SDO, uint16_t length){
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b08a      	sub	sp, #40	; 0x28
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
 8005e14:	460b      	mov	r3, r1
 8005e16:	807b      	strh	r3, [r7, #2]
    uint8_t *SDObuffer = SDO->ODF_arg.data;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e1c:	627b      	str	r3, [r7, #36]	; 0x24
    uint8_t *ODdata = (uint8_t*)SDO->ODF_arg.ODdataStorage;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e22:	623b      	str	r3, [r7, #32]
    bool_t exception_1003 = false;
 8005e24:	2300      	movs	r3, #0
 8005e26:	77fb      	strb	r3, [r7, #31]

    /* is object writeable? */
    if((SDO->ODF_arg.attribute & CO_ODA_WRITEABLE) == 0){
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8005e2e:	f003 0308 	and.w	r3, r3, #8
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d101      	bne.n	8005e3a <CO_SDO_writeOD+0x2e>
        return CO_SDO_AB_READONLY;     /* attempt to write a read-only object */
 8005e36:	4b3a      	ldr	r3, [pc, #232]	; (8005f20 <CO_SDO_writeOD+0x114>)
 8005e38:	e06e      	b.n	8005f18 <CO_SDO_writeOD+0x10c>
    }

    /* length of domain data is application specific and not verified */
    if(ODdata == 0){
 8005e3a:	6a3b      	ldr	r3, [r7, #32]
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d104      	bne.n	8005e4a <CO_SDO_writeOD+0x3e>
        SDO->ODF_arg.dataLength = length;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	887a      	ldrh	r2, [r7, #2]
 8005e44:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8005e48:	e007      	b.n	8005e5a <CO_SDO_writeOD+0x4e>
    }

    /* verify length except for domain data type */
    else if(SDO->ODF_arg.dataLength != length){
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8005e50:	887a      	ldrh	r2, [r7, #2]
 8005e52:	429a      	cmp	r2, r3
 8005e54:	d001      	beq.n	8005e5a <CO_SDO_writeOD+0x4e>
        return CO_SDO_AB_TYPE_MISMATCH;     /* Length of service parameter does not match */
 8005e56:	4b33      	ldr	r3, [pc, #204]	; (8005f24 <CO_SDO_writeOD+0x118>)
 8005e58:	e05e      	b.n	8005f18 <CO_SDO_writeOD+0x10c>
        }
    }
#endif

    /* call Object dictionary function if registered */
    SDO->ODF_arg.reading = false;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
    if(SDO->ODExtensions != NULL){
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d01a      	beq.n	8005ea0 <CO_SDO_writeOD+0x94>
        CO_OD_extension_t *ext = &SDO->ODExtensions[SDO->entryNo];
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005e72:	4619      	mov	r1, r3
 8005e74:	460b      	mov	r3, r1
 8005e76:	005b      	lsls	r3, r3, #1
 8005e78:	440b      	add	r3, r1
 8005e7a:	009b      	lsls	r3, r3, #2
 8005e7c:	4413      	add	r3, r2
 8005e7e:	61bb      	str	r3, [r7, #24]

        if(ext->pODFunc != NULL){
 8005e80:	69bb      	ldr	r3, [r7, #24]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d00b      	beq.n	8005ea0 <CO_SDO_writeOD+0x94>
            uint32_t abortCode = ext->pODFunc(&SDO->ODF_arg);
 8005e88:	69bb      	ldr	r3, [r7, #24]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	687a      	ldr	r2, [r7, #4]
 8005e8e:	323c      	adds	r2, #60	; 0x3c
 8005e90:	4610      	mov	r0, r2
 8005e92:	4798      	blx	r3
 8005e94:	6178      	str	r0, [r7, #20]
            if(abortCode != 0U){
 8005e96:	697b      	ldr	r3, [r7, #20]
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d001      	beq.n	8005ea0 <CO_SDO_writeOD+0x94>
                return abortCode;
 8005e9c:	697b      	ldr	r3, [r7, #20]
 8005e9e:	e03b      	b.n	8005f18 <CO_SDO_writeOD+0x10c>
            }
        }
    }
    SDO->ODF_arg.offset += SDO->ODF_arg.dataLength;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ea4:	687a      	ldr	r2, [r7, #4]
 8005ea6:	f8b2 2048 	ldrh.w	r2, [r2, #72]	; 0x48
 8005eaa:	441a      	add	r2, r3
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	65da      	str	r2, [r3, #92]	; 0x5c
    SDO->ODF_arg.firstSegment = false;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Special exception: 1003,00 is writable from network, but not in OD  */
    if(SDO->ODF_arg.index == 0x1003 && SDO->ODF_arg.subIndex == 0) {
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005ebe:	f241 0203 	movw	r2, #4099	; 0x1003
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d106      	bne.n	8005ed4 <CO_SDO_writeOD+0xc8>
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d101      	bne.n	8005ed4 <CO_SDO_writeOD+0xc8>
        exception_1003 = true;
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	77fb      	strb	r3, [r7, #31]
    }

    /* copy data from SDO buffer to OD if not domain */
    if(ODdata != NULL && exception_1003 == false){
 8005ed4:	6a3b      	ldr	r3, [r7, #32]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d01d      	beq.n	8005f16 <CO_SDO_writeOD+0x10a>
 8005eda:	7ffb      	ldrb	r3, [r7, #31]
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d11a      	bne.n	8005f16 <CO_SDO_writeOD+0x10a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ee0:	f3ef 8310 	mrs	r3, PRIMASK
 8005ee4:	60fb      	str	r3, [r7, #12]
  return(result);
 8005ee6:	68fb      	ldr	r3, [r7, #12]
        CO_LOCK_OD();
 8005ee8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8005eea:	b672      	cpsid	i
}
 8005eec:	bf00      	nop
        while(length--){
 8005eee:	e007      	b.n	8005f00 <CO_SDO_writeOD+0xf4>
            *(ODdata++) = *(SDObuffer++);
 8005ef0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ef2:	1c53      	adds	r3, r2, #1
 8005ef4:	627b      	str	r3, [r7, #36]	; 0x24
 8005ef6:	6a3b      	ldr	r3, [r7, #32]
 8005ef8:	1c59      	adds	r1, r3, #1
 8005efa:	6239      	str	r1, [r7, #32]
 8005efc:	7812      	ldrb	r2, [r2, #0]
 8005efe:	701a      	strb	r2, [r3, #0]
        while(length--){
 8005f00:	887b      	ldrh	r3, [r7, #2]
 8005f02:	1e5a      	subs	r2, r3, #1
 8005f04:	807a      	strh	r2, [r7, #2]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d1f2      	bne.n	8005ef0 <CO_SDO_writeOD+0xe4>
 8005f0a:	693b      	ldr	r3, [r7, #16]
 8005f0c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f0e:	68bb      	ldr	r3, [r7, #8]
 8005f10:	f383 8810 	msr	PRIMASK, r3
}
 8005f14:	bf00      	nop
        }
        CO_UNLOCK_OD();
    }

    return 0;
 8005f16:	2300      	movs	r3, #0
}
 8005f18:	4618      	mov	r0, r3
 8005f1a:	3728      	adds	r7, #40	; 0x28
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	bd80      	pop	{r7, pc}
 8005f20:	06010002 	.word	0x06010002
 8005f24:	06070010 	.word	0x06070010

08005f28 <CO_SDO_abort>:


/******************************************************************************/
static void CO_SDO_abort(CO_SDO_t *SDO, uint32_t code){
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	b082      	sub	sp, #8
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
 8005f30:	6039      	str	r1, [r7, #0]
    SDO->CANtxBuff->data[0] = 0x80;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005f36:	2280      	movs	r2, #128	; 0x80
 8005f38:	715a      	strb	r2, [r3, #5]
    SDO->CANtxBuff->data[1] = SDO->ODF_arg.index & 0xFF;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005f44:	b2d2      	uxtb	r2, r2
 8005f46:	719a      	strb	r2, [r3, #6]
    SDO->CANtxBuff->data[2] = (SDO->ODF_arg.index>>8) & 0xFF;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005f4e:	0a1b      	lsrs	r3, r3, #8
 8005f50:	b29a      	uxth	r2, r3
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005f56:	b2d2      	uxtb	r2, r2
 8005f58:	71da      	strb	r2, [r3, #7]
    SDO->CANtxBuff->data[3] = SDO->ODF_arg.subIndex;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005f5e:	687a      	ldr	r2, [r7, #4]
 8005f60:	f892 2052 	ldrb.w	r2, [r2, #82]	; 0x52
 8005f64:	721a      	strb	r2, [r3, #8]
    CO_memcpySwap4(&SDO->CANtxBuff->data[4], &code);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005f6a:	3309      	adds	r3, #9
 8005f6c:	463a      	mov	r2, r7
 8005f6e:	4611      	mov	r1, r2
 8005f70:	4618      	mov	r0, r3
 8005f72:	f7ff faac 	bl	80054ce <CO_memcpySwap4>
    SDO->state = CO_SDO_ST_IDLE;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	2200      	movs	r2, #0
 8005f7a:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
    SDO->CANrxNew = false;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	2200      	movs	r2, #0
 8005f82:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
    CO_CANsend(SDO->CANdevTx, SDO->CANtxBuff);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005f8e:	4619      	mov	r1, r3
 8005f90:	4610      	mov	r0, r2
 8005f92:	f001 fd87 	bl	8007aa4 <CO_CANsend>
}
 8005f96:	bf00      	nop
 8005f98:	3708      	adds	r7, #8
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	bd80      	pop	{r7, pc}
	...

08005fa0 <CO_SDO_process>:
        CO_SDO_t               *SDO,
        bool_t                  NMTisPreOrOperational,
        uint16_t                timeDifference_ms,
        uint16_t                SDOtimeoutTime,
        uint16_t               *timerNext_ms)
{
 8005fa0:	b590      	push	{r4, r7, lr}
 8005fa2:	b093      	sub	sp, #76	; 0x4c
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	60f8      	str	r0, [r7, #12]
 8005fa8:	4608      	mov	r0, r1
 8005faa:	4611      	mov	r1, r2
 8005fac:	461a      	mov	r2, r3
 8005fae:	4603      	mov	r3, r0
 8005fb0:	72fb      	strb	r3, [r7, #11]
 8005fb2:	460b      	mov	r3, r1
 8005fb4:	813b      	strh	r3, [r7, #8]
 8005fb6:	4613      	mov	r3, r2
 8005fb8:	80fb      	strh	r3, [r7, #6]
    CO_SDO_state_t state = CO_SDO_ST_IDLE;
 8005fba:	2300      	movs	r3, #0
 8005fbc:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    bool_t timeoutSubblockDownolad = false;
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    bool_t sendResponse = false;
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45

    /* return if idle */
    if((SDO->state == CO_SDO_ST_IDLE) && (!SDO->CANrxNew)){
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d107      	bne.n	8005fe6 <CO_SDO_process+0x46>
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d102      	bne.n	8005fe6 <CO_SDO_process+0x46>
        return 0;
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	f001 b83e 	b.w	8007062 <CO_SDO_process+0x10c2>
    }

    /* SDO is allowed to work only in operational or pre-operational NMT state */
    if(!NMTisPreOrOperational){
 8005fe6:	7afb      	ldrb	r3, [r7, #11]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d10a      	bne.n	8006002 <CO_SDO_process+0x62>
        SDO->state = CO_SDO_ST_IDLE;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	2200      	movs	r2, #0
 8005ff0:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
        SDO->CANrxNew = false;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
        return 0;
 8005ffc:	2300      	movs	r3, #0
 8005ffe:	f001 b830 	b.w	8007062 <CO_SDO_process+0x10c2>
    }

    /* Is something new to process? */
    if((!SDO->CANtxBuff->bufferFull) && ((SDO->CANrxNew) || (SDO->state == CO_SDO_ST_UPLOAD_BL_SUBBLOCK))){
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006006:	7b5b      	ldrb	r3, [r3, #13]
 8006008:	b2db      	uxtb	r3, r3
 800600a:	2b00      	cmp	r3, #0
 800600c:	f040 80d6 	bne.w	80061bc <CO_SDO_process+0x21c>
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8006016:	2b00      	cmp	r3, #0
 8006018:	d105      	bne.n	8006026 <CO_SDO_process+0x86>
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8006020:	2b26      	cmp	r3, #38	; 0x26
 8006022:	f040 80cb 	bne.w	80061bc <CO_SDO_process+0x21c>
        uint8_t CCS = SDO->CANrxData[0] >> 5;   /* Client command specifier */
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	781b      	ldrb	r3, [r3, #0]
 800602a:	095b      	lsrs	r3, r3, #5
 800602c:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

        /* reset timeout */
        if(SDO->state != CO_SDO_ST_UPLOAD_BL_SUBBLOCK)
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8006036:	2b26      	cmp	r3, #38	; 0x26
 8006038:	d003      	beq.n	8006042 <CO_SDO_process+0xa2>
            SDO->timeoutTimer = 0;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	2200      	movs	r2, #0
 800603e:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64

        /* clear response buffer */
        SDO->CANtxBuff->data[0] = SDO->CANtxBuff->data[1] = SDO->CANtxBuff->data[2] = SDO->CANtxBuff->data[3] = 0;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006046:	2200      	movs	r2, #0
 8006048:	721a      	strb	r2, [r3, #8]
 800604a:	68fa      	ldr	r2, [r7, #12]
 800604c:	6f92      	ldr	r2, [r2, #120]	; 0x78
 800604e:	7a1b      	ldrb	r3, [r3, #8]
 8006050:	71d3      	strb	r3, [r2, #7]
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006056:	79d2      	ldrb	r2, [r2, #7]
 8006058:	719a      	strb	r2, [r3, #6]
 800605a:	68fa      	ldr	r2, [r7, #12]
 800605c:	6f92      	ldr	r2, [r2, #120]	; 0x78
 800605e:	799b      	ldrb	r3, [r3, #6]
 8006060:	7153      	strb	r3, [r2, #5]
        SDO->CANtxBuff->data[4] = SDO->CANtxBuff->data[5] = SDO->CANtxBuff->data[6] = SDO->CANtxBuff->data[7] = 0;
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006066:	2200      	movs	r2, #0
 8006068:	731a      	strb	r2, [r3, #12]
 800606a:	68fa      	ldr	r2, [r7, #12]
 800606c:	6f92      	ldr	r2, [r2, #120]	; 0x78
 800606e:	7b1b      	ldrb	r3, [r3, #12]
 8006070:	72d3      	strb	r3, [r2, #11]
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006076:	7ad2      	ldrb	r2, [r2, #11]
 8006078:	729a      	strb	r2, [r3, #10]
 800607a:	68fa      	ldr	r2, [r7, #12]
 800607c:	6f92      	ldr	r2, [r2, #120]	; 0x78
 800607e:	7a9b      	ldrb	r3, [r3, #10]
 8006080:	7253      	strb	r3, [r2, #9]

        /* Is abort from client? */
        if((SDO->CANrxNew) && (SDO->CANrxData[0] == CCS_ABORT)){
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8006088:	2b00      	cmp	r3, #0
 800608a:	d00f      	beq.n	80060ac <CO_SDO_process+0x10c>
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	781b      	ldrb	r3, [r3, #0]
 8006090:	2b80      	cmp	r3, #128	; 0x80
 8006092:	d10b      	bne.n	80060ac <CO_SDO_process+0x10c>
            SDO->state = CO_SDO_ST_IDLE;
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	2200      	movs	r2, #0
 8006098:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
            SDO->CANrxNew = false;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	2200      	movs	r2, #0
 80060a0:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
            return -1;
 80060a4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80060a8:	f000 bfdb 	b.w	8007062 <CO_SDO_process+0x10c2>
        }

        /* continue with previous SDO communication or start new */
        if(SDO->state != CO_SDO_ST_IDLE){
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d005      	beq.n	80060c2 <CO_SDO_process+0x122>
            state = SDO->state;
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 80060bc:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80060c0:	e07c      	b.n	80061bc <CO_SDO_process+0x21c>
        else{
            uint32_t abortCode;
            uint16_t index;

            /* Is client command specifier valid */
            if((CCS != CCS_DOWNLOAD_INITIATE) && (CCS != CCS_UPLOAD_INITIATE) &&
 80060c2:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 80060c6:	2b01      	cmp	r3, #1
 80060c8:	d013      	beq.n	80060f2 <CO_SDO_process+0x152>
 80060ca:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 80060ce:	2b02      	cmp	r3, #2
 80060d0:	d00f      	beq.n	80060f2 <CO_SDO_process+0x152>
 80060d2:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 80060d6:	2b06      	cmp	r3, #6
 80060d8:	d00b      	beq.n	80060f2 <CO_SDO_process+0x152>
                (CCS != CCS_DOWNLOAD_BLOCK) && (CCS != CCS_UPLOAD_BLOCK)){
 80060da:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 80060de:	2b05      	cmp	r3, #5
 80060e0:	d007      	beq.n	80060f2 <CO_SDO_process+0x152>
                CO_SDO_abort(SDO, CO_SDO_AB_CMD);/* Client command specifier not valid or unknown. */
 80060e2:	49b3      	ldr	r1, [pc, #716]	; (80063b0 <CO_SDO_process+0x410>)
 80060e4:	68f8      	ldr	r0, [r7, #12]
 80060e6:	f7ff ff1f 	bl	8005f28 <CO_SDO_abort>
                return -1;
 80060ea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80060ee:	f000 bfb8 	b.w	8007062 <CO_SDO_process+0x10c2>
            }

            /* init ODF_arg */
            index = SDO->CANrxData[2];
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	789b      	ldrb	r3, [r3, #2]
 80060f6:	877b      	strh	r3, [r7, #58]	; 0x3a
            index = index << 8 | SDO->CANrxData[1];
 80060f8:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80060fa:	021b      	lsls	r3, r3, #8
 80060fc:	b21a      	sxth	r2, r3
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	785b      	ldrb	r3, [r3, #1]
 8006102:	b21b      	sxth	r3, r3
 8006104:	4313      	orrs	r3, r2
 8006106:	b21b      	sxth	r3, r3
 8006108:	877b      	strh	r3, [r7, #58]	; 0x3a
            abortCode = CO_SDO_initTransfer(SDO, index, SDO->CANrxData[3]);
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	78da      	ldrb	r2, [r3, #3]
 800610e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8006110:	4619      	mov	r1, r3
 8006112:	68f8      	ldr	r0, [r7, #12]
 8006114:	f7ff fd48 	bl	8005ba8 <CO_SDO_initTransfer>
 8006118:	6378      	str	r0, [r7, #52]	; 0x34
            if(abortCode != 0U){
 800611a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800611c:	2b00      	cmp	r3, #0
 800611e:	d007      	beq.n	8006130 <CO_SDO_process+0x190>
                CO_SDO_abort(SDO, abortCode);
 8006120:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8006122:	68f8      	ldr	r0, [r7, #12]
 8006124:	f7ff ff00 	bl	8005f28 <CO_SDO_abort>
                return -1;
 8006128:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800612c:	f000 bf99 	b.w	8007062 <CO_SDO_process+0x10c2>
            }

            /* download */
            if((CCS == CCS_DOWNLOAD_INITIATE) || (CCS == CCS_DOWNLOAD_BLOCK)){
 8006130:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8006134:	2b01      	cmp	r3, #1
 8006136:	d003      	beq.n	8006140 <CO_SDO_process+0x1a0>
 8006138:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800613c:	2b06      	cmp	r3, #6
 800613e:	d11a      	bne.n	8006176 <CO_SDO_process+0x1d6>
                if((SDO->ODF_arg.attribute & CO_ODA_WRITEABLE) == 0U){
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8006146:	f003 0308 	and.w	r3, r3, #8
 800614a:	2b00      	cmp	r3, #0
 800614c:	d107      	bne.n	800615e <CO_SDO_process+0x1be>
                    CO_SDO_abort(SDO, CO_SDO_AB_READONLY); /* attempt to write a read-only object */
 800614e:	4999      	ldr	r1, [pc, #612]	; (80063b4 <CO_SDO_process+0x414>)
 8006150:	68f8      	ldr	r0, [r7, #12]
 8006152:	f7ff fee9 	bl	8005f28 <CO_SDO_abort>
                    return -1;
 8006156:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800615a:	f000 bf82 	b.w	8007062 <CO_SDO_process+0x10c2>
                }

                /* set state machine to normal or block download */
                if(CCS == CCS_DOWNLOAD_INITIATE){
 800615e:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8006162:	2b01      	cmp	r3, #1
 8006164:	d103      	bne.n	800616e <CO_SDO_process+0x1ce>
                    state = CO_SDO_ST_DOWNLOAD_INITIATE;
 8006166:	2311      	movs	r3, #17
 8006168:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
                if(CCS == CCS_DOWNLOAD_INITIATE){
 800616c:	e026      	b.n	80061bc <CO_SDO_process+0x21c>
                }
                else{
                    state = CO_SDO_ST_DOWNLOAD_BL_INITIATE;
 800616e:	2314      	movs	r3, #20
 8006170:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
                if(CCS == CCS_DOWNLOAD_INITIATE){
 8006174:	e022      	b.n	80061bc <CO_SDO_process+0x21c>
                }
            }

            /* upload */
            else{
                abortCode = CO_SDO_readOD(SDO, CO_SDO_BUFFER_SIZE);
 8006176:	2120      	movs	r1, #32
 8006178:	68f8      	ldr	r0, [r7, #12]
 800617a:	f7ff fdc3 	bl	8005d04 <CO_SDO_readOD>
 800617e:	6378      	str	r0, [r7, #52]	; 0x34
                if(abortCode != 0U){
 8006180:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006182:	2b00      	cmp	r3, #0
 8006184:	d007      	beq.n	8006196 <CO_SDO_process+0x1f6>
                    CO_SDO_abort(SDO, abortCode);
 8006186:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8006188:	68f8      	ldr	r0, [r7, #12]
 800618a:	f7ff fecd 	bl	8005f28 <CO_SDO_abort>
                    return -1;
 800618e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006192:	f000 bf66 	b.w	8007062 <CO_SDO_process+0x10c2>
                }

                /* if data size is large enough set state machine to block upload, otherwise set to normal transfer */
                if((CCS == CCS_UPLOAD_BLOCK) && (SDO->ODF_arg.dataLength > SDO->CANrxData[5])){
 8006196:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800619a:	2b05      	cmp	r3, #5
 800619c:	d10b      	bne.n	80061b6 <CO_SDO_process+0x216>
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	795b      	ldrb	r3, [r3, #5]
 80061a8:	b29b      	uxth	r3, r3
 80061aa:	429a      	cmp	r2, r3
 80061ac:	d903      	bls.n	80061b6 <CO_SDO_process+0x216>
                    state = CO_SDO_ST_UPLOAD_BL_INITIATE;
 80061ae:	2324      	movs	r3, #36	; 0x24
 80061b0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80061b4:	e002      	b.n	80061bc <CO_SDO_process+0x21c>
                }
                else{
                    state = CO_SDO_ST_UPLOAD_INITIATE;
 80061b6:	2321      	movs	r3, #33	; 0x21
 80061b8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            }
        }
    }

    /* verify SDO timeout */
    if(SDO->timeoutTimer < SDOtimeoutTime){
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 80061c2:	88fa      	ldrh	r2, [r7, #6]
 80061c4:	429a      	cmp	r2, r3
 80061c6:	d908      	bls.n	80061da <CO_SDO_process+0x23a>
        SDO->timeoutTimer += timeDifference_ms;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 80061ce:	893b      	ldrh	r3, [r7, #8]
 80061d0:	4413      	add	r3, r2
 80061d2:	b29a      	uxth	r2, r3
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    }
    if(SDO->timeoutTimer >= SDOtimeoutTime){
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 80061e0:	88fa      	ldrh	r2, [r7, #6]
 80061e2:	429a      	cmp	r2, r3
 80061e4:	d81e      	bhi.n	8006224 <CO_SDO_process+0x284>
        if((SDO->state == CO_SDO_ST_DOWNLOAD_BL_SUBBLOCK) && (SDO->sequence != 0) && (!SDO->CANtxBuff->bufferFull)){
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 80061ec:	2b15      	cmp	r3, #21
 80061ee:	d111      	bne.n	8006214 <CO_SDO_process+0x274>
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d00c      	beq.n	8006214 <CO_SDO_process+0x274>
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80061fe:	7b5b      	ldrb	r3, [r3, #13]
 8006200:	b2db      	uxtb	r3, r3
 8006202:	2b00      	cmp	r3, #0
 8006204:	d106      	bne.n	8006214 <CO_SDO_process+0x274>
            timeoutSubblockDownolad = true;
 8006206:	2301      	movs	r3, #1
 8006208:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
            state = CO_SDO_ST_DOWNLOAD_BL_SUB_RESP;
 800620c:	2316      	movs	r3, #22
 800620e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8006212:	e007      	b.n	8006224 <CO_SDO_process+0x284>
        }
        else{
            CO_SDO_abort(SDO, CO_SDO_AB_TIMEOUT); /* SDO protocol timed out */
 8006214:	4968      	ldr	r1, [pc, #416]	; (80063b8 <CO_SDO_process+0x418>)
 8006216:	68f8      	ldr	r0, [r7, #12]
 8006218:	f7ff fe86 	bl	8005f28 <CO_SDO_abort>
            return -1;
 800621c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006220:	f000 bf1f 	b.w	8007062 <CO_SDO_process+0x10c2>
        }
    }

    /* return immediately if still idle */
    if(state == CO_SDO_ST_IDLE){
 8006224:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8006228:	2b00      	cmp	r3, #0
 800622a:	d102      	bne.n	8006232 <CO_SDO_process+0x292>
        return 0;
 800622c:	2300      	movs	r3, #0
 800622e:	f000 bf18 	b.w	8007062 <CO_SDO_process+0x10c2>
    }

    /* state machine (buffer is freed (SDO->CANrxNew = 0;) at the end) */
    switch(state){
 8006232:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8006236:	3b11      	subs	r3, #17
 8006238:	2b16      	cmp	r3, #22
 800623a:	f200 86f2 	bhi.w	8007022 <CO_SDO_process+0x1082>
 800623e:	a201      	add	r2, pc, #4	; (adr r2, 8006244 <CO_SDO_process+0x2a4>)
 8006240:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006244:	080062a1 	.word	0x080062a1
 8006248:	080063e1 	.word	0x080063e1
 800624c:	08007023 	.word	0x08007023
 8006250:	0800655f 	.word	0x0800655f
 8006254:	08007031 	.word	0x08007031
 8006258:	08006639 	.word	0x08006639
 800625c:	0800677f 	.word	0x0800677f
 8006260:	08007023 	.word	0x08007023
 8006264:	08007023 	.word	0x08007023
 8006268:	08007023 	.word	0x08007023
 800626c:	08007023 	.word	0x08007023
 8006270:	08007023 	.word	0x08007023
 8006274:	08007023 	.word	0x08007023
 8006278:	08007023 	.word	0x08007023
 800627c:	08007023 	.word	0x08007023
 8006280:	08007023 	.word	0x08007023
 8006284:	08006857 	.word	0x08006857
 8006288:	08006939 	.word	0x08006939
 800628c:	08007023 	.word	0x08007023
 8006290:	08006b59 	.word	0x08006b59
 8006294:	08006c65 	.word	0x08006c65
 8006298:	08006ca5 	.word	0x08006ca5
 800629c:	08006fff 	.word	0x08006fff
        uint16_t len, i;
        bool_t lastSegmentInSubblock;

        case CO_SDO_ST_DOWNLOAD_INITIATE:{
            /* default response */
            SDO->CANtxBuff->data[0] = 0x60;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80062a4:	2260      	movs	r2, #96	; 0x60
 80062a6:	715a      	strb	r2, [r3, #5]
            SDO->CANtxBuff->data[1] = SDO->CANrxData[1];
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80062ac:	68fa      	ldr	r2, [r7, #12]
 80062ae:	7852      	ldrb	r2, [r2, #1]
 80062b0:	719a      	strb	r2, [r3, #6]
            SDO->CANtxBuff->data[2] = SDO->CANrxData[2];
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80062b6:	68fa      	ldr	r2, [r7, #12]
 80062b8:	7892      	ldrb	r2, [r2, #2]
 80062ba:	71da      	strb	r2, [r3, #7]
            SDO->CANtxBuff->data[3] = SDO->CANrxData[3];
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80062c0:	68fa      	ldr	r2, [r7, #12]
 80062c2:	78d2      	ldrb	r2, [r2, #3]
 80062c4:	721a      	strb	r2, [r3, #8]

            /* Expedited transfer */
            if((SDO->CANrxData[0] & 0x02U) != 0U){
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	781b      	ldrb	r3, [r3, #0]
 80062ca:	f003 0302 	and.w	r3, r3, #2
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d049      	beq.n	8006366 <CO_SDO_process+0x3c6>
                /* is size indicated? Get message length */
                if((SDO->CANrxData[0] & 0x01U) != 0U){
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	781b      	ldrb	r3, [r3, #0]
 80062d6:	f003 0301 	and.w	r3, r3, #1
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d00c      	beq.n	80062f8 <CO_SDO_process+0x358>
                    len = 4U - ((SDO->CANrxData[0] >> 2U) & 0x03U);
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	781b      	ldrb	r3, [r3, #0]
 80062e2:	089b      	lsrs	r3, r3, #2
 80062e4:	b2db      	uxtb	r3, r3
 80062e6:	b29b      	uxth	r3, r3
 80062e8:	f003 0303 	and.w	r3, r3, #3
 80062ec:	b29b      	uxth	r3, r3
 80062ee:	f1c3 0304 	rsb	r3, r3, #4
 80062f2:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 80062f6:	e004      	b.n	8006302 <CO_SDO_process+0x362>
                }
                else{
                    len = SDO->ODF_arg.dataLength;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80062fe:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
                }

                /* copy data to SDO buffer */
                SDO->ODF_arg.data[0] = SDO->CANrxData[4];
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006306:	68fa      	ldr	r2, [r7, #12]
 8006308:	7912      	ldrb	r2, [r2, #4]
 800630a:	701a      	strb	r2, [r3, #0]
                SDO->ODF_arg.data[1] = SDO->CANrxData[5];
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006310:	3301      	adds	r3, #1
 8006312:	68fa      	ldr	r2, [r7, #12]
 8006314:	7952      	ldrb	r2, [r2, #5]
 8006316:	701a      	strb	r2, [r3, #0]
                SDO->ODF_arg.data[2] = SDO->CANrxData[6];
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800631c:	3302      	adds	r3, #2
 800631e:	68fa      	ldr	r2, [r7, #12]
 8006320:	7992      	ldrb	r2, [r2, #6]
 8006322:	701a      	strb	r2, [r3, #0]
                SDO->ODF_arg.data[3] = SDO->CANrxData[7];
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006328:	3303      	adds	r3, #3
 800632a:	68fa      	ldr	r2, [r7, #12]
 800632c:	79d2      	ldrb	r2, [r2, #7]
 800632e:	701a      	strb	r2, [r3, #0]

                /* write data to the Object dictionary */
                abortCode = CO_SDO_writeOD(SDO, len);
 8006330:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8006334:	4619      	mov	r1, r3
 8006336:	68f8      	ldr	r0, [r7, #12]
 8006338:	f7ff fd68 	bl	8005e0c <CO_SDO_writeOD>
 800633c:	62f8      	str	r0, [r7, #44]	; 0x2c
                if(abortCode != 0U){
 800633e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006340:	2b00      	cmp	r3, #0
 8006342:	d007      	beq.n	8006354 <CO_SDO_process+0x3b4>
                    CO_SDO_abort(SDO, abortCode);
 8006344:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006346:	68f8      	ldr	r0, [r7, #12]
 8006348:	f7ff fdee 	bl	8005f28 <CO_SDO_abort>
                    return -1;
 800634c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006350:	f000 be87 	b.w	8007062 <CO_SDO_process+0x10c2>
                }

                /* finish the communication */
                SDO->state = CO_SDO_ST_IDLE;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	2200      	movs	r2, #0
 8006358:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
                sendResponse = true;
 800635c:	2301      	movs	r3, #1
 800635e:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
                SDO->bufferOffset = 0;
                SDO->sequence = 0;
                SDO->state = CO_SDO_ST_DOWNLOAD_SEGMENTED;
                sendResponse = true;
            }
            break;
 8006362:	f000 be66 	b.w	8007032 <CO_SDO_process+0x1092>
                if((SDO->CANrxData[0]&0x01) != 0){
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	781b      	ldrb	r3, [r3, #0]
 800636a:	f003 0301 	and.w	r3, r3, #1
 800636e:	2b00      	cmp	r3, #0
 8006370:	d026      	beq.n	80063c0 <CO_SDO_process+0x420>
                    CO_memcpySwap4(&lenRx, &SDO->CANrxData[4]);
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	1d1a      	adds	r2, r3, #4
 8006376:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800637a:	4611      	mov	r1, r2
 800637c:	4618      	mov	r0, r3
 800637e:	f7ff f8a6 	bl	80054ce <CO_memcpySwap4>
                    SDO->ODF_arg.dataLengthTotal = lenRx;
 8006382:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	659a      	str	r2, [r3, #88]	; 0x58
                    if((lenRx != SDO->ODF_arg.dataLength) && (SDO->ODF_arg.ODdataStorage != 0)){
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800638e:	461a      	mov	r2, r3
 8006390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006392:	429a      	cmp	r2, r3
 8006394:	d014      	beq.n	80063c0 <CO_SDO_process+0x420>
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800639a:	2b00      	cmp	r3, #0
 800639c:	d010      	beq.n	80063c0 <CO_SDO_process+0x420>
                        CO_SDO_abort(SDO, CO_SDO_AB_TYPE_MISMATCH);  /* Length of service parameter does not match */
 800639e:	4907      	ldr	r1, [pc, #28]	; (80063bc <CO_SDO_process+0x41c>)
 80063a0:	68f8      	ldr	r0, [r7, #12]
 80063a2:	f7ff fdc1 	bl	8005f28 <CO_SDO_abort>
                        return -1;
 80063a6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80063aa:	f000 be5a 	b.w	8007062 <CO_SDO_process+0x10c2>
 80063ae:	bf00      	nop
 80063b0:	05040001 	.word	0x05040001
 80063b4:	06010002 	.word	0x06010002
 80063b8:	05040000 	.word	0x05040000
 80063bc:	06070010 	.word	0x06070010
                SDO->bufferOffset = 0;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	2200      	movs	r2, #0
 80063c4:	871a      	strh	r2, [r3, #56]	; 0x38
                SDO->sequence = 0;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	2200      	movs	r2, #0
 80063ca:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
                SDO->state = CO_SDO_ST_DOWNLOAD_SEGMENTED;
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	2212      	movs	r2, #18
 80063d2:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
                sendResponse = true;
 80063d6:	2301      	movs	r3, #1
 80063d8:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
            break;
 80063dc:	f000 be29 	b.w	8007032 <CO_SDO_process+0x1092>
        }

        case CO_SDO_ST_DOWNLOAD_SEGMENTED:{
            /* verify client command specifier */
            if((SDO->CANrxData[0]&0xE0) != 0x00U){
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	781b      	ldrb	r3, [r3, #0]
 80063e4:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d007      	beq.n	80063fc <CO_SDO_process+0x45c>
                CO_SDO_abort(SDO, CO_SDO_AB_CMD);/* Client command specifier not valid or unknown. */
 80063ec:	4998      	ldr	r1, [pc, #608]	; (8006650 <CO_SDO_process+0x6b0>)
 80063ee:	68f8      	ldr	r0, [r7, #12]
 80063f0:	f7ff fd9a 	bl	8005f28 <CO_SDO_abort>
                return -1;
 80063f4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80063f8:	f000 be33 	b.w	8007062 <CO_SDO_process+0x10c2>
            }

            /* verify toggle bit */
            i = (SDO->CANrxData[0]&0x10U) ? 1U : 0U;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	781b      	ldrb	r3, [r3, #0]
 8006400:	091b      	lsrs	r3, r3, #4
 8006402:	b29b      	uxth	r3, r3
 8006404:	f003 0301 	and.w	r3, r3, #1
 8006408:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
            if(i != SDO->sequence){
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8006412:	b29b      	uxth	r3, r3
 8006414:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8006418:	429a      	cmp	r2, r3
 800641a:	d007      	beq.n	800642c <CO_SDO_process+0x48c>
                CO_SDO_abort(SDO, CO_SDO_AB_TOGGLE_BIT);/* toggle bit not alternated */
 800641c:	498d      	ldr	r1, [pc, #564]	; (8006654 <CO_SDO_process+0x6b4>)
 800641e:	68f8      	ldr	r0, [r7, #12]
 8006420:	f7ff fd82 	bl	8005f28 <CO_SDO_abort>
                return -1;
 8006424:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006428:	f000 be1b 	b.w	8007062 <CO_SDO_process+0x10c2>
            }

            /* get size of data in message */
            len = 7U - ((SDO->CANrxData[0] >> 1U) & 0x07U);
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	781b      	ldrb	r3, [r3, #0]
 8006430:	085b      	lsrs	r3, r3, #1
 8006432:	b2db      	uxtb	r3, r3
 8006434:	b29b      	uxth	r3, r3
 8006436:	43db      	mvns	r3, r3
 8006438:	b29b      	uxth	r3, r3
 800643a:	f003 0307 	and.w	r3, r3, #7
 800643e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

            /* verify length. Domain data type enables length larger than SDO buffer size */
            if((SDO->bufferOffset + len) > SDO->ODF_arg.dataLength){
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8006446:	461a      	mov	r2, r3
 8006448:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800644c:	4413      	add	r3, r2
 800644e:	68fa      	ldr	r2, [r7, #12]
 8006450:	f8b2 2048 	ldrh.w	r2, [r2, #72]	; 0x48
 8006454:	4293      	cmp	r3, r2
 8006456:	dd28      	ble.n	80064aa <CO_SDO_process+0x50a>
                if(SDO->ODF_arg.ODdataStorage != 0){
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800645c:	2b00      	cmp	r3, #0
 800645e:	d007      	beq.n	8006470 <CO_SDO_process+0x4d0>
                    CO_SDO_abort(SDO, CO_SDO_AB_DATA_LONG);  /* Length of service parameter too high */
 8006460:	497d      	ldr	r1, [pc, #500]	; (8006658 <CO_SDO_process+0x6b8>)
 8006462:	68f8      	ldr	r0, [r7, #12]
 8006464:	f7ff fd60 	bl	8005f28 <CO_SDO_abort>
                    return -1;
 8006468:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800646c:	f000 bdf9 	b.w	8007062 <CO_SDO_process+0x10c2>
                }
                else{
                    /* empty buffer in domain data type */
                    SDO->ODF_arg.lastSegment = false;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	2200      	movs	r2, #0
 8006474:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
                    abortCode = CO_SDO_writeOD(SDO, SDO->bufferOffset);
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 800647c:	4619      	mov	r1, r3
 800647e:	68f8      	ldr	r0, [r7, #12]
 8006480:	f7ff fcc4 	bl	8005e0c <CO_SDO_writeOD>
 8006484:	62f8      	str	r0, [r7, #44]	; 0x2c
                    if(abortCode != 0U){
 8006486:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006488:	2b00      	cmp	r3, #0
 800648a:	d007      	beq.n	800649c <CO_SDO_process+0x4fc>
                        CO_SDO_abort(SDO, abortCode);
 800648c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800648e:	68f8      	ldr	r0, [r7, #12]
 8006490:	f7ff fd4a 	bl	8005f28 <CO_SDO_abort>
                        return -1;
 8006494:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006498:	f000 bde3 	b.w	8007062 <CO_SDO_process+0x10c2>
                    }

                    SDO->ODF_arg.dataLength = CO_SDO_BUFFER_SIZE;
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	2220      	movs	r2, #32
 80064a0:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                    SDO->bufferOffset = 0;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	2200      	movs	r2, #0
 80064a8:	871a      	strh	r2, [r3, #56]	; 0x38
                }
            }

            /* copy data to buffer */
            for(i=0U; i<len; i++)
 80064aa:	2300      	movs	r3, #0
 80064ac:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 80064b0:	e013      	b.n	80064da <CO_SDO_process+0x53a>
                SDO->ODF_arg.data[SDO->bufferOffset++] = SDO->CANrxData[i+1];
 80064b2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80064b6:	1c5a      	adds	r2, r3, #1
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 80064c0:	1c58      	adds	r0, r3, #1
 80064c2:	b284      	uxth	r4, r0
 80064c4:	68f8      	ldr	r0, [r7, #12]
 80064c6:	8704      	strh	r4, [r0, #56]	; 0x38
 80064c8:	440b      	add	r3, r1
 80064ca:	68f9      	ldr	r1, [r7, #12]
 80064cc:	5c8a      	ldrb	r2, [r1, r2]
 80064ce:	701a      	strb	r2, [r3, #0]
            for(i=0U; i<len; i++)
 80064d0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80064d4:	3301      	adds	r3, #1
 80064d6:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 80064da:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 80064de:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80064e2:	429a      	cmp	r2, r3
 80064e4:	d3e5      	bcc.n	80064b2 <CO_SDO_process+0x512>

            /* If no more segments to be downloaded, write data to the Object dictionary */
            if((SDO->CANrxData[0] & 0x01U) != 0U){
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	781b      	ldrb	r3, [r3, #0]
 80064ea:	f003 0301 	and.w	r3, r3, #1
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d019      	beq.n	8006526 <CO_SDO_process+0x586>
                SDO->ODF_arg.lastSegment = true;
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	2201      	movs	r2, #1
 80064f6:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
                abortCode = CO_SDO_writeOD(SDO, SDO->bufferOffset);
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 80064fe:	4619      	mov	r1, r3
 8006500:	68f8      	ldr	r0, [r7, #12]
 8006502:	f7ff fc83 	bl	8005e0c <CO_SDO_writeOD>
 8006506:	62f8      	str	r0, [r7, #44]	; 0x2c
                if(abortCode != 0U){
 8006508:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800650a:	2b00      	cmp	r3, #0
 800650c:	d007      	beq.n	800651e <CO_SDO_process+0x57e>
                    CO_SDO_abort(SDO, abortCode);
 800650e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006510:	68f8      	ldr	r0, [r7, #12]
 8006512:	f7ff fd09 	bl	8005f28 <CO_SDO_abort>
                    return -1;
 8006516:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800651a:	f000 bda2 	b.w	8007062 <CO_SDO_process+0x10c2>
                }

                /* finish */
                SDO->state = CO_SDO_ST_IDLE;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	2200      	movs	r2, #0
 8006522:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
            }

            /* download segment response and alternate toggle bit */
            SDO->CANtxBuff->data[0] = 0x20 | (SDO->sequence ? 0x10 : 0x00);
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 800652c:	2b00      	cmp	r3, #0
 800652e:	d001      	beq.n	8006534 <CO_SDO_process+0x594>
 8006530:	2230      	movs	r2, #48	; 0x30
 8006532:	e000      	b.n	8006536 <CO_SDO_process+0x596>
 8006534:	2220      	movs	r2, #32
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800653a:	715a      	strb	r2, [r3, #5]
            SDO->sequence = (SDO->sequence) ? 0 : 1;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8006542:	2b00      	cmp	r3, #0
 8006544:	bf0c      	ite	eq
 8006546:	2301      	moveq	r3, #1
 8006548:	2300      	movne	r3, #0
 800654a:	b2db      	uxtb	r3, r3
 800654c:	461a      	mov	r2, r3
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
            sendResponse = true;
 8006554:	2301      	movs	r3, #1
 8006556:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
            break;
 800655a:	f000 bd6a 	b.w	8007032 <CO_SDO_process+0x1092>
        }

        case CO_SDO_ST_DOWNLOAD_BL_INITIATE:{
            /* verify client command specifier and subcommand */
            if((SDO->CANrxData[0]&0xE1U) != 0xC0U){
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	781b      	ldrb	r3, [r3, #0]
 8006562:	f003 03e1 	and.w	r3, r3, #225	; 0xe1
 8006566:	2bc0      	cmp	r3, #192	; 0xc0
 8006568:	d007      	beq.n	800657a <CO_SDO_process+0x5da>
                CO_SDO_abort(SDO, CO_SDO_AB_CMD);/* Client command specifier not valid or unknown. */
 800656a:	4939      	ldr	r1, [pc, #228]	; (8006650 <CO_SDO_process+0x6b0>)
 800656c:	68f8      	ldr	r0, [r7, #12]
 800656e:	f7ff fcdb 	bl	8005f28 <CO_SDO_abort>
                return -1;
 8006572:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006576:	f000 bd74 	b.w	8007062 <CO_SDO_process+0x10c2>
            }

            /* prepare response */
            SDO->CANtxBuff->data[0] = 0xA4;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800657e:	22a4      	movs	r2, #164	; 0xa4
 8006580:	715a      	strb	r2, [r3, #5]
            SDO->CANtxBuff->data[1] = SDO->CANrxData[1];
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006586:	68fa      	ldr	r2, [r7, #12]
 8006588:	7852      	ldrb	r2, [r2, #1]
 800658a:	719a      	strb	r2, [r3, #6]
            SDO->CANtxBuff->data[2] = SDO->CANrxData[2];
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006590:	68fa      	ldr	r2, [r7, #12]
 8006592:	7892      	ldrb	r2, [r2, #2]
 8006594:	71da      	strb	r2, [r3, #7]
            SDO->CANtxBuff->data[3] = SDO->CANrxData[3];
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800659a:	68fa      	ldr	r2, [r7, #12]
 800659c:	78d2      	ldrb	r2, [r2, #3]
 800659e:	721a      	strb	r2, [r3, #8]

            /* blksize */
            SDO->blksize = (CO_SDO_BUFFER_SIZE > (7*127)) ? 127 : (CO_SDO_BUFFER_SIZE / 7);
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	2204      	movs	r2, #4
 80065a4:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
            SDO->CANtxBuff->data[4] = SDO->blksize;
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80065ac:	68fa      	ldr	r2, [r7, #12]
 80065ae:	f892 2066 	ldrb.w	r2, [r2, #102]	; 0x66
 80065b2:	725a      	strb	r2, [r3, #9]

            /* is CRC enabled */
            SDO->crcEnabled = (SDO->CANrxData[0] & 0x04) ? true : false;
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	781b      	ldrb	r3, [r3, #0]
 80065b8:	109b      	asrs	r3, r3, #2
 80065ba:	b2db      	uxtb	r3, r3
 80065bc:	f003 0301 	and.w	r3, r3, #1
 80065c0:	b2da      	uxtb	r2, r3
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
            SDO->crc = 0;
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	2200      	movs	r2, #0
 80065cc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

            /* verify length if size is indicated */
            if((SDO->CANrxData[0]&0x02) != 0U){
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	781b      	ldrb	r3, [r3, #0]
 80065d4:	f003 0302 	and.w	r3, r3, #2
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d01d      	beq.n	8006618 <CO_SDO_process+0x678>
                uint32_t lenRx;
                CO_memcpySwap4(&lenRx, &SDO->CANrxData[4]);
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	1d1a      	adds	r2, r3, #4
 80065e0:	f107 0320 	add.w	r3, r7, #32
 80065e4:	4611      	mov	r1, r2
 80065e6:	4618      	mov	r0, r3
 80065e8:	f7fe ff71 	bl	80054ce <CO_memcpySwap4>
                SDO->ODF_arg.dataLengthTotal = lenRx;
 80065ec:	6a3a      	ldr	r2, [r7, #32]
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	659a      	str	r2, [r3, #88]	; 0x58

                /* verify length except for domain data type */
                if((lenRx != SDO->ODF_arg.dataLength) && (SDO->ODF_arg.ODdataStorage != 0)){
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80065f8:	461a      	mov	r2, r3
 80065fa:	6a3b      	ldr	r3, [r7, #32]
 80065fc:	429a      	cmp	r2, r3
 80065fe:	d00b      	beq.n	8006618 <CO_SDO_process+0x678>
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006604:	2b00      	cmp	r3, #0
 8006606:	d007      	beq.n	8006618 <CO_SDO_process+0x678>
                    CO_SDO_abort(SDO, CO_SDO_AB_TYPE_MISMATCH);  /* Length of service parameter does not match */
 8006608:	4914      	ldr	r1, [pc, #80]	; (800665c <CO_SDO_process+0x6bc>)
 800660a:	68f8      	ldr	r0, [r7, #12]
 800660c:	f7ff fc8c 	bl	8005f28 <CO_SDO_abort>
                    return -1;
 8006610:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006614:	f000 bd25 	b.w	8007062 <CO_SDO_process+0x10c2>
                }
            }

            SDO->bufferOffset = 0;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	2200      	movs	r2, #0
 800661c:	871a      	strh	r2, [r3, #56]	; 0x38
            SDO->sequence = 0;
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	2200      	movs	r2, #0
 8006622:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
            SDO->state = CO_SDO_ST_DOWNLOAD_BL_SUBBLOCK;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	2215      	movs	r2, #21
 800662a:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

            /* send response */
            sendResponse = true;
 800662e:	2301      	movs	r3, #1
 8006630:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
            break;
 8006634:	f000 bcfd 	b.w	8007032 <CO_SDO_process+0x1092>
        }

        case CO_SDO_ST_DOWNLOAD_BL_SUB_RESP:{
            /* no new message received, SDO timeout occured, try to response */
            lastSegmentInSubblock = (!timeoutSubblockDownolad &&
                        ((SDO->CANrxData[0] & 0x80U) == 0x80U)) ? true : false;
 8006638:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800663c:	2b00      	cmp	r3, #0
 800663e:	d10f      	bne.n	8006660 <CO_SDO_process+0x6c0>
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	781b      	ldrb	r3, [r3, #0]
 8006644:	b25b      	sxtb	r3, r3
 8006646:	2b00      	cmp	r3, #0
 8006648:	da0a      	bge.n	8006660 <CO_SDO_process+0x6c0>
 800664a:	2301      	movs	r3, #1
 800664c:	e009      	b.n	8006662 <CO_SDO_process+0x6c2>
 800664e:	bf00      	nop
 8006650:	05040001 	.word	0x05040001
 8006654:	05030000 	.word	0x05030000
 8006658:	06070012 	.word	0x06070012
 800665c:	06070010 	.word	0x06070010
 8006660:	2300      	movs	r3, #0
            lastSegmentInSubblock = (!timeoutSubblockDownolad &&
 8006662:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

            /* prepare response */
            SDO->CANtxBuff->data[0] = 0xA2;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800666a:	22a2      	movs	r2, #162	; 0xa2
 800666c:	715a      	strb	r2, [r3, #5]
            SDO->CANtxBuff->data[1] = SDO->sequence;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006672:	68fa      	ldr	r2, [r7, #12]
 8006674:	f892 2062 	ldrb.w	r2, [r2, #98]	; 0x62
 8006678:	719a      	strb	r2, [r3, #6]
            SDO->sequence = 0;
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	2200      	movs	r2, #0
 800667e:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62

            /* empty buffer in domain data type if not last segment */
            if((SDO->ODF_arg.ODdataStorage == 0) && (SDO->bufferOffset != 0) && !lastSegmentInSubblock){
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006686:	2b00      	cmp	r3, #0
 8006688:	d139      	bne.n	80066fe <CO_SDO_process+0x75e>
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 800668e:	2b00      	cmp	r3, #0
 8006690:	d035      	beq.n	80066fe <CO_SDO_process+0x75e>
 8006692:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006696:	2b00      	cmp	r3, #0
 8006698:	d131      	bne.n	80066fe <CO_SDO_process+0x75e>
                /* calculate CRC on next bytes, if enabled */
                if(SDO->crcEnabled){
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	f893 3067 	ldrb.w	r3, [r3, #103]	; 0x67
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d00f      	beq.n	80066c4 <CO_SDO_process+0x724>
                    SDO->crc = crc16_ccitt(SDO->ODF_arg.data, SDO->bufferOffset, SDO->crc);
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	6c18      	ldr	r0, [r3, #64]	; 0x40
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 80066ac:	4619      	mov	r1, r3
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80066b4:	461a      	mov	r2, r3
 80066b6:	f001 fbcb 	bl	8007e50 <crc16_ccitt>
 80066ba:	4603      	mov	r3, r0
 80066bc:	461a      	mov	r2, r3
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
                }

                /* write data to the Object dictionary */
                SDO->ODF_arg.lastSegment = false;
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	2200      	movs	r2, #0
 80066c8:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
                abortCode = CO_SDO_writeOD(SDO, SDO->bufferOffset);
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 80066d0:	4619      	mov	r1, r3
 80066d2:	68f8      	ldr	r0, [r7, #12]
 80066d4:	f7ff fb9a 	bl	8005e0c <CO_SDO_writeOD>
 80066d8:	62f8      	str	r0, [r7, #44]	; 0x2c
                if(abortCode != 0U){
 80066da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d007      	beq.n	80066f0 <CO_SDO_process+0x750>
                    CO_SDO_abort(SDO, abortCode);
 80066e0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80066e2:	68f8      	ldr	r0, [r7, #12]
 80066e4:	f7ff fc20 	bl	8005f28 <CO_SDO_abort>
                    return -1;
 80066e8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80066ec:	f000 bcb9 	b.w	8007062 <CO_SDO_process+0x10c2>
                }

                SDO->ODF_arg.dataLength = CO_SDO_BUFFER_SIZE;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	2220      	movs	r2, #32
 80066f4:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                SDO->bufferOffset = 0;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	2200      	movs	r2, #0
 80066fc:	871a      	strh	r2, [r3, #56]	; 0x38
            }

            /* blksize */
            len = CO_SDO_BUFFER_SIZE - SDO->bufferOffset;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8006702:	f1c3 0320 	rsb	r3, r3, #32
 8006706:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
            SDO->blksize = (len > (7*127)) ? 127 : (len / 7);
 800670a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800670e:	f240 3279 	movw	r2, #889	; 0x379
 8006712:	4293      	cmp	r3, r2
 8006714:	d80b      	bhi.n	800672e <CO_SDO_process+0x78e>
 8006716:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 800671a:	4ba9      	ldr	r3, [pc, #676]	; (80069c0 <CO_SDO_process+0xa20>)
 800671c:	fba3 1302 	umull	r1, r3, r3, r2
 8006720:	1ad2      	subs	r2, r2, r3
 8006722:	0852      	lsrs	r2, r2, #1
 8006724:	4413      	add	r3, r2
 8006726:	089b      	lsrs	r3, r3, #2
 8006728:	b29b      	uxth	r3, r3
 800672a:	b2da      	uxtb	r2, r3
 800672c:	e000      	b.n	8006730 <CO_SDO_process+0x790>
 800672e:	227f      	movs	r2, #127	; 0x7f
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
            SDO->CANtxBuff->data[2] = SDO->blksize;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800673a:	68fa      	ldr	r2, [r7, #12]
 800673c:	f892 2066 	ldrb.w	r2, [r2, #102]	; 0x66
 8006740:	71da      	strb	r2, [r3, #7]

            /* set next state */
            if(lastSegmentInSubblock) {
 8006742:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006746:	2b00      	cmp	r3, #0
 8006748:	d004      	beq.n	8006754 <CO_SDO_process+0x7b4>
                SDO->state = CO_SDO_ST_DOWNLOAD_BL_END;
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	2217      	movs	r2, #23
 800674e:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
 8006752:	e00f      	b.n	8006774 <CO_SDO_process+0x7d4>
            }
            else if(SDO->bufferOffset >= CO_SDO_BUFFER_SIZE) {
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8006758:	2b1f      	cmp	r3, #31
 800675a:	d907      	bls.n	800676c <CO_SDO_process+0x7cc>
                CO_SDO_abort(SDO, CO_SDO_AB_DEVICE_INCOMPAT);
 800675c:	4999      	ldr	r1, [pc, #612]	; (80069c4 <CO_SDO_process+0xa24>)
 800675e:	68f8      	ldr	r0, [r7, #12]
 8006760:	f7ff fbe2 	bl	8005f28 <CO_SDO_abort>
                return -1;
 8006764:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006768:	f000 bc7b 	b.w	8007062 <CO_SDO_process+0x10c2>
            }
            else {
                SDO->state = CO_SDO_ST_DOWNLOAD_BL_SUBBLOCK;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	2215      	movs	r2, #21
 8006770:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
            }

            /* send response */
            sendResponse = true;
 8006774:	2301      	movs	r3, #1
 8006776:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45

            break;
 800677a:	f000 bc5a 	b.w	8007032 <CO_SDO_process+0x1092>
        }

        case CO_SDO_ST_DOWNLOAD_BL_END:{
            /* verify client command specifier and subcommand */
            if((SDO->CANrxData[0]&0xE1U) != 0xC1U){
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	781b      	ldrb	r3, [r3, #0]
 8006782:	f003 03e1 	and.w	r3, r3, #225	; 0xe1
 8006786:	2bc1      	cmp	r3, #193	; 0xc1
 8006788:	d007      	beq.n	800679a <CO_SDO_process+0x7fa>
                CO_SDO_abort(SDO, CO_SDO_AB_CMD);/* Client command specifier not valid or unknown. */
 800678a:	498f      	ldr	r1, [pc, #572]	; (80069c8 <CO_SDO_process+0xa28>)
 800678c:	68f8      	ldr	r0, [r7, #12]
 800678e:	f7ff fbcb 	bl	8005f28 <CO_SDO_abort>
                return -1;
 8006792:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006796:	f000 bc64 	b.w	8007062 <CO_SDO_process+0x10c2>
            }

            /* number of bytes in the last segment of the last block that do not contain data. */
            len = (SDO->CANrxData[0]>>2U) & 0x07U;
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	781b      	ldrb	r3, [r3, #0]
 800679e:	089b      	lsrs	r3, r3, #2
 80067a0:	b2db      	uxtb	r3, r3
 80067a2:	b29b      	uxth	r3, r3
 80067a4:	f003 0307 	and.w	r3, r3, #7
 80067a8:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
            SDO->bufferOffset -= len;
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	8f1a      	ldrh	r2, [r3, #56]	; 0x38
 80067b0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80067b4:	1ad3      	subs	r3, r2, r3
 80067b6:	b29a      	uxth	r2, r3
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	871a      	strh	r2, [r3, #56]	; 0x38

            /* calculate and verify CRC, if enabled */
            if(SDO->crcEnabled){
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	f893 3067 	ldrb.w	r3, [r3, #103]	; 0x67
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d025      	beq.n	8006812 <CO_SDO_process+0x872>
                uint16_t crc;
                SDO->crc = crc16_ccitt(SDO->ODF_arg.data, SDO->bufferOffset, SDO->crc);
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	6c18      	ldr	r0, [r3, #64]	; 0x40
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 80067ce:	4619      	mov	r1, r3
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80067d6:	461a      	mov	r2, r3
 80067d8:	f001 fb3a 	bl	8007e50 <crc16_ccitt>
 80067dc:	4603      	mov	r3, r0
 80067de:	461a      	mov	r2, r3
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

                CO_memcpySwap2(&crc, &SDO->CANrxData[1]);
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	1c5a      	adds	r2, r3, #1
 80067ea:	f107 031e 	add.w	r3, r7, #30
 80067ee:	4611      	mov	r1, r2
 80067f0:	4618      	mov	r0, r3
 80067f2:	f7fe fe54 	bl	800549e <CO_memcpySwap2>

                if(SDO->crc != crc){
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	f8b3 2068 	ldrh.w	r2, [r3, #104]	; 0x68
 80067fc:	8bfb      	ldrh	r3, [r7, #30]
 80067fe:	429a      	cmp	r2, r3
 8006800:	d007      	beq.n	8006812 <CO_SDO_process+0x872>
                    CO_SDO_abort(SDO, CO_SDO_AB_CRC);   /* CRC error (block mode only). */
 8006802:	4972      	ldr	r1, [pc, #456]	; (80069cc <CO_SDO_process+0xa2c>)
 8006804:	68f8      	ldr	r0, [r7, #12]
 8006806:	f7ff fb8f 	bl	8005f28 <CO_SDO_abort>
                    return -1;
 800680a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800680e:	f000 bc28 	b.w	8007062 <CO_SDO_process+0x10c2>
                }
            }

            /* write data to the Object dictionary */
            SDO->ODF_arg.lastSegment = true;
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	2201      	movs	r2, #1
 8006816:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
            abortCode = CO_SDO_writeOD(SDO, SDO->bufferOffset);
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 800681e:	4619      	mov	r1, r3
 8006820:	68f8      	ldr	r0, [r7, #12]
 8006822:	f7ff faf3 	bl	8005e0c <CO_SDO_writeOD>
 8006826:	62f8      	str	r0, [r7, #44]	; 0x2c
            if(abortCode != 0U){
 8006828:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800682a:	2b00      	cmp	r3, #0
 800682c:	d007      	beq.n	800683e <CO_SDO_process+0x89e>
                CO_SDO_abort(SDO, abortCode);
 800682e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006830:	68f8      	ldr	r0, [r7, #12]
 8006832:	f7ff fb79 	bl	8005f28 <CO_SDO_abort>
                return -1;
 8006836:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800683a:	f000 bc12 	b.w	8007062 <CO_SDO_process+0x10c2>
            }

            /* send response */
            SDO->CANtxBuff->data[0] = 0xA1;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006842:	22a1      	movs	r2, #161	; 0xa1
 8006844:	715a      	strb	r2, [r3, #5]
            SDO->state = CO_SDO_ST_IDLE;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	2200      	movs	r2, #0
 800684a:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
            sendResponse = true;
 800684e:	2301      	movs	r3, #1
 8006850:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
            break;
 8006854:	e3ed      	b.n	8007032 <CO_SDO_process+0x1092>
        }

        case CO_SDO_ST_UPLOAD_INITIATE:{
            /* default response */
            SDO->CANtxBuff->data[1] = SDO->CANrxData[1];
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800685a:	68fa      	ldr	r2, [r7, #12]
 800685c:	7852      	ldrb	r2, [r2, #1]
 800685e:	719a      	strb	r2, [r3, #6]
            SDO->CANtxBuff->data[2] = SDO->CANrxData[2];
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006864:	68fa      	ldr	r2, [r7, #12]
 8006866:	7892      	ldrb	r2, [r2, #2]
 8006868:	71da      	strb	r2, [r3, #7]
            SDO->CANtxBuff->data[3] = SDO->CANrxData[3];
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800686e:	68fa      	ldr	r2, [r7, #12]
 8006870:	78d2      	ldrb	r2, [r2, #3]
 8006872:	721a      	strb	r2, [r3, #8]

            /* Expedited transfer */
            if(SDO->ODF_arg.dataLength <= 4U){
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800687a:	2b04      	cmp	r3, #4
 800687c:	d834      	bhi.n	80068e8 <CO_SDO_process+0x948>
                for(i=0U; i<SDO->ODF_arg.dataLength; i++)
 800687e:	2300      	movs	r3, #0
 8006880:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8006884:	e012      	b.n	80068ac <CO_SDO_process+0x90c>
                    SDO->CANtxBuff->data[4U+i] = SDO->ODF_arg.data[i];
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800688a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800688e:	18d1      	adds	r1, r2, r3
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 8006894:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8006898:	3304      	adds	r3, #4
 800689a:	7809      	ldrb	r1, [r1, #0]
 800689c:	4413      	add	r3, r2
 800689e:	460a      	mov	r2, r1
 80068a0:	715a      	strb	r2, [r3, #5]
                for(i=0U; i<SDO->ODF_arg.dataLength; i++)
 80068a2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80068a6:	3301      	adds	r3, #1
 80068a8:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80068b2:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 80068b6:	429a      	cmp	r2, r3
 80068b8:	d3e5      	bcc.n	8006886 <CO_SDO_process+0x8e6>

                SDO->CANtxBuff->data[0] = 0x43U | ((4U-SDO->ODF_arg.dataLength) << 2U);
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80068c0:	b2db      	uxtb	r3, r3
 80068c2:	f1c3 0304 	rsb	r3, r3, #4
 80068c6:	b2db      	uxtb	r3, r3
 80068c8:	009b      	lsls	r3, r3, #2
 80068ca:	b2da      	uxtb	r2, r3
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80068d0:	f042 0243 	orr.w	r2, r2, #67	; 0x43
 80068d4:	b2d2      	uxtb	r2, r2
 80068d6:	715a      	strb	r2, [r3, #5]
                SDO->state = CO_SDO_ST_IDLE;
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	2200      	movs	r2, #0
 80068dc:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

                sendResponse = true;
 80068e0:	2301      	movs	r3, #1
 80068e2:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
                }

                /* send response */
                sendResponse = true;
            }
            break;
 80068e6:	e3a4      	b.n	8007032 <CO_SDO_process+0x1092>
                SDO->bufferOffset = 0U;
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	2200      	movs	r2, #0
 80068ec:	871a      	strh	r2, [r3, #56]	; 0x38
                SDO->sequence = 0U;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	2200      	movs	r2, #0
 80068f2:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
                SDO->state = CO_SDO_ST_UPLOAD_SEGMENTED;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	2222      	movs	r2, #34	; 0x22
 80068fa:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
                if(SDO->ODF_arg.dataLengthTotal != 0U){
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006902:	2b00      	cmp	r3, #0
 8006904:	d010      	beq.n	8006928 <CO_SDO_process+0x988>
                    uint32_t len = SDO->ODF_arg.dataLengthTotal;
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800690a:	61bb      	str	r3, [r7, #24]
                    CO_memcpySwap4(&SDO->CANtxBuff->data[4], &len);
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006910:	3309      	adds	r3, #9
 8006912:	f107 0218 	add.w	r2, r7, #24
 8006916:	4611      	mov	r1, r2
 8006918:	4618      	mov	r0, r3
 800691a:	f7fe fdd8 	bl	80054ce <CO_memcpySwap4>
                    SDO->CANtxBuff->data[0] = 0x41U;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006922:	2241      	movs	r2, #65	; 0x41
 8006924:	715a      	strb	r2, [r3, #5]
 8006926:	e003      	b.n	8006930 <CO_SDO_process+0x990>
                    SDO->CANtxBuff->data[0] = 0x40U;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800692c:	2240      	movs	r2, #64	; 0x40
 800692e:	715a      	strb	r2, [r3, #5]
                sendResponse = true;
 8006930:	2301      	movs	r3, #1
 8006932:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
            break;
 8006936:	e37c      	b.n	8007032 <CO_SDO_process+0x1092>
        }

        case CO_SDO_ST_UPLOAD_SEGMENTED:{
            /* verify client command specifier */
            if((SDO->CANrxData[0]&0xE0U) != 0x60U){
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	781b      	ldrb	r3, [r3, #0]
 800693c:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 8006940:	2b60      	cmp	r3, #96	; 0x60
 8006942:	d006      	beq.n	8006952 <CO_SDO_process+0x9b2>
                CO_SDO_abort(SDO, CO_SDO_AB_CMD);/* Client command specifier not valid or unknown. */
 8006944:	4920      	ldr	r1, [pc, #128]	; (80069c8 <CO_SDO_process+0xa28>)
 8006946:	68f8      	ldr	r0, [r7, #12]
 8006948:	f7ff faee 	bl	8005f28 <CO_SDO_abort>
                return -1;
 800694c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006950:	e387      	b.n	8007062 <CO_SDO_process+0x10c2>
            }

            /* verify toggle bit */
            i = ((SDO->CANrxData[0]&0x10U) != 0) ? 1U : 0U;
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	781b      	ldrb	r3, [r3, #0]
 8006956:	091b      	lsrs	r3, r3, #4
 8006958:	b29b      	uxth	r3, r3
 800695a:	f003 0301 	and.w	r3, r3, #1
 800695e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
            if(i != SDO->sequence){
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8006968:	b29b      	uxth	r3, r3
 800696a:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800696e:	429a      	cmp	r2, r3
 8006970:	d006      	beq.n	8006980 <CO_SDO_process+0x9e0>
                CO_SDO_abort(SDO, CO_SDO_AB_TOGGLE_BIT);/* toggle bit not alternated */
 8006972:	4917      	ldr	r1, [pc, #92]	; (80069d0 <CO_SDO_process+0xa30>)
 8006974:	68f8      	ldr	r0, [r7, #12]
 8006976:	f7ff fad7 	bl	8005f28 <CO_SDO_abort>
                return -1;
 800697a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800697e:	e370      	b.n	8007062 <CO_SDO_process+0x10c2>
            }

            /* calculate length to be sent */
            len = SDO->ODF_arg.dataLength - SDO->bufferOffset;
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 800698a:	1ad3      	subs	r3, r2, r3
 800698c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
            if(len > 7U) len = 7U;
 8006990:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8006994:	2b07      	cmp	r3, #7
 8006996:	d902      	bls.n	800699e <CO_SDO_process+0x9fe>
 8006998:	2307      	movs	r3, #7
 800699a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

            /* If data type is domain, re-fill the data buffer if neccessary and indicated so. */
            if((SDO->ODF_arg.ODdataStorage == 0) && (len < 7U) && (!SDO->ODF_arg.lastSegment)){
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d17a      	bne.n	8006a9c <CO_SDO_process+0xafc>
 80069a6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80069aa:	2b06      	cmp	r3, #6
 80069ac:	d876      	bhi.n	8006a9c <CO_SDO_process+0xafc>
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d171      	bne.n	8006a9c <CO_SDO_process+0xafc>
                /* copy previous data to the beginning */
                for(i=0U; i<len; i++){
 80069b8:	2300      	movs	r3, #0
 80069ba:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 80069be:	e01e      	b.n	80069fe <CO_SDO_process+0xa5e>
 80069c0:	24924925 	.word	0x24924925
 80069c4:	06040047 	.word	0x06040047
 80069c8:	05040001 	.word	0x05040001
 80069cc:	05040004 	.word	0x05040004
 80069d0:	05030000 	.word	0x05030000
                    SDO->ODF_arg.data[i] = SDO->ODF_arg.data[SDO->bufferOffset+i];
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069d8:	68fa      	ldr	r2, [r7, #12]
 80069da:	8f12      	ldrh	r2, [r2, #56]	; 0x38
 80069dc:	4611      	mov	r1, r2
 80069de:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 80069e2:	440a      	add	r2, r1
 80069e4:	441a      	add	r2, r3
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80069ea:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80069ee:	440b      	add	r3, r1
 80069f0:	7812      	ldrb	r2, [r2, #0]
 80069f2:	701a      	strb	r2, [r3, #0]
                for(i=0U; i<len; i++){
 80069f4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80069f8:	3301      	adds	r3, #1
 80069fa:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 80069fe:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8006a02:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8006a06:	429a      	cmp	r2, r3
 8006a08:	d3e4      	bcc.n	80069d4 <CO_SDO_process+0xa34>
                }

                /* move the beginning of the data buffer */
                SDO->ODF_arg.data += len;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006a0e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8006a12:	441a      	add	r2, r3
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	641a      	str	r2, [r3, #64]	; 0x40
                SDO->ODF_arg.dataLength = CO_OD_getLength(SDO, SDO->entryNo, SDO->ODF_arg.subIndex) - len;
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	8f59      	ldrh	r1, [r3, #58]	; 0x3a
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8006a22:	461a      	mov	r2, r3
 8006a24:	68f8      	ldr	r0, [r7, #12]
 8006a26:	f7fe ffb4 	bl	8005992 <CO_OD_getLength>
 8006a2a:	4603      	mov	r3, r0
 8006a2c:	461a      	mov	r2, r3
 8006a2e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8006a32:	1ad3      	subs	r3, r2, r3
 8006a34:	b29a      	uxth	r2, r3
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48

                /* read next data from Object dictionary function */
                abortCode = CO_SDO_readOD(SDO, CO_SDO_BUFFER_SIZE);
 8006a3c:	2120      	movs	r1, #32
 8006a3e:	68f8      	ldr	r0, [r7, #12]
 8006a40:	f7ff f960 	bl	8005d04 <CO_SDO_readOD>
 8006a44:	62f8      	str	r0, [r7, #44]	; 0x2c
                if(abortCode != 0U){
 8006a46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d006      	beq.n	8006a5a <CO_SDO_process+0xaba>
                    CO_SDO_abort(SDO, abortCode);
 8006a4c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006a4e:	68f8      	ldr	r0, [r7, #12]
 8006a50:	f7ff fa6a 	bl	8005f28 <CO_SDO_abort>
                    return -1;
 8006a54:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006a58:	e303      	b.n	8007062 <CO_SDO_process+0x10c2>
                }

                /* return to the original data buffer */
                SDO->ODF_arg.data -= len;
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006a5e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8006a62:	425b      	negs	r3, r3
 8006a64:	441a      	add	r2, r3
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	641a      	str	r2, [r3, #64]	; 0x40
                SDO->ODF_arg.dataLength +=  len;
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8006a70:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8006a74:	4413      	add	r3, r2
 8006a76:	b29a      	uxth	r2, r3
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                SDO->bufferOffset = 0;
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	2200      	movs	r2, #0
 8006a82:	871a      	strh	r2, [r3, #56]	; 0x38

                /* re-calculate the length */
                len = SDO->ODF_arg.dataLength;
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8006a8a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
                if(len > 7U) len = 7U;
 8006a8e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8006a92:	2b07      	cmp	r3, #7
 8006a94:	d902      	bls.n	8006a9c <CO_SDO_process+0xafc>
 8006a96:	2307      	movs	r3, #7
 8006a98:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
            }

            /* fill response data bytes */
            for(i=0U; i<len; i++)
 8006a9c:	2300      	movs	r3, #0
 8006a9e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8006aa2:	e016      	b.n	8006ad2 <CO_SDO_process+0xb32>
                SDO->CANtxBuff->data[i+1] = SDO->ODF_arg.data[SDO->bufferOffset++];
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8006aac:	1c59      	adds	r1, r3, #1
 8006aae:	b288      	uxth	r0, r1
 8006ab0:	68f9      	ldr	r1, [r7, #12]
 8006ab2:	8708      	strh	r0, [r1, #56]	; 0x38
 8006ab4:	18d1      	adds	r1, r2, r3
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 8006aba:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8006abe:	3301      	adds	r3, #1
 8006ac0:	7809      	ldrb	r1, [r1, #0]
 8006ac2:	4413      	add	r3, r2
 8006ac4:	460a      	mov	r2, r1
 8006ac6:	715a      	strb	r2, [r3, #5]
            for(i=0U; i<len; i++)
 8006ac8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8006acc:	3301      	adds	r3, #1
 8006ace:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8006ad2:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8006ad6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8006ada:	429a      	cmp	r2, r3
 8006adc:	d3e2      	bcc.n	8006aa4 <CO_SDO_process+0xb04>

            /* first response byte */
            SDO->CANtxBuff->data[0] = 0x00 | (SDO->sequence ? 0x10 : 0x00) | ((7-len)<<1);
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d001      	beq.n	8006aec <CO_SDO_process+0xb4c>
 8006ae8:	2210      	movs	r2, #16
 8006aea:	e000      	b.n	8006aee <CO_SDO_process+0xb4e>
 8006aec:	2200      	movs	r2, #0
 8006aee:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8006af2:	f1c3 0307 	rsb	r3, r3, #7
 8006af6:	005b      	lsls	r3, r3, #1
 8006af8:	b25b      	sxtb	r3, r3
 8006afa:	4313      	orrs	r3, r2
 8006afc:	b25a      	sxtb	r2, r3
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006b02:	b2d2      	uxtb	r2, r2
 8006b04:	715a      	strb	r2, [r3, #5]
            SDO->sequence = (SDO->sequence) ? 0 : 1;
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	bf0c      	ite	eq
 8006b10:	2301      	moveq	r3, #1
 8006b12:	2300      	movne	r3, #0
 8006b14:	b2db      	uxtb	r3, r3
 8006b16:	461a      	mov	r2, r3
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62

            /* verify end of transfer */
            if((SDO->bufferOffset == SDO->ODF_arg.dataLength) && (SDO->ODF_arg.lastSegment)){
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	8f1a      	ldrh	r2, [r3, #56]	; 0x38
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8006b28:	429a      	cmp	r2, r3
 8006b2a:	d111      	bne.n	8006b50 <CO_SDO_process+0xbb0>
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d00c      	beq.n	8006b50 <CO_SDO_process+0xbb0>
                SDO->CANtxBuff->data[0] |= 0x01;
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006b3a:	795a      	ldrb	r2, [r3, #5]
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006b40:	f042 0201 	orr.w	r2, r2, #1
 8006b44:	b2d2      	uxtb	r2, r2
 8006b46:	715a      	strb	r2, [r3, #5]
                SDO->state = CO_SDO_ST_IDLE;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
            }

            /* send response */
            sendResponse = true;
 8006b50:	2301      	movs	r3, #1
 8006b52:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
            break;
 8006b56:	e26c      	b.n	8007032 <CO_SDO_process+0x1092>
        }

        case CO_SDO_ST_UPLOAD_BL_INITIATE:{
            /* default response */
            SDO->CANtxBuff->data[1] = SDO->CANrxData[1];
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006b5c:	68fa      	ldr	r2, [r7, #12]
 8006b5e:	7852      	ldrb	r2, [r2, #1]
 8006b60:	719a      	strb	r2, [r3, #6]
            SDO->CANtxBuff->data[2] = SDO->CANrxData[2];
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006b66:	68fa      	ldr	r2, [r7, #12]
 8006b68:	7892      	ldrb	r2, [r2, #2]
 8006b6a:	71da      	strb	r2, [r3, #7]
            SDO->CANtxBuff->data[3] = SDO->CANrxData[3];
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006b70:	68fa      	ldr	r2, [r7, #12]
 8006b72:	78d2      	ldrb	r2, [r2, #3]
 8006b74:	721a      	strb	r2, [r3, #8]

            /* calculate CRC, if enabled */
            if((SDO->CANrxData[0] & 0x04U) != 0U){
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	781b      	ldrb	r3, [r3, #0]
 8006b7a:	f003 0304 	and.w	r3, r3, #4
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d012      	beq.n	8006ba8 <CO_SDO_process+0xc08>
                SDO->crcEnabled = true;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	2201      	movs	r2, #1
 8006b86:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
                SDO->crc = crc16_ccitt(SDO->ODF_arg.data, SDO->ODF_arg.dataLength, 0);
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8006b94:	2200      	movs	r2, #0
 8006b96:	4619      	mov	r1, r3
 8006b98:	f001 f95a 	bl	8007e50 <crc16_ccitt>
 8006b9c:	4603      	mov	r3, r0
 8006b9e:	461a      	mov	r2, r3
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 8006ba6:	e007      	b.n	8006bb8 <CO_SDO_process+0xc18>
            }
            else{
                SDO->crcEnabled = false;
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	2200      	movs	r2, #0
 8006bac:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
                SDO->crc = 0;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	2200      	movs	r2, #0
 8006bb4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
            }

            /* Number of segments per block */
            SDO->blksize = SDO->CANrxData[4];
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	791a      	ldrb	r2, [r3, #4]
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66

            /* verify client subcommand */
            if((SDO->CANrxData[0]&0x03U) != 0x00U){
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	781b      	ldrb	r3, [r3, #0]
 8006bc6:	f003 0303 	and.w	r3, r3, #3
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d006      	beq.n	8006bdc <CO_SDO_process+0xc3c>
                CO_SDO_abort(SDO, CO_SDO_AB_CMD);/* Client command specifier not valid or unknown. */
 8006bce:	499e      	ldr	r1, [pc, #632]	; (8006e48 <CO_SDO_process+0xea8>)
 8006bd0:	68f8      	ldr	r0, [r7, #12]
 8006bd2:	f7ff f9a9 	bl	8005f28 <CO_SDO_abort>
                return -1;
 8006bd6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006bda:	e242      	b.n	8007062 <CO_SDO_process+0x10c2>
            }

            /* verify blksize and if SDO data buffer is large enough */
            if((SDO->blksize < 1U) || (SDO->blksize > 127U) ||
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d016      	beq.n	8006c14 <CO_SDO_process+0xc74>
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 8006bec:	b25b      	sxtb	r3, r3
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	db10      	blt.n	8006c14 <CO_SDO_process+0xc74>
               (((SDO->blksize*7U) > SDO->ODF_arg.dataLength) && (!SDO->ODF_arg.lastSegment))){
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 8006bf8:	461a      	mov	r2, r3
 8006bfa:	4613      	mov	r3, r2
 8006bfc:	00db      	lsls	r3, r3, #3
 8006bfe:	1a9b      	subs	r3, r3, r2
 8006c00:	68fa      	ldr	r2, [r7, #12]
 8006c02:	f8b2 2048 	ldrh.w	r2, [r2, #72]	; 0x48
            if((SDO->blksize < 1U) || (SDO->blksize > 127U) ||
 8006c06:	4293      	cmp	r3, r2
 8006c08:	d90b      	bls.n	8006c22 <CO_SDO_process+0xc82>
               (((SDO->blksize*7U) > SDO->ODF_arg.dataLength) && (!SDO->ODF_arg.lastSegment))){
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d106      	bne.n	8006c22 <CO_SDO_process+0xc82>
                CO_SDO_abort(SDO, CO_SDO_AB_BLOCK_SIZE); /* Invalid block size (block mode only). */
 8006c14:	498d      	ldr	r1, [pc, #564]	; (8006e4c <CO_SDO_process+0xeac>)
 8006c16:	68f8      	ldr	r0, [r7, #12]
 8006c18:	f7ff f986 	bl	8005f28 <CO_SDO_abort>
                return -1;
 8006c1c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006c20:	e21f      	b.n	8007062 <CO_SDO_process+0x10c2>
            }

            /* indicate data size, if known */
            if(SDO->ODF_arg.dataLengthTotal != 0U){
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d010      	beq.n	8006c4c <CO_SDO_process+0xcac>
                uint32_t len = SDO->ODF_arg.dataLengthTotal;
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c2e:	617b      	str	r3, [r7, #20]
                CO_memcpySwap4(&SDO->CANtxBuff->data[4], &len);
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006c34:	3309      	adds	r3, #9
 8006c36:	f107 0214 	add.w	r2, r7, #20
 8006c3a:	4611      	mov	r1, r2
 8006c3c:	4618      	mov	r0, r3
 8006c3e:	f7fe fc46 	bl	80054ce <CO_memcpySwap4>
                SDO->CANtxBuff->data[0] = 0xC6U;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006c46:	22c6      	movs	r2, #198	; 0xc6
 8006c48:	715a      	strb	r2, [r3, #5]
 8006c4a:	e003      	b.n	8006c54 <CO_SDO_process+0xcb4>
            }
            else{
                SDO->CANtxBuff->data[0] = 0xC4U;
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006c50:	22c4      	movs	r2, #196	; 0xc4
 8006c52:	715a      	strb	r2, [r3, #5]
            }

            /* send response */
            SDO->state = CO_SDO_ST_UPLOAD_BL_INITIATE_2;
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	2225      	movs	r2, #37	; 0x25
 8006c58:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
            sendResponse = true;
 8006c5c:	2301      	movs	r3, #1
 8006c5e:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
            break;
 8006c62:	e1e6      	b.n	8007032 <CO_SDO_process+0x1092>
        }

        case CO_SDO_ST_UPLOAD_BL_INITIATE_2:{
            /* verify client command specifier and subcommand */
            if((SDO->CANrxData[0]&0xE3U) != 0xA3U){
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	781b      	ldrb	r3, [r3, #0]
 8006c68:	f003 03e3 	and.w	r3, r3, #227	; 0xe3
 8006c6c:	2ba3      	cmp	r3, #163	; 0xa3
 8006c6e:	d006      	beq.n	8006c7e <CO_SDO_process+0xcde>
                CO_SDO_abort(SDO, CO_SDO_AB_CMD);/* Client command specifier not valid or unknown. */
 8006c70:	4975      	ldr	r1, [pc, #468]	; (8006e48 <CO_SDO_process+0xea8>)
 8006c72:	68f8      	ldr	r0, [r7, #12]
 8006c74:	f7ff f958 	bl	8005f28 <CO_SDO_abort>
                return -1;
 8006c78:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006c7c:	e1f1      	b.n	8007062 <CO_SDO_process+0x10c2>
            }

            SDO->bufferOffset = 0;
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	2200      	movs	r2, #0
 8006c82:	871a      	strh	r2, [r3, #56]	; 0x38
            SDO->sequence = 0;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	2200      	movs	r2, #0
 8006c88:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
            SDO->endOfTransfer = false;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	2200      	movs	r2, #0
 8006c90:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
            SDO->CANrxNew = false;
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	2200      	movs	r2, #0
 8006c98:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
            SDO->state = CO_SDO_ST_UPLOAD_BL_SUBBLOCK;
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	2226      	movs	r2, #38	; 0x26
 8006ca0:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
            /* continue in next case */
        }

        case CO_SDO_ST_UPLOAD_BL_SUBBLOCK:{
            /* is block confirmation received */
            if(SDO->CANrxNew){
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	f000 8121 	beq.w	8006ef2 <CO_SDO_process+0xf52>
                uint8_t ackseq;
                uint16_t j;

                /* verify client command specifier and subcommand */
                if((SDO->CANrxData[0]&0xE3U) != 0xA2U){
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	781b      	ldrb	r3, [r3, #0]
 8006cb4:	f003 03e3 	and.w	r3, r3, #227	; 0xe3
 8006cb8:	2ba2      	cmp	r3, #162	; 0xa2
 8006cba:	d006      	beq.n	8006cca <CO_SDO_process+0xd2a>
                    CO_SDO_abort(SDO, CO_SDO_AB_CMD);/* Client command specifier not valid or unknown. */
 8006cbc:	4962      	ldr	r1, [pc, #392]	; (8006e48 <CO_SDO_process+0xea8>)
 8006cbe:	68f8      	ldr	r0, [r7, #12]
 8006cc0:	f7ff f932 	bl	8005f28 <CO_SDO_abort>
                    return -1;
 8006cc4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006cc8:	e1cb      	b.n	8007062 <CO_SDO_process+0x10c2>
                }

                ackseq = SDO->CANrxData[1];   /* sequence number of the last segment, that was received correctly. */
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	785b      	ldrb	r3, [r3, #1]
 8006cce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

                /* verify if response is too early */
                if(ackseq > SDO->sequence){
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8006cd8:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8006cdc:	429a      	cmp	r2, r3
 8006cde:	d906      	bls.n	8006cee <CO_SDO_process+0xd4e>
                    CO_SDO_abort(SDO, CO_SDO_AB_SEQ_NUM); /* Invalid sequence */
 8006ce0:	495b      	ldr	r1, [pc, #364]	; (8006e50 <CO_SDO_process+0xeb0>)
 8006ce2:	68f8      	ldr	r0, [r7, #12]
 8006ce4:	f7ff f920 	bl	8005f28 <CO_SDO_abort>
                    return -1;
 8006ce8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006cec:	e1b9      	b.n	8007062 <CO_SDO_process+0x10c2>
                }

                /* end of transfer */
                if((SDO->endOfTransfer) && (ackseq == SDO->blksize)){
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	f893 306b 	ldrb.w	r3, [r3, #107]	; 0x6b
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d02a      	beq.n	8006d4e <CO_SDO_process+0xdae>
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 8006cfe:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8006d02:	429a      	cmp	r2, r3
 8006d04:	d123      	bne.n	8006d4e <CO_SDO_process+0xdae>
                    /* first response byte */
                    SDO->CANtxBuff->data[0] = 0xC1 | ((7 - SDO->lastLen) << 2);
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 8006d0c:	f1c3 0307 	rsb	r3, r3, #7
 8006d10:	009b      	lsls	r3, r3, #2
 8006d12:	b25b      	sxtb	r3, r3
 8006d14:	f063 033e 	orn	r3, r3, #62	; 0x3e
 8006d18:	b25a      	sxtb	r2, r3
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006d1e:	b2d2      	uxtb	r2, r2
 8006d20:	715a      	strb	r2, [r3, #5]

                    /* CRC */
                    if(SDO->crcEnabled)
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	f893 3067 	ldrb.w	r3, [r3, #103]	; 0x67
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d008      	beq.n	8006d3e <CO_SDO_process+0xd9e>
                        CO_memcpySwap2(&SDO->CANtxBuff->data[1], &SDO->crc);
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006d30:	1d9a      	adds	r2, r3, #6
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	3368      	adds	r3, #104	; 0x68
 8006d36:	4619      	mov	r1, r3
 8006d38:	4610      	mov	r0, r2
 8006d3a:	f7fe fbb0 	bl	800549e <CO_memcpySwap2>

                    SDO->state = CO_SDO_ST_UPLOAD_BL_END;
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	2227      	movs	r2, #39	; 0x27
 8006d42:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

                    /* send response */
                    sendResponse = true;
 8006d46:	2301      	movs	r3, #1
 8006d48:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
                    break;
 8006d4c:	e171      	b.n	8007032 <CO_SDO_process+0x1092>
                }

                /* move remaining data to the beginning */
                for(i=ackseq*7, j=0; i<SDO->ODF_arg.dataLength; i++, j++)
 8006d4e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8006d52:	b29b      	uxth	r3, r3
 8006d54:	461a      	mov	r2, r3
 8006d56:	00d2      	lsls	r2, r2, #3
 8006d58:	1ad3      	subs	r3, r2, r3
 8006d5a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8006d5e:	2300      	movs	r3, #0
 8006d60:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8006d62:	e012      	b.n	8006d8a <CO_SDO_process+0xdea>
                    SDO->ODF_arg.data[j] = SDO->ODF_arg.data[i];
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006d68:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8006d6c:	441a      	add	r2, r3
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8006d72:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8006d74:	440b      	add	r3, r1
 8006d76:	7812      	ldrb	r2, [r2, #0]
 8006d78:	701a      	strb	r2, [r3, #0]
                for(i=ackseq*7, j=0; i<SDO->ODF_arg.dataLength; i++, j++)
 8006d7a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8006d7e:	3301      	adds	r3, #1
 8006d80:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8006d84:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8006d86:	3301      	adds	r3, #1
 8006d88:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8006d90:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8006d94:	429a      	cmp	r2, r3
 8006d96:	d3e5      	bcc.n	8006d64 <CO_SDO_process+0xdc4>

                /* set remaining data length in buffer */
                SDO->ODF_arg.dataLength -= ackseq * 7U;
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8006d9e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8006da2:	b29b      	uxth	r3, r3
 8006da4:	4619      	mov	r1, r3
 8006da6:	00c9      	lsls	r1, r1, #3
 8006da8:	1acb      	subs	r3, r1, r3
 8006daa:	b29b      	uxth	r3, r3
 8006dac:	1ad3      	subs	r3, r2, r3
 8006dae:	b29a      	uxth	r2, r3
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48

                /* new block size */
                SDO->blksize = SDO->CANrxData[2];
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	789a      	ldrb	r2, [r3, #2]
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66

                /* If data type is domain, re-fill the data buffer if necessary and indicated so. */
                if((SDO->ODF_arg.ODdataStorage == 0) && (SDO->ODF_arg.dataLength < (SDO->blksize*7U)) && (!SDO->ODF_arg.lastSegment)){
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d16d      	bne.n	8006ea4 <CO_SDO_process+0xf04>
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8006dce:	4619      	mov	r1, r3
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 8006dd6:	461a      	mov	r2, r3
 8006dd8:	4613      	mov	r3, r2
 8006dda:	00db      	lsls	r3, r3, #3
 8006ddc:	1a9b      	subs	r3, r3, r2
 8006dde:	4299      	cmp	r1, r3
 8006de0:	d260      	bcs.n	8006ea4 <CO_SDO_process+0xf04>
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d15b      	bne.n	8006ea4 <CO_SDO_process+0xf04>
                    /* move the beginning of the data buffer */
                    len = SDO->ODF_arg.dataLength; /* length of valid data in buffer */
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8006df2:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
                    SDO->ODF_arg.data += len;
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006dfa:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8006dfe:	441a      	add	r2, r3
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	641a      	str	r2, [r3, #64]	; 0x40
                    SDO->ODF_arg.dataLength = CO_OD_getLength(SDO, SDO->entryNo, SDO->ODF_arg.subIndex) - len;
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	8f59      	ldrh	r1, [r3, #58]	; 0x3a
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8006e0e:	461a      	mov	r2, r3
 8006e10:	68f8      	ldr	r0, [r7, #12]
 8006e12:	f7fe fdbe 	bl	8005992 <CO_OD_getLength>
 8006e16:	4603      	mov	r3, r0
 8006e18:	461a      	mov	r2, r3
 8006e1a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8006e1e:	1ad3      	subs	r3, r2, r3
 8006e20:	b29a      	uxth	r2, r3
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48

                    /* read next data from Object dictionary function */
                    abortCode = CO_SDO_readOD(SDO, CO_SDO_BUFFER_SIZE);
 8006e28:	2120      	movs	r1, #32
 8006e2a:	68f8      	ldr	r0, [r7, #12]
 8006e2c:	f7fe ff6a 	bl	8005d04 <CO_SDO_readOD>
 8006e30:	62f8      	str	r0, [r7, #44]	; 0x2c
                    if(abortCode != 0U){
 8006e32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d00d      	beq.n	8006e54 <CO_SDO_process+0xeb4>
                        CO_SDO_abort(SDO, abortCode);
 8006e38:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006e3a:	68f8      	ldr	r0, [r7, #12]
 8006e3c:	f7ff f874 	bl	8005f28 <CO_SDO_abort>
                        return -1;
 8006e40:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006e44:	e10d      	b.n	8007062 <CO_SDO_process+0x10c2>
 8006e46:	bf00      	nop
 8006e48:	05040001 	.word	0x05040001
 8006e4c:	05040002 	.word	0x05040002
 8006e50:	05040003 	.word	0x05040003
                    }

                    /* calculate CRC on next bytes, if enabled */
                    if(SDO->crcEnabled){
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	f893 3067 	ldrb.w	r3, [r3, #103]	; 0x67
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d010      	beq.n	8006e80 <CO_SDO_process+0xee0>
                        SDO->crc = crc16_ccitt(SDO->ODF_arg.data, SDO->ODF_arg.dataLength, SDO->crc);
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8006e68:	4619      	mov	r1, r3
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8006e70:	461a      	mov	r2, r3
 8006e72:	f000 ffed 	bl	8007e50 <crc16_ccitt>
 8006e76:	4603      	mov	r3, r0
 8006e78:	461a      	mov	r2, r3
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
                    }

                  /* return to the original data buffer */
                    SDO->ODF_arg.data -= len;
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006e84:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8006e88:	425b      	negs	r3, r3
 8006e8a:	441a      	add	r2, r3
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	641a      	str	r2, [r3, #64]	; 0x40
                    SDO->ODF_arg.dataLength +=  len;
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8006e96:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8006e9a:	4413      	add	r3, r2
 8006e9c:	b29a      	uxth	r2, r3
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                }

                /* verify if SDO data buffer is large enough */
                if(((SDO->blksize*7U) > SDO->ODF_arg.dataLength) && (!SDO->ODF_arg.lastSegment)){
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 8006eaa:	461a      	mov	r2, r3
 8006eac:	4613      	mov	r3, r2
 8006eae:	00db      	lsls	r3, r3, #3
 8006eb0:	1a9b      	subs	r3, r3, r2
 8006eb2:	68fa      	ldr	r2, [r7, #12]
 8006eb4:	f8b2 2048 	ldrh.w	r2, [r2, #72]	; 0x48
 8006eb8:	4293      	cmp	r3, r2
 8006eba:	d90b      	bls.n	8006ed4 <CO_SDO_process+0xf34>
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d106      	bne.n	8006ed4 <CO_SDO_process+0xf34>
                    CO_SDO_abort(SDO, CO_SDO_AB_BLOCK_SIZE); /* Invalid block size (block mode only). */
 8006ec6:	4969      	ldr	r1, [pc, #420]	; (800706c <CO_SDO_process+0x10cc>)
 8006ec8:	68f8      	ldr	r0, [r7, #12]
 8006eca:	f7ff f82d 	bl	8005f28 <CO_SDO_abort>
                    return -1;
 8006ece:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006ed2:	e0c6      	b.n	8007062 <CO_SDO_process+0x10c2>
                }

                SDO->bufferOffset = 0U;
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	871a      	strh	r2, [r3, #56]	; 0x38
                SDO->sequence = 0U;
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	2200      	movs	r2, #0
 8006ede:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
                SDO->endOfTransfer = false;
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b

                /* clear flag here */
                SDO->CANrxNew = false;
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	2200      	movs	r2, #0
 8006eee:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
            }

            /* return, if all segments was already transfered or on end of transfer */
            if((SDO->sequence == SDO->blksize) || (SDO->endOfTransfer)){
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	f893 2062 	ldrb.w	r2, [r3, #98]	; 0x62
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 8006efe:	429a      	cmp	r2, r3
 8006f00:	d004      	beq.n	8006f0c <CO_SDO_process+0xf6c>
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	f893 306b 	ldrb.w	r3, [r3, #107]	; 0x6b
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d001      	beq.n	8006f10 <CO_SDO_process+0xf70>
                return 1;/* don't clear the SDO->CANrxNew flag, so return directly */
 8006f0c:	2301      	movs	r3, #1
 8006f0e:	e0a8      	b.n	8007062 <CO_SDO_process+0x10c2>
            }

            /* reset timeout */
            SDO->timeoutTimer = 0;
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	2200      	movs	r2, #0
 8006f14:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64

            /* calculate length to be sent */
            len = SDO->ODF_arg.dataLength - SDO->bufferOffset;
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8006f22:	1ad3      	subs	r3, r2, r3
 8006f24:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
            if(len > 7U){
 8006f28:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8006f2c:	2b07      	cmp	r3, #7
 8006f2e:	d902      	bls.n	8006f36 <CO_SDO_process+0xf96>
                len = 7U;
 8006f30:	2307      	movs	r3, #7
 8006f32:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
            }

            /* fill response data bytes */
            for(i=0U; i<len; i++){
 8006f36:	2300      	movs	r3, #0
 8006f38:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8006f3c:	e016      	b.n	8006f6c <CO_SDO_process+0xfcc>
                SDO->CANtxBuff->data[i+1] = SDO->ODF_arg.data[SDO->bufferOffset++];
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8006f46:	1c59      	adds	r1, r3, #1
 8006f48:	b288      	uxth	r0, r1
 8006f4a:	68f9      	ldr	r1, [r7, #12]
 8006f4c:	8708      	strh	r0, [r1, #56]	; 0x38
 8006f4e:	18d1      	adds	r1, r2, r3
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 8006f54:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8006f58:	3301      	adds	r3, #1
 8006f5a:	7809      	ldrb	r1, [r1, #0]
 8006f5c:	4413      	add	r3, r2
 8006f5e:	460a      	mov	r2, r1
 8006f60:	715a      	strb	r2, [r3, #5]
            for(i=0U; i<len; i++){
 8006f62:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8006f66:	3301      	adds	r3, #1
 8006f68:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8006f6c:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8006f70:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8006f74:	429a      	cmp	r2, r3
 8006f76:	d3e2      	bcc.n	8006f3e <CO_SDO_process+0xf9e>
            }

            /* first response byte */
            SDO->CANtxBuff->data[0] = ++SDO->sequence;
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8006f7e:	3301      	adds	r3, #1
 8006f80:	b2da      	uxtb	r2, r3
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006f8c:	68fa      	ldr	r2, [r7, #12]
 8006f8e:	f892 2062 	ldrb.w	r2, [r2, #98]	; 0x62
 8006f92:	715a      	strb	r2, [r3, #5]

            /* verify end of transfer */
            if((SDO->bufferOffset == SDO->ODF_arg.dataLength) && (SDO->ODF_arg.lastSegment)){
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	8f1a      	ldrh	r2, [r3, #56]	; 0x38
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8006f9e:	429a      	cmp	r2, r3
 8006fa0:	d11d      	bne.n	8006fde <CO_SDO_process+0x103e>
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d018      	beq.n	8006fde <CO_SDO_process+0x103e>
                SDO->CANtxBuff->data[0] |= 0x80;
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006fb0:	795a      	ldrb	r2, [r3, #5]
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006fb6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006fba:	b2d2      	uxtb	r2, r2
 8006fbc:	715a      	strb	r2, [r3, #5]
                SDO->lastLen = len;
 8006fbe:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8006fc2:	b2da      	uxtb	r2, r3
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
                SDO->blksize = SDO->sequence;
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	f893 2062 	ldrb.w	r2, [r3, #98]	; 0x62
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
                SDO->endOfTransfer = true;
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	2201      	movs	r2, #1
 8006fda:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
            }

            /* send response */
            CO_CANsend(SDO->CANdevTx, SDO->CANtxBuff);
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006fe6:	4619      	mov	r1, r3
 8006fe8:	4610      	mov	r0, r2
 8006fea:	f000 fd5b 	bl	8007aa4 <CO_CANsend>

            /* Set timerNext_ms to 0 to inform OS to call this function again without delay. */
            if(timerNext_ms != NULL){
 8006fee:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d002      	beq.n	8006ffa <CO_SDO_process+0x105a>
                *timerNext_ms = 0;
 8006ff4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006ff6:	2200      	movs	r2, #0
 8006ff8:	801a      	strh	r2, [r3, #0]
            }

            /* don't clear the SDO->CANrxNew flag, so return directly */
            return 1;
 8006ffa:	2301      	movs	r3, #1
 8006ffc:	e031      	b.n	8007062 <CO_SDO_process+0x10c2>
        }

        case CO_SDO_ST_UPLOAD_BL_END:{
            /* verify client command specifier */
            if((SDO->CANrxData[0]&0xE1U) != 0xA1U){
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	781b      	ldrb	r3, [r3, #0]
 8007002:	f003 03e1 	and.w	r3, r3, #225	; 0xe1
 8007006:	2ba1      	cmp	r3, #161	; 0xa1
 8007008:	d006      	beq.n	8007018 <CO_SDO_process+0x1078>
                CO_SDO_abort(SDO, CO_SDO_AB_CMD);/* Client command specifier not valid or unknown. */
 800700a:	4919      	ldr	r1, [pc, #100]	; (8007070 <CO_SDO_process+0x10d0>)
 800700c:	68f8      	ldr	r0, [r7, #12]
 800700e:	f7fe ff8b 	bl	8005f28 <CO_SDO_abort>
                return -1;
 8007012:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007016:	e024      	b.n	8007062 <CO_SDO_process+0x10c2>
            }

            SDO->state = CO_SDO_ST_IDLE;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	2200      	movs	r2, #0
 800701c:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
            break;
 8007020:	e007      	b.n	8007032 <CO_SDO_process+0x1092>
        }

        default:{
            CO_SDO_abort(SDO, CO_SDO_AB_DEVICE_INCOMPAT);/* general internal incompatibility in the device */
 8007022:	4914      	ldr	r1, [pc, #80]	; (8007074 <CO_SDO_process+0x10d4>)
 8007024:	68f8      	ldr	r0, [r7, #12]
 8007026:	f7fe ff7f 	bl	8005f28 <CO_SDO_abort>
            return -1;
 800702a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800702e:	e018      	b.n	8007062 <CO_SDO_process+0x10c2>
            break;
 8007030:	bf00      	nop
        }
    }

    /* free buffer and send message */
    SDO->CANrxNew = false;
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	2200      	movs	r2, #0
 8007036:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
    if(sendResponse) {
 800703a:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 800703e:	2b00      	cmp	r3, #0
 8007040:	d007      	beq.n	8007052 <CO_SDO_process+0x10b2>
        CO_CANsend(SDO->CANdevTx, SDO->CANtxBuff);
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800704a:	4619      	mov	r1, r3
 800704c:	4610      	mov	r0, r2
 800704e:	f000 fd29 	bl	8007aa4 <CO_CANsend>
    }

    if(SDO->state != CO_SDO_ST_IDLE){
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8007058:	2b00      	cmp	r3, #0
 800705a:	d001      	beq.n	8007060 <CO_SDO_process+0x10c0>
        return 1;
 800705c:	2301      	movs	r3, #1
 800705e:	e000      	b.n	8007062 <CO_SDO_process+0x10c2>
    }

    return 0;
 8007060:	2300      	movs	r3, #0
}
 8007062:	4618      	mov	r0, r3
 8007064:	374c      	adds	r7, #76	; 0x4c
 8007066:	46bd      	mov	sp, r7
 8007068:	bd90      	pop	{r4, r7, pc}
 800706a:	bf00      	nop
 800706c:	05040002 	.word	0x05040002
 8007070:	05040001 	.word	0x05040001
 8007074:	06040047 	.word	0x06040047

08007078 <CO_SYNC_receive>:
 *
 * Function will be called (by CAN receive interrupt) every time, when CAN
 * message with correct identifier will be received. For more information and
 * description of parameters see file CO_driver.h.
 */
static void CO_SYNC_receive(void *object, const CO_CANrxMsg_t *msg){
 8007078:	b480      	push	{r7}
 800707a:	b085      	sub	sp, #20
 800707c:	af00      	add	r7, sp, #0
 800707e:	6078      	str	r0, [r7, #4]
 8007080:	6039      	str	r1, [r7, #0]
    CO_SYNC_t *SYNC;
    uint8_t operState;

    SYNC = (CO_SYNC_t*)object;   /* this is the correct pointer type of the first argument */
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	60fb      	str	r3, [r7, #12]
    operState = *SYNC->operatingState;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	685b      	ldr	r3, [r3, #4]
 800708a:	781b      	ldrb	r3, [r3, #0]
 800708c:	72fb      	strb	r3, [r7, #11]

    if((operState == CO_NMT_OPERATIONAL) || (operState == CO_NMT_PRE_OPERATIONAL)){
 800708e:	7afb      	ldrb	r3, [r7, #11]
 8007090:	2b05      	cmp	r3, #5
 8007092:	d002      	beq.n	800709a <CO_SYNC_receive+0x22>
 8007094:	7afb      	ldrb	r3, [r7, #11]
 8007096:	2b7f      	cmp	r3, #127	; 0x7f
 8007098:	d13b      	bne.n	8007112 <CO_SYNC_receive+0x9a>
        if(SYNC->counterOverflowValue == 0){
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	7d1b      	ldrb	r3, [r3, #20]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d112      	bne.n	80070c8 <CO_SYNC_receive+0x50>
            if(msg->DLC == 0U){
 80070a2:	683b      	ldr	r3, [r7, #0]
 80070a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d103      	bne.n	80070b4 <CO_SYNC_receive+0x3c>
                SYNC->CANrxNew = true;
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	2201      	movs	r2, #1
 80070b0:	759a      	strb	r2, [r3, #22]
 80070b2:	e020      	b.n	80070f6 <CO_SYNC_receive+0x7e>
            }
            else{
                SYNC->receiveError = (uint16_t)msg->DLC | 0x0100U;
 80070b4:	683b      	ldr	r3, [r7, #0]
 80070b6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80070ba:	b29b      	uxth	r3, r3
 80070bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80070c0:	b29a      	uxth	r2, r3
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	841a      	strh	r2, [r3, #32]
 80070c6:	e016      	b.n	80070f6 <CO_SYNC_receive+0x7e>
            }
        }
        else{
            if(msg->DLC == 1U){
 80070c8:	683b      	ldr	r3, [r7, #0]
 80070ca:	f893 3020 	ldrb.w	r3, [r3, #32]
 80070ce:	2b01      	cmp	r3, #1
 80070d0:	d108      	bne.n	80070e4 <CO_SYNC_receive+0x6c>
                SYNC->counter = msg->data[0];
 80070d2:	683b      	ldr	r3, [r7, #0]
 80070d4:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	761a      	strb	r2, [r3, #24]
                SYNC->CANrxNew = true;
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	2201      	movs	r2, #1
 80070e0:	759a      	strb	r2, [r3, #22]
 80070e2:	e008      	b.n	80070f6 <CO_SYNC_receive+0x7e>
            }
            else{
                SYNC->receiveError = (uint16_t)msg->DLC | 0x0200U;
 80070e4:	683b      	ldr	r3, [r7, #0]
 80070e6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80070ea:	b29b      	uxth	r3, r3
 80070ec:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80070f0:	b29a      	uxth	r2, r3
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	841a      	strh	r2, [r3, #32]
            }
        }
        if(SYNC->CANrxNew) {
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	7d9b      	ldrb	r3, [r3, #22]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d009      	beq.n	8007112 <CO_SYNC_receive+0x9a>
            SYNC->CANrxToggle = SYNC->CANrxToggle ? false : true;
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	7ddb      	ldrb	r3, [r3, #23]
 8007102:	2b00      	cmp	r3, #0
 8007104:	bf0c      	ite	eq
 8007106:	2301      	moveq	r3, #1
 8007108:	2300      	movne	r3, #0
 800710a:	b2db      	uxtb	r3, r3
 800710c:	461a      	mov	r2, r3
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	75da      	strb	r2, [r3, #23]
        }
    }
}
 8007112:	bf00      	nop
 8007114:	3714      	adds	r7, #20
 8007116:	46bd      	mov	sp, r7
 8007118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800711c:	4770      	bx	lr
	...

08007120 <CO_ODF_1005>:
/*
 * Function for accessing _COB ID SYNC Message_ (index 0x1005) from SDO server.
 *
 * For more information see file CO_SDO.h.
 */
static CO_SDO_abortCode_t CO_ODF_1005(CO_ODF_arg_t *ODF_arg){
 8007120:	b580      	push	{r7, lr}
 8007122:	b08a      	sub	sp, #40	; 0x28
 8007124:	af04      	add	r7, sp, #16
 8007126:	6078      	str	r0, [r7, #4]
    CO_SYNC_t *SYNC;
    uint32_t value;
    CO_SDO_abortCode_t ret = CO_SDO_AB_NONE;
 8007128:	2300      	movs	r3, #0
 800712a:	617b      	str	r3, [r7, #20]

    SYNC = (CO_SYNC_t*) ODF_arg->object;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	60fb      	str	r3, [r7, #12]
    value = CO_getUint32(ODF_arg->data);
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	685b      	ldr	r3, [r3, #4]
 8007136:	4618      	mov	r0, r3
 8007138:	f7fe f97e 	bl	8005438 <CO_getUint32>
 800713c:	60b8      	str	r0, [r7, #8]

    if(!ODF_arg->reading){
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	7ddb      	ldrb	r3, [r3, #23]
 8007142:	2b00      	cmp	r3, #0
 8007144:	d159      	bne.n	80071fa <CO_ODF_1005+0xda>
        uint8_t configureSyncProducer = 0;
 8007146:	2300      	movs	r3, #0
 8007148:	74fb      	strb	r3, [r7, #19]

        /* only 11-bit CAN identifier is supported */
        if(value & 0x20000000UL){
 800714a:	68bb      	ldr	r3, [r7, #8]
 800714c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007150:	2b00      	cmp	r3, #0
 8007152:	d002      	beq.n	800715a <CO_ODF_1005+0x3a>
            ret = CO_SDO_AB_INVALID_VALUE;
 8007154:	4b2b      	ldr	r3, [pc, #172]	; (8007204 <CO_ODF_1005+0xe4>)
 8007156:	617b      	str	r3, [r7, #20]
 8007158:	e00d      	b.n	8007176 <CO_ODF_1005+0x56>
        }
        else{
            /* is 'generate Sync messge' bit set? */
            if(value & 0x40000000UL){
 800715a:	68bb      	ldr	r3, [r7, #8]
 800715c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007160:	2b00      	cmp	r3, #0
 8007162:	d008      	beq.n	8007176 <CO_ODF_1005+0x56>
                /* if bit was set before, value can not be changed */
                if(SYNC->isProducer){
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	7a1b      	ldrb	r3, [r3, #8]
 8007168:	2b00      	cmp	r3, #0
 800716a:	d002      	beq.n	8007172 <CO_ODF_1005+0x52>
                    ret = CO_SDO_AB_DATA_DEV_STATE;
 800716c:	4b26      	ldr	r3, [pc, #152]	; (8007208 <CO_ODF_1005+0xe8>)
 800716e:	617b      	str	r3, [r7, #20]
 8007170:	e001      	b.n	8007176 <CO_ODF_1005+0x56>
                }
                else{
                    configureSyncProducer = 1;
 8007172:	2301      	movs	r3, #1
 8007174:	74fb      	strb	r3, [r7, #19]
                }
            }
        }

        /* configure sync producer and consumer */
        if(ret == CO_SDO_AB_NONE){
 8007176:	697b      	ldr	r3, [r7, #20]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d13e      	bne.n	80071fa <CO_ODF_1005+0xda>
            SYNC->COB_ID = (uint16_t)(value & 0x7FFU);
 800717c:	68bb      	ldr	r3, [r7, #8]
 800717e:	b29b      	uxth	r3, r3
 8007180:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007184:	b29a      	uxth	r2, r3
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	815a      	strh	r2, [r3, #10]

            if(configureSyncProducer){
 800718a:	7cfb      	ldrb	r3, [r7, #19]
 800718c:	2b00      	cmp	r3, #0
 800718e:	d021      	beq.n	80071d4 <CO_ODF_1005+0xb4>
                uint8_t len = 0U;
 8007190:	2300      	movs	r3, #0
 8007192:	74bb      	strb	r3, [r7, #18]
                if(SYNC->counterOverflowValue != 0U){
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	7d1b      	ldrb	r3, [r3, #20]
 8007198:	2b00      	cmp	r3, #0
 800719a:	d007      	beq.n	80071ac <CO_ODF_1005+0x8c>
                    len = 1U;
 800719c:	2301      	movs	r3, #1
 800719e:	74bb      	strb	r3, [r7, #18]
                    SYNC->counter = 0U;
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	2200      	movs	r2, #0
 80071a4:	761a      	strb	r2, [r3, #24]
                    SYNC->timer = 0U;
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	2200      	movs	r2, #0
 80071aa:	61da      	str	r2, [r3, #28]
                }
                SYNC->CANtxBuff = CO_CANtxBufferInit(
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	8e99      	ldrh	r1, [r3, #52]	; 0x34
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	895a      	ldrh	r2, [r3, #10]
 80071b8:	2300      	movs	r3, #0
 80071ba:	9301      	str	r3, [sp, #4]
 80071bc:	7cbb      	ldrb	r3, [r7, #18]
 80071be:	9300      	str	r3, [sp, #0]
 80071c0:	2300      	movs	r3, #0
 80071c2:	f000 fc2c 	bl	8007a1e <CO_CANtxBufferInit>
 80071c6:	4602      	mov	r2, r0
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	631a      	str	r2, [r3, #48]	; 0x30
                        SYNC->CANdevTxIdx,      /* index of specific buffer inside CAN module */
                        SYNC->COB_ID,           /* CAN identifier */
                        0,                      /* rtr */
                        len,                    /* number of data bytes */
                        0);                     /* synchronous message flag bit */
                SYNC->isProducer = true;
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	2201      	movs	r2, #1
 80071d0:	721a      	strb	r2, [r3, #8]
 80071d2:	e002      	b.n	80071da <CO_ODF_1005+0xba>
            }
            else{
                SYNC->isProducer = false;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	2200      	movs	r2, #0
 80071d8:	721a      	strb	r2, [r3, #8]
            }

            CO_CANrxBufferInit(
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	8d19      	ldrh	r1, [r3, #40]	; 0x28
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	895a      	ldrh	r2, [r3, #10]
 80071e6:	4b09      	ldr	r3, [pc, #36]	; (800720c <CO_ODF_1005+0xec>)
 80071e8:	9302      	str	r3, [sp, #8]
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	9301      	str	r3, [sp, #4]
 80071ee:	2300      	movs	r3, #0
 80071f0:	9300      	str	r3, [sp, #0]
 80071f2:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80071f6:	f000 fb8e 	bl	8007916 <CO_CANrxBufferInit>
                    (void*)SYNC,            /* object passed to receive function */
                    CO_SYNC_receive);       /* this function will process received message */
        }
    }

    return ret;
 80071fa:	697b      	ldr	r3, [r7, #20]
}
 80071fc:	4618      	mov	r0, r3
 80071fe:	3718      	adds	r7, #24
 8007200:	46bd      	mov	sp, r7
 8007202:	bd80      	pop	{r7, pc}
 8007204:	06090030 	.word	0x06090030
 8007208:	08000022 	.word	0x08000022
 800720c:	08007079 	.word	0x08007079

08007210 <CO_ODF_1006>:
/*
 * Function for accessing _Communication cycle period_ (index 0x1006) from SDO server.
 *
 * For more information see file CO_SDO.h.
 */
static CO_SDO_abortCode_t CO_ODF_1006(CO_ODF_arg_t *ODF_arg){
 8007210:	b580      	push	{r7, lr}
 8007212:	b086      	sub	sp, #24
 8007214:	af00      	add	r7, sp, #0
 8007216:	6078      	str	r0, [r7, #4]
    CO_SYNC_t *SYNC;
    uint32_t value;
    CO_SDO_abortCode_t ret = CO_SDO_AB_NONE;
 8007218:	2300      	movs	r3, #0
 800721a:	617b      	str	r3, [r7, #20]

    SYNC = (CO_SYNC_t*) ODF_arg->object;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	613b      	str	r3, [r7, #16]
    value = CO_getUint32(ODF_arg->data);
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	685b      	ldr	r3, [r3, #4]
 8007226:	4618      	mov	r0, r3
 8007228:	f7fe f906 	bl	8005438 <CO_getUint32>
 800722c:	60f8      	str	r0, [r7, #12]

    if(!ODF_arg->reading){
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	7ddb      	ldrb	r3, [r3, #23]
 8007232:	2b00      	cmp	r3, #0
 8007234:	d11f      	bne.n	8007276 <CO_ODF_1006+0x66>
        /* period transition from 0 to something */
        if((SYNC->periodTime == 0) && (value != 0)){
 8007236:	693b      	ldr	r3, [r7, #16]
 8007238:	68db      	ldr	r3, [r3, #12]
 800723a:	2b00      	cmp	r3, #0
 800723c:	d105      	bne.n	800724a <CO_ODF_1006+0x3a>
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	2b00      	cmp	r3, #0
 8007242:	d002      	beq.n	800724a <CO_ODF_1006+0x3a>
            SYNC->counter = 0;
 8007244:	693b      	ldr	r3, [r7, #16]
 8007246:	2200      	movs	r2, #0
 8007248:	761a      	strb	r2, [r3, #24]
        }

        SYNC->periodTime = value;
 800724a:	693b      	ldr	r3, [r7, #16]
 800724c:	68fa      	ldr	r2, [r7, #12]
 800724e:	60da      	str	r2, [r3, #12]
        SYNC->periodTimeoutTime = (value / 2U) * 3U;
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	085a      	lsrs	r2, r3, #1
 8007254:	4613      	mov	r3, r2
 8007256:	005b      	lsls	r3, r3, #1
 8007258:	441a      	add	r2, r3
 800725a:	693b      	ldr	r3, [r7, #16]
 800725c:	611a      	str	r2, [r3, #16]
        /* overflow? */
        if(SYNC->periodTimeoutTime < value){
 800725e:	693b      	ldr	r3, [r7, #16]
 8007260:	691b      	ldr	r3, [r3, #16]
 8007262:	68fa      	ldr	r2, [r7, #12]
 8007264:	429a      	cmp	r2, r3
 8007266:	d903      	bls.n	8007270 <CO_ODF_1006+0x60>
            SYNC->periodTimeoutTime = 0xFFFFFFFFUL;
 8007268:	693b      	ldr	r3, [r7, #16]
 800726a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800726e:	611a      	str	r2, [r3, #16]
        }

        SYNC->timer = 0;
 8007270:	693b      	ldr	r3, [r7, #16]
 8007272:	2200      	movs	r2, #0
 8007274:	61da      	str	r2, [r3, #28]
    }

    return ret;
 8007276:	697b      	ldr	r3, [r7, #20]
}
 8007278:	4618      	mov	r0, r3
 800727a:	3718      	adds	r7, #24
 800727c:	46bd      	mov	sp, r7
 800727e:	bd80      	pop	{r7, pc}

08007280 <CO_ODF_1019>:
/**
 * Function for accessing _Synchronous counter overflow value_ (index 0x1019) from SDO server.
 *
 * For more information see file CO_SDO.h.
 */
static CO_SDO_abortCode_t CO_ODF_1019(CO_ODF_arg_t *ODF_arg){
 8007280:	b580      	push	{r7, lr}
 8007282:	b088      	sub	sp, #32
 8007284:	af02      	add	r7, sp, #8
 8007286:	6078      	str	r0, [r7, #4]
    CO_SYNC_t *SYNC;
    uint8_t value;
    CO_SDO_abortCode_t ret = CO_SDO_AB_NONE;
 8007288:	2300      	movs	r3, #0
 800728a:	617b      	str	r3, [r7, #20]

    SYNC = (CO_SYNC_t*) ODF_arg->object;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	60fb      	str	r3, [r7, #12]
    value = ODF_arg->data[0];
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	685b      	ldr	r3, [r3, #4]
 8007296:	781b      	ldrb	r3, [r3, #0]
 8007298:	72fb      	strb	r3, [r7, #11]

    if(!ODF_arg->reading){
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	7ddb      	ldrb	r3, [r3, #23]
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d129      	bne.n	80072f6 <CO_ODF_1019+0x76>
        uint8_t len = 0U;
 80072a2:	2300      	movs	r3, #0
 80072a4:	74fb      	strb	r3, [r7, #19]

        if(SYNC->periodTime){
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	68db      	ldr	r3, [r3, #12]
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d002      	beq.n	80072b4 <CO_ODF_1019+0x34>
            ret = CO_SDO_AB_DATA_DEV_STATE;
 80072ae:	4b14      	ldr	r3, [pc, #80]	; (8007300 <CO_ODF_1019+0x80>)
 80072b0:	617b      	str	r3, [r7, #20]
 80072b2:	e020      	b.n	80072f6 <CO_ODF_1019+0x76>
        }
        else if((value == 1) || (value > 240 && value <= 255)){
 80072b4:	7afb      	ldrb	r3, [r7, #11]
 80072b6:	2b01      	cmp	r3, #1
 80072b8:	d002      	beq.n	80072c0 <CO_ODF_1019+0x40>
 80072ba:	7afb      	ldrb	r3, [r7, #11]
 80072bc:	2bf0      	cmp	r3, #240	; 0xf0
 80072be:	d902      	bls.n	80072c6 <CO_ODF_1019+0x46>
            ret = CO_SDO_AB_INVALID_VALUE;
 80072c0:	4b10      	ldr	r3, [pc, #64]	; (8007304 <CO_ODF_1019+0x84>)
 80072c2:	617b      	str	r3, [r7, #20]
 80072c4:	e017      	b.n	80072f6 <CO_ODF_1019+0x76>
        }
        else{
            SYNC->counterOverflowValue = value;
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	7afa      	ldrb	r2, [r7, #11]
 80072ca:	751a      	strb	r2, [r3, #20]
            if(value != 0){
 80072cc:	7afb      	ldrb	r3, [r7, #11]
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d001      	beq.n	80072d6 <CO_ODF_1019+0x56>
                len = 1U;
 80072d2:	2301      	movs	r3, #1
 80072d4:	74fb      	strb	r3, [r7, #19]
            }

            SYNC->CANtxBuff = CO_CANtxBufferInit(
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	8e99      	ldrh	r1, [r3, #52]	; 0x34
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	895a      	ldrh	r2, [r3, #10]
 80072e2:	2300      	movs	r3, #0
 80072e4:	9301      	str	r3, [sp, #4]
 80072e6:	7cfb      	ldrb	r3, [r7, #19]
 80072e8:	9300      	str	r3, [sp, #0]
 80072ea:	2300      	movs	r3, #0
 80072ec:	f000 fb97 	bl	8007a1e <CO_CANtxBufferInit>
 80072f0:	4602      	mov	r2, r0
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	631a      	str	r2, [r3, #48]	; 0x30
                    len,                    /* number of data bytes */
                    0);                     /* synchronous message flag bit */
        }
    }

    return ret;
 80072f6:	697b      	ldr	r3, [r7, #20]
}
 80072f8:	4618      	mov	r0, r3
 80072fa:	3718      	adds	r7, #24
 80072fc:	46bd      	mov	sp, r7
 80072fe:	bd80      	pop	{r7, pc}
 8007300:	08000022 	.word	0x08000022
 8007304:	06090030 	.word	0x06090030

08007308 <CO_SYNC_init>:
        uint8_t                 synchronousCounterOverflowValue,
        CO_CANmodule_t         *CANdevRx,
        uint16_t                CANdevRxIdx,
        CO_CANmodule_t         *CANdevTx,
        uint16_t                CANdevTxIdx)
{
 8007308:	b580      	push	{r7, lr}
 800730a:	b08a      	sub	sp, #40	; 0x28
 800730c:	af04      	add	r7, sp, #16
 800730e:	60f8      	str	r0, [r7, #12]
 8007310:	60b9      	str	r1, [r7, #8]
 8007312:	607a      	str	r2, [r7, #4]
 8007314:	603b      	str	r3, [r7, #0]
    uint8_t len = 0;
 8007316:	2300      	movs	r3, #0
 8007318:	75fb      	strb	r3, [r7, #23]

    /* verify arguments */
    if(SYNC==NULL || em==NULL || SDO==NULL || operatingState==NULL ||
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	2b00      	cmp	r3, #0
 800731e:	d00e      	beq.n	800733e <CO_SYNC_init+0x36>
 8007320:	68bb      	ldr	r3, [r7, #8]
 8007322:	2b00      	cmp	r3, #0
 8007324:	d00b      	beq.n	800733e <CO_SYNC_init+0x36>
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	2b00      	cmp	r3, #0
 800732a:	d008      	beq.n	800733e <CO_SYNC_init+0x36>
 800732c:	683b      	ldr	r3, [r7, #0]
 800732e:	2b00      	cmp	r3, #0
 8007330:	d005      	beq.n	800733e <CO_SYNC_init+0x36>
 8007332:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007334:	2b00      	cmp	r3, #0
 8007336:	d002      	beq.n	800733e <CO_SYNC_init+0x36>
        CANdevRx==NULL || CANdevTx==NULL){
 8007338:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800733a:	2b00      	cmp	r3, #0
 800733c:	d102      	bne.n	8007344 <CO_SYNC_init+0x3c>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 800733e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007342:	e08d      	b.n	8007460 <CO_SYNC_init+0x158>
    }

    /* Configure object variables */
    SYNC->isProducer = (COB_ID_SYNCMessage&0x40000000L) ? true : false;
 8007344:	6a3b      	ldr	r3, [r7, #32]
 8007346:	0f9b      	lsrs	r3, r3, #30
 8007348:	b2db      	uxtb	r3, r3
 800734a:	f003 0301 	and.w	r3, r3, #1
 800734e:	b2da      	uxtb	r2, r3
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	721a      	strb	r2, [r3, #8]
    SYNC->COB_ID = COB_ID_SYNCMessage&0x7FF;
 8007354:	6a3b      	ldr	r3, [r7, #32]
 8007356:	b29b      	uxth	r3, r3
 8007358:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800735c:	b29a      	uxth	r2, r3
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	815a      	strh	r2, [r3, #10]

    SYNC->periodTime = communicationCyclePeriod;
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007366:	60da      	str	r2, [r3, #12]
    SYNC->periodTimeoutTime = communicationCyclePeriod / 2 * 3;
 8007368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800736a:	085a      	lsrs	r2, r3, #1
 800736c:	4613      	mov	r3, r2
 800736e:	005b      	lsls	r3, r3, #1
 8007370:	441a      	add	r2, r3
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	611a      	str	r2, [r3, #16]
    /* overflow? */
    if(SYNC->periodTimeoutTime < communicationCyclePeriod) SYNC->periodTimeoutTime = 0xFFFFFFFFL;
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	691b      	ldr	r3, [r3, #16]
 800737a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800737c:	429a      	cmp	r2, r3
 800737e:	d903      	bls.n	8007388 <CO_SYNC_init+0x80>
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007386:	611a      	str	r2, [r3, #16]

    SYNC->counterOverflowValue = synchronousCounterOverflowValue;
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800738e:	751a      	strb	r2, [r3, #20]
    if(synchronousCounterOverflowValue) len = 1;
 8007390:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8007394:	2b00      	cmp	r3, #0
 8007396:	d001      	beq.n	800739c <CO_SYNC_init+0x94>
 8007398:	2301      	movs	r3, #1
 800739a:	75fb      	strb	r3, [r7, #23]

    SYNC->curentSyncTimeIsInsideWindow = true;
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	2201      	movs	r2, #1
 80073a0:	755a      	strb	r2, [r3, #21]

    SYNC->CANrxNew = false;
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	2200      	movs	r2, #0
 80073a6:	759a      	strb	r2, [r3, #22]
    SYNC->CANrxToggle = false;
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	2200      	movs	r2, #0
 80073ac:	75da      	strb	r2, [r3, #23]
    SYNC->timer = 0;
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	2200      	movs	r2, #0
 80073b2:	61da      	str	r2, [r3, #28]
    SYNC->counter = 0;
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	2200      	movs	r2, #0
 80073b8:	761a      	strb	r2, [r3, #24]
    SYNC->receiveError = 0U;
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	2200      	movs	r2, #0
 80073be:	841a      	strh	r2, [r3, #32]

    SYNC->em = em;
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	68ba      	ldr	r2, [r7, #8]
 80073c4:	601a      	str	r2, [r3, #0]
    SYNC->operatingState = operatingState;
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	683a      	ldr	r2, [r7, #0]
 80073ca:	605a      	str	r2, [r3, #4]

    SYNC->CANdevRx = CANdevRx;
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80073d0:	625a      	str	r2, [r3, #36]	; 0x24
    SYNC->CANdevRxIdx = CANdevRxIdx;
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 80073d6:	851a      	strh	r2, [r3, #40]	; 0x28

    /* Configure Object dictionary entry at index 0x1005, 0x1006 and 0x1019 */
    CO_OD_configure(SDO, OD_H1005_COBID_SYNC,        CO_ODF_1005, (void*)SYNC, 0, 0);
 80073d8:	2300      	movs	r3, #0
 80073da:	9301      	str	r3, [sp, #4]
 80073dc:	2300      	movs	r3, #0
 80073de:	9300      	str	r3, [sp, #0]
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	4a21      	ldr	r2, [pc, #132]	; (8007468 <CO_SYNC_init+0x160>)
 80073e4:	f241 0105 	movw	r1, #4101	; 0x1005
 80073e8:	6878      	ldr	r0, [r7, #4]
 80073ea:	f7fe fa27 	bl	800583c <CO_OD_configure>
    CO_OD_configure(SDO, OD_H1006_COMM_CYCL_PERIOD,  CO_ODF_1006, (void*)SYNC, 0, 0);
 80073ee:	2300      	movs	r3, #0
 80073f0:	9301      	str	r3, [sp, #4]
 80073f2:	2300      	movs	r3, #0
 80073f4:	9300      	str	r3, [sp, #0]
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	4a1c      	ldr	r2, [pc, #112]	; (800746c <CO_SYNC_init+0x164>)
 80073fa:	f241 0106 	movw	r1, #4102	; 0x1006
 80073fe:	6878      	ldr	r0, [r7, #4]
 8007400:	f7fe fa1c 	bl	800583c <CO_OD_configure>
    CO_OD_configure(SDO, OD_H1019_SYNC_CNT_OVERFLOW, CO_ODF_1019, (void*)SYNC, 0, 0);
 8007404:	2300      	movs	r3, #0
 8007406:	9301      	str	r3, [sp, #4]
 8007408:	2300      	movs	r3, #0
 800740a:	9300      	str	r3, [sp, #0]
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	4a18      	ldr	r2, [pc, #96]	; (8007470 <CO_SYNC_init+0x168>)
 8007410:	f241 0119 	movw	r1, #4121	; 0x1019
 8007414:	6878      	ldr	r0, [r7, #4]
 8007416:	f7fe fa11 	bl	800583c <CO_OD_configure>

    /* configure SYNC CAN reception */
    CO_CANrxBufferInit(
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	895a      	ldrh	r2, [r3, #10]
 800741e:	8e39      	ldrh	r1, [r7, #48]	; 0x30
 8007420:	4b14      	ldr	r3, [pc, #80]	; (8007474 <CO_SYNC_init+0x16c>)
 8007422:	9302      	str	r3, [sp, #8]
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	9301      	str	r3, [sp, #4]
 8007428:	2300      	movs	r3, #0
 800742a:	9300      	str	r3, [sp, #0]
 800742c:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8007430:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007432:	f000 fa70 	bl	8007916 <CO_CANrxBufferInit>
            0,                      /* rtr */
            (void*)SYNC,            /* object passed to receive function */
            CO_SYNC_receive);       /* this function will process received message */

    /* configure SYNC CAN transmission */
    SYNC->CANdevTx = CANdevTx;
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800743a:	62da      	str	r2, [r3, #44]	; 0x2c
    SYNC->CANdevTxIdx = CANdevTxIdx;
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8007440:	869a      	strh	r2, [r3, #52]	; 0x34
    SYNC->CANtxBuff = CO_CANtxBufferInit(
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	895a      	ldrh	r2, [r3, #10]
 8007446:	8f39      	ldrh	r1, [r7, #56]	; 0x38
 8007448:	2300      	movs	r3, #0
 800744a:	9301      	str	r3, [sp, #4]
 800744c:	7dfb      	ldrb	r3, [r7, #23]
 800744e:	9300      	str	r3, [sp, #0]
 8007450:	2300      	movs	r3, #0
 8007452:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8007454:	f000 fae3 	bl	8007a1e <CO_CANtxBufferInit>
 8007458:	4602      	mov	r2, r0
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	631a      	str	r2, [r3, #48]	; 0x30
            SYNC->COB_ID,           /* CAN identifier */
            0,                      /* rtr */
            len,                    /* number of data bytes */
            0);                     /* synchronous message flag bit */

    return CO_ERROR_NO;
 800745e:	2300      	movs	r3, #0
}
 8007460:	4618      	mov	r0, r3
 8007462:	3718      	adds	r7, #24
 8007464:	46bd      	mov	sp, r7
 8007466:	bd80      	pop	{r7, pc}
 8007468:	08007121 	.word	0x08007121
 800746c:	08007211 	.word	0x08007211
 8007470:	08007281 	.word	0x08007281
 8007474:	08007079 	.word	0x08007079

08007478 <CO_SYNC_process>:
/******************************************************************************/
uint8_t CO_SYNC_process(
        CO_SYNC_t              *SYNC,
        uint32_t                timeDifference_us,
        uint32_t                ObjDict_synchronousWindowLength)
{
 8007478:	b580      	push	{r7, lr}
 800747a:	b086      	sub	sp, #24
 800747c:	af00      	add	r7, sp, #0
 800747e:	60f8      	str	r0, [r7, #12]
 8007480:	60b9      	str	r1, [r7, #8]
 8007482:	607a      	str	r2, [r7, #4]
    uint8_t ret = 0;
 8007484:	2300      	movs	r3, #0
 8007486:	75fb      	strb	r3, [r7, #23]
    uint32_t timerNew;

    if(*SYNC->operatingState == CO_NMT_OPERATIONAL || *SYNC->operatingState == CO_NMT_PRE_OPERATIONAL){
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	685b      	ldr	r3, [r3, #4]
 800748c:	781b      	ldrb	r3, [r3, #0]
 800748e:	2b05      	cmp	r3, #5
 8007490:	d005      	beq.n	800749e <CO_SYNC_process+0x26>
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	685b      	ldr	r3, [r3, #4]
 8007496:	781b      	ldrb	r3, [r3, #0]
 8007498:	2b7f      	cmp	r3, #127	; 0x7f
 800749a:	f040 8084 	bne.w	80075a6 <CO_SYNC_process+0x12e>
        /* update sync timer, no overflow */
        timerNew = SYNC->timer + timeDifference_us;
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	69db      	ldr	r3, [r3, #28]
 80074a2:	68ba      	ldr	r2, [r7, #8]
 80074a4:	4413      	add	r3, r2
 80074a6:	613b      	str	r3, [r7, #16]
        if(timerNew > SYNC->timer) SYNC->timer = timerNew;
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	69db      	ldr	r3, [r3, #28]
 80074ac:	693a      	ldr	r2, [r7, #16]
 80074ae:	429a      	cmp	r2, r3
 80074b0:	d902      	bls.n	80074b8 <CO_SYNC_process+0x40>
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	693a      	ldr	r2, [r7, #16]
 80074b6:	61da      	str	r2, [r3, #28]

        /* was SYNC just received */
        if(SYNC->CANrxNew){
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	7d9b      	ldrb	r3, [r3, #22]
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d007      	beq.n	80074d0 <CO_SYNC_process+0x58>
            SYNC->timer = 0;
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	2200      	movs	r2, #0
 80074c4:	61da      	str	r2, [r3, #28]
            ret = 1;
 80074c6:	2301      	movs	r3, #1
 80074c8:	75fb      	strb	r3, [r7, #23]
            SYNC->CANrxNew = false;
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	2200      	movs	r2, #0
 80074ce:	759a      	strb	r2, [r3, #22]
        }

        /* SYNC producer */
        if(SYNC->isProducer && SYNC->periodTime){
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	7a1b      	ldrb	r3, [r3, #8]
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d034      	beq.n	8007542 <CO_SYNC_process+0xca>
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	68db      	ldr	r3, [r3, #12]
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d030      	beq.n	8007542 <CO_SYNC_process+0xca>
            if(SYNC->timer >= SYNC->periodTime){
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	69da      	ldr	r2, [r3, #28]
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	68db      	ldr	r3, [r3, #12]
 80074e8:	429a      	cmp	r2, r3
 80074ea:	d32a      	bcc.n	8007542 <CO_SYNC_process+0xca>
                if(++SYNC->counter > SYNC->counterOverflowValue) SYNC->counter = 1;
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	7e1b      	ldrb	r3, [r3, #24]
 80074f0:	3301      	adds	r3, #1
 80074f2:	b2da      	uxtb	r2, r3
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	761a      	strb	r2, [r3, #24]
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	7e1a      	ldrb	r2, [r3, #24]
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	7d1b      	ldrb	r3, [r3, #20]
 8007500:	429a      	cmp	r2, r3
 8007502:	d902      	bls.n	800750a <CO_SYNC_process+0x92>
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	2201      	movs	r2, #1
 8007508:	761a      	strb	r2, [r3, #24]
                SYNC->timer = 0;
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	2200      	movs	r2, #0
 800750e:	61da      	str	r2, [r3, #28]
                ret = 1;
 8007510:	2301      	movs	r3, #1
 8007512:	75fb      	strb	r3, [r7, #23]
                SYNC->CANrxToggle = SYNC->CANrxToggle ? false : true;
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	7ddb      	ldrb	r3, [r3, #23]
 8007518:	2b00      	cmp	r3, #0
 800751a:	bf0c      	ite	eq
 800751c:	2301      	moveq	r3, #1
 800751e:	2300      	movne	r3, #0
 8007520:	b2db      	uxtb	r3, r3
 8007522:	461a      	mov	r2, r3
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	75da      	strb	r2, [r3, #23]
                SYNC->CANtxBuff->data[0] = SYNC->counter;
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800752c:	68fa      	ldr	r2, [r7, #12]
 800752e:	7e12      	ldrb	r2, [r2, #24]
 8007530:	715a      	strb	r2, [r3, #5]
                CO_CANsend(SYNC->CANdevTx, SYNC->CANtxBuff);
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800753a:	4619      	mov	r1, r3
 800753c:	4610      	mov	r0, r2
 800753e:	f000 fab1 	bl	8007aa4 <CO_CANsend>
            }
        }

        /* Synchronous PDOs are allowed only inside time window */
        if(ObjDict_synchronousWindowLength){
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d012      	beq.n	800756e <CO_SYNC_process+0xf6>
            if(SYNC->timer > ObjDict_synchronousWindowLength){
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	69db      	ldr	r3, [r3, #28]
 800754c:	687a      	ldr	r2, [r7, #4]
 800754e:	429a      	cmp	r2, r3
 8007550:	d209      	bcs.n	8007566 <CO_SYNC_process+0xee>
                if(SYNC->curentSyncTimeIsInsideWindow){
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	7d5b      	ldrb	r3, [r3, #21]
 8007556:	2b00      	cmp	r3, #0
 8007558:	d001      	beq.n	800755e <CO_SYNC_process+0xe6>
                    ret = 2;
 800755a:	2302      	movs	r3, #2
 800755c:	75fb      	strb	r3, [r7, #23]
                }
                SYNC->curentSyncTimeIsInsideWindow = false;
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	2200      	movs	r2, #0
 8007562:	755a      	strb	r2, [r3, #21]
 8007564:	e006      	b.n	8007574 <CO_SYNC_process+0xfc>
            }
            else{
                SYNC->curentSyncTimeIsInsideWindow = true;
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	2201      	movs	r2, #1
 800756a:	755a      	strb	r2, [r3, #21]
 800756c:	e002      	b.n	8007574 <CO_SYNC_process+0xfc>
            }
        }
        else{
            SYNC->curentSyncTimeIsInsideWindow = true;
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	2201      	movs	r2, #1
 8007572:	755a      	strb	r2, [r3, #21]
        }

        /* Verify timeout of SYNC */
        if(SYNC->periodTime && SYNC->timer > SYNC->periodTimeoutTime && *SYNC->operatingState == CO_NMT_OPERATIONAL)
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	68db      	ldr	r3, [r3, #12]
 8007578:	2b00      	cmp	r3, #0
 800757a:	d018      	beq.n	80075ae <CO_SYNC_process+0x136>
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	69da      	ldr	r2, [r3, #28]
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	691b      	ldr	r3, [r3, #16]
 8007584:	429a      	cmp	r2, r3
 8007586:	d912      	bls.n	80075ae <CO_SYNC_process+0x136>
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	685b      	ldr	r3, [r3, #4]
 800758c:	781b      	ldrb	r3, [r3, #0]
 800758e:	2b05      	cmp	r3, #5
 8007590:	d10d      	bne.n	80075ae <CO_SYNC_process+0x136>
            CO_errorReport(SYNC->em, CO_EM_SYNC_TIME_OUT, CO_EMC_COMMUNICATION, SYNC->timer);
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	6818      	ldr	r0, [r3, #0]
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	69db      	ldr	r3, [r3, #28]
 800759a:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 800759e:	2118      	movs	r1, #24
 80075a0:	f7fb ffbc 	bl	800351c <CO_errorReport>
        if(SYNC->periodTime && SYNC->timer > SYNC->periodTimeoutTime && *SYNC->operatingState == CO_NMT_OPERATIONAL)
 80075a4:	e003      	b.n	80075ae <CO_SYNC_process+0x136>
    }
    else {
        SYNC->CANrxNew = false;
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	2200      	movs	r2, #0
 80075aa:	759a      	strb	r2, [r3, #22]
 80075ac:	e000      	b.n	80075b0 <CO_SYNC_process+0x138>
        if(SYNC->periodTime && SYNC->timer > SYNC->periodTimeoutTime && *SYNC->operatingState == CO_NMT_OPERATIONAL)
 80075ae:	bf00      	nop
    }

    /* verify error from receive function */
    if(SYNC->receiveError != 0U){
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	8c1b      	ldrh	r3, [r3, #32]
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d00b      	beq.n	80075d0 <CO_SYNC_process+0x158>
        CO_errorReport(SYNC->em, CO_EM_SYNC_LENGTH, CO_EMC_SYNC_DATA_LENGTH, (uint32_t)SYNC->receiveError);
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	6818      	ldr	r0, [r3, #0]
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	8c1b      	ldrh	r3, [r3, #32]
 80075c0:	f248 2240 	movw	r2, #33344	; 0x8240
 80075c4:	2119      	movs	r1, #25
 80075c6:	f7fb ffa9 	bl	800351c <CO_errorReport>
        SYNC->receiveError = 0U;
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	2200      	movs	r2, #0
 80075ce:	841a      	strh	r2, [r3, #32]
    }

    return ret;
 80075d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80075d2:	4618      	mov	r0, r3
 80075d4:	3718      	adds	r7, #24
 80075d6:	46bd      	mov	sp, r7
 80075d8:	bd80      	pop	{r7, pc}

080075da <prepareTxHeader>:
 * \param [in]	buffer ponyer to CO_CANtx_t with CANopen configuration data
 *
 * \ingroup CO_driver
 ******************************************************************************/
void prepareTxHeader(CAN_TxHeaderTypeDef *TxHeader, CO_CANtx_t *buffer)
{
 80075da:	b480      	push	{r7}
 80075dc:	b083      	sub	sp, #12
 80075de:	af00      	add	r7, sp, #0
 80075e0:	6078      	str	r0, [r7, #4]
 80075e2:	6039      	str	r1, [r7, #0]
	/* Map buffer data to the HAL CAN tx header data*/
	TxHeader->ExtId = 0u;
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	2200      	movs	r2, #0
 80075e8:	605a      	str	r2, [r3, #4]
	TxHeader->IDE = 0;
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	2200      	movs	r2, #0
 80075ee:	609a      	str	r2, [r3, #8]
	TxHeader->DLC = buffer->DLC;
 80075f0:	683b      	ldr	r3, [r7, #0]
 80075f2:	791b      	ldrb	r3, [r3, #4]
 80075f4:	461a      	mov	r2, r3
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	611a      	str	r2, [r3, #16]
	TxHeader->StdId = ( buffer->ident >> 2 );
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	089a      	lsrs	r2, r3, #2
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	601a      	str	r2, [r3, #0]
	TxHeader->RTR = ( buffer->ident & 0x2 );
 8007604:	683b      	ldr	r3, [r7, #0]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	f003 0202 	and.w	r2, r3, #2
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	60da      	str	r2, [r3, #12]
}
 8007610:	bf00      	nop
 8007612:	370c      	adds	r7, #12
 8007614:	46bd      	mov	sp, r7
 8007616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761a:	4770      	bx	lr

0800761c <HAL_CAN_RxFifo0MsgPendingCallback>:

/* \brief 	Cube MX callbacks for Fifo0 and Fifo1
 * \details It is assumed that only one CANmodule is (CO->CANmodule[0]) is used.
 */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800761c:	b580      	push	{r7, lr}
 800761e:	b082      	sub	sp, #8
 8007620:	af00      	add	r7, sp, #0
 8007622:	6078      	str	r0, [r7, #4]
	if(RxFifo_Callback_CanModule_p != NULL)
 8007624:	4b06      	ldr	r3, [pc, #24]	; (8007640 <HAL_CAN_RxFifo0MsgPendingCallback+0x24>)
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d004      	beq.n	8007636 <HAL_CAN_RxFifo0MsgPendingCallback+0x1a>
	{
		CO_CANinterrupt_Rx(RxFifo_Callback_CanModule_p);
 800762c:	4b04      	ldr	r3, [pc, #16]	; (8007640 <HAL_CAN_RxFifo0MsgPendingCallback+0x24>)
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	4618      	mov	r0, r3
 8007632:	f000 fb59 	bl	8007ce8 <CO_CANinterrupt_Rx>
		 *but for some reason interrupts get activated as soon as HAL_NVIC_EnableIRQ is called.
		 *According to Cube CAN docs HAL_CAN_ActivateNotification should be executed to
		 *activate callbacks.
		 */
	}
}
 8007636:	bf00      	nop
 8007638:	3708      	adds	r7, #8
 800763a:	46bd      	mov	sp, r7
 800763c:	bd80      	pop	{r7, pc}
 800763e:	bf00      	nop
 8007640:	2000050c 	.word	0x2000050c

08007644 <HAL_CAN_RxFifo1MsgPendingCallback>:

void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8007644:	b580      	push	{r7, lr}
 8007646:	b082      	sub	sp, #8
 8007648:	af00      	add	r7, sp, #0
 800764a:	6078      	str	r0, [r7, #4]
	if(RxFifo_Callback_CanModule_p != NULL)
 800764c:	4b06      	ldr	r3, [pc, #24]	; (8007668 <HAL_CAN_RxFifo1MsgPendingCallback+0x24>)
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	2b00      	cmp	r3, #0
 8007652:	d004      	beq.n	800765e <HAL_CAN_RxFifo1MsgPendingCallback+0x1a>
	{
		CO_CANinterrupt_Rx(RxFifo_Callback_CanModule_p);
 8007654:	4b04      	ldr	r3, [pc, #16]	; (8007668 <HAL_CAN_RxFifo1MsgPendingCallback+0x24>)
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	4618      	mov	r0, r3
 800765a:	f000 fb45 	bl	8007ce8 <CO_CANinterrupt_Rx>
	}
	else
	{
		;//TODO add assert here
	}
}
 800765e:	bf00      	nop
 8007660:	3708      	adds	r7, #8
 8007662:	46bd      	mov	sp, r7
 8007664:	bd80      	pop	{r7, pc}
 8007666:	bf00      	nop
 8007668:	2000050c 	.word	0x2000050c

0800766c <CO_CANsetConfigurationMode>:

void CO_CANsetConfigurationMode(int32_t CANbaseAddress){
 800766c:	b480      	push	{r7}
 800766e:	b083      	sub	sp, #12
 8007670:	af00      	add	r7, sp, #0
 8007672:	6078      	str	r0, [r7, #4]
	/* Put CAN module in configuration mode */
	/* HAL is responsible for that */
}
 8007674:	bf00      	nop
 8007676:	370c      	adds	r7, #12
 8007678:	46bd      	mov	sp, r7
 800767a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800767e:	4770      	bx	lr

08007680 <CO_CANsetNormalMode>:

/******************************************************************************/
CO_ReturnError_t CO_CANsetNormalMode(CO_CANmodule_t *CANmodule){
 8007680:	b580      	push	{r7, lr}
 8007682:	b084      	sub	sp, #16
 8007684:	af00      	add	r7, sp, #0
 8007686:	6078      	str	r0, [r7, #4]
	/* Put CAN module in normal mode */

	CO_ReturnError_t Error = CO_ERROR_NO;
 8007688:	2300      	movs	r3, #0
 800768a:	73fb      	strb	r3, [r7, #15]
	if(HAL_CAN_Start(CANmodule->CANbaseAddress) != HAL_OK)
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	4618      	mov	r0, r3
 8007692:	f001 fda2 	bl	80091da <HAL_CAN_Start>
 8007696:	4603      	mov	r3, r0
 8007698:	2b00      	cmp	r3, #0
 800769a:	d001      	beq.n	80076a0 <CO_CANsetNormalMode+0x20>
	{
		/* Start Error */
		Error = CO_ERROR_HAL;
 800769c:	23f1      	movs	r3, #241	; 0xf1
 800769e:	73fb      	strb	r3, [r7, #15]
	}

	/* Enable CAN interrupts */

	   HAL_NVIC_SetPriority(CAN1_TX_IRQn, 1, 0);
 80076a0:	2200      	movs	r2, #0
 80076a2:	2101      	movs	r1, #1
 80076a4:	2013      	movs	r0, #19
 80076a6:	f002 fb95 	bl	8009dd4 <HAL_NVIC_SetPriority>
	   HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 80076aa:	2013      	movs	r0, #19
 80076ac:	f002 fbae 	bl	8009e0c <HAL_NVIC_EnableIRQ>
	   HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 1, 0);
 80076b0:	2200      	movs	r2, #0
 80076b2:	2101      	movs	r1, #1
 80076b4:	2014      	movs	r0, #20
 80076b6:	f002 fb8d 	bl	8009dd4 <HAL_NVIC_SetPriority>
	   HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80076ba:	2014      	movs	r0, #20
 80076bc:	f002 fba6 	bl	8009e0c <HAL_NVIC_EnableIRQ>
	   HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 1, 0);
 80076c0:	2200      	movs	r2, #0
 80076c2:	2101      	movs	r1, #1
 80076c4:	2015      	movs	r0, #21
 80076c6:	f002 fb85 	bl	8009dd4 <HAL_NVIC_SetPriority>
	   HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 80076ca:	2015      	movs	r0, #21
 80076cc:	f002 fb9e 	bl	8009e0c <HAL_NVIC_EnableIRQ>

	if(HAL_CAN_ActivateNotification( CANmodule->CANbaseAddress,
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	2113      	movs	r1, #19
 80076d6:	4618      	mov	r0, r3
 80076d8:	f002 f82e 	bl	8009738 <HAL_CAN_ActivateNotification>
 80076dc:	4603      	mov	r3, r0
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d001      	beq.n	80076e6 <CO_CANsetNormalMode+0x66>
			CAN_IT_RX_FIFO1_MSG_PENDING |
			CAN_IT_TX_MAILBOX_EMPTY)
			!= HAL_OK)
	{
		/* Notification Error */
		Error = CO_ERROR_HAL;
 80076e2:	23f1      	movs	r3, #241	; 0xf1
 80076e4:	73fb      	strb	r3, [r7, #15]
	}

	CANmodule->CANnormal = true;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	2201      	movs	r2, #1
 80076ea:	749a      	strb	r2, [r3, #18]
	return Error;
 80076ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80076f0:	4618      	mov	r0, r3
 80076f2:	3710      	adds	r7, #16
 80076f4:	46bd      	mov	sp, r7
 80076f6:	bd80      	pop	{r7, pc}

080076f8 <CO_CANmodule_init>:
		CO_CANrx_t              rxArray[],
		uint16_t                rxSize,
		CO_CANtx_t              txArray[],
		uint16_t                txSize,
		uint16_t                CANbitRate)
{
 80076f8:	b580      	push	{r7, lr}
 80076fa:	b086      	sub	sp, #24
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	60f8      	str	r0, [r7, #12]
 8007700:	60b9      	str	r1, [r7, #8]
 8007702:	607a      	str	r2, [r7, #4]
 8007704:	807b      	strh	r3, [r7, #2]
	uint16_t i;

	/* verify arguments */
	if(CANmodule==NULL || rxArray==NULL || txArray==NULL)
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	2b00      	cmp	r3, #0
 800770a:	d005      	beq.n	8007718 <CO_CANmodule_init+0x20>
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	2b00      	cmp	r3, #0
 8007710:	d002      	beq.n	8007718 <CO_CANmodule_init+0x20>
 8007712:	6a3b      	ldr	r3, [r7, #32]
 8007714:	2b00      	cmp	r3, #0
 8007716:	d102      	bne.n	800771e <CO_CANmodule_init+0x26>
	{
		return CO_ERROR_ILLEGAL_ARGUMENT;
 8007718:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800771c:	e0df      	b.n	80078de <CO_CANmodule_init+0x1e6>
	else
	{
		;//do nothing
	}

	RxFifo_Callback_CanModule_p = CANmodule;
 800771e:	4a72      	ldr	r2, [pc, #456]	; (80078e8 <CO_CANmodule_init+0x1f0>)
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	6013      	str	r3, [r2, #0]

	/* Configure object variables */
	CANmodule->CANbaseAddress = (CAN_HandleTypeDef*)HALCanObject;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	68ba      	ldr	r2, [r7, #8]
 8007728:	601a      	str	r2, [r3, #0]
	CANmodule->rxArray = rxArray;
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	687a      	ldr	r2, [r7, #4]
 800772e:	605a      	str	r2, [r3, #4]
	CANmodule->rxSize = rxSize;
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	887a      	ldrh	r2, [r7, #2]
 8007734:	811a      	strh	r2, [r3, #8]
	CANmodule->txArray = txArray;
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	6a3a      	ldr	r2, [r7, #32]
 800773a:	60da      	str	r2, [r3, #12]
	CANmodule->txSize = txSize;
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8007740:	821a      	strh	r2, [r3, #16]
	CANmodule->CANnormal = false;
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	2200      	movs	r2, #0
 8007746:	749a      	strb	r2, [r3, #18]
	CANmodule->useCANrxFilters = false;
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	2200      	movs	r2, #0
 800774c:	74da      	strb	r2, [r3, #19]
	CANmodule->bufferInhibitFlag = false;
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	2200      	movs	r2, #0
 8007752:	751a      	strb	r2, [r3, #20]
	CANmodule->firstCANtxMessage = true;
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	2201      	movs	r2, #1
 8007758:	755a      	strb	r2, [r3, #21]
	CANmodule->CANtxCount = 0U;
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	2200      	movs	r2, #0
 800775e:	82da      	strh	r2, [r3, #22]
	CANmodule->errOld = 0U;
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	2200      	movs	r2, #0
 8007764:	619a      	str	r2, [r3, #24]
	CANmodule->em = NULL;
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	2200      	movs	r2, #0
 800776a:	61da      	str	r2, [r3, #28]

	for(i=0U; i<rxSize; i++)
 800776c:	2300      	movs	r3, #0
 800776e:	82fb      	strh	r3, [r7, #22]
 8007770:	e016      	b.n	80077a0 <CO_CANmodule_init+0xa8>
	{
		rxArray[i].ident = 0U;
 8007772:	8afa      	ldrh	r2, [r7, #22]
 8007774:	4613      	mov	r3, r2
 8007776:	005b      	lsls	r3, r3, #1
 8007778:	4413      	add	r3, r2
 800777a:	009b      	lsls	r3, r3, #2
 800777c:	461a      	mov	r2, r3
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	4413      	add	r3, r2
 8007782:	2200      	movs	r2, #0
 8007784:	801a      	strh	r2, [r3, #0]
		rxArray[i].pFunct = NULL;
 8007786:	8afa      	ldrh	r2, [r7, #22]
 8007788:	4613      	mov	r3, r2
 800778a:	005b      	lsls	r3, r3, #1
 800778c:	4413      	add	r3, r2
 800778e:	009b      	lsls	r3, r3, #2
 8007790:	461a      	mov	r2, r3
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	4413      	add	r3, r2
 8007796:	2200      	movs	r2, #0
 8007798:	609a      	str	r2, [r3, #8]
	for(i=0U; i<rxSize; i++)
 800779a:	8afb      	ldrh	r3, [r7, #22]
 800779c:	3301      	adds	r3, #1
 800779e:	82fb      	strh	r3, [r7, #22]
 80077a0:	8afa      	ldrh	r2, [r7, #22]
 80077a2:	887b      	ldrh	r3, [r7, #2]
 80077a4:	429a      	cmp	r2, r3
 80077a6:	d3e4      	bcc.n	8007772 <CO_CANmodule_init+0x7a>
	}

	for(i=0U; i<txSize; i++)
 80077a8:	2300      	movs	r3, #0
 80077aa:	82fb      	strh	r3, [r7, #22]
 80077ac:	e008      	b.n	80077c0 <CO_CANmodule_init+0xc8>
	{
		txArray[i].bufferFull = false;
 80077ae:	8afb      	ldrh	r3, [r7, #22]
 80077b0:	011b      	lsls	r3, r3, #4
 80077b2:	6a3a      	ldr	r2, [r7, #32]
 80077b4:	4413      	add	r3, r2
 80077b6:	2200      	movs	r2, #0
 80077b8:	735a      	strb	r2, [r3, #13]
	for(i=0U; i<txSize; i++)
 80077ba:	8afb      	ldrh	r3, [r7, #22]
 80077bc:	3301      	adds	r3, #1
 80077be:	82fb      	strh	r3, [r7, #22]
 80077c0:	8afa      	ldrh	r2, [r7, #22]
 80077c2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80077c4:	429a      	cmp	r2, r3
 80077c6:	d3f2      	bcc.n	80077ae <CO_CANmodule_init+0xb6>
	}

	/* Configure CAN module registers */
	/* Configuration is handled by CubeMX HAL*/
	CO_CANmodule_disable(CANmodule);
 80077c8:	68f8      	ldr	r0, [r7, #12]
 80077ca:	f000 f891 	bl	80078f0 <CO_CANmodule_disable>
	HAL_CAN_MspDeInit(CANmodule->CANbaseAddress);
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	4618      	mov	r0, r3
 80077d4:	f7f9 fd3c 	bl	8001250 <HAL_CAN_MspDeInit>
	HAL_CAN_MspInit(CANmodule->CANbaseAddress); /* NVIC and GPIO */
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	4618      	mov	r0, r3
 80077de:	f7f9 fcf3 	bl	80011c8 <HAL_CAN_MspInit>
	CANmodule->CANbaseAddress->Init.TransmitFifoPriority = DISABLE;
	CANmodule->CANbaseAddress->Init.TimeSeg2 = CAN_BS2_2TQ;
	CANmodule->CANbaseAddress->Init.TimeSeg1 = CAN_BS1_2TQ;
	*/

	CANmodule->CANbaseAddress->Instance = CAN1;
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	4a41      	ldr	r2, [pc, #260]	; (80078ec <CO_CANmodule_init+0x1f4>)
 80077e8:	601a      	str	r2, [r3, #0]
	//CANmodule->CANbaseAddress->Prescaler = 40;
	CANmodule->CANbaseAddress->Init.Mode = CAN_MODE_NORMAL;
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	2200      	movs	r2, #0
 80077f0:	609a      	str	r2, [r3, #8]
	CANmodule->CANbaseAddress->Init.SyncJumpWidth = CAN_SJW_1TQ;
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	2200      	movs	r2, #0
 80077f8:	60da      	str	r2, [r3, #12]
	CANmodule->CANbaseAddress->Init.TimeSeg1 = CAN_BS1_2TQ;
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8007802:	611a      	str	r2, [r3, #16]
	CANmodule->CANbaseAddress->Init.TimeSeg2 = CAN_BS2_2TQ;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800780c:	615a      	str	r2, [r3, #20]
	CANmodule->CANbaseAddress->Init.TimeTriggeredMode = DISABLE;
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	2200      	movs	r2, #0
 8007814:	761a      	strb	r2, [r3, #24]
	CANmodule->CANbaseAddress->Init.AutoBusOff = DISABLE;
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	2200      	movs	r2, #0
 800781c:	765a      	strb	r2, [r3, #25]
	CANmodule->CANbaseAddress->Init.AutoWakeUp = DISABLE;
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	2200      	movs	r2, #0
 8007824:	769a      	strb	r2, [r3, #26]
	CANmodule->CANbaseAddress->Init.AutoRetransmission = ENABLE;
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	2201      	movs	r2, #1
 800782c:	76da      	strb	r2, [r3, #27]
	CANmodule->CANbaseAddress->Init.ReceiveFifoLocked = DISABLE;
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	2200      	movs	r2, #0
 8007834:	771a      	strb	r2, [r3, #28]
	CANmodule->CANbaseAddress->Init.TransmitFifoPriority = DISABLE;
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	2200      	movs	r2, #0
 800783c:	775a      	strb	r2, [r3, #29]
    50 		 	0.0000		100			16				13		2		87.5		  0x001c0063
    20 		 	0.0000		250			16				13		2		87.5		  0x0007018f
    10 		 	0.0000		500			16				13		2		87.5		  0x001c01f3
	 */

	uint32_t Prescaler = 125; //500;
 800783e:	237d      	movs	r3, #125	; 0x7d
 8007840:	613b      	str	r3, [r7, #16]

	switch(CANbitRate) {
 8007842:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007844:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007848:	d01d      	beq.n	8007886 <CO_CANmodule_init+0x18e>
 800784a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800784e:	dc33      	bgt.n	80078b8 <CO_CANmodule_init+0x1c0>
 8007850:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8007854:	d01a      	beq.n	800788c <CO_CANmodule_init+0x194>
 8007856:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800785a:	dc2d      	bgt.n	80078b8 <CO_CANmodule_init+0x1c0>
 800785c:	2bfa      	cmp	r3, #250	; 0xfa
 800785e:	d018      	beq.n	8007892 <CO_CANmodule_init+0x19a>
 8007860:	2bfa      	cmp	r3, #250	; 0xfa
 8007862:	dc29      	bgt.n	80078b8 <CO_CANmodule_init+0x1c0>
 8007864:	2b7d      	cmp	r3, #125	; 0x7d
 8007866:	d017      	beq.n	8007898 <CO_CANmodule_init+0x1a0>
 8007868:	2b7d      	cmp	r3, #125	; 0x7d
 800786a:	dc25      	bgt.n	80078b8 <CO_CANmodule_init+0x1c0>
 800786c:	2b64      	cmp	r3, #100	; 0x64
 800786e:	d016      	beq.n	800789e <CO_CANmodule_init+0x1a6>
 8007870:	2b64      	cmp	r3, #100	; 0x64
 8007872:	dc21      	bgt.n	80078b8 <CO_CANmodule_init+0x1c0>
 8007874:	2b32      	cmp	r3, #50	; 0x32
 8007876:	d015      	beq.n	80078a4 <CO_CANmodule_init+0x1ac>
 8007878:	2b32      	cmp	r3, #50	; 0x32
 800787a:	dc1d      	bgt.n	80078b8 <CO_CANmodule_init+0x1c0>
 800787c:	2b0a      	cmp	r3, #10
 800787e:	d017      	beq.n	80078b0 <CO_CANmodule_init+0x1b8>
 8007880:	2b14      	cmp	r3, #20
 8007882:	d012      	beq.n	80078aa <CO_CANmodule_init+0x1b2>
 8007884:	e018      	b.n	80078b8 <CO_CANmodule_init+0x1c0>
	case 1000:
		Prescaler = 5;
 8007886:	2305      	movs	r3, #5
 8007888:	613b      	str	r3, [r7, #16]
		break;
 800788a:	e018      	b.n	80078be <CO_CANmodule_init+0x1c6>
	case 500:
		Prescaler = 10;
 800788c:	230a      	movs	r3, #10
 800788e:	613b      	str	r3, [r7, #16]
		break;
 8007890:	e015      	b.n	80078be <CO_CANmodule_init+0x1c6>
	case 250:
		Prescaler = 20;
 8007892:	2314      	movs	r3, #20
 8007894:	613b      	str	r3, [r7, #16]
		break;
 8007896:	e012      	b.n	80078be <CO_CANmodule_init+0x1c6>
	case 125:
		Prescaler = 40;
 8007898:	2328      	movs	r3, #40	; 0x28
 800789a:	613b      	str	r3, [r7, #16]
		break;
 800789c:	e00f      	b.n	80078be <CO_CANmodule_init+0x1c6>
	case 100:
		Prescaler = 50;
 800789e:	2332      	movs	r3, #50	; 0x32
 80078a0:	613b      	str	r3, [r7, #16]
		break;
 80078a2:	e00c      	b.n	80078be <CO_CANmodule_init+0x1c6>
	case 50:
		Prescaler = 100;
 80078a4:	2364      	movs	r3, #100	; 0x64
 80078a6:	613b      	str	r3, [r7, #16]
		break;
 80078a8:	e009      	b.n	80078be <CO_CANmodule_init+0x1c6>
	case 20:
		Prescaler = 250;
 80078aa:	23fa      	movs	r3, #250	; 0xfa
 80078ac:	613b      	str	r3, [r7, #16]
		break;
 80078ae:	e006      	b.n	80078be <CO_CANmodule_init+0x1c6>
	case 10:
		Prescaler = 500;
 80078b0:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80078b4:	613b      	str	r3, [r7, #16]
		break;
 80078b6:	e002      	b.n	80078be <CO_CANmodule_init+0x1c6>

	default :
		return  CO_ERROR_ILLEGAL_BAUDRATE;
 80078b8:	f06f 0303 	mvn.w	r3, #3
 80078bc:	e00f      	b.n	80078de <CO_CANmodule_init+0x1e6>
	}

	CANmodule->CANbaseAddress->Init.Prescaler = Prescaler;
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	693a      	ldr	r2, [r7, #16]
 80078c4:	605a      	str	r2, [r3, #4]

	if (HAL_CAN_Init(CANmodule->CANbaseAddress) != HAL_OK)
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	4618      	mov	r0, r3
 80078cc:	f001 fac0 	bl	8008e50 <HAL_CAN_Init>
 80078d0:	4603      	mov	r3, r0
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d002      	beq.n	80078dc <CO_CANmodule_init+0x1e4>
	{
		//_Error_Handler(__FILE__, __LINE__);
		return CO_ERROR_HAL;
 80078d6:	f06f 030e 	mvn.w	r3, #14
 80078da:	e000      	b.n	80078de <CO_CANmodule_init+0x1e6>
	}

	return CO_ERROR_NO;
 80078dc:	2300      	movs	r3, #0
}
 80078de:	4618      	mov	r0, r3
 80078e0:	3718      	adds	r7, #24
 80078e2:	46bd      	mov	sp, r7
 80078e4:	bd80      	pop	{r7, pc}
 80078e6:	bf00      	nop
 80078e8:	2000050c 	.word	0x2000050c
 80078ec:	40006400 	.word	0x40006400

080078f0 <CO_CANmodule_disable>:


/******************************************************************************/
void CO_CANmodule_disable(CO_CANmodule_t *CANmodule){
 80078f0:	b580      	push	{r7, lr}
 80078f2:	b082      	sub	sp, #8
 80078f4:	af00      	add	r7, sp, #0
 80078f6:	6078      	str	r0, [r7, #4]
	/* turn off the module */
	/* handled by CubeMX HAL*/
	HAL_CAN_DeactivateNotification(CANmodule->CANbaseAddress ,
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	2113      	movs	r1, #19
 80078fe:	4618      	mov	r0, r3
 8007900:	f001 ff40 	bl	8009784 <HAL_CAN_DeactivateNotification>
			CAN_IT_RX_FIFO0_MSG_PENDING |
			CAN_IT_RX_FIFO1_MSG_PENDING |
			CAN_IT_TX_MAILBOX_EMPTY);
	HAL_CAN_Stop(CANmodule->CANbaseAddress);
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	4618      	mov	r0, r3
 800790a:	f001 fcaa 	bl	8009262 <HAL_CAN_Stop>
}
 800790e:	bf00      	nop
 8007910:	3708      	adds	r7, #8
 8007912:	46bd      	mov	sp, r7
 8007914:	bd80      	pop	{r7, pc}

08007916 <CO_CANrxBufferInit>:
		uint16_t                ident,
		uint16_t                mask,
		bool_t                  rtr,
		void                   *object,
		void                  (*pFunct)(void *object, const CO_CANrxMsg_t *message))
{
 8007916:	b580      	push	{r7, lr}
 8007918:	b090      	sub	sp, #64	; 0x40
 800791a:	af00      	add	r7, sp, #0
 800791c:	60f8      	str	r0, [r7, #12]
 800791e:	4608      	mov	r0, r1
 8007920:	4611      	mov	r1, r2
 8007922:	461a      	mov	r2, r3
 8007924:	4603      	mov	r3, r0
 8007926:	817b      	strh	r3, [r7, #10]
 8007928:	460b      	mov	r3, r1
 800792a:	813b      	strh	r3, [r7, #8]
 800792c:	4613      	mov	r3, r2
 800792e:	80fb      	strh	r3, [r7, #6]
	CO_ReturnError_t ret = CO_ERROR_NO;
 8007930:	2300      	movs	r3, #0
 8007932:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if((CANmodule!=NULL) && (object!=NULL) && (pFunct!=NULL) && (index < CANmodule->rxSize)){
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	2b00      	cmp	r3, #0
 800793a:	d065      	beq.n	8007a08 <CO_CANrxBufferInit+0xf2>
 800793c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800793e:	2b00      	cmp	r3, #0
 8007940:	d062      	beq.n	8007a08 <CO_CANrxBufferInit+0xf2>
 8007942:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007944:	2b00      	cmp	r3, #0
 8007946:	d05f      	beq.n	8007a08 <CO_CANrxBufferInit+0xf2>
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	891b      	ldrh	r3, [r3, #8]
 800794c:	897a      	ldrh	r2, [r7, #10]
 800794e:	429a      	cmp	r2, r3
 8007950:	d25a      	bcs.n	8007a08 <CO_CANrxBufferInit+0xf2>
		/* buffer, which will be configured */
		CO_CANrx_t *buffer = &CANmodule->rxArray[index];
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	6859      	ldr	r1, [r3, #4]
 8007956:	897a      	ldrh	r2, [r7, #10]
 8007958:	4613      	mov	r3, r2
 800795a:	005b      	lsls	r3, r3, #1
 800795c:	4413      	add	r3, r2
 800795e:	009b      	lsls	r3, r3, #2
 8007960:	440b      	add	r3, r1
 8007962:	63bb      	str	r3, [r7, #56]	; 0x38

		/* Configure object variables */
		buffer->object = object;
 8007964:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007966:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007968:	605a      	str	r2, [r3, #4]
		buffer->pFunct = pFunct;
 800796a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800796c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800796e:	609a      	str	r2, [r3, #8]

		/* CAN identifier and CAN mask, bit aligned with CAN module. Different on different microcontrollers. */
		buffer->ident = (ident & 0x07FF) << 2;
 8007970:	893b      	ldrh	r3, [r7, #8]
 8007972:	009b      	lsls	r3, r3, #2
 8007974:	b29a      	uxth	r2, r3
 8007976:	f641 73fc 	movw	r3, #8188	; 0x1ffc
 800797a:	4013      	ands	r3, r2
 800797c:	b29a      	uxth	r2, r3
 800797e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007980:	801a      	strh	r2, [r3, #0]
		if (rtr)
 8007982:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8007986:	2b00      	cmp	r3, #0
 8007988:	d006      	beq.n	8007998 <CO_CANrxBufferInit+0x82>
		{
			buffer->ident |= 0x02;
 800798a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800798c:	881b      	ldrh	r3, [r3, #0]
 800798e:	f043 0302 	orr.w	r3, r3, #2
 8007992:	b29a      	uxth	r2, r3
 8007994:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007996:	801a      	strh	r2, [r3, #0]
		}
		buffer->mask = (mask & 0x07FF) << 2;
 8007998:	88fb      	ldrh	r3, [r7, #6]
 800799a:	009b      	lsls	r3, r3, #2
 800799c:	b29a      	uxth	r2, r3
 800799e:	f641 73fc 	movw	r3, #8188	; 0x1ffc
 80079a2:	4013      	ands	r3, r2
 80079a4:	b29a      	uxth	r2, r3
 80079a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079a8:	805a      	strh	r2, [r3, #2]
		buffer->mask |= 0x02;
 80079aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079ac:	885b      	ldrh	r3, [r3, #2]
 80079ae:	f043 0302 	orr.w	r3, r3, #2
 80079b2:	b29a      	uxth	r2, r3
 80079b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079b6:	805a      	strh	r2, [r3, #2]

		/* Set CAN hardware module filter and mask. */
		if(CANmodule->useCANrxFilters)
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	7cdb      	ldrb	r3, [r3, #19]
 80079bc:	b2db      	uxtb	r3, r3
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d126      	bne.n	8007a10 <CO_CANrxBufferInit+0xfa>
		else
		{
			/*no hardware filters*/
			CAN_FilterTypeDef FilterConfig;

			FilterConfig.FilterBank = 0;
 80079c2:	2300      	movs	r3, #0
 80079c4:	627b      	str	r3, [r7, #36]	; 0x24
			FilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80079c6:	2300      	movs	r3, #0
 80079c8:	62bb      	str	r3, [r7, #40]	; 0x28
			FilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80079ca:	2301      	movs	r3, #1
 80079cc:	62fb      	str	r3, [r7, #44]	; 0x2c
			FilterConfig.FilterIdHigh = 0x033<<5;
 80079ce:	f44f 63cc 	mov.w	r3, #1632	; 0x660
 80079d2:	613b      	str	r3, [r7, #16]
			FilterConfig.FilterIdLow = 0x0;
 80079d4:	2300      	movs	r3, #0
 80079d6:	617b      	str	r3, [r7, #20]
			FilterConfig.FilterMaskIdHigh = 0x0;
 80079d8:	2300      	movs	r3, #0
 80079da:	61bb      	str	r3, [r7, #24]
			FilterConfig.FilterMaskIdLow = 0x0;
 80079dc:	2300      	movs	r3, #0
 80079de:	61fb      	str	r3, [r7, #28]
			FilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 80079e0:	2300      	movs	r3, #0
 80079e2:	623b      	str	r3, [r7, #32]
			FilterConfig.FilterActivation = ENABLE;
 80079e4:	2301      	movs	r3, #1
 80079e6:	633b      	str	r3, [r7, #48]	; 0x30
			FilterConfig.SlaveStartFilterBank = 14;
 80079e8:	230e      	movs	r3, #14
 80079ea:	637b      	str	r3, [r7, #52]	; 0x34

			if(HAL_CAN_ConfigFilter(CANmodule->CANbaseAddress, &FilterConfig)!=HAL_OK)
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	f107 0210 	add.w	r2, r7, #16
 80079f4:	4611      	mov	r1, r2
 80079f6:	4618      	mov	r0, r3
 80079f8:	f001 fb25 	bl	8009046 <HAL_CAN_ConfigFilter>
 80079fc:	4603      	mov	r3, r0
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d006      	beq.n	8007a10 <CO_CANrxBufferInit+0xfa>
			{
				return CO_ERROR_HAL;
 8007a02:	f06f 030e 	mvn.w	r3, #14
 8007a06:	e006      	b.n	8007a16 <CO_CANrxBufferInit+0x100>
			}
		}
	}
	else
	{
		ret = CO_ERROR_ILLEGAL_ARGUMENT;
 8007a08:	23ff      	movs	r3, #255	; 0xff
 8007a0a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8007a0e:	e000      	b.n	8007a12 <CO_CANrxBufferInit+0xfc>
	if((CANmodule!=NULL) && (object!=NULL) && (pFunct!=NULL) && (index < CANmodule->rxSize)){
 8007a10:	bf00      	nop
	}
	return ret;
 8007a12:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 8007a16:	4618      	mov	r0, r3
 8007a18:	3740      	adds	r7, #64	; 0x40
 8007a1a:	46bd      	mov	sp, r7
 8007a1c:	bd80      	pop	{r7, pc}

08007a1e <CO_CANtxBufferInit>:
		uint16_t                index,
		uint16_t                ident,
		bool_t                  rtr,
		uint8_t                 noOfBytes,
		bool_t                  syncFlag)
{
 8007a1e:	b480      	push	{r7}
 8007a20:	b087      	sub	sp, #28
 8007a22:	af00      	add	r7, sp, #0
 8007a24:	60f8      	str	r0, [r7, #12]
 8007a26:	4608      	mov	r0, r1
 8007a28:	4611      	mov	r1, r2
 8007a2a:	461a      	mov	r2, r3
 8007a2c:	4603      	mov	r3, r0
 8007a2e:	817b      	strh	r3, [r7, #10]
 8007a30:	460b      	mov	r3, r1
 8007a32:	813b      	strh	r3, [r7, #8]
 8007a34:	4613      	mov	r3, r2
 8007a36:	71fb      	strb	r3, [r7, #7]
	CO_CANtx_t *buffer = NULL;
 8007a38:	2300      	movs	r3, #0
 8007a3a:	617b      	str	r3, [r7, #20]

	if((CANmodule != NULL) && (index < CANmodule->txSize)){
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d029      	beq.n	8007a96 <CO_CANtxBufferInit+0x78>
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	8a1b      	ldrh	r3, [r3, #16]
 8007a46:	897a      	ldrh	r2, [r7, #10]
 8007a48:	429a      	cmp	r2, r3
 8007a4a:	d224      	bcs.n	8007a96 <CO_CANtxBufferInit+0x78>
		/* get specific buffer */
		buffer = &CANmodule->txArray[index];
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	68da      	ldr	r2, [r3, #12]
 8007a50:	897b      	ldrh	r3, [r7, #10]
 8007a52:	011b      	lsls	r3, r3, #4
 8007a54:	4413      	add	r3, r2
 8007a56:	617b      	str	r3, [r7, #20]

		/* CAN identifier, DLC and rtr, bit aligned with CAN module transmit buffer.*/

		buffer->ident &= 0x7FF;
 8007a58:	697b      	ldr	r3, [r7, #20]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8007a60:	697b      	ldr	r3, [r7, #20]
 8007a62:	601a      	str	r2, [r3, #0]
		buffer->ident = ident << 2;
 8007a64:	893b      	ldrh	r3, [r7, #8]
 8007a66:	009b      	lsls	r3, r3, #2
 8007a68:	461a      	mov	r2, r3
 8007a6a:	697b      	ldr	r3, [r7, #20]
 8007a6c:	601a      	str	r2, [r3, #0]
		if (rtr) buffer->ident |= 0x02;
 8007a6e:	79fb      	ldrb	r3, [r7, #7]
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d005      	beq.n	8007a80 <CO_CANtxBufferInit+0x62>
 8007a74:	697b      	ldr	r3, [r7, #20]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	f043 0202 	orr.w	r2, r3, #2
 8007a7c:	697b      	ldr	r3, [r7, #20]
 8007a7e:	601a      	str	r2, [r3, #0]

		buffer->DLC = noOfBytes;
 8007a80:	697b      	ldr	r3, [r7, #20]
 8007a82:	f897 2020 	ldrb.w	r2, [r7, #32]
 8007a86:	711a      	strb	r2, [r3, #4]
		buffer->bufferFull = false;
 8007a88:	697b      	ldr	r3, [r7, #20]
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	735a      	strb	r2, [r3, #13]
		buffer->syncFlag = syncFlag;
 8007a8e:	697b      	ldr	r3, [r7, #20]
 8007a90:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8007a94:	739a      	strb	r2, [r3, #14]
	}

	return buffer;
 8007a96:	697b      	ldr	r3, [r7, #20]
}
 8007a98:	4618      	mov	r0, r3
 8007a9a:	371c      	adds	r7, #28
 8007a9c:	46bd      	mov	sp, r7
 8007a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa2:	4770      	bx	lr

08007aa4 <CO_CANsend>:

/******************************************************************************/
CO_ReturnError_t CO_CANsend(CO_CANmodule_t *CANmodule, CO_CANtx_t *buffer)
{
 8007aa4:	b580      	push	{r7, lr}
 8007aa6:	b088      	sub	sp, #32
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	6078      	str	r0, [r7, #4]
 8007aac:	6039      	str	r1, [r7, #0]
	CO_ReturnError_t err = CO_ERROR_NO;
 8007aae:	2300      	movs	r3, #0
 8007ab0:	77fb      	strb	r3, [r7, #31]

	/* Verify overflow */
	if(buffer->bufferFull){
 8007ab2:	683b      	ldr	r3, [r7, #0]
 8007ab4:	7b5b      	ldrb	r3, [r3, #13]
 8007ab6:	b2db      	uxtb	r3, r3
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d00f      	beq.n	8007adc <CO_CANsend+0x38>
		if(!CANmodule->firstCANtxMessage){
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	7d5b      	ldrb	r3, [r3, #21]
 8007ac0:	b2db      	uxtb	r3, r3
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d108      	bne.n	8007ad8 <CO_CANsend+0x34>
			/* don't set error, if bootup message is still on buffers */
			CO_errorReport((CO_EM_t*)CANmodule->em, CO_EM_CAN_TX_OVERFLOW, CO_EMC_CAN_OVERRUN, buffer->ident);
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	69d8      	ldr	r0, [r3, #28]
 8007aca:	683b      	ldr	r3, [r7, #0]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	f248 1210 	movw	r2, #33040	; 0x8110
 8007ad2:	2114      	movs	r1, #20
 8007ad4:	f7fb fd22 	bl	800351c <CO_errorReport>
		}
		err = CO_ERROR_TX_OVERFLOW;
 8007ad8:	23f7      	movs	r3, #247	; 0xf7
 8007ada:	77fb      	strb	r3, [r7, #31]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007adc:	f3ef 8310 	mrs	r3, PRIMASK
 8007ae0:	617b      	str	r3, [r7, #20]
  return(result);
 8007ae2:	697b      	ldr	r3, [r7, #20]
	}

	uint32_t TxMailboxNum;
	/* if CAN TX buffer is free, send message */
	CO_LOCK_CAN_SEND();
 8007ae4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 8007ae6:	b672      	cpsid	i
}
 8007ae8:	bf00      	nop

	prepareTxHeader(&TxHeader, buffer);
 8007aea:	6839      	ldr	r1, [r7, #0]
 8007aec:	481c      	ldr	r0, [pc, #112]	; (8007b60 <CO_CANsend+0xbc>)
 8007aee:	f7ff fd74 	bl	80075da <prepareTxHeader>

	if ((CANmodule->CANtxCount == 0) &&
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	8adb      	ldrh	r3, [r3, #22]
 8007af6:	b29b      	uxth	r3, r3
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d11b      	bne.n	8007b34 <CO_CANsend+0x90>
			(HAL_CAN_GetTxMailboxesFreeLevel(CANmodule->CANbaseAddress) > 0 )) {
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	4618      	mov	r0, r3
 8007b02:	f001 fcd2 	bl	80094aa <HAL_CAN_GetTxMailboxesFreeLevel>
 8007b06:	4603      	mov	r3, r0
	if ((CANmodule->CANtxCount == 0) &&
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d013      	beq.n	8007b34 <CO_CANsend+0x90>
		CANmodule->bufferInhibitFlag = buffer->syncFlag;
 8007b0c:	683b      	ldr	r3, [r7, #0]
 8007b0e:	7b9b      	ldrb	r3, [r3, #14]
 8007b10:	b2da      	uxtb	r2, r3
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	751a      	strb	r2, [r3, #20]

		if( HAL_CAN_AddTxMessage(CANmodule->CANbaseAddress,
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	6818      	ldr	r0, [r3, #0]
 8007b1a:	683b      	ldr	r3, [r7, #0]
 8007b1c:	1d5a      	adds	r2, r3, #5
 8007b1e:	f107 030c 	add.w	r3, r7, #12
 8007b22:	490f      	ldr	r1, [pc, #60]	; (8007b60 <CO_CANsend+0xbc>)
 8007b24:	f001 fbe6 	bl	80092f4 <HAL_CAN_AddTxMessage>
 8007b28:	4603      	mov	r3, r0
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d00c      	beq.n	8007b48 <CO_CANsend+0xa4>
				&TxHeader,
				&buffer->data[0],
				&TxMailboxNum)
				!= HAL_OK)
		{
			err = CO_ERROR_HAL;
 8007b2e:	23f1      	movs	r3, #241	; 0xf1
 8007b30:	77fb      	strb	r3, [r7, #31]
		if( HAL_CAN_AddTxMessage(CANmodule->CANbaseAddress,
 8007b32:	e009      	b.n	8007b48 <CO_CANsend+0xa4>
		}
	}
	/* if no buffer is free, message will be sent in the task */
	else
	{
		buffer->bufferFull = true;
 8007b34:	683b      	ldr	r3, [r7, #0]
 8007b36:	2201      	movs	r2, #1
 8007b38:	735a      	strb	r2, [r3, #13]
		CANmodule->CANtxCount++;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	8adb      	ldrh	r3, [r3, #22]
 8007b3e:	b29b      	uxth	r3, r3
 8007b40:	3301      	adds	r3, #1
 8007b42:	b29a      	uxth	r2, r3
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	82da      	strh	r2, [r3, #22]
 8007b48:	69bb      	ldr	r3, [r7, #24]
 8007b4a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b4c:	693b      	ldr	r3, [r7, #16]
 8007b4e:	f383 8810 	msr	PRIMASK, r3
}
 8007b52:	bf00      	nop
	}
	CO_UNLOCK_CAN_SEND();

	return err;
 8007b54:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8007b58:	4618      	mov	r0, r3
 8007b5a:	3720      	adds	r7, #32
 8007b5c:	46bd      	mov	sp, r7
 8007b5e:	bd80      	pop	{r7, pc}
 8007b60:	20000510 	.word	0x20000510

08007b64 <CO_CANclearPendingSyncPDOs>:


/******************************************************************************/
void CO_CANclearPendingSyncPDOs(CO_CANmodule_t *CANmodule)
{
 8007b64:	b580      	push	{r7, lr}
 8007b66:	b088      	sub	sp, #32
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	6078      	str	r0, [r7, #4]
	uint32_t tpdoDeleted = 0U;
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007b70:	f3ef 8310 	mrs	r3, PRIMASK
 8007b74:	60fb      	str	r3, [r7, #12]
  return(result);
 8007b76:	68fb      	ldr	r3, [r7, #12]

	CO_LOCK_CAN_SEND();
 8007b78:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8007b7a:	b672      	cpsid	i
}
 8007b7c:	bf00      	nop
      {
    	HAL_CAN_AbortTxRequest(CANmodule->);
      }
	 */

	if(/*messageIsOnCanBuffer && */CANmodule->bufferInhibitFlag){
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	7d1b      	ldrb	r3, [r3, #20]
 8007b82:	b2db      	uxtb	r3, r3
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d004      	beq.n	8007b92 <CO_CANclearPendingSyncPDOs+0x2e>
		/* clear TXREQ */
		CANmodule->bufferInhibitFlag = false;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	751a      	strb	r2, [r3, #20]
		tpdoDeleted = 1U;
 8007b8e:	2301      	movs	r3, #1
 8007b90:	61fb      	str	r3, [r7, #28]
	}
	/* delete also pending synchronous TPDOs in TX buffers */
	if(CANmodule->CANtxCount != 0U){
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	8adb      	ldrh	r3, [r3, #22]
 8007b96:	b29b      	uxth	r3, r3
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d025      	beq.n	8007be8 <CO_CANclearPendingSyncPDOs+0x84>
		uint16_t i;
		CO_CANtx_t *buffer = &CANmodule->txArray[0];
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	68db      	ldr	r3, [r3, #12]
 8007ba0:	617b      	str	r3, [r7, #20]
		for(i = CANmodule->txSize; i > 0U; i--){
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	8a1b      	ldrh	r3, [r3, #16]
 8007ba6:	837b      	strh	r3, [r7, #26]
 8007ba8:	e01b      	b.n	8007be2 <CO_CANclearPendingSyncPDOs+0x7e>
			if(buffer->bufferFull){
 8007baa:	697b      	ldr	r3, [r7, #20]
 8007bac:	7b5b      	ldrb	r3, [r3, #13]
 8007bae:	b2db      	uxtb	r3, r3
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d010      	beq.n	8007bd6 <CO_CANclearPendingSyncPDOs+0x72>
				if(buffer->syncFlag){
 8007bb4:	697b      	ldr	r3, [r7, #20]
 8007bb6:	7b9b      	ldrb	r3, [r3, #14]
 8007bb8:	b2db      	uxtb	r3, r3
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d00b      	beq.n	8007bd6 <CO_CANclearPendingSyncPDOs+0x72>
					buffer->bufferFull = false;
 8007bbe:	697b      	ldr	r3, [r7, #20]
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	735a      	strb	r2, [r3, #13]
					CANmodule->CANtxCount--;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	8adb      	ldrh	r3, [r3, #22]
 8007bc8:	b29b      	uxth	r3, r3
 8007bca:	3b01      	subs	r3, #1
 8007bcc:	b29a      	uxth	r2, r3
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	82da      	strh	r2, [r3, #22]
					tpdoDeleted = 2U;
 8007bd2:	2302      	movs	r3, #2
 8007bd4:	61fb      	str	r3, [r7, #28]
				}
			}
			buffer++;
 8007bd6:	697b      	ldr	r3, [r7, #20]
 8007bd8:	3310      	adds	r3, #16
 8007bda:	617b      	str	r3, [r7, #20]
		for(i = CANmodule->txSize; i > 0U; i--){
 8007bdc:	8b7b      	ldrh	r3, [r7, #26]
 8007bde:	3b01      	subs	r3, #1
 8007be0:	837b      	strh	r3, [r7, #26]
 8007be2:	8b7b      	ldrh	r3, [r7, #26]
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d1e0      	bne.n	8007baa <CO_CANclearPendingSyncPDOs+0x46>
 8007be8:	693b      	ldr	r3, [r7, #16]
 8007bea:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007bec:	68bb      	ldr	r3, [r7, #8]
 8007bee:	f383 8810 	msr	PRIMASK, r3
}
 8007bf2:	bf00      	nop
		}
	}
	CO_UNLOCK_CAN_SEND();


	if(tpdoDeleted != 0U){
 8007bf4:	69fb      	ldr	r3, [r7, #28]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d007      	beq.n	8007c0a <CO_CANclearPendingSyncPDOs+0xa6>
		CO_errorReport((CO_EM_t*)CANmodule->em, CO_EM_TPDO_OUTSIDE_WINDOW, CO_EMC_COMMUNICATION, tpdoDeleted);
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	69d8      	ldr	r0, [r3, #28]
 8007bfe:	69fb      	ldr	r3, [r7, #28]
 8007c00:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8007c04:	2115      	movs	r1, #21
 8007c06:	f7fb fc89 	bl	800351c <CO_errorReport>
	}
}
 8007c0a:	bf00      	nop
 8007c0c:	3720      	adds	r7, #32
 8007c0e:	46bd      	mov	sp, r7
 8007c10:	bd80      	pop	{r7, pc}

08007c12 <CO_CANverifyErrors>:


/******************************************************************************/
void CO_CANverifyErrors(CO_CANmodule_t *CANmodule){
 8007c12:	b580      	push	{r7, lr}
 8007c14:	b086      	sub	sp, #24
 8007c16:	af00      	add	r7, sp, #0
 8007c18:	6078      	str	r0, [r7, #4]
	CO_EM_t* em = (CO_EM_t*)CANmodule->em;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	69db      	ldr	r3, [r3, #28]
 8007c1e:	617b      	str	r3, [r7, #20]
	uint32_t HalCanErrorCode = CANmodule->CANbaseAddress->ErrorCode;
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c26:	613b      	str	r3, [r7, #16]

	if(CANmodule->errOld != HalCanErrorCode)
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	699b      	ldr	r3, [r3, #24]
 8007c2c:	693a      	ldr	r2, [r7, #16]
 8007c2e:	429a      	cmp	r2, r3
 8007c30:	d055      	beq.n	8007cde <CO_CANverifyErrors+0xcc>
	{
		CANmodule->errOld = HalCanErrorCode;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	693a      	ldr	r2, [r7, #16]
 8007c36:	619a      	str	r2, [r3, #24]
		if(HalCanErrorCode & HAL_CAN_ERROR_BOF)
 8007c38:	693b      	ldr	r3, [r7, #16]
 8007c3a:	f003 0304 	and.w	r3, r3, #4
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d007      	beq.n	8007c52 <CO_CANverifyErrors+0x40>
		{                               /* bus off */
			CO_errorReport(em, CO_EM_CAN_TX_BUS_OFF, CO_EMC_BUS_OFF_RECOVERED, HalCanErrorCode);
 8007c42:	693b      	ldr	r3, [r7, #16]
 8007c44:	f248 1240 	movw	r2, #33088	; 0x8140
 8007c48:	2112      	movs	r1, #18
 8007c4a:	6978      	ldr	r0, [r7, #20]
 8007c4c:	f7fb fc66 	bl	800351c <CO_errorReport>
 8007c50:	e034      	b.n	8007cbc <CO_CANverifyErrors+0xaa>
		}
		else{                                               /* not bus off */
			CO_errorReset(em, CO_EM_CAN_TX_BUS_OFF, HalCanErrorCode);
 8007c52:	693a      	ldr	r2, [r7, #16]
 8007c54:	2112      	movs	r1, #18
 8007c56:	6978      	ldr	r0, [r7, #20]
 8007c58:	f7fb fd07 	bl	800366a <CO_errorReset>

			if(HalCanErrorCode & HAL_CAN_ERROR_EWG)
 8007c5c:	693b      	ldr	r3, [r7, #16]
 8007c5e:	f003 0301 	and.w	r3, r3, #1
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d005      	beq.n	8007c72 <CO_CANverifyErrors+0x60>
			{     											/* bus warning */
				CO_errorReport(em, CO_EM_CAN_BUS_WARNING, CO_EMC_NO_ERROR, HalCanErrorCode);
 8007c66:	693b      	ldr	r3, [r7, #16]
 8007c68:	2200      	movs	r2, #0
 8007c6a:	2101      	movs	r1, #1
 8007c6c:	6978      	ldr	r0, [r7, #20]
 8007c6e:	f7fb fc55 	bl	800351c <CO_errorReport>
			}
			else
			{
				//do nothing
			}
			if(HalCanErrorCode & HAL_CAN_ERROR_EPV)
 8007c72:	693b      	ldr	r3, [r7, #16]
 8007c74:	f003 0302 	and.w	r3, r3, #2
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d00c      	beq.n	8007c96 <CO_CANverifyErrors+0x84>
			{      											/* TX/RX bus passive */
				if(!CANmodule->firstCANtxMessage)
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	7d5b      	ldrb	r3, [r3, #21]
 8007c80:	b2db      	uxtb	r3, r3
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d11a      	bne.n	8007cbc <CO_CANverifyErrors+0xaa>
				{
					CO_errorReport(em, CO_EM_CAN_TX_BUS_PASSIVE, CO_EMC_CAN_PASSIVE, HalCanErrorCode);
 8007c86:	693b      	ldr	r3, [r7, #16]
 8007c88:	f248 1220 	movw	r2, #33056	; 0x8120
 8007c8c:	2107      	movs	r1, #7
 8007c8e:	6978      	ldr	r0, [r7, #20]
 8007c90:	f7fb fc44 	bl	800351c <CO_errorReport>
 8007c94:	e012      	b.n	8007cbc <CO_CANverifyErrors+0xaa>
				{
					//do nothing
				}
			}
			else{
				bool_t isError = CO_isError(em, CO_EM_CAN_TX_BUS_PASSIVE);
 8007c96:	2107      	movs	r1, #7
 8007c98:	6978      	ldr	r0, [r7, #20]
 8007c9a:	f7fb fd88 	bl	80037ae <CO_isError>
 8007c9e:	4603      	mov	r3, r0
 8007ca0:	73fb      	strb	r3, [r7, #15]
				if(isError)
 8007ca2:	7bfb      	ldrb	r3, [r7, #15]
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d009      	beq.n	8007cbc <CO_CANverifyErrors+0xaa>
				{
					CO_errorReset(em, CO_EM_CAN_TX_BUS_PASSIVE, HalCanErrorCode);
 8007ca8:	693a      	ldr	r2, [r7, #16]
 8007caa:	2107      	movs	r1, #7
 8007cac:	6978      	ldr	r0, [r7, #20]
 8007cae:	f7fb fcdc 	bl	800366a <CO_errorReset>
					CO_errorReset(em, CO_EM_CAN_TX_OVERFLOW, HalCanErrorCode);
 8007cb2:	693a      	ldr	r2, [r7, #16]
 8007cb4:	2114      	movs	r1, #20
 8007cb6:	6978      	ldr	r0, [r7, #20]
 8007cb8:	f7fb fcd7 	bl	800366a <CO_errorReset>
				//do nothing
			}

		}

		if((HalCanErrorCode & HAL_CAN_ERROR_RX_FOV0) || (HalCanErrorCode & HAL_CAN_ERROR_RX_FOV1))
 8007cbc:	693b      	ldr	r3, [r7, #16]
 8007cbe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d104      	bne.n	8007cd0 <CO_CANverifyErrors+0xbe>
 8007cc6:	693b      	ldr	r3, [r7, #16]
 8007cc8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d006      	beq.n	8007cde <CO_CANverifyErrors+0xcc>
		{                                 					/* CAN RX bus overflow */
			CO_errorReport(em, CO_EM_CAN_RXB_OVERFLOW, CO_EMC_CAN_OVERRUN, HalCanErrorCode);
 8007cd0:	693b      	ldr	r3, [r7, #16]
 8007cd2:	f248 1210 	movw	r2, #33040	; 0x8110
 8007cd6:	2113      	movs	r1, #19
 8007cd8:	6978      	ldr	r0, [r7, #20]
 8007cda:	f7fb fc1f 	bl	800351c <CO_errorReport>
		else
		{
			//do nothing
		}
	}
}
 8007cde:	bf00      	nop
 8007ce0:	3718      	adds	r7, #24
 8007ce2:	46bd      	mov	sp, r7
 8007ce4:	bd80      	pop	{r7, pc}
	...

08007ce8 <CO_CANinterrupt_Rx>:

/*Interrupt handlers*/
/******************************************************************************/
void CO_CANinterrupt_Rx(const CO_CANmodule_t *CANmodule)
{
 8007ce8:	b580      	push	{r7, lr}
 8007cea:	b086      	sub	sp, #24
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	6078      	str	r0, [r7, #4]
	/* receive interrupt */

	static CO_CANrxMsg_t CANmessage;
	bool_t msgMatched = false;
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	75fb      	strb	r3, [r7, #23]
	CO_CANrx_t *MsgBuff = CANmodule->rxArray; /* receive message buffer from CO_CANmodule_t object. */
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	685b      	ldr	r3, [r3, #4]
 8007cf8:	613b      	str	r3, [r7, #16]
	HAL_CAN_GetRxMessage(CANmodule->CANbaseAddress, CAN_RX_FIFO0, &CANmessage.RxHeader, &CANmessage.data[0]);
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	6818      	ldr	r0, [r3, #0]
 8007cfe:	4b25      	ldr	r3, [pc, #148]	; (8007d94 <CO_CANinterrupt_Rx+0xac>)
 8007d00:	4a25      	ldr	r2, [pc, #148]	; (8007d98 <CO_CANinterrupt_Rx+0xb0>)
 8007d02:	2100      	movs	r1, #0
 8007d04:	f001 fc06 	bl	8009514 <HAL_CAN_GetRxMessage>

	/*dirty hack, consider change to a pointer here*/
	CANmessage.DLC = (uint8_t)CANmessage.RxHeader.DLC;
 8007d08:	4b23      	ldr	r3, [pc, #140]	; (8007d98 <CO_CANinterrupt_Rx+0xb0>)
 8007d0a:	691b      	ldr	r3, [r3, #16]
 8007d0c:	b2da      	uxtb	r2, r3
 8007d0e:	4b22      	ldr	r3, [pc, #136]	; (8007d98 <CO_CANinterrupt_Rx+0xb0>)
 8007d10:	f883 2020 	strb.w	r2, [r3, #32]
	CANmessage.ident = CANmessage.RxHeader.StdId;
 8007d14:	4b20      	ldr	r3, [pc, #128]	; (8007d98 <CO_CANinterrupt_Rx+0xb0>)
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	4a1f      	ldr	r2, [pc, #124]	; (8007d98 <CO_CANinterrupt_Rx+0xb0>)
 8007d1a:	61d3      	str	r3, [r2, #28]

	uint32_t index;
	/* Search rxArray form CANmodule for the same CAN-ID. */
	for (index = 0; index < CANmodule->rxSize; index++)
 8007d1c:	2300      	movs	r3, #0
 8007d1e:	60fb      	str	r3, [r7, #12]
 8007d20:	e01d      	b.n	8007d5e <CO_CANinterrupt_Rx+0x76>
	{
		uint16_t msg = (((uint16_t)(CANmessage.RxHeader.StdId << 2)) | (uint16_t)(CANmessage.RxHeader.RTR));
 8007d22:	4b1d      	ldr	r3, [pc, #116]	; (8007d98 <CO_CANinterrupt_Rx+0xb0>)
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	b29b      	uxth	r3, r3
 8007d28:	009b      	lsls	r3, r3, #2
 8007d2a:	b29a      	uxth	r2, r3
 8007d2c:	4b1a      	ldr	r3, [pc, #104]	; (8007d98 <CO_CANinterrupt_Rx+0xb0>)
 8007d2e:	68db      	ldr	r3, [r3, #12]
 8007d30:	b29b      	uxth	r3, r3
 8007d32:	4313      	orrs	r3, r2
 8007d34:	817b      	strh	r3, [r7, #10]
		if (((msg ^ MsgBuff->ident) & MsgBuff->mask) == 0)
 8007d36:	693b      	ldr	r3, [r7, #16]
 8007d38:	881a      	ldrh	r2, [r3, #0]
 8007d3a:	897b      	ldrh	r3, [r7, #10]
 8007d3c:	4053      	eors	r3, r2
 8007d3e:	b29a      	uxth	r2, r3
 8007d40:	693b      	ldr	r3, [r7, #16]
 8007d42:	885b      	ldrh	r3, [r3, #2]
 8007d44:	4013      	ands	r3, r2
 8007d46:	b29b      	uxth	r3, r3
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d102      	bne.n	8007d52 <CO_CANinterrupt_Rx+0x6a>
		{
			msgMatched = true;
 8007d4c:	2301      	movs	r3, #1
 8007d4e:	75fb      	strb	r3, [r7, #23]
			break;
 8007d50:	e00b      	b.n	8007d6a <CO_CANinterrupt_Rx+0x82>
		}
		MsgBuff++;
 8007d52:	693b      	ldr	r3, [r7, #16]
 8007d54:	330c      	adds	r3, #12
 8007d56:	613b      	str	r3, [r7, #16]
	for (index = 0; index < CANmodule->rxSize; index++)
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	3301      	adds	r3, #1
 8007d5c:	60fb      	str	r3, [r7, #12]
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	891b      	ldrh	r3, [r3, #8]
 8007d62:	461a      	mov	r2, r3
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	4293      	cmp	r3, r2
 8007d68:	d3db      	bcc.n	8007d22 <CO_CANinterrupt_Rx+0x3a>
	}

	/* Call specific function, which will process the message */
	if(msgMatched && (MsgBuff != NULL) && (MsgBuff->pFunct != NULL))
 8007d6a:	7dfb      	ldrb	r3, [r7, #23]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d00d      	beq.n	8007d8c <CO_CANinterrupt_Rx+0xa4>
 8007d70:	693b      	ldr	r3, [r7, #16]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d00a      	beq.n	8007d8c <CO_CANinterrupt_Rx+0xa4>
 8007d76:	693b      	ldr	r3, [r7, #16]
 8007d78:	689b      	ldr	r3, [r3, #8]
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d006      	beq.n	8007d8c <CO_CANinterrupt_Rx+0xa4>
	{
		MsgBuff->pFunct(MsgBuff->object, &CANmessage);
 8007d7e:	693b      	ldr	r3, [r7, #16]
 8007d80:	689b      	ldr	r3, [r3, #8]
 8007d82:	693a      	ldr	r2, [r7, #16]
 8007d84:	6852      	ldr	r2, [r2, #4]
 8007d86:	4904      	ldr	r1, [pc, #16]	; (8007d98 <CO_CANinterrupt_Rx+0xb0>)
 8007d88:	4610      	mov	r0, r2
 8007d8a:	4798      	blx	r3
	//                buffer++;
	//            }
	//        }

	/*CubeMx HAL is responsible for clearing interrupt flags and all the dirty work. */
}
 8007d8c:	bf00      	nop
 8007d8e:	3718      	adds	r7, #24
 8007d90:	46bd      	mov	sp, r7
 8007d92:	bd80      	pop	{r7, pc}
 8007d94:	20000549 	.word	0x20000549
 8007d98:	20000528 	.word	0x20000528

08007d9c <CO_CANpolling_Tx>:


void CO_CANpolling_Tx(CO_CANmodule_t *CANmodule)
{
 8007d9c:	b580      	push	{r7, lr}
 8007d9e:	b086      	sub	sp, #24
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	6078      	str	r0, [r7, #4]
	if (HAL_CAN_GetTxMailboxesFreeLevel((CAN_HandleTypeDef*)CANmodule->CANbaseAddress) > 0)
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	4618      	mov	r0, r3
 8007daa:	f001 fb7e 	bl	80094aa <HAL_CAN_GetTxMailboxesFreeLevel>
 8007dae:	4603      	mov	r3, r0
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d047      	beq.n	8007e44 <CO_CANpolling_Tx+0xa8>
	{
		/* First CAN message (bootup) was sent successfully */
		CANmodule->firstCANtxMessage = false;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	2200      	movs	r2, #0
 8007db8:	755a      	strb	r2, [r3, #21]
		/* Clear flag from previous message */
		CANmodule->bufferInhibitFlag = false;
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	2200      	movs	r2, #0
 8007dbe:	751a      	strb	r2, [r3, #20]
		/* Are there any new messages waiting to be send */
		if(CANmodule->CANtxCount > 0U)
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	8adb      	ldrh	r3, [r3, #22]
 8007dc4:	b29b      	uxth	r3, r3
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d03c      	beq.n	8007e44 <CO_CANpolling_Tx+0xa8>
		{
			uint16_t i;             /* index of transmitting message */

			/* first buffer */
			CO_CANtx_t *buffer = &CANmodule->txArray[0];
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	68db      	ldr	r3, [r3, #12]
 8007dce:	613b      	str	r3, [r7, #16]
			/* search through whole array of pointers to transmit message buffers. */
			for(i = CANmodule->txSize; i > 0U; i--)
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	8a1b      	ldrh	r3, [r3, #16]
 8007dd4:	82fb      	strh	r3, [r7, #22]
 8007dd6:	e02a      	b.n	8007e2e <CO_CANpolling_Tx+0x92>
			{
				/* if message buffer is full, send it. */
				if(buffer->bufferFull)
 8007dd8:	693b      	ldr	r3, [r7, #16]
 8007dda:	7b5b      	ldrb	r3, [r3, #13]
 8007ddc:	b2db      	uxtb	r3, r3
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d01f      	beq.n	8007e22 <CO_CANpolling_Tx+0x86>
				{

					/* Copy message to CAN buffer */
					CANmodule->bufferInhibitFlag = buffer->syncFlag;
 8007de2:	693b      	ldr	r3, [r7, #16]
 8007de4:	7b9b      	ldrb	r3, [r3, #14]
 8007de6:	b2da      	uxtb	r2, r3
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	751a      	strb	r2, [r3, #20]

					uint32_t TxMailboxNum;

					prepareTxHeader(&TxHeader, buffer);
 8007dec:	6939      	ldr	r1, [r7, #16]
 8007dee:	4817      	ldr	r0, [pc, #92]	; (8007e4c <CO_CANpolling_Tx+0xb0>)
 8007df0:	f7ff fbf3 	bl	80075da <prepareTxHeader>
					if( HAL_CAN_AddTxMessage(CANmodule->CANbaseAddress,
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	6818      	ldr	r0, [r3, #0]
 8007df8:	693b      	ldr	r3, [r7, #16]
 8007dfa:	1d5a      	adds	r2, r3, #5
 8007dfc:	f107 030c 	add.w	r3, r7, #12
 8007e00:	4912      	ldr	r1, [pc, #72]	; (8007e4c <CO_CANpolling_Tx+0xb0>)
 8007e02:	f001 fa77 	bl	80092f4 <HAL_CAN_AddTxMessage>
 8007e06:	4603      	mov	r3, r0
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d114      	bne.n	8007e36 <CO_CANpolling_Tx+0x9a>
					{
						;//do nothing
					}
					else
					{
						buffer->bufferFull = false;
 8007e0c:	693b      	ldr	r3, [r7, #16]
 8007e0e:	2200      	movs	r2, #0
 8007e10:	735a      	strb	r2, [r3, #13]
						CANmodule->CANtxCount--;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	8adb      	ldrh	r3, [r3, #22]
 8007e16:	b29b      	uxth	r3, r3
 8007e18:	3b01      	subs	r3, #1
 8007e1a:	b29a      	uxth	r2, r3
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	82da      	strh	r2, [r3, #22]
					}

					break;                      /* exit for loop */
 8007e20:	e009      	b.n	8007e36 <CO_CANpolling_Tx+0x9a>
				}
				else
				{
					/*do nothing*/;
				}
				buffer++;
 8007e22:	693b      	ldr	r3, [r7, #16]
 8007e24:	3310      	adds	r3, #16
 8007e26:	613b      	str	r3, [r7, #16]
			for(i = CANmodule->txSize; i > 0U; i--)
 8007e28:	8afb      	ldrh	r3, [r7, #22]
 8007e2a:	3b01      	subs	r3, #1
 8007e2c:	82fb      	strh	r3, [r7, #22]
 8007e2e:	8afb      	ldrh	r3, [r7, #22]
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d1d1      	bne.n	8007dd8 <CO_CANpolling_Tx+0x3c>
 8007e34:	e000      	b.n	8007e38 <CO_CANpolling_Tx+0x9c>
					break;                      /* exit for loop */
 8007e36:	bf00      	nop
			}/* end of for loop */

			/* Clear counter if no more messages */
			if(i == 0U)
 8007e38:	8afb      	ldrh	r3, [r7, #22]
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d102      	bne.n	8007e44 <CO_CANpolling_Tx+0xa8>
			{
				CANmodule->CANtxCount = 0U;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	2200      	movs	r2, #0
 8007e42:	82da      	strh	r2, [r3, #22]
			{
				/*do nothing*/;
			}
		}
	}
}
 8007e44:	bf00      	nop
 8007e46:	3718      	adds	r7, #24
 8007e48:	46bd      	mov	sp, r7
 8007e4a:	bd80      	pop	{r7, pc}
 8007e4c:	20000510 	.word	0x20000510

08007e50 <crc16_ccitt>:
/******************************************************************************/
unsigned short crc16_ccitt(
        const unsigned char     block[],
        unsigned int            blockLength,
        unsigned short          crc)
{
 8007e50:	b480      	push	{r7}
 8007e52:	b087      	sub	sp, #28
 8007e54:	af00      	add	r7, sp, #0
 8007e56:	60f8      	str	r0, [r7, #12]
 8007e58:	60b9      	str	r1, [r7, #8]
 8007e5a:	4613      	mov	r3, r2
 8007e5c:	80fb      	strh	r3, [r7, #6]
    unsigned int i;

    for(i=0U; i<blockLength; i++){
 8007e5e:	2300      	movs	r3, #0
 8007e60:	617b      	str	r3, [r7, #20]
 8007e62:	e015      	b.n	8007e90 <crc16_ccitt+0x40>
        unsigned short tmp = (crc >> 8) ^ (unsigned short) block[i];
 8007e64:	88fb      	ldrh	r3, [r7, #6]
 8007e66:	0a1b      	lsrs	r3, r3, #8
 8007e68:	b29a      	uxth	r2, r3
 8007e6a:	68f9      	ldr	r1, [r7, #12]
 8007e6c:	697b      	ldr	r3, [r7, #20]
 8007e6e:	440b      	add	r3, r1
 8007e70:	781b      	ldrb	r3, [r3, #0]
 8007e72:	b29b      	uxth	r3, r3
 8007e74:	4053      	eors	r3, r2
 8007e76:	827b      	strh	r3, [r7, #18]
        crc = ((unsigned short)(crc << 8U)) ^ crc16_ccitt_table[tmp];
 8007e78:	88fb      	ldrh	r3, [r7, #6]
 8007e7a:	021b      	lsls	r3, r3, #8
 8007e7c:	b29a      	uxth	r2, r3
 8007e7e:	8a7b      	ldrh	r3, [r7, #18]
 8007e80:	4909      	ldr	r1, [pc, #36]	; (8007ea8 <crc16_ccitt+0x58>)
 8007e82:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8007e86:	4053      	eors	r3, r2
 8007e88:	80fb      	strh	r3, [r7, #6]
    for(i=0U; i<blockLength; i++){
 8007e8a:	697b      	ldr	r3, [r7, #20]
 8007e8c:	3301      	adds	r3, #1
 8007e8e:	617b      	str	r3, [r7, #20]
 8007e90:	697a      	ldr	r2, [r7, #20]
 8007e92:	68bb      	ldr	r3, [r7, #8]
 8007e94:	429a      	cmp	r2, r3
 8007e96:	d3e5      	bcc.n	8007e64 <crc16_ccitt+0x14>
    }
    return crc;
 8007e98:	88fb      	ldrh	r3, [r7, #6]
}
 8007e9a:	4618      	mov	r0, r3
 8007e9c:	371c      	adds	r7, #28
 8007e9e:	46bd      	mov	sp, r7
 8007ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea4:	4770      	bx	lr
 8007ea6:	bf00      	nop
 8007ea8:	0800e4b8 	.word	0x0800e4b8

08007eac <PCM9600begin>:
#include <stdint.h>
#include <stdbool.h>
#include <main.h>
#include <MCP9600.h>

bool PCM9600begin(PCM9600_t *module, I2C_HandleTypeDef hi2c1){
 8007eac:	b084      	sub	sp, #16
 8007eae:	b580      	push	{r7, lr}
 8007eb0:	b082      	sub	sp, #8
 8007eb2:	af00      	add	r7, sp, #0
 8007eb4:	6078      	str	r0, [r7, #4]
 8007eb6:	f107 0014 	add.w	r0, r7, #20
 8007eba:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	module->hi2c = hi2c1;
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	4618      	mov	r0, r3
 8007ec2:	f107 0314 	add.w	r3, r7, #20
 8007ec6:	224c      	movs	r2, #76	; 0x4c
 8007ec8:	4619      	mov	r1, r3
 8007eca:	f005 fe67 	bl	800db9c <memcpy>
	module->sensor_ID = 0x80;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	2280      	movs	r2, #128	; 0x80
 8007ed2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	return 0;
 8007ed6:	2300      	movs	r3, #0
}
 8007ed8:	4618      	mov	r0, r3
 8007eda:	3708      	adds	r7, #8
 8007edc:	46bd      	mov	sp, r7
 8007ede:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007ee2:	b004      	add	sp, #16
 8007ee4:	4770      	bx	lr

08007ee6 <PCA9685begin>:
#include <main.h>
#include <PCA9685.h>

PCA9685_ReturnError_t errPCA9685 = 0;

bool PCA9685begin(PCA9685_t *module, I2C_HandleTypeDef hi2c1, uint8_t prescale){
 8007ee6:	b084      	sub	sp, #16
 8007ee8:	b580      	push	{r7, lr}
 8007eea:	b082      	sub	sp, #8
 8007eec:	af00      	add	r7, sp, #0
 8007eee:	6078      	str	r0, [r7, #4]
 8007ef0:	f107 0014 	add.w	r0, r7, #20
 8007ef4:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	module->hi2c = hi2c1;
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	4618      	mov	r0, r3
 8007efc:	f107 0314 	add.w	r3, r7, #20
 8007f00:	224c      	movs	r2, #76	; 0x4c
 8007f02:	4619      	mov	r1, r3
 8007f04:	f005 fe4a 	bl	800db9c <memcpy>
	module->sensor_ID = 0x80;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	2280      	movs	r2, #128	; 0x80
 8007f0c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	return 0;
 8007f10:	2300      	movs	r3, #0
}
 8007f12:	4618      	mov	r0, r3
 8007f14:	3708      	adds	r7, #8
 8007f16:	46bd      	mov	sp, r7
 8007f18:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007f1c:	b004      	add	sp, #16
 8007f1e:	4770      	bx	lr

08007f20 <pca9685_init>:
	//HAL_I2C_Master_Receive(hi2c,address,res,1,1);
	return res;
}

void pca9685_init(PCA9685_t *module)
{
 8007f20:	b580      	push	{r7, lr}
 8007f22:	b086      	sub	sp, #24
 8007f24:	af02      	add	r7, sp, #8
 8007f26:	6078      	str	r0, [r7, #4]
 uint8_t initStruct[2];
 uint8_t prescale = 0x03; // hardcoded
 8007f28:	2303      	movs	r3, #3
 8007f2a:	73fb      	strb	r3, [r7, #15]
 errPCA9685 = HAL_I2C_Master_Transmit(&module->hi2c, 0x80, PCA9685_MODE1, 1, 1);
 8007f2c:	6878      	ldr	r0, [r7, #4]
 8007f2e:	2301      	movs	r3, #1
 8007f30:	9300      	str	r3, [sp, #0]
 8007f32:	2301      	movs	r3, #1
 8007f34:	2200      	movs	r2, #0
 8007f36:	2180      	movs	r1, #128	; 0x80
 8007f38:	f002 fbc8 	bl	800a6cc <HAL_I2C_Master_Transmit>
 8007f3c:	4603      	mov	r3, r0
 8007f3e:	461a      	mov	r2, r3
 8007f40:	4b32      	ldr	r3, [pc, #200]	; (800800c <pca9685_init+0xec>)
 8007f42:	701a      	strb	r2, [r3, #0]
 uint8_t oldmode = 0x00; // hardcoded
 8007f44:	2300      	movs	r3, #0
 8007f46:	73bb      	strb	r3, [r7, #14]
 //uint8_t oldmode = PCA9685_read(hi2c,address,PCA9685_MODE1);
 // HAL_I2C_Master_Receive(hi2c, address, &oldmode, 1, 1);
 uint8_t newmode = ((oldmode & 0x7F) | 0x10);
 8007f48:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007f4c:	f003 036f 	and.w	r3, r3, #111	; 0x6f
 8007f50:	b25b      	sxtb	r3, r3
 8007f52:	f043 0310 	orr.w	r3, r3, #16
 8007f56:	b25b      	sxtb	r3, r3
 8007f58:	737b      	strb	r3, [r7, #13]
 initStruct[0] = PCA9685_MODE1;
 8007f5a:	2300      	movs	r3, #0
 8007f5c:	723b      	strb	r3, [r7, #8]
 initStruct[1] = newmode;
 8007f5e:	7b7b      	ldrb	r3, [r7, #13]
 8007f60:	727b      	strb	r3, [r7, #9]
 errPCA9685 = HAL_I2C_Master_Transmit(&module->hi2c, module->sensor_ID, initStruct, 2, 1);
 8007f62:	6878      	ldr	r0, [r7, #4]
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8007f6a:	b299      	uxth	r1, r3
 8007f6c:	f107 0208 	add.w	r2, r7, #8
 8007f70:	2301      	movs	r3, #1
 8007f72:	9300      	str	r3, [sp, #0]
 8007f74:	2302      	movs	r3, #2
 8007f76:	f002 fba9 	bl	800a6cc <HAL_I2C_Master_Transmit>
 8007f7a:	4603      	mov	r3, r0
 8007f7c:	461a      	mov	r2, r3
 8007f7e:	4b23      	ldr	r3, [pc, #140]	; (800800c <pca9685_init+0xec>)
 8007f80:	701a      	strb	r2, [r3, #0]
 //initStruct[0] = 0xFE;
 initStruct[1] = prescale;
 8007f82:	7bfb      	ldrb	r3, [r7, #15]
 8007f84:	727b      	strb	r3, [r7, #9]
 errPCA9685 = HAL_I2C_Master_Transmit(&module->hi2c, module->sensor_ID, initStruct, 2, 1);
 8007f86:	6878      	ldr	r0, [r7, #4]
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8007f8e:	b299      	uxth	r1, r3
 8007f90:	f107 0208 	add.w	r2, r7, #8
 8007f94:	2301      	movs	r3, #1
 8007f96:	9300      	str	r3, [sp, #0]
 8007f98:	2302      	movs	r3, #2
 8007f9a:	f002 fb97 	bl	800a6cc <HAL_I2C_Master_Transmit>
 8007f9e:	4603      	mov	r3, r0
 8007fa0:	461a      	mov	r2, r3
 8007fa2:	4b1a      	ldr	r3, [pc, #104]	; (800800c <pca9685_init+0xec>)
 8007fa4:	701a      	strb	r2, [r3, #0]
 //initStruct[0] = PCA9685_MODE1;
 initStruct[1] = oldmode;
 8007fa6:	7bbb      	ldrb	r3, [r7, #14]
 8007fa8:	727b      	strb	r3, [r7, #9]
 errPCA9685 = HAL_I2C_Master_Transmit(&module->hi2c, module->sensor_ID, initStruct, 2, 1);
 8007faa:	6878      	ldr	r0, [r7, #4]
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8007fb2:	b299      	uxth	r1, r3
 8007fb4:	f107 0208 	add.w	r2, r7, #8
 8007fb8:	2301      	movs	r3, #1
 8007fba:	9300      	str	r3, [sp, #0]
 8007fbc:	2302      	movs	r3, #2
 8007fbe:	f002 fb85 	bl	800a6cc <HAL_I2C_Master_Transmit>
 8007fc2:	4603      	mov	r3, r0
 8007fc4:	461a      	mov	r2, r3
 8007fc6:	4b11      	ldr	r3, [pc, #68]	; (800800c <pca9685_init+0xec>)
 8007fc8:	701a      	strb	r2, [r3, #0]
 //osDelay(5);
 initStruct[1] = (oldmode | 0xA1);
 8007fca:	7bbb      	ldrb	r3, [r7, #14]
 8007fcc:	f063 035e 	orn	r3, r3, #94	; 0x5e
 8007fd0:	b2db      	uxtb	r3, r3
 8007fd2:	727b      	strb	r3, [r7, #9]
 errPCA9685 = HAL_I2C_Master_Transmit(&module->hi2c, module->sensor_ID, initStruct, 2, 1);
 8007fd4:	6878      	ldr	r0, [r7, #4]
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8007fdc:	b299      	uxth	r1, r3
 8007fde:	f107 0208 	add.w	r2, r7, #8
 8007fe2:	2301      	movs	r3, #1
 8007fe4:	9300      	str	r3, [sp, #0]
 8007fe6:	2302      	movs	r3, #2
 8007fe8:	f002 fb70 	bl	800a6cc <HAL_I2C_Master_Transmit>
 8007fec:	4603      	mov	r3, r0
 8007fee:	461a      	mov	r2, r3
 8007ff0:	4b06      	ldr	r3, [pc, #24]	; (800800c <pca9685_init+0xec>)
 8007ff2:	701a      	strb	r2, [r3, #0]
 //turn off all LED
 //all_led_off(address);
 if(errPCA9685){
 8007ff4:	4b05      	ldr	r3, [pc, #20]	; (800800c <pca9685_init+0xec>)
 8007ff6:	781b      	ldrb	r3, [r3, #0]
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d002      	beq.n	8008002 <pca9685_init+0xe2>
	 errPCA9685=0;
 8007ffc:	4b03      	ldr	r3, [pc, #12]	; (800800c <pca9685_init+0xec>)
 8007ffe:	2200      	movs	r2, #0
 8008000:	701a      	strb	r2, [r3, #0]
 }
}
 8008002:	bf00      	nop
 8008004:	3710      	adds	r7, #16
 8008006:	46bd      	mov	sp, r7
 8008008:	bd80      	pop	{r7, pc}
 800800a:	bf00      	nop
 800800c:	20000554 	.word	0x20000554

08008010 <pca9685_pwm>:

void pca9685_pwm(PCA9685_t *module, uint8_t num, uint16_t on, uint16_t off)
{
 8008010:	b580      	push	{r7, lr}
 8008012:	b088      	sub	sp, #32
 8008014:	af02      	add	r7, sp, #8
 8008016:	60f8      	str	r0, [r7, #12]
 8008018:	4608      	mov	r0, r1
 800801a:	4611      	mov	r1, r2
 800801c:	461a      	mov	r2, r3
 800801e:	4603      	mov	r3, r0
 8008020:	72fb      	strb	r3, [r7, #11]
 8008022:	460b      	mov	r3, r1
 8008024:	813b      	strh	r3, [r7, #8]
 8008026:	4613      	mov	r3, r2
 8008028:	80fb      	strh	r3, [r7, #6]
	uint8_t outputBuffer[] = {0x06 + 4*num, on, (on >> 8), off, (off >> 8)};
 800802a:	7afb      	ldrb	r3, [r7, #11]
 800802c:	009b      	lsls	r3, r3, #2
 800802e:	b2db      	uxtb	r3, r3
 8008030:	3306      	adds	r3, #6
 8008032:	b2db      	uxtb	r3, r3
 8008034:	743b      	strb	r3, [r7, #16]
 8008036:	893b      	ldrh	r3, [r7, #8]
 8008038:	b2db      	uxtb	r3, r3
 800803a:	747b      	strb	r3, [r7, #17]
 800803c:	893b      	ldrh	r3, [r7, #8]
 800803e:	0a1b      	lsrs	r3, r3, #8
 8008040:	b29b      	uxth	r3, r3
 8008042:	b2db      	uxtb	r3, r3
 8008044:	74bb      	strb	r3, [r7, #18]
 8008046:	88fb      	ldrh	r3, [r7, #6]
 8008048:	b2db      	uxtb	r3, r3
 800804a:	74fb      	strb	r3, [r7, #19]
 800804c:	88fb      	ldrh	r3, [r7, #6]
 800804e:	0a1b      	lsrs	r3, r3, #8
 8008050:	b29b      	uxth	r3, r3
 8008052:	b2db      	uxtb	r3, r3
 8008054:	753b      	strb	r3, [r7, #20]
	HAL_I2C_Master_Transmit(&module->hi2c, module->sensor_ID, outputBuffer, sizeof(outputBuffer), 1);
 8008056:	68f8      	ldr	r0, [r7, #12]
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800805e:	b299      	uxth	r1, r3
 8008060:	f107 0210 	add.w	r2, r7, #16
 8008064:	2301      	movs	r3, #1
 8008066:	9300      	str	r3, [sp, #0]
 8008068:	2305      	movs	r3, #5
 800806a:	f002 fb2f 	bl	800a6cc <HAL_I2C_Master_Transmit>
}
 800806e:	bf00      	nop
 8008070:	3718      	adds	r7, #24
 8008072:	46bd      	mov	sp, r7
 8008074:	bd80      	pop	{r7, pc}

08008076 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008076:	b580      	push	{r7, lr}
 8008078:	b082      	sub	sp, #8
 800807a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800807c:	2300      	movs	r3, #0
 800807e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8008080:	2003      	movs	r0, #3
 8008082:	f001 fe9c 	bl	8009dbe <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8008086:	2000      	movs	r0, #0
 8008088:	f7fa f832 	bl	80020f0 <HAL_InitTick>
 800808c:	4603      	mov	r3, r0
 800808e:	2b00      	cmp	r3, #0
 8008090:	d002      	beq.n	8008098 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8008092:	2301      	movs	r3, #1
 8008094:	71fb      	strb	r3, [r7, #7]
 8008096:	e001      	b.n	800809c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8008098:	f7fa f806 	bl	80020a8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800809c:	79fb      	ldrb	r3, [r7, #7]
}
 800809e:	4618      	mov	r0, r3
 80080a0:	3708      	adds	r7, #8
 80080a2:	46bd      	mov	sp, r7
 80080a4:	bd80      	pop	{r7, pc}
	...

080080a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80080a8:	b480      	push	{r7}
 80080aa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80080ac:	4b06      	ldr	r3, [pc, #24]	; (80080c8 <HAL_IncTick+0x20>)
 80080ae:	781b      	ldrb	r3, [r3, #0]
 80080b0:	461a      	mov	r2, r3
 80080b2:	4b06      	ldr	r3, [pc, #24]	; (80080cc <HAL_IncTick+0x24>)
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	4413      	add	r3, r2
 80080b8:	4a04      	ldr	r2, [pc, #16]	; (80080cc <HAL_IncTick+0x24>)
 80080ba:	6013      	str	r3, [r2, #0]
}
 80080bc:	bf00      	nop
 80080be:	46bd      	mov	sp, r7
 80080c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c4:	4770      	bx	lr
 80080c6:	bf00      	nop
 80080c8:	20000418 	.word	0x20000418
 80080cc:	20000abc 	.word	0x20000abc

080080d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80080d0:	b480      	push	{r7}
 80080d2:	af00      	add	r7, sp, #0
  return uwTick;
 80080d4:	4b03      	ldr	r3, [pc, #12]	; (80080e4 <HAL_GetTick+0x14>)
 80080d6:	681b      	ldr	r3, [r3, #0]
}
 80080d8:	4618      	mov	r0, r3
 80080da:	46bd      	mov	sp, r7
 80080dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e0:	4770      	bx	lr
 80080e2:	bf00      	nop
 80080e4:	20000abc 	.word	0x20000abc

080080e8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80080e8:	b480      	push	{r7}
 80080ea:	b083      	sub	sp, #12
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	6078      	str	r0, [r7, #4]
 80080f0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	689b      	ldr	r3, [r3, #8]
 80080f6:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80080fa:	683b      	ldr	r3, [r7, #0]
 80080fc:	431a      	orrs	r2, r3
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	609a      	str	r2, [r3, #8]
}
 8008102:	bf00      	nop
 8008104:	370c      	adds	r7, #12
 8008106:	46bd      	mov	sp, r7
 8008108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800810c:	4770      	bx	lr

0800810e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800810e:	b480      	push	{r7}
 8008110:	b083      	sub	sp, #12
 8008112:	af00      	add	r7, sp, #0
 8008114:	6078      	str	r0, [r7, #4]
 8008116:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	689b      	ldr	r3, [r3, #8]
 800811c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8008120:	683b      	ldr	r3, [r7, #0]
 8008122:	431a      	orrs	r2, r3
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	609a      	str	r2, [r3, #8]
}
 8008128:	bf00      	nop
 800812a:	370c      	adds	r7, #12
 800812c:	46bd      	mov	sp, r7
 800812e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008132:	4770      	bx	lr

08008134 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8008134:	b480      	push	{r7}
 8008136:	b083      	sub	sp, #12
 8008138:	af00      	add	r7, sp, #0
 800813a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	689b      	ldr	r3, [r3, #8]
 8008140:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8008144:	4618      	mov	r0, r3
 8008146:	370c      	adds	r7, #12
 8008148:	46bd      	mov	sp, r7
 800814a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800814e:	4770      	bx	lr

08008150 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8008150:	b480      	push	{r7}
 8008152:	b087      	sub	sp, #28
 8008154:	af00      	add	r7, sp, #0
 8008156:	60f8      	str	r0, [r7, #12]
 8008158:	60b9      	str	r1, [r7, #8]
 800815a:	607a      	str	r2, [r7, #4]
 800815c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	3360      	adds	r3, #96	; 0x60
 8008162:	461a      	mov	r2, r3
 8008164:	68bb      	ldr	r3, [r7, #8]
 8008166:	009b      	lsls	r3, r3, #2
 8008168:	4413      	add	r3, r2
 800816a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800816c:	697b      	ldr	r3, [r7, #20]
 800816e:	681a      	ldr	r2, [r3, #0]
 8008170:	4b08      	ldr	r3, [pc, #32]	; (8008194 <LL_ADC_SetOffset+0x44>)
 8008172:	4013      	ands	r3, r2
 8008174:	687a      	ldr	r2, [r7, #4]
 8008176:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800817a:	683a      	ldr	r2, [r7, #0]
 800817c:	430a      	orrs	r2, r1
 800817e:	4313      	orrs	r3, r2
 8008180:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8008184:	697b      	ldr	r3, [r7, #20]
 8008186:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8008188:	bf00      	nop
 800818a:	371c      	adds	r7, #28
 800818c:	46bd      	mov	sp, r7
 800818e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008192:	4770      	bx	lr
 8008194:	03fff000 	.word	0x03fff000

08008198 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8008198:	b480      	push	{r7}
 800819a:	b085      	sub	sp, #20
 800819c:	af00      	add	r7, sp, #0
 800819e:	6078      	str	r0, [r7, #4]
 80081a0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	3360      	adds	r3, #96	; 0x60
 80081a6:	461a      	mov	r2, r3
 80081a8:	683b      	ldr	r3, [r7, #0]
 80081aa:	009b      	lsls	r3, r3, #2
 80081ac:	4413      	add	r3, r2
 80081ae:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80081b8:	4618      	mov	r0, r3
 80081ba:	3714      	adds	r7, #20
 80081bc:	46bd      	mov	sp, r7
 80081be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c2:	4770      	bx	lr

080081c4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80081c4:	b480      	push	{r7}
 80081c6:	b087      	sub	sp, #28
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	60f8      	str	r0, [r7, #12]
 80081cc:	60b9      	str	r1, [r7, #8]
 80081ce:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	3360      	adds	r3, #96	; 0x60
 80081d4:	461a      	mov	r2, r3
 80081d6:	68bb      	ldr	r3, [r7, #8]
 80081d8:	009b      	lsls	r3, r3, #2
 80081da:	4413      	add	r3, r2
 80081dc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80081de:	697b      	ldr	r3, [r7, #20]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	431a      	orrs	r2, r3
 80081ea:	697b      	ldr	r3, [r7, #20]
 80081ec:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80081ee:	bf00      	nop
 80081f0:	371c      	adds	r7, #28
 80081f2:	46bd      	mov	sp, r7
 80081f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f8:	4770      	bx	lr

080081fa <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80081fa:	b480      	push	{r7}
 80081fc:	b087      	sub	sp, #28
 80081fe:	af00      	add	r7, sp, #0
 8008200:	60f8      	str	r0, [r7, #12]
 8008202:	60b9      	str	r1, [r7, #8]
 8008204:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	3330      	adds	r3, #48	; 0x30
 800820a:	461a      	mov	r2, r3
 800820c:	68bb      	ldr	r3, [r7, #8]
 800820e:	0a1b      	lsrs	r3, r3, #8
 8008210:	009b      	lsls	r3, r3, #2
 8008212:	f003 030c 	and.w	r3, r3, #12
 8008216:	4413      	add	r3, r2
 8008218:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800821a:	697b      	ldr	r3, [r7, #20]
 800821c:	681a      	ldr	r2, [r3, #0]
 800821e:	68bb      	ldr	r3, [r7, #8]
 8008220:	f003 031f 	and.w	r3, r3, #31
 8008224:	211f      	movs	r1, #31
 8008226:	fa01 f303 	lsl.w	r3, r1, r3
 800822a:	43db      	mvns	r3, r3
 800822c:	401a      	ands	r2, r3
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	0e9b      	lsrs	r3, r3, #26
 8008232:	f003 011f 	and.w	r1, r3, #31
 8008236:	68bb      	ldr	r3, [r7, #8]
 8008238:	f003 031f 	and.w	r3, r3, #31
 800823c:	fa01 f303 	lsl.w	r3, r1, r3
 8008240:	431a      	orrs	r2, r3
 8008242:	697b      	ldr	r3, [r7, #20]
 8008244:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8008246:	bf00      	nop
 8008248:	371c      	adds	r7, #28
 800824a:	46bd      	mov	sp, r7
 800824c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008250:	4770      	bx	lr

08008252 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8008252:	b480      	push	{r7}
 8008254:	b087      	sub	sp, #28
 8008256:	af00      	add	r7, sp, #0
 8008258:	60f8      	str	r0, [r7, #12]
 800825a:	60b9      	str	r1, [r7, #8]
 800825c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	3314      	adds	r3, #20
 8008262:	461a      	mov	r2, r3
 8008264:	68bb      	ldr	r3, [r7, #8]
 8008266:	0e5b      	lsrs	r3, r3, #25
 8008268:	009b      	lsls	r3, r3, #2
 800826a:	f003 0304 	and.w	r3, r3, #4
 800826e:	4413      	add	r3, r2
 8008270:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8008272:	697b      	ldr	r3, [r7, #20]
 8008274:	681a      	ldr	r2, [r3, #0]
 8008276:	68bb      	ldr	r3, [r7, #8]
 8008278:	0d1b      	lsrs	r3, r3, #20
 800827a:	f003 031f 	and.w	r3, r3, #31
 800827e:	2107      	movs	r1, #7
 8008280:	fa01 f303 	lsl.w	r3, r1, r3
 8008284:	43db      	mvns	r3, r3
 8008286:	401a      	ands	r2, r3
 8008288:	68bb      	ldr	r3, [r7, #8]
 800828a:	0d1b      	lsrs	r3, r3, #20
 800828c:	f003 031f 	and.w	r3, r3, #31
 8008290:	6879      	ldr	r1, [r7, #4]
 8008292:	fa01 f303 	lsl.w	r3, r1, r3
 8008296:	431a      	orrs	r2, r3
 8008298:	697b      	ldr	r3, [r7, #20]
 800829a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800829c:	bf00      	nop
 800829e:	371c      	adds	r7, #28
 80082a0:	46bd      	mov	sp, r7
 80082a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a6:	4770      	bx	lr

080082a8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80082a8:	b480      	push	{r7}
 80082aa:	b085      	sub	sp, #20
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	60f8      	str	r0, [r7, #12]
 80082b0:	60b9      	str	r1, [r7, #8]
 80082b2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80082ba:	68bb      	ldr	r3, [r7, #8]
 80082bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80082c0:	43db      	mvns	r3, r3
 80082c2:	401a      	ands	r2, r3
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	f003 0318 	and.w	r3, r3, #24
 80082ca:	4908      	ldr	r1, [pc, #32]	; (80082ec <LL_ADC_SetChannelSingleDiff+0x44>)
 80082cc:	40d9      	lsrs	r1, r3
 80082ce:	68bb      	ldr	r3, [r7, #8]
 80082d0:	400b      	ands	r3, r1
 80082d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80082d6:	431a      	orrs	r2, r3
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80082de:	bf00      	nop
 80082e0:	3714      	adds	r7, #20
 80082e2:	46bd      	mov	sp, r7
 80082e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e8:	4770      	bx	lr
 80082ea:	bf00      	nop
 80082ec:	0007ffff 	.word	0x0007ffff

080082f0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80082f0:	b480      	push	{r7}
 80082f2:	b083      	sub	sp, #12
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	689b      	ldr	r3, [r3, #8]
 80082fc:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8008300:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008304:	687a      	ldr	r2, [r7, #4]
 8008306:	6093      	str	r3, [r2, #8]
}
 8008308:	bf00      	nop
 800830a:	370c      	adds	r7, #12
 800830c:	46bd      	mov	sp, r7
 800830e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008312:	4770      	bx	lr

08008314 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8008314:	b480      	push	{r7}
 8008316:	b083      	sub	sp, #12
 8008318:	af00      	add	r7, sp, #0
 800831a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	689b      	ldr	r3, [r3, #8]
 8008320:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008324:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008328:	d101      	bne.n	800832e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800832a:	2301      	movs	r3, #1
 800832c:	e000      	b.n	8008330 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800832e:	2300      	movs	r3, #0
}
 8008330:	4618      	mov	r0, r3
 8008332:	370c      	adds	r7, #12
 8008334:	46bd      	mov	sp, r7
 8008336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800833a:	4770      	bx	lr

0800833c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800833c:	b480      	push	{r7}
 800833e:	b083      	sub	sp, #12
 8008340:	af00      	add	r7, sp, #0
 8008342:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	689b      	ldr	r3, [r3, #8]
 8008348:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800834c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008350:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8008358:	bf00      	nop
 800835a:	370c      	adds	r7, #12
 800835c:	46bd      	mov	sp, r7
 800835e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008362:	4770      	bx	lr

08008364 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8008364:	b480      	push	{r7}
 8008366:	b083      	sub	sp, #12
 8008368:	af00      	add	r7, sp, #0
 800836a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	689b      	ldr	r3, [r3, #8]
 8008370:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008374:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008378:	d101      	bne.n	800837e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800837a:	2301      	movs	r3, #1
 800837c:	e000      	b.n	8008380 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800837e:	2300      	movs	r3, #0
}
 8008380:	4618      	mov	r0, r3
 8008382:	370c      	adds	r7, #12
 8008384:	46bd      	mov	sp, r7
 8008386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800838a:	4770      	bx	lr

0800838c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800838c:	b480      	push	{r7}
 800838e:	b083      	sub	sp, #12
 8008390:	af00      	add	r7, sp, #0
 8008392:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	689b      	ldr	r3, [r3, #8]
 8008398:	f003 0301 	and.w	r3, r3, #1
 800839c:	2b01      	cmp	r3, #1
 800839e:	d101      	bne.n	80083a4 <LL_ADC_IsEnabled+0x18>
 80083a0:	2301      	movs	r3, #1
 80083a2:	e000      	b.n	80083a6 <LL_ADC_IsEnabled+0x1a>
 80083a4:	2300      	movs	r3, #0
}
 80083a6:	4618      	mov	r0, r3
 80083a8:	370c      	adds	r7, #12
 80083aa:	46bd      	mov	sp, r7
 80083ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b0:	4770      	bx	lr

080083b2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80083b2:	b480      	push	{r7}
 80083b4:	b083      	sub	sp, #12
 80083b6:	af00      	add	r7, sp, #0
 80083b8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	689b      	ldr	r3, [r3, #8]
 80083be:	f003 0304 	and.w	r3, r3, #4
 80083c2:	2b04      	cmp	r3, #4
 80083c4:	d101      	bne.n	80083ca <LL_ADC_REG_IsConversionOngoing+0x18>
 80083c6:	2301      	movs	r3, #1
 80083c8:	e000      	b.n	80083cc <LL_ADC_REG_IsConversionOngoing+0x1a>
 80083ca:	2300      	movs	r3, #0
}
 80083cc:	4618      	mov	r0, r3
 80083ce:	370c      	adds	r7, #12
 80083d0:	46bd      	mov	sp, r7
 80083d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d6:	4770      	bx	lr

080083d8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80083d8:	b480      	push	{r7}
 80083da:	b083      	sub	sp, #12
 80083dc:	af00      	add	r7, sp, #0
 80083de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	689b      	ldr	r3, [r3, #8]
 80083e4:	f003 0308 	and.w	r3, r3, #8
 80083e8:	2b08      	cmp	r3, #8
 80083ea:	d101      	bne.n	80083f0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80083ec:	2301      	movs	r3, #1
 80083ee:	e000      	b.n	80083f2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80083f0:	2300      	movs	r3, #0
}
 80083f2:	4618      	mov	r0, r3
 80083f4:	370c      	adds	r7, #12
 80083f6:	46bd      	mov	sp, r7
 80083f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083fc:	4770      	bx	lr
	...

08008400 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8008400:	b580      	push	{r7, lr}
 8008402:	b088      	sub	sp, #32
 8008404:	af00      	add	r7, sp, #0
 8008406:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008408:	2300      	movs	r3, #0
 800840a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800840c:	2300      	movs	r3, #0
 800840e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	2b00      	cmp	r3, #0
 8008414:	d101      	bne.n	800841a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8008416:	2301      	movs	r3, #1
 8008418:	e12c      	b.n	8008674 <HAL_ADC_Init+0x274>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	691b      	ldr	r3, [r3, #16]
 800841e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008424:	2b00      	cmp	r3, #0
 8008426:	d109      	bne.n	800843c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8008428:	6878      	ldr	r0, [r7, #4]
 800842a:	f7f8 fc9f 	bl	8000d6c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	2200      	movs	r2, #0
 8008432:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	2200      	movs	r2, #0
 8008438:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	4618      	mov	r0, r3
 8008442:	f7ff ff67 	bl	8008314 <LL_ADC_IsDeepPowerDownEnabled>
 8008446:	4603      	mov	r3, r0
 8008448:	2b00      	cmp	r3, #0
 800844a:	d004      	beq.n	8008456 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	4618      	mov	r0, r3
 8008452:	f7ff ff4d 	bl	80082f0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	4618      	mov	r0, r3
 800845c:	f7ff ff82 	bl	8008364 <LL_ADC_IsInternalRegulatorEnabled>
 8008460:	4603      	mov	r3, r0
 8008462:	2b00      	cmp	r3, #0
 8008464:	d115      	bne.n	8008492 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	4618      	mov	r0, r3
 800846c:	f7ff ff66 	bl	800833c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8008470:	4b82      	ldr	r3, [pc, #520]	; (800867c <HAL_ADC_Init+0x27c>)
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	099b      	lsrs	r3, r3, #6
 8008476:	4a82      	ldr	r2, [pc, #520]	; (8008680 <HAL_ADC_Init+0x280>)
 8008478:	fba2 2303 	umull	r2, r3, r2, r3
 800847c:	099b      	lsrs	r3, r3, #6
 800847e:	3301      	adds	r3, #1
 8008480:	005b      	lsls	r3, r3, #1
 8008482:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8008484:	e002      	b.n	800848c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8008486:	68bb      	ldr	r3, [r7, #8]
 8008488:	3b01      	subs	r3, #1
 800848a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800848c:	68bb      	ldr	r3, [r7, #8]
 800848e:	2b00      	cmp	r3, #0
 8008490:	d1f9      	bne.n	8008486 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	4618      	mov	r0, r3
 8008498:	f7ff ff64 	bl	8008364 <LL_ADC_IsInternalRegulatorEnabled>
 800849c:	4603      	mov	r3, r0
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d10d      	bne.n	80084be <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80084a6:	f043 0210 	orr.w	r2, r3, #16
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80084b2:	f043 0201 	orr.w	r2, r3, #1
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80084ba:	2301      	movs	r3, #1
 80084bc:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	4618      	mov	r0, r3
 80084c4:	f7ff ff75 	bl	80083b2 <LL_ADC_REG_IsConversionOngoing>
 80084c8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80084ce:	f003 0310 	and.w	r3, r3, #16
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	f040 80c5 	bne.w	8008662 <HAL_ADC_Init+0x262>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80084d8:	697b      	ldr	r3, [r7, #20]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	f040 80c1 	bne.w	8008662 <HAL_ADC_Init+0x262>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80084e4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80084e8:	f043 0202 	orr.w	r2, r3, #2
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	4618      	mov	r0, r3
 80084f6:	f7ff ff49 	bl	800838c <LL_ADC_IsEnabled>
 80084fa:	4603      	mov	r3, r0
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d10b      	bne.n	8008518 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008500:	4860      	ldr	r0, [pc, #384]	; (8008684 <HAL_ADC_Init+0x284>)
 8008502:	f7ff ff43 	bl	800838c <LL_ADC_IsEnabled>
 8008506:	4603      	mov	r3, r0
 8008508:	2b00      	cmp	r3, #0
 800850a:	d105      	bne.n	8008518 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	685b      	ldr	r3, [r3, #4]
 8008510:	4619      	mov	r1, r3
 8008512:	485d      	ldr	r0, [pc, #372]	; (8008688 <HAL_ADC_Init+0x288>)
 8008514:	f7ff fde8 	bl	80080e8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	7e5b      	ldrb	r3, [r3, #25]
 800851c:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8008522:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8008528:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800852e:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008536:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8008538:	4313      	orrs	r3, r2
 800853a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008542:	2b01      	cmp	r3, #1
 8008544:	d106      	bne.n	8008554 <HAL_ADC_Init+0x154>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800854a:	3b01      	subs	r3, #1
 800854c:	045b      	lsls	r3, r3, #17
 800854e:	69ba      	ldr	r2, [r7, #24]
 8008550:	4313      	orrs	r3, r2
 8008552:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008558:	2b00      	cmp	r3, #0
 800855a:	d009      	beq.n	8008570 <HAL_ADC_Init+0x170>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008560:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008568:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800856a:	69ba      	ldr	r2, [r7, #24]
 800856c:	4313      	orrs	r3, r2
 800856e:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	68da      	ldr	r2, [r3, #12]
 8008576:	4b45      	ldr	r3, [pc, #276]	; (800868c <HAL_ADC_Init+0x28c>)
 8008578:	4013      	ands	r3, r2
 800857a:	687a      	ldr	r2, [r7, #4]
 800857c:	6812      	ldr	r2, [r2, #0]
 800857e:	69b9      	ldr	r1, [r7, #24]
 8008580:	430b      	orrs	r3, r1
 8008582:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	4618      	mov	r0, r3
 800858a:	f7ff ff12 	bl	80083b2 <LL_ADC_REG_IsConversionOngoing>
 800858e:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	4618      	mov	r0, r3
 8008596:	f7ff ff1f 	bl	80083d8 <LL_ADC_INJ_IsConversionOngoing>
 800859a:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800859c:	693b      	ldr	r3, [r7, #16]
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d13d      	bne.n	800861e <HAL_ADC_Init+0x21e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d13a      	bne.n	800861e <HAL_ADC_Init+0x21e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80085ac:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80085b4:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80085b6:	4313      	orrs	r3, r2
 80085b8:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	68db      	ldr	r3, [r3, #12]
 80085c0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80085c4:	f023 0302 	bic.w	r3, r3, #2
 80085c8:	687a      	ldr	r2, [r7, #4]
 80085ca:	6812      	ldr	r2, [r2, #0]
 80085cc:	69b9      	ldr	r1, [r7, #24]
 80085ce:	430b      	orrs	r3, r1
 80085d0:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80085d8:	2b01      	cmp	r3, #1
 80085da:	d118      	bne.n	800860e <HAL_ADC_Init+0x20e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	691b      	ldr	r3, [r3, #16]
 80085e2:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80085e6:	f023 0304 	bic.w	r3, r3, #4
 80085ea:	687a      	ldr	r2, [r7, #4]
 80085ec:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80085ee:	687a      	ldr	r2, [r7, #4]
 80085f0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80085f2:	4311      	orrs	r1, r2
 80085f4:	687a      	ldr	r2, [r7, #4]
 80085f6:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80085f8:	4311      	orrs	r1, r2
 80085fa:	687a      	ldr	r2, [r7, #4]
 80085fc:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80085fe:	430a      	orrs	r2, r1
 8008600:	431a      	orrs	r2, r3
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	f042 0201 	orr.w	r2, r2, #1
 800860a:	611a      	str	r2, [r3, #16]
 800860c:	e007      	b.n	800861e <HAL_ADC_Init+0x21e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	691a      	ldr	r2, [r3, #16]
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	f022 0201 	bic.w	r2, r2, #1
 800861c:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	691b      	ldr	r3, [r3, #16]
 8008622:	2b01      	cmp	r3, #1
 8008624:	d10c      	bne.n	8008640 <HAL_ADC_Init+0x240>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800862c:	f023 010f 	bic.w	r1, r3, #15
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	69db      	ldr	r3, [r3, #28]
 8008634:	1e5a      	subs	r2, r3, #1
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	430a      	orrs	r2, r1
 800863c:	631a      	str	r2, [r3, #48]	; 0x30
 800863e:	e007      	b.n	8008650 <HAL_ADC_Init+0x250>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	f022 020f 	bic.w	r2, r2, #15
 800864e:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008654:	f023 0303 	bic.w	r3, r3, #3
 8008658:	f043 0201 	orr.w	r2, r3, #1
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	655a      	str	r2, [r3, #84]	; 0x54
 8008660:	e007      	b.n	8008672 <HAL_ADC_Init+0x272>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008666:	f043 0210 	orr.w	r2, r3, #16
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800866e:	2301      	movs	r3, #1
 8008670:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8008672:	7ffb      	ldrb	r3, [r7, #31]
}
 8008674:	4618      	mov	r0, r3
 8008676:	3720      	adds	r7, #32
 8008678:	46bd      	mov	sp, r7
 800867a:	bd80      	pop	{r7, pc}
 800867c:	20000410 	.word	0x20000410
 8008680:	053e2d63 	.word	0x053e2d63
 8008684:	50040000 	.word	0x50040000
 8008688:	50040300 	.word	0x50040300
 800868c:	fff0c007 	.word	0xfff0c007

08008690 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8008690:	b580      	push	{r7, lr}
 8008692:	b0b6      	sub	sp, #216	; 0xd8
 8008694:	af00      	add	r7, sp, #0
 8008696:	6078      	str	r0, [r7, #4]
 8008698:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800869a:	2300      	movs	r3, #0
 800869c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80086a0:	2300      	movs	r3, #0
 80086a2:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80086aa:	2b01      	cmp	r3, #1
 80086ac:	d101      	bne.n	80086b2 <HAL_ADC_ConfigChannel+0x22>
 80086ae:	2302      	movs	r3, #2
 80086b0:	e3b9      	b.n	8008e26 <HAL_ADC_ConfigChannel+0x796>
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	2201      	movs	r2, #1
 80086b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	4618      	mov	r0, r3
 80086c0:	f7ff fe77 	bl	80083b2 <LL_ADC_REG_IsConversionOngoing>
 80086c4:	4603      	mov	r3, r0
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	f040 839e 	bne.w	8008e08 <HAL_ADC_ConfigChannel+0x778>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 80086cc:	683b      	ldr	r3, [r7, #0]
 80086ce:	685b      	ldr	r3, [r3, #4]
 80086d0:	2b05      	cmp	r3, #5
 80086d2:	d824      	bhi.n	800871e <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 80086d4:	683b      	ldr	r3, [r7, #0]
 80086d6:	685b      	ldr	r3, [r3, #4]
 80086d8:	3b02      	subs	r3, #2
 80086da:	2b03      	cmp	r3, #3
 80086dc:	d81b      	bhi.n	8008716 <HAL_ADC_ConfigChannel+0x86>
 80086de:	a201      	add	r2, pc, #4	; (adr r2, 80086e4 <HAL_ADC_ConfigChannel+0x54>)
 80086e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086e4:	080086f5 	.word	0x080086f5
 80086e8:	080086fd 	.word	0x080086fd
 80086ec:	08008705 	.word	0x08008705
 80086f0:	0800870d 	.word	0x0800870d
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 80086f4:	683b      	ldr	r3, [r7, #0]
 80086f6:	220c      	movs	r2, #12
 80086f8:	605a      	str	r2, [r3, #4]
          break;
 80086fa:	e011      	b.n	8008720 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 80086fc:	683b      	ldr	r3, [r7, #0]
 80086fe:	2212      	movs	r2, #18
 8008700:	605a      	str	r2, [r3, #4]
          break;
 8008702:	e00d      	b.n	8008720 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8008704:	683b      	ldr	r3, [r7, #0]
 8008706:	2218      	movs	r2, #24
 8008708:	605a      	str	r2, [r3, #4]
          break;
 800870a:	e009      	b.n	8008720 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 800870c:	683b      	ldr	r3, [r7, #0]
 800870e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008712:	605a      	str	r2, [r3, #4]
          break;
 8008714:	e004      	b.n	8008720 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8008716:	683b      	ldr	r3, [r7, #0]
 8008718:	2206      	movs	r2, #6
 800871a:	605a      	str	r2, [r3, #4]
          break;
 800871c:	e000      	b.n	8008720 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 800871e:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	6818      	ldr	r0, [r3, #0]
 8008724:	683b      	ldr	r3, [r7, #0]
 8008726:	6859      	ldr	r1, [r3, #4]
 8008728:	683b      	ldr	r3, [r7, #0]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	461a      	mov	r2, r3
 800872e:	f7ff fd64 	bl	80081fa <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	4618      	mov	r0, r3
 8008738:	f7ff fe3b 	bl	80083b2 <LL_ADC_REG_IsConversionOngoing>
 800873c:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	4618      	mov	r0, r3
 8008746:	f7ff fe47 	bl	80083d8 <LL_ADC_INJ_IsConversionOngoing>
 800874a:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800874e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8008752:	2b00      	cmp	r3, #0
 8008754:	f040 81a6 	bne.w	8008aa4 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8008758:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800875c:	2b00      	cmp	r3, #0
 800875e:	f040 81a1 	bne.w	8008aa4 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	6818      	ldr	r0, [r3, #0]
 8008766:	683b      	ldr	r3, [r7, #0]
 8008768:	6819      	ldr	r1, [r3, #0]
 800876a:	683b      	ldr	r3, [r7, #0]
 800876c:	689b      	ldr	r3, [r3, #8]
 800876e:	461a      	mov	r2, r3
 8008770:	f7ff fd6f 	bl	8008252 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8008774:	683b      	ldr	r3, [r7, #0]
 8008776:	695a      	ldr	r2, [r3, #20]
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	68db      	ldr	r3, [r3, #12]
 800877e:	08db      	lsrs	r3, r3, #3
 8008780:	f003 0303 	and.w	r3, r3, #3
 8008784:	005b      	lsls	r3, r3, #1
 8008786:	fa02 f303 	lsl.w	r3, r2, r3
 800878a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800878e:	683b      	ldr	r3, [r7, #0]
 8008790:	691b      	ldr	r3, [r3, #16]
 8008792:	2b04      	cmp	r3, #4
 8008794:	d00a      	beq.n	80087ac <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	6818      	ldr	r0, [r3, #0]
 800879a:	683b      	ldr	r3, [r7, #0]
 800879c:	6919      	ldr	r1, [r3, #16]
 800879e:	683b      	ldr	r3, [r7, #0]
 80087a0:	681a      	ldr	r2, [r3, #0]
 80087a2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80087a6:	f7ff fcd3 	bl	8008150 <LL_ADC_SetOffset>
 80087aa:	e17b      	b.n	8008aa4 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	2100      	movs	r1, #0
 80087b2:	4618      	mov	r0, r3
 80087b4:	f7ff fcf0 	bl	8008198 <LL_ADC_GetOffsetChannel>
 80087b8:	4603      	mov	r3, r0
 80087ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d10a      	bne.n	80087d8 <HAL_ADC_ConfigChannel+0x148>
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	2100      	movs	r1, #0
 80087c8:	4618      	mov	r0, r3
 80087ca:	f7ff fce5 	bl	8008198 <LL_ADC_GetOffsetChannel>
 80087ce:	4603      	mov	r3, r0
 80087d0:	0e9b      	lsrs	r3, r3, #26
 80087d2:	f003 021f 	and.w	r2, r3, #31
 80087d6:	e01e      	b.n	8008816 <HAL_ADC_ConfigChannel+0x186>
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	2100      	movs	r1, #0
 80087de:	4618      	mov	r0, r3
 80087e0:	f7ff fcda 	bl	8008198 <LL_ADC_GetOffsetChannel>
 80087e4:	4603      	mov	r3, r0
 80087e6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80087ea:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80087ee:	fa93 f3a3 	rbit	r3, r3
 80087f2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80087f6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80087fa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80087fe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8008802:	2b00      	cmp	r3, #0
 8008804:	d101      	bne.n	800880a <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 8008806:	2320      	movs	r3, #32
 8008808:	e004      	b.n	8008814 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 800880a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800880e:	fab3 f383 	clz	r3, r3
 8008812:	b2db      	uxtb	r3, r3
 8008814:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8008816:	683b      	ldr	r3, [r7, #0]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800881e:	2b00      	cmp	r3, #0
 8008820:	d105      	bne.n	800882e <HAL_ADC_ConfigChannel+0x19e>
 8008822:	683b      	ldr	r3, [r7, #0]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	0e9b      	lsrs	r3, r3, #26
 8008828:	f003 031f 	and.w	r3, r3, #31
 800882c:	e018      	b.n	8008860 <HAL_ADC_ConfigChannel+0x1d0>
 800882e:	683b      	ldr	r3, [r7, #0]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008836:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800883a:	fa93 f3a3 	rbit	r3, r3
 800883e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8008842:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008846:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 800884a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800884e:	2b00      	cmp	r3, #0
 8008850:	d101      	bne.n	8008856 <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 8008852:	2320      	movs	r3, #32
 8008854:	e004      	b.n	8008860 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 8008856:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800885a:	fab3 f383 	clz	r3, r3
 800885e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8008860:	429a      	cmp	r2, r3
 8008862:	d106      	bne.n	8008872 <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	2200      	movs	r2, #0
 800886a:	2100      	movs	r1, #0
 800886c:	4618      	mov	r0, r3
 800886e:	f7ff fca9 	bl	80081c4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	2101      	movs	r1, #1
 8008878:	4618      	mov	r0, r3
 800887a:	f7ff fc8d 	bl	8008198 <LL_ADC_GetOffsetChannel>
 800887e:	4603      	mov	r3, r0
 8008880:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008884:	2b00      	cmp	r3, #0
 8008886:	d10a      	bne.n	800889e <HAL_ADC_ConfigChannel+0x20e>
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	2101      	movs	r1, #1
 800888e:	4618      	mov	r0, r3
 8008890:	f7ff fc82 	bl	8008198 <LL_ADC_GetOffsetChannel>
 8008894:	4603      	mov	r3, r0
 8008896:	0e9b      	lsrs	r3, r3, #26
 8008898:	f003 021f 	and.w	r2, r3, #31
 800889c:	e01e      	b.n	80088dc <HAL_ADC_ConfigChannel+0x24c>
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	2101      	movs	r1, #1
 80088a4:	4618      	mov	r0, r3
 80088a6:	f7ff fc77 	bl	8008198 <LL_ADC_GetOffsetChannel>
 80088aa:	4603      	mov	r3, r0
 80088ac:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80088b0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80088b4:	fa93 f3a3 	rbit	r3, r3
 80088b8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 80088bc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80088c0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80088c4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d101      	bne.n	80088d0 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 80088cc:	2320      	movs	r3, #32
 80088ce:	e004      	b.n	80088da <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 80088d0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80088d4:	fab3 f383 	clz	r3, r3
 80088d8:	b2db      	uxtb	r3, r3
 80088da:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80088dc:	683b      	ldr	r3, [r7, #0]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d105      	bne.n	80088f4 <HAL_ADC_ConfigChannel+0x264>
 80088e8:	683b      	ldr	r3, [r7, #0]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	0e9b      	lsrs	r3, r3, #26
 80088ee:	f003 031f 	and.w	r3, r3, #31
 80088f2:	e018      	b.n	8008926 <HAL_ADC_ConfigChannel+0x296>
 80088f4:	683b      	ldr	r3, [r7, #0]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80088fc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008900:	fa93 f3a3 	rbit	r3, r3
 8008904:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8008908:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800890c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8008910:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008914:	2b00      	cmp	r3, #0
 8008916:	d101      	bne.n	800891c <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 8008918:	2320      	movs	r3, #32
 800891a:	e004      	b.n	8008926 <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 800891c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008920:	fab3 f383 	clz	r3, r3
 8008924:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8008926:	429a      	cmp	r2, r3
 8008928:	d106      	bne.n	8008938 <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	2200      	movs	r2, #0
 8008930:	2101      	movs	r1, #1
 8008932:	4618      	mov	r0, r3
 8008934:	f7ff fc46 	bl	80081c4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	2102      	movs	r1, #2
 800893e:	4618      	mov	r0, r3
 8008940:	f7ff fc2a 	bl	8008198 <LL_ADC_GetOffsetChannel>
 8008944:	4603      	mov	r3, r0
 8008946:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800894a:	2b00      	cmp	r3, #0
 800894c:	d10a      	bne.n	8008964 <HAL_ADC_ConfigChannel+0x2d4>
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	2102      	movs	r1, #2
 8008954:	4618      	mov	r0, r3
 8008956:	f7ff fc1f 	bl	8008198 <LL_ADC_GetOffsetChannel>
 800895a:	4603      	mov	r3, r0
 800895c:	0e9b      	lsrs	r3, r3, #26
 800895e:	f003 021f 	and.w	r2, r3, #31
 8008962:	e01e      	b.n	80089a2 <HAL_ADC_ConfigChannel+0x312>
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	2102      	movs	r1, #2
 800896a:	4618      	mov	r0, r3
 800896c:	f7ff fc14 	bl	8008198 <LL_ADC_GetOffsetChannel>
 8008970:	4603      	mov	r3, r0
 8008972:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008976:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800897a:	fa93 f3a3 	rbit	r3, r3
 800897e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8008982:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008986:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 800898a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800898e:	2b00      	cmp	r3, #0
 8008990:	d101      	bne.n	8008996 <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 8008992:	2320      	movs	r3, #32
 8008994:	e004      	b.n	80089a0 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8008996:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800899a:	fab3 f383 	clz	r3, r3
 800899e:	b2db      	uxtb	r3, r3
 80089a0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80089a2:	683b      	ldr	r3, [r7, #0]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d105      	bne.n	80089ba <HAL_ADC_ConfigChannel+0x32a>
 80089ae:	683b      	ldr	r3, [r7, #0]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	0e9b      	lsrs	r3, r3, #26
 80089b4:	f003 031f 	and.w	r3, r3, #31
 80089b8:	e016      	b.n	80089e8 <HAL_ADC_ConfigChannel+0x358>
 80089ba:	683b      	ldr	r3, [r7, #0]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80089c2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80089c6:	fa93 f3a3 	rbit	r3, r3
 80089ca:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80089cc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80089ce:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80089d2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d101      	bne.n	80089de <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 80089da:	2320      	movs	r3, #32
 80089dc:	e004      	b.n	80089e8 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 80089de:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80089e2:	fab3 f383 	clz	r3, r3
 80089e6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80089e8:	429a      	cmp	r2, r3
 80089ea:	d106      	bne.n	80089fa <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	2200      	movs	r2, #0
 80089f2:	2102      	movs	r1, #2
 80089f4:	4618      	mov	r0, r3
 80089f6:	f7ff fbe5 	bl	80081c4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	2103      	movs	r1, #3
 8008a00:	4618      	mov	r0, r3
 8008a02:	f7ff fbc9 	bl	8008198 <LL_ADC_GetOffsetChannel>
 8008a06:	4603      	mov	r3, r0
 8008a08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d10a      	bne.n	8008a26 <HAL_ADC_ConfigChannel+0x396>
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	2103      	movs	r1, #3
 8008a16:	4618      	mov	r0, r3
 8008a18:	f7ff fbbe 	bl	8008198 <LL_ADC_GetOffsetChannel>
 8008a1c:	4603      	mov	r3, r0
 8008a1e:	0e9b      	lsrs	r3, r3, #26
 8008a20:	f003 021f 	and.w	r2, r3, #31
 8008a24:	e017      	b.n	8008a56 <HAL_ADC_ConfigChannel+0x3c6>
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	2103      	movs	r1, #3
 8008a2c:	4618      	mov	r0, r3
 8008a2e:	f7ff fbb3 	bl	8008198 <LL_ADC_GetOffsetChannel>
 8008a32:	4603      	mov	r3, r0
 8008a34:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008a36:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008a38:	fa93 f3a3 	rbit	r3, r3
 8008a3c:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8008a3e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008a40:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8008a42:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d101      	bne.n	8008a4c <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8008a48:	2320      	movs	r3, #32
 8008a4a:	e003      	b.n	8008a54 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8008a4c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008a4e:	fab3 f383 	clz	r3, r3
 8008a52:	b2db      	uxtb	r3, r3
 8008a54:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8008a56:	683b      	ldr	r3, [r7, #0]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d105      	bne.n	8008a6e <HAL_ADC_ConfigChannel+0x3de>
 8008a62:	683b      	ldr	r3, [r7, #0]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	0e9b      	lsrs	r3, r3, #26
 8008a68:	f003 031f 	and.w	r3, r3, #31
 8008a6c:	e011      	b.n	8008a92 <HAL_ADC_ConfigChannel+0x402>
 8008a6e:	683b      	ldr	r3, [r7, #0]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008a74:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008a76:	fa93 f3a3 	rbit	r3, r3
 8008a7a:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8008a7c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008a7e:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8008a80:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d101      	bne.n	8008a8a <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8008a86:	2320      	movs	r3, #32
 8008a88:	e003      	b.n	8008a92 <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8008a8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a8c:	fab3 f383 	clz	r3, r3
 8008a90:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8008a92:	429a      	cmp	r2, r3
 8008a94:	d106      	bne.n	8008aa4 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	2200      	movs	r2, #0
 8008a9c:	2103      	movs	r1, #3
 8008a9e:	4618      	mov	r0, r3
 8008aa0:	f7ff fb90 	bl	80081c4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	4618      	mov	r0, r3
 8008aaa:	f7ff fc6f 	bl	800838c <LL_ADC_IsEnabled>
 8008aae:	4603      	mov	r3, r0
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	f040 813f 	bne.w	8008d34 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	6818      	ldr	r0, [r3, #0]
 8008aba:	683b      	ldr	r3, [r7, #0]
 8008abc:	6819      	ldr	r1, [r3, #0]
 8008abe:	683b      	ldr	r3, [r7, #0]
 8008ac0:	68db      	ldr	r3, [r3, #12]
 8008ac2:	461a      	mov	r2, r3
 8008ac4:	f7ff fbf0 	bl	80082a8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8008ac8:	683b      	ldr	r3, [r7, #0]
 8008aca:	68db      	ldr	r3, [r3, #12]
 8008acc:	4a8e      	ldr	r2, [pc, #568]	; (8008d08 <HAL_ADC_ConfigChannel+0x678>)
 8008ace:	4293      	cmp	r3, r2
 8008ad0:	f040 8130 	bne.w	8008d34 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8008ad8:	683b      	ldr	r3, [r7, #0]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d10b      	bne.n	8008afc <HAL_ADC_ConfigChannel+0x46c>
 8008ae4:	683b      	ldr	r3, [r7, #0]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	0e9b      	lsrs	r3, r3, #26
 8008aea:	3301      	adds	r3, #1
 8008aec:	f003 031f 	and.w	r3, r3, #31
 8008af0:	2b09      	cmp	r3, #9
 8008af2:	bf94      	ite	ls
 8008af4:	2301      	movls	r3, #1
 8008af6:	2300      	movhi	r3, #0
 8008af8:	b2db      	uxtb	r3, r3
 8008afa:	e019      	b.n	8008b30 <HAL_ADC_ConfigChannel+0x4a0>
 8008afc:	683b      	ldr	r3, [r7, #0]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008b02:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008b04:	fa93 f3a3 	rbit	r3, r3
 8008b08:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8008b0a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008b0c:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8008b0e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d101      	bne.n	8008b18 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8008b14:	2320      	movs	r3, #32
 8008b16:	e003      	b.n	8008b20 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8008b18:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008b1a:	fab3 f383 	clz	r3, r3
 8008b1e:	b2db      	uxtb	r3, r3
 8008b20:	3301      	adds	r3, #1
 8008b22:	f003 031f 	and.w	r3, r3, #31
 8008b26:	2b09      	cmp	r3, #9
 8008b28:	bf94      	ite	ls
 8008b2a:	2301      	movls	r3, #1
 8008b2c:	2300      	movhi	r3, #0
 8008b2e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d079      	beq.n	8008c28 <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8008b34:	683b      	ldr	r3, [r7, #0]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d107      	bne.n	8008b50 <HAL_ADC_ConfigChannel+0x4c0>
 8008b40:	683b      	ldr	r3, [r7, #0]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	0e9b      	lsrs	r3, r3, #26
 8008b46:	3301      	adds	r3, #1
 8008b48:	069b      	lsls	r3, r3, #26
 8008b4a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8008b4e:	e015      	b.n	8008b7c <HAL_ADC_ConfigChannel+0x4ec>
 8008b50:	683b      	ldr	r3, [r7, #0]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008b56:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008b58:	fa93 f3a3 	rbit	r3, r3
 8008b5c:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8008b5e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008b60:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8008b62:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d101      	bne.n	8008b6c <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8008b68:	2320      	movs	r3, #32
 8008b6a:	e003      	b.n	8008b74 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8008b6c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008b6e:	fab3 f383 	clz	r3, r3
 8008b72:	b2db      	uxtb	r3, r3
 8008b74:	3301      	adds	r3, #1
 8008b76:	069b      	lsls	r3, r3, #26
 8008b78:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8008b7c:	683b      	ldr	r3, [r7, #0]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d109      	bne.n	8008b9c <HAL_ADC_ConfigChannel+0x50c>
 8008b88:	683b      	ldr	r3, [r7, #0]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	0e9b      	lsrs	r3, r3, #26
 8008b8e:	3301      	adds	r3, #1
 8008b90:	f003 031f 	and.w	r3, r3, #31
 8008b94:	2101      	movs	r1, #1
 8008b96:	fa01 f303 	lsl.w	r3, r1, r3
 8008b9a:	e017      	b.n	8008bcc <HAL_ADC_ConfigChannel+0x53c>
 8008b9c:	683b      	ldr	r3, [r7, #0]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008ba2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008ba4:	fa93 f3a3 	rbit	r3, r3
 8008ba8:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8008baa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008bac:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8008bae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d101      	bne.n	8008bb8 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8008bb4:	2320      	movs	r3, #32
 8008bb6:	e003      	b.n	8008bc0 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 8008bb8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008bba:	fab3 f383 	clz	r3, r3
 8008bbe:	b2db      	uxtb	r3, r3
 8008bc0:	3301      	adds	r3, #1
 8008bc2:	f003 031f 	and.w	r3, r3, #31
 8008bc6:	2101      	movs	r1, #1
 8008bc8:	fa01 f303 	lsl.w	r3, r1, r3
 8008bcc:	ea42 0103 	orr.w	r1, r2, r3
 8008bd0:	683b      	ldr	r3, [r7, #0]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d10a      	bne.n	8008bf2 <HAL_ADC_ConfigChannel+0x562>
 8008bdc:	683b      	ldr	r3, [r7, #0]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	0e9b      	lsrs	r3, r3, #26
 8008be2:	3301      	adds	r3, #1
 8008be4:	f003 021f 	and.w	r2, r3, #31
 8008be8:	4613      	mov	r3, r2
 8008bea:	005b      	lsls	r3, r3, #1
 8008bec:	4413      	add	r3, r2
 8008bee:	051b      	lsls	r3, r3, #20
 8008bf0:	e018      	b.n	8008c24 <HAL_ADC_ConfigChannel+0x594>
 8008bf2:	683b      	ldr	r3, [r7, #0]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008bf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bfa:	fa93 f3a3 	rbit	r3, r3
 8008bfe:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8008c00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c02:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8008c04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d101      	bne.n	8008c0e <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 8008c0a:	2320      	movs	r3, #32
 8008c0c:	e003      	b.n	8008c16 <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8008c0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008c10:	fab3 f383 	clz	r3, r3
 8008c14:	b2db      	uxtb	r3, r3
 8008c16:	3301      	adds	r3, #1
 8008c18:	f003 021f 	and.w	r2, r3, #31
 8008c1c:	4613      	mov	r3, r2
 8008c1e:	005b      	lsls	r3, r3, #1
 8008c20:	4413      	add	r3, r2
 8008c22:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008c24:	430b      	orrs	r3, r1
 8008c26:	e080      	b.n	8008d2a <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8008c28:	683b      	ldr	r3, [r7, #0]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d107      	bne.n	8008c44 <HAL_ADC_ConfigChannel+0x5b4>
 8008c34:	683b      	ldr	r3, [r7, #0]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	0e9b      	lsrs	r3, r3, #26
 8008c3a:	3301      	adds	r3, #1
 8008c3c:	069b      	lsls	r3, r3, #26
 8008c3e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8008c42:	e015      	b.n	8008c70 <HAL_ADC_ConfigChannel+0x5e0>
 8008c44:	683b      	ldr	r3, [r7, #0]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008c4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c4c:	fa93 f3a3 	rbit	r3, r3
 8008c50:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8008c52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c54:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8008c56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d101      	bne.n	8008c60 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8008c5c:	2320      	movs	r3, #32
 8008c5e:	e003      	b.n	8008c68 <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8008c60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c62:	fab3 f383 	clz	r3, r3
 8008c66:	b2db      	uxtb	r3, r3
 8008c68:	3301      	adds	r3, #1
 8008c6a:	069b      	lsls	r3, r3, #26
 8008c6c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8008c70:	683b      	ldr	r3, [r7, #0]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d109      	bne.n	8008c90 <HAL_ADC_ConfigChannel+0x600>
 8008c7c:	683b      	ldr	r3, [r7, #0]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	0e9b      	lsrs	r3, r3, #26
 8008c82:	3301      	adds	r3, #1
 8008c84:	f003 031f 	and.w	r3, r3, #31
 8008c88:	2101      	movs	r1, #1
 8008c8a:	fa01 f303 	lsl.w	r3, r1, r3
 8008c8e:	e017      	b.n	8008cc0 <HAL_ADC_ConfigChannel+0x630>
 8008c90:	683b      	ldr	r3, [r7, #0]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008c96:	6a3b      	ldr	r3, [r7, #32]
 8008c98:	fa93 f3a3 	rbit	r3, r3
 8008c9c:	61fb      	str	r3, [r7, #28]
  return result;
 8008c9e:	69fb      	ldr	r3, [r7, #28]
 8008ca0:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8008ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d101      	bne.n	8008cac <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8008ca8:	2320      	movs	r3, #32
 8008caa:	e003      	b.n	8008cb4 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8008cac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cae:	fab3 f383 	clz	r3, r3
 8008cb2:	b2db      	uxtb	r3, r3
 8008cb4:	3301      	adds	r3, #1
 8008cb6:	f003 031f 	and.w	r3, r3, #31
 8008cba:	2101      	movs	r1, #1
 8008cbc:	fa01 f303 	lsl.w	r3, r1, r3
 8008cc0:	ea42 0103 	orr.w	r1, r2, r3
 8008cc4:	683b      	ldr	r3, [r7, #0]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d10d      	bne.n	8008cec <HAL_ADC_ConfigChannel+0x65c>
 8008cd0:	683b      	ldr	r3, [r7, #0]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	0e9b      	lsrs	r3, r3, #26
 8008cd6:	3301      	adds	r3, #1
 8008cd8:	f003 021f 	and.w	r2, r3, #31
 8008cdc:	4613      	mov	r3, r2
 8008cde:	005b      	lsls	r3, r3, #1
 8008ce0:	4413      	add	r3, r2
 8008ce2:	3b1e      	subs	r3, #30
 8008ce4:	051b      	lsls	r3, r3, #20
 8008ce6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8008cea:	e01d      	b.n	8008d28 <HAL_ADC_ConfigChannel+0x698>
 8008cec:	683b      	ldr	r3, [r7, #0]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008cf2:	697b      	ldr	r3, [r7, #20]
 8008cf4:	fa93 f3a3 	rbit	r3, r3
 8008cf8:	613b      	str	r3, [r7, #16]
  return result;
 8008cfa:	693b      	ldr	r3, [r7, #16]
 8008cfc:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8008cfe:	69bb      	ldr	r3, [r7, #24]
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d103      	bne.n	8008d0c <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8008d04:	2320      	movs	r3, #32
 8008d06:	e005      	b.n	8008d14 <HAL_ADC_ConfigChannel+0x684>
 8008d08:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8008d0c:	69bb      	ldr	r3, [r7, #24]
 8008d0e:	fab3 f383 	clz	r3, r3
 8008d12:	b2db      	uxtb	r3, r3
 8008d14:	3301      	adds	r3, #1
 8008d16:	f003 021f 	and.w	r2, r3, #31
 8008d1a:	4613      	mov	r3, r2
 8008d1c:	005b      	lsls	r3, r3, #1
 8008d1e:	4413      	add	r3, r2
 8008d20:	3b1e      	subs	r3, #30
 8008d22:	051b      	lsls	r3, r3, #20
 8008d24:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008d28:	430b      	orrs	r3, r1
 8008d2a:	683a      	ldr	r2, [r7, #0]
 8008d2c:	6892      	ldr	r2, [r2, #8]
 8008d2e:	4619      	mov	r1, r3
 8008d30:	f7ff fa8f 	bl	8008252 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8008d34:	683b      	ldr	r3, [r7, #0]
 8008d36:	681a      	ldr	r2, [r3, #0]
 8008d38:	4b3d      	ldr	r3, [pc, #244]	; (8008e30 <HAL_ADC_ConfigChannel+0x7a0>)
 8008d3a:	4013      	ands	r3, r2
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d06c      	beq.n	8008e1a <HAL_ADC_ConfigChannel+0x78a>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8008d40:	483c      	ldr	r0, [pc, #240]	; (8008e34 <HAL_ADC_ConfigChannel+0x7a4>)
 8008d42:	f7ff f9f7 	bl	8008134 <LL_ADC_GetCommonPathInternalCh>
 8008d46:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8008d4a:	683b      	ldr	r3, [r7, #0]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	4a3a      	ldr	r2, [pc, #232]	; (8008e38 <HAL_ADC_ConfigChannel+0x7a8>)
 8008d50:	4293      	cmp	r3, r2
 8008d52:	d127      	bne.n	8008da4 <HAL_ADC_ConfigChannel+0x714>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8008d54:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8008d58:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d121      	bne.n	8008da4 <HAL_ADC_ConfigChannel+0x714>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	4a35      	ldr	r2, [pc, #212]	; (8008e3c <HAL_ADC_ConfigChannel+0x7ac>)
 8008d66:	4293      	cmp	r3, r2
 8008d68:	d157      	bne.n	8008e1a <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008d6a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8008d6e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8008d72:	4619      	mov	r1, r3
 8008d74:	482f      	ldr	r0, [pc, #188]	; (8008e34 <HAL_ADC_ConfigChannel+0x7a4>)
 8008d76:	f7ff f9ca 	bl	800810e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8008d7a:	4b31      	ldr	r3, [pc, #196]	; (8008e40 <HAL_ADC_ConfigChannel+0x7b0>)
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	099b      	lsrs	r3, r3, #6
 8008d80:	4a30      	ldr	r2, [pc, #192]	; (8008e44 <HAL_ADC_ConfigChannel+0x7b4>)
 8008d82:	fba2 2303 	umull	r2, r3, r2, r3
 8008d86:	099b      	lsrs	r3, r3, #6
 8008d88:	1c5a      	adds	r2, r3, #1
 8008d8a:	4613      	mov	r3, r2
 8008d8c:	005b      	lsls	r3, r3, #1
 8008d8e:	4413      	add	r3, r2
 8008d90:	009b      	lsls	r3, r3, #2
 8008d92:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8008d94:	e002      	b.n	8008d9c <HAL_ADC_ConfigChannel+0x70c>
          {
            wait_loop_index--;
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	3b01      	subs	r3, #1
 8008d9a:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d1f9      	bne.n	8008d96 <HAL_ADC_ConfigChannel+0x706>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008da2:	e03a      	b.n	8008e1a <HAL_ADC_ConfigChannel+0x78a>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8008da4:	683b      	ldr	r3, [r7, #0]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	4a27      	ldr	r2, [pc, #156]	; (8008e48 <HAL_ADC_ConfigChannel+0x7b8>)
 8008daa:	4293      	cmp	r3, r2
 8008dac:	d113      	bne.n	8008dd6 <HAL_ADC_ConfigChannel+0x746>
 8008dae:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8008db2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d10d      	bne.n	8008dd6 <HAL_ADC_ConfigChannel+0x746>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	4a1f      	ldr	r2, [pc, #124]	; (8008e3c <HAL_ADC_ConfigChannel+0x7ac>)
 8008dc0:	4293      	cmp	r3, r2
 8008dc2:	d12a      	bne.n	8008e1a <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008dc4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8008dc8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008dcc:	4619      	mov	r1, r3
 8008dce:	4819      	ldr	r0, [pc, #100]	; (8008e34 <HAL_ADC_ConfigChannel+0x7a4>)
 8008dd0:	f7ff f99d 	bl	800810e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008dd4:	e021      	b.n	8008e1a <HAL_ADC_ConfigChannel+0x78a>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8008dd6:	683b      	ldr	r3, [r7, #0]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	4a1c      	ldr	r2, [pc, #112]	; (8008e4c <HAL_ADC_ConfigChannel+0x7bc>)
 8008ddc:	4293      	cmp	r3, r2
 8008dde:	d11c      	bne.n	8008e1a <HAL_ADC_ConfigChannel+0x78a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8008de0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8008de4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d116      	bne.n	8008e1a <HAL_ADC_ConfigChannel+0x78a>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	4a12      	ldr	r2, [pc, #72]	; (8008e3c <HAL_ADC_ConfigChannel+0x7ac>)
 8008df2:	4293      	cmp	r3, r2
 8008df4:	d111      	bne.n	8008e1a <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008df6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8008dfa:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8008dfe:	4619      	mov	r1, r3
 8008e00:	480c      	ldr	r0, [pc, #48]	; (8008e34 <HAL_ADC_ConfigChannel+0x7a4>)
 8008e02:	f7ff f984 	bl	800810e <LL_ADC_SetCommonPathInternalCh>
 8008e06:	e008      	b.n	8008e1a <HAL_ADC_ConfigChannel+0x78a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008e0c:	f043 0220 	orr.w	r2, r3, #32
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8008e14:	2301      	movs	r3, #1
 8008e16:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	2200      	movs	r2, #0
 8008e1e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8008e22:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8008e26:	4618      	mov	r0, r3
 8008e28:	37d8      	adds	r7, #216	; 0xd8
 8008e2a:	46bd      	mov	sp, r7
 8008e2c:	bd80      	pop	{r7, pc}
 8008e2e:	bf00      	nop
 8008e30:	80080000 	.word	0x80080000
 8008e34:	50040300 	.word	0x50040300
 8008e38:	c7520000 	.word	0xc7520000
 8008e3c:	50040000 	.word	0x50040000
 8008e40:	20000410 	.word	0x20000410
 8008e44:	053e2d63 	.word	0x053e2d63
 8008e48:	cb840000 	.word	0xcb840000
 8008e4c:	80000001 	.word	0x80000001

08008e50 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8008e50:	b580      	push	{r7, lr}
 8008e52:	b084      	sub	sp, #16
 8008e54:	af00      	add	r7, sp, #0
 8008e56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d101      	bne.n	8008e62 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8008e5e:	2301      	movs	r3, #1
 8008e60:	e0ed      	b.n	800903e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008e68:	b2db      	uxtb	r3, r3
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d102      	bne.n	8008e74 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8008e6e:	6878      	ldr	r0, [r7, #4]
 8008e70:	f7f8 f9aa 	bl	80011c8 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	681a      	ldr	r2, [r3, #0]
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	f022 0202 	bic.w	r2, r2, #2
 8008e82:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008e84:	f7ff f924 	bl	80080d0 <HAL_GetTick>
 8008e88:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8008e8a:	e012      	b.n	8008eb2 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8008e8c:	f7ff f920 	bl	80080d0 <HAL_GetTick>
 8008e90:	4602      	mov	r2, r0
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	1ad3      	subs	r3, r2, r3
 8008e96:	2b0a      	cmp	r3, #10
 8008e98:	d90b      	bls.n	8008eb2 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e9e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	2205      	movs	r2, #5
 8008eaa:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8008eae:	2301      	movs	r3, #1
 8008eb0:	e0c5      	b.n	800903e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	685b      	ldr	r3, [r3, #4]
 8008eb8:	f003 0302 	and.w	r3, r3, #2
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d1e5      	bne.n	8008e8c <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	681a      	ldr	r2, [r3, #0]
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	f042 0201 	orr.w	r2, r2, #1
 8008ece:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008ed0:	f7ff f8fe 	bl	80080d0 <HAL_GetTick>
 8008ed4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8008ed6:	e012      	b.n	8008efe <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8008ed8:	f7ff f8fa 	bl	80080d0 <HAL_GetTick>
 8008edc:	4602      	mov	r2, r0
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	1ad3      	subs	r3, r2, r3
 8008ee2:	2b0a      	cmp	r3, #10
 8008ee4:	d90b      	bls.n	8008efe <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008eea:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	2205      	movs	r2, #5
 8008ef6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8008efa:	2301      	movs	r3, #1
 8008efc:	e09f      	b.n	800903e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	685b      	ldr	r3, [r3, #4]
 8008f04:	f003 0301 	and.w	r3, r3, #1
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d0e5      	beq.n	8008ed8 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	7e1b      	ldrb	r3, [r3, #24]
 8008f10:	2b01      	cmp	r3, #1
 8008f12:	d108      	bne.n	8008f26 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	681a      	ldr	r2, [r3, #0]
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008f22:	601a      	str	r2, [r3, #0]
 8008f24:	e007      	b.n	8008f36 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	681a      	ldr	r2, [r3, #0]
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008f34:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	7e5b      	ldrb	r3, [r3, #25]
 8008f3a:	2b01      	cmp	r3, #1
 8008f3c:	d108      	bne.n	8008f50 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	681a      	ldr	r2, [r3, #0]
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008f4c:	601a      	str	r2, [r3, #0]
 8008f4e:	e007      	b.n	8008f60 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	681a      	ldr	r2, [r3, #0]
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008f5e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	7e9b      	ldrb	r3, [r3, #26]
 8008f64:	2b01      	cmp	r3, #1
 8008f66:	d108      	bne.n	8008f7a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	681a      	ldr	r2, [r3, #0]
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	f042 0220 	orr.w	r2, r2, #32
 8008f76:	601a      	str	r2, [r3, #0]
 8008f78:	e007      	b.n	8008f8a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	681a      	ldr	r2, [r3, #0]
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	f022 0220 	bic.w	r2, r2, #32
 8008f88:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	7edb      	ldrb	r3, [r3, #27]
 8008f8e:	2b01      	cmp	r3, #1
 8008f90:	d108      	bne.n	8008fa4 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	681a      	ldr	r2, [r3, #0]
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	f022 0210 	bic.w	r2, r2, #16
 8008fa0:	601a      	str	r2, [r3, #0]
 8008fa2:	e007      	b.n	8008fb4 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	681a      	ldr	r2, [r3, #0]
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	f042 0210 	orr.w	r2, r2, #16
 8008fb2:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	7f1b      	ldrb	r3, [r3, #28]
 8008fb8:	2b01      	cmp	r3, #1
 8008fba:	d108      	bne.n	8008fce <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	681a      	ldr	r2, [r3, #0]
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	f042 0208 	orr.w	r2, r2, #8
 8008fca:	601a      	str	r2, [r3, #0]
 8008fcc:	e007      	b.n	8008fde <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	681a      	ldr	r2, [r3, #0]
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	f022 0208 	bic.w	r2, r2, #8
 8008fdc:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	7f5b      	ldrb	r3, [r3, #29]
 8008fe2:	2b01      	cmp	r3, #1
 8008fe4:	d108      	bne.n	8008ff8 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	681a      	ldr	r2, [r3, #0]
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	f042 0204 	orr.w	r2, r2, #4
 8008ff4:	601a      	str	r2, [r3, #0]
 8008ff6:	e007      	b.n	8009008 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	681a      	ldr	r2, [r3, #0]
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	f022 0204 	bic.w	r2, r2, #4
 8009006:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	689a      	ldr	r2, [r3, #8]
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	68db      	ldr	r3, [r3, #12]
 8009010:	431a      	orrs	r2, r3
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	691b      	ldr	r3, [r3, #16]
 8009016:	431a      	orrs	r2, r3
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	695b      	ldr	r3, [r3, #20]
 800901c:	ea42 0103 	orr.w	r1, r2, r3
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	685b      	ldr	r3, [r3, #4]
 8009024:	1e5a      	subs	r2, r3, #1
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	430a      	orrs	r2, r1
 800902c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	2200      	movs	r2, #0
 8009032:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	2201      	movs	r2, #1
 8009038:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800903c:	2300      	movs	r3, #0
}
 800903e:	4618      	mov	r0, r3
 8009040:	3710      	adds	r7, #16
 8009042:	46bd      	mov	sp, r7
 8009044:	bd80      	pop	{r7, pc}

08009046 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8009046:	b480      	push	{r7}
 8009048:	b087      	sub	sp, #28
 800904a:	af00      	add	r7, sp, #0
 800904c:	6078      	str	r0, [r7, #4]
 800904e:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	f893 3020 	ldrb.w	r3, [r3, #32]
 800905c:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800905e:	7cfb      	ldrb	r3, [r7, #19]
 8009060:	2b01      	cmp	r3, #1
 8009062:	d003      	beq.n	800906c <HAL_CAN_ConfigFilter+0x26>
 8009064:	7cfb      	ldrb	r3, [r7, #19]
 8009066:	2b02      	cmp	r3, #2
 8009068:	f040 80aa 	bne.w	80091c0 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800906c:	697b      	ldr	r3, [r7, #20]
 800906e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8009072:	f043 0201 	orr.w	r2, r3, #1
 8009076:	697b      	ldr	r3, [r7, #20]
 8009078:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800907c:	683b      	ldr	r3, [r7, #0]
 800907e:	695b      	ldr	r3, [r3, #20]
 8009080:	f003 031f 	and.w	r3, r3, #31
 8009084:	2201      	movs	r2, #1
 8009086:	fa02 f303 	lsl.w	r3, r2, r3
 800908a:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800908c:	697b      	ldr	r3, [r7, #20]
 800908e:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	43db      	mvns	r3, r3
 8009096:	401a      	ands	r2, r3
 8009098:	697b      	ldr	r3, [r7, #20]
 800909a:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800909e:	683b      	ldr	r3, [r7, #0]
 80090a0:	69db      	ldr	r3, [r3, #28]
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d123      	bne.n	80090ee <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80090a6:	697b      	ldr	r3, [r7, #20]
 80090a8:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	43db      	mvns	r3, r3
 80090b0:	401a      	ands	r2, r3
 80090b2:	697b      	ldr	r3, [r7, #20]
 80090b4:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80090b8:	683b      	ldr	r3, [r7, #0]
 80090ba:	68db      	ldr	r3, [r3, #12]
 80090bc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80090be:	683b      	ldr	r3, [r7, #0]
 80090c0:	685b      	ldr	r3, [r3, #4]
 80090c2:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80090c4:	683a      	ldr	r2, [r7, #0]
 80090c6:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80090c8:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80090ca:	697b      	ldr	r3, [r7, #20]
 80090cc:	3248      	adds	r2, #72	; 0x48
 80090ce:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80090d2:	683b      	ldr	r3, [r7, #0]
 80090d4:	689b      	ldr	r3, [r3, #8]
 80090d6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80090d8:	683b      	ldr	r3, [r7, #0]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80090de:	683b      	ldr	r3, [r7, #0]
 80090e0:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80090e2:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80090e4:	6979      	ldr	r1, [r7, #20]
 80090e6:	3348      	adds	r3, #72	; 0x48
 80090e8:	00db      	lsls	r3, r3, #3
 80090ea:	440b      	add	r3, r1
 80090ec:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80090ee:	683b      	ldr	r3, [r7, #0]
 80090f0:	69db      	ldr	r3, [r3, #28]
 80090f2:	2b01      	cmp	r3, #1
 80090f4:	d122      	bne.n	800913c <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80090f6:	697b      	ldr	r3, [r7, #20]
 80090f8:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	431a      	orrs	r2, r3
 8009100:	697b      	ldr	r3, [r7, #20]
 8009102:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8009106:	683b      	ldr	r3, [r7, #0]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800910c:	683b      	ldr	r3, [r7, #0]
 800910e:	685b      	ldr	r3, [r3, #4]
 8009110:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8009112:	683a      	ldr	r2, [r7, #0]
 8009114:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8009116:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8009118:	697b      	ldr	r3, [r7, #20]
 800911a:	3248      	adds	r2, #72	; 0x48
 800911c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8009120:	683b      	ldr	r3, [r7, #0]
 8009122:	689b      	ldr	r3, [r3, #8]
 8009124:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8009126:	683b      	ldr	r3, [r7, #0]
 8009128:	68db      	ldr	r3, [r3, #12]
 800912a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800912c:	683b      	ldr	r3, [r7, #0]
 800912e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8009130:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8009132:	6979      	ldr	r1, [r7, #20]
 8009134:	3348      	adds	r3, #72	; 0x48
 8009136:	00db      	lsls	r3, r3, #3
 8009138:	440b      	add	r3, r1
 800913a:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800913c:	683b      	ldr	r3, [r7, #0]
 800913e:	699b      	ldr	r3, [r3, #24]
 8009140:	2b00      	cmp	r3, #0
 8009142:	d109      	bne.n	8009158 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8009144:	697b      	ldr	r3, [r7, #20]
 8009146:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	43db      	mvns	r3, r3
 800914e:	401a      	ands	r2, r3
 8009150:	697b      	ldr	r3, [r7, #20]
 8009152:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8009156:	e007      	b.n	8009168 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8009158:	697b      	ldr	r3, [r7, #20]
 800915a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	431a      	orrs	r2, r3
 8009162:	697b      	ldr	r3, [r7, #20]
 8009164:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8009168:	683b      	ldr	r3, [r7, #0]
 800916a:	691b      	ldr	r3, [r3, #16]
 800916c:	2b00      	cmp	r3, #0
 800916e:	d109      	bne.n	8009184 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8009170:	697b      	ldr	r3, [r7, #20]
 8009172:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	43db      	mvns	r3, r3
 800917a:	401a      	ands	r2, r3
 800917c:	697b      	ldr	r3, [r7, #20]
 800917e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8009182:	e007      	b.n	8009194 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8009184:	697b      	ldr	r3, [r7, #20]
 8009186:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	431a      	orrs	r2, r3
 800918e:	697b      	ldr	r3, [r7, #20]
 8009190:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8009194:	683b      	ldr	r3, [r7, #0]
 8009196:	6a1b      	ldr	r3, [r3, #32]
 8009198:	2b01      	cmp	r3, #1
 800919a:	d107      	bne.n	80091ac <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800919c:	697b      	ldr	r3, [r7, #20]
 800919e:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	431a      	orrs	r2, r3
 80091a6:	697b      	ldr	r3, [r7, #20]
 80091a8:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80091ac:	697b      	ldr	r3, [r7, #20]
 80091ae:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80091b2:	f023 0201 	bic.w	r2, r3, #1
 80091b6:	697b      	ldr	r3, [r7, #20]
 80091b8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80091bc:	2300      	movs	r3, #0
 80091be:	e006      	b.n	80091ce <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091c4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80091cc:	2301      	movs	r3, #1
  }
}
 80091ce:	4618      	mov	r0, r3
 80091d0:	371c      	adds	r7, #28
 80091d2:	46bd      	mov	sp, r7
 80091d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091d8:	4770      	bx	lr

080091da <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80091da:	b580      	push	{r7, lr}
 80091dc:	b084      	sub	sp, #16
 80091de:	af00      	add	r7, sp, #0
 80091e0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80091e8:	b2db      	uxtb	r3, r3
 80091ea:	2b01      	cmp	r3, #1
 80091ec:	d12e      	bne.n	800924c <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	2202      	movs	r2, #2
 80091f2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	681a      	ldr	r2, [r3, #0]
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	f022 0201 	bic.w	r2, r2, #1
 8009204:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009206:	f7fe ff63 	bl	80080d0 <HAL_GetTick>
 800920a:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800920c:	e012      	b.n	8009234 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800920e:	f7fe ff5f 	bl	80080d0 <HAL_GetTick>
 8009212:	4602      	mov	r2, r0
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	1ad3      	subs	r3, r2, r3
 8009218:	2b0a      	cmp	r3, #10
 800921a:	d90b      	bls.n	8009234 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009220:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	2205      	movs	r2, #5
 800922c:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8009230:	2301      	movs	r3, #1
 8009232:	e012      	b.n	800925a <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	685b      	ldr	r3, [r3, #4]
 800923a:	f003 0301 	and.w	r3, r3, #1
 800923e:	2b00      	cmp	r3, #0
 8009240:	d1e5      	bne.n	800920e <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	2200      	movs	r2, #0
 8009246:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8009248:	2300      	movs	r3, #0
 800924a:	e006      	b.n	800925a <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009250:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8009258:	2301      	movs	r3, #1
  }
}
 800925a:	4618      	mov	r0, r3
 800925c:	3710      	adds	r7, #16
 800925e:	46bd      	mov	sp, r7
 8009260:	bd80      	pop	{r7, pc}

08009262 <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 8009262:	b580      	push	{r7, lr}
 8009264:	b084      	sub	sp, #16
 8009266:	af00      	add	r7, sp, #0
 8009268:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009270:	b2db      	uxtb	r3, r3
 8009272:	2b02      	cmp	r3, #2
 8009274:	d133      	bne.n	80092de <HAL_CAN_Stop+0x7c>
  {
    /* Request initialisation */
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	681a      	ldr	r2, [r3, #0]
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	f042 0201 	orr.w	r2, r2, #1
 8009284:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009286:	f7fe ff23 	bl	80080d0 <HAL_GetTick>
 800928a:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800928c:	e012      	b.n	80092b4 <HAL_CAN_Stop+0x52>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800928e:	f7fe ff1f 	bl	80080d0 <HAL_GetTick>
 8009292:	4602      	mov	r2, r0
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	1ad3      	subs	r3, r2, r3
 8009298:	2b0a      	cmp	r3, #10
 800929a:	d90b      	bls.n	80092b4 <HAL_CAN_Stop+0x52>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092a0:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	2205      	movs	r2, #5
 80092ac:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80092b0:	2301      	movs	r3, #1
 80092b2:	e01b      	b.n	80092ec <HAL_CAN_Stop+0x8a>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	685b      	ldr	r3, [r3, #4]
 80092ba:	f003 0301 	and.w	r3, r3, #1
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d0e5      	beq.n	800928e <HAL_CAN_Stop+0x2c>
      }
    }

    /* Exit from sleep mode */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	681a      	ldr	r2, [r3, #0]
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	f022 0202 	bic.w	r2, r2, #2
 80092d0:	601a      	str	r2, [r3, #0]

    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_READY;
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	2201      	movs	r2, #1
 80092d6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Return function status */
    return HAL_OK;
 80092da:	2300      	movs	r3, #0
 80092dc:	e006      	b.n	80092ec <HAL_CAN_Stop+0x8a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092e2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80092ea:	2301      	movs	r3, #1
  }
}
 80092ec:	4618      	mov	r0, r3
 80092ee:	3710      	adds	r7, #16
 80092f0:	46bd      	mov	sp, r7
 80092f2:	bd80      	pop	{r7, pc}

080092f4 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 80092f4:	b480      	push	{r7}
 80092f6:	b089      	sub	sp, #36	; 0x24
 80092f8:	af00      	add	r7, sp, #0
 80092fa:	60f8      	str	r0, [r7, #12]
 80092fc:	60b9      	str	r1, [r7, #8]
 80092fe:	607a      	str	r2, [r7, #4]
 8009300:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009308:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	689b      	ldr	r3, [r3, #8]
 8009310:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8009312:	7ffb      	ldrb	r3, [r7, #31]
 8009314:	2b01      	cmp	r3, #1
 8009316:	d003      	beq.n	8009320 <HAL_CAN_AddTxMessage+0x2c>
 8009318:	7ffb      	ldrb	r3, [r7, #31]
 800931a:	2b02      	cmp	r3, #2
 800931c:	f040 80b8 	bne.w	8009490 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8009320:	69bb      	ldr	r3, [r7, #24]
 8009322:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009326:	2b00      	cmp	r3, #0
 8009328:	d10a      	bne.n	8009340 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800932a:	69bb      	ldr	r3, [r7, #24]
 800932c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8009330:	2b00      	cmp	r3, #0
 8009332:	d105      	bne.n	8009340 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8009334:	69bb      	ldr	r3, [r7, #24]
 8009336:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800933a:	2b00      	cmp	r3, #0
 800933c:	f000 80a0 	beq.w	8009480 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8009340:	69bb      	ldr	r3, [r7, #24]
 8009342:	0e1b      	lsrs	r3, r3, #24
 8009344:	f003 0303 	and.w	r3, r3, #3
 8009348:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 800934a:	697b      	ldr	r3, [r7, #20]
 800934c:	2b02      	cmp	r3, #2
 800934e:	d907      	bls.n	8009360 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009354:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800935c:	2301      	movs	r3, #1
 800935e:	e09e      	b.n	800949e <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8009360:	2201      	movs	r2, #1
 8009362:	697b      	ldr	r3, [r7, #20]
 8009364:	409a      	lsls	r2, r3
 8009366:	683b      	ldr	r3, [r7, #0]
 8009368:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800936a:	68bb      	ldr	r3, [r7, #8]
 800936c:	689b      	ldr	r3, [r3, #8]
 800936e:	2b00      	cmp	r3, #0
 8009370:	d10d      	bne.n	800938e <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8009372:	68bb      	ldr	r3, [r7, #8]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8009378:	68bb      	ldr	r3, [r7, #8]
 800937a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800937c:	68f9      	ldr	r1, [r7, #12]
 800937e:	6809      	ldr	r1, [r1, #0]
 8009380:	431a      	orrs	r2, r3
 8009382:	697b      	ldr	r3, [r7, #20]
 8009384:	3318      	adds	r3, #24
 8009386:	011b      	lsls	r3, r3, #4
 8009388:	440b      	add	r3, r1
 800938a:	601a      	str	r2, [r3, #0]
 800938c:	e00f      	b.n	80093ae <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800938e:	68bb      	ldr	r3, [r7, #8]
 8009390:	685b      	ldr	r3, [r3, #4]
 8009392:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8009394:	68bb      	ldr	r3, [r7, #8]
 8009396:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8009398:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800939a:	68bb      	ldr	r3, [r7, #8]
 800939c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800939e:	68f9      	ldr	r1, [r7, #12]
 80093a0:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80093a2:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80093a4:	697b      	ldr	r3, [r7, #20]
 80093a6:	3318      	adds	r3, #24
 80093a8:	011b      	lsls	r3, r3, #4
 80093aa:	440b      	add	r3, r1
 80093ac:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	6819      	ldr	r1, [r3, #0]
 80093b2:	68bb      	ldr	r3, [r7, #8]
 80093b4:	691a      	ldr	r2, [r3, #16]
 80093b6:	697b      	ldr	r3, [r7, #20]
 80093b8:	3318      	adds	r3, #24
 80093ba:	011b      	lsls	r3, r3, #4
 80093bc:	440b      	add	r3, r1
 80093be:	3304      	adds	r3, #4
 80093c0:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80093c2:	68bb      	ldr	r3, [r7, #8]
 80093c4:	7d1b      	ldrb	r3, [r3, #20]
 80093c6:	2b01      	cmp	r3, #1
 80093c8:	d111      	bne.n	80093ee <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	681a      	ldr	r2, [r3, #0]
 80093ce:	697b      	ldr	r3, [r7, #20]
 80093d0:	3318      	adds	r3, #24
 80093d2:	011b      	lsls	r3, r3, #4
 80093d4:	4413      	add	r3, r2
 80093d6:	3304      	adds	r3, #4
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	68fa      	ldr	r2, [r7, #12]
 80093dc:	6811      	ldr	r1, [r2, #0]
 80093de:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80093e2:	697b      	ldr	r3, [r7, #20]
 80093e4:	3318      	adds	r3, #24
 80093e6:	011b      	lsls	r3, r3, #4
 80093e8:	440b      	add	r3, r1
 80093ea:	3304      	adds	r3, #4
 80093ec:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	3307      	adds	r3, #7
 80093f2:	781b      	ldrb	r3, [r3, #0]
 80093f4:	061a      	lsls	r2, r3, #24
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	3306      	adds	r3, #6
 80093fa:	781b      	ldrb	r3, [r3, #0]
 80093fc:	041b      	lsls	r3, r3, #16
 80093fe:	431a      	orrs	r2, r3
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	3305      	adds	r3, #5
 8009404:	781b      	ldrb	r3, [r3, #0]
 8009406:	021b      	lsls	r3, r3, #8
 8009408:	4313      	orrs	r3, r2
 800940a:	687a      	ldr	r2, [r7, #4]
 800940c:	3204      	adds	r2, #4
 800940e:	7812      	ldrb	r2, [r2, #0]
 8009410:	4610      	mov	r0, r2
 8009412:	68fa      	ldr	r2, [r7, #12]
 8009414:	6811      	ldr	r1, [r2, #0]
 8009416:	ea43 0200 	orr.w	r2, r3, r0
 800941a:	697b      	ldr	r3, [r7, #20]
 800941c:	011b      	lsls	r3, r3, #4
 800941e:	440b      	add	r3, r1
 8009420:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8009424:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	3303      	adds	r3, #3
 800942a:	781b      	ldrb	r3, [r3, #0]
 800942c:	061a      	lsls	r2, r3, #24
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	3302      	adds	r3, #2
 8009432:	781b      	ldrb	r3, [r3, #0]
 8009434:	041b      	lsls	r3, r3, #16
 8009436:	431a      	orrs	r2, r3
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	3301      	adds	r3, #1
 800943c:	781b      	ldrb	r3, [r3, #0]
 800943e:	021b      	lsls	r3, r3, #8
 8009440:	4313      	orrs	r3, r2
 8009442:	687a      	ldr	r2, [r7, #4]
 8009444:	7812      	ldrb	r2, [r2, #0]
 8009446:	4610      	mov	r0, r2
 8009448:	68fa      	ldr	r2, [r7, #12]
 800944a:	6811      	ldr	r1, [r2, #0]
 800944c:	ea43 0200 	orr.w	r2, r3, r0
 8009450:	697b      	ldr	r3, [r7, #20]
 8009452:	011b      	lsls	r3, r3, #4
 8009454:	440b      	add	r3, r1
 8009456:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 800945a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	681a      	ldr	r2, [r3, #0]
 8009460:	697b      	ldr	r3, [r7, #20]
 8009462:	3318      	adds	r3, #24
 8009464:	011b      	lsls	r3, r3, #4
 8009466:	4413      	add	r3, r2
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	68fa      	ldr	r2, [r7, #12]
 800946c:	6811      	ldr	r1, [r2, #0]
 800946e:	f043 0201 	orr.w	r2, r3, #1
 8009472:	697b      	ldr	r3, [r7, #20]
 8009474:	3318      	adds	r3, #24
 8009476:	011b      	lsls	r3, r3, #4
 8009478:	440b      	add	r3, r1
 800947a:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800947c:	2300      	movs	r3, #0
 800947e:	e00e      	b.n	800949e <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009484:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 800948c:	2301      	movs	r3, #1
 800948e:	e006      	b.n	800949e <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009494:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800949c:	2301      	movs	r3, #1
  }
}
 800949e:	4618      	mov	r0, r3
 80094a0:	3724      	adds	r7, #36	; 0x24
 80094a2:	46bd      	mov	sp, r7
 80094a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094a8:	4770      	bx	lr

080094aa <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 80094aa:	b480      	push	{r7}
 80094ac:	b085      	sub	sp, #20
 80094ae:	af00      	add	r7, sp, #0
 80094b0:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 80094b2:	2300      	movs	r3, #0
 80094b4:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80094bc:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 80094be:	7afb      	ldrb	r3, [r7, #11]
 80094c0:	2b01      	cmp	r3, #1
 80094c2:	d002      	beq.n	80094ca <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 80094c4:	7afb      	ldrb	r3, [r7, #11]
 80094c6:	2b02      	cmp	r3, #2
 80094c8:	d11d      	bne.n	8009506 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	689b      	ldr	r3, [r3, #8]
 80094d0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d002      	beq.n	80094de <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	3301      	adds	r3, #1
 80094dc:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	689b      	ldr	r3, [r3, #8]
 80094e4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d002      	beq.n	80094f2 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	3301      	adds	r3, #1
 80094f0:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	689b      	ldr	r3, [r3, #8]
 80094f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d002      	beq.n	8009506 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	3301      	adds	r3, #1
 8009504:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8009506:	68fb      	ldr	r3, [r7, #12]
}
 8009508:	4618      	mov	r0, r3
 800950a:	3714      	adds	r7, #20
 800950c:	46bd      	mov	sp, r7
 800950e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009512:	4770      	bx	lr

08009514 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8009514:	b480      	push	{r7}
 8009516:	b087      	sub	sp, #28
 8009518:	af00      	add	r7, sp, #0
 800951a:	60f8      	str	r0, [r7, #12]
 800951c:	60b9      	str	r1, [r7, #8]
 800951e:	607a      	str	r2, [r7, #4]
 8009520:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009528:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800952a:	7dfb      	ldrb	r3, [r7, #23]
 800952c:	2b01      	cmp	r3, #1
 800952e:	d003      	beq.n	8009538 <HAL_CAN_GetRxMessage+0x24>
 8009530:	7dfb      	ldrb	r3, [r7, #23]
 8009532:	2b02      	cmp	r3, #2
 8009534:	f040 80f3 	bne.w	800971e <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8009538:	68bb      	ldr	r3, [r7, #8]
 800953a:	2b00      	cmp	r3, #0
 800953c:	d10e      	bne.n	800955c <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	68db      	ldr	r3, [r3, #12]
 8009544:	f003 0303 	and.w	r3, r3, #3
 8009548:	2b00      	cmp	r3, #0
 800954a:	d116      	bne.n	800957a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009550:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8009558:	2301      	movs	r3, #1
 800955a:	e0e7      	b.n	800972c <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	691b      	ldr	r3, [r3, #16]
 8009562:	f003 0303 	and.w	r3, r3, #3
 8009566:	2b00      	cmp	r3, #0
 8009568:	d107      	bne.n	800957a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800956e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8009576:	2301      	movs	r3, #1
 8009578:	e0d8      	b.n	800972c <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	681a      	ldr	r2, [r3, #0]
 800957e:	68bb      	ldr	r3, [r7, #8]
 8009580:	331b      	adds	r3, #27
 8009582:	011b      	lsls	r3, r3, #4
 8009584:	4413      	add	r3, r2
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	f003 0204 	and.w	r2, r3, #4
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	689b      	ldr	r3, [r3, #8]
 8009594:	2b00      	cmp	r3, #0
 8009596:	d10c      	bne.n	80095b2 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	681a      	ldr	r2, [r3, #0]
 800959c:	68bb      	ldr	r3, [r7, #8]
 800959e:	331b      	adds	r3, #27
 80095a0:	011b      	lsls	r3, r3, #4
 80095a2:	4413      	add	r3, r2
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	0d5b      	lsrs	r3, r3, #21
 80095a8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	601a      	str	r2, [r3, #0]
 80095b0:	e00b      	b.n	80095ca <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	681a      	ldr	r2, [r3, #0]
 80095b6:	68bb      	ldr	r3, [r7, #8]
 80095b8:	331b      	adds	r3, #27
 80095ba:	011b      	lsls	r3, r3, #4
 80095bc:	4413      	add	r3, r2
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	08db      	lsrs	r3, r3, #3
 80095c2:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	681a      	ldr	r2, [r3, #0]
 80095ce:	68bb      	ldr	r3, [r7, #8]
 80095d0:	331b      	adds	r3, #27
 80095d2:	011b      	lsls	r3, r3, #4
 80095d4:	4413      	add	r3, r2
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	f003 0202 	and.w	r2, r3, #2
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	681a      	ldr	r2, [r3, #0]
 80095e4:	68bb      	ldr	r3, [r7, #8]
 80095e6:	331b      	adds	r3, #27
 80095e8:	011b      	lsls	r3, r3, #4
 80095ea:	4413      	add	r3, r2
 80095ec:	3304      	adds	r3, #4
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	f003 020f 	and.w	r2, r3, #15
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	681a      	ldr	r2, [r3, #0]
 80095fc:	68bb      	ldr	r3, [r7, #8]
 80095fe:	331b      	adds	r3, #27
 8009600:	011b      	lsls	r3, r3, #4
 8009602:	4413      	add	r3, r2
 8009604:	3304      	adds	r3, #4
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	0a1b      	lsrs	r3, r3, #8
 800960a:	b2da      	uxtb	r2, r3
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	681a      	ldr	r2, [r3, #0]
 8009614:	68bb      	ldr	r3, [r7, #8]
 8009616:	331b      	adds	r3, #27
 8009618:	011b      	lsls	r3, r3, #4
 800961a:	4413      	add	r3, r2
 800961c:	3304      	adds	r3, #4
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	0c1b      	lsrs	r3, r3, #16
 8009622:	b29a      	uxth	r2, r3
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	681a      	ldr	r2, [r3, #0]
 800962c:	68bb      	ldr	r3, [r7, #8]
 800962e:	011b      	lsls	r3, r3, #4
 8009630:	4413      	add	r3, r2
 8009632:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	b2da      	uxtb	r2, r3
 800963a:	683b      	ldr	r3, [r7, #0]
 800963c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	681a      	ldr	r2, [r3, #0]
 8009642:	68bb      	ldr	r3, [r7, #8]
 8009644:	011b      	lsls	r3, r3, #4
 8009646:	4413      	add	r3, r2
 8009648:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	0a1a      	lsrs	r2, r3, #8
 8009650:	683b      	ldr	r3, [r7, #0]
 8009652:	3301      	adds	r3, #1
 8009654:	b2d2      	uxtb	r2, r2
 8009656:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	681a      	ldr	r2, [r3, #0]
 800965c:	68bb      	ldr	r3, [r7, #8]
 800965e:	011b      	lsls	r3, r3, #4
 8009660:	4413      	add	r3, r2
 8009662:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	0c1a      	lsrs	r2, r3, #16
 800966a:	683b      	ldr	r3, [r7, #0]
 800966c:	3302      	adds	r3, #2
 800966e:	b2d2      	uxtb	r2, r2
 8009670:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	681a      	ldr	r2, [r3, #0]
 8009676:	68bb      	ldr	r3, [r7, #8]
 8009678:	011b      	lsls	r3, r3, #4
 800967a:	4413      	add	r3, r2
 800967c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	0e1a      	lsrs	r2, r3, #24
 8009684:	683b      	ldr	r3, [r7, #0]
 8009686:	3303      	adds	r3, #3
 8009688:	b2d2      	uxtb	r2, r2
 800968a:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	681a      	ldr	r2, [r3, #0]
 8009690:	68bb      	ldr	r3, [r7, #8]
 8009692:	011b      	lsls	r3, r3, #4
 8009694:	4413      	add	r3, r2
 8009696:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800969a:	681a      	ldr	r2, [r3, #0]
 800969c:	683b      	ldr	r3, [r7, #0]
 800969e:	3304      	adds	r3, #4
 80096a0:	b2d2      	uxtb	r2, r2
 80096a2:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	681a      	ldr	r2, [r3, #0]
 80096a8:	68bb      	ldr	r3, [r7, #8]
 80096aa:	011b      	lsls	r3, r3, #4
 80096ac:	4413      	add	r3, r2
 80096ae:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	0a1a      	lsrs	r2, r3, #8
 80096b6:	683b      	ldr	r3, [r7, #0]
 80096b8:	3305      	adds	r3, #5
 80096ba:	b2d2      	uxtb	r2, r2
 80096bc:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	681a      	ldr	r2, [r3, #0]
 80096c2:	68bb      	ldr	r3, [r7, #8]
 80096c4:	011b      	lsls	r3, r3, #4
 80096c6:	4413      	add	r3, r2
 80096c8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	0c1a      	lsrs	r2, r3, #16
 80096d0:	683b      	ldr	r3, [r7, #0]
 80096d2:	3306      	adds	r3, #6
 80096d4:	b2d2      	uxtb	r2, r2
 80096d6:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	681a      	ldr	r2, [r3, #0]
 80096dc:	68bb      	ldr	r3, [r7, #8]
 80096de:	011b      	lsls	r3, r3, #4
 80096e0:	4413      	add	r3, r2
 80096e2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	0e1a      	lsrs	r2, r3, #24
 80096ea:	683b      	ldr	r3, [r7, #0]
 80096ec:	3307      	adds	r3, #7
 80096ee:	b2d2      	uxtb	r2, r2
 80096f0:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80096f2:	68bb      	ldr	r3, [r7, #8]
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d108      	bne.n	800970a <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	68da      	ldr	r2, [r3, #12]
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	f042 0220 	orr.w	r2, r2, #32
 8009706:	60da      	str	r2, [r3, #12]
 8009708:	e007      	b.n	800971a <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	691a      	ldr	r2, [r3, #16]
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	f042 0220 	orr.w	r2, r2, #32
 8009718:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800971a:	2300      	movs	r3, #0
 800971c:	e006      	b.n	800972c <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009722:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800972a:	2301      	movs	r3, #1
  }
}
 800972c:	4618      	mov	r0, r3
 800972e:	371c      	adds	r7, #28
 8009730:	46bd      	mov	sp, r7
 8009732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009736:	4770      	bx	lr

08009738 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8009738:	b480      	push	{r7}
 800973a:	b085      	sub	sp, #20
 800973c:	af00      	add	r7, sp, #0
 800973e:	6078      	str	r0, [r7, #4]
 8009740:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009748:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800974a:	7bfb      	ldrb	r3, [r7, #15]
 800974c:	2b01      	cmp	r3, #1
 800974e:	d002      	beq.n	8009756 <HAL_CAN_ActivateNotification+0x1e>
 8009750:	7bfb      	ldrb	r3, [r7, #15]
 8009752:	2b02      	cmp	r3, #2
 8009754:	d109      	bne.n	800976a <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	6959      	ldr	r1, [r3, #20]
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	683a      	ldr	r2, [r7, #0]
 8009762:	430a      	orrs	r2, r1
 8009764:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8009766:	2300      	movs	r3, #0
 8009768:	e006      	b.n	8009778 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800976e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8009776:	2301      	movs	r3, #1
  }
}
 8009778:	4618      	mov	r0, r3
 800977a:	3714      	adds	r7, #20
 800977c:	46bd      	mov	sp, r7
 800977e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009782:	4770      	bx	lr

08009784 <HAL_CAN_DeactivateNotification>:
  * @param  InactiveITs indicates which interrupts will be disabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_DeactivateNotification(CAN_HandleTypeDef *hcan, uint32_t InactiveITs)
{
 8009784:	b480      	push	{r7}
 8009786:	b085      	sub	sp, #20
 8009788:	af00      	add	r7, sp, #0
 800978a:	6078      	str	r0, [r7, #4]
 800978c:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009794:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(InactiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8009796:	7bfb      	ldrb	r3, [r7, #15]
 8009798:	2b01      	cmp	r3, #1
 800979a:	d002      	beq.n	80097a2 <HAL_CAN_DeactivateNotification+0x1e>
 800979c:	7bfb      	ldrb	r3, [r7, #15]
 800979e:	2b02      	cmp	r3, #2
 80097a0:	d10a      	bne.n	80097b8 <HAL_CAN_DeactivateNotification+0x34>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Disable the selected interrupts */
    __HAL_CAN_DISABLE_IT(hcan, InactiveITs);
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	6959      	ldr	r1, [r3, #20]
 80097a8:	683b      	ldr	r3, [r7, #0]
 80097aa:	43da      	mvns	r2, r3
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	400a      	ands	r2, r1
 80097b2:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80097b4:	2300      	movs	r3, #0
 80097b6:	e006      	b.n	80097c6 <HAL_CAN_DeactivateNotification+0x42>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097bc:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80097c4:	2301      	movs	r3, #1
  }
}
 80097c6:	4618      	mov	r0, r3
 80097c8:	3714      	adds	r7, #20
 80097ca:	46bd      	mov	sp, r7
 80097cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d0:	4770      	bx	lr

080097d2 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80097d2:	b580      	push	{r7, lr}
 80097d4:	b08a      	sub	sp, #40	; 0x28
 80097d6:	af00      	add	r7, sp, #0
 80097d8:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80097da:	2300      	movs	r3, #0
 80097dc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	695b      	ldr	r3, [r3, #20]
 80097e4:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	685b      	ldr	r3, [r3, #4]
 80097ec:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	689b      	ldr	r3, [r3, #8]
 80097f4:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	68db      	ldr	r3, [r3, #12]
 80097fc:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	691b      	ldr	r3, [r3, #16]
 8009804:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	699b      	ldr	r3, [r3, #24]
 800980c:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800980e:	6a3b      	ldr	r3, [r7, #32]
 8009810:	f003 0301 	and.w	r3, r3, #1
 8009814:	2b00      	cmp	r3, #0
 8009816:	d07c      	beq.n	8009912 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8009818:	69bb      	ldr	r3, [r7, #24]
 800981a:	f003 0301 	and.w	r3, r3, #1
 800981e:	2b00      	cmp	r3, #0
 8009820:	d023      	beq.n	800986a <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	2201      	movs	r2, #1
 8009828:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800982a:	69bb      	ldr	r3, [r7, #24]
 800982c:	f003 0302 	and.w	r3, r3, #2
 8009830:	2b00      	cmp	r3, #0
 8009832:	d003      	beq.n	800983c <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8009834:	6878      	ldr	r0, [r7, #4]
 8009836:	f000 f983 	bl	8009b40 <HAL_CAN_TxMailbox0CompleteCallback>
 800983a:	e016      	b.n	800986a <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800983c:	69bb      	ldr	r3, [r7, #24]
 800983e:	f003 0304 	and.w	r3, r3, #4
 8009842:	2b00      	cmp	r3, #0
 8009844:	d004      	beq.n	8009850 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8009846:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009848:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800984c:	627b      	str	r3, [r7, #36]	; 0x24
 800984e:	e00c      	b.n	800986a <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8009850:	69bb      	ldr	r3, [r7, #24]
 8009852:	f003 0308 	and.w	r3, r3, #8
 8009856:	2b00      	cmp	r3, #0
 8009858:	d004      	beq.n	8009864 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800985a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800985c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009860:	627b      	str	r3, [r7, #36]	; 0x24
 8009862:	e002      	b.n	800986a <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8009864:	6878      	ldr	r0, [r7, #4]
 8009866:	f000 f989 	bl	8009b7c <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800986a:	69bb      	ldr	r3, [r7, #24]
 800986c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009870:	2b00      	cmp	r3, #0
 8009872:	d024      	beq.n	80098be <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	f44f 7280 	mov.w	r2, #256	; 0x100
 800987c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800987e:	69bb      	ldr	r3, [r7, #24]
 8009880:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009884:	2b00      	cmp	r3, #0
 8009886:	d003      	beq.n	8009890 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8009888:	6878      	ldr	r0, [r7, #4]
 800988a:	f000 f963 	bl	8009b54 <HAL_CAN_TxMailbox1CompleteCallback>
 800988e:	e016      	b.n	80098be <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8009890:	69bb      	ldr	r3, [r7, #24]
 8009892:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009896:	2b00      	cmp	r3, #0
 8009898:	d004      	beq.n	80098a4 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800989a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800989c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80098a0:	627b      	str	r3, [r7, #36]	; 0x24
 80098a2:	e00c      	b.n	80098be <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80098a4:	69bb      	ldr	r3, [r7, #24]
 80098a6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d004      	beq.n	80098b8 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80098ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80098b4:	627b      	str	r3, [r7, #36]	; 0x24
 80098b6:	e002      	b.n	80098be <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80098b8:	6878      	ldr	r0, [r7, #4]
 80098ba:	f000 f969 	bl	8009b90 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80098be:	69bb      	ldr	r3, [r7, #24]
 80098c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d024      	beq.n	8009912 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80098d0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80098d2:	69bb      	ldr	r3, [r7, #24]
 80098d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d003      	beq.n	80098e4 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80098dc:	6878      	ldr	r0, [r7, #4]
 80098de:	f000 f943 	bl	8009b68 <HAL_CAN_TxMailbox2CompleteCallback>
 80098e2:	e016      	b.n	8009912 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80098e4:	69bb      	ldr	r3, [r7, #24]
 80098e6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d004      	beq.n	80098f8 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80098ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098f0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80098f4:	627b      	str	r3, [r7, #36]	; 0x24
 80098f6:	e00c      	b.n	8009912 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80098f8:	69bb      	ldr	r3, [r7, #24]
 80098fa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d004      	beq.n	800990c <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8009902:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009904:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009908:	627b      	str	r3, [r7, #36]	; 0x24
 800990a:	e002      	b.n	8009912 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800990c:	6878      	ldr	r0, [r7, #4]
 800990e:	f000 f949 	bl	8009ba4 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8009912:	6a3b      	ldr	r3, [r7, #32]
 8009914:	f003 0308 	and.w	r3, r3, #8
 8009918:	2b00      	cmp	r3, #0
 800991a:	d00c      	beq.n	8009936 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800991c:	697b      	ldr	r3, [r7, #20]
 800991e:	f003 0310 	and.w	r3, r3, #16
 8009922:	2b00      	cmp	r3, #0
 8009924:	d007      	beq.n	8009936 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8009926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009928:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800992c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	2210      	movs	r2, #16
 8009934:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8009936:	6a3b      	ldr	r3, [r7, #32]
 8009938:	f003 0304 	and.w	r3, r3, #4
 800993c:	2b00      	cmp	r3, #0
 800993e:	d00b      	beq.n	8009958 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8009940:	697b      	ldr	r3, [r7, #20]
 8009942:	f003 0308 	and.w	r3, r3, #8
 8009946:	2b00      	cmp	r3, #0
 8009948:	d006      	beq.n	8009958 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	2208      	movs	r2, #8
 8009950:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8009952:	6878      	ldr	r0, [r7, #4]
 8009954:	f000 f930 	bl	8009bb8 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8009958:	6a3b      	ldr	r3, [r7, #32]
 800995a:	f003 0302 	and.w	r3, r3, #2
 800995e:	2b00      	cmp	r3, #0
 8009960:	d009      	beq.n	8009976 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	68db      	ldr	r3, [r3, #12]
 8009968:	f003 0303 	and.w	r3, r3, #3
 800996c:	2b00      	cmp	r3, #0
 800996e:	d002      	beq.n	8009976 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8009970:	6878      	ldr	r0, [r7, #4]
 8009972:	f7fd fe53 	bl	800761c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8009976:	6a3b      	ldr	r3, [r7, #32]
 8009978:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800997c:	2b00      	cmp	r3, #0
 800997e:	d00c      	beq.n	800999a <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8009980:	693b      	ldr	r3, [r7, #16]
 8009982:	f003 0310 	and.w	r3, r3, #16
 8009986:	2b00      	cmp	r3, #0
 8009988:	d007      	beq.n	800999a <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800998a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800998c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009990:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	2210      	movs	r2, #16
 8009998:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800999a:	6a3b      	ldr	r3, [r7, #32]
 800999c:	f003 0320 	and.w	r3, r3, #32
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	d00b      	beq.n	80099bc <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80099a4:	693b      	ldr	r3, [r7, #16]
 80099a6:	f003 0308 	and.w	r3, r3, #8
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d006      	beq.n	80099bc <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	2208      	movs	r2, #8
 80099b4:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80099b6:	6878      	ldr	r0, [r7, #4]
 80099b8:	f000 f908 	bl	8009bcc <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80099bc:	6a3b      	ldr	r3, [r7, #32]
 80099be:	f003 0310 	and.w	r3, r3, #16
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d009      	beq.n	80099da <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	691b      	ldr	r3, [r3, #16]
 80099cc:	f003 0303 	and.w	r3, r3, #3
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d002      	beq.n	80099da <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80099d4:	6878      	ldr	r0, [r7, #4]
 80099d6:	f7fd fe35 	bl	8007644 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80099da:	6a3b      	ldr	r3, [r7, #32]
 80099dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d00b      	beq.n	80099fc <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80099e4:	69fb      	ldr	r3, [r7, #28]
 80099e6:	f003 0310 	and.w	r3, r3, #16
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d006      	beq.n	80099fc <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	2210      	movs	r2, #16
 80099f4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80099f6:	6878      	ldr	r0, [r7, #4]
 80099f8:	f000 f8f2 	bl	8009be0 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80099fc:	6a3b      	ldr	r3, [r7, #32]
 80099fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d00b      	beq.n	8009a1e <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8009a06:	69fb      	ldr	r3, [r7, #28]
 8009a08:	f003 0308 	and.w	r3, r3, #8
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d006      	beq.n	8009a1e <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	2208      	movs	r2, #8
 8009a16:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8009a18:	6878      	ldr	r0, [r7, #4]
 8009a1a:	f000 f8eb 	bl	8009bf4 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8009a1e:	6a3b      	ldr	r3, [r7, #32]
 8009a20:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d07b      	beq.n	8009b20 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8009a28:	69fb      	ldr	r3, [r7, #28]
 8009a2a:	f003 0304 	and.w	r3, r3, #4
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d072      	beq.n	8009b18 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8009a32:	6a3b      	ldr	r3, [r7, #32]
 8009a34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d008      	beq.n	8009a4e <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d003      	beq.n	8009a4e <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8009a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a48:	f043 0301 	orr.w	r3, r3, #1
 8009a4c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8009a4e:	6a3b      	ldr	r3, [r7, #32]
 8009a50:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d008      	beq.n	8009a6a <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d003      	beq.n	8009a6a <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8009a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a64:	f043 0302 	orr.w	r3, r3, #2
 8009a68:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8009a6a:	6a3b      	ldr	r3, [r7, #32]
 8009a6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d008      	beq.n	8009a86 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d003      	beq.n	8009a86 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8009a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a80:	f043 0304 	orr.w	r3, r3, #4
 8009a84:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8009a86:	6a3b      	ldr	r3, [r7, #32]
 8009a88:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d043      	beq.n	8009b18 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d03e      	beq.n	8009b18 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8009aa0:	2b60      	cmp	r3, #96	; 0x60
 8009aa2:	d02b      	beq.n	8009afc <HAL_CAN_IRQHandler+0x32a>
 8009aa4:	2b60      	cmp	r3, #96	; 0x60
 8009aa6:	d82e      	bhi.n	8009b06 <HAL_CAN_IRQHandler+0x334>
 8009aa8:	2b50      	cmp	r3, #80	; 0x50
 8009aaa:	d022      	beq.n	8009af2 <HAL_CAN_IRQHandler+0x320>
 8009aac:	2b50      	cmp	r3, #80	; 0x50
 8009aae:	d82a      	bhi.n	8009b06 <HAL_CAN_IRQHandler+0x334>
 8009ab0:	2b40      	cmp	r3, #64	; 0x40
 8009ab2:	d019      	beq.n	8009ae8 <HAL_CAN_IRQHandler+0x316>
 8009ab4:	2b40      	cmp	r3, #64	; 0x40
 8009ab6:	d826      	bhi.n	8009b06 <HAL_CAN_IRQHandler+0x334>
 8009ab8:	2b30      	cmp	r3, #48	; 0x30
 8009aba:	d010      	beq.n	8009ade <HAL_CAN_IRQHandler+0x30c>
 8009abc:	2b30      	cmp	r3, #48	; 0x30
 8009abe:	d822      	bhi.n	8009b06 <HAL_CAN_IRQHandler+0x334>
 8009ac0:	2b10      	cmp	r3, #16
 8009ac2:	d002      	beq.n	8009aca <HAL_CAN_IRQHandler+0x2f8>
 8009ac4:	2b20      	cmp	r3, #32
 8009ac6:	d005      	beq.n	8009ad4 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8009ac8:	e01d      	b.n	8009b06 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8009aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009acc:	f043 0308 	orr.w	r3, r3, #8
 8009ad0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8009ad2:	e019      	b.n	8009b08 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8009ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ad6:	f043 0310 	orr.w	r3, r3, #16
 8009ada:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8009adc:	e014      	b.n	8009b08 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8009ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ae0:	f043 0320 	orr.w	r3, r3, #32
 8009ae4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8009ae6:	e00f      	b.n	8009b08 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8009ae8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009aea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009aee:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8009af0:	e00a      	b.n	8009b08 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8009af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009af4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009af8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8009afa:	e005      	b.n	8009b08 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8009afc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009afe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009b02:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8009b04:	e000      	b.n	8009b08 <HAL_CAN_IRQHandler+0x336>
            break;
 8009b06:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	699a      	ldr	r2, [r3, #24]
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8009b16:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	2204      	movs	r2, #4
 8009b1e:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8009b20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d008      	beq.n	8009b38 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b2c:	431a      	orrs	r2, r3
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8009b32:	6878      	ldr	r0, [r7, #4]
 8009b34:	f000 f868 	bl	8009c08 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8009b38:	bf00      	nop
 8009b3a:	3728      	adds	r7, #40	; 0x28
 8009b3c:	46bd      	mov	sp, r7
 8009b3e:	bd80      	pop	{r7, pc}

08009b40 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8009b40:	b480      	push	{r7}
 8009b42:	b083      	sub	sp, #12
 8009b44:	af00      	add	r7, sp, #0
 8009b46:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8009b48:	bf00      	nop
 8009b4a:	370c      	adds	r7, #12
 8009b4c:	46bd      	mov	sp, r7
 8009b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b52:	4770      	bx	lr

08009b54 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8009b54:	b480      	push	{r7}
 8009b56:	b083      	sub	sp, #12
 8009b58:	af00      	add	r7, sp, #0
 8009b5a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8009b5c:	bf00      	nop
 8009b5e:	370c      	adds	r7, #12
 8009b60:	46bd      	mov	sp, r7
 8009b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b66:	4770      	bx	lr

08009b68 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8009b68:	b480      	push	{r7}
 8009b6a:	b083      	sub	sp, #12
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8009b70:	bf00      	nop
 8009b72:	370c      	adds	r7, #12
 8009b74:	46bd      	mov	sp, r7
 8009b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b7a:	4770      	bx	lr

08009b7c <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8009b7c:	b480      	push	{r7}
 8009b7e:	b083      	sub	sp, #12
 8009b80:	af00      	add	r7, sp, #0
 8009b82:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8009b84:	bf00      	nop
 8009b86:	370c      	adds	r7, #12
 8009b88:	46bd      	mov	sp, r7
 8009b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b8e:	4770      	bx	lr

08009b90 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8009b90:	b480      	push	{r7}
 8009b92:	b083      	sub	sp, #12
 8009b94:	af00      	add	r7, sp, #0
 8009b96:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8009b98:	bf00      	nop
 8009b9a:	370c      	adds	r7, #12
 8009b9c:	46bd      	mov	sp, r7
 8009b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba2:	4770      	bx	lr

08009ba4 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8009ba4:	b480      	push	{r7}
 8009ba6:	b083      	sub	sp, #12
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8009bac:	bf00      	nop
 8009bae:	370c      	adds	r7, #12
 8009bb0:	46bd      	mov	sp, r7
 8009bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb6:	4770      	bx	lr

08009bb8 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8009bb8:	b480      	push	{r7}
 8009bba:	b083      	sub	sp, #12
 8009bbc:	af00      	add	r7, sp, #0
 8009bbe:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8009bc0:	bf00      	nop
 8009bc2:	370c      	adds	r7, #12
 8009bc4:	46bd      	mov	sp, r7
 8009bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bca:	4770      	bx	lr

08009bcc <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8009bcc:	b480      	push	{r7}
 8009bce:	b083      	sub	sp, #12
 8009bd0:	af00      	add	r7, sp, #0
 8009bd2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8009bd4:	bf00      	nop
 8009bd6:	370c      	adds	r7, #12
 8009bd8:	46bd      	mov	sp, r7
 8009bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bde:	4770      	bx	lr

08009be0 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8009be0:	b480      	push	{r7}
 8009be2:	b083      	sub	sp, #12
 8009be4:	af00      	add	r7, sp, #0
 8009be6:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8009be8:	bf00      	nop
 8009bea:	370c      	adds	r7, #12
 8009bec:	46bd      	mov	sp, r7
 8009bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf2:	4770      	bx	lr

08009bf4 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8009bf4:	b480      	push	{r7}
 8009bf6:	b083      	sub	sp, #12
 8009bf8:	af00      	add	r7, sp, #0
 8009bfa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8009bfc:	bf00      	nop
 8009bfe:	370c      	adds	r7, #12
 8009c00:	46bd      	mov	sp, r7
 8009c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c06:	4770      	bx	lr

08009c08 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8009c08:	b480      	push	{r7}
 8009c0a:	b083      	sub	sp, #12
 8009c0c:	af00      	add	r7, sp, #0
 8009c0e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8009c10:	bf00      	nop
 8009c12:	370c      	adds	r7, #12
 8009c14:	46bd      	mov	sp, r7
 8009c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c1a:	4770      	bx	lr

08009c1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009c1c:	b480      	push	{r7}
 8009c1e:	b085      	sub	sp, #20
 8009c20:	af00      	add	r7, sp, #0
 8009c22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	f003 0307 	and.w	r3, r3, #7
 8009c2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8009c2c:	4b0c      	ldr	r3, [pc, #48]	; (8009c60 <__NVIC_SetPriorityGrouping+0x44>)
 8009c2e:	68db      	ldr	r3, [r3, #12]
 8009c30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8009c32:	68ba      	ldr	r2, [r7, #8]
 8009c34:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8009c38:	4013      	ands	r3, r2
 8009c3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8009c40:	68bb      	ldr	r3, [r7, #8]
 8009c42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8009c44:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8009c48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009c4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8009c4e:	4a04      	ldr	r2, [pc, #16]	; (8009c60 <__NVIC_SetPriorityGrouping+0x44>)
 8009c50:	68bb      	ldr	r3, [r7, #8]
 8009c52:	60d3      	str	r3, [r2, #12]
}
 8009c54:	bf00      	nop
 8009c56:	3714      	adds	r7, #20
 8009c58:	46bd      	mov	sp, r7
 8009c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c5e:	4770      	bx	lr
 8009c60:	e000ed00 	.word	0xe000ed00

08009c64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8009c64:	b480      	push	{r7}
 8009c66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8009c68:	4b04      	ldr	r3, [pc, #16]	; (8009c7c <__NVIC_GetPriorityGrouping+0x18>)
 8009c6a:	68db      	ldr	r3, [r3, #12]
 8009c6c:	0a1b      	lsrs	r3, r3, #8
 8009c6e:	f003 0307 	and.w	r3, r3, #7
}
 8009c72:	4618      	mov	r0, r3
 8009c74:	46bd      	mov	sp, r7
 8009c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c7a:	4770      	bx	lr
 8009c7c:	e000ed00 	.word	0xe000ed00

08009c80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009c80:	b480      	push	{r7}
 8009c82:	b083      	sub	sp, #12
 8009c84:	af00      	add	r7, sp, #0
 8009c86:	4603      	mov	r3, r0
 8009c88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009c8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	db0b      	blt.n	8009caa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8009c92:	79fb      	ldrb	r3, [r7, #7]
 8009c94:	f003 021f 	and.w	r2, r3, #31
 8009c98:	4907      	ldr	r1, [pc, #28]	; (8009cb8 <__NVIC_EnableIRQ+0x38>)
 8009c9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009c9e:	095b      	lsrs	r3, r3, #5
 8009ca0:	2001      	movs	r0, #1
 8009ca2:	fa00 f202 	lsl.w	r2, r0, r2
 8009ca6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8009caa:	bf00      	nop
 8009cac:	370c      	adds	r7, #12
 8009cae:	46bd      	mov	sp, r7
 8009cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb4:	4770      	bx	lr
 8009cb6:	bf00      	nop
 8009cb8:	e000e100 	.word	0xe000e100

08009cbc <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8009cbc:	b480      	push	{r7}
 8009cbe:	b083      	sub	sp, #12
 8009cc0:	af00      	add	r7, sp, #0
 8009cc2:	4603      	mov	r3, r0
 8009cc4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009cc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	db12      	blt.n	8009cf4 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8009cce:	79fb      	ldrb	r3, [r7, #7]
 8009cd0:	f003 021f 	and.w	r2, r3, #31
 8009cd4:	490a      	ldr	r1, [pc, #40]	; (8009d00 <__NVIC_DisableIRQ+0x44>)
 8009cd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009cda:	095b      	lsrs	r3, r3, #5
 8009cdc:	2001      	movs	r0, #1
 8009cde:	fa00 f202 	lsl.w	r2, r0, r2
 8009ce2:	3320      	adds	r3, #32
 8009ce4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8009ce8:	f3bf 8f4f 	dsb	sy
}
 8009cec:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8009cee:	f3bf 8f6f 	isb	sy
}
 8009cf2:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8009cf4:	bf00      	nop
 8009cf6:	370c      	adds	r7, #12
 8009cf8:	46bd      	mov	sp, r7
 8009cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cfe:	4770      	bx	lr
 8009d00:	e000e100 	.word	0xe000e100

08009d04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8009d04:	b480      	push	{r7}
 8009d06:	b083      	sub	sp, #12
 8009d08:	af00      	add	r7, sp, #0
 8009d0a:	4603      	mov	r3, r0
 8009d0c:	6039      	str	r1, [r7, #0]
 8009d0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009d10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	db0a      	blt.n	8009d2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009d18:	683b      	ldr	r3, [r7, #0]
 8009d1a:	b2da      	uxtb	r2, r3
 8009d1c:	490c      	ldr	r1, [pc, #48]	; (8009d50 <__NVIC_SetPriority+0x4c>)
 8009d1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009d22:	0112      	lsls	r2, r2, #4
 8009d24:	b2d2      	uxtb	r2, r2
 8009d26:	440b      	add	r3, r1
 8009d28:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8009d2c:	e00a      	b.n	8009d44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009d2e:	683b      	ldr	r3, [r7, #0]
 8009d30:	b2da      	uxtb	r2, r3
 8009d32:	4908      	ldr	r1, [pc, #32]	; (8009d54 <__NVIC_SetPriority+0x50>)
 8009d34:	79fb      	ldrb	r3, [r7, #7]
 8009d36:	f003 030f 	and.w	r3, r3, #15
 8009d3a:	3b04      	subs	r3, #4
 8009d3c:	0112      	lsls	r2, r2, #4
 8009d3e:	b2d2      	uxtb	r2, r2
 8009d40:	440b      	add	r3, r1
 8009d42:	761a      	strb	r2, [r3, #24]
}
 8009d44:	bf00      	nop
 8009d46:	370c      	adds	r7, #12
 8009d48:	46bd      	mov	sp, r7
 8009d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d4e:	4770      	bx	lr
 8009d50:	e000e100 	.word	0xe000e100
 8009d54:	e000ed00 	.word	0xe000ed00

08009d58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8009d58:	b480      	push	{r7}
 8009d5a:	b089      	sub	sp, #36	; 0x24
 8009d5c:	af00      	add	r7, sp, #0
 8009d5e:	60f8      	str	r0, [r7, #12]
 8009d60:	60b9      	str	r1, [r7, #8]
 8009d62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	f003 0307 	and.w	r3, r3, #7
 8009d6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8009d6c:	69fb      	ldr	r3, [r7, #28]
 8009d6e:	f1c3 0307 	rsb	r3, r3, #7
 8009d72:	2b04      	cmp	r3, #4
 8009d74:	bf28      	it	cs
 8009d76:	2304      	movcs	r3, #4
 8009d78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8009d7a:	69fb      	ldr	r3, [r7, #28]
 8009d7c:	3304      	adds	r3, #4
 8009d7e:	2b06      	cmp	r3, #6
 8009d80:	d902      	bls.n	8009d88 <NVIC_EncodePriority+0x30>
 8009d82:	69fb      	ldr	r3, [r7, #28]
 8009d84:	3b03      	subs	r3, #3
 8009d86:	e000      	b.n	8009d8a <NVIC_EncodePriority+0x32>
 8009d88:	2300      	movs	r3, #0
 8009d8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009d8c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009d90:	69bb      	ldr	r3, [r7, #24]
 8009d92:	fa02 f303 	lsl.w	r3, r2, r3
 8009d96:	43da      	mvns	r2, r3
 8009d98:	68bb      	ldr	r3, [r7, #8]
 8009d9a:	401a      	ands	r2, r3
 8009d9c:	697b      	ldr	r3, [r7, #20]
 8009d9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8009da0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8009da4:	697b      	ldr	r3, [r7, #20]
 8009da6:	fa01 f303 	lsl.w	r3, r1, r3
 8009daa:	43d9      	mvns	r1, r3
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009db0:	4313      	orrs	r3, r2
         );
}
 8009db2:	4618      	mov	r0, r3
 8009db4:	3724      	adds	r7, #36	; 0x24
 8009db6:	46bd      	mov	sp, r7
 8009db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dbc:	4770      	bx	lr

08009dbe <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009dbe:	b580      	push	{r7, lr}
 8009dc0:	b082      	sub	sp, #8
 8009dc2:	af00      	add	r7, sp, #0
 8009dc4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8009dc6:	6878      	ldr	r0, [r7, #4]
 8009dc8:	f7ff ff28 	bl	8009c1c <__NVIC_SetPriorityGrouping>
}
 8009dcc:	bf00      	nop
 8009dce:	3708      	adds	r7, #8
 8009dd0:	46bd      	mov	sp, r7
 8009dd2:	bd80      	pop	{r7, pc}

08009dd4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8009dd4:	b580      	push	{r7, lr}
 8009dd6:	b086      	sub	sp, #24
 8009dd8:	af00      	add	r7, sp, #0
 8009dda:	4603      	mov	r3, r0
 8009ddc:	60b9      	str	r1, [r7, #8]
 8009dde:	607a      	str	r2, [r7, #4]
 8009de0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8009de2:	2300      	movs	r3, #0
 8009de4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8009de6:	f7ff ff3d 	bl	8009c64 <__NVIC_GetPriorityGrouping>
 8009dea:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8009dec:	687a      	ldr	r2, [r7, #4]
 8009dee:	68b9      	ldr	r1, [r7, #8]
 8009df0:	6978      	ldr	r0, [r7, #20]
 8009df2:	f7ff ffb1 	bl	8009d58 <NVIC_EncodePriority>
 8009df6:	4602      	mov	r2, r0
 8009df8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009dfc:	4611      	mov	r1, r2
 8009dfe:	4618      	mov	r0, r3
 8009e00:	f7ff ff80 	bl	8009d04 <__NVIC_SetPriority>
}
 8009e04:	bf00      	nop
 8009e06:	3718      	adds	r7, #24
 8009e08:	46bd      	mov	sp, r7
 8009e0a:	bd80      	pop	{r7, pc}

08009e0c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009e0c:	b580      	push	{r7, lr}
 8009e0e:	b082      	sub	sp, #8
 8009e10:	af00      	add	r7, sp, #0
 8009e12:	4603      	mov	r3, r0
 8009e14:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8009e16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009e1a:	4618      	mov	r0, r3
 8009e1c:	f7ff ff30 	bl	8009c80 <__NVIC_EnableIRQ>
}
 8009e20:	bf00      	nop
 8009e22:	3708      	adds	r7, #8
 8009e24:	46bd      	mov	sp, r7
 8009e26:	bd80      	pop	{r7, pc}

08009e28 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8009e28:	b580      	push	{r7, lr}
 8009e2a:	b082      	sub	sp, #8
 8009e2c:	af00      	add	r7, sp, #0
 8009e2e:	4603      	mov	r3, r0
 8009e30:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8009e32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009e36:	4618      	mov	r0, r3
 8009e38:	f7ff ff40 	bl	8009cbc <__NVIC_DisableIRQ>
}
 8009e3c:	bf00      	nop
 8009e3e:	3708      	adds	r7, #8
 8009e40:	46bd      	mov	sp, r7
 8009e42:	bd80      	pop	{r7, pc}

08009e44 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8009e44:	b480      	push	{r7}
 8009e46:	b085      	sub	sp, #20
 8009e48:	af00      	add	r7, sp, #0
 8009e4a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d101      	bne.n	8009e56 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8009e52:	2301      	movs	r3, #1
 8009e54:	e098      	b.n	8009f88 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	461a      	mov	r2, r3
 8009e5c:	4b4d      	ldr	r3, [pc, #308]	; (8009f94 <HAL_DMA_Init+0x150>)
 8009e5e:	429a      	cmp	r2, r3
 8009e60:	d80f      	bhi.n	8009e82 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	461a      	mov	r2, r3
 8009e68:	4b4b      	ldr	r3, [pc, #300]	; (8009f98 <HAL_DMA_Init+0x154>)
 8009e6a:	4413      	add	r3, r2
 8009e6c:	4a4b      	ldr	r2, [pc, #300]	; (8009f9c <HAL_DMA_Init+0x158>)
 8009e6e:	fba2 2303 	umull	r2, r3, r2, r3
 8009e72:	091b      	lsrs	r3, r3, #4
 8009e74:	009a      	lsls	r2, r3, #2
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	4a48      	ldr	r2, [pc, #288]	; (8009fa0 <HAL_DMA_Init+0x15c>)
 8009e7e:	641a      	str	r2, [r3, #64]	; 0x40
 8009e80:	e00e      	b.n	8009ea0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	461a      	mov	r2, r3
 8009e88:	4b46      	ldr	r3, [pc, #280]	; (8009fa4 <HAL_DMA_Init+0x160>)
 8009e8a:	4413      	add	r3, r2
 8009e8c:	4a43      	ldr	r2, [pc, #268]	; (8009f9c <HAL_DMA_Init+0x158>)
 8009e8e:	fba2 2303 	umull	r2, r3, r2, r3
 8009e92:	091b      	lsrs	r3, r3, #4
 8009e94:	009a      	lsls	r2, r3, #2
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	4a42      	ldr	r2, [pc, #264]	; (8009fa8 <HAL_DMA_Init+0x164>)
 8009e9e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	2202      	movs	r2, #2
 8009ea4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8009eb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009eba:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8009ec4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	691b      	ldr	r3, [r3, #16]
 8009eca:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009ed0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	699b      	ldr	r3, [r3, #24]
 8009ed6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009edc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	6a1b      	ldr	r3, [r3, #32]
 8009ee2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8009ee4:	68fa      	ldr	r2, [r7, #12]
 8009ee6:	4313      	orrs	r3, r2
 8009ee8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	68fa      	ldr	r2, [r7, #12]
 8009ef0:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	689b      	ldr	r3, [r3, #8]
 8009ef6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009efa:	d039      	beq.n	8009f70 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f00:	4a27      	ldr	r2, [pc, #156]	; (8009fa0 <HAL_DMA_Init+0x15c>)
 8009f02:	4293      	cmp	r3, r2
 8009f04:	d11a      	bne.n	8009f3c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8009f06:	4b29      	ldr	r3, [pc, #164]	; (8009fac <HAL_DMA_Init+0x168>)
 8009f08:	681a      	ldr	r2, [r3, #0]
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f0e:	f003 031c 	and.w	r3, r3, #28
 8009f12:	210f      	movs	r1, #15
 8009f14:	fa01 f303 	lsl.w	r3, r1, r3
 8009f18:	43db      	mvns	r3, r3
 8009f1a:	4924      	ldr	r1, [pc, #144]	; (8009fac <HAL_DMA_Init+0x168>)
 8009f1c:	4013      	ands	r3, r2
 8009f1e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8009f20:	4b22      	ldr	r3, [pc, #136]	; (8009fac <HAL_DMA_Init+0x168>)
 8009f22:	681a      	ldr	r2, [r3, #0]
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	6859      	ldr	r1, [r3, #4]
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f2c:	f003 031c 	and.w	r3, r3, #28
 8009f30:	fa01 f303 	lsl.w	r3, r1, r3
 8009f34:	491d      	ldr	r1, [pc, #116]	; (8009fac <HAL_DMA_Init+0x168>)
 8009f36:	4313      	orrs	r3, r2
 8009f38:	600b      	str	r3, [r1, #0]
 8009f3a:	e019      	b.n	8009f70 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8009f3c:	4b1c      	ldr	r3, [pc, #112]	; (8009fb0 <HAL_DMA_Init+0x16c>)
 8009f3e:	681a      	ldr	r2, [r3, #0]
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f44:	f003 031c 	and.w	r3, r3, #28
 8009f48:	210f      	movs	r1, #15
 8009f4a:	fa01 f303 	lsl.w	r3, r1, r3
 8009f4e:	43db      	mvns	r3, r3
 8009f50:	4917      	ldr	r1, [pc, #92]	; (8009fb0 <HAL_DMA_Init+0x16c>)
 8009f52:	4013      	ands	r3, r2
 8009f54:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8009f56:	4b16      	ldr	r3, [pc, #88]	; (8009fb0 <HAL_DMA_Init+0x16c>)
 8009f58:	681a      	ldr	r2, [r3, #0]
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	6859      	ldr	r1, [r3, #4]
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f62:	f003 031c 	and.w	r3, r3, #28
 8009f66:	fa01 f303 	lsl.w	r3, r1, r3
 8009f6a:	4911      	ldr	r1, [pc, #68]	; (8009fb0 <HAL_DMA_Init+0x16c>)
 8009f6c:	4313      	orrs	r3, r2
 8009f6e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	2200      	movs	r2, #0
 8009f74:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	2201      	movs	r2, #1
 8009f7a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	2200      	movs	r2, #0
 8009f82:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8009f86:	2300      	movs	r3, #0
}
 8009f88:	4618      	mov	r0, r3
 8009f8a:	3714      	adds	r7, #20
 8009f8c:	46bd      	mov	sp, r7
 8009f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f92:	4770      	bx	lr
 8009f94:	40020407 	.word	0x40020407
 8009f98:	bffdfff8 	.word	0xbffdfff8
 8009f9c:	cccccccd 	.word	0xcccccccd
 8009fa0:	40020000 	.word	0x40020000
 8009fa4:	bffdfbf8 	.word	0xbffdfbf8
 8009fa8:	40020400 	.word	0x40020400
 8009fac:	400200a8 	.word	0x400200a8
 8009fb0:	400204a8 	.word	0x400204a8

08009fb4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8009fb4:	b580      	push	{r7, lr}
 8009fb6:	b084      	sub	sp, #16
 8009fb8:	af00      	add	r7, sp, #0
 8009fba:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009fd0:	f003 031c 	and.w	r3, r3, #28
 8009fd4:	2204      	movs	r2, #4
 8009fd6:	409a      	lsls	r2, r3
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	4013      	ands	r3, r2
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	d026      	beq.n	800a02e <HAL_DMA_IRQHandler+0x7a>
 8009fe0:	68bb      	ldr	r3, [r7, #8]
 8009fe2:	f003 0304 	and.w	r3, r3, #4
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d021      	beq.n	800a02e <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	f003 0320 	and.w	r3, r3, #32
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d107      	bne.n	800a008 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	681a      	ldr	r2, [r3, #0]
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	f022 0204 	bic.w	r2, r2, #4
 800a006:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a00c:	f003 021c 	and.w	r2, r3, #28
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a014:	2104      	movs	r1, #4
 800a016:	fa01 f202 	lsl.w	r2, r1, r2
 800a01a:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a020:	2b00      	cmp	r3, #0
 800a022:	d071      	beq.n	800a108 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a028:	6878      	ldr	r0, [r7, #4]
 800a02a:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 800a02c:	e06c      	b.n	800a108 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a032:	f003 031c 	and.w	r3, r3, #28
 800a036:	2202      	movs	r2, #2
 800a038:	409a      	lsls	r2, r3
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	4013      	ands	r3, r2
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d02e      	beq.n	800a0a0 <HAL_DMA_IRQHandler+0xec>
 800a042:	68bb      	ldr	r3, [r7, #8]
 800a044:	f003 0302 	and.w	r3, r3, #2
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d029      	beq.n	800a0a0 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	f003 0320 	and.w	r3, r3, #32
 800a056:	2b00      	cmp	r3, #0
 800a058:	d10b      	bne.n	800a072 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	681a      	ldr	r2, [r3, #0]
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	f022 020a 	bic.w	r2, r2, #10
 800a068:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	2201      	movs	r2, #1
 800a06e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a076:	f003 021c 	and.w	r2, r3, #28
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a07e:	2102      	movs	r1, #2
 800a080:	fa01 f202 	lsl.w	r2, r1, r2
 800a084:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	2200      	movs	r2, #0
 800a08a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a092:	2b00      	cmp	r3, #0
 800a094:	d038      	beq.n	800a108 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a09a:	6878      	ldr	r0, [r7, #4]
 800a09c:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800a09e:	e033      	b.n	800a108 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a0a4:	f003 031c 	and.w	r3, r3, #28
 800a0a8:	2208      	movs	r2, #8
 800a0aa:	409a      	lsls	r2, r3
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	4013      	ands	r3, r2
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d02a      	beq.n	800a10a <HAL_DMA_IRQHandler+0x156>
 800a0b4:	68bb      	ldr	r3, [r7, #8]
 800a0b6:	f003 0308 	and.w	r3, r3, #8
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d025      	beq.n	800a10a <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	681a      	ldr	r2, [r3, #0]
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	f022 020e 	bic.w	r2, r2, #14
 800a0cc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a0d2:	f003 021c 	and.w	r2, r3, #28
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a0da:	2101      	movs	r1, #1
 800a0dc:	fa01 f202 	lsl.w	r2, r1, r2
 800a0e0:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	2201      	movs	r2, #1
 800a0e6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	2201      	movs	r2, #1
 800a0ec:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	2200      	movs	r2, #0
 800a0f4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	d004      	beq.n	800a10a <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a104:	6878      	ldr	r0, [r7, #4]
 800a106:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800a108:	bf00      	nop
 800a10a:	bf00      	nop
}
 800a10c:	3710      	adds	r7, #16
 800a10e:	46bd      	mov	sp, r7
 800a110:	bd80      	pop	{r7, pc}
	...

0800a114 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800a114:	b480      	push	{r7}
 800a116:	b087      	sub	sp, #28
 800a118:	af00      	add	r7, sp, #0
 800a11a:	6078      	str	r0, [r7, #4]
 800a11c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800a11e:	2300      	movs	r3, #0
 800a120:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800a122:	e148      	b.n	800a3b6 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800a124:	683b      	ldr	r3, [r7, #0]
 800a126:	681a      	ldr	r2, [r3, #0]
 800a128:	2101      	movs	r1, #1
 800a12a:	697b      	ldr	r3, [r7, #20]
 800a12c:	fa01 f303 	lsl.w	r3, r1, r3
 800a130:	4013      	ands	r3, r2
 800a132:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	2b00      	cmp	r3, #0
 800a138:	f000 813a 	beq.w	800a3b0 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800a13c:	683b      	ldr	r3, [r7, #0]
 800a13e:	685b      	ldr	r3, [r3, #4]
 800a140:	2b01      	cmp	r3, #1
 800a142:	d00b      	beq.n	800a15c <HAL_GPIO_Init+0x48>
 800a144:	683b      	ldr	r3, [r7, #0]
 800a146:	685b      	ldr	r3, [r3, #4]
 800a148:	2b02      	cmp	r3, #2
 800a14a:	d007      	beq.n	800a15c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800a14c:	683b      	ldr	r3, [r7, #0]
 800a14e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800a150:	2b11      	cmp	r3, #17
 800a152:	d003      	beq.n	800a15c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800a154:	683b      	ldr	r3, [r7, #0]
 800a156:	685b      	ldr	r3, [r3, #4]
 800a158:	2b12      	cmp	r3, #18
 800a15a:	d130      	bne.n	800a1be <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	689b      	ldr	r3, [r3, #8]
 800a160:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800a162:	697b      	ldr	r3, [r7, #20]
 800a164:	005b      	lsls	r3, r3, #1
 800a166:	2203      	movs	r2, #3
 800a168:	fa02 f303 	lsl.w	r3, r2, r3
 800a16c:	43db      	mvns	r3, r3
 800a16e:	693a      	ldr	r2, [r7, #16]
 800a170:	4013      	ands	r3, r2
 800a172:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800a174:	683b      	ldr	r3, [r7, #0]
 800a176:	68da      	ldr	r2, [r3, #12]
 800a178:	697b      	ldr	r3, [r7, #20]
 800a17a:	005b      	lsls	r3, r3, #1
 800a17c:	fa02 f303 	lsl.w	r3, r2, r3
 800a180:	693a      	ldr	r2, [r7, #16]
 800a182:	4313      	orrs	r3, r2
 800a184:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	693a      	ldr	r2, [r7, #16]
 800a18a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	685b      	ldr	r3, [r3, #4]
 800a190:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800a192:	2201      	movs	r2, #1
 800a194:	697b      	ldr	r3, [r7, #20]
 800a196:	fa02 f303 	lsl.w	r3, r2, r3
 800a19a:	43db      	mvns	r3, r3
 800a19c:	693a      	ldr	r2, [r7, #16]
 800a19e:	4013      	ands	r3, r2
 800a1a0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800a1a2:	683b      	ldr	r3, [r7, #0]
 800a1a4:	685b      	ldr	r3, [r3, #4]
 800a1a6:	091b      	lsrs	r3, r3, #4
 800a1a8:	f003 0201 	and.w	r2, r3, #1
 800a1ac:	697b      	ldr	r3, [r7, #20]
 800a1ae:	fa02 f303 	lsl.w	r3, r2, r3
 800a1b2:	693a      	ldr	r2, [r7, #16]
 800a1b4:	4313      	orrs	r3, r2
 800a1b6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	693a      	ldr	r2, [r7, #16]
 800a1bc:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	68db      	ldr	r3, [r3, #12]
 800a1c2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800a1c4:	697b      	ldr	r3, [r7, #20]
 800a1c6:	005b      	lsls	r3, r3, #1
 800a1c8:	2203      	movs	r2, #3
 800a1ca:	fa02 f303 	lsl.w	r3, r2, r3
 800a1ce:	43db      	mvns	r3, r3
 800a1d0:	693a      	ldr	r2, [r7, #16]
 800a1d2:	4013      	ands	r3, r2
 800a1d4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800a1d6:	683b      	ldr	r3, [r7, #0]
 800a1d8:	689a      	ldr	r2, [r3, #8]
 800a1da:	697b      	ldr	r3, [r7, #20]
 800a1dc:	005b      	lsls	r3, r3, #1
 800a1de:	fa02 f303 	lsl.w	r3, r2, r3
 800a1e2:	693a      	ldr	r2, [r7, #16]
 800a1e4:	4313      	orrs	r3, r2
 800a1e6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	693a      	ldr	r2, [r7, #16]
 800a1ec:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800a1ee:	683b      	ldr	r3, [r7, #0]
 800a1f0:	685b      	ldr	r3, [r3, #4]
 800a1f2:	2b02      	cmp	r3, #2
 800a1f4:	d003      	beq.n	800a1fe <HAL_GPIO_Init+0xea>
 800a1f6:	683b      	ldr	r3, [r7, #0]
 800a1f8:	685b      	ldr	r3, [r3, #4]
 800a1fa:	2b12      	cmp	r3, #18
 800a1fc:	d123      	bne.n	800a246 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800a1fe:	697b      	ldr	r3, [r7, #20]
 800a200:	08da      	lsrs	r2, r3, #3
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	3208      	adds	r2, #8
 800a206:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a20a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800a20c:	697b      	ldr	r3, [r7, #20]
 800a20e:	f003 0307 	and.w	r3, r3, #7
 800a212:	009b      	lsls	r3, r3, #2
 800a214:	220f      	movs	r2, #15
 800a216:	fa02 f303 	lsl.w	r3, r2, r3
 800a21a:	43db      	mvns	r3, r3
 800a21c:	693a      	ldr	r2, [r7, #16]
 800a21e:	4013      	ands	r3, r2
 800a220:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800a222:	683b      	ldr	r3, [r7, #0]
 800a224:	691a      	ldr	r2, [r3, #16]
 800a226:	697b      	ldr	r3, [r7, #20]
 800a228:	f003 0307 	and.w	r3, r3, #7
 800a22c:	009b      	lsls	r3, r3, #2
 800a22e:	fa02 f303 	lsl.w	r3, r2, r3
 800a232:	693a      	ldr	r2, [r7, #16]
 800a234:	4313      	orrs	r3, r2
 800a236:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800a238:	697b      	ldr	r3, [r7, #20]
 800a23a:	08da      	lsrs	r2, r3, #3
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	3208      	adds	r2, #8
 800a240:	6939      	ldr	r1, [r7, #16]
 800a242:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800a24c:	697b      	ldr	r3, [r7, #20]
 800a24e:	005b      	lsls	r3, r3, #1
 800a250:	2203      	movs	r2, #3
 800a252:	fa02 f303 	lsl.w	r3, r2, r3
 800a256:	43db      	mvns	r3, r3
 800a258:	693a      	ldr	r2, [r7, #16]
 800a25a:	4013      	ands	r3, r2
 800a25c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800a25e:	683b      	ldr	r3, [r7, #0]
 800a260:	685b      	ldr	r3, [r3, #4]
 800a262:	f003 0203 	and.w	r2, r3, #3
 800a266:	697b      	ldr	r3, [r7, #20]
 800a268:	005b      	lsls	r3, r3, #1
 800a26a:	fa02 f303 	lsl.w	r3, r2, r3
 800a26e:	693a      	ldr	r2, [r7, #16]
 800a270:	4313      	orrs	r3, r2
 800a272:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	693a      	ldr	r2, [r7, #16]
 800a278:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800a27a:	683b      	ldr	r3, [r7, #0]
 800a27c:	685b      	ldr	r3, [r3, #4]
 800a27e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a282:	2b00      	cmp	r3, #0
 800a284:	f000 8094 	beq.w	800a3b0 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a288:	4b52      	ldr	r3, [pc, #328]	; (800a3d4 <HAL_GPIO_Init+0x2c0>)
 800a28a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a28c:	4a51      	ldr	r2, [pc, #324]	; (800a3d4 <HAL_GPIO_Init+0x2c0>)
 800a28e:	f043 0301 	orr.w	r3, r3, #1
 800a292:	6613      	str	r3, [r2, #96]	; 0x60
 800a294:	4b4f      	ldr	r3, [pc, #316]	; (800a3d4 <HAL_GPIO_Init+0x2c0>)
 800a296:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a298:	f003 0301 	and.w	r3, r3, #1
 800a29c:	60bb      	str	r3, [r7, #8]
 800a29e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800a2a0:	4a4d      	ldr	r2, [pc, #308]	; (800a3d8 <HAL_GPIO_Init+0x2c4>)
 800a2a2:	697b      	ldr	r3, [r7, #20]
 800a2a4:	089b      	lsrs	r3, r3, #2
 800a2a6:	3302      	adds	r3, #2
 800a2a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a2ac:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800a2ae:	697b      	ldr	r3, [r7, #20]
 800a2b0:	f003 0303 	and.w	r3, r3, #3
 800a2b4:	009b      	lsls	r3, r3, #2
 800a2b6:	220f      	movs	r2, #15
 800a2b8:	fa02 f303 	lsl.w	r3, r2, r3
 800a2bc:	43db      	mvns	r3, r3
 800a2be:	693a      	ldr	r2, [r7, #16]
 800a2c0:	4013      	ands	r3, r2
 800a2c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800a2ca:	d00d      	beq.n	800a2e8 <HAL_GPIO_Init+0x1d4>
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	4a43      	ldr	r2, [pc, #268]	; (800a3dc <HAL_GPIO_Init+0x2c8>)
 800a2d0:	4293      	cmp	r3, r2
 800a2d2:	d007      	beq.n	800a2e4 <HAL_GPIO_Init+0x1d0>
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	4a42      	ldr	r2, [pc, #264]	; (800a3e0 <HAL_GPIO_Init+0x2cc>)
 800a2d8:	4293      	cmp	r3, r2
 800a2da:	d101      	bne.n	800a2e0 <HAL_GPIO_Init+0x1cc>
 800a2dc:	2302      	movs	r3, #2
 800a2de:	e004      	b.n	800a2ea <HAL_GPIO_Init+0x1d6>
 800a2e0:	2307      	movs	r3, #7
 800a2e2:	e002      	b.n	800a2ea <HAL_GPIO_Init+0x1d6>
 800a2e4:	2301      	movs	r3, #1
 800a2e6:	e000      	b.n	800a2ea <HAL_GPIO_Init+0x1d6>
 800a2e8:	2300      	movs	r3, #0
 800a2ea:	697a      	ldr	r2, [r7, #20]
 800a2ec:	f002 0203 	and.w	r2, r2, #3
 800a2f0:	0092      	lsls	r2, r2, #2
 800a2f2:	4093      	lsls	r3, r2
 800a2f4:	693a      	ldr	r2, [r7, #16]
 800a2f6:	4313      	orrs	r3, r2
 800a2f8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800a2fa:	4937      	ldr	r1, [pc, #220]	; (800a3d8 <HAL_GPIO_Init+0x2c4>)
 800a2fc:	697b      	ldr	r3, [r7, #20]
 800a2fe:	089b      	lsrs	r3, r3, #2
 800a300:	3302      	adds	r3, #2
 800a302:	693a      	ldr	r2, [r7, #16]
 800a304:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800a308:	4b36      	ldr	r3, [pc, #216]	; (800a3e4 <HAL_GPIO_Init+0x2d0>)
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	43db      	mvns	r3, r3
 800a312:	693a      	ldr	r2, [r7, #16]
 800a314:	4013      	ands	r3, r2
 800a316:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800a318:	683b      	ldr	r3, [r7, #0]
 800a31a:	685b      	ldr	r3, [r3, #4]
 800a31c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a320:	2b00      	cmp	r3, #0
 800a322:	d003      	beq.n	800a32c <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 800a324:	693a      	ldr	r2, [r7, #16]
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	4313      	orrs	r3, r2
 800a32a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800a32c:	4a2d      	ldr	r2, [pc, #180]	; (800a3e4 <HAL_GPIO_Init+0x2d0>)
 800a32e:	693b      	ldr	r3, [r7, #16]
 800a330:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800a332:	4b2c      	ldr	r3, [pc, #176]	; (800a3e4 <HAL_GPIO_Init+0x2d0>)
 800a334:	685b      	ldr	r3, [r3, #4]
 800a336:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	43db      	mvns	r3, r3
 800a33c:	693a      	ldr	r2, [r7, #16]
 800a33e:	4013      	ands	r3, r2
 800a340:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800a342:	683b      	ldr	r3, [r7, #0]
 800a344:	685b      	ldr	r3, [r3, #4]
 800a346:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d003      	beq.n	800a356 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 800a34e:	693a      	ldr	r2, [r7, #16]
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	4313      	orrs	r3, r2
 800a354:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800a356:	4a23      	ldr	r2, [pc, #140]	; (800a3e4 <HAL_GPIO_Init+0x2d0>)
 800a358:	693b      	ldr	r3, [r7, #16]
 800a35a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800a35c:	4b21      	ldr	r3, [pc, #132]	; (800a3e4 <HAL_GPIO_Init+0x2d0>)
 800a35e:	689b      	ldr	r3, [r3, #8]
 800a360:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	43db      	mvns	r3, r3
 800a366:	693a      	ldr	r2, [r7, #16]
 800a368:	4013      	ands	r3, r2
 800a36a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800a36c:	683b      	ldr	r3, [r7, #0]
 800a36e:	685b      	ldr	r3, [r3, #4]
 800a370:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a374:	2b00      	cmp	r3, #0
 800a376:	d003      	beq.n	800a380 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 800a378:	693a      	ldr	r2, [r7, #16]
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	4313      	orrs	r3, r2
 800a37e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800a380:	4a18      	ldr	r2, [pc, #96]	; (800a3e4 <HAL_GPIO_Init+0x2d0>)
 800a382:	693b      	ldr	r3, [r7, #16]
 800a384:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800a386:	4b17      	ldr	r3, [pc, #92]	; (800a3e4 <HAL_GPIO_Init+0x2d0>)
 800a388:	68db      	ldr	r3, [r3, #12]
 800a38a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	43db      	mvns	r3, r3
 800a390:	693a      	ldr	r2, [r7, #16]
 800a392:	4013      	ands	r3, r2
 800a394:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800a396:	683b      	ldr	r3, [r7, #0]
 800a398:	685b      	ldr	r3, [r3, #4]
 800a39a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d003      	beq.n	800a3aa <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 800a3a2:	693a      	ldr	r2, [r7, #16]
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	4313      	orrs	r3, r2
 800a3a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800a3aa:	4a0e      	ldr	r2, [pc, #56]	; (800a3e4 <HAL_GPIO_Init+0x2d0>)
 800a3ac:	693b      	ldr	r3, [r7, #16]
 800a3ae:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800a3b0:	697b      	ldr	r3, [r7, #20]
 800a3b2:	3301      	adds	r3, #1
 800a3b4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800a3b6:	683b      	ldr	r3, [r7, #0]
 800a3b8:	681a      	ldr	r2, [r3, #0]
 800a3ba:	697b      	ldr	r3, [r7, #20]
 800a3bc:	fa22 f303 	lsr.w	r3, r2, r3
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	f47f aeaf 	bne.w	800a124 <HAL_GPIO_Init+0x10>
  }
}
 800a3c6:	bf00      	nop
 800a3c8:	bf00      	nop
 800a3ca:	371c      	adds	r7, #28
 800a3cc:	46bd      	mov	sp, r7
 800a3ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d2:	4770      	bx	lr
 800a3d4:	40021000 	.word	0x40021000
 800a3d8:	40010000 	.word	0x40010000
 800a3dc:	48000400 	.word	0x48000400
 800a3e0:	48000800 	.word	0x48000800
 800a3e4:	40010400 	.word	0x40010400

0800a3e8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800a3e8:	b480      	push	{r7}
 800a3ea:	b087      	sub	sp, #28
 800a3ec:	af00      	add	r7, sp, #0
 800a3ee:	6078      	str	r0, [r7, #4]
 800a3f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800a3f2:	2300      	movs	r3, #0
 800a3f4:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800a3f6:	e0ab      	b.n	800a550 <HAL_GPIO_DeInit+0x168>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 800a3f8:	2201      	movs	r2, #1
 800a3fa:	697b      	ldr	r3, [r7, #20]
 800a3fc:	fa02 f303 	lsl.w	r3, r2, r3
 800a400:	683a      	ldr	r2, [r7, #0]
 800a402:	4013      	ands	r3, r2
 800a404:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800a406:	693b      	ldr	r3, [r7, #16]
 800a408:	2b00      	cmp	r3, #0
 800a40a:	f000 809e 	beq.w	800a54a <HAL_GPIO_DeInit+0x162>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 800a40e:	4a57      	ldr	r2, [pc, #348]	; (800a56c <HAL_GPIO_DeInit+0x184>)
 800a410:	697b      	ldr	r3, [r7, #20]
 800a412:	089b      	lsrs	r3, r3, #2
 800a414:	3302      	adds	r3, #2
 800a416:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a41a:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 800a41c:	697b      	ldr	r3, [r7, #20]
 800a41e:	f003 0303 	and.w	r3, r3, #3
 800a422:	009b      	lsls	r3, r3, #2
 800a424:	220f      	movs	r2, #15
 800a426:	fa02 f303 	lsl.w	r3, r2, r3
 800a42a:	68fa      	ldr	r2, [r7, #12]
 800a42c:	4013      	ands	r3, r2
 800a42e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800a436:	d00d      	beq.n	800a454 <HAL_GPIO_DeInit+0x6c>
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	4a4d      	ldr	r2, [pc, #308]	; (800a570 <HAL_GPIO_DeInit+0x188>)
 800a43c:	4293      	cmp	r3, r2
 800a43e:	d007      	beq.n	800a450 <HAL_GPIO_DeInit+0x68>
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	4a4c      	ldr	r2, [pc, #304]	; (800a574 <HAL_GPIO_DeInit+0x18c>)
 800a444:	4293      	cmp	r3, r2
 800a446:	d101      	bne.n	800a44c <HAL_GPIO_DeInit+0x64>
 800a448:	2302      	movs	r3, #2
 800a44a:	e004      	b.n	800a456 <HAL_GPIO_DeInit+0x6e>
 800a44c:	2307      	movs	r3, #7
 800a44e:	e002      	b.n	800a456 <HAL_GPIO_DeInit+0x6e>
 800a450:	2301      	movs	r3, #1
 800a452:	e000      	b.n	800a456 <HAL_GPIO_DeInit+0x6e>
 800a454:	2300      	movs	r3, #0
 800a456:	697a      	ldr	r2, [r7, #20]
 800a458:	f002 0203 	and.w	r2, r2, #3
 800a45c:	0092      	lsls	r2, r2, #2
 800a45e:	4093      	lsls	r3, r2
 800a460:	68fa      	ldr	r2, [r7, #12]
 800a462:	429a      	cmp	r2, r3
 800a464:	d132      	bne.n	800a4cc <HAL_GPIO_DeInit+0xe4>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800a466:	4b44      	ldr	r3, [pc, #272]	; (800a578 <HAL_GPIO_DeInit+0x190>)
 800a468:	681a      	ldr	r2, [r3, #0]
 800a46a:	693b      	ldr	r3, [r7, #16]
 800a46c:	43db      	mvns	r3, r3
 800a46e:	4942      	ldr	r1, [pc, #264]	; (800a578 <HAL_GPIO_DeInit+0x190>)
 800a470:	4013      	ands	r3, r2
 800a472:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 800a474:	4b40      	ldr	r3, [pc, #256]	; (800a578 <HAL_GPIO_DeInit+0x190>)
 800a476:	685a      	ldr	r2, [r3, #4]
 800a478:	693b      	ldr	r3, [r7, #16]
 800a47a:	43db      	mvns	r3, r3
 800a47c:	493e      	ldr	r1, [pc, #248]	; (800a578 <HAL_GPIO_DeInit+0x190>)
 800a47e:	4013      	ands	r3, r2
 800a480:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 800a482:	4b3d      	ldr	r3, [pc, #244]	; (800a578 <HAL_GPIO_DeInit+0x190>)
 800a484:	689a      	ldr	r2, [r3, #8]
 800a486:	693b      	ldr	r3, [r7, #16]
 800a488:	43db      	mvns	r3, r3
 800a48a:	493b      	ldr	r1, [pc, #236]	; (800a578 <HAL_GPIO_DeInit+0x190>)
 800a48c:	4013      	ands	r3, r2
 800a48e:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 800a490:	4b39      	ldr	r3, [pc, #228]	; (800a578 <HAL_GPIO_DeInit+0x190>)
 800a492:	68da      	ldr	r2, [r3, #12]
 800a494:	693b      	ldr	r3, [r7, #16]
 800a496:	43db      	mvns	r3, r3
 800a498:	4937      	ldr	r1, [pc, #220]	; (800a578 <HAL_GPIO_DeInit+0x190>)
 800a49a:	4013      	ands	r3, r2
 800a49c:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 800a49e:	697b      	ldr	r3, [r7, #20]
 800a4a0:	f003 0303 	and.w	r3, r3, #3
 800a4a4:	009b      	lsls	r3, r3, #2
 800a4a6:	220f      	movs	r2, #15
 800a4a8:	fa02 f303 	lsl.w	r3, r2, r3
 800a4ac:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800a4ae:	4a2f      	ldr	r2, [pc, #188]	; (800a56c <HAL_GPIO_DeInit+0x184>)
 800a4b0:	697b      	ldr	r3, [r7, #20]
 800a4b2:	089b      	lsrs	r3, r3, #2
 800a4b4:	3302      	adds	r3, #2
 800a4b6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	43da      	mvns	r2, r3
 800a4be:	482b      	ldr	r0, [pc, #172]	; (800a56c <HAL_GPIO_DeInit+0x184>)
 800a4c0:	697b      	ldr	r3, [r7, #20]
 800a4c2:	089b      	lsrs	r3, r3, #2
 800a4c4:	400a      	ands	r2, r1
 800a4c6:	3302      	adds	r3, #2
 800a4c8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	681a      	ldr	r2, [r3, #0]
 800a4d0:	697b      	ldr	r3, [r7, #20]
 800a4d2:	005b      	lsls	r3, r3, #1
 800a4d4:	2103      	movs	r1, #3
 800a4d6:	fa01 f303 	lsl.w	r3, r1, r3
 800a4da:	431a      	orrs	r2, r3
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 800a4e0:	697b      	ldr	r3, [r7, #20]
 800a4e2:	08da      	lsrs	r2, r3, #3
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	3208      	adds	r2, #8
 800a4e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a4ec:	697b      	ldr	r3, [r7, #20]
 800a4ee:	f003 0307 	and.w	r3, r3, #7
 800a4f2:	009b      	lsls	r3, r3, #2
 800a4f4:	220f      	movs	r2, #15
 800a4f6:	fa02 f303 	lsl.w	r3, r2, r3
 800a4fa:	43db      	mvns	r3, r3
 800a4fc:	697a      	ldr	r2, [r7, #20]
 800a4fe:	08d2      	lsrs	r2, r2, #3
 800a500:	4019      	ands	r1, r3
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	3208      	adds	r2, #8
 800a506:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	689a      	ldr	r2, [r3, #8]
 800a50e:	697b      	ldr	r3, [r7, #20]
 800a510:	005b      	lsls	r3, r3, #1
 800a512:	2103      	movs	r1, #3
 800a514:	fa01 f303 	lsl.w	r3, r1, r3
 800a518:	43db      	mvns	r3, r3
 800a51a:	401a      	ands	r2, r3
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	685a      	ldr	r2, [r3, #4]
 800a524:	2101      	movs	r1, #1
 800a526:	697b      	ldr	r3, [r7, #20]
 800a528:	fa01 f303 	lsl.w	r3, r1, r3
 800a52c:	43db      	mvns	r3, r3
 800a52e:	401a      	ands	r2, r3
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	68da      	ldr	r2, [r3, #12]
 800a538:	697b      	ldr	r3, [r7, #20]
 800a53a:	005b      	lsls	r3, r3, #1
 800a53c:	2103      	movs	r1, #3
 800a53e:	fa01 f303 	lsl.w	r3, r1, r3
 800a542:	43db      	mvns	r3, r3
 800a544:	401a      	ands	r2, r3
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 800a54a:	697b      	ldr	r3, [r7, #20]
 800a54c:	3301      	adds	r3, #1
 800a54e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 800a550:	683a      	ldr	r2, [r7, #0]
 800a552:	697b      	ldr	r3, [r7, #20]
 800a554:	fa22 f303 	lsr.w	r3, r2, r3
 800a558:	2b00      	cmp	r3, #0
 800a55a:	f47f af4d 	bne.w	800a3f8 <HAL_GPIO_DeInit+0x10>
  }
}
 800a55e:	bf00      	nop
 800a560:	bf00      	nop
 800a562:	371c      	adds	r7, #28
 800a564:	46bd      	mov	sp, r7
 800a566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a56a:	4770      	bx	lr
 800a56c:	40010000 	.word	0x40010000
 800a570:	48000400 	.word	0x48000400
 800a574:	48000800 	.word	0x48000800
 800a578:	40010400 	.word	0x40010400

0800a57c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800a57c:	b480      	push	{r7}
 800a57e:	b083      	sub	sp, #12
 800a580:	af00      	add	r7, sp, #0
 800a582:	6078      	str	r0, [r7, #4]
 800a584:	460b      	mov	r3, r1
 800a586:	807b      	strh	r3, [r7, #2]
 800a588:	4613      	mov	r3, r2
 800a58a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800a58c:	787b      	ldrb	r3, [r7, #1]
 800a58e:	2b00      	cmp	r3, #0
 800a590:	d003      	beq.n	800a59a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800a592:	887a      	ldrh	r2, [r7, #2]
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800a598:	e002      	b.n	800a5a0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800a59a:	887a      	ldrh	r2, [r7, #2]
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	629a      	str	r2, [r3, #40]	; 0x28
}
 800a5a0:	bf00      	nop
 800a5a2:	370c      	adds	r7, #12
 800a5a4:	46bd      	mov	sp, r7
 800a5a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5aa:	4770      	bx	lr

0800a5ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800a5ac:	b580      	push	{r7, lr}
 800a5ae:	b082      	sub	sp, #8
 800a5b0:	af00      	add	r7, sp, #0
 800a5b2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d101      	bne.n	800a5be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800a5ba:	2301      	movs	r3, #1
 800a5bc:	e081      	b.n	800a6c2 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a5c4:	b2db      	uxtb	r3, r3
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	d106      	bne.n	800a5d8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	2200      	movs	r2, #0
 800a5ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800a5d2:	6878      	ldr	r0, [r7, #4]
 800a5d4:	f7f7 fc6e 	bl	8001eb4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	2224      	movs	r2, #36	; 0x24
 800a5dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	681a      	ldr	r2, [r3, #0]
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	f022 0201 	bic.w	r2, r2, #1
 800a5ee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	685a      	ldr	r2, [r3, #4]
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800a5fc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	689a      	ldr	r2, [r3, #8]
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a60c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	68db      	ldr	r3, [r3, #12]
 800a612:	2b01      	cmp	r3, #1
 800a614:	d107      	bne.n	800a626 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	689a      	ldr	r2, [r3, #8]
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a622:	609a      	str	r2, [r3, #8]
 800a624:	e006      	b.n	800a634 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	689a      	ldr	r2, [r3, #8]
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800a632:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	68db      	ldr	r3, [r3, #12]
 800a638:	2b02      	cmp	r3, #2
 800a63a:	d104      	bne.n	800a646 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a644:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	685b      	ldr	r3, [r3, #4]
 800a64c:	687a      	ldr	r2, [r7, #4]
 800a64e:	6812      	ldr	r2, [r2, #0]
 800a650:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800a654:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a658:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	68da      	ldr	r2, [r3, #12]
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a668:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	691a      	ldr	r2, [r3, #16]
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	695b      	ldr	r3, [r3, #20]
 800a672:	ea42 0103 	orr.w	r1, r2, r3
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	699b      	ldr	r3, [r3, #24]
 800a67a:	021a      	lsls	r2, r3, #8
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	430a      	orrs	r2, r1
 800a682:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	69d9      	ldr	r1, [r3, #28]
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	6a1a      	ldr	r2, [r3, #32]
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	430a      	orrs	r2, r1
 800a692:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	681a      	ldr	r2, [r3, #0]
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	f042 0201 	orr.w	r2, r2, #1
 800a6a2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	2200      	movs	r2, #0
 800a6a8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	2220      	movs	r2, #32
 800a6ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	2200      	movs	r2, #0
 800a6b6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	2200      	movs	r2, #0
 800a6bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800a6c0:	2300      	movs	r3, #0
}
 800a6c2:	4618      	mov	r0, r3
 800a6c4:	3708      	adds	r7, #8
 800a6c6:	46bd      	mov	sp, r7
 800a6c8:	bd80      	pop	{r7, pc}
	...

0800a6cc <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 800a6cc:	b580      	push	{r7, lr}
 800a6ce:	b088      	sub	sp, #32
 800a6d0:	af02      	add	r7, sp, #8
 800a6d2:	60f8      	str	r0, [r7, #12]
 800a6d4:	607a      	str	r2, [r7, #4]
 800a6d6:	461a      	mov	r2, r3
 800a6d8:	460b      	mov	r3, r1
 800a6da:	817b      	strh	r3, [r7, #10]
 800a6dc:	4613      	mov	r3, r2
 800a6de:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a6e6:	b2db      	uxtb	r3, r3
 800a6e8:	2b20      	cmp	r3, #32
 800a6ea:	f040 80da 	bne.w	800a8a2 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800a6f4:	2b01      	cmp	r3, #1
 800a6f6:	d101      	bne.n	800a6fc <HAL_I2C_Master_Transmit+0x30>
 800a6f8:	2302      	movs	r3, #2
 800a6fa:	e0d3      	b.n	800a8a4 <HAL_I2C_Master_Transmit+0x1d8>
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	2201      	movs	r2, #1
 800a700:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800a704:	f7fd fce4 	bl	80080d0 <HAL_GetTick>
 800a708:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800a70a:	697b      	ldr	r3, [r7, #20]
 800a70c:	9300      	str	r3, [sp, #0]
 800a70e:	2319      	movs	r3, #25
 800a710:	2201      	movs	r2, #1
 800a712:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800a716:	68f8      	ldr	r0, [r7, #12]
 800a718:	f000 faed 	bl	800acf6 <I2C_WaitOnFlagUntilTimeout>
 800a71c:	4603      	mov	r3, r0
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d001      	beq.n	800a726 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800a722:	2301      	movs	r3, #1
 800a724:	e0be      	b.n	800a8a4 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	2221      	movs	r2, #33	; 0x21
 800a72a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800a72e:	68fb      	ldr	r3, [r7, #12]
 800a730:	2210      	movs	r2, #16
 800a732:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	2200      	movs	r2, #0
 800a73a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	687a      	ldr	r2, [r7, #4]
 800a740:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	893a      	ldrh	r2, [r7, #8]
 800a746:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	2200      	movs	r2, #0
 800a74c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a752:	b29b      	uxth	r3, r3
 800a754:	2bff      	cmp	r3, #255	; 0xff
 800a756:	d90e      	bls.n	800a776 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800a758:	68fb      	ldr	r3, [r7, #12]
 800a75a:	22ff      	movs	r2, #255	; 0xff
 800a75c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a762:	b2da      	uxtb	r2, r3
 800a764:	8979      	ldrh	r1, [r7, #10]
 800a766:	4b51      	ldr	r3, [pc, #324]	; (800a8ac <HAL_I2C_Master_Transmit+0x1e0>)
 800a768:	9300      	str	r3, [sp, #0]
 800a76a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800a76e:	68f8      	ldr	r0, [r7, #12]
 800a770:	f000 fc50 	bl	800b014 <I2C_TransferConfig>
 800a774:	e06c      	b.n	800a850 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a77a:	b29a      	uxth	r2, r3
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a784:	b2da      	uxtb	r2, r3
 800a786:	8979      	ldrh	r1, [r7, #10]
 800a788:	4b48      	ldr	r3, [pc, #288]	; (800a8ac <HAL_I2C_Master_Transmit+0x1e0>)
 800a78a:	9300      	str	r3, [sp, #0]
 800a78c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800a790:	68f8      	ldr	r0, [r7, #12]
 800a792:	f000 fc3f 	bl	800b014 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 800a796:	e05b      	b.n	800a850 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a798:	697a      	ldr	r2, [r7, #20]
 800a79a:	6a39      	ldr	r1, [r7, #32]
 800a79c:	68f8      	ldr	r0, [r7, #12]
 800a79e:	f000 faea 	bl	800ad76 <I2C_WaitOnTXISFlagUntilTimeout>
 800a7a2:	4603      	mov	r3, r0
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d001      	beq.n	800a7ac <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 800a7a8:	2301      	movs	r3, #1
 800a7aa:	e07b      	b.n	800a8a4 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a7b0:	781a      	ldrb	r2, [r3, #0]
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a7bc:	1c5a      	adds	r2, r3, #1
 800a7be:	68fb      	ldr	r3, [r7, #12]
 800a7c0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a7c6:	b29b      	uxth	r3, r3
 800a7c8:	3b01      	subs	r3, #1
 800a7ca:	b29a      	uxth	r2, r3
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a7d4:	3b01      	subs	r3, #1
 800a7d6:	b29a      	uxth	r2, r3
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a7e0:	b29b      	uxth	r3, r3
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d034      	beq.n	800a850 <HAL_I2C_Master_Transmit+0x184>
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d130      	bne.n	800a850 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800a7ee:	697b      	ldr	r3, [r7, #20]
 800a7f0:	9300      	str	r3, [sp, #0]
 800a7f2:	6a3b      	ldr	r3, [r7, #32]
 800a7f4:	2200      	movs	r2, #0
 800a7f6:	2180      	movs	r1, #128	; 0x80
 800a7f8:	68f8      	ldr	r0, [r7, #12]
 800a7fa:	f000 fa7c 	bl	800acf6 <I2C_WaitOnFlagUntilTimeout>
 800a7fe:	4603      	mov	r3, r0
 800a800:	2b00      	cmp	r3, #0
 800a802:	d001      	beq.n	800a808 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 800a804:	2301      	movs	r3, #1
 800a806:	e04d      	b.n	800a8a4 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a80c:	b29b      	uxth	r3, r3
 800a80e:	2bff      	cmp	r3, #255	; 0xff
 800a810:	d90e      	bls.n	800a830 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	22ff      	movs	r2, #255	; 0xff
 800a816:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a81c:	b2da      	uxtb	r2, r3
 800a81e:	8979      	ldrh	r1, [r7, #10]
 800a820:	2300      	movs	r3, #0
 800a822:	9300      	str	r3, [sp, #0]
 800a824:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800a828:	68f8      	ldr	r0, [r7, #12]
 800a82a:	f000 fbf3 	bl	800b014 <I2C_TransferConfig>
 800a82e:	e00f      	b.n	800a850 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a834:	b29a      	uxth	r2, r3
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a83e:	b2da      	uxtb	r2, r3
 800a840:	8979      	ldrh	r1, [r7, #10]
 800a842:	2300      	movs	r3, #0
 800a844:	9300      	str	r3, [sp, #0]
 800a846:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800a84a:	68f8      	ldr	r0, [r7, #12]
 800a84c:	f000 fbe2 	bl	800b014 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a854:	b29b      	uxth	r3, r3
 800a856:	2b00      	cmp	r3, #0
 800a858:	d19e      	bne.n	800a798 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a85a:	697a      	ldr	r2, [r7, #20]
 800a85c:	6a39      	ldr	r1, [r7, #32]
 800a85e:	68f8      	ldr	r0, [r7, #12]
 800a860:	f000 fac9 	bl	800adf6 <I2C_WaitOnSTOPFlagUntilTimeout>
 800a864:	4603      	mov	r3, r0
 800a866:	2b00      	cmp	r3, #0
 800a868:	d001      	beq.n	800a86e <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 800a86a:	2301      	movs	r3, #1
 800a86c:	e01a      	b.n	800a8a4 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a86e:	68fb      	ldr	r3, [r7, #12]
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	2220      	movs	r2, #32
 800a874:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	6859      	ldr	r1, [r3, #4]
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	681a      	ldr	r2, [r3, #0]
 800a880:	4b0b      	ldr	r3, [pc, #44]	; (800a8b0 <HAL_I2C_Master_Transmit+0x1e4>)
 800a882:	400b      	ands	r3, r1
 800a884:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	2220      	movs	r2, #32
 800a88a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	2200      	movs	r2, #0
 800a892:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a896:	68fb      	ldr	r3, [r7, #12]
 800a898:	2200      	movs	r2, #0
 800a89a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800a89e:	2300      	movs	r3, #0
 800a8a0:	e000      	b.n	800a8a4 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 800a8a2:	2302      	movs	r3, #2
  }
}
 800a8a4:	4618      	mov	r0, r3
 800a8a6:	3718      	adds	r7, #24
 800a8a8:	46bd      	mov	sp, r7
 800a8aa:	bd80      	pop	{r7, pc}
 800a8ac:	80002000 	.word	0x80002000
 800a8b0:	fe00e800 	.word	0xfe00e800

0800a8b4 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                         uint32_t Timeout)
{
 800a8b4:	b580      	push	{r7, lr}
 800a8b6:	b088      	sub	sp, #32
 800a8b8:	af02      	add	r7, sp, #8
 800a8ba:	60f8      	str	r0, [r7, #12]
 800a8bc:	607a      	str	r2, [r7, #4]
 800a8be:	461a      	mov	r2, r3
 800a8c0:	460b      	mov	r3, r1
 800a8c2:	817b      	strh	r3, [r7, #10]
 800a8c4:	4613      	mov	r3, r2
 800a8c6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a8ce:	b2db      	uxtb	r3, r3
 800a8d0:	2b20      	cmp	r3, #32
 800a8d2:	f040 80db 	bne.w	800aa8c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800a8dc:	2b01      	cmp	r3, #1
 800a8de:	d101      	bne.n	800a8e4 <HAL_I2C_Master_Receive+0x30>
 800a8e0:	2302      	movs	r3, #2
 800a8e2:	e0d4      	b.n	800aa8e <HAL_I2C_Master_Receive+0x1da>
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	2201      	movs	r2, #1
 800a8e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800a8ec:	f7fd fbf0 	bl	80080d0 <HAL_GetTick>
 800a8f0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800a8f2:	697b      	ldr	r3, [r7, #20]
 800a8f4:	9300      	str	r3, [sp, #0]
 800a8f6:	2319      	movs	r3, #25
 800a8f8:	2201      	movs	r2, #1
 800a8fa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800a8fe:	68f8      	ldr	r0, [r7, #12]
 800a900:	f000 f9f9 	bl	800acf6 <I2C_WaitOnFlagUntilTimeout>
 800a904:	4603      	mov	r3, r0
 800a906:	2b00      	cmp	r3, #0
 800a908:	d001      	beq.n	800a90e <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800a90a:	2301      	movs	r3, #1
 800a90c:	e0bf      	b.n	800aa8e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	2222      	movs	r2, #34	; 0x22
 800a912:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800a916:	68fb      	ldr	r3, [r7, #12]
 800a918:	2210      	movs	r2, #16
 800a91a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	2200      	movs	r2, #0
 800a922:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	687a      	ldr	r2, [r7, #4]
 800a928:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	893a      	ldrh	r2, [r7, #8]
 800a92e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	2200      	movs	r2, #0
 800a934:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a936:	68fb      	ldr	r3, [r7, #12]
 800a938:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a93a:	b29b      	uxth	r3, r3
 800a93c:	2bff      	cmp	r3, #255	; 0xff
 800a93e:	d90e      	bls.n	800a95e <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800a940:	68fb      	ldr	r3, [r7, #12]
 800a942:	22ff      	movs	r2, #255	; 0xff
 800a944:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800a946:	68fb      	ldr	r3, [r7, #12]
 800a948:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a94a:	b2da      	uxtb	r2, r3
 800a94c:	8979      	ldrh	r1, [r7, #10]
 800a94e:	4b52      	ldr	r3, [pc, #328]	; (800aa98 <HAL_I2C_Master_Receive+0x1e4>)
 800a950:	9300      	str	r3, [sp, #0]
 800a952:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800a956:	68f8      	ldr	r0, [r7, #12]
 800a958:	f000 fb5c 	bl	800b014 <I2C_TransferConfig>
 800a95c:	e06d      	b.n	800aa3a <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800a95e:	68fb      	ldr	r3, [r7, #12]
 800a960:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a962:	b29a      	uxth	r2, r3
 800a964:	68fb      	ldr	r3, [r7, #12]
 800a966:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800a968:	68fb      	ldr	r3, [r7, #12]
 800a96a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a96c:	b2da      	uxtb	r2, r3
 800a96e:	8979      	ldrh	r1, [r7, #10]
 800a970:	4b49      	ldr	r3, [pc, #292]	; (800aa98 <HAL_I2C_Master_Receive+0x1e4>)
 800a972:	9300      	str	r3, [sp, #0]
 800a974:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800a978:	68f8      	ldr	r0, [r7, #12]
 800a97a:	f000 fb4b 	bl	800b014 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 800a97e:	e05c      	b.n	800aa3a <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a980:	697a      	ldr	r2, [r7, #20]
 800a982:	6a39      	ldr	r1, [r7, #32]
 800a984:	68f8      	ldr	r0, [r7, #12]
 800a986:	f000 fa73 	bl	800ae70 <I2C_WaitOnRXNEFlagUntilTimeout>
 800a98a:	4603      	mov	r3, r0
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	d001      	beq.n	800a994 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800a990:	2301      	movs	r3, #1
 800a992:	e07c      	b.n	800aa8e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a99e:	b2d2      	uxtb	r2, r2
 800a9a0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9a6:	1c5a      	adds	r2, r3, #1
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a9b0:	3b01      	subs	r3, #1
 800a9b2:	b29a      	uxth	r2, r3
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800a9b8:	68fb      	ldr	r3, [r7, #12]
 800a9ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a9bc:	b29b      	uxth	r3, r3
 800a9be:	3b01      	subs	r3, #1
 800a9c0:	b29a      	uxth	r2, r3
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800a9c6:	68fb      	ldr	r3, [r7, #12]
 800a9c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a9ca:	b29b      	uxth	r3, r3
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	d034      	beq.n	800aa3a <HAL_I2C_Master_Receive+0x186>
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	d130      	bne.n	800aa3a <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800a9d8:	697b      	ldr	r3, [r7, #20]
 800a9da:	9300      	str	r3, [sp, #0]
 800a9dc:	6a3b      	ldr	r3, [r7, #32]
 800a9de:	2200      	movs	r2, #0
 800a9e0:	2180      	movs	r1, #128	; 0x80
 800a9e2:	68f8      	ldr	r0, [r7, #12]
 800a9e4:	f000 f987 	bl	800acf6 <I2C_WaitOnFlagUntilTimeout>
 800a9e8:	4603      	mov	r3, r0
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d001      	beq.n	800a9f2 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800a9ee:	2301      	movs	r3, #1
 800a9f0:	e04d      	b.n	800aa8e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a9f6:	b29b      	uxth	r3, r3
 800a9f8:	2bff      	cmp	r3, #255	; 0xff
 800a9fa:	d90e      	bls.n	800aa1a <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800a9fc:	68fb      	ldr	r3, [r7, #12]
 800a9fe:	22ff      	movs	r2, #255	; 0xff
 800aa00:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800aa06:	b2da      	uxtb	r2, r3
 800aa08:	8979      	ldrh	r1, [r7, #10]
 800aa0a:	2300      	movs	r3, #0
 800aa0c:	9300      	str	r3, [sp, #0]
 800aa0e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800aa12:	68f8      	ldr	r0, [r7, #12]
 800aa14:	f000 fafe 	bl	800b014 <I2C_TransferConfig>
 800aa18:	e00f      	b.n	800aa3a <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800aa1e:	b29a      	uxth	r2, r3
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800aa28:	b2da      	uxtb	r2, r3
 800aa2a:	8979      	ldrh	r1, [r7, #10]
 800aa2c:	2300      	movs	r3, #0
 800aa2e:	9300      	str	r3, [sp, #0]
 800aa30:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800aa34:	68f8      	ldr	r0, [r7, #12]
 800aa36:	f000 faed 	bl	800b014 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800aa3e:	b29b      	uxth	r3, r3
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	d19d      	bne.n	800a980 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800aa44:	697a      	ldr	r2, [r7, #20]
 800aa46:	6a39      	ldr	r1, [r7, #32]
 800aa48:	68f8      	ldr	r0, [r7, #12]
 800aa4a:	f000 f9d4 	bl	800adf6 <I2C_WaitOnSTOPFlagUntilTimeout>
 800aa4e:	4603      	mov	r3, r0
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d001      	beq.n	800aa58 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 800aa54:	2301      	movs	r3, #1
 800aa56:	e01a      	b.n	800aa8e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	2220      	movs	r2, #32
 800aa5e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800aa60:	68fb      	ldr	r3, [r7, #12]
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	6859      	ldr	r1, [r3, #4]
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	681a      	ldr	r2, [r3, #0]
 800aa6a:	4b0c      	ldr	r3, [pc, #48]	; (800aa9c <HAL_I2C_Master_Receive+0x1e8>)
 800aa6c:	400b      	ands	r3, r1
 800aa6e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	2220      	movs	r2, #32
 800aa74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	2200      	movs	r2, #0
 800aa7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	2200      	movs	r2, #0
 800aa84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800aa88:	2300      	movs	r3, #0
 800aa8a:	e000      	b.n	800aa8e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800aa8c:	2302      	movs	r3, #2
  }
}
 800aa8e:	4618      	mov	r0, r3
 800aa90:	3718      	adds	r7, #24
 800aa92:	46bd      	mov	sp, r7
 800aa94:	bd80      	pop	{r7, pc}
 800aa96:	bf00      	nop
 800aa98:	80002400 	.word	0x80002400
 800aa9c:	fe00e800 	.word	0xfe00e800

0800aaa0 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800aaa0:	b580      	push	{r7, lr}
 800aaa2:	b08a      	sub	sp, #40	; 0x28
 800aaa4:	af02      	add	r7, sp, #8
 800aaa6:	60f8      	str	r0, [r7, #12]
 800aaa8:	607a      	str	r2, [r7, #4]
 800aaaa:	603b      	str	r3, [r7, #0]
 800aaac:	460b      	mov	r3, r1
 800aaae:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 800aab0:	2300      	movs	r3, #0
 800aab2:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800aaba:	b2db      	uxtb	r3, r3
 800aabc:	2b20      	cmp	r3, #32
 800aabe:	f040 80f1 	bne.w	800aca4 <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	699b      	ldr	r3, [r3, #24]
 800aac8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800aacc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800aad0:	d101      	bne.n	800aad6 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 800aad2:	2302      	movs	r3, #2
 800aad4:	e0e7      	b.n	800aca6 <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800aad6:	68fb      	ldr	r3, [r7, #12]
 800aad8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800aadc:	2b01      	cmp	r3, #1
 800aade:	d101      	bne.n	800aae4 <HAL_I2C_IsDeviceReady+0x44>
 800aae0:	2302      	movs	r3, #2
 800aae2:	e0e0      	b.n	800aca6 <HAL_I2C_IsDeviceReady+0x206>
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	2201      	movs	r2, #1
 800aae8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	2224      	movs	r2, #36	; 0x24
 800aaf0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800aaf4:	68fb      	ldr	r3, [r7, #12]
 800aaf6:	2200      	movs	r2, #0
 800aaf8:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	68db      	ldr	r3, [r3, #12]
 800aafe:	2b01      	cmp	r3, #1
 800ab00:	d107      	bne.n	800ab12 <HAL_I2C_IsDeviceReady+0x72>
 800ab02:	897b      	ldrh	r3, [r7, #10]
 800ab04:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ab08:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800ab0c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800ab10:	e004      	b.n	800ab1c <HAL_I2C_IsDeviceReady+0x7c>
 800ab12:	897b      	ldrh	r3, [r7, #10]
 800ab14:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ab18:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 800ab1c:	68fa      	ldr	r2, [r7, #12]
 800ab1e:	6812      	ldr	r2, [r2, #0]
 800ab20:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800ab22:	f7fd fad5 	bl	80080d0 <HAL_GetTick>
 800ab26:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	699b      	ldr	r3, [r3, #24]
 800ab2e:	f003 0320 	and.w	r3, r3, #32
 800ab32:	2b20      	cmp	r3, #32
 800ab34:	bf0c      	ite	eq
 800ab36:	2301      	moveq	r3, #1
 800ab38:	2300      	movne	r3, #0
 800ab3a:	b2db      	uxtb	r3, r3
 800ab3c:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	699b      	ldr	r3, [r3, #24]
 800ab44:	f003 0310 	and.w	r3, r3, #16
 800ab48:	2b10      	cmp	r3, #16
 800ab4a:	bf0c      	ite	eq
 800ab4c:	2301      	moveq	r3, #1
 800ab4e:	2300      	movne	r3, #0
 800ab50:	b2db      	uxtb	r3, r3
 800ab52:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 800ab54:	e034      	b.n	800abc0 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 800ab56:	683b      	ldr	r3, [r7, #0]
 800ab58:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ab5c:	d01a      	beq.n	800ab94 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800ab5e:	f7fd fab7 	bl	80080d0 <HAL_GetTick>
 800ab62:	4602      	mov	r2, r0
 800ab64:	69bb      	ldr	r3, [r7, #24]
 800ab66:	1ad3      	subs	r3, r2, r3
 800ab68:	683a      	ldr	r2, [r7, #0]
 800ab6a:	429a      	cmp	r2, r3
 800ab6c:	d302      	bcc.n	800ab74 <HAL_I2C_IsDeviceReady+0xd4>
 800ab6e:	683b      	ldr	r3, [r7, #0]
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	d10f      	bne.n	800ab94 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	2220      	movs	r2, #32
 800ab78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800ab7c:	68fb      	ldr	r3, [r7, #12]
 800ab7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ab80:	f043 0220 	orr.w	r2, r3, #32
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	2200      	movs	r2, #0
 800ab8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 800ab90:	2301      	movs	r3, #1
 800ab92:	e088      	b.n	800aca6 <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	699b      	ldr	r3, [r3, #24]
 800ab9a:	f003 0320 	and.w	r3, r3, #32
 800ab9e:	2b20      	cmp	r3, #32
 800aba0:	bf0c      	ite	eq
 800aba2:	2301      	moveq	r3, #1
 800aba4:	2300      	movne	r3, #0
 800aba6:	b2db      	uxtb	r3, r3
 800aba8:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	699b      	ldr	r3, [r3, #24]
 800abb0:	f003 0310 	and.w	r3, r3, #16
 800abb4:	2b10      	cmp	r3, #16
 800abb6:	bf0c      	ite	eq
 800abb8:	2301      	moveq	r3, #1
 800abba:	2300      	movne	r3, #0
 800abbc:	b2db      	uxtb	r3, r3
 800abbe:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 800abc0:	7ffb      	ldrb	r3, [r7, #31]
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d102      	bne.n	800abcc <HAL_I2C_IsDeviceReady+0x12c>
 800abc6:	7fbb      	ldrb	r3, [r7, #30]
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d0c4      	beq.n	800ab56 <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	699b      	ldr	r3, [r3, #24]
 800abd2:	f003 0310 	and.w	r3, r3, #16
 800abd6:	2b10      	cmp	r3, #16
 800abd8:	d01a      	beq.n	800ac10 <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800abda:	69bb      	ldr	r3, [r7, #24]
 800abdc:	9300      	str	r3, [sp, #0]
 800abde:	683b      	ldr	r3, [r7, #0]
 800abe0:	2200      	movs	r2, #0
 800abe2:	2120      	movs	r1, #32
 800abe4:	68f8      	ldr	r0, [r7, #12]
 800abe6:	f000 f886 	bl	800acf6 <I2C_WaitOnFlagUntilTimeout>
 800abea:	4603      	mov	r3, r0
 800abec:	2b00      	cmp	r3, #0
 800abee:	d001      	beq.n	800abf4 <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 800abf0:	2301      	movs	r3, #1
 800abf2:	e058      	b.n	800aca6 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800abf4:	68fb      	ldr	r3, [r7, #12]
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	2220      	movs	r2, #32
 800abfa:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 800abfc:	68fb      	ldr	r3, [r7, #12]
 800abfe:	2220      	movs	r2, #32
 800ac00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	2200      	movs	r2, #0
 800ac08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 800ac0c:	2300      	movs	r3, #0
 800ac0e:	e04a      	b.n	800aca6 <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800ac10:	69bb      	ldr	r3, [r7, #24]
 800ac12:	9300      	str	r3, [sp, #0]
 800ac14:	683b      	ldr	r3, [r7, #0]
 800ac16:	2200      	movs	r2, #0
 800ac18:	2120      	movs	r1, #32
 800ac1a:	68f8      	ldr	r0, [r7, #12]
 800ac1c:	f000 f86b 	bl	800acf6 <I2C_WaitOnFlagUntilTimeout>
 800ac20:	4603      	mov	r3, r0
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	d001      	beq.n	800ac2a <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 800ac26:	2301      	movs	r3, #1
 800ac28:	e03d      	b.n	800aca6 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	2210      	movs	r2, #16
 800ac30:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	2220      	movs	r2, #32
 800ac38:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 800ac3a:	697b      	ldr	r3, [r7, #20]
 800ac3c:	687a      	ldr	r2, [r7, #4]
 800ac3e:	429a      	cmp	r2, r3
 800ac40:	d118      	bne.n	800ac74 <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	685a      	ldr	r2, [r3, #4]
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800ac50:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800ac52:	69bb      	ldr	r3, [r7, #24]
 800ac54:	9300      	str	r3, [sp, #0]
 800ac56:	683b      	ldr	r3, [r7, #0]
 800ac58:	2200      	movs	r2, #0
 800ac5a:	2120      	movs	r1, #32
 800ac5c:	68f8      	ldr	r0, [r7, #12]
 800ac5e:	f000 f84a 	bl	800acf6 <I2C_WaitOnFlagUntilTimeout>
 800ac62:	4603      	mov	r3, r0
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d001      	beq.n	800ac6c <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 800ac68:	2301      	movs	r3, #1
 800ac6a:	e01c      	b.n	800aca6 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	2220      	movs	r2, #32
 800ac72:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 800ac74:	697b      	ldr	r3, [r7, #20]
 800ac76:	3301      	adds	r3, #1
 800ac78:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 800ac7a:	697b      	ldr	r3, [r7, #20]
 800ac7c:	687a      	ldr	r2, [r7, #4]
 800ac7e:	429a      	cmp	r2, r3
 800ac80:	f63f af3b 	bhi.w	800aafa <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	2220      	movs	r2, #32
 800ac88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ac90:	f043 0220 	orr.w	r2, r3, #32
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	2200      	movs	r2, #0
 800ac9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800aca0:	2301      	movs	r3, #1
 800aca2:	e000      	b.n	800aca6 <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 800aca4:	2302      	movs	r3, #2
  }
}
 800aca6:	4618      	mov	r0, r3
 800aca8:	3720      	adds	r7, #32
 800acaa:	46bd      	mov	sp, r7
 800acac:	bd80      	pop	{r7, pc}

0800acae <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800acae:	b480      	push	{r7}
 800acb0:	b083      	sub	sp, #12
 800acb2:	af00      	add	r7, sp, #0
 800acb4:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	699b      	ldr	r3, [r3, #24]
 800acbc:	f003 0302 	and.w	r3, r3, #2
 800acc0:	2b02      	cmp	r3, #2
 800acc2:	d103      	bne.n	800accc <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	2200      	movs	r2, #0
 800acca:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	699b      	ldr	r3, [r3, #24]
 800acd2:	f003 0301 	and.w	r3, r3, #1
 800acd6:	2b01      	cmp	r3, #1
 800acd8:	d007      	beq.n	800acea <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	699a      	ldr	r2, [r3, #24]
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	f042 0201 	orr.w	r2, r2, #1
 800ace8:	619a      	str	r2, [r3, #24]
  }
}
 800acea:	bf00      	nop
 800acec:	370c      	adds	r7, #12
 800acee:	46bd      	mov	sp, r7
 800acf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acf4:	4770      	bx	lr

0800acf6 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800acf6:	b580      	push	{r7, lr}
 800acf8:	b084      	sub	sp, #16
 800acfa:	af00      	add	r7, sp, #0
 800acfc:	60f8      	str	r0, [r7, #12]
 800acfe:	60b9      	str	r1, [r7, #8]
 800ad00:	603b      	str	r3, [r7, #0]
 800ad02:	4613      	mov	r3, r2
 800ad04:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800ad06:	e022      	b.n	800ad4e <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ad08:	683b      	ldr	r3, [r7, #0]
 800ad0a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ad0e:	d01e      	beq.n	800ad4e <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ad10:	f7fd f9de 	bl	80080d0 <HAL_GetTick>
 800ad14:	4602      	mov	r2, r0
 800ad16:	69bb      	ldr	r3, [r7, #24]
 800ad18:	1ad3      	subs	r3, r2, r3
 800ad1a:	683a      	ldr	r2, [r7, #0]
 800ad1c:	429a      	cmp	r2, r3
 800ad1e:	d302      	bcc.n	800ad26 <I2C_WaitOnFlagUntilTimeout+0x30>
 800ad20:	683b      	ldr	r3, [r7, #0]
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	d113      	bne.n	800ad4e <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ad2a:	f043 0220 	orr.w	r2, r3, #32
 800ad2e:	68fb      	ldr	r3, [r7, #12]
 800ad30:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	2220      	movs	r2, #32
 800ad36:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	2200      	movs	r2, #0
 800ad3e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800ad42:	68fb      	ldr	r3, [r7, #12]
 800ad44:	2200      	movs	r2, #0
 800ad46:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800ad4a:	2301      	movs	r3, #1
 800ad4c:	e00f      	b.n	800ad6e <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800ad4e:	68fb      	ldr	r3, [r7, #12]
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	699a      	ldr	r2, [r3, #24]
 800ad54:	68bb      	ldr	r3, [r7, #8]
 800ad56:	4013      	ands	r3, r2
 800ad58:	68ba      	ldr	r2, [r7, #8]
 800ad5a:	429a      	cmp	r2, r3
 800ad5c:	bf0c      	ite	eq
 800ad5e:	2301      	moveq	r3, #1
 800ad60:	2300      	movne	r3, #0
 800ad62:	b2db      	uxtb	r3, r3
 800ad64:	461a      	mov	r2, r3
 800ad66:	79fb      	ldrb	r3, [r7, #7]
 800ad68:	429a      	cmp	r2, r3
 800ad6a:	d0cd      	beq.n	800ad08 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800ad6c:	2300      	movs	r3, #0
}
 800ad6e:	4618      	mov	r0, r3
 800ad70:	3710      	adds	r7, #16
 800ad72:	46bd      	mov	sp, r7
 800ad74:	bd80      	pop	{r7, pc}

0800ad76 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800ad76:	b580      	push	{r7, lr}
 800ad78:	b084      	sub	sp, #16
 800ad7a:	af00      	add	r7, sp, #0
 800ad7c:	60f8      	str	r0, [r7, #12]
 800ad7e:	60b9      	str	r1, [r7, #8]
 800ad80:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800ad82:	e02c      	b.n	800adde <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800ad84:	687a      	ldr	r2, [r7, #4]
 800ad86:	68b9      	ldr	r1, [r7, #8]
 800ad88:	68f8      	ldr	r0, [r7, #12]
 800ad8a:	f000 f8dd 	bl	800af48 <I2C_IsAcknowledgeFailed>
 800ad8e:	4603      	mov	r3, r0
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	d001      	beq.n	800ad98 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800ad94:	2301      	movs	r3, #1
 800ad96:	e02a      	b.n	800adee <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ad98:	68bb      	ldr	r3, [r7, #8]
 800ad9a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ad9e:	d01e      	beq.n	800adde <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ada0:	f7fd f996 	bl	80080d0 <HAL_GetTick>
 800ada4:	4602      	mov	r2, r0
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	1ad3      	subs	r3, r2, r3
 800adaa:	68ba      	ldr	r2, [r7, #8]
 800adac:	429a      	cmp	r2, r3
 800adae:	d302      	bcc.n	800adb6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800adb0:	68bb      	ldr	r3, [r7, #8]
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	d113      	bne.n	800adde <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800adba:	f043 0220 	orr.w	r2, r3, #32
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	2220      	movs	r2, #32
 800adc6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	2200      	movs	r2, #0
 800adce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800add2:	68fb      	ldr	r3, [r7, #12]
 800add4:	2200      	movs	r2, #0
 800add6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800adda:	2301      	movs	r3, #1
 800addc:	e007      	b.n	800adee <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	681b      	ldr	r3, [r3, #0]
 800ade2:	699b      	ldr	r3, [r3, #24]
 800ade4:	f003 0302 	and.w	r3, r3, #2
 800ade8:	2b02      	cmp	r3, #2
 800adea:	d1cb      	bne.n	800ad84 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800adec:	2300      	movs	r3, #0
}
 800adee:	4618      	mov	r0, r3
 800adf0:	3710      	adds	r7, #16
 800adf2:	46bd      	mov	sp, r7
 800adf4:	bd80      	pop	{r7, pc}

0800adf6 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800adf6:	b580      	push	{r7, lr}
 800adf8:	b084      	sub	sp, #16
 800adfa:	af00      	add	r7, sp, #0
 800adfc:	60f8      	str	r0, [r7, #12]
 800adfe:	60b9      	str	r1, [r7, #8]
 800ae00:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800ae02:	e028      	b.n	800ae56 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800ae04:	687a      	ldr	r2, [r7, #4]
 800ae06:	68b9      	ldr	r1, [r7, #8]
 800ae08:	68f8      	ldr	r0, [r7, #12]
 800ae0a:	f000 f89d 	bl	800af48 <I2C_IsAcknowledgeFailed>
 800ae0e:	4603      	mov	r3, r0
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d001      	beq.n	800ae18 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800ae14:	2301      	movs	r3, #1
 800ae16:	e026      	b.n	800ae66 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ae18:	f7fd f95a 	bl	80080d0 <HAL_GetTick>
 800ae1c:	4602      	mov	r2, r0
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	1ad3      	subs	r3, r2, r3
 800ae22:	68ba      	ldr	r2, [r7, #8]
 800ae24:	429a      	cmp	r2, r3
 800ae26:	d302      	bcc.n	800ae2e <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800ae28:	68bb      	ldr	r3, [r7, #8]
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d113      	bne.n	800ae56 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ae32:	f043 0220 	orr.w	r2, r3, #32
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800ae3a:	68fb      	ldr	r3, [r7, #12]
 800ae3c:	2220      	movs	r2, #32
 800ae3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800ae42:	68fb      	ldr	r3, [r7, #12]
 800ae44:	2200      	movs	r2, #0
 800ae46:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	2200      	movs	r2, #0
 800ae4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800ae52:	2301      	movs	r3, #1
 800ae54:	e007      	b.n	800ae66 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800ae56:	68fb      	ldr	r3, [r7, #12]
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	699b      	ldr	r3, [r3, #24]
 800ae5c:	f003 0320 	and.w	r3, r3, #32
 800ae60:	2b20      	cmp	r3, #32
 800ae62:	d1cf      	bne.n	800ae04 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800ae64:	2300      	movs	r3, #0
}
 800ae66:	4618      	mov	r0, r3
 800ae68:	3710      	adds	r7, #16
 800ae6a:	46bd      	mov	sp, r7
 800ae6c:	bd80      	pop	{r7, pc}
	...

0800ae70 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800ae70:	b580      	push	{r7, lr}
 800ae72:	b084      	sub	sp, #16
 800ae74:	af00      	add	r7, sp, #0
 800ae76:	60f8      	str	r0, [r7, #12]
 800ae78:	60b9      	str	r1, [r7, #8]
 800ae7a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800ae7c:	e055      	b.n	800af2a <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800ae7e:	687a      	ldr	r2, [r7, #4]
 800ae80:	68b9      	ldr	r1, [r7, #8]
 800ae82:	68f8      	ldr	r0, [r7, #12]
 800ae84:	f000 f860 	bl	800af48 <I2C_IsAcknowledgeFailed>
 800ae88:	4603      	mov	r3, r0
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	d001      	beq.n	800ae92 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800ae8e:	2301      	movs	r3, #1
 800ae90:	e053      	b.n	800af3a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	699b      	ldr	r3, [r3, #24]
 800ae98:	f003 0320 	and.w	r3, r3, #32
 800ae9c:	2b20      	cmp	r3, #32
 800ae9e:	d129      	bne.n	800aef4 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800aea0:	68fb      	ldr	r3, [r7, #12]
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	699b      	ldr	r3, [r3, #24]
 800aea6:	f003 0304 	and.w	r3, r3, #4
 800aeaa:	2b04      	cmp	r3, #4
 800aeac:	d105      	bne.n	800aeba <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	d001      	beq.n	800aeba <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 800aeb6:	2300      	movs	r3, #0
 800aeb8:	e03f      	b.n	800af3a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	2220      	movs	r2, #32
 800aec0:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	6859      	ldr	r1, [r3, #4]
 800aec8:	68fb      	ldr	r3, [r7, #12]
 800aeca:	681a      	ldr	r2, [r3, #0]
 800aecc:	4b1d      	ldr	r3, [pc, #116]	; (800af44 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 800aece:	400b      	ands	r3, r1
 800aed0:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800aed2:	68fb      	ldr	r3, [r7, #12]
 800aed4:	2200      	movs	r2, #0
 800aed6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	2220      	movs	r2, #32
 800aedc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	2200      	movs	r2, #0
 800aee4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	2200      	movs	r2, #0
 800aeec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800aef0:	2301      	movs	r3, #1
 800aef2:	e022      	b.n	800af3a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800aef4:	f7fd f8ec 	bl	80080d0 <HAL_GetTick>
 800aef8:	4602      	mov	r2, r0
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	1ad3      	subs	r3, r2, r3
 800aefe:	68ba      	ldr	r2, [r7, #8]
 800af00:	429a      	cmp	r2, r3
 800af02:	d302      	bcc.n	800af0a <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 800af04:	68bb      	ldr	r3, [r7, #8]
 800af06:	2b00      	cmp	r3, #0
 800af08:	d10f      	bne.n	800af2a <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800af0a:	68fb      	ldr	r3, [r7, #12]
 800af0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800af0e:	f043 0220 	orr.w	r2, r3, #32
 800af12:	68fb      	ldr	r3, [r7, #12]
 800af14:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800af16:	68fb      	ldr	r3, [r7, #12]
 800af18:	2220      	movs	r2, #32
 800af1a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	2200      	movs	r2, #0
 800af22:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800af26:	2301      	movs	r3, #1
 800af28:	e007      	b.n	800af3a <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800af2a:	68fb      	ldr	r3, [r7, #12]
 800af2c:	681b      	ldr	r3, [r3, #0]
 800af2e:	699b      	ldr	r3, [r3, #24]
 800af30:	f003 0304 	and.w	r3, r3, #4
 800af34:	2b04      	cmp	r3, #4
 800af36:	d1a2      	bne.n	800ae7e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800af38:	2300      	movs	r3, #0
}
 800af3a:	4618      	mov	r0, r3
 800af3c:	3710      	adds	r7, #16
 800af3e:	46bd      	mov	sp, r7
 800af40:	bd80      	pop	{r7, pc}
 800af42:	bf00      	nop
 800af44:	fe00e800 	.word	0xfe00e800

0800af48 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800af48:	b580      	push	{r7, lr}
 800af4a:	b084      	sub	sp, #16
 800af4c:	af00      	add	r7, sp, #0
 800af4e:	60f8      	str	r0, [r7, #12]
 800af50:	60b9      	str	r1, [r7, #8]
 800af52:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	699b      	ldr	r3, [r3, #24]
 800af5a:	f003 0310 	and.w	r3, r3, #16
 800af5e:	2b10      	cmp	r3, #16
 800af60:	d151      	bne.n	800b006 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800af62:	e022      	b.n	800afaa <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800af64:	68bb      	ldr	r3, [r7, #8]
 800af66:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800af6a:	d01e      	beq.n	800afaa <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800af6c:	f7fd f8b0 	bl	80080d0 <HAL_GetTick>
 800af70:	4602      	mov	r2, r0
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	1ad3      	subs	r3, r2, r3
 800af76:	68ba      	ldr	r2, [r7, #8]
 800af78:	429a      	cmp	r2, r3
 800af7a:	d302      	bcc.n	800af82 <I2C_IsAcknowledgeFailed+0x3a>
 800af7c:	68bb      	ldr	r3, [r7, #8]
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d113      	bne.n	800afaa <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800af86:	f043 0220 	orr.w	r2, r3, #32
 800af8a:	68fb      	ldr	r3, [r7, #12]
 800af8c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800af8e:	68fb      	ldr	r3, [r7, #12]
 800af90:	2220      	movs	r2, #32
 800af92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800af96:	68fb      	ldr	r3, [r7, #12]
 800af98:	2200      	movs	r2, #0
 800af9a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	2200      	movs	r2, #0
 800afa2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800afa6:	2301      	movs	r3, #1
 800afa8:	e02e      	b.n	800b008 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	699b      	ldr	r3, [r3, #24]
 800afb0:	f003 0320 	and.w	r3, r3, #32
 800afb4:	2b20      	cmp	r3, #32
 800afb6:	d1d5      	bne.n	800af64 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	2210      	movs	r2, #16
 800afbe:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800afc0:	68fb      	ldr	r3, [r7, #12]
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	2220      	movs	r2, #32
 800afc6:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800afc8:	68f8      	ldr	r0, [r7, #12]
 800afca:	f7ff fe70 	bl	800acae <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800afce:	68fb      	ldr	r3, [r7, #12]
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	6859      	ldr	r1, [r3, #4]
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	681a      	ldr	r2, [r3, #0]
 800afd8:	4b0d      	ldr	r3, [pc, #52]	; (800b010 <I2C_IsAcknowledgeFailed+0xc8>)
 800afda:	400b      	ands	r3, r1
 800afdc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800afde:	68fb      	ldr	r3, [r7, #12]
 800afe0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800afe2:	f043 0204 	orr.w	r2, r3, #4
 800afe6:	68fb      	ldr	r3, [r7, #12]
 800afe8:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800afea:	68fb      	ldr	r3, [r7, #12]
 800afec:	2220      	movs	r2, #32
 800afee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800aff2:	68fb      	ldr	r3, [r7, #12]
 800aff4:	2200      	movs	r2, #0
 800aff6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800affa:	68fb      	ldr	r3, [r7, #12]
 800affc:	2200      	movs	r2, #0
 800affe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800b002:	2301      	movs	r3, #1
 800b004:	e000      	b.n	800b008 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800b006:	2300      	movs	r3, #0
}
 800b008:	4618      	mov	r0, r3
 800b00a:	3710      	adds	r7, #16
 800b00c:	46bd      	mov	sp, r7
 800b00e:	bd80      	pop	{r7, pc}
 800b010:	fe00e800 	.word	0xfe00e800

0800b014 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800b014:	b480      	push	{r7}
 800b016:	b085      	sub	sp, #20
 800b018:	af00      	add	r7, sp, #0
 800b01a:	60f8      	str	r0, [r7, #12]
 800b01c:	607b      	str	r3, [r7, #4]
 800b01e:	460b      	mov	r3, r1
 800b020:	817b      	strh	r3, [r7, #10]
 800b022:	4613      	mov	r3, r2
 800b024:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	685a      	ldr	r2, [r3, #4]
 800b02c:	69bb      	ldr	r3, [r7, #24]
 800b02e:	0d5b      	lsrs	r3, r3, #21
 800b030:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800b034:	4b0d      	ldr	r3, [pc, #52]	; (800b06c <I2C_TransferConfig+0x58>)
 800b036:	430b      	orrs	r3, r1
 800b038:	43db      	mvns	r3, r3
 800b03a:	ea02 0103 	and.w	r1, r2, r3
 800b03e:	897b      	ldrh	r3, [r7, #10]
 800b040:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800b044:	7a7b      	ldrb	r3, [r7, #9]
 800b046:	041b      	lsls	r3, r3, #16
 800b048:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800b04c:	431a      	orrs	r2, r3
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	431a      	orrs	r2, r3
 800b052:	69bb      	ldr	r3, [r7, #24]
 800b054:	431a      	orrs	r2, r3
 800b056:	68fb      	ldr	r3, [r7, #12]
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	430a      	orrs	r2, r1
 800b05c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800b05e:	bf00      	nop
 800b060:	3714      	adds	r7, #20
 800b062:	46bd      	mov	sp, r7
 800b064:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b068:	4770      	bx	lr
 800b06a:	bf00      	nop
 800b06c:	03ff63ff 	.word	0x03ff63ff

0800b070 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800b070:	b480      	push	{r7}
 800b072:	b083      	sub	sp, #12
 800b074:	af00      	add	r7, sp, #0
 800b076:	6078      	str	r0, [r7, #4]
 800b078:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b080:	b2db      	uxtb	r3, r3
 800b082:	2b20      	cmp	r3, #32
 800b084:	d138      	bne.n	800b0f8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b08c:	2b01      	cmp	r3, #1
 800b08e:	d101      	bne.n	800b094 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800b090:	2302      	movs	r3, #2
 800b092:	e032      	b.n	800b0fa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	2201      	movs	r2, #1
 800b098:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	2224      	movs	r2, #36	; 0x24
 800b0a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	681a      	ldr	r2, [r3, #0]
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	f022 0201 	bic.w	r2, r2, #1
 800b0b2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	681b      	ldr	r3, [r3, #0]
 800b0b8:	681a      	ldr	r2, [r3, #0]
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800b0c2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	6819      	ldr	r1, [r3, #0]
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	683a      	ldr	r2, [r7, #0]
 800b0d0:	430a      	orrs	r2, r1
 800b0d2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	681a      	ldr	r2, [r3, #0]
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	f042 0201 	orr.w	r2, r2, #1
 800b0e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	2220      	movs	r2, #32
 800b0e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	2200      	movs	r2, #0
 800b0f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800b0f4:	2300      	movs	r3, #0
 800b0f6:	e000      	b.n	800b0fa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800b0f8:	2302      	movs	r3, #2
  }
}
 800b0fa:	4618      	mov	r0, r3
 800b0fc:	370c      	adds	r7, #12
 800b0fe:	46bd      	mov	sp, r7
 800b100:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b104:	4770      	bx	lr

0800b106 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800b106:	b480      	push	{r7}
 800b108:	b085      	sub	sp, #20
 800b10a:	af00      	add	r7, sp, #0
 800b10c:	6078      	str	r0, [r7, #4]
 800b10e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b116:	b2db      	uxtb	r3, r3
 800b118:	2b20      	cmp	r3, #32
 800b11a:	d139      	bne.n	800b190 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b122:	2b01      	cmp	r3, #1
 800b124:	d101      	bne.n	800b12a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800b126:	2302      	movs	r3, #2
 800b128:	e033      	b.n	800b192 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	2201      	movs	r2, #1
 800b12e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	2224      	movs	r2, #36	; 0x24
 800b136:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	681b      	ldr	r3, [r3, #0]
 800b13e:	681a      	ldr	r2, [r3, #0]
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	f022 0201 	bic.w	r2, r2, #1
 800b148:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	681b      	ldr	r3, [r3, #0]
 800b150:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800b158:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800b15a:	683b      	ldr	r3, [r7, #0]
 800b15c:	021b      	lsls	r3, r3, #8
 800b15e:	68fa      	ldr	r2, [r7, #12]
 800b160:	4313      	orrs	r3, r2
 800b162:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	681b      	ldr	r3, [r3, #0]
 800b168:	68fa      	ldr	r2, [r7, #12]
 800b16a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	681a      	ldr	r2, [r3, #0]
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	f042 0201 	orr.w	r2, r2, #1
 800b17a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	2220      	movs	r2, #32
 800b180:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	2200      	movs	r2, #0
 800b188:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800b18c:	2300      	movs	r3, #0
 800b18e:	e000      	b.n	800b192 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800b190:	2302      	movs	r3, #2
  }
}
 800b192:	4618      	mov	r0, r3
 800b194:	3714      	adds	r7, #20
 800b196:	46bd      	mov	sp, r7
 800b198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b19c:	4770      	bx	lr
	...

0800b1a0 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800b1a0:	b480      	push	{r7}
 800b1a2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b1a4:	4b05      	ldr	r3, [pc, #20]	; (800b1bc <HAL_PWR_EnableBkUpAccess+0x1c>)
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	4a04      	ldr	r2, [pc, #16]	; (800b1bc <HAL_PWR_EnableBkUpAccess+0x1c>)
 800b1aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b1ae:	6013      	str	r3, [r2, #0]
}
 800b1b0:	bf00      	nop
 800b1b2:	46bd      	mov	sp, r7
 800b1b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1b8:	4770      	bx	lr
 800b1ba:	bf00      	nop
 800b1bc:	40007000 	.word	0x40007000

0800b1c0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800b1c0:	b480      	push	{r7}
 800b1c2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800b1c4:	4b04      	ldr	r3, [pc, #16]	; (800b1d8 <HAL_PWREx_GetVoltageRange+0x18>)
 800b1c6:	681b      	ldr	r3, [r3, #0]
 800b1c8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800b1cc:	4618      	mov	r0, r3
 800b1ce:	46bd      	mov	sp, r7
 800b1d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1d4:	4770      	bx	lr
 800b1d6:	bf00      	nop
 800b1d8:	40007000 	.word	0x40007000

0800b1dc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800b1dc:	b480      	push	{r7}
 800b1de:	b085      	sub	sp, #20
 800b1e0:	af00      	add	r7, sp, #0
 800b1e2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b1ea:	d130      	bne.n	800b24e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800b1ec:	4b23      	ldr	r3, [pc, #140]	; (800b27c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800b1f4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b1f8:	d038      	beq.n	800b26c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800b1fa:	4b20      	ldr	r3, [pc, #128]	; (800b27c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b1fc:	681b      	ldr	r3, [r3, #0]
 800b1fe:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800b202:	4a1e      	ldr	r2, [pc, #120]	; (800b27c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b204:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800b208:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800b20a:	4b1d      	ldr	r3, [pc, #116]	; (800b280 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800b20c:	681b      	ldr	r3, [r3, #0]
 800b20e:	2232      	movs	r2, #50	; 0x32
 800b210:	fb02 f303 	mul.w	r3, r2, r3
 800b214:	4a1b      	ldr	r2, [pc, #108]	; (800b284 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800b216:	fba2 2303 	umull	r2, r3, r2, r3
 800b21a:	0c9b      	lsrs	r3, r3, #18
 800b21c:	3301      	adds	r3, #1
 800b21e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b220:	e002      	b.n	800b228 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800b222:	68fb      	ldr	r3, [r7, #12]
 800b224:	3b01      	subs	r3, #1
 800b226:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b228:	4b14      	ldr	r3, [pc, #80]	; (800b27c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b22a:	695b      	ldr	r3, [r3, #20]
 800b22c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b230:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b234:	d102      	bne.n	800b23c <HAL_PWREx_ControlVoltageScaling+0x60>
 800b236:	68fb      	ldr	r3, [r7, #12]
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d1f2      	bne.n	800b222 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800b23c:	4b0f      	ldr	r3, [pc, #60]	; (800b27c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b23e:	695b      	ldr	r3, [r3, #20]
 800b240:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b244:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b248:	d110      	bne.n	800b26c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800b24a:	2303      	movs	r3, #3
 800b24c:	e00f      	b.n	800b26e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800b24e:	4b0b      	ldr	r3, [pc, #44]	; (800b27c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800b256:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b25a:	d007      	beq.n	800b26c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800b25c:	4b07      	ldr	r3, [pc, #28]	; (800b27c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b25e:	681b      	ldr	r3, [r3, #0]
 800b260:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800b264:	4a05      	ldr	r2, [pc, #20]	; (800b27c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b266:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800b26a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800b26c:	2300      	movs	r3, #0
}
 800b26e:	4618      	mov	r0, r3
 800b270:	3714      	adds	r7, #20
 800b272:	46bd      	mov	sp, r7
 800b274:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b278:	4770      	bx	lr
 800b27a:	bf00      	nop
 800b27c:	40007000 	.word	0x40007000
 800b280:	20000410 	.word	0x20000410
 800b284:	431bde83 	.word	0x431bde83

0800b288 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b288:	b580      	push	{r7, lr}
 800b28a:	b088      	sub	sp, #32
 800b28c:	af00      	add	r7, sp, #0
 800b28e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	2b00      	cmp	r3, #0
 800b294:	d102      	bne.n	800b29c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800b296:	2301      	movs	r3, #1
 800b298:	f000 bc11 	b.w	800babe <HAL_RCC_OscConfig+0x836>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b29c:	4ba0      	ldr	r3, [pc, #640]	; (800b520 <HAL_RCC_OscConfig+0x298>)
 800b29e:	689b      	ldr	r3, [r3, #8]
 800b2a0:	f003 030c 	and.w	r3, r3, #12
 800b2a4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b2a6:	4b9e      	ldr	r3, [pc, #632]	; (800b520 <HAL_RCC_OscConfig+0x298>)
 800b2a8:	68db      	ldr	r3, [r3, #12]
 800b2aa:	f003 0303 	and.w	r3, r3, #3
 800b2ae:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	681b      	ldr	r3, [r3, #0]
 800b2b4:	f003 0310 	and.w	r3, r3, #16
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	f000 80e4 	beq.w	800b486 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800b2be:	69bb      	ldr	r3, [r7, #24]
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	d007      	beq.n	800b2d4 <HAL_RCC_OscConfig+0x4c>
 800b2c4:	69bb      	ldr	r3, [r7, #24]
 800b2c6:	2b0c      	cmp	r3, #12
 800b2c8:	f040 808b 	bne.w	800b3e2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800b2cc:	697b      	ldr	r3, [r7, #20]
 800b2ce:	2b01      	cmp	r3, #1
 800b2d0:	f040 8087 	bne.w	800b3e2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800b2d4:	4b92      	ldr	r3, [pc, #584]	; (800b520 <HAL_RCC_OscConfig+0x298>)
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	f003 0302 	and.w	r3, r3, #2
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d005      	beq.n	800b2ec <HAL_RCC_OscConfig+0x64>
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	699b      	ldr	r3, [r3, #24]
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	d101      	bne.n	800b2ec <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800b2e8:	2301      	movs	r3, #1
 800b2ea:	e3e8      	b.n	800babe <HAL_RCC_OscConfig+0x836>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	6a1a      	ldr	r2, [r3, #32]
 800b2f0:	4b8b      	ldr	r3, [pc, #556]	; (800b520 <HAL_RCC_OscConfig+0x298>)
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	f003 0308 	and.w	r3, r3, #8
 800b2f8:	2b00      	cmp	r3, #0
 800b2fa:	d004      	beq.n	800b306 <HAL_RCC_OscConfig+0x7e>
 800b2fc:	4b88      	ldr	r3, [pc, #544]	; (800b520 <HAL_RCC_OscConfig+0x298>)
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b304:	e005      	b.n	800b312 <HAL_RCC_OscConfig+0x8a>
 800b306:	4b86      	ldr	r3, [pc, #536]	; (800b520 <HAL_RCC_OscConfig+0x298>)
 800b308:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b30c:	091b      	lsrs	r3, r3, #4
 800b30e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b312:	4293      	cmp	r3, r2
 800b314:	d223      	bcs.n	800b35e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	6a1b      	ldr	r3, [r3, #32]
 800b31a:	4618      	mov	r0, r3
 800b31c:	f000 fdaa 	bl	800be74 <RCC_SetFlashLatencyFromMSIRange>
 800b320:	4603      	mov	r3, r0
 800b322:	2b00      	cmp	r3, #0
 800b324:	d001      	beq.n	800b32a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800b326:	2301      	movs	r3, #1
 800b328:	e3c9      	b.n	800babe <HAL_RCC_OscConfig+0x836>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800b32a:	4b7d      	ldr	r3, [pc, #500]	; (800b520 <HAL_RCC_OscConfig+0x298>)
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	4a7c      	ldr	r2, [pc, #496]	; (800b520 <HAL_RCC_OscConfig+0x298>)
 800b330:	f043 0308 	orr.w	r3, r3, #8
 800b334:	6013      	str	r3, [r2, #0]
 800b336:	4b7a      	ldr	r3, [pc, #488]	; (800b520 <HAL_RCC_OscConfig+0x298>)
 800b338:	681b      	ldr	r3, [r3, #0]
 800b33a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	6a1b      	ldr	r3, [r3, #32]
 800b342:	4977      	ldr	r1, [pc, #476]	; (800b520 <HAL_RCC_OscConfig+0x298>)
 800b344:	4313      	orrs	r3, r2
 800b346:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800b348:	4b75      	ldr	r3, [pc, #468]	; (800b520 <HAL_RCC_OscConfig+0x298>)
 800b34a:	685b      	ldr	r3, [r3, #4]
 800b34c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	69db      	ldr	r3, [r3, #28]
 800b354:	021b      	lsls	r3, r3, #8
 800b356:	4972      	ldr	r1, [pc, #456]	; (800b520 <HAL_RCC_OscConfig+0x298>)
 800b358:	4313      	orrs	r3, r2
 800b35a:	604b      	str	r3, [r1, #4]
 800b35c:	e025      	b.n	800b3aa <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800b35e:	4b70      	ldr	r3, [pc, #448]	; (800b520 <HAL_RCC_OscConfig+0x298>)
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	4a6f      	ldr	r2, [pc, #444]	; (800b520 <HAL_RCC_OscConfig+0x298>)
 800b364:	f043 0308 	orr.w	r3, r3, #8
 800b368:	6013      	str	r3, [r2, #0]
 800b36a:	4b6d      	ldr	r3, [pc, #436]	; (800b520 <HAL_RCC_OscConfig+0x298>)
 800b36c:	681b      	ldr	r3, [r3, #0]
 800b36e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	6a1b      	ldr	r3, [r3, #32]
 800b376:	496a      	ldr	r1, [pc, #424]	; (800b520 <HAL_RCC_OscConfig+0x298>)
 800b378:	4313      	orrs	r3, r2
 800b37a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800b37c:	4b68      	ldr	r3, [pc, #416]	; (800b520 <HAL_RCC_OscConfig+0x298>)
 800b37e:	685b      	ldr	r3, [r3, #4]
 800b380:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	69db      	ldr	r3, [r3, #28]
 800b388:	021b      	lsls	r3, r3, #8
 800b38a:	4965      	ldr	r1, [pc, #404]	; (800b520 <HAL_RCC_OscConfig+0x298>)
 800b38c:	4313      	orrs	r3, r2
 800b38e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800b390:	69bb      	ldr	r3, [r7, #24]
 800b392:	2b00      	cmp	r3, #0
 800b394:	d109      	bne.n	800b3aa <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	6a1b      	ldr	r3, [r3, #32]
 800b39a:	4618      	mov	r0, r3
 800b39c:	f000 fd6a 	bl	800be74 <RCC_SetFlashLatencyFromMSIRange>
 800b3a0:	4603      	mov	r3, r0
 800b3a2:	2b00      	cmp	r3, #0
 800b3a4:	d001      	beq.n	800b3aa <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800b3a6:	2301      	movs	r3, #1
 800b3a8:	e389      	b.n	800babe <HAL_RCC_OscConfig+0x836>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800b3aa:	f000 fc6f 	bl	800bc8c <HAL_RCC_GetSysClockFreq>
 800b3ae:	4602      	mov	r2, r0
 800b3b0:	4b5b      	ldr	r3, [pc, #364]	; (800b520 <HAL_RCC_OscConfig+0x298>)
 800b3b2:	689b      	ldr	r3, [r3, #8]
 800b3b4:	091b      	lsrs	r3, r3, #4
 800b3b6:	f003 030f 	and.w	r3, r3, #15
 800b3ba:	495a      	ldr	r1, [pc, #360]	; (800b524 <HAL_RCC_OscConfig+0x29c>)
 800b3bc:	5ccb      	ldrb	r3, [r1, r3]
 800b3be:	f003 031f 	and.w	r3, r3, #31
 800b3c2:	fa22 f303 	lsr.w	r3, r2, r3
 800b3c6:	4a58      	ldr	r2, [pc, #352]	; (800b528 <HAL_RCC_OscConfig+0x2a0>)
 800b3c8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800b3ca:	4b58      	ldr	r3, [pc, #352]	; (800b52c <HAL_RCC_OscConfig+0x2a4>)
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	4618      	mov	r0, r3
 800b3d0:	f7f6 fe8e 	bl	80020f0 <HAL_InitTick>
 800b3d4:	4603      	mov	r3, r0
 800b3d6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800b3d8:	7bfb      	ldrb	r3, [r7, #15]
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d052      	beq.n	800b484 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800b3de:	7bfb      	ldrb	r3, [r7, #15]
 800b3e0:	e36d      	b.n	800babe <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	699b      	ldr	r3, [r3, #24]
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d032      	beq.n	800b450 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800b3ea:	4b4d      	ldr	r3, [pc, #308]	; (800b520 <HAL_RCC_OscConfig+0x298>)
 800b3ec:	681b      	ldr	r3, [r3, #0]
 800b3ee:	4a4c      	ldr	r2, [pc, #304]	; (800b520 <HAL_RCC_OscConfig+0x298>)
 800b3f0:	f043 0301 	orr.w	r3, r3, #1
 800b3f4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800b3f6:	f7fc fe6b 	bl	80080d0 <HAL_GetTick>
 800b3fa:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800b3fc:	e008      	b.n	800b410 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800b3fe:	f7fc fe67 	bl	80080d0 <HAL_GetTick>
 800b402:	4602      	mov	r2, r0
 800b404:	693b      	ldr	r3, [r7, #16]
 800b406:	1ad3      	subs	r3, r2, r3
 800b408:	2b02      	cmp	r3, #2
 800b40a:	d901      	bls.n	800b410 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800b40c:	2303      	movs	r3, #3
 800b40e:	e356      	b.n	800babe <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800b410:	4b43      	ldr	r3, [pc, #268]	; (800b520 <HAL_RCC_OscConfig+0x298>)
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	f003 0302 	and.w	r3, r3, #2
 800b418:	2b00      	cmp	r3, #0
 800b41a:	d0f0      	beq.n	800b3fe <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800b41c:	4b40      	ldr	r3, [pc, #256]	; (800b520 <HAL_RCC_OscConfig+0x298>)
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	4a3f      	ldr	r2, [pc, #252]	; (800b520 <HAL_RCC_OscConfig+0x298>)
 800b422:	f043 0308 	orr.w	r3, r3, #8
 800b426:	6013      	str	r3, [r2, #0]
 800b428:	4b3d      	ldr	r3, [pc, #244]	; (800b520 <HAL_RCC_OscConfig+0x298>)
 800b42a:	681b      	ldr	r3, [r3, #0]
 800b42c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	6a1b      	ldr	r3, [r3, #32]
 800b434:	493a      	ldr	r1, [pc, #232]	; (800b520 <HAL_RCC_OscConfig+0x298>)
 800b436:	4313      	orrs	r3, r2
 800b438:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800b43a:	4b39      	ldr	r3, [pc, #228]	; (800b520 <HAL_RCC_OscConfig+0x298>)
 800b43c:	685b      	ldr	r3, [r3, #4]
 800b43e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	69db      	ldr	r3, [r3, #28]
 800b446:	021b      	lsls	r3, r3, #8
 800b448:	4935      	ldr	r1, [pc, #212]	; (800b520 <HAL_RCC_OscConfig+0x298>)
 800b44a:	4313      	orrs	r3, r2
 800b44c:	604b      	str	r3, [r1, #4]
 800b44e:	e01a      	b.n	800b486 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800b450:	4b33      	ldr	r3, [pc, #204]	; (800b520 <HAL_RCC_OscConfig+0x298>)
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	4a32      	ldr	r2, [pc, #200]	; (800b520 <HAL_RCC_OscConfig+0x298>)
 800b456:	f023 0301 	bic.w	r3, r3, #1
 800b45a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800b45c:	f7fc fe38 	bl	80080d0 <HAL_GetTick>
 800b460:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800b462:	e008      	b.n	800b476 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800b464:	f7fc fe34 	bl	80080d0 <HAL_GetTick>
 800b468:	4602      	mov	r2, r0
 800b46a:	693b      	ldr	r3, [r7, #16]
 800b46c:	1ad3      	subs	r3, r2, r3
 800b46e:	2b02      	cmp	r3, #2
 800b470:	d901      	bls.n	800b476 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800b472:	2303      	movs	r3, #3
 800b474:	e323      	b.n	800babe <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800b476:	4b2a      	ldr	r3, [pc, #168]	; (800b520 <HAL_RCC_OscConfig+0x298>)
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	f003 0302 	and.w	r3, r3, #2
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d1f0      	bne.n	800b464 <HAL_RCC_OscConfig+0x1dc>
 800b482:	e000      	b.n	800b486 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800b484:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	f003 0301 	and.w	r3, r3, #1
 800b48e:	2b00      	cmp	r3, #0
 800b490:	d073      	beq.n	800b57a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800b492:	69bb      	ldr	r3, [r7, #24]
 800b494:	2b08      	cmp	r3, #8
 800b496:	d005      	beq.n	800b4a4 <HAL_RCC_OscConfig+0x21c>
 800b498:	69bb      	ldr	r3, [r7, #24]
 800b49a:	2b0c      	cmp	r3, #12
 800b49c:	d10e      	bne.n	800b4bc <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800b49e:	697b      	ldr	r3, [r7, #20]
 800b4a0:	2b03      	cmp	r3, #3
 800b4a2:	d10b      	bne.n	800b4bc <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b4a4:	4b1e      	ldr	r3, [pc, #120]	; (800b520 <HAL_RCC_OscConfig+0x298>)
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	d063      	beq.n	800b578 <HAL_RCC_OscConfig+0x2f0>
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	685b      	ldr	r3, [r3, #4]
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d15f      	bne.n	800b578 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800b4b8:	2301      	movs	r3, #1
 800b4ba:	e300      	b.n	800babe <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	685b      	ldr	r3, [r3, #4]
 800b4c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b4c4:	d106      	bne.n	800b4d4 <HAL_RCC_OscConfig+0x24c>
 800b4c6:	4b16      	ldr	r3, [pc, #88]	; (800b520 <HAL_RCC_OscConfig+0x298>)
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	4a15      	ldr	r2, [pc, #84]	; (800b520 <HAL_RCC_OscConfig+0x298>)
 800b4cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b4d0:	6013      	str	r3, [r2, #0]
 800b4d2:	e01d      	b.n	800b510 <HAL_RCC_OscConfig+0x288>
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	685b      	ldr	r3, [r3, #4]
 800b4d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b4dc:	d10c      	bne.n	800b4f8 <HAL_RCC_OscConfig+0x270>
 800b4de:	4b10      	ldr	r3, [pc, #64]	; (800b520 <HAL_RCC_OscConfig+0x298>)
 800b4e0:	681b      	ldr	r3, [r3, #0]
 800b4e2:	4a0f      	ldr	r2, [pc, #60]	; (800b520 <HAL_RCC_OscConfig+0x298>)
 800b4e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800b4e8:	6013      	str	r3, [r2, #0]
 800b4ea:	4b0d      	ldr	r3, [pc, #52]	; (800b520 <HAL_RCC_OscConfig+0x298>)
 800b4ec:	681b      	ldr	r3, [r3, #0]
 800b4ee:	4a0c      	ldr	r2, [pc, #48]	; (800b520 <HAL_RCC_OscConfig+0x298>)
 800b4f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b4f4:	6013      	str	r3, [r2, #0]
 800b4f6:	e00b      	b.n	800b510 <HAL_RCC_OscConfig+0x288>
 800b4f8:	4b09      	ldr	r3, [pc, #36]	; (800b520 <HAL_RCC_OscConfig+0x298>)
 800b4fa:	681b      	ldr	r3, [r3, #0]
 800b4fc:	4a08      	ldr	r2, [pc, #32]	; (800b520 <HAL_RCC_OscConfig+0x298>)
 800b4fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b502:	6013      	str	r3, [r2, #0]
 800b504:	4b06      	ldr	r3, [pc, #24]	; (800b520 <HAL_RCC_OscConfig+0x298>)
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	4a05      	ldr	r2, [pc, #20]	; (800b520 <HAL_RCC_OscConfig+0x298>)
 800b50a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b50e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	685b      	ldr	r3, [r3, #4]
 800b514:	2b00      	cmp	r3, #0
 800b516:	d01b      	beq.n	800b550 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b518:	f7fc fdda 	bl	80080d0 <HAL_GetTick>
 800b51c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b51e:	e010      	b.n	800b542 <HAL_RCC_OscConfig+0x2ba>
 800b520:	40021000 	.word	0x40021000
 800b524:	0800e470 	.word	0x0800e470
 800b528:	20000410 	.word	0x20000410
 800b52c:	20000414 	.word	0x20000414
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b530:	f7fc fdce 	bl	80080d0 <HAL_GetTick>
 800b534:	4602      	mov	r2, r0
 800b536:	693b      	ldr	r3, [r7, #16]
 800b538:	1ad3      	subs	r3, r2, r3
 800b53a:	2b64      	cmp	r3, #100	; 0x64
 800b53c:	d901      	bls.n	800b542 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800b53e:	2303      	movs	r3, #3
 800b540:	e2bd      	b.n	800babe <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b542:	4baf      	ldr	r3, [pc, #700]	; (800b800 <HAL_RCC_OscConfig+0x578>)
 800b544:	681b      	ldr	r3, [r3, #0]
 800b546:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	d0f0      	beq.n	800b530 <HAL_RCC_OscConfig+0x2a8>
 800b54e:	e014      	b.n	800b57a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b550:	f7fc fdbe 	bl	80080d0 <HAL_GetTick>
 800b554:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800b556:	e008      	b.n	800b56a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b558:	f7fc fdba 	bl	80080d0 <HAL_GetTick>
 800b55c:	4602      	mov	r2, r0
 800b55e:	693b      	ldr	r3, [r7, #16]
 800b560:	1ad3      	subs	r3, r2, r3
 800b562:	2b64      	cmp	r3, #100	; 0x64
 800b564:	d901      	bls.n	800b56a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800b566:	2303      	movs	r3, #3
 800b568:	e2a9      	b.n	800babe <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800b56a:	4ba5      	ldr	r3, [pc, #660]	; (800b800 <HAL_RCC_OscConfig+0x578>)
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b572:	2b00      	cmp	r3, #0
 800b574:	d1f0      	bne.n	800b558 <HAL_RCC_OscConfig+0x2d0>
 800b576:	e000      	b.n	800b57a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b578:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	f003 0302 	and.w	r3, r3, #2
 800b582:	2b00      	cmp	r3, #0
 800b584:	d060      	beq.n	800b648 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800b586:	69bb      	ldr	r3, [r7, #24]
 800b588:	2b04      	cmp	r3, #4
 800b58a:	d005      	beq.n	800b598 <HAL_RCC_OscConfig+0x310>
 800b58c:	69bb      	ldr	r3, [r7, #24]
 800b58e:	2b0c      	cmp	r3, #12
 800b590:	d119      	bne.n	800b5c6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800b592:	697b      	ldr	r3, [r7, #20]
 800b594:	2b02      	cmp	r3, #2
 800b596:	d116      	bne.n	800b5c6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b598:	4b99      	ldr	r3, [pc, #612]	; (800b800 <HAL_RCC_OscConfig+0x578>)
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d005      	beq.n	800b5b0 <HAL_RCC_OscConfig+0x328>
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	68db      	ldr	r3, [r3, #12]
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d101      	bne.n	800b5b0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800b5ac:	2301      	movs	r3, #1
 800b5ae:	e286      	b.n	800babe <HAL_RCC_OscConfig+0x836>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b5b0:	4b93      	ldr	r3, [pc, #588]	; (800b800 <HAL_RCC_OscConfig+0x578>)
 800b5b2:	685b      	ldr	r3, [r3, #4]
 800b5b4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	691b      	ldr	r3, [r3, #16]
 800b5bc:	061b      	lsls	r3, r3, #24
 800b5be:	4990      	ldr	r1, [pc, #576]	; (800b800 <HAL_RCC_OscConfig+0x578>)
 800b5c0:	4313      	orrs	r3, r2
 800b5c2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b5c4:	e040      	b.n	800b648 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	68db      	ldr	r3, [r3, #12]
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d023      	beq.n	800b616 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800b5ce:	4b8c      	ldr	r3, [pc, #560]	; (800b800 <HAL_RCC_OscConfig+0x578>)
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	4a8b      	ldr	r2, [pc, #556]	; (800b800 <HAL_RCC_OscConfig+0x578>)
 800b5d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b5d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b5da:	f7fc fd79 	bl	80080d0 <HAL_GetTick>
 800b5de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b5e0:	e008      	b.n	800b5f4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b5e2:	f7fc fd75 	bl	80080d0 <HAL_GetTick>
 800b5e6:	4602      	mov	r2, r0
 800b5e8:	693b      	ldr	r3, [r7, #16]
 800b5ea:	1ad3      	subs	r3, r2, r3
 800b5ec:	2b02      	cmp	r3, #2
 800b5ee:	d901      	bls.n	800b5f4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800b5f0:	2303      	movs	r3, #3
 800b5f2:	e264      	b.n	800babe <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b5f4:	4b82      	ldr	r3, [pc, #520]	; (800b800 <HAL_RCC_OscConfig+0x578>)
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	d0f0      	beq.n	800b5e2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b600:	4b7f      	ldr	r3, [pc, #508]	; (800b800 <HAL_RCC_OscConfig+0x578>)
 800b602:	685b      	ldr	r3, [r3, #4]
 800b604:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	691b      	ldr	r3, [r3, #16]
 800b60c:	061b      	lsls	r3, r3, #24
 800b60e:	497c      	ldr	r1, [pc, #496]	; (800b800 <HAL_RCC_OscConfig+0x578>)
 800b610:	4313      	orrs	r3, r2
 800b612:	604b      	str	r3, [r1, #4]
 800b614:	e018      	b.n	800b648 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b616:	4b7a      	ldr	r3, [pc, #488]	; (800b800 <HAL_RCC_OscConfig+0x578>)
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	4a79      	ldr	r2, [pc, #484]	; (800b800 <HAL_RCC_OscConfig+0x578>)
 800b61c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b620:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b622:	f7fc fd55 	bl	80080d0 <HAL_GetTick>
 800b626:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b628:	e008      	b.n	800b63c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b62a:	f7fc fd51 	bl	80080d0 <HAL_GetTick>
 800b62e:	4602      	mov	r2, r0
 800b630:	693b      	ldr	r3, [r7, #16]
 800b632:	1ad3      	subs	r3, r2, r3
 800b634:	2b02      	cmp	r3, #2
 800b636:	d901      	bls.n	800b63c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800b638:	2303      	movs	r3, #3
 800b63a:	e240      	b.n	800babe <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b63c:	4b70      	ldr	r3, [pc, #448]	; (800b800 <HAL_RCC_OscConfig+0x578>)
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b644:	2b00      	cmp	r3, #0
 800b646:	d1f0      	bne.n	800b62a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	f003 0308 	and.w	r3, r3, #8
 800b650:	2b00      	cmp	r3, #0
 800b652:	d03c      	beq.n	800b6ce <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	695b      	ldr	r3, [r3, #20]
 800b658:	2b00      	cmp	r3, #0
 800b65a:	d01c      	beq.n	800b696 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b65c:	4b68      	ldr	r3, [pc, #416]	; (800b800 <HAL_RCC_OscConfig+0x578>)
 800b65e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b662:	4a67      	ldr	r2, [pc, #412]	; (800b800 <HAL_RCC_OscConfig+0x578>)
 800b664:	f043 0301 	orr.w	r3, r3, #1
 800b668:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b66c:	f7fc fd30 	bl	80080d0 <HAL_GetTick>
 800b670:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b672:	e008      	b.n	800b686 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b674:	f7fc fd2c 	bl	80080d0 <HAL_GetTick>
 800b678:	4602      	mov	r2, r0
 800b67a:	693b      	ldr	r3, [r7, #16]
 800b67c:	1ad3      	subs	r3, r2, r3
 800b67e:	2b02      	cmp	r3, #2
 800b680:	d901      	bls.n	800b686 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800b682:	2303      	movs	r3, #3
 800b684:	e21b      	b.n	800babe <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b686:	4b5e      	ldr	r3, [pc, #376]	; (800b800 <HAL_RCC_OscConfig+0x578>)
 800b688:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b68c:	f003 0302 	and.w	r3, r3, #2
 800b690:	2b00      	cmp	r3, #0
 800b692:	d0ef      	beq.n	800b674 <HAL_RCC_OscConfig+0x3ec>
 800b694:	e01b      	b.n	800b6ce <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b696:	4b5a      	ldr	r3, [pc, #360]	; (800b800 <HAL_RCC_OscConfig+0x578>)
 800b698:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b69c:	4a58      	ldr	r2, [pc, #352]	; (800b800 <HAL_RCC_OscConfig+0x578>)
 800b69e:	f023 0301 	bic.w	r3, r3, #1
 800b6a2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b6a6:	f7fc fd13 	bl	80080d0 <HAL_GetTick>
 800b6aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b6ac:	e008      	b.n	800b6c0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b6ae:	f7fc fd0f 	bl	80080d0 <HAL_GetTick>
 800b6b2:	4602      	mov	r2, r0
 800b6b4:	693b      	ldr	r3, [r7, #16]
 800b6b6:	1ad3      	subs	r3, r2, r3
 800b6b8:	2b02      	cmp	r3, #2
 800b6ba:	d901      	bls.n	800b6c0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800b6bc:	2303      	movs	r3, #3
 800b6be:	e1fe      	b.n	800babe <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b6c0:	4b4f      	ldr	r3, [pc, #316]	; (800b800 <HAL_RCC_OscConfig+0x578>)
 800b6c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b6c6:	f003 0302 	and.w	r3, r3, #2
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	d1ef      	bne.n	800b6ae <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	f003 0304 	and.w	r3, r3, #4
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	f000 80a6 	beq.w	800b828 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b6dc:	2300      	movs	r3, #0
 800b6de:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800b6e0:	4b47      	ldr	r3, [pc, #284]	; (800b800 <HAL_RCC_OscConfig+0x578>)
 800b6e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b6e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d10d      	bne.n	800b708 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b6ec:	4b44      	ldr	r3, [pc, #272]	; (800b800 <HAL_RCC_OscConfig+0x578>)
 800b6ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b6f0:	4a43      	ldr	r2, [pc, #268]	; (800b800 <HAL_RCC_OscConfig+0x578>)
 800b6f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b6f6:	6593      	str	r3, [r2, #88]	; 0x58
 800b6f8:	4b41      	ldr	r3, [pc, #260]	; (800b800 <HAL_RCC_OscConfig+0x578>)
 800b6fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b6fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b700:	60bb      	str	r3, [r7, #8]
 800b702:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b704:	2301      	movs	r3, #1
 800b706:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b708:	4b3e      	ldr	r3, [pc, #248]	; (800b804 <HAL_RCC_OscConfig+0x57c>)
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b710:	2b00      	cmp	r3, #0
 800b712:	d118      	bne.n	800b746 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b714:	4b3b      	ldr	r3, [pc, #236]	; (800b804 <HAL_RCC_OscConfig+0x57c>)
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	4a3a      	ldr	r2, [pc, #232]	; (800b804 <HAL_RCC_OscConfig+0x57c>)
 800b71a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b71e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b720:	f7fc fcd6 	bl	80080d0 <HAL_GetTick>
 800b724:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b726:	e008      	b.n	800b73a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b728:	f7fc fcd2 	bl	80080d0 <HAL_GetTick>
 800b72c:	4602      	mov	r2, r0
 800b72e:	693b      	ldr	r3, [r7, #16]
 800b730:	1ad3      	subs	r3, r2, r3
 800b732:	2b02      	cmp	r3, #2
 800b734:	d901      	bls.n	800b73a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800b736:	2303      	movs	r3, #3
 800b738:	e1c1      	b.n	800babe <HAL_RCC_OscConfig+0x836>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b73a:	4b32      	ldr	r3, [pc, #200]	; (800b804 <HAL_RCC_OscConfig+0x57c>)
 800b73c:	681b      	ldr	r3, [r3, #0]
 800b73e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b742:	2b00      	cmp	r3, #0
 800b744:	d0f0      	beq.n	800b728 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	689b      	ldr	r3, [r3, #8]
 800b74a:	2b01      	cmp	r3, #1
 800b74c:	d108      	bne.n	800b760 <HAL_RCC_OscConfig+0x4d8>
 800b74e:	4b2c      	ldr	r3, [pc, #176]	; (800b800 <HAL_RCC_OscConfig+0x578>)
 800b750:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b754:	4a2a      	ldr	r2, [pc, #168]	; (800b800 <HAL_RCC_OscConfig+0x578>)
 800b756:	f043 0301 	orr.w	r3, r3, #1
 800b75a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b75e:	e024      	b.n	800b7aa <HAL_RCC_OscConfig+0x522>
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	689b      	ldr	r3, [r3, #8]
 800b764:	2b05      	cmp	r3, #5
 800b766:	d110      	bne.n	800b78a <HAL_RCC_OscConfig+0x502>
 800b768:	4b25      	ldr	r3, [pc, #148]	; (800b800 <HAL_RCC_OscConfig+0x578>)
 800b76a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b76e:	4a24      	ldr	r2, [pc, #144]	; (800b800 <HAL_RCC_OscConfig+0x578>)
 800b770:	f043 0304 	orr.w	r3, r3, #4
 800b774:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b778:	4b21      	ldr	r3, [pc, #132]	; (800b800 <HAL_RCC_OscConfig+0x578>)
 800b77a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b77e:	4a20      	ldr	r2, [pc, #128]	; (800b800 <HAL_RCC_OscConfig+0x578>)
 800b780:	f043 0301 	orr.w	r3, r3, #1
 800b784:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b788:	e00f      	b.n	800b7aa <HAL_RCC_OscConfig+0x522>
 800b78a:	4b1d      	ldr	r3, [pc, #116]	; (800b800 <HAL_RCC_OscConfig+0x578>)
 800b78c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b790:	4a1b      	ldr	r2, [pc, #108]	; (800b800 <HAL_RCC_OscConfig+0x578>)
 800b792:	f023 0301 	bic.w	r3, r3, #1
 800b796:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b79a:	4b19      	ldr	r3, [pc, #100]	; (800b800 <HAL_RCC_OscConfig+0x578>)
 800b79c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b7a0:	4a17      	ldr	r2, [pc, #92]	; (800b800 <HAL_RCC_OscConfig+0x578>)
 800b7a2:	f023 0304 	bic.w	r3, r3, #4
 800b7a6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	689b      	ldr	r3, [r3, #8]
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d016      	beq.n	800b7e0 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b7b2:	f7fc fc8d 	bl	80080d0 <HAL_GetTick>
 800b7b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b7b8:	e00a      	b.n	800b7d0 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b7ba:	f7fc fc89 	bl	80080d0 <HAL_GetTick>
 800b7be:	4602      	mov	r2, r0
 800b7c0:	693b      	ldr	r3, [r7, #16]
 800b7c2:	1ad3      	subs	r3, r2, r3
 800b7c4:	f241 3288 	movw	r2, #5000	; 0x1388
 800b7c8:	4293      	cmp	r3, r2
 800b7ca:	d901      	bls.n	800b7d0 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 800b7cc:	2303      	movs	r3, #3
 800b7ce:	e176      	b.n	800babe <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b7d0:	4b0b      	ldr	r3, [pc, #44]	; (800b800 <HAL_RCC_OscConfig+0x578>)
 800b7d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b7d6:	f003 0302 	and.w	r3, r3, #2
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d0ed      	beq.n	800b7ba <HAL_RCC_OscConfig+0x532>
 800b7de:	e01a      	b.n	800b816 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b7e0:	f7fc fc76 	bl	80080d0 <HAL_GetTick>
 800b7e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b7e6:	e00f      	b.n	800b808 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b7e8:	f7fc fc72 	bl	80080d0 <HAL_GetTick>
 800b7ec:	4602      	mov	r2, r0
 800b7ee:	693b      	ldr	r3, [r7, #16]
 800b7f0:	1ad3      	subs	r3, r2, r3
 800b7f2:	f241 3288 	movw	r2, #5000	; 0x1388
 800b7f6:	4293      	cmp	r3, r2
 800b7f8:	d906      	bls.n	800b808 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800b7fa:	2303      	movs	r3, #3
 800b7fc:	e15f      	b.n	800babe <HAL_RCC_OscConfig+0x836>
 800b7fe:	bf00      	nop
 800b800:	40021000 	.word	0x40021000
 800b804:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b808:	4baa      	ldr	r3, [pc, #680]	; (800bab4 <HAL_RCC_OscConfig+0x82c>)
 800b80a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b80e:	f003 0302 	and.w	r3, r3, #2
 800b812:	2b00      	cmp	r3, #0
 800b814:	d1e8      	bne.n	800b7e8 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b816:	7ffb      	ldrb	r3, [r7, #31]
 800b818:	2b01      	cmp	r3, #1
 800b81a:	d105      	bne.n	800b828 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b81c:	4ba5      	ldr	r3, [pc, #660]	; (800bab4 <HAL_RCC_OscConfig+0x82c>)
 800b81e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b820:	4aa4      	ldr	r2, [pc, #656]	; (800bab4 <HAL_RCC_OscConfig+0x82c>)
 800b822:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b826:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	f003 0320 	and.w	r3, r3, #32
 800b830:	2b00      	cmp	r3, #0
 800b832:	d03c      	beq.n	800b8ae <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b838:	2b00      	cmp	r3, #0
 800b83a:	d01c      	beq.n	800b876 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800b83c:	4b9d      	ldr	r3, [pc, #628]	; (800bab4 <HAL_RCC_OscConfig+0x82c>)
 800b83e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b842:	4a9c      	ldr	r2, [pc, #624]	; (800bab4 <HAL_RCC_OscConfig+0x82c>)
 800b844:	f043 0301 	orr.w	r3, r3, #1
 800b848:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b84c:	f7fc fc40 	bl	80080d0 <HAL_GetTick>
 800b850:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800b852:	e008      	b.n	800b866 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b854:	f7fc fc3c 	bl	80080d0 <HAL_GetTick>
 800b858:	4602      	mov	r2, r0
 800b85a:	693b      	ldr	r3, [r7, #16]
 800b85c:	1ad3      	subs	r3, r2, r3
 800b85e:	2b02      	cmp	r3, #2
 800b860:	d901      	bls.n	800b866 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800b862:	2303      	movs	r3, #3
 800b864:	e12b      	b.n	800babe <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800b866:	4b93      	ldr	r3, [pc, #588]	; (800bab4 <HAL_RCC_OscConfig+0x82c>)
 800b868:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b86c:	f003 0302 	and.w	r3, r3, #2
 800b870:	2b00      	cmp	r3, #0
 800b872:	d0ef      	beq.n	800b854 <HAL_RCC_OscConfig+0x5cc>
 800b874:	e01b      	b.n	800b8ae <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800b876:	4b8f      	ldr	r3, [pc, #572]	; (800bab4 <HAL_RCC_OscConfig+0x82c>)
 800b878:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b87c:	4a8d      	ldr	r2, [pc, #564]	; (800bab4 <HAL_RCC_OscConfig+0x82c>)
 800b87e:	f023 0301 	bic.w	r3, r3, #1
 800b882:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b886:	f7fc fc23 	bl	80080d0 <HAL_GetTick>
 800b88a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800b88c:	e008      	b.n	800b8a0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b88e:	f7fc fc1f 	bl	80080d0 <HAL_GetTick>
 800b892:	4602      	mov	r2, r0
 800b894:	693b      	ldr	r3, [r7, #16]
 800b896:	1ad3      	subs	r3, r2, r3
 800b898:	2b02      	cmp	r3, #2
 800b89a:	d901      	bls.n	800b8a0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800b89c:	2303      	movs	r3, #3
 800b89e:	e10e      	b.n	800babe <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800b8a0:	4b84      	ldr	r3, [pc, #528]	; (800bab4 <HAL_RCC_OscConfig+0x82c>)
 800b8a2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b8a6:	f003 0302 	and.w	r3, r3, #2
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	d1ef      	bne.n	800b88e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	f000 8102 	beq.w	800babc <HAL_RCC_OscConfig+0x834>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8bc:	2b02      	cmp	r3, #2
 800b8be:	f040 80c5 	bne.w	800ba4c <HAL_RCC_OscConfig+0x7c4>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800b8c2:	4b7c      	ldr	r3, [pc, #496]	; (800bab4 <HAL_RCC_OscConfig+0x82c>)
 800b8c4:	68db      	ldr	r3, [r3, #12]
 800b8c6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800b8c8:	697b      	ldr	r3, [r7, #20]
 800b8ca:	f003 0203 	and.w	r2, r3, #3
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b8d2:	429a      	cmp	r2, r3
 800b8d4:	d12c      	bne.n	800b930 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b8d6:	697b      	ldr	r3, [r7, #20]
 800b8d8:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b8e0:	3b01      	subs	r3, #1
 800b8e2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800b8e4:	429a      	cmp	r2, r3
 800b8e6:	d123      	bne.n	800b930 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b8e8:	697b      	ldr	r3, [r7, #20]
 800b8ea:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b8f2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b8f4:	429a      	cmp	r2, r3
 800b8f6:	d11b      	bne.n	800b930 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b8f8:	697b      	ldr	r3, [r7, #20]
 800b8fa:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b902:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b904:	429a      	cmp	r2, r3
 800b906:	d113      	bne.n	800b930 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b908:	697b      	ldr	r3, [r7, #20]
 800b90a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b912:	085b      	lsrs	r3, r3, #1
 800b914:	3b01      	subs	r3, #1
 800b916:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b918:	429a      	cmp	r2, r3
 800b91a:	d109      	bne.n	800b930 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800b91c:	697b      	ldr	r3, [r7, #20]
 800b91e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b926:	085b      	lsrs	r3, r3, #1
 800b928:	3b01      	subs	r3, #1
 800b92a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b92c:	429a      	cmp	r2, r3
 800b92e:	d067      	beq.n	800ba00 <HAL_RCC_OscConfig+0x778>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800b930:	69bb      	ldr	r3, [r7, #24]
 800b932:	2b0c      	cmp	r3, #12
 800b934:	d062      	beq.n	800b9fc <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800b936:	4b5f      	ldr	r3, [pc, #380]	; (800bab4 <HAL_RCC_OscConfig+0x82c>)
 800b938:	681b      	ldr	r3, [r3, #0]
 800b93a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800b93e:	2b00      	cmp	r3, #0
 800b940:	d001      	beq.n	800b946 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800b942:	2301      	movs	r3, #1
 800b944:	e0bb      	b.n	800babe <HAL_RCC_OscConfig+0x836>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800b946:	4b5b      	ldr	r3, [pc, #364]	; (800bab4 <HAL_RCC_OscConfig+0x82c>)
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	4a5a      	ldr	r2, [pc, #360]	; (800bab4 <HAL_RCC_OscConfig+0x82c>)
 800b94c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b950:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800b952:	f7fc fbbd 	bl	80080d0 <HAL_GetTick>
 800b956:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b958:	e008      	b.n	800b96c <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b95a:	f7fc fbb9 	bl	80080d0 <HAL_GetTick>
 800b95e:	4602      	mov	r2, r0
 800b960:	693b      	ldr	r3, [r7, #16]
 800b962:	1ad3      	subs	r3, r2, r3
 800b964:	2b02      	cmp	r3, #2
 800b966:	d901      	bls.n	800b96c <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 800b968:	2303      	movs	r3, #3
 800b96a:	e0a8      	b.n	800babe <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b96c:	4b51      	ldr	r3, [pc, #324]	; (800bab4 <HAL_RCC_OscConfig+0x82c>)
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b974:	2b00      	cmp	r3, #0
 800b976:	d1f0      	bne.n	800b95a <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b978:	4b4e      	ldr	r3, [pc, #312]	; (800bab4 <HAL_RCC_OscConfig+0x82c>)
 800b97a:	68da      	ldr	r2, [r3, #12]
 800b97c:	4b4e      	ldr	r3, [pc, #312]	; (800bab8 <HAL_RCC_OscConfig+0x830>)
 800b97e:	4013      	ands	r3, r2
 800b980:	687a      	ldr	r2, [r7, #4]
 800b982:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800b984:	687a      	ldr	r2, [r7, #4]
 800b986:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800b988:	3a01      	subs	r2, #1
 800b98a:	0112      	lsls	r2, r2, #4
 800b98c:	4311      	orrs	r1, r2
 800b98e:	687a      	ldr	r2, [r7, #4]
 800b990:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800b992:	0212      	lsls	r2, r2, #8
 800b994:	4311      	orrs	r1, r2
 800b996:	687a      	ldr	r2, [r7, #4]
 800b998:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800b99a:	0852      	lsrs	r2, r2, #1
 800b99c:	3a01      	subs	r2, #1
 800b99e:	0552      	lsls	r2, r2, #21
 800b9a0:	4311      	orrs	r1, r2
 800b9a2:	687a      	ldr	r2, [r7, #4]
 800b9a4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800b9a6:	0852      	lsrs	r2, r2, #1
 800b9a8:	3a01      	subs	r2, #1
 800b9aa:	0652      	lsls	r2, r2, #25
 800b9ac:	4311      	orrs	r1, r2
 800b9ae:	687a      	ldr	r2, [r7, #4]
 800b9b0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800b9b2:	06d2      	lsls	r2, r2, #27
 800b9b4:	430a      	orrs	r2, r1
 800b9b6:	493f      	ldr	r1, [pc, #252]	; (800bab4 <HAL_RCC_OscConfig+0x82c>)
 800b9b8:	4313      	orrs	r3, r2
 800b9ba:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800b9bc:	4b3d      	ldr	r3, [pc, #244]	; (800bab4 <HAL_RCC_OscConfig+0x82c>)
 800b9be:	681b      	ldr	r3, [r3, #0]
 800b9c0:	4a3c      	ldr	r2, [pc, #240]	; (800bab4 <HAL_RCC_OscConfig+0x82c>)
 800b9c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b9c6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800b9c8:	4b3a      	ldr	r3, [pc, #232]	; (800bab4 <HAL_RCC_OscConfig+0x82c>)
 800b9ca:	68db      	ldr	r3, [r3, #12]
 800b9cc:	4a39      	ldr	r2, [pc, #228]	; (800bab4 <HAL_RCC_OscConfig+0x82c>)
 800b9ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b9d2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800b9d4:	f7fc fb7c 	bl	80080d0 <HAL_GetTick>
 800b9d8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b9da:	e008      	b.n	800b9ee <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b9dc:	f7fc fb78 	bl	80080d0 <HAL_GetTick>
 800b9e0:	4602      	mov	r2, r0
 800b9e2:	693b      	ldr	r3, [r7, #16]
 800b9e4:	1ad3      	subs	r3, r2, r3
 800b9e6:	2b02      	cmp	r3, #2
 800b9e8:	d901      	bls.n	800b9ee <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800b9ea:	2303      	movs	r3, #3
 800b9ec:	e067      	b.n	800babe <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b9ee:	4b31      	ldr	r3, [pc, #196]	; (800bab4 <HAL_RCC_OscConfig+0x82c>)
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	d0f0      	beq.n	800b9dc <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800b9fa:	e05f      	b.n	800babc <HAL_RCC_OscConfig+0x834>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800b9fc:	2301      	movs	r3, #1
 800b9fe:	e05e      	b.n	800babe <HAL_RCC_OscConfig+0x836>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ba00:	4b2c      	ldr	r3, [pc, #176]	; (800bab4 <HAL_RCC_OscConfig+0x82c>)
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	d157      	bne.n	800babc <HAL_RCC_OscConfig+0x834>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800ba0c:	4b29      	ldr	r3, [pc, #164]	; (800bab4 <HAL_RCC_OscConfig+0x82c>)
 800ba0e:	681b      	ldr	r3, [r3, #0]
 800ba10:	4a28      	ldr	r2, [pc, #160]	; (800bab4 <HAL_RCC_OscConfig+0x82c>)
 800ba12:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800ba16:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800ba18:	4b26      	ldr	r3, [pc, #152]	; (800bab4 <HAL_RCC_OscConfig+0x82c>)
 800ba1a:	68db      	ldr	r3, [r3, #12]
 800ba1c:	4a25      	ldr	r2, [pc, #148]	; (800bab4 <HAL_RCC_OscConfig+0x82c>)
 800ba1e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800ba22:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800ba24:	f7fc fb54 	bl	80080d0 <HAL_GetTick>
 800ba28:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ba2a:	e008      	b.n	800ba3e <HAL_RCC_OscConfig+0x7b6>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ba2c:	f7fc fb50 	bl	80080d0 <HAL_GetTick>
 800ba30:	4602      	mov	r2, r0
 800ba32:	693b      	ldr	r3, [r7, #16]
 800ba34:	1ad3      	subs	r3, r2, r3
 800ba36:	2b02      	cmp	r3, #2
 800ba38:	d901      	bls.n	800ba3e <HAL_RCC_OscConfig+0x7b6>
            {
              return HAL_TIMEOUT;
 800ba3a:	2303      	movs	r3, #3
 800ba3c:	e03f      	b.n	800babe <HAL_RCC_OscConfig+0x836>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800ba3e:	4b1d      	ldr	r3, [pc, #116]	; (800bab4 <HAL_RCC_OscConfig+0x82c>)
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d0f0      	beq.n	800ba2c <HAL_RCC_OscConfig+0x7a4>
 800ba4a:	e037      	b.n	800babc <HAL_RCC_OscConfig+0x834>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800ba4c:	69bb      	ldr	r3, [r7, #24]
 800ba4e:	2b0c      	cmp	r3, #12
 800ba50:	d02d      	beq.n	800baae <HAL_RCC_OscConfig+0x826>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ba52:	4b18      	ldr	r3, [pc, #96]	; (800bab4 <HAL_RCC_OscConfig+0x82c>)
 800ba54:	681b      	ldr	r3, [r3, #0]
 800ba56:	4a17      	ldr	r2, [pc, #92]	; (800bab4 <HAL_RCC_OscConfig+0x82c>)
 800ba58:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800ba5c:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800ba5e:	4b15      	ldr	r3, [pc, #84]	; (800bab4 <HAL_RCC_OscConfig+0x82c>)
 800ba60:	681b      	ldr	r3, [r3, #0]
 800ba62:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d105      	bne.n	800ba76 <HAL_RCC_OscConfig+0x7ee>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800ba6a:	4b12      	ldr	r3, [pc, #72]	; (800bab4 <HAL_RCC_OscConfig+0x82c>)
 800ba6c:	68db      	ldr	r3, [r3, #12]
 800ba6e:	4a11      	ldr	r2, [pc, #68]	; (800bab4 <HAL_RCC_OscConfig+0x82c>)
 800ba70:	f023 0303 	bic.w	r3, r3, #3
 800ba74:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800ba76:	4b0f      	ldr	r3, [pc, #60]	; (800bab4 <HAL_RCC_OscConfig+0x82c>)
 800ba78:	68db      	ldr	r3, [r3, #12]
 800ba7a:	4a0e      	ldr	r2, [pc, #56]	; (800bab4 <HAL_RCC_OscConfig+0x82c>)
 800ba7c:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800ba80:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ba84:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ba86:	f7fc fb23 	bl	80080d0 <HAL_GetTick>
 800ba8a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ba8c:	e008      	b.n	800baa0 <HAL_RCC_OscConfig+0x818>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ba8e:	f7fc fb1f 	bl	80080d0 <HAL_GetTick>
 800ba92:	4602      	mov	r2, r0
 800ba94:	693b      	ldr	r3, [r7, #16]
 800ba96:	1ad3      	subs	r3, r2, r3
 800ba98:	2b02      	cmp	r3, #2
 800ba9a:	d901      	bls.n	800baa0 <HAL_RCC_OscConfig+0x818>
          {
            return HAL_TIMEOUT;
 800ba9c:	2303      	movs	r3, #3
 800ba9e:	e00e      	b.n	800babe <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800baa0:	4b04      	ldr	r3, [pc, #16]	; (800bab4 <HAL_RCC_OscConfig+0x82c>)
 800baa2:	681b      	ldr	r3, [r3, #0]
 800baa4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	d1f0      	bne.n	800ba8e <HAL_RCC_OscConfig+0x806>
 800baac:	e006      	b.n	800babc <HAL_RCC_OscConfig+0x834>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800baae:	2301      	movs	r3, #1
 800bab0:	e005      	b.n	800babe <HAL_RCC_OscConfig+0x836>
 800bab2:	bf00      	nop
 800bab4:	40021000 	.word	0x40021000
 800bab8:	019d808c 	.word	0x019d808c
      }
    }
  }
  return HAL_OK;
 800babc:	2300      	movs	r3, #0
}
 800babe:	4618      	mov	r0, r3
 800bac0:	3720      	adds	r7, #32
 800bac2:	46bd      	mov	sp, r7
 800bac4:	bd80      	pop	{r7, pc}
 800bac6:	bf00      	nop

0800bac8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800bac8:	b580      	push	{r7, lr}
 800baca:	b084      	sub	sp, #16
 800bacc:	af00      	add	r7, sp, #0
 800bace:	6078      	str	r0, [r7, #4]
 800bad0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	d101      	bne.n	800badc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800bad8:	2301      	movs	r3, #1
 800bada:	e0c8      	b.n	800bc6e <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800badc:	4b66      	ldr	r3, [pc, #408]	; (800bc78 <HAL_RCC_ClockConfig+0x1b0>)
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	f003 0307 	and.w	r3, r3, #7
 800bae4:	683a      	ldr	r2, [r7, #0]
 800bae6:	429a      	cmp	r2, r3
 800bae8:	d910      	bls.n	800bb0c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800baea:	4b63      	ldr	r3, [pc, #396]	; (800bc78 <HAL_RCC_ClockConfig+0x1b0>)
 800baec:	681b      	ldr	r3, [r3, #0]
 800baee:	f023 0207 	bic.w	r2, r3, #7
 800baf2:	4961      	ldr	r1, [pc, #388]	; (800bc78 <HAL_RCC_ClockConfig+0x1b0>)
 800baf4:	683b      	ldr	r3, [r7, #0]
 800baf6:	4313      	orrs	r3, r2
 800baf8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800bafa:	4b5f      	ldr	r3, [pc, #380]	; (800bc78 <HAL_RCC_ClockConfig+0x1b0>)
 800bafc:	681b      	ldr	r3, [r3, #0]
 800bafe:	f003 0307 	and.w	r3, r3, #7
 800bb02:	683a      	ldr	r2, [r7, #0]
 800bb04:	429a      	cmp	r2, r3
 800bb06:	d001      	beq.n	800bb0c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800bb08:	2301      	movs	r3, #1
 800bb0a:	e0b0      	b.n	800bc6e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	f003 0301 	and.w	r3, r3, #1
 800bb14:	2b00      	cmp	r3, #0
 800bb16:	d04c      	beq.n	800bbb2 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	685b      	ldr	r3, [r3, #4]
 800bb1c:	2b03      	cmp	r3, #3
 800bb1e:	d107      	bne.n	800bb30 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800bb20:	4b56      	ldr	r3, [pc, #344]	; (800bc7c <HAL_RCC_ClockConfig+0x1b4>)
 800bb22:	681b      	ldr	r3, [r3, #0]
 800bb24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	d121      	bne.n	800bb70 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800bb2c:	2301      	movs	r3, #1
 800bb2e:	e09e      	b.n	800bc6e <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	685b      	ldr	r3, [r3, #4]
 800bb34:	2b02      	cmp	r3, #2
 800bb36:	d107      	bne.n	800bb48 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800bb38:	4b50      	ldr	r3, [pc, #320]	; (800bc7c <HAL_RCC_ClockConfig+0x1b4>)
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bb40:	2b00      	cmp	r3, #0
 800bb42:	d115      	bne.n	800bb70 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800bb44:	2301      	movs	r3, #1
 800bb46:	e092      	b.n	800bc6e <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	685b      	ldr	r3, [r3, #4]
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d107      	bne.n	800bb60 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800bb50:	4b4a      	ldr	r3, [pc, #296]	; (800bc7c <HAL_RCC_ClockConfig+0x1b4>)
 800bb52:	681b      	ldr	r3, [r3, #0]
 800bb54:	f003 0302 	and.w	r3, r3, #2
 800bb58:	2b00      	cmp	r3, #0
 800bb5a:	d109      	bne.n	800bb70 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800bb5c:	2301      	movs	r3, #1
 800bb5e:	e086      	b.n	800bc6e <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800bb60:	4b46      	ldr	r3, [pc, #280]	; (800bc7c <HAL_RCC_ClockConfig+0x1b4>)
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	d101      	bne.n	800bb70 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800bb6c:	2301      	movs	r3, #1
 800bb6e:	e07e      	b.n	800bc6e <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800bb70:	4b42      	ldr	r3, [pc, #264]	; (800bc7c <HAL_RCC_ClockConfig+0x1b4>)
 800bb72:	689b      	ldr	r3, [r3, #8]
 800bb74:	f023 0203 	bic.w	r2, r3, #3
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	685b      	ldr	r3, [r3, #4]
 800bb7c:	493f      	ldr	r1, [pc, #252]	; (800bc7c <HAL_RCC_ClockConfig+0x1b4>)
 800bb7e:	4313      	orrs	r3, r2
 800bb80:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bb82:	f7fc faa5 	bl	80080d0 <HAL_GetTick>
 800bb86:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bb88:	e00a      	b.n	800bba0 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800bb8a:	f7fc faa1 	bl	80080d0 <HAL_GetTick>
 800bb8e:	4602      	mov	r2, r0
 800bb90:	68fb      	ldr	r3, [r7, #12]
 800bb92:	1ad3      	subs	r3, r2, r3
 800bb94:	f241 3288 	movw	r2, #5000	; 0x1388
 800bb98:	4293      	cmp	r3, r2
 800bb9a:	d901      	bls.n	800bba0 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 800bb9c:	2303      	movs	r3, #3
 800bb9e:	e066      	b.n	800bc6e <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800bba0:	4b36      	ldr	r3, [pc, #216]	; (800bc7c <HAL_RCC_ClockConfig+0x1b4>)
 800bba2:	689b      	ldr	r3, [r3, #8]
 800bba4:	f003 020c 	and.w	r2, r3, #12
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	685b      	ldr	r3, [r3, #4]
 800bbac:	009b      	lsls	r3, r3, #2
 800bbae:	429a      	cmp	r2, r3
 800bbb0:	d1eb      	bne.n	800bb8a <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	f003 0302 	and.w	r3, r3, #2
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	d008      	beq.n	800bbd0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800bbbe:	4b2f      	ldr	r3, [pc, #188]	; (800bc7c <HAL_RCC_ClockConfig+0x1b4>)
 800bbc0:	689b      	ldr	r3, [r3, #8]
 800bbc2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	689b      	ldr	r3, [r3, #8]
 800bbca:	492c      	ldr	r1, [pc, #176]	; (800bc7c <HAL_RCC_ClockConfig+0x1b4>)
 800bbcc:	4313      	orrs	r3, r2
 800bbce:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800bbd0:	4b29      	ldr	r3, [pc, #164]	; (800bc78 <HAL_RCC_ClockConfig+0x1b0>)
 800bbd2:	681b      	ldr	r3, [r3, #0]
 800bbd4:	f003 0307 	and.w	r3, r3, #7
 800bbd8:	683a      	ldr	r2, [r7, #0]
 800bbda:	429a      	cmp	r2, r3
 800bbdc:	d210      	bcs.n	800bc00 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bbde:	4b26      	ldr	r3, [pc, #152]	; (800bc78 <HAL_RCC_ClockConfig+0x1b0>)
 800bbe0:	681b      	ldr	r3, [r3, #0]
 800bbe2:	f023 0207 	bic.w	r2, r3, #7
 800bbe6:	4924      	ldr	r1, [pc, #144]	; (800bc78 <HAL_RCC_ClockConfig+0x1b0>)
 800bbe8:	683b      	ldr	r3, [r7, #0]
 800bbea:	4313      	orrs	r3, r2
 800bbec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800bbee:	4b22      	ldr	r3, [pc, #136]	; (800bc78 <HAL_RCC_ClockConfig+0x1b0>)
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	f003 0307 	and.w	r3, r3, #7
 800bbf6:	683a      	ldr	r2, [r7, #0]
 800bbf8:	429a      	cmp	r2, r3
 800bbfa:	d001      	beq.n	800bc00 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 800bbfc:	2301      	movs	r3, #1
 800bbfe:	e036      	b.n	800bc6e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	681b      	ldr	r3, [r3, #0]
 800bc04:	f003 0304 	and.w	r3, r3, #4
 800bc08:	2b00      	cmp	r3, #0
 800bc0a:	d008      	beq.n	800bc1e <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800bc0c:	4b1b      	ldr	r3, [pc, #108]	; (800bc7c <HAL_RCC_ClockConfig+0x1b4>)
 800bc0e:	689b      	ldr	r3, [r3, #8]
 800bc10:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	68db      	ldr	r3, [r3, #12]
 800bc18:	4918      	ldr	r1, [pc, #96]	; (800bc7c <HAL_RCC_ClockConfig+0x1b4>)
 800bc1a:	4313      	orrs	r3, r2
 800bc1c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	f003 0308 	and.w	r3, r3, #8
 800bc26:	2b00      	cmp	r3, #0
 800bc28:	d009      	beq.n	800bc3e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800bc2a:	4b14      	ldr	r3, [pc, #80]	; (800bc7c <HAL_RCC_ClockConfig+0x1b4>)
 800bc2c:	689b      	ldr	r3, [r3, #8]
 800bc2e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	691b      	ldr	r3, [r3, #16]
 800bc36:	00db      	lsls	r3, r3, #3
 800bc38:	4910      	ldr	r1, [pc, #64]	; (800bc7c <HAL_RCC_ClockConfig+0x1b4>)
 800bc3a:	4313      	orrs	r3, r2
 800bc3c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800bc3e:	f000 f825 	bl	800bc8c <HAL_RCC_GetSysClockFreq>
 800bc42:	4602      	mov	r2, r0
 800bc44:	4b0d      	ldr	r3, [pc, #52]	; (800bc7c <HAL_RCC_ClockConfig+0x1b4>)
 800bc46:	689b      	ldr	r3, [r3, #8]
 800bc48:	091b      	lsrs	r3, r3, #4
 800bc4a:	f003 030f 	and.w	r3, r3, #15
 800bc4e:	490c      	ldr	r1, [pc, #48]	; (800bc80 <HAL_RCC_ClockConfig+0x1b8>)
 800bc50:	5ccb      	ldrb	r3, [r1, r3]
 800bc52:	f003 031f 	and.w	r3, r3, #31
 800bc56:	fa22 f303 	lsr.w	r3, r2, r3
 800bc5a:	4a0a      	ldr	r2, [pc, #40]	; (800bc84 <HAL_RCC_ClockConfig+0x1bc>)
 800bc5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800bc5e:	4b0a      	ldr	r3, [pc, #40]	; (800bc88 <HAL_RCC_ClockConfig+0x1c0>)
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	4618      	mov	r0, r3
 800bc64:	f7f6 fa44 	bl	80020f0 <HAL_InitTick>
 800bc68:	4603      	mov	r3, r0
 800bc6a:	72fb      	strb	r3, [r7, #11]

  return status;
 800bc6c:	7afb      	ldrb	r3, [r7, #11]
}
 800bc6e:	4618      	mov	r0, r3
 800bc70:	3710      	adds	r7, #16
 800bc72:	46bd      	mov	sp, r7
 800bc74:	bd80      	pop	{r7, pc}
 800bc76:	bf00      	nop
 800bc78:	40022000 	.word	0x40022000
 800bc7c:	40021000 	.word	0x40021000
 800bc80:	0800e470 	.word	0x0800e470
 800bc84:	20000410 	.word	0x20000410
 800bc88:	20000414 	.word	0x20000414

0800bc8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800bc8c:	b480      	push	{r7}
 800bc8e:	b089      	sub	sp, #36	; 0x24
 800bc90:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800bc92:	2300      	movs	r3, #0
 800bc94:	61fb      	str	r3, [r7, #28]
 800bc96:	2300      	movs	r3, #0
 800bc98:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800bc9a:	4b3e      	ldr	r3, [pc, #248]	; (800bd94 <HAL_RCC_GetSysClockFreq+0x108>)
 800bc9c:	689b      	ldr	r3, [r3, #8]
 800bc9e:	f003 030c 	and.w	r3, r3, #12
 800bca2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800bca4:	4b3b      	ldr	r3, [pc, #236]	; (800bd94 <HAL_RCC_GetSysClockFreq+0x108>)
 800bca6:	68db      	ldr	r3, [r3, #12]
 800bca8:	f003 0303 	and.w	r3, r3, #3
 800bcac:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800bcae:	693b      	ldr	r3, [r7, #16]
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d005      	beq.n	800bcc0 <HAL_RCC_GetSysClockFreq+0x34>
 800bcb4:	693b      	ldr	r3, [r7, #16]
 800bcb6:	2b0c      	cmp	r3, #12
 800bcb8:	d121      	bne.n	800bcfe <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800bcba:	68fb      	ldr	r3, [r7, #12]
 800bcbc:	2b01      	cmp	r3, #1
 800bcbe:	d11e      	bne.n	800bcfe <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800bcc0:	4b34      	ldr	r3, [pc, #208]	; (800bd94 <HAL_RCC_GetSysClockFreq+0x108>)
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	f003 0308 	and.w	r3, r3, #8
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	d107      	bne.n	800bcdc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800bccc:	4b31      	ldr	r3, [pc, #196]	; (800bd94 <HAL_RCC_GetSysClockFreq+0x108>)
 800bcce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800bcd2:	0a1b      	lsrs	r3, r3, #8
 800bcd4:	f003 030f 	and.w	r3, r3, #15
 800bcd8:	61fb      	str	r3, [r7, #28]
 800bcda:	e005      	b.n	800bce8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800bcdc:	4b2d      	ldr	r3, [pc, #180]	; (800bd94 <HAL_RCC_GetSysClockFreq+0x108>)
 800bcde:	681b      	ldr	r3, [r3, #0]
 800bce0:	091b      	lsrs	r3, r3, #4
 800bce2:	f003 030f 	and.w	r3, r3, #15
 800bce6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800bce8:	4a2b      	ldr	r2, [pc, #172]	; (800bd98 <HAL_RCC_GetSysClockFreq+0x10c>)
 800bcea:	69fb      	ldr	r3, [r7, #28]
 800bcec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bcf0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800bcf2:	693b      	ldr	r3, [r7, #16]
 800bcf4:	2b00      	cmp	r3, #0
 800bcf6:	d10d      	bne.n	800bd14 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800bcf8:	69fb      	ldr	r3, [r7, #28]
 800bcfa:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800bcfc:	e00a      	b.n	800bd14 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800bcfe:	693b      	ldr	r3, [r7, #16]
 800bd00:	2b04      	cmp	r3, #4
 800bd02:	d102      	bne.n	800bd0a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800bd04:	4b25      	ldr	r3, [pc, #148]	; (800bd9c <HAL_RCC_GetSysClockFreq+0x110>)
 800bd06:	61bb      	str	r3, [r7, #24]
 800bd08:	e004      	b.n	800bd14 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800bd0a:	693b      	ldr	r3, [r7, #16]
 800bd0c:	2b08      	cmp	r3, #8
 800bd0e:	d101      	bne.n	800bd14 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800bd10:	4b22      	ldr	r3, [pc, #136]	; (800bd9c <HAL_RCC_GetSysClockFreq+0x110>)
 800bd12:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800bd14:	693b      	ldr	r3, [r7, #16]
 800bd16:	2b0c      	cmp	r3, #12
 800bd18:	d134      	bne.n	800bd84 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800bd1a:	4b1e      	ldr	r3, [pc, #120]	; (800bd94 <HAL_RCC_GetSysClockFreq+0x108>)
 800bd1c:	68db      	ldr	r3, [r3, #12]
 800bd1e:	f003 0303 	and.w	r3, r3, #3
 800bd22:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800bd24:	68bb      	ldr	r3, [r7, #8]
 800bd26:	2b02      	cmp	r3, #2
 800bd28:	d003      	beq.n	800bd32 <HAL_RCC_GetSysClockFreq+0xa6>
 800bd2a:	68bb      	ldr	r3, [r7, #8]
 800bd2c:	2b03      	cmp	r3, #3
 800bd2e:	d003      	beq.n	800bd38 <HAL_RCC_GetSysClockFreq+0xac>
 800bd30:	e005      	b.n	800bd3e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800bd32:	4b1a      	ldr	r3, [pc, #104]	; (800bd9c <HAL_RCC_GetSysClockFreq+0x110>)
 800bd34:	617b      	str	r3, [r7, #20]
      break;
 800bd36:	e005      	b.n	800bd44 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800bd38:	4b18      	ldr	r3, [pc, #96]	; (800bd9c <HAL_RCC_GetSysClockFreq+0x110>)
 800bd3a:	617b      	str	r3, [r7, #20]
      break;
 800bd3c:	e002      	b.n	800bd44 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800bd3e:	69fb      	ldr	r3, [r7, #28]
 800bd40:	617b      	str	r3, [r7, #20]
      break;
 800bd42:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800bd44:	4b13      	ldr	r3, [pc, #76]	; (800bd94 <HAL_RCC_GetSysClockFreq+0x108>)
 800bd46:	68db      	ldr	r3, [r3, #12]
 800bd48:	091b      	lsrs	r3, r3, #4
 800bd4a:	f003 0307 	and.w	r3, r3, #7
 800bd4e:	3301      	adds	r3, #1
 800bd50:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800bd52:	4b10      	ldr	r3, [pc, #64]	; (800bd94 <HAL_RCC_GetSysClockFreq+0x108>)
 800bd54:	68db      	ldr	r3, [r3, #12]
 800bd56:	0a1b      	lsrs	r3, r3, #8
 800bd58:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bd5c:	697a      	ldr	r2, [r7, #20]
 800bd5e:	fb02 f203 	mul.w	r2, r2, r3
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	fbb2 f3f3 	udiv	r3, r2, r3
 800bd68:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800bd6a:	4b0a      	ldr	r3, [pc, #40]	; (800bd94 <HAL_RCC_GetSysClockFreq+0x108>)
 800bd6c:	68db      	ldr	r3, [r3, #12]
 800bd6e:	0e5b      	lsrs	r3, r3, #25
 800bd70:	f003 0303 	and.w	r3, r3, #3
 800bd74:	3301      	adds	r3, #1
 800bd76:	005b      	lsls	r3, r3, #1
 800bd78:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800bd7a:	697a      	ldr	r2, [r7, #20]
 800bd7c:	683b      	ldr	r3, [r7, #0]
 800bd7e:	fbb2 f3f3 	udiv	r3, r2, r3
 800bd82:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800bd84:	69bb      	ldr	r3, [r7, #24]
}
 800bd86:	4618      	mov	r0, r3
 800bd88:	3724      	adds	r7, #36	; 0x24
 800bd8a:	46bd      	mov	sp, r7
 800bd8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd90:	4770      	bx	lr
 800bd92:	bf00      	nop
 800bd94:	40021000 	.word	0x40021000
 800bd98:	0800e488 	.word	0x0800e488
 800bd9c:	00f42400 	.word	0x00f42400

0800bda0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800bda0:	b480      	push	{r7}
 800bda2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800bda4:	4b03      	ldr	r3, [pc, #12]	; (800bdb4 <HAL_RCC_GetHCLKFreq+0x14>)
 800bda6:	681b      	ldr	r3, [r3, #0]
}
 800bda8:	4618      	mov	r0, r3
 800bdaa:	46bd      	mov	sp, r7
 800bdac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdb0:	4770      	bx	lr
 800bdb2:	bf00      	nop
 800bdb4:	20000410 	.word	0x20000410

0800bdb8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800bdb8:	b580      	push	{r7, lr}
 800bdba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800bdbc:	f7ff fff0 	bl	800bda0 <HAL_RCC_GetHCLKFreq>
 800bdc0:	4602      	mov	r2, r0
 800bdc2:	4b06      	ldr	r3, [pc, #24]	; (800bddc <HAL_RCC_GetPCLK1Freq+0x24>)
 800bdc4:	689b      	ldr	r3, [r3, #8]
 800bdc6:	0a1b      	lsrs	r3, r3, #8
 800bdc8:	f003 0307 	and.w	r3, r3, #7
 800bdcc:	4904      	ldr	r1, [pc, #16]	; (800bde0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800bdce:	5ccb      	ldrb	r3, [r1, r3]
 800bdd0:	f003 031f 	and.w	r3, r3, #31
 800bdd4:	fa22 f303 	lsr.w	r3, r2, r3
}
 800bdd8:	4618      	mov	r0, r3
 800bdda:	bd80      	pop	{r7, pc}
 800bddc:	40021000 	.word	0x40021000
 800bde0:	0800e480 	.word	0x0800e480

0800bde4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800bde4:	b580      	push	{r7, lr}
 800bde6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800bde8:	f7ff ffda 	bl	800bda0 <HAL_RCC_GetHCLKFreq>
 800bdec:	4602      	mov	r2, r0
 800bdee:	4b06      	ldr	r3, [pc, #24]	; (800be08 <HAL_RCC_GetPCLK2Freq+0x24>)
 800bdf0:	689b      	ldr	r3, [r3, #8]
 800bdf2:	0adb      	lsrs	r3, r3, #11
 800bdf4:	f003 0307 	and.w	r3, r3, #7
 800bdf8:	4904      	ldr	r1, [pc, #16]	; (800be0c <HAL_RCC_GetPCLK2Freq+0x28>)
 800bdfa:	5ccb      	ldrb	r3, [r1, r3]
 800bdfc:	f003 031f 	and.w	r3, r3, #31
 800be00:	fa22 f303 	lsr.w	r3, r2, r3
}
 800be04:	4618      	mov	r0, r3
 800be06:	bd80      	pop	{r7, pc}
 800be08:	40021000 	.word	0x40021000
 800be0c:	0800e480 	.word	0x0800e480

0800be10 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800be10:	b480      	push	{r7}
 800be12:	b083      	sub	sp, #12
 800be14:	af00      	add	r7, sp, #0
 800be16:	6078      	str	r0, [r7, #4]
 800be18:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	220f      	movs	r2, #15
 800be1e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800be20:	4b12      	ldr	r3, [pc, #72]	; (800be6c <HAL_RCC_GetClockConfig+0x5c>)
 800be22:	689b      	ldr	r3, [r3, #8]
 800be24:	f003 0203 	and.w	r2, r3, #3
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800be2c:	4b0f      	ldr	r3, [pc, #60]	; (800be6c <HAL_RCC_GetClockConfig+0x5c>)
 800be2e:	689b      	ldr	r3, [r3, #8]
 800be30:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800be38:	4b0c      	ldr	r3, [pc, #48]	; (800be6c <HAL_RCC_GetClockConfig+0x5c>)
 800be3a:	689b      	ldr	r3, [r3, #8]
 800be3c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800be44:	4b09      	ldr	r3, [pc, #36]	; (800be6c <HAL_RCC_GetClockConfig+0x5c>)
 800be46:	689b      	ldr	r3, [r3, #8]
 800be48:	08db      	lsrs	r3, r3, #3
 800be4a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800be52:	4b07      	ldr	r3, [pc, #28]	; (800be70 <HAL_RCC_GetClockConfig+0x60>)
 800be54:	681b      	ldr	r3, [r3, #0]
 800be56:	f003 0207 	and.w	r2, r3, #7
 800be5a:	683b      	ldr	r3, [r7, #0]
 800be5c:	601a      	str	r2, [r3, #0]
}
 800be5e:	bf00      	nop
 800be60:	370c      	adds	r7, #12
 800be62:	46bd      	mov	sp, r7
 800be64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be68:	4770      	bx	lr
 800be6a:	bf00      	nop
 800be6c:	40021000 	.word	0x40021000
 800be70:	40022000 	.word	0x40022000

0800be74 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800be74:	b580      	push	{r7, lr}
 800be76:	b086      	sub	sp, #24
 800be78:	af00      	add	r7, sp, #0
 800be7a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800be7c:	2300      	movs	r3, #0
 800be7e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800be80:	4b2a      	ldr	r3, [pc, #168]	; (800bf2c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800be82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800be84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800be88:	2b00      	cmp	r3, #0
 800be8a:	d003      	beq.n	800be94 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800be8c:	f7ff f998 	bl	800b1c0 <HAL_PWREx_GetVoltageRange>
 800be90:	6178      	str	r0, [r7, #20]
 800be92:	e014      	b.n	800bebe <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800be94:	4b25      	ldr	r3, [pc, #148]	; (800bf2c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800be96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800be98:	4a24      	ldr	r2, [pc, #144]	; (800bf2c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800be9a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800be9e:	6593      	str	r3, [r2, #88]	; 0x58
 800bea0:	4b22      	ldr	r3, [pc, #136]	; (800bf2c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800bea2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bea4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bea8:	60fb      	str	r3, [r7, #12]
 800beaa:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800beac:	f7ff f988 	bl	800b1c0 <HAL_PWREx_GetVoltageRange>
 800beb0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800beb2:	4b1e      	ldr	r3, [pc, #120]	; (800bf2c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800beb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800beb6:	4a1d      	ldr	r2, [pc, #116]	; (800bf2c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800beb8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800bebc:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800bebe:	697b      	ldr	r3, [r7, #20]
 800bec0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bec4:	d10b      	bne.n	800bede <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	2b80      	cmp	r3, #128	; 0x80
 800beca:	d919      	bls.n	800bf00 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	2ba0      	cmp	r3, #160	; 0xa0
 800bed0:	d902      	bls.n	800bed8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800bed2:	2302      	movs	r3, #2
 800bed4:	613b      	str	r3, [r7, #16]
 800bed6:	e013      	b.n	800bf00 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800bed8:	2301      	movs	r3, #1
 800beda:	613b      	str	r3, [r7, #16]
 800bedc:	e010      	b.n	800bf00 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	2b80      	cmp	r3, #128	; 0x80
 800bee2:	d902      	bls.n	800beea <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800bee4:	2303      	movs	r3, #3
 800bee6:	613b      	str	r3, [r7, #16]
 800bee8:	e00a      	b.n	800bf00 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	2b80      	cmp	r3, #128	; 0x80
 800beee:	d102      	bne.n	800bef6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800bef0:	2302      	movs	r3, #2
 800bef2:	613b      	str	r3, [r7, #16]
 800bef4:	e004      	b.n	800bf00 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	2b70      	cmp	r3, #112	; 0x70
 800befa:	d101      	bne.n	800bf00 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800befc:	2301      	movs	r3, #1
 800befe:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800bf00:	4b0b      	ldr	r3, [pc, #44]	; (800bf30 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800bf02:	681b      	ldr	r3, [r3, #0]
 800bf04:	f023 0207 	bic.w	r2, r3, #7
 800bf08:	4909      	ldr	r1, [pc, #36]	; (800bf30 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800bf0a:	693b      	ldr	r3, [r7, #16]
 800bf0c:	4313      	orrs	r3, r2
 800bf0e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800bf10:	4b07      	ldr	r3, [pc, #28]	; (800bf30 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800bf12:	681b      	ldr	r3, [r3, #0]
 800bf14:	f003 0307 	and.w	r3, r3, #7
 800bf18:	693a      	ldr	r2, [r7, #16]
 800bf1a:	429a      	cmp	r2, r3
 800bf1c:	d001      	beq.n	800bf22 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800bf1e:	2301      	movs	r3, #1
 800bf20:	e000      	b.n	800bf24 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800bf22:	2300      	movs	r3, #0
}
 800bf24:	4618      	mov	r0, r3
 800bf26:	3718      	adds	r7, #24
 800bf28:	46bd      	mov	sp, r7
 800bf2a:	bd80      	pop	{r7, pc}
 800bf2c:	40021000 	.word	0x40021000
 800bf30:	40022000 	.word	0x40022000

0800bf34 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800bf34:	b580      	push	{r7, lr}
 800bf36:	b086      	sub	sp, #24
 800bf38:	af00      	add	r7, sp, #0
 800bf3a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800bf3c:	2300      	movs	r3, #0
 800bf3e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800bf40:	2300      	movs	r3, #0
 800bf42:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	681b      	ldr	r3, [r3, #0]
 800bf48:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	d031      	beq.n	800bfb4 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bf54:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800bf58:	d01a      	beq.n	800bf90 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800bf5a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800bf5e:	d814      	bhi.n	800bf8a <HAL_RCCEx_PeriphCLKConfig+0x56>
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	d009      	beq.n	800bf78 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800bf64:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800bf68:	d10f      	bne.n	800bf8a <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800bf6a:	4bac      	ldr	r3, [pc, #688]	; (800c21c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800bf6c:	68db      	ldr	r3, [r3, #12]
 800bf6e:	4aab      	ldr	r2, [pc, #684]	; (800c21c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800bf70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800bf74:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800bf76:	e00c      	b.n	800bf92 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	3304      	adds	r3, #4
 800bf7c:	2100      	movs	r1, #0
 800bf7e:	4618      	mov	r0, r3
 800bf80:	f000 f9dc 	bl	800c33c <RCCEx_PLLSAI1_Config>
 800bf84:	4603      	mov	r3, r0
 800bf86:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800bf88:	e003      	b.n	800bf92 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800bf8a:	2301      	movs	r3, #1
 800bf8c:	74fb      	strb	r3, [r7, #19]
      break;
 800bf8e:	e000      	b.n	800bf92 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 800bf90:	bf00      	nop
    }

    if(ret == HAL_OK)
 800bf92:	7cfb      	ldrb	r3, [r7, #19]
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	d10b      	bne.n	800bfb0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800bf98:	4ba0      	ldr	r3, [pc, #640]	; (800c21c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800bf9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bf9e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bfa6:	499d      	ldr	r1, [pc, #628]	; (800c21c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800bfa8:	4313      	orrs	r3, r2
 800bfaa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800bfae:	e001      	b.n	800bfb4 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bfb0:	7cfb      	ldrb	r3, [r7, #19]
 800bfb2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	681b      	ldr	r3, [r3, #0]
 800bfb8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	f000 8099 	beq.w	800c0f4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800bfc2:	2300      	movs	r3, #0
 800bfc4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800bfc6:	4b95      	ldr	r3, [pc, #596]	; (800c21c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800bfc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bfca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d101      	bne.n	800bfd6 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800bfd2:	2301      	movs	r3, #1
 800bfd4:	e000      	b.n	800bfd8 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800bfd6:	2300      	movs	r3, #0
 800bfd8:	2b00      	cmp	r3, #0
 800bfda:	d00d      	beq.n	800bff8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800bfdc:	4b8f      	ldr	r3, [pc, #572]	; (800c21c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800bfde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bfe0:	4a8e      	ldr	r2, [pc, #568]	; (800c21c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800bfe2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bfe6:	6593      	str	r3, [r2, #88]	; 0x58
 800bfe8:	4b8c      	ldr	r3, [pc, #560]	; (800c21c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800bfea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bfec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bff0:	60bb      	str	r3, [r7, #8]
 800bff2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800bff4:	2301      	movs	r3, #1
 800bff6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800bff8:	4b89      	ldr	r3, [pc, #548]	; (800c220 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800bffa:	681b      	ldr	r3, [r3, #0]
 800bffc:	4a88      	ldr	r2, [pc, #544]	; (800c220 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800bffe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c002:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800c004:	f7fc f864 	bl	80080d0 <HAL_GetTick>
 800c008:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800c00a:	e009      	b.n	800c020 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c00c:	f7fc f860 	bl	80080d0 <HAL_GetTick>
 800c010:	4602      	mov	r2, r0
 800c012:	68fb      	ldr	r3, [r7, #12]
 800c014:	1ad3      	subs	r3, r2, r3
 800c016:	2b02      	cmp	r3, #2
 800c018:	d902      	bls.n	800c020 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 800c01a:	2303      	movs	r3, #3
 800c01c:	74fb      	strb	r3, [r7, #19]
        break;
 800c01e:	e005      	b.n	800c02c <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800c020:	4b7f      	ldr	r3, [pc, #508]	; (800c220 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800c022:	681b      	ldr	r3, [r3, #0]
 800c024:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c028:	2b00      	cmp	r3, #0
 800c02a:	d0ef      	beq.n	800c00c <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 800c02c:	7cfb      	ldrb	r3, [r7, #19]
 800c02e:	2b00      	cmp	r3, #0
 800c030:	d155      	bne.n	800c0de <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800c032:	4b7a      	ldr	r3, [pc, #488]	; (800c21c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800c034:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c038:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c03c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800c03e:	697b      	ldr	r3, [r7, #20]
 800c040:	2b00      	cmp	r3, #0
 800c042:	d01e      	beq.n	800c082 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c048:	697a      	ldr	r2, [r7, #20]
 800c04a:	429a      	cmp	r2, r3
 800c04c:	d019      	beq.n	800c082 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800c04e:	4b73      	ldr	r3, [pc, #460]	; (800c21c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800c050:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c054:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c058:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800c05a:	4b70      	ldr	r3, [pc, #448]	; (800c21c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800c05c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c060:	4a6e      	ldr	r2, [pc, #440]	; (800c21c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800c062:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c066:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800c06a:	4b6c      	ldr	r3, [pc, #432]	; (800c21c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800c06c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c070:	4a6a      	ldr	r2, [pc, #424]	; (800c21c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800c072:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c076:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800c07a:	4a68      	ldr	r2, [pc, #416]	; (800c21c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800c07c:	697b      	ldr	r3, [r7, #20]
 800c07e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800c082:	697b      	ldr	r3, [r7, #20]
 800c084:	f003 0301 	and.w	r3, r3, #1
 800c088:	2b00      	cmp	r3, #0
 800c08a:	d016      	beq.n	800c0ba <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c08c:	f7fc f820 	bl	80080d0 <HAL_GetTick>
 800c090:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c092:	e00b      	b.n	800c0ac <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c094:	f7fc f81c 	bl	80080d0 <HAL_GetTick>
 800c098:	4602      	mov	r2, r0
 800c09a:	68fb      	ldr	r3, [r7, #12]
 800c09c:	1ad3      	subs	r3, r2, r3
 800c09e:	f241 3288 	movw	r2, #5000	; 0x1388
 800c0a2:	4293      	cmp	r3, r2
 800c0a4:	d902      	bls.n	800c0ac <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800c0a6:	2303      	movs	r3, #3
 800c0a8:	74fb      	strb	r3, [r7, #19]
            break;
 800c0aa:	e006      	b.n	800c0ba <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c0ac:	4b5b      	ldr	r3, [pc, #364]	; (800c21c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800c0ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c0b2:	f003 0302 	and.w	r3, r3, #2
 800c0b6:	2b00      	cmp	r3, #0
 800c0b8:	d0ec      	beq.n	800c094 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800c0ba:	7cfb      	ldrb	r3, [r7, #19]
 800c0bc:	2b00      	cmp	r3, #0
 800c0be:	d10b      	bne.n	800c0d8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c0c0:	4b56      	ldr	r3, [pc, #344]	; (800c21c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800c0c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c0c6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c0ce:	4953      	ldr	r1, [pc, #332]	; (800c21c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800c0d0:	4313      	orrs	r3, r2
 800c0d2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800c0d6:	e004      	b.n	800c0e2 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800c0d8:	7cfb      	ldrb	r3, [r7, #19]
 800c0da:	74bb      	strb	r3, [r7, #18]
 800c0dc:	e001      	b.n	800c0e2 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c0de:	7cfb      	ldrb	r3, [r7, #19]
 800c0e0:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800c0e2:	7c7b      	ldrb	r3, [r7, #17]
 800c0e4:	2b01      	cmp	r3, #1
 800c0e6:	d105      	bne.n	800c0f4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800c0e8:	4b4c      	ldr	r3, [pc, #304]	; (800c21c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800c0ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c0ec:	4a4b      	ldr	r2, [pc, #300]	; (800c21c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800c0ee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c0f2:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	681b      	ldr	r3, [r3, #0]
 800c0f8:	f003 0301 	and.w	r3, r3, #1
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	d00a      	beq.n	800c116 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800c100:	4b46      	ldr	r3, [pc, #280]	; (800c21c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800c102:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c106:	f023 0203 	bic.w	r2, r3, #3
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	6a1b      	ldr	r3, [r3, #32]
 800c10e:	4943      	ldr	r1, [pc, #268]	; (800c21c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800c110:	4313      	orrs	r3, r2
 800c112:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	681b      	ldr	r3, [r3, #0]
 800c11a:	f003 0302 	and.w	r3, r3, #2
 800c11e:	2b00      	cmp	r3, #0
 800c120:	d00a      	beq.n	800c138 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800c122:	4b3e      	ldr	r3, [pc, #248]	; (800c21c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800c124:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c128:	f023 020c 	bic.w	r2, r3, #12
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c130:	493a      	ldr	r1, [pc, #232]	; (800c21c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800c132:	4313      	orrs	r3, r2
 800c134:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	681b      	ldr	r3, [r3, #0]
 800c13c:	f003 0320 	and.w	r3, r3, #32
 800c140:	2b00      	cmp	r3, #0
 800c142:	d00a      	beq.n	800c15a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800c144:	4b35      	ldr	r3, [pc, #212]	; (800c21c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800c146:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c14a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c152:	4932      	ldr	r1, [pc, #200]	; (800c21c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800c154:	4313      	orrs	r3, r2
 800c156:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	681b      	ldr	r3, [r3, #0]
 800c15e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c162:	2b00      	cmp	r3, #0
 800c164:	d00a      	beq.n	800c17c <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c166:	4b2d      	ldr	r3, [pc, #180]	; (800c21c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800c168:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c16c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c174:	4929      	ldr	r1, [pc, #164]	; (800c21c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800c176:	4313      	orrs	r3, r2
 800c178:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	681b      	ldr	r3, [r3, #0]
 800c180:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c184:	2b00      	cmp	r3, #0
 800c186:	d00a      	beq.n	800c19e <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800c188:	4b24      	ldr	r3, [pc, #144]	; (800c21c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800c18a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c18e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c196:	4921      	ldr	r1, [pc, #132]	; (800c21c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800c198:	4313      	orrs	r3, r2
 800c19a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	681b      	ldr	r3, [r3, #0]
 800c1a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c1a6:	2b00      	cmp	r3, #0
 800c1a8:	d00a      	beq.n	800c1c0 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800c1aa:	4b1c      	ldr	r3, [pc, #112]	; (800c21c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800c1ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c1b0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c1b8:	4918      	ldr	r1, [pc, #96]	; (800c21c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800c1ba:	4313      	orrs	r3, r2
 800c1bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	d00a      	beq.n	800c1e2 <HAL_RCCEx_PeriphCLKConfig+0x2ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800c1cc:	4b13      	ldr	r3, [pc, #76]	; (800c21c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800c1ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c1d2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c1da:	4910      	ldr	r1, [pc, #64]	; (800c21c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800c1dc:	4313      	orrs	r3, r2
 800c1de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	681b      	ldr	r3, [r3, #0]
 800c1e6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800c1ea:	2b00      	cmp	r3, #0
 800c1ec:	d02c      	beq.n	800c248 <HAL_RCCEx_PeriphCLKConfig+0x314>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800c1ee:	4b0b      	ldr	r3, [pc, #44]	; (800c21c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800c1f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c1f4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c1fc:	4907      	ldr	r1, [pc, #28]	; (800c21c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800c1fe:	4313      	orrs	r3, r2
 800c200:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c208:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c20c:	d10a      	bne.n	800c224 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c20e:	4b03      	ldr	r3, [pc, #12]	; (800c21c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800c210:	68db      	ldr	r3, [r3, #12]
 800c212:	4a02      	ldr	r2, [pc, #8]	; (800c21c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800c214:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c218:	60d3      	str	r3, [r2, #12]
 800c21a:	e015      	b.n	800c248 <HAL_RCCEx_PeriphCLKConfig+0x314>
 800c21c:	40021000 	.word	0x40021000
 800c220:	40007000 	.word	0x40007000
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c228:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c22c:	d10c      	bne.n	800c248 <HAL_RCCEx_PeriphCLKConfig+0x314>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	3304      	adds	r3, #4
 800c232:	2101      	movs	r1, #1
 800c234:	4618      	mov	r0, r3
 800c236:	f000 f881 	bl	800c33c <RCCEx_PLLSAI1_Config>
 800c23a:	4603      	mov	r3, r0
 800c23c:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800c23e:	7cfb      	ldrb	r3, [r7, #19]
 800c240:	2b00      	cmp	r3, #0
 800c242:	d001      	beq.n	800c248 <HAL_RCCEx_PeriphCLKConfig+0x314>
        {
          /* set overall return value */
          status = ret;
 800c244:	7cfb      	ldrb	r3, [r7, #19]
 800c246:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	681b      	ldr	r3, [r3, #0]
 800c24c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c250:	2b00      	cmp	r3, #0
 800c252:	d028      	beq.n	800c2a6 <HAL_RCCEx_PeriphCLKConfig+0x372>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800c254:	4b30      	ldr	r3, [pc, #192]	; (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800c256:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c25a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c262:	492d      	ldr	r1, [pc, #180]	; (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800c264:	4313      	orrs	r3, r2
 800c266:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c26e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c272:	d106      	bne.n	800c282 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c274:	4b28      	ldr	r3, [pc, #160]	; (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800c276:	68db      	ldr	r3, [r3, #12]
 800c278:	4a27      	ldr	r2, [pc, #156]	; (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800c27a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c27e:	60d3      	str	r3, [r2, #12]
 800c280:	e011      	b.n	800c2a6 <HAL_RCCEx_PeriphCLKConfig+0x372>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c286:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c28a:	d10c      	bne.n	800c2a6 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	3304      	adds	r3, #4
 800c290:	2101      	movs	r1, #1
 800c292:	4618      	mov	r0, r3
 800c294:	f000 f852 	bl	800c33c <RCCEx_PLLSAI1_Config>
 800c298:	4603      	mov	r3, r0
 800c29a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800c29c:	7cfb      	ldrb	r3, [r7, #19]
 800c29e:	2b00      	cmp	r3, #0
 800c2a0:	d001      	beq.n	800c2a6 <HAL_RCCEx_PeriphCLKConfig+0x372>
      {
        /* set overall return value */
        status = ret;
 800c2a2:	7cfb      	ldrb	r3, [r7, #19]
 800c2a4:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	681b      	ldr	r3, [r3, #0]
 800c2aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c2ae:	2b00      	cmp	r3, #0
 800c2b0:	d01c      	beq.n	800c2ec <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800c2b2:	4b19      	ldr	r3, [pc, #100]	; (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800c2b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c2b8:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c2c0:	4915      	ldr	r1, [pc, #84]	; (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800c2c2:	4313      	orrs	r3, r2
 800c2c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c2cc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c2d0:	d10c      	bne.n	800c2ec <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	3304      	adds	r3, #4
 800c2d6:	2102      	movs	r1, #2
 800c2d8:	4618      	mov	r0, r3
 800c2da:	f000 f82f 	bl	800c33c <RCCEx_PLLSAI1_Config>
 800c2de:	4603      	mov	r3, r0
 800c2e0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800c2e2:	7cfb      	ldrb	r3, [r7, #19]
 800c2e4:	2b00      	cmp	r3, #0
 800c2e6:	d001      	beq.n	800c2ec <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 800c2e8:	7cfb      	ldrb	r3, [r7, #19]
 800c2ea:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	d00a      	beq.n	800c30e <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800c2f8:	4b07      	ldr	r3, [pc, #28]	; (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800c2fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c2fe:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c306:	4904      	ldr	r1, [pc, #16]	; (800c318 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800c308:	4313      	orrs	r3, r2
 800c30a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800c30e:	7cbb      	ldrb	r3, [r7, #18]
}
 800c310:	4618      	mov	r0, r3
 800c312:	3718      	adds	r7, #24
 800c314:	46bd      	mov	sp, r7
 800c316:	bd80      	pop	{r7, pc}
 800c318:	40021000 	.word	0x40021000

0800c31c <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 800c31c:	b480      	push	{r7}
 800c31e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800c320:	4b05      	ldr	r3, [pc, #20]	; (800c338 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800c322:	681b      	ldr	r3, [r3, #0]
 800c324:	4a04      	ldr	r2, [pc, #16]	; (800c338 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800c326:	f043 0304 	orr.w	r3, r3, #4
 800c32a:	6013      	str	r3, [r2, #0]
}
 800c32c:	bf00      	nop
 800c32e:	46bd      	mov	sp, r7
 800c330:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c334:	4770      	bx	lr
 800c336:	bf00      	nop
 800c338:	40021000 	.word	0x40021000

0800c33c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800c33c:	b580      	push	{r7, lr}
 800c33e:	b084      	sub	sp, #16
 800c340:	af00      	add	r7, sp, #0
 800c342:	6078      	str	r0, [r7, #4]
 800c344:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c346:	2300      	movs	r3, #0
 800c348:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800c34a:	4b74      	ldr	r3, [pc, #464]	; (800c51c <RCCEx_PLLSAI1_Config+0x1e0>)
 800c34c:	68db      	ldr	r3, [r3, #12]
 800c34e:	f003 0303 	and.w	r3, r3, #3
 800c352:	2b00      	cmp	r3, #0
 800c354:	d018      	beq.n	800c388 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800c356:	4b71      	ldr	r3, [pc, #452]	; (800c51c <RCCEx_PLLSAI1_Config+0x1e0>)
 800c358:	68db      	ldr	r3, [r3, #12]
 800c35a:	f003 0203 	and.w	r2, r3, #3
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	429a      	cmp	r2, r3
 800c364:	d10d      	bne.n	800c382 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	681b      	ldr	r3, [r3, #0]
       ||
 800c36a:	2b00      	cmp	r3, #0
 800c36c:	d009      	beq.n	800c382 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800c36e:	4b6b      	ldr	r3, [pc, #428]	; (800c51c <RCCEx_PLLSAI1_Config+0x1e0>)
 800c370:	68db      	ldr	r3, [r3, #12]
 800c372:	091b      	lsrs	r3, r3, #4
 800c374:	f003 0307 	and.w	r3, r3, #7
 800c378:	1c5a      	adds	r2, r3, #1
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	685b      	ldr	r3, [r3, #4]
       ||
 800c37e:	429a      	cmp	r2, r3
 800c380:	d047      	beq.n	800c412 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800c382:	2301      	movs	r3, #1
 800c384:	73fb      	strb	r3, [r7, #15]
 800c386:	e044      	b.n	800c412 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	681b      	ldr	r3, [r3, #0]
 800c38c:	2b03      	cmp	r3, #3
 800c38e:	d018      	beq.n	800c3c2 <RCCEx_PLLSAI1_Config+0x86>
 800c390:	2b03      	cmp	r3, #3
 800c392:	d825      	bhi.n	800c3e0 <RCCEx_PLLSAI1_Config+0xa4>
 800c394:	2b01      	cmp	r3, #1
 800c396:	d002      	beq.n	800c39e <RCCEx_PLLSAI1_Config+0x62>
 800c398:	2b02      	cmp	r3, #2
 800c39a:	d009      	beq.n	800c3b0 <RCCEx_PLLSAI1_Config+0x74>
 800c39c:	e020      	b.n	800c3e0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800c39e:	4b5f      	ldr	r3, [pc, #380]	; (800c51c <RCCEx_PLLSAI1_Config+0x1e0>)
 800c3a0:	681b      	ldr	r3, [r3, #0]
 800c3a2:	f003 0302 	and.w	r3, r3, #2
 800c3a6:	2b00      	cmp	r3, #0
 800c3a8:	d11d      	bne.n	800c3e6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800c3aa:	2301      	movs	r3, #1
 800c3ac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c3ae:	e01a      	b.n	800c3e6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800c3b0:	4b5a      	ldr	r3, [pc, #360]	; (800c51c <RCCEx_PLLSAI1_Config+0x1e0>)
 800c3b2:	681b      	ldr	r3, [r3, #0]
 800c3b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c3b8:	2b00      	cmp	r3, #0
 800c3ba:	d116      	bne.n	800c3ea <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800c3bc:	2301      	movs	r3, #1
 800c3be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c3c0:	e013      	b.n	800c3ea <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800c3c2:	4b56      	ldr	r3, [pc, #344]	; (800c51c <RCCEx_PLLSAI1_Config+0x1e0>)
 800c3c4:	681b      	ldr	r3, [r3, #0]
 800c3c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c3ca:	2b00      	cmp	r3, #0
 800c3cc:	d10f      	bne.n	800c3ee <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800c3ce:	4b53      	ldr	r3, [pc, #332]	; (800c51c <RCCEx_PLLSAI1_Config+0x1e0>)
 800c3d0:	681b      	ldr	r3, [r3, #0]
 800c3d2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	d109      	bne.n	800c3ee <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800c3da:	2301      	movs	r3, #1
 800c3dc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800c3de:	e006      	b.n	800c3ee <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800c3e0:	2301      	movs	r3, #1
 800c3e2:	73fb      	strb	r3, [r7, #15]
      break;
 800c3e4:	e004      	b.n	800c3f0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800c3e6:	bf00      	nop
 800c3e8:	e002      	b.n	800c3f0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800c3ea:	bf00      	nop
 800c3ec:	e000      	b.n	800c3f0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800c3ee:	bf00      	nop
    }

    if(status == HAL_OK)
 800c3f0:	7bfb      	ldrb	r3, [r7, #15]
 800c3f2:	2b00      	cmp	r3, #0
 800c3f4:	d10d      	bne.n	800c412 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800c3f6:	4b49      	ldr	r3, [pc, #292]	; (800c51c <RCCEx_PLLSAI1_Config+0x1e0>)
 800c3f8:	68db      	ldr	r3, [r3, #12]
 800c3fa:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	6819      	ldr	r1, [r3, #0]
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	685b      	ldr	r3, [r3, #4]
 800c406:	3b01      	subs	r3, #1
 800c408:	011b      	lsls	r3, r3, #4
 800c40a:	430b      	orrs	r3, r1
 800c40c:	4943      	ldr	r1, [pc, #268]	; (800c51c <RCCEx_PLLSAI1_Config+0x1e0>)
 800c40e:	4313      	orrs	r3, r2
 800c410:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800c412:	7bfb      	ldrb	r3, [r7, #15]
 800c414:	2b00      	cmp	r3, #0
 800c416:	d17c      	bne.n	800c512 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800c418:	4b40      	ldr	r3, [pc, #256]	; (800c51c <RCCEx_PLLSAI1_Config+0x1e0>)
 800c41a:	681b      	ldr	r3, [r3, #0]
 800c41c:	4a3f      	ldr	r2, [pc, #252]	; (800c51c <RCCEx_PLLSAI1_Config+0x1e0>)
 800c41e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800c422:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c424:	f7fb fe54 	bl	80080d0 <HAL_GetTick>
 800c428:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800c42a:	e009      	b.n	800c440 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800c42c:	f7fb fe50 	bl	80080d0 <HAL_GetTick>
 800c430:	4602      	mov	r2, r0
 800c432:	68bb      	ldr	r3, [r7, #8]
 800c434:	1ad3      	subs	r3, r2, r3
 800c436:	2b02      	cmp	r3, #2
 800c438:	d902      	bls.n	800c440 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800c43a:	2303      	movs	r3, #3
 800c43c:	73fb      	strb	r3, [r7, #15]
        break;
 800c43e:	e005      	b.n	800c44c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800c440:	4b36      	ldr	r3, [pc, #216]	; (800c51c <RCCEx_PLLSAI1_Config+0x1e0>)
 800c442:	681b      	ldr	r3, [r3, #0]
 800c444:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c448:	2b00      	cmp	r3, #0
 800c44a:	d1ef      	bne.n	800c42c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800c44c:	7bfb      	ldrb	r3, [r7, #15]
 800c44e:	2b00      	cmp	r3, #0
 800c450:	d15f      	bne.n	800c512 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800c452:	683b      	ldr	r3, [r7, #0]
 800c454:	2b00      	cmp	r3, #0
 800c456:	d110      	bne.n	800c47a <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800c458:	4b30      	ldr	r3, [pc, #192]	; (800c51c <RCCEx_PLLSAI1_Config+0x1e0>)
 800c45a:	691b      	ldr	r3, [r3, #16]
 800c45c:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 800c460:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800c464:	687a      	ldr	r2, [r7, #4]
 800c466:	6892      	ldr	r2, [r2, #8]
 800c468:	0211      	lsls	r1, r2, #8
 800c46a:	687a      	ldr	r2, [r7, #4]
 800c46c:	68d2      	ldr	r2, [r2, #12]
 800c46e:	06d2      	lsls	r2, r2, #27
 800c470:	430a      	orrs	r2, r1
 800c472:	492a      	ldr	r1, [pc, #168]	; (800c51c <RCCEx_PLLSAI1_Config+0x1e0>)
 800c474:	4313      	orrs	r3, r2
 800c476:	610b      	str	r3, [r1, #16]
 800c478:	e027      	b.n	800c4ca <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800c47a:	683b      	ldr	r3, [r7, #0]
 800c47c:	2b01      	cmp	r3, #1
 800c47e:	d112      	bne.n	800c4a6 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800c480:	4b26      	ldr	r3, [pc, #152]	; (800c51c <RCCEx_PLLSAI1_Config+0x1e0>)
 800c482:	691b      	ldr	r3, [r3, #16]
 800c484:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800c488:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800c48c:	687a      	ldr	r2, [r7, #4]
 800c48e:	6892      	ldr	r2, [r2, #8]
 800c490:	0211      	lsls	r1, r2, #8
 800c492:	687a      	ldr	r2, [r7, #4]
 800c494:	6912      	ldr	r2, [r2, #16]
 800c496:	0852      	lsrs	r2, r2, #1
 800c498:	3a01      	subs	r2, #1
 800c49a:	0552      	lsls	r2, r2, #21
 800c49c:	430a      	orrs	r2, r1
 800c49e:	491f      	ldr	r1, [pc, #124]	; (800c51c <RCCEx_PLLSAI1_Config+0x1e0>)
 800c4a0:	4313      	orrs	r3, r2
 800c4a2:	610b      	str	r3, [r1, #16]
 800c4a4:	e011      	b.n	800c4ca <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800c4a6:	4b1d      	ldr	r3, [pc, #116]	; (800c51c <RCCEx_PLLSAI1_Config+0x1e0>)
 800c4a8:	691b      	ldr	r3, [r3, #16]
 800c4aa:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800c4ae:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800c4b2:	687a      	ldr	r2, [r7, #4]
 800c4b4:	6892      	ldr	r2, [r2, #8]
 800c4b6:	0211      	lsls	r1, r2, #8
 800c4b8:	687a      	ldr	r2, [r7, #4]
 800c4ba:	6952      	ldr	r2, [r2, #20]
 800c4bc:	0852      	lsrs	r2, r2, #1
 800c4be:	3a01      	subs	r2, #1
 800c4c0:	0652      	lsls	r2, r2, #25
 800c4c2:	430a      	orrs	r2, r1
 800c4c4:	4915      	ldr	r1, [pc, #84]	; (800c51c <RCCEx_PLLSAI1_Config+0x1e0>)
 800c4c6:	4313      	orrs	r3, r2
 800c4c8:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800c4ca:	4b14      	ldr	r3, [pc, #80]	; (800c51c <RCCEx_PLLSAI1_Config+0x1e0>)
 800c4cc:	681b      	ldr	r3, [r3, #0]
 800c4ce:	4a13      	ldr	r2, [pc, #76]	; (800c51c <RCCEx_PLLSAI1_Config+0x1e0>)
 800c4d0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800c4d4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c4d6:	f7fb fdfb 	bl	80080d0 <HAL_GetTick>
 800c4da:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800c4dc:	e009      	b.n	800c4f2 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800c4de:	f7fb fdf7 	bl	80080d0 <HAL_GetTick>
 800c4e2:	4602      	mov	r2, r0
 800c4e4:	68bb      	ldr	r3, [r7, #8]
 800c4e6:	1ad3      	subs	r3, r2, r3
 800c4e8:	2b02      	cmp	r3, #2
 800c4ea:	d902      	bls.n	800c4f2 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800c4ec:	2303      	movs	r3, #3
 800c4ee:	73fb      	strb	r3, [r7, #15]
          break;
 800c4f0:	e005      	b.n	800c4fe <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800c4f2:	4b0a      	ldr	r3, [pc, #40]	; (800c51c <RCCEx_PLLSAI1_Config+0x1e0>)
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c4fa:	2b00      	cmp	r3, #0
 800c4fc:	d0ef      	beq.n	800c4de <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800c4fe:	7bfb      	ldrb	r3, [r7, #15]
 800c500:	2b00      	cmp	r3, #0
 800c502:	d106      	bne.n	800c512 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800c504:	4b05      	ldr	r3, [pc, #20]	; (800c51c <RCCEx_PLLSAI1_Config+0x1e0>)
 800c506:	691a      	ldr	r2, [r3, #16]
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	699b      	ldr	r3, [r3, #24]
 800c50c:	4903      	ldr	r1, [pc, #12]	; (800c51c <RCCEx_PLLSAI1_Config+0x1e0>)
 800c50e:	4313      	orrs	r3, r2
 800c510:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800c512:	7bfb      	ldrb	r3, [r7, #15]
}
 800c514:	4618      	mov	r0, r3
 800c516:	3710      	adds	r7, #16
 800c518:	46bd      	mov	sp, r7
 800c51a:	bd80      	pop	{r7, pc}
 800c51c:	40021000 	.word	0x40021000

0800c520 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c520:	b580      	push	{r7, lr}
 800c522:	b082      	sub	sp, #8
 800c524:	af00      	add	r7, sp, #0
 800c526:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	2b00      	cmp	r3, #0
 800c52c:	d101      	bne.n	800c532 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c52e:	2301      	movs	r3, #1
 800c530:	e049      	b.n	800c5c6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c538:	b2db      	uxtb	r3, r3
 800c53a:	2b00      	cmp	r3, #0
 800c53c:	d106      	bne.n	800c54c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	2200      	movs	r2, #0
 800c542:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c546:	6878      	ldr	r0, [r7, #4]
 800c548:	f000 f841 	bl	800c5ce <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	2202      	movs	r2, #2
 800c550:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	681a      	ldr	r2, [r3, #0]
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	3304      	adds	r3, #4
 800c55c:	4619      	mov	r1, r3
 800c55e:	4610      	mov	r0, r2
 800c560:	f000 fb42 	bl	800cbe8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	2201      	movs	r2, #1
 800c568:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	2201      	movs	r2, #1
 800c570:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	2201      	movs	r2, #1
 800c578:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	2201      	movs	r2, #1
 800c580:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	2201      	movs	r2, #1
 800c588:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	2201      	movs	r2, #1
 800c590:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	2201      	movs	r2, #1
 800c598:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	2201      	movs	r2, #1
 800c5a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	2201      	movs	r2, #1
 800c5a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	2201      	movs	r2, #1
 800c5b0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	2201      	movs	r2, #1
 800c5b8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	2201      	movs	r2, #1
 800c5c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c5c4:	2300      	movs	r3, #0
}
 800c5c6:	4618      	mov	r0, r3
 800c5c8:	3708      	adds	r7, #8
 800c5ca:	46bd      	mov	sp, r7
 800c5cc:	bd80      	pop	{r7, pc}

0800c5ce <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800c5ce:	b480      	push	{r7}
 800c5d0:	b083      	sub	sp, #12
 800c5d2:	af00      	add	r7, sp, #0
 800c5d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800c5d6:	bf00      	nop
 800c5d8:	370c      	adds	r7, #12
 800c5da:	46bd      	mov	sp, r7
 800c5dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5e0:	4770      	bx	lr
	...

0800c5e4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800c5e4:	b480      	push	{r7}
 800c5e6:	b085      	sub	sp, #20
 800c5e8:	af00      	add	r7, sp, #0
 800c5ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c5f2:	b2db      	uxtb	r3, r3
 800c5f4:	2b01      	cmp	r3, #1
 800c5f6:	d001      	beq.n	800c5fc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800c5f8:	2301      	movs	r3, #1
 800c5fa:	e03b      	b.n	800c674 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	2202      	movs	r2, #2
 800c600:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	681b      	ldr	r3, [r3, #0]
 800c608:	68da      	ldr	r2, [r3, #12]
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	681b      	ldr	r3, [r3, #0]
 800c60e:	f042 0201 	orr.w	r2, r2, #1
 800c612:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	4a19      	ldr	r2, [pc, #100]	; (800c680 <HAL_TIM_Base_Start_IT+0x9c>)
 800c61a:	4293      	cmp	r3, r2
 800c61c:	d009      	beq.n	800c632 <HAL_TIM_Base_Start_IT+0x4e>
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	681b      	ldr	r3, [r3, #0]
 800c622:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c626:	d004      	beq.n	800c632 <HAL_TIM_Base_Start_IT+0x4e>
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	681b      	ldr	r3, [r3, #0]
 800c62c:	4a15      	ldr	r2, [pc, #84]	; (800c684 <HAL_TIM_Base_Start_IT+0xa0>)
 800c62e:	4293      	cmp	r3, r2
 800c630:	d115      	bne.n	800c65e <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	681b      	ldr	r3, [r3, #0]
 800c636:	689a      	ldr	r2, [r3, #8]
 800c638:	4b13      	ldr	r3, [pc, #76]	; (800c688 <HAL_TIM_Base_Start_IT+0xa4>)
 800c63a:	4013      	ands	r3, r2
 800c63c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c63e:	68fb      	ldr	r3, [r7, #12]
 800c640:	2b06      	cmp	r3, #6
 800c642:	d015      	beq.n	800c670 <HAL_TIM_Base_Start_IT+0x8c>
 800c644:	68fb      	ldr	r3, [r7, #12]
 800c646:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c64a:	d011      	beq.n	800c670 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	681b      	ldr	r3, [r3, #0]
 800c650:	681a      	ldr	r2, [r3, #0]
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	681b      	ldr	r3, [r3, #0]
 800c656:	f042 0201 	orr.w	r2, r2, #1
 800c65a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c65c:	e008      	b.n	800c670 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	681b      	ldr	r3, [r3, #0]
 800c662:	681a      	ldr	r2, [r3, #0]
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	681b      	ldr	r3, [r3, #0]
 800c668:	f042 0201 	orr.w	r2, r2, #1
 800c66c:	601a      	str	r2, [r3, #0]
 800c66e:	e000      	b.n	800c672 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c670:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c672:	2300      	movs	r3, #0
}
 800c674:	4618      	mov	r0, r3
 800c676:	3714      	adds	r7, #20
 800c678:	46bd      	mov	sp, r7
 800c67a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c67e:	4770      	bx	lr
 800c680:	40012c00 	.word	0x40012c00
 800c684:	40014000 	.word	0x40014000
 800c688:	00010007 	.word	0x00010007

0800c68c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800c68c:	b580      	push	{r7, lr}
 800c68e:	b082      	sub	sp, #8
 800c690:	af00      	add	r7, sp, #0
 800c692:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	2b00      	cmp	r3, #0
 800c698:	d101      	bne.n	800c69e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800c69a:	2301      	movs	r3, #1
 800c69c:	e049      	b.n	800c732 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c6a4:	b2db      	uxtb	r3, r3
 800c6a6:	2b00      	cmp	r3, #0
 800c6a8:	d106      	bne.n	800c6b8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	2200      	movs	r2, #0
 800c6ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800c6b2:	6878      	ldr	r0, [r7, #4]
 800c6b4:	f7f5 ff64 	bl	8002580 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	2202      	movs	r2, #2
 800c6bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	681a      	ldr	r2, [r3, #0]
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	3304      	adds	r3, #4
 800c6c8:	4619      	mov	r1, r3
 800c6ca:	4610      	mov	r0, r2
 800c6cc:	f000 fa8c 	bl	800cbe8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	2201      	movs	r2, #1
 800c6d4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	2201      	movs	r2, #1
 800c6dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	2201      	movs	r2, #1
 800c6e4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	2201      	movs	r2, #1
 800c6ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	2201      	movs	r2, #1
 800c6f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	2201      	movs	r2, #1
 800c6fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	2201      	movs	r2, #1
 800c704:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	2201      	movs	r2, #1
 800c70c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	2201      	movs	r2, #1
 800c714:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	2201      	movs	r2, #1
 800c71c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	2201      	movs	r2, #1
 800c724:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	2201      	movs	r2, #1
 800c72c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c730:	2300      	movs	r3, #0
}
 800c732:	4618      	mov	r0, r3
 800c734:	3708      	adds	r7, #8
 800c736:	46bd      	mov	sp, r7
 800c738:	bd80      	pop	{r7, pc}

0800c73a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c73a:	b580      	push	{r7, lr}
 800c73c:	b082      	sub	sp, #8
 800c73e:	af00      	add	r7, sp, #0
 800c740:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	681b      	ldr	r3, [r3, #0]
 800c746:	691b      	ldr	r3, [r3, #16]
 800c748:	f003 0302 	and.w	r3, r3, #2
 800c74c:	2b02      	cmp	r3, #2
 800c74e:	d122      	bne.n	800c796 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	681b      	ldr	r3, [r3, #0]
 800c754:	68db      	ldr	r3, [r3, #12]
 800c756:	f003 0302 	and.w	r3, r3, #2
 800c75a:	2b02      	cmp	r3, #2
 800c75c:	d11b      	bne.n	800c796 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	f06f 0202 	mvn.w	r2, #2
 800c766:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	2201      	movs	r2, #1
 800c76c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	681b      	ldr	r3, [r3, #0]
 800c772:	699b      	ldr	r3, [r3, #24]
 800c774:	f003 0303 	and.w	r3, r3, #3
 800c778:	2b00      	cmp	r3, #0
 800c77a:	d003      	beq.n	800c784 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c77c:	6878      	ldr	r0, [r7, #4]
 800c77e:	f000 fa15 	bl	800cbac <HAL_TIM_IC_CaptureCallback>
 800c782:	e005      	b.n	800c790 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c784:	6878      	ldr	r0, [r7, #4]
 800c786:	f000 fa07 	bl	800cb98 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c78a:	6878      	ldr	r0, [r7, #4]
 800c78c:	f000 fa18 	bl	800cbc0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	2200      	movs	r2, #0
 800c794:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	681b      	ldr	r3, [r3, #0]
 800c79a:	691b      	ldr	r3, [r3, #16]
 800c79c:	f003 0304 	and.w	r3, r3, #4
 800c7a0:	2b04      	cmp	r3, #4
 800c7a2:	d122      	bne.n	800c7ea <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	681b      	ldr	r3, [r3, #0]
 800c7a8:	68db      	ldr	r3, [r3, #12]
 800c7aa:	f003 0304 	and.w	r3, r3, #4
 800c7ae:	2b04      	cmp	r3, #4
 800c7b0:	d11b      	bne.n	800c7ea <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	681b      	ldr	r3, [r3, #0]
 800c7b6:	f06f 0204 	mvn.w	r2, #4
 800c7ba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c7bc:	687b      	ldr	r3, [r7, #4]
 800c7be:	2202      	movs	r2, #2
 800c7c0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	681b      	ldr	r3, [r3, #0]
 800c7c6:	699b      	ldr	r3, [r3, #24]
 800c7c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c7cc:	2b00      	cmp	r3, #0
 800c7ce:	d003      	beq.n	800c7d8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c7d0:	6878      	ldr	r0, [r7, #4]
 800c7d2:	f000 f9eb 	bl	800cbac <HAL_TIM_IC_CaptureCallback>
 800c7d6:	e005      	b.n	800c7e4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c7d8:	6878      	ldr	r0, [r7, #4]
 800c7da:	f000 f9dd 	bl	800cb98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c7de:	6878      	ldr	r0, [r7, #4]
 800c7e0:	f000 f9ee 	bl	800cbc0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	2200      	movs	r2, #0
 800c7e8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	681b      	ldr	r3, [r3, #0]
 800c7ee:	691b      	ldr	r3, [r3, #16]
 800c7f0:	f003 0308 	and.w	r3, r3, #8
 800c7f4:	2b08      	cmp	r3, #8
 800c7f6:	d122      	bne.n	800c83e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	681b      	ldr	r3, [r3, #0]
 800c7fc:	68db      	ldr	r3, [r3, #12]
 800c7fe:	f003 0308 	and.w	r3, r3, #8
 800c802:	2b08      	cmp	r3, #8
 800c804:	d11b      	bne.n	800c83e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	681b      	ldr	r3, [r3, #0]
 800c80a:	f06f 0208 	mvn.w	r2, #8
 800c80e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	2204      	movs	r2, #4
 800c814:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	681b      	ldr	r3, [r3, #0]
 800c81a:	69db      	ldr	r3, [r3, #28]
 800c81c:	f003 0303 	and.w	r3, r3, #3
 800c820:	2b00      	cmp	r3, #0
 800c822:	d003      	beq.n	800c82c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c824:	6878      	ldr	r0, [r7, #4]
 800c826:	f000 f9c1 	bl	800cbac <HAL_TIM_IC_CaptureCallback>
 800c82a:	e005      	b.n	800c838 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c82c:	6878      	ldr	r0, [r7, #4]
 800c82e:	f000 f9b3 	bl	800cb98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c832:	6878      	ldr	r0, [r7, #4]
 800c834:	f000 f9c4 	bl	800cbc0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	2200      	movs	r2, #0
 800c83c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800c83e:	687b      	ldr	r3, [r7, #4]
 800c840:	681b      	ldr	r3, [r3, #0]
 800c842:	691b      	ldr	r3, [r3, #16]
 800c844:	f003 0310 	and.w	r3, r3, #16
 800c848:	2b10      	cmp	r3, #16
 800c84a:	d122      	bne.n	800c892 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	681b      	ldr	r3, [r3, #0]
 800c850:	68db      	ldr	r3, [r3, #12]
 800c852:	f003 0310 	and.w	r3, r3, #16
 800c856:	2b10      	cmp	r3, #16
 800c858:	d11b      	bne.n	800c892 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	681b      	ldr	r3, [r3, #0]
 800c85e:	f06f 0210 	mvn.w	r2, #16
 800c862:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	2208      	movs	r2, #8
 800c868:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	681b      	ldr	r3, [r3, #0]
 800c86e:	69db      	ldr	r3, [r3, #28]
 800c870:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c874:	2b00      	cmp	r3, #0
 800c876:	d003      	beq.n	800c880 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c878:	6878      	ldr	r0, [r7, #4]
 800c87a:	f000 f997 	bl	800cbac <HAL_TIM_IC_CaptureCallback>
 800c87e:	e005      	b.n	800c88c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c880:	6878      	ldr	r0, [r7, #4]
 800c882:	f000 f989 	bl	800cb98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c886:	6878      	ldr	r0, [r7, #4]
 800c888:	f000 f99a 	bl	800cbc0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	2200      	movs	r2, #0
 800c890:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	681b      	ldr	r3, [r3, #0]
 800c896:	691b      	ldr	r3, [r3, #16]
 800c898:	f003 0301 	and.w	r3, r3, #1
 800c89c:	2b01      	cmp	r3, #1
 800c89e:	d10e      	bne.n	800c8be <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	681b      	ldr	r3, [r3, #0]
 800c8a4:	68db      	ldr	r3, [r3, #12]
 800c8a6:	f003 0301 	and.w	r3, r3, #1
 800c8aa:	2b01      	cmp	r3, #1
 800c8ac:	d107      	bne.n	800c8be <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	681b      	ldr	r3, [r3, #0]
 800c8b2:	f06f 0201 	mvn.w	r2, #1
 800c8b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c8b8:	6878      	ldr	r0, [r7, #4]
 800c8ba:	f7f5 fbdd 	bl	8002078 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	681b      	ldr	r3, [r3, #0]
 800c8c2:	691b      	ldr	r3, [r3, #16]
 800c8c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c8c8:	2b80      	cmp	r3, #128	; 0x80
 800c8ca:	d10e      	bne.n	800c8ea <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	681b      	ldr	r3, [r3, #0]
 800c8d0:	68db      	ldr	r3, [r3, #12]
 800c8d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c8d6:	2b80      	cmp	r3, #128	; 0x80
 800c8d8:	d107      	bne.n	800c8ea <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	681b      	ldr	r3, [r3, #0]
 800c8de:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800c8e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c8e4:	6878      	ldr	r0, [r7, #4]
 800c8e6:	f000 fd49 	bl	800d37c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	681b      	ldr	r3, [r3, #0]
 800c8ee:	691b      	ldr	r3, [r3, #16]
 800c8f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c8f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c8f8:	d10e      	bne.n	800c918 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	68db      	ldr	r3, [r3, #12]
 800c900:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c904:	2b80      	cmp	r3, #128	; 0x80
 800c906:	d107      	bne.n	800c918 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	681b      	ldr	r3, [r3, #0]
 800c90c:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800c910:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800c912:	6878      	ldr	r0, [r7, #4]
 800c914:	f000 fd3c 	bl	800d390 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	681b      	ldr	r3, [r3, #0]
 800c91c:	691b      	ldr	r3, [r3, #16]
 800c91e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c922:	2b40      	cmp	r3, #64	; 0x40
 800c924:	d10e      	bne.n	800c944 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	681b      	ldr	r3, [r3, #0]
 800c92a:	68db      	ldr	r3, [r3, #12]
 800c92c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c930:	2b40      	cmp	r3, #64	; 0x40
 800c932:	d107      	bne.n	800c944 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	681b      	ldr	r3, [r3, #0]
 800c938:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800c93c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c93e:	6878      	ldr	r0, [r7, #4]
 800c940:	f000 f948 	bl	800cbd4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	681b      	ldr	r3, [r3, #0]
 800c948:	691b      	ldr	r3, [r3, #16]
 800c94a:	f003 0320 	and.w	r3, r3, #32
 800c94e:	2b20      	cmp	r3, #32
 800c950:	d10e      	bne.n	800c970 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	681b      	ldr	r3, [r3, #0]
 800c956:	68db      	ldr	r3, [r3, #12]
 800c958:	f003 0320 	and.w	r3, r3, #32
 800c95c:	2b20      	cmp	r3, #32
 800c95e:	d107      	bne.n	800c970 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	681b      	ldr	r3, [r3, #0]
 800c964:	f06f 0220 	mvn.w	r2, #32
 800c968:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c96a:	6878      	ldr	r0, [r7, #4]
 800c96c:	f000 fcfc 	bl	800d368 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c970:	bf00      	nop
 800c972:	3708      	adds	r7, #8
 800c974:	46bd      	mov	sp, r7
 800c976:	bd80      	pop	{r7, pc}

0800c978 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c978:	b580      	push	{r7, lr}
 800c97a:	b084      	sub	sp, #16
 800c97c:	af00      	add	r7, sp, #0
 800c97e:	60f8      	str	r0, [r7, #12]
 800c980:	60b9      	str	r1, [r7, #8]
 800c982:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c984:	68fb      	ldr	r3, [r7, #12]
 800c986:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c98a:	2b01      	cmp	r3, #1
 800c98c:	d101      	bne.n	800c992 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800c98e:	2302      	movs	r3, #2
 800c990:	e0fd      	b.n	800cb8e <HAL_TIM_PWM_ConfigChannel+0x216>
 800c992:	68fb      	ldr	r3, [r7, #12]
 800c994:	2201      	movs	r2, #1
 800c996:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	2b14      	cmp	r3, #20
 800c99e:	f200 80f0 	bhi.w	800cb82 <HAL_TIM_PWM_ConfigChannel+0x20a>
 800c9a2:	a201      	add	r2, pc, #4	; (adr r2, 800c9a8 <HAL_TIM_PWM_ConfigChannel+0x30>)
 800c9a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c9a8:	0800c9fd 	.word	0x0800c9fd
 800c9ac:	0800cb83 	.word	0x0800cb83
 800c9b0:	0800cb83 	.word	0x0800cb83
 800c9b4:	0800cb83 	.word	0x0800cb83
 800c9b8:	0800ca3d 	.word	0x0800ca3d
 800c9bc:	0800cb83 	.word	0x0800cb83
 800c9c0:	0800cb83 	.word	0x0800cb83
 800c9c4:	0800cb83 	.word	0x0800cb83
 800c9c8:	0800ca7f 	.word	0x0800ca7f
 800c9cc:	0800cb83 	.word	0x0800cb83
 800c9d0:	0800cb83 	.word	0x0800cb83
 800c9d4:	0800cb83 	.word	0x0800cb83
 800c9d8:	0800cabf 	.word	0x0800cabf
 800c9dc:	0800cb83 	.word	0x0800cb83
 800c9e0:	0800cb83 	.word	0x0800cb83
 800c9e4:	0800cb83 	.word	0x0800cb83
 800c9e8:	0800cb01 	.word	0x0800cb01
 800c9ec:	0800cb83 	.word	0x0800cb83
 800c9f0:	0800cb83 	.word	0x0800cb83
 800c9f4:	0800cb83 	.word	0x0800cb83
 800c9f8:	0800cb41 	.word	0x0800cb41
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c9fc:	68fb      	ldr	r3, [r7, #12]
 800c9fe:	681b      	ldr	r3, [r3, #0]
 800ca00:	68b9      	ldr	r1, [r7, #8]
 800ca02:	4618      	mov	r0, r3
 800ca04:	f000 f954 	bl	800ccb0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800ca08:	68fb      	ldr	r3, [r7, #12]
 800ca0a:	681b      	ldr	r3, [r3, #0]
 800ca0c:	699a      	ldr	r2, [r3, #24]
 800ca0e:	68fb      	ldr	r3, [r7, #12]
 800ca10:	681b      	ldr	r3, [r3, #0]
 800ca12:	f042 0208 	orr.w	r2, r2, #8
 800ca16:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800ca18:	68fb      	ldr	r3, [r7, #12]
 800ca1a:	681b      	ldr	r3, [r3, #0]
 800ca1c:	699a      	ldr	r2, [r3, #24]
 800ca1e:	68fb      	ldr	r3, [r7, #12]
 800ca20:	681b      	ldr	r3, [r3, #0]
 800ca22:	f022 0204 	bic.w	r2, r2, #4
 800ca26:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800ca28:	68fb      	ldr	r3, [r7, #12]
 800ca2a:	681b      	ldr	r3, [r3, #0]
 800ca2c:	6999      	ldr	r1, [r3, #24]
 800ca2e:	68bb      	ldr	r3, [r7, #8]
 800ca30:	691a      	ldr	r2, [r3, #16]
 800ca32:	68fb      	ldr	r3, [r7, #12]
 800ca34:	681b      	ldr	r3, [r3, #0]
 800ca36:	430a      	orrs	r2, r1
 800ca38:	619a      	str	r2, [r3, #24]
      break;
 800ca3a:	e0a3      	b.n	800cb84 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800ca3c:	68fb      	ldr	r3, [r7, #12]
 800ca3e:	681b      	ldr	r3, [r3, #0]
 800ca40:	68b9      	ldr	r1, [r7, #8]
 800ca42:	4618      	mov	r0, r3
 800ca44:	f000 f9b0 	bl	800cda8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800ca48:	68fb      	ldr	r3, [r7, #12]
 800ca4a:	681b      	ldr	r3, [r3, #0]
 800ca4c:	699a      	ldr	r2, [r3, #24]
 800ca4e:	68fb      	ldr	r3, [r7, #12]
 800ca50:	681b      	ldr	r3, [r3, #0]
 800ca52:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ca56:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800ca58:	68fb      	ldr	r3, [r7, #12]
 800ca5a:	681b      	ldr	r3, [r3, #0]
 800ca5c:	699a      	ldr	r2, [r3, #24]
 800ca5e:	68fb      	ldr	r3, [r7, #12]
 800ca60:	681b      	ldr	r3, [r3, #0]
 800ca62:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ca66:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800ca68:	68fb      	ldr	r3, [r7, #12]
 800ca6a:	681b      	ldr	r3, [r3, #0]
 800ca6c:	6999      	ldr	r1, [r3, #24]
 800ca6e:	68bb      	ldr	r3, [r7, #8]
 800ca70:	691b      	ldr	r3, [r3, #16]
 800ca72:	021a      	lsls	r2, r3, #8
 800ca74:	68fb      	ldr	r3, [r7, #12]
 800ca76:	681b      	ldr	r3, [r3, #0]
 800ca78:	430a      	orrs	r2, r1
 800ca7a:	619a      	str	r2, [r3, #24]
      break;
 800ca7c:	e082      	b.n	800cb84 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800ca7e:	68fb      	ldr	r3, [r7, #12]
 800ca80:	681b      	ldr	r3, [r3, #0]
 800ca82:	68b9      	ldr	r1, [r7, #8]
 800ca84:	4618      	mov	r0, r3
 800ca86:	f000 fa09 	bl	800ce9c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800ca8a:	68fb      	ldr	r3, [r7, #12]
 800ca8c:	681b      	ldr	r3, [r3, #0]
 800ca8e:	69da      	ldr	r2, [r3, #28]
 800ca90:	68fb      	ldr	r3, [r7, #12]
 800ca92:	681b      	ldr	r3, [r3, #0]
 800ca94:	f042 0208 	orr.w	r2, r2, #8
 800ca98:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800ca9a:	68fb      	ldr	r3, [r7, #12]
 800ca9c:	681b      	ldr	r3, [r3, #0]
 800ca9e:	69da      	ldr	r2, [r3, #28]
 800caa0:	68fb      	ldr	r3, [r7, #12]
 800caa2:	681b      	ldr	r3, [r3, #0]
 800caa4:	f022 0204 	bic.w	r2, r2, #4
 800caa8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800caaa:	68fb      	ldr	r3, [r7, #12]
 800caac:	681b      	ldr	r3, [r3, #0]
 800caae:	69d9      	ldr	r1, [r3, #28]
 800cab0:	68bb      	ldr	r3, [r7, #8]
 800cab2:	691a      	ldr	r2, [r3, #16]
 800cab4:	68fb      	ldr	r3, [r7, #12]
 800cab6:	681b      	ldr	r3, [r3, #0]
 800cab8:	430a      	orrs	r2, r1
 800caba:	61da      	str	r2, [r3, #28]
      break;
 800cabc:	e062      	b.n	800cb84 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800cabe:	68fb      	ldr	r3, [r7, #12]
 800cac0:	681b      	ldr	r3, [r3, #0]
 800cac2:	68b9      	ldr	r1, [r7, #8]
 800cac4:	4618      	mov	r0, r3
 800cac6:	f000 fa61 	bl	800cf8c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800caca:	68fb      	ldr	r3, [r7, #12]
 800cacc:	681b      	ldr	r3, [r3, #0]
 800cace:	69da      	ldr	r2, [r3, #28]
 800cad0:	68fb      	ldr	r3, [r7, #12]
 800cad2:	681b      	ldr	r3, [r3, #0]
 800cad4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800cad8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800cada:	68fb      	ldr	r3, [r7, #12]
 800cadc:	681b      	ldr	r3, [r3, #0]
 800cade:	69da      	ldr	r2, [r3, #28]
 800cae0:	68fb      	ldr	r3, [r7, #12]
 800cae2:	681b      	ldr	r3, [r3, #0]
 800cae4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800cae8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800caea:	68fb      	ldr	r3, [r7, #12]
 800caec:	681b      	ldr	r3, [r3, #0]
 800caee:	69d9      	ldr	r1, [r3, #28]
 800caf0:	68bb      	ldr	r3, [r7, #8]
 800caf2:	691b      	ldr	r3, [r3, #16]
 800caf4:	021a      	lsls	r2, r3, #8
 800caf6:	68fb      	ldr	r3, [r7, #12]
 800caf8:	681b      	ldr	r3, [r3, #0]
 800cafa:	430a      	orrs	r2, r1
 800cafc:	61da      	str	r2, [r3, #28]
      break;
 800cafe:	e041      	b.n	800cb84 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800cb00:	68fb      	ldr	r3, [r7, #12]
 800cb02:	681b      	ldr	r3, [r3, #0]
 800cb04:	68b9      	ldr	r1, [r7, #8]
 800cb06:	4618      	mov	r0, r3
 800cb08:	f000 fa9e 	bl	800d048 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800cb0c:	68fb      	ldr	r3, [r7, #12]
 800cb0e:	681b      	ldr	r3, [r3, #0]
 800cb10:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800cb12:	68fb      	ldr	r3, [r7, #12]
 800cb14:	681b      	ldr	r3, [r3, #0]
 800cb16:	f042 0208 	orr.w	r2, r2, #8
 800cb1a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800cb1c:	68fb      	ldr	r3, [r7, #12]
 800cb1e:	681b      	ldr	r3, [r3, #0]
 800cb20:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800cb22:	68fb      	ldr	r3, [r7, #12]
 800cb24:	681b      	ldr	r3, [r3, #0]
 800cb26:	f022 0204 	bic.w	r2, r2, #4
 800cb2a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800cb2c:	68fb      	ldr	r3, [r7, #12]
 800cb2e:	681b      	ldr	r3, [r3, #0]
 800cb30:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800cb32:	68bb      	ldr	r3, [r7, #8]
 800cb34:	691a      	ldr	r2, [r3, #16]
 800cb36:	68fb      	ldr	r3, [r7, #12]
 800cb38:	681b      	ldr	r3, [r3, #0]
 800cb3a:	430a      	orrs	r2, r1
 800cb3c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800cb3e:	e021      	b.n	800cb84 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800cb40:	68fb      	ldr	r3, [r7, #12]
 800cb42:	681b      	ldr	r3, [r3, #0]
 800cb44:	68b9      	ldr	r1, [r7, #8]
 800cb46:	4618      	mov	r0, r3
 800cb48:	f000 fad6 	bl	800d0f8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800cb4c:	68fb      	ldr	r3, [r7, #12]
 800cb4e:	681b      	ldr	r3, [r3, #0]
 800cb50:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800cb52:	68fb      	ldr	r3, [r7, #12]
 800cb54:	681b      	ldr	r3, [r3, #0]
 800cb56:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800cb5a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800cb5c:	68fb      	ldr	r3, [r7, #12]
 800cb5e:	681b      	ldr	r3, [r3, #0]
 800cb60:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800cb62:	68fb      	ldr	r3, [r7, #12]
 800cb64:	681b      	ldr	r3, [r3, #0]
 800cb66:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800cb6a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800cb6c:	68fb      	ldr	r3, [r7, #12]
 800cb6e:	681b      	ldr	r3, [r3, #0]
 800cb70:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800cb72:	68bb      	ldr	r3, [r7, #8]
 800cb74:	691b      	ldr	r3, [r3, #16]
 800cb76:	021a      	lsls	r2, r3, #8
 800cb78:	68fb      	ldr	r3, [r7, #12]
 800cb7a:	681b      	ldr	r3, [r3, #0]
 800cb7c:	430a      	orrs	r2, r1
 800cb7e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800cb80:	e000      	b.n	800cb84 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 800cb82:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800cb84:	68fb      	ldr	r3, [r7, #12]
 800cb86:	2200      	movs	r2, #0
 800cb88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800cb8c:	2300      	movs	r3, #0
}
 800cb8e:	4618      	mov	r0, r3
 800cb90:	3710      	adds	r7, #16
 800cb92:	46bd      	mov	sp, r7
 800cb94:	bd80      	pop	{r7, pc}
 800cb96:	bf00      	nop

0800cb98 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800cb98:	b480      	push	{r7}
 800cb9a:	b083      	sub	sp, #12
 800cb9c:	af00      	add	r7, sp, #0
 800cb9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800cba0:	bf00      	nop
 800cba2:	370c      	adds	r7, #12
 800cba4:	46bd      	mov	sp, r7
 800cba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbaa:	4770      	bx	lr

0800cbac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800cbac:	b480      	push	{r7}
 800cbae:	b083      	sub	sp, #12
 800cbb0:	af00      	add	r7, sp, #0
 800cbb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800cbb4:	bf00      	nop
 800cbb6:	370c      	adds	r7, #12
 800cbb8:	46bd      	mov	sp, r7
 800cbba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbbe:	4770      	bx	lr

0800cbc0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800cbc0:	b480      	push	{r7}
 800cbc2:	b083      	sub	sp, #12
 800cbc4:	af00      	add	r7, sp, #0
 800cbc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800cbc8:	bf00      	nop
 800cbca:	370c      	adds	r7, #12
 800cbcc:	46bd      	mov	sp, r7
 800cbce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbd2:	4770      	bx	lr

0800cbd4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800cbd4:	b480      	push	{r7}
 800cbd6:	b083      	sub	sp, #12
 800cbd8:	af00      	add	r7, sp, #0
 800cbda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800cbdc:	bf00      	nop
 800cbde:	370c      	adds	r7, #12
 800cbe0:	46bd      	mov	sp, r7
 800cbe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbe6:	4770      	bx	lr

0800cbe8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800cbe8:	b480      	push	{r7}
 800cbea:	b085      	sub	sp, #20
 800cbec:	af00      	add	r7, sp, #0
 800cbee:	6078      	str	r0, [r7, #4]
 800cbf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	681b      	ldr	r3, [r3, #0]
 800cbf6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	4a2a      	ldr	r2, [pc, #168]	; (800cca4 <TIM_Base_SetConfig+0xbc>)
 800cbfc:	4293      	cmp	r3, r2
 800cbfe:	d003      	beq.n	800cc08 <TIM_Base_SetConfig+0x20>
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cc06:	d108      	bne.n	800cc1a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800cc08:	68fb      	ldr	r3, [r7, #12]
 800cc0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cc0e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800cc10:	683b      	ldr	r3, [r7, #0]
 800cc12:	685b      	ldr	r3, [r3, #4]
 800cc14:	68fa      	ldr	r2, [r7, #12]
 800cc16:	4313      	orrs	r3, r2
 800cc18:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	4a21      	ldr	r2, [pc, #132]	; (800cca4 <TIM_Base_SetConfig+0xbc>)
 800cc1e:	4293      	cmp	r3, r2
 800cc20:	d00b      	beq.n	800cc3a <TIM_Base_SetConfig+0x52>
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cc28:	d007      	beq.n	800cc3a <TIM_Base_SetConfig+0x52>
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	4a1e      	ldr	r2, [pc, #120]	; (800cca8 <TIM_Base_SetConfig+0xc0>)
 800cc2e:	4293      	cmp	r3, r2
 800cc30:	d003      	beq.n	800cc3a <TIM_Base_SetConfig+0x52>
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	4a1d      	ldr	r2, [pc, #116]	; (800ccac <TIM_Base_SetConfig+0xc4>)
 800cc36:	4293      	cmp	r3, r2
 800cc38:	d108      	bne.n	800cc4c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800cc3a:	68fb      	ldr	r3, [r7, #12]
 800cc3c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cc40:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800cc42:	683b      	ldr	r3, [r7, #0]
 800cc44:	68db      	ldr	r3, [r3, #12]
 800cc46:	68fa      	ldr	r2, [r7, #12]
 800cc48:	4313      	orrs	r3, r2
 800cc4a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800cc4c:	68fb      	ldr	r3, [r7, #12]
 800cc4e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800cc52:	683b      	ldr	r3, [r7, #0]
 800cc54:	695b      	ldr	r3, [r3, #20]
 800cc56:	4313      	orrs	r3, r2
 800cc58:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	68fa      	ldr	r2, [r7, #12]
 800cc5e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800cc60:	683b      	ldr	r3, [r7, #0]
 800cc62:	689a      	ldr	r2, [r3, #8]
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800cc68:	683b      	ldr	r3, [r7, #0]
 800cc6a:	681a      	ldr	r2, [r3, #0]
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	4a0c      	ldr	r2, [pc, #48]	; (800cca4 <TIM_Base_SetConfig+0xbc>)
 800cc74:	4293      	cmp	r3, r2
 800cc76:	d007      	beq.n	800cc88 <TIM_Base_SetConfig+0xa0>
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	4a0b      	ldr	r2, [pc, #44]	; (800cca8 <TIM_Base_SetConfig+0xc0>)
 800cc7c:	4293      	cmp	r3, r2
 800cc7e:	d003      	beq.n	800cc88 <TIM_Base_SetConfig+0xa0>
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	4a0a      	ldr	r2, [pc, #40]	; (800ccac <TIM_Base_SetConfig+0xc4>)
 800cc84:	4293      	cmp	r3, r2
 800cc86:	d103      	bne.n	800cc90 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800cc88:	683b      	ldr	r3, [r7, #0]
 800cc8a:	691a      	ldr	r2, [r3, #16]
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	2201      	movs	r2, #1
 800cc94:	615a      	str	r2, [r3, #20]
}
 800cc96:	bf00      	nop
 800cc98:	3714      	adds	r7, #20
 800cc9a:	46bd      	mov	sp, r7
 800cc9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cca0:	4770      	bx	lr
 800cca2:	bf00      	nop
 800cca4:	40012c00 	.word	0x40012c00
 800cca8:	40014000 	.word	0x40014000
 800ccac:	40014400 	.word	0x40014400

0800ccb0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ccb0:	b480      	push	{r7}
 800ccb2:	b087      	sub	sp, #28
 800ccb4:	af00      	add	r7, sp, #0
 800ccb6:	6078      	str	r0, [r7, #4]
 800ccb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	6a1b      	ldr	r3, [r3, #32]
 800ccbe:	f023 0201 	bic.w	r2, r3, #1
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	6a1b      	ldr	r3, [r3, #32]
 800ccca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	685b      	ldr	r3, [r3, #4]
 800ccd0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	699b      	ldr	r3, [r3, #24]
 800ccd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800ccd8:	68fb      	ldr	r3, [r7, #12]
 800ccda:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ccde:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cce2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800cce4:	68fb      	ldr	r3, [r7, #12]
 800cce6:	f023 0303 	bic.w	r3, r3, #3
 800ccea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ccec:	683b      	ldr	r3, [r7, #0]
 800ccee:	681b      	ldr	r3, [r3, #0]
 800ccf0:	68fa      	ldr	r2, [r7, #12]
 800ccf2:	4313      	orrs	r3, r2
 800ccf4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ccf6:	697b      	ldr	r3, [r7, #20]
 800ccf8:	f023 0302 	bic.w	r3, r3, #2
 800ccfc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ccfe:	683b      	ldr	r3, [r7, #0]
 800cd00:	689b      	ldr	r3, [r3, #8]
 800cd02:	697a      	ldr	r2, [r7, #20]
 800cd04:	4313      	orrs	r3, r2
 800cd06:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	4a24      	ldr	r2, [pc, #144]	; (800cd9c <TIM_OC1_SetConfig+0xec>)
 800cd0c:	4293      	cmp	r3, r2
 800cd0e:	d007      	beq.n	800cd20 <TIM_OC1_SetConfig+0x70>
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	4a23      	ldr	r2, [pc, #140]	; (800cda0 <TIM_OC1_SetConfig+0xf0>)
 800cd14:	4293      	cmp	r3, r2
 800cd16:	d003      	beq.n	800cd20 <TIM_OC1_SetConfig+0x70>
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	4a22      	ldr	r2, [pc, #136]	; (800cda4 <TIM_OC1_SetConfig+0xf4>)
 800cd1c:	4293      	cmp	r3, r2
 800cd1e:	d10c      	bne.n	800cd3a <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800cd20:	697b      	ldr	r3, [r7, #20]
 800cd22:	f023 0308 	bic.w	r3, r3, #8
 800cd26:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800cd28:	683b      	ldr	r3, [r7, #0]
 800cd2a:	68db      	ldr	r3, [r3, #12]
 800cd2c:	697a      	ldr	r2, [r7, #20]
 800cd2e:	4313      	orrs	r3, r2
 800cd30:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800cd32:	697b      	ldr	r3, [r7, #20]
 800cd34:	f023 0304 	bic.w	r3, r3, #4
 800cd38:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	4a17      	ldr	r2, [pc, #92]	; (800cd9c <TIM_OC1_SetConfig+0xec>)
 800cd3e:	4293      	cmp	r3, r2
 800cd40:	d007      	beq.n	800cd52 <TIM_OC1_SetConfig+0xa2>
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	4a16      	ldr	r2, [pc, #88]	; (800cda0 <TIM_OC1_SetConfig+0xf0>)
 800cd46:	4293      	cmp	r3, r2
 800cd48:	d003      	beq.n	800cd52 <TIM_OC1_SetConfig+0xa2>
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	4a15      	ldr	r2, [pc, #84]	; (800cda4 <TIM_OC1_SetConfig+0xf4>)
 800cd4e:	4293      	cmp	r3, r2
 800cd50:	d111      	bne.n	800cd76 <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800cd52:	693b      	ldr	r3, [r7, #16]
 800cd54:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800cd58:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800cd5a:	693b      	ldr	r3, [r7, #16]
 800cd5c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800cd60:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800cd62:	683b      	ldr	r3, [r7, #0]
 800cd64:	695b      	ldr	r3, [r3, #20]
 800cd66:	693a      	ldr	r2, [r7, #16]
 800cd68:	4313      	orrs	r3, r2
 800cd6a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800cd6c:	683b      	ldr	r3, [r7, #0]
 800cd6e:	699b      	ldr	r3, [r3, #24]
 800cd70:	693a      	ldr	r2, [r7, #16]
 800cd72:	4313      	orrs	r3, r2
 800cd74:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	693a      	ldr	r2, [r7, #16]
 800cd7a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800cd7c:	687b      	ldr	r3, [r7, #4]
 800cd7e:	68fa      	ldr	r2, [r7, #12]
 800cd80:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800cd82:	683b      	ldr	r3, [r7, #0]
 800cd84:	685a      	ldr	r2, [r3, #4]
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	697a      	ldr	r2, [r7, #20]
 800cd8e:	621a      	str	r2, [r3, #32]
}
 800cd90:	bf00      	nop
 800cd92:	371c      	adds	r7, #28
 800cd94:	46bd      	mov	sp, r7
 800cd96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd9a:	4770      	bx	lr
 800cd9c:	40012c00 	.word	0x40012c00
 800cda0:	40014000 	.word	0x40014000
 800cda4:	40014400 	.word	0x40014400

0800cda8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800cda8:	b480      	push	{r7}
 800cdaa:	b087      	sub	sp, #28
 800cdac:	af00      	add	r7, sp, #0
 800cdae:	6078      	str	r0, [r7, #4]
 800cdb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	6a1b      	ldr	r3, [r3, #32]
 800cdb6:	f023 0210 	bic.w	r2, r3, #16
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	6a1b      	ldr	r3, [r3, #32]
 800cdc2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	685b      	ldr	r3, [r3, #4]
 800cdc8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	699b      	ldr	r3, [r3, #24]
 800cdce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800cdd0:	68fb      	ldr	r3, [r7, #12]
 800cdd2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800cdd6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800cdda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800cddc:	68fb      	ldr	r3, [r7, #12]
 800cdde:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cde2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cde4:	683b      	ldr	r3, [r7, #0]
 800cde6:	681b      	ldr	r3, [r3, #0]
 800cde8:	021b      	lsls	r3, r3, #8
 800cdea:	68fa      	ldr	r2, [r7, #12]
 800cdec:	4313      	orrs	r3, r2
 800cdee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800cdf0:	697b      	ldr	r3, [r7, #20]
 800cdf2:	f023 0320 	bic.w	r3, r3, #32
 800cdf6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800cdf8:	683b      	ldr	r3, [r7, #0]
 800cdfa:	689b      	ldr	r3, [r3, #8]
 800cdfc:	011b      	lsls	r3, r3, #4
 800cdfe:	697a      	ldr	r2, [r7, #20]
 800ce00:	4313      	orrs	r3, r2
 800ce02:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	4a22      	ldr	r2, [pc, #136]	; (800ce90 <TIM_OC2_SetConfig+0xe8>)
 800ce08:	4293      	cmp	r3, r2
 800ce0a:	d10d      	bne.n	800ce28 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800ce0c:	697b      	ldr	r3, [r7, #20]
 800ce0e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ce12:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800ce14:	683b      	ldr	r3, [r7, #0]
 800ce16:	68db      	ldr	r3, [r3, #12]
 800ce18:	011b      	lsls	r3, r3, #4
 800ce1a:	697a      	ldr	r2, [r7, #20]
 800ce1c:	4313      	orrs	r3, r2
 800ce1e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800ce20:	697b      	ldr	r3, [r7, #20]
 800ce22:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ce26:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	4a19      	ldr	r2, [pc, #100]	; (800ce90 <TIM_OC2_SetConfig+0xe8>)
 800ce2c:	4293      	cmp	r3, r2
 800ce2e:	d007      	beq.n	800ce40 <TIM_OC2_SetConfig+0x98>
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	4a18      	ldr	r2, [pc, #96]	; (800ce94 <TIM_OC2_SetConfig+0xec>)
 800ce34:	4293      	cmp	r3, r2
 800ce36:	d003      	beq.n	800ce40 <TIM_OC2_SetConfig+0x98>
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	4a17      	ldr	r2, [pc, #92]	; (800ce98 <TIM_OC2_SetConfig+0xf0>)
 800ce3c:	4293      	cmp	r3, r2
 800ce3e:	d113      	bne.n	800ce68 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800ce40:	693b      	ldr	r3, [r7, #16]
 800ce42:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800ce46:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800ce48:	693b      	ldr	r3, [r7, #16]
 800ce4a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800ce4e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800ce50:	683b      	ldr	r3, [r7, #0]
 800ce52:	695b      	ldr	r3, [r3, #20]
 800ce54:	009b      	lsls	r3, r3, #2
 800ce56:	693a      	ldr	r2, [r7, #16]
 800ce58:	4313      	orrs	r3, r2
 800ce5a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800ce5c:	683b      	ldr	r3, [r7, #0]
 800ce5e:	699b      	ldr	r3, [r3, #24]
 800ce60:	009b      	lsls	r3, r3, #2
 800ce62:	693a      	ldr	r2, [r7, #16]
 800ce64:	4313      	orrs	r3, r2
 800ce66:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	693a      	ldr	r2, [r7, #16]
 800ce6c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ce6e:	687b      	ldr	r3, [r7, #4]
 800ce70:	68fa      	ldr	r2, [r7, #12]
 800ce72:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800ce74:	683b      	ldr	r3, [r7, #0]
 800ce76:	685a      	ldr	r2, [r3, #4]
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	697a      	ldr	r2, [r7, #20]
 800ce80:	621a      	str	r2, [r3, #32]
}
 800ce82:	bf00      	nop
 800ce84:	371c      	adds	r7, #28
 800ce86:	46bd      	mov	sp, r7
 800ce88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce8c:	4770      	bx	lr
 800ce8e:	bf00      	nop
 800ce90:	40012c00 	.word	0x40012c00
 800ce94:	40014000 	.word	0x40014000
 800ce98:	40014400 	.word	0x40014400

0800ce9c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ce9c:	b480      	push	{r7}
 800ce9e:	b087      	sub	sp, #28
 800cea0:	af00      	add	r7, sp, #0
 800cea2:	6078      	str	r0, [r7, #4]
 800cea4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800cea6:	687b      	ldr	r3, [r7, #4]
 800cea8:	6a1b      	ldr	r3, [r3, #32]
 800ceaa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800ceae:	687b      	ldr	r3, [r7, #4]
 800ceb0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	6a1b      	ldr	r3, [r3, #32]
 800ceb6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	685b      	ldr	r3, [r3, #4]
 800cebc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800cebe:	687b      	ldr	r3, [r7, #4]
 800cec0:	69db      	ldr	r3, [r3, #28]
 800cec2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800cec4:	68fb      	ldr	r3, [r7, #12]
 800cec6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ceca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cece:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ced0:	68fb      	ldr	r3, [r7, #12]
 800ced2:	f023 0303 	bic.w	r3, r3, #3
 800ced6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ced8:	683b      	ldr	r3, [r7, #0]
 800ceda:	681b      	ldr	r3, [r3, #0]
 800cedc:	68fa      	ldr	r2, [r7, #12]
 800cede:	4313      	orrs	r3, r2
 800cee0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800cee2:	697b      	ldr	r3, [r7, #20]
 800cee4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800cee8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ceea:	683b      	ldr	r3, [r7, #0]
 800ceec:	689b      	ldr	r3, [r3, #8]
 800ceee:	021b      	lsls	r3, r3, #8
 800cef0:	697a      	ldr	r2, [r7, #20]
 800cef2:	4313      	orrs	r3, r2
 800cef4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	4a21      	ldr	r2, [pc, #132]	; (800cf80 <TIM_OC3_SetConfig+0xe4>)
 800cefa:	4293      	cmp	r3, r2
 800cefc:	d10d      	bne.n	800cf1a <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800cefe:	697b      	ldr	r3, [r7, #20]
 800cf00:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800cf04:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800cf06:	683b      	ldr	r3, [r7, #0]
 800cf08:	68db      	ldr	r3, [r3, #12]
 800cf0a:	021b      	lsls	r3, r3, #8
 800cf0c:	697a      	ldr	r2, [r7, #20]
 800cf0e:	4313      	orrs	r3, r2
 800cf10:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800cf12:	697b      	ldr	r3, [r7, #20]
 800cf14:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800cf18:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	4a18      	ldr	r2, [pc, #96]	; (800cf80 <TIM_OC3_SetConfig+0xe4>)
 800cf1e:	4293      	cmp	r3, r2
 800cf20:	d007      	beq.n	800cf32 <TIM_OC3_SetConfig+0x96>
 800cf22:	687b      	ldr	r3, [r7, #4]
 800cf24:	4a17      	ldr	r2, [pc, #92]	; (800cf84 <TIM_OC3_SetConfig+0xe8>)
 800cf26:	4293      	cmp	r3, r2
 800cf28:	d003      	beq.n	800cf32 <TIM_OC3_SetConfig+0x96>
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	4a16      	ldr	r2, [pc, #88]	; (800cf88 <TIM_OC3_SetConfig+0xec>)
 800cf2e:	4293      	cmp	r3, r2
 800cf30:	d113      	bne.n	800cf5a <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800cf32:	693b      	ldr	r3, [r7, #16]
 800cf34:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800cf38:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800cf3a:	693b      	ldr	r3, [r7, #16]
 800cf3c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800cf40:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800cf42:	683b      	ldr	r3, [r7, #0]
 800cf44:	695b      	ldr	r3, [r3, #20]
 800cf46:	011b      	lsls	r3, r3, #4
 800cf48:	693a      	ldr	r2, [r7, #16]
 800cf4a:	4313      	orrs	r3, r2
 800cf4c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800cf4e:	683b      	ldr	r3, [r7, #0]
 800cf50:	699b      	ldr	r3, [r3, #24]
 800cf52:	011b      	lsls	r3, r3, #4
 800cf54:	693a      	ldr	r2, [r7, #16]
 800cf56:	4313      	orrs	r3, r2
 800cf58:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	693a      	ldr	r2, [r7, #16]
 800cf5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	68fa      	ldr	r2, [r7, #12]
 800cf64:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800cf66:	683b      	ldr	r3, [r7, #0]
 800cf68:	685a      	ldr	r2, [r3, #4]
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	697a      	ldr	r2, [r7, #20]
 800cf72:	621a      	str	r2, [r3, #32]
}
 800cf74:	bf00      	nop
 800cf76:	371c      	adds	r7, #28
 800cf78:	46bd      	mov	sp, r7
 800cf7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf7e:	4770      	bx	lr
 800cf80:	40012c00 	.word	0x40012c00
 800cf84:	40014000 	.word	0x40014000
 800cf88:	40014400 	.word	0x40014400

0800cf8c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800cf8c:	b480      	push	{r7}
 800cf8e:	b087      	sub	sp, #28
 800cf90:	af00      	add	r7, sp, #0
 800cf92:	6078      	str	r0, [r7, #4]
 800cf94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	6a1b      	ldr	r3, [r3, #32]
 800cf9a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	6a1b      	ldr	r3, [r3, #32]
 800cfa6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	685b      	ldr	r3, [r3, #4]
 800cfac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	69db      	ldr	r3, [r3, #28]
 800cfb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800cfb4:	68fb      	ldr	r3, [r7, #12]
 800cfb6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800cfba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800cfbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800cfc0:	68fb      	ldr	r3, [r7, #12]
 800cfc2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cfc6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cfc8:	683b      	ldr	r3, [r7, #0]
 800cfca:	681b      	ldr	r3, [r3, #0]
 800cfcc:	021b      	lsls	r3, r3, #8
 800cfce:	68fa      	ldr	r2, [r7, #12]
 800cfd0:	4313      	orrs	r3, r2
 800cfd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800cfd4:	693b      	ldr	r3, [r7, #16]
 800cfd6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800cfda:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800cfdc:	683b      	ldr	r3, [r7, #0]
 800cfde:	689b      	ldr	r3, [r3, #8]
 800cfe0:	031b      	lsls	r3, r3, #12
 800cfe2:	693a      	ldr	r2, [r7, #16]
 800cfe4:	4313      	orrs	r3, r2
 800cfe6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	4a14      	ldr	r2, [pc, #80]	; (800d03c <TIM_OC4_SetConfig+0xb0>)
 800cfec:	4293      	cmp	r3, r2
 800cfee:	d007      	beq.n	800d000 <TIM_OC4_SetConfig+0x74>
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	4a13      	ldr	r2, [pc, #76]	; (800d040 <TIM_OC4_SetConfig+0xb4>)
 800cff4:	4293      	cmp	r3, r2
 800cff6:	d003      	beq.n	800d000 <TIM_OC4_SetConfig+0x74>
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	4a12      	ldr	r2, [pc, #72]	; (800d044 <TIM_OC4_SetConfig+0xb8>)
 800cffc:	4293      	cmp	r3, r2
 800cffe:	d109      	bne.n	800d014 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800d000:	697b      	ldr	r3, [r7, #20]
 800d002:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800d006:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800d008:	683b      	ldr	r3, [r7, #0]
 800d00a:	695b      	ldr	r3, [r3, #20]
 800d00c:	019b      	lsls	r3, r3, #6
 800d00e:	697a      	ldr	r2, [r7, #20]
 800d010:	4313      	orrs	r3, r2
 800d012:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	697a      	ldr	r2, [r7, #20]
 800d018:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	68fa      	ldr	r2, [r7, #12]
 800d01e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800d020:	683b      	ldr	r3, [r7, #0]
 800d022:	685a      	ldr	r2, [r3, #4]
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	693a      	ldr	r2, [r7, #16]
 800d02c:	621a      	str	r2, [r3, #32]
}
 800d02e:	bf00      	nop
 800d030:	371c      	adds	r7, #28
 800d032:	46bd      	mov	sp, r7
 800d034:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d038:	4770      	bx	lr
 800d03a:	bf00      	nop
 800d03c:	40012c00 	.word	0x40012c00
 800d040:	40014000 	.word	0x40014000
 800d044:	40014400 	.word	0x40014400

0800d048 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800d048:	b480      	push	{r7}
 800d04a:	b087      	sub	sp, #28
 800d04c:	af00      	add	r7, sp, #0
 800d04e:	6078      	str	r0, [r7, #4]
 800d050:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800d052:	687b      	ldr	r3, [r7, #4]
 800d054:	6a1b      	ldr	r3, [r3, #32]
 800d056:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	6a1b      	ldr	r3, [r3, #32]
 800d062:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d064:	687b      	ldr	r3, [r7, #4]
 800d066:	685b      	ldr	r3, [r3, #4]
 800d068:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d06e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800d070:	68fb      	ldr	r3, [r7, #12]
 800d072:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d076:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d07a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d07c:	683b      	ldr	r3, [r7, #0]
 800d07e:	681b      	ldr	r3, [r3, #0]
 800d080:	68fa      	ldr	r2, [r7, #12]
 800d082:	4313      	orrs	r3, r2
 800d084:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800d086:	693b      	ldr	r3, [r7, #16]
 800d088:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800d08c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800d08e:	683b      	ldr	r3, [r7, #0]
 800d090:	689b      	ldr	r3, [r3, #8]
 800d092:	041b      	lsls	r3, r3, #16
 800d094:	693a      	ldr	r2, [r7, #16]
 800d096:	4313      	orrs	r3, r2
 800d098:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	4a13      	ldr	r2, [pc, #76]	; (800d0ec <TIM_OC5_SetConfig+0xa4>)
 800d09e:	4293      	cmp	r3, r2
 800d0a0:	d007      	beq.n	800d0b2 <TIM_OC5_SetConfig+0x6a>
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	4a12      	ldr	r2, [pc, #72]	; (800d0f0 <TIM_OC5_SetConfig+0xa8>)
 800d0a6:	4293      	cmp	r3, r2
 800d0a8:	d003      	beq.n	800d0b2 <TIM_OC5_SetConfig+0x6a>
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	4a11      	ldr	r2, [pc, #68]	; (800d0f4 <TIM_OC5_SetConfig+0xac>)
 800d0ae:	4293      	cmp	r3, r2
 800d0b0:	d109      	bne.n	800d0c6 <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800d0b2:	697b      	ldr	r3, [r7, #20]
 800d0b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d0b8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800d0ba:	683b      	ldr	r3, [r7, #0]
 800d0bc:	695b      	ldr	r3, [r3, #20]
 800d0be:	021b      	lsls	r3, r3, #8
 800d0c0:	697a      	ldr	r2, [r7, #20]
 800d0c2:	4313      	orrs	r3, r2
 800d0c4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	697a      	ldr	r2, [r7, #20]
 800d0ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	68fa      	ldr	r2, [r7, #12]
 800d0d0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800d0d2:	683b      	ldr	r3, [r7, #0]
 800d0d4:	685a      	ldr	r2, [r3, #4]
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	693a      	ldr	r2, [r7, #16]
 800d0de:	621a      	str	r2, [r3, #32]
}
 800d0e0:	bf00      	nop
 800d0e2:	371c      	adds	r7, #28
 800d0e4:	46bd      	mov	sp, r7
 800d0e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0ea:	4770      	bx	lr
 800d0ec:	40012c00 	.word	0x40012c00
 800d0f0:	40014000 	.word	0x40014000
 800d0f4:	40014400 	.word	0x40014400

0800d0f8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800d0f8:	b480      	push	{r7}
 800d0fa:	b087      	sub	sp, #28
 800d0fc:	af00      	add	r7, sp, #0
 800d0fe:	6078      	str	r0, [r7, #4]
 800d100:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	6a1b      	ldr	r3, [r3, #32]
 800d106:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	6a1b      	ldr	r3, [r3, #32]
 800d112:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	685b      	ldr	r3, [r3, #4]
 800d118:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d11e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800d120:	68fb      	ldr	r3, [r7, #12]
 800d122:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800d126:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d12a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d12c:	683b      	ldr	r3, [r7, #0]
 800d12e:	681b      	ldr	r3, [r3, #0]
 800d130:	021b      	lsls	r3, r3, #8
 800d132:	68fa      	ldr	r2, [r7, #12]
 800d134:	4313      	orrs	r3, r2
 800d136:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800d138:	693b      	ldr	r3, [r7, #16]
 800d13a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800d13e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800d140:	683b      	ldr	r3, [r7, #0]
 800d142:	689b      	ldr	r3, [r3, #8]
 800d144:	051b      	lsls	r3, r3, #20
 800d146:	693a      	ldr	r2, [r7, #16]
 800d148:	4313      	orrs	r3, r2
 800d14a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	4a14      	ldr	r2, [pc, #80]	; (800d1a0 <TIM_OC6_SetConfig+0xa8>)
 800d150:	4293      	cmp	r3, r2
 800d152:	d007      	beq.n	800d164 <TIM_OC6_SetConfig+0x6c>
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	4a13      	ldr	r2, [pc, #76]	; (800d1a4 <TIM_OC6_SetConfig+0xac>)
 800d158:	4293      	cmp	r3, r2
 800d15a:	d003      	beq.n	800d164 <TIM_OC6_SetConfig+0x6c>
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	4a12      	ldr	r2, [pc, #72]	; (800d1a8 <TIM_OC6_SetConfig+0xb0>)
 800d160:	4293      	cmp	r3, r2
 800d162:	d109      	bne.n	800d178 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800d164:	697b      	ldr	r3, [r7, #20]
 800d166:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800d16a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800d16c:	683b      	ldr	r3, [r7, #0]
 800d16e:	695b      	ldr	r3, [r3, #20]
 800d170:	029b      	lsls	r3, r3, #10
 800d172:	697a      	ldr	r2, [r7, #20]
 800d174:	4313      	orrs	r3, r2
 800d176:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	697a      	ldr	r2, [r7, #20]
 800d17c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	68fa      	ldr	r2, [r7, #12]
 800d182:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800d184:	683b      	ldr	r3, [r7, #0]
 800d186:	685a      	ldr	r2, [r3, #4]
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	693a      	ldr	r2, [r7, #16]
 800d190:	621a      	str	r2, [r3, #32]
}
 800d192:	bf00      	nop
 800d194:	371c      	adds	r7, #28
 800d196:	46bd      	mov	sp, r7
 800d198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d19c:	4770      	bx	lr
 800d19e:	bf00      	nop
 800d1a0:	40012c00 	.word	0x40012c00
 800d1a4:	40014000 	.word	0x40014000
 800d1a8:	40014400 	.word	0x40014400

0800d1ac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d1ac:	b480      	push	{r7}
 800d1ae:	b085      	sub	sp, #20
 800d1b0:	af00      	add	r7, sp, #0
 800d1b2:	6078      	str	r0, [r7, #4]
 800d1b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d1bc:	2b01      	cmp	r3, #1
 800d1be:	d101      	bne.n	800d1c4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d1c0:	2302      	movs	r3, #2
 800d1c2:	e04f      	b.n	800d264 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	2201      	movs	r2, #1
 800d1c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	2202      	movs	r2, #2
 800d1d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	681b      	ldr	r3, [r3, #0]
 800d1d8:	685b      	ldr	r3, [r3, #4]
 800d1da:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d1dc:	687b      	ldr	r3, [r7, #4]
 800d1de:	681b      	ldr	r3, [r3, #0]
 800d1e0:	689b      	ldr	r3, [r3, #8]
 800d1e2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d1e4:	687b      	ldr	r3, [r7, #4]
 800d1e6:	681b      	ldr	r3, [r3, #0]
 800d1e8:	4a21      	ldr	r2, [pc, #132]	; (800d270 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800d1ea:	4293      	cmp	r3, r2
 800d1ec:	d108      	bne.n	800d200 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800d1ee:	68fb      	ldr	r3, [r7, #12]
 800d1f0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800d1f4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d1f6:	683b      	ldr	r3, [r7, #0]
 800d1f8:	685b      	ldr	r3, [r3, #4]
 800d1fa:	68fa      	ldr	r2, [r7, #12]
 800d1fc:	4313      	orrs	r3, r2
 800d1fe:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d200:	68fb      	ldr	r3, [r7, #12]
 800d202:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d206:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d208:	683b      	ldr	r3, [r7, #0]
 800d20a:	681b      	ldr	r3, [r3, #0]
 800d20c:	68fa      	ldr	r2, [r7, #12]
 800d20e:	4313      	orrs	r3, r2
 800d210:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	681b      	ldr	r3, [r3, #0]
 800d216:	68fa      	ldr	r2, [r7, #12]
 800d218:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	681b      	ldr	r3, [r3, #0]
 800d21e:	4a14      	ldr	r2, [pc, #80]	; (800d270 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800d220:	4293      	cmp	r3, r2
 800d222:	d009      	beq.n	800d238 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	681b      	ldr	r3, [r3, #0]
 800d228:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d22c:	d004      	beq.n	800d238 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	681b      	ldr	r3, [r3, #0]
 800d232:	4a10      	ldr	r2, [pc, #64]	; (800d274 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800d234:	4293      	cmp	r3, r2
 800d236:	d10c      	bne.n	800d252 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d238:	68bb      	ldr	r3, [r7, #8]
 800d23a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d23e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d240:	683b      	ldr	r3, [r7, #0]
 800d242:	689b      	ldr	r3, [r3, #8]
 800d244:	68ba      	ldr	r2, [r7, #8]
 800d246:	4313      	orrs	r3, r2
 800d248:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	681b      	ldr	r3, [r3, #0]
 800d24e:	68ba      	ldr	r2, [r7, #8]
 800d250:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	2201      	movs	r2, #1
 800d256:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	2200      	movs	r2, #0
 800d25e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d262:	2300      	movs	r3, #0
}
 800d264:	4618      	mov	r0, r3
 800d266:	3714      	adds	r7, #20
 800d268:	46bd      	mov	sp, r7
 800d26a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d26e:	4770      	bx	lr
 800d270:	40012c00 	.word	0x40012c00
 800d274:	40014000 	.word	0x40014000

0800d278 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800d278:	b480      	push	{r7}
 800d27a:	b085      	sub	sp, #20
 800d27c:	af00      	add	r7, sp, #0
 800d27e:	6078      	str	r0, [r7, #4]
 800d280:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800d282:	2300      	movs	r3, #0
 800d284:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800d286:	687b      	ldr	r3, [r7, #4]
 800d288:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d28c:	2b01      	cmp	r3, #1
 800d28e:	d101      	bne.n	800d294 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800d290:	2302      	movs	r3, #2
 800d292:	e060      	b.n	800d356 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	2201      	movs	r2, #1
 800d298:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800d29c:	68fb      	ldr	r3, [r7, #12]
 800d29e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800d2a2:	683b      	ldr	r3, [r7, #0]
 800d2a4:	68db      	ldr	r3, [r3, #12]
 800d2a6:	4313      	orrs	r3, r2
 800d2a8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800d2aa:	68fb      	ldr	r3, [r7, #12]
 800d2ac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800d2b0:	683b      	ldr	r3, [r7, #0]
 800d2b2:	689b      	ldr	r3, [r3, #8]
 800d2b4:	4313      	orrs	r3, r2
 800d2b6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800d2b8:	68fb      	ldr	r3, [r7, #12]
 800d2ba:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800d2be:	683b      	ldr	r3, [r7, #0]
 800d2c0:	685b      	ldr	r3, [r3, #4]
 800d2c2:	4313      	orrs	r3, r2
 800d2c4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800d2c6:	68fb      	ldr	r3, [r7, #12]
 800d2c8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800d2cc:	683b      	ldr	r3, [r7, #0]
 800d2ce:	681b      	ldr	r3, [r3, #0]
 800d2d0:	4313      	orrs	r3, r2
 800d2d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800d2d4:	68fb      	ldr	r3, [r7, #12]
 800d2d6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d2da:	683b      	ldr	r3, [r7, #0]
 800d2dc:	691b      	ldr	r3, [r3, #16]
 800d2de:	4313      	orrs	r3, r2
 800d2e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800d2e2:	68fb      	ldr	r3, [r7, #12]
 800d2e4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800d2e8:	683b      	ldr	r3, [r7, #0]
 800d2ea:	695b      	ldr	r3, [r3, #20]
 800d2ec:	4313      	orrs	r3, r2
 800d2ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800d2f0:	68fb      	ldr	r3, [r7, #12]
 800d2f2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800d2f6:	683b      	ldr	r3, [r7, #0]
 800d2f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d2fa:	4313      	orrs	r3, r2
 800d2fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800d2fe:	68fb      	ldr	r3, [r7, #12]
 800d300:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800d304:	683b      	ldr	r3, [r7, #0]
 800d306:	699b      	ldr	r3, [r3, #24]
 800d308:	041b      	lsls	r3, r3, #16
 800d30a:	4313      	orrs	r3, r2
 800d30c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800d30e:	687b      	ldr	r3, [r7, #4]
 800d310:	681b      	ldr	r3, [r3, #0]
 800d312:	4a14      	ldr	r2, [pc, #80]	; (800d364 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 800d314:	4293      	cmp	r3, r2
 800d316:	d115      	bne.n	800d344 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800d318:	68fb      	ldr	r3, [r7, #12]
 800d31a:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800d31e:	683b      	ldr	r3, [r7, #0]
 800d320:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d322:	051b      	lsls	r3, r3, #20
 800d324:	4313      	orrs	r3, r2
 800d326:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800d328:	68fb      	ldr	r3, [r7, #12]
 800d32a:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800d32e:	683b      	ldr	r3, [r7, #0]
 800d330:	69db      	ldr	r3, [r3, #28]
 800d332:	4313      	orrs	r3, r2
 800d334:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800d336:	68fb      	ldr	r3, [r7, #12]
 800d338:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800d33c:	683b      	ldr	r3, [r7, #0]
 800d33e:	6a1b      	ldr	r3, [r3, #32]
 800d340:	4313      	orrs	r3, r2
 800d342:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	681b      	ldr	r3, [r3, #0]
 800d348:	68fa      	ldr	r2, [r7, #12]
 800d34a:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	2200      	movs	r2, #0
 800d350:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d354:	2300      	movs	r3, #0
}
 800d356:	4618      	mov	r0, r3
 800d358:	3714      	adds	r7, #20
 800d35a:	46bd      	mov	sp, r7
 800d35c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d360:	4770      	bx	lr
 800d362:	bf00      	nop
 800d364:	40012c00 	.word	0x40012c00

0800d368 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d368:	b480      	push	{r7}
 800d36a:	b083      	sub	sp, #12
 800d36c:	af00      	add	r7, sp, #0
 800d36e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d370:	bf00      	nop
 800d372:	370c      	adds	r7, #12
 800d374:	46bd      	mov	sp, r7
 800d376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d37a:	4770      	bx	lr

0800d37c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d37c:	b480      	push	{r7}
 800d37e:	b083      	sub	sp, #12
 800d380:	af00      	add	r7, sp, #0
 800d382:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d384:	bf00      	nop
 800d386:	370c      	adds	r7, #12
 800d388:	46bd      	mov	sp, r7
 800d38a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d38e:	4770      	bx	lr

0800d390 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800d390:	b480      	push	{r7}
 800d392:	b083      	sub	sp, #12
 800d394:	af00      	add	r7, sp, #0
 800d396:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800d398:	bf00      	nop
 800d39a:	370c      	adds	r7, #12
 800d39c:	46bd      	mov	sp, r7
 800d39e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3a2:	4770      	bx	lr

0800d3a4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d3a4:	b580      	push	{r7, lr}
 800d3a6:	b082      	sub	sp, #8
 800d3a8:	af00      	add	r7, sp, #0
 800d3aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	2b00      	cmp	r3, #0
 800d3b0:	d101      	bne.n	800d3b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d3b2:	2301      	movs	r3, #1
 800d3b4:	e040      	b.n	800d438 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	d106      	bne.n	800d3cc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	2200      	movs	r2, #0
 800d3c2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d3c6:	6878      	ldr	r0, [r7, #4]
 800d3c8:	f7f5 f99a 	bl	8002700 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	2224      	movs	r2, #36	; 0x24
 800d3d0:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800d3d2:	687b      	ldr	r3, [r7, #4]
 800d3d4:	681b      	ldr	r3, [r3, #0]
 800d3d6:	681a      	ldr	r2, [r3, #0]
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	681b      	ldr	r3, [r3, #0]
 800d3dc:	f022 0201 	bic.w	r2, r2, #1
 800d3e0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800d3e2:	6878      	ldr	r0, [r7, #4]
 800d3e4:	f000 f82c 	bl	800d440 <UART_SetConfig>
 800d3e8:	4603      	mov	r3, r0
 800d3ea:	2b01      	cmp	r3, #1
 800d3ec:	d101      	bne.n	800d3f2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800d3ee:	2301      	movs	r3, #1
 800d3f0:	e022      	b.n	800d438 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d3f6:	2b00      	cmp	r3, #0
 800d3f8:	d002      	beq.n	800d400 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800d3fa:	6878      	ldr	r0, [r7, #4]
 800d3fc:	f000 fa2c 	bl	800d858 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	681b      	ldr	r3, [r3, #0]
 800d404:	685a      	ldr	r2, [r3, #4]
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	681b      	ldr	r3, [r3, #0]
 800d40a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800d40e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	681b      	ldr	r3, [r3, #0]
 800d414:	689a      	ldr	r2, [r3, #8]
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	681b      	ldr	r3, [r3, #0]
 800d41a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800d41e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800d420:	687b      	ldr	r3, [r7, #4]
 800d422:	681b      	ldr	r3, [r3, #0]
 800d424:	681a      	ldr	r2, [r3, #0]
 800d426:	687b      	ldr	r3, [r7, #4]
 800d428:	681b      	ldr	r3, [r3, #0]
 800d42a:	f042 0201 	orr.w	r2, r2, #1
 800d42e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800d430:	6878      	ldr	r0, [r7, #4]
 800d432:	f000 fab3 	bl	800d99c <UART_CheckIdleState>
 800d436:	4603      	mov	r3, r0
}
 800d438:	4618      	mov	r0, r3
 800d43a:	3708      	adds	r7, #8
 800d43c:	46bd      	mov	sp, r7
 800d43e:	bd80      	pop	{r7, pc}

0800d440 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d440:	b5b0      	push	{r4, r5, r7, lr}
 800d442:	b088      	sub	sp, #32
 800d444:	af00      	add	r7, sp, #0
 800d446:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800d448:	2300      	movs	r3, #0
 800d44a:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	689a      	ldr	r2, [r3, #8]
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	691b      	ldr	r3, [r3, #16]
 800d454:	431a      	orrs	r2, r3
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	695b      	ldr	r3, [r3, #20]
 800d45a:	431a      	orrs	r2, r3
 800d45c:	687b      	ldr	r3, [r7, #4]
 800d45e:	69db      	ldr	r3, [r3, #28]
 800d460:	4313      	orrs	r3, r2
 800d462:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	681b      	ldr	r3, [r3, #0]
 800d468:	681a      	ldr	r2, [r3, #0]
 800d46a:	4baf      	ldr	r3, [pc, #700]	; (800d728 <UART_SetConfig+0x2e8>)
 800d46c:	4013      	ands	r3, r2
 800d46e:	687a      	ldr	r2, [r7, #4]
 800d470:	6812      	ldr	r2, [r2, #0]
 800d472:	69f9      	ldr	r1, [r7, #28]
 800d474:	430b      	orrs	r3, r1
 800d476:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	681b      	ldr	r3, [r3, #0]
 800d47c:	685b      	ldr	r3, [r3, #4]
 800d47e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	68da      	ldr	r2, [r3, #12]
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	681b      	ldr	r3, [r3, #0]
 800d48a:	430a      	orrs	r2, r1
 800d48c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	699b      	ldr	r3, [r3, #24]
 800d492:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	681b      	ldr	r3, [r3, #0]
 800d498:	4aa4      	ldr	r2, [pc, #656]	; (800d72c <UART_SetConfig+0x2ec>)
 800d49a:	4293      	cmp	r3, r2
 800d49c:	d004      	beq.n	800d4a8 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	6a1b      	ldr	r3, [r3, #32]
 800d4a2:	69fa      	ldr	r2, [r7, #28]
 800d4a4:	4313      	orrs	r3, r2
 800d4a6:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	681b      	ldr	r3, [r3, #0]
 800d4ac:	689b      	ldr	r3, [r3, #8]
 800d4ae:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	681b      	ldr	r3, [r3, #0]
 800d4b6:	69fa      	ldr	r2, [r7, #28]
 800d4b8:	430a      	orrs	r2, r1
 800d4ba:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	681b      	ldr	r3, [r3, #0]
 800d4c0:	4a9b      	ldr	r2, [pc, #620]	; (800d730 <UART_SetConfig+0x2f0>)
 800d4c2:	4293      	cmp	r3, r2
 800d4c4:	d121      	bne.n	800d50a <UART_SetConfig+0xca>
 800d4c6:	4b9b      	ldr	r3, [pc, #620]	; (800d734 <UART_SetConfig+0x2f4>)
 800d4c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d4cc:	f003 0303 	and.w	r3, r3, #3
 800d4d0:	2b03      	cmp	r3, #3
 800d4d2:	d817      	bhi.n	800d504 <UART_SetConfig+0xc4>
 800d4d4:	a201      	add	r2, pc, #4	; (adr r2, 800d4dc <UART_SetConfig+0x9c>)
 800d4d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d4da:	bf00      	nop
 800d4dc:	0800d4ed 	.word	0x0800d4ed
 800d4e0:	0800d4f9 	.word	0x0800d4f9
 800d4e4:	0800d4f3 	.word	0x0800d4f3
 800d4e8:	0800d4ff 	.word	0x0800d4ff
 800d4ec:	2301      	movs	r3, #1
 800d4ee:	76fb      	strb	r3, [r7, #27]
 800d4f0:	e070      	b.n	800d5d4 <UART_SetConfig+0x194>
 800d4f2:	2302      	movs	r3, #2
 800d4f4:	76fb      	strb	r3, [r7, #27]
 800d4f6:	e06d      	b.n	800d5d4 <UART_SetConfig+0x194>
 800d4f8:	2304      	movs	r3, #4
 800d4fa:	76fb      	strb	r3, [r7, #27]
 800d4fc:	e06a      	b.n	800d5d4 <UART_SetConfig+0x194>
 800d4fe:	2308      	movs	r3, #8
 800d500:	76fb      	strb	r3, [r7, #27]
 800d502:	e067      	b.n	800d5d4 <UART_SetConfig+0x194>
 800d504:	2310      	movs	r3, #16
 800d506:	76fb      	strb	r3, [r7, #27]
 800d508:	e064      	b.n	800d5d4 <UART_SetConfig+0x194>
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	681b      	ldr	r3, [r3, #0]
 800d50e:	4a8a      	ldr	r2, [pc, #552]	; (800d738 <UART_SetConfig+0x2f8>)
 800d510:	4293      	cmp	r3, r2
 800d512:	d132      	bne.n	800d57a <UART_SetConfig+0x13a>
 800d514:	4b87      	ldr	r3, [pc, #540]	; (800d734 <UART_SetConfig+0x2f4>)
 800d516:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d51a:	f003 030c 	and.w	r3, r3, #12
 800d51e:	2b0c      	cmp	r3, #12
 800d520:	d828      	bhi.n	800d574 <UART_SetConfig+0x134>
 800d522:	a201      	add	r2, pc, #4	; (adr r2, 800d528 <UART_SetConfig+0xe8>)
 800d524:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d528:	0800d55d 	.word	0x0800d55d
 800d52c:	0800d575 	.word	0x0800d575
 800d530:	0800d575 	.word	0x0800d575
 800d534:	0800d575 	.word	0x0800d575
 800d538:	0800d569 	.word	0x0800d569
 800d53c:	0800d575 	.word	0x0800d575
 800d540:	0800d575 	.word	0x0800d575
 800d544:	0800d575 	.word	0x0800d575
 800d548:	0800d563 	.word	0x0800d563
 800d54c:	0800d575 	.word	0x0800d575
 800d550:	0800d575 	.word	0x0800d575
 800d554:	0800d575 	.word	0x0800d575
 800d558:	0800d56f 	.word	0x0800d56f
 800d55c:	2300      	movs	r3, #0
 800d55e:	76fb      	strb	r3, [r7, #27]
 800d560:	e038      	b.n	800d5d4 <UART_SetConfig+0x194>
 800d562:	2302      	movs	r3, #2
 800d564:	76fb      	strb	r3, [r7, #27]
 800d566:	e035      	b.n	800d5d4 <UART_SetConfig+0x194>
 800d568:	2304      	movs	r3, #4
 800d56a:	76fb      	strb	r3, [r7, #27]
 800d56c:	e032      	b.n	800d5d4 <UART_SetConfig+0x194>
 800d56e:	2308      	movs	r3, #8
 800d570:	76fb      	strb	r3, [r7, #27]
 800d572:	e02f      	b.n	800d5d4 <UART_SetConfig+0x194>
 800d574:	2310      	movs	r3, #16
 800d576:	76fb      	strb	r3, [r7, #27]
 800d578:	e02c      	b.n	800d5d4 <UART_SetConfig+0x194>
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	681b      	ldr	r3, [r3, #0]
 800d57e:	4a6b      	ldr	r2, [pc, #428]	; (800d72c <UART_SetConfig+0x2ec>)
 800d580:	4293      	cmp	r3, r2
 800d582:	d125      	bne.n	800d5d0 <UART_SetConfig+0x190>
 800d584:	4b6b      	ldr	r3, [pc, #428]	; (800d734 <UART_SetConfig+0x2f4>)
 800d586:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d58a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800d58e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800d592:	d017      	beq.n	800d5c4 <UART_SetConfig+0x184>
 800d594:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800d598:	d817      	bhi.n	800d5ca <UART_SetConfig+0x18a>
 800d59a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d59e:	d00b      	beq.n	800d5b8 <UART_SetConfig+0x178>
 800d5a0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d5a4:	d811      	bhi.n	800d5ca <UART_SetConfig+0x18a>
 800d5a6:	2b00      	cmp	r3, #0
 800d5a8:	d003      	beq.n	800d5b2 <UART_SetConfig+0x172>
 800d5aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d5ae:	d006      	beq.n	800d5be <UART_SetConfig+0x17e>
 800d5b0:	e00b      	b.n	800d5ca <UART_SetConfig+0x18a>
 800d5b2:	2300      	movs	r3, #0
 800d5b4:	76fb      	strb	r3, [r7, #27]
 800d5b6:	e00d      	b.n	800d5d4 <UART_SetConfig+0x194>
 800d5b8:	2302      	movs	r3, #2
 800d5ba:	76fb      	strb	r3, [r7, #27]
 800d5bc:	e00a      	b.n	800d5d4 <UART_SetConfig+0x194>
 800d5be:	2304      	movs	r3, #4
 800d5c0:	76fb      	strb	r3, [r7, #27]
 800d5c2:	e007      	b.n	800d5d4 <UART_SetConfig+0x194>
 800d5c4:	2308      	movs	r3, #8
 800d5c6:	76fb      	strb	r3, [r7, #27]
 800d5c8:	e004      	b.n	800d5d4 <UART_SetConfig+0x194>
 800d5ca:	2310      	movs	r3, #16
 800d5cc:	76fb      	strb	r3, [r7, #27]
 800d5ce:	e001      	b.n	800d5d4 <UART_SetConfig+0x194>
 800d5d0:	2310      	movs	r3, #16
 800d5d2:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800d5d4:	687b      	ldr	r3, [r7, #4]
 800d5d6:	681b      	ldr	r3, [r3, #0]
 800d5d8:	4a54      	ldr	r2, [pc, #336]	; (800d72c <UART_SetConfig+0x2ec>)
 800d5da:	4293      	cmp	r3, r2
 800d5dc:	d173      	bne.n	800d6c6 <UART_SetConfig+0x286>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800d5de:	7efb      	ldrb	r3, [r7, #27]
 800d5e0:	2b08      	cmp	r3, #8
 800d5e2:	d824      	bhi.n	800d62e <UART_SetConfig+0x1ee>
 800d5e4:	a201      	add	r2, pc, #4	; (adr r2, 800d5ec <UART_SetConfig+0x1ac>)
 800d5e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d5ea:	bf00      	nop
 800d5ec:	0800d611 	.word	0x0800d611
 800d5f0:	0800d62f 	.word	0x0800d62f
 800d5f4:	0800d619 	.word	0x0800d619
 800d5f8:	0800d62f 	.word	0x0800d62f
 800d5fc:	0800d61f 	.word	0x0800d61f
 800d600:	0800d62f 	.word	0x0800d62f
 800d604:	0800d62f 	.word	0x0800d62f
 800d608:	0800d62f 	.word	0x0800d62f
 800d60c:	0800d627 	.word	0x0800d627
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d610:	f7fe fbd2 	bl	800bdb8 <HAL_RCC_GetPCLK1Freq>
 800d614:	6178      	str	r0, [r7, #20]
        break;
 800d616:	e00f      	b.n	800d638 <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d618:	4b48      	ldr	r3, [pc, #288]	; (800d73c <UART_SetConfig+0x2fc>)
 800d61a:	617b      	str	r3, [r7, #20]
        break;
 800d61c:	e00c      	b.n	800d638 <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d61e:	f7fe fb35 	bl	800bc8c <HAL_RCC_GetSysClockFreq>
 800d622:	6178      	str	r0, [r7, #20]
        break;
 800d624:	e008      	b.n	800d638 <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d626:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d62a:	617b      	str	r3, [r7, #20]
        break;
 800d62c:	e004      	b.n	800d638 <UART_SetConfig+0x1f8>
      default:
        pclk = 0U;
 800d62e:	2300      	movs	r3, #0
 800d630:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800d632:	2301      	movs	r3, #1
 800d634:	76bb      	strb	r3, [r7, #26]
        break;
 800d636:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800d638:	697b      	ldr	r3, [r7, #20]
 800d63a:	2b00      	cmp	r3, #0
 800d63c:	f000 80fe 	beq.w	800d83c <UART_SetConfig+0x3fc>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	685a      	ldr	r2, [r3, #4]
 800d644:	4613      	mov	r3, r2
 800d646:	005b      	lsls	r3, r3, #1
 800d648:	4413      	add	r3, r2
 800d64a:	697a      	ldr	r2, [r7, #20]
 800d64c:	429a      	cmp	r2, r3
 800d64e:	d305      	bcc.n	800d65c <UART_SetConfig+0x21c>
          (pclk > (4096U * huart->Init.BaudRate)))
 800d650:	687b      	ldr	r3, [r7, #4]
 800d652:	685b      	ldr	r3, [r3, #4]
 800d654:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800d656:	697a      	ldr	r2, [r7, #20]
 800d658:	429a      	cmp	r2, r3
 800d65a:	d902      	bls.n	800d662 <UART_SetConfig+0x222>
      {
        ret = HAL_ERROR;
 800d65c:	2301      	movs	r3, #1
 800d65e:	76bb      	strb	r3, [r7, #26]
 800d660:	e0ec      	b.n	800d83c <UART_SetConfig+0x3fc>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800d662:	697b      	ldr	r3, [r7, #20]
 800d664:	4618      	mov	r0, r3
 800d666:	f04f 0100 	mov.w	r1, #0
 800d66a:	f04f 0200 	mov.w	r2, #0
 800d66e:	f04f 0300 	mov.w	r3, #0
 800d672:	020b      	lsls	r3, r1, #8
 800d674:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800d678:	0202      	lsls	r2, r0, #8
 800d67a:	6879      	ldr	r1, [r7, #4]
 800d67c:	6849      	ldr	r1, [r1, #4]
 800d67e:	0849      	lsrs	r1, r1, #1
 800d680:	4608      	mov	r0, r1
 800d682:	f04f 0100 	mov.w	r1, #0
 800d686:	1814      	adds	r4, r2, r0
 800d688:	eb43 0501 	adc.w	r5, r3, r1
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	685b      	ldr	r3, [r3, #4]
 800d690:	461a      	mov	r2, r3
 800d692:	f04f 0300 	mov.w	r3, #0
 800d696:	4620      	mov	r0, r4
 800d698:	4629      	mov	r1, r5
 800d69a:	f7f3 f987 	bl	80009ac <__aeabi_uldivmod>
 800d69e:	4602      	mov	r2, r0
 800d6a0:	460b      	mov	r3, r1
 800d6a2:	4613      	mov	r3, r2
 800d6a4:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800d6a6:	693b      	ldr	r3, [r7, #16]
 800d6a8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800d6ac:	d308      	bcc.n	800d6c0 <UART_SetConfig+0x280>
 800d6ae:	693b      	ldr	r3, [r7, #16]
 800d6b0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d6b4:	d204      	bcs.n	800d6c0 <UART_SetConfig+0x280>
        {
          huart->Instance->BRR = usartdiv;
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	681b      	ldr	r3, [r3, #0]
 800d6ba:	693a      	ldr	r2, [r7, #16]
 800d6bc:	60da      	str	r2, [r3, #12]
 800d6be:	e0bd      	b.n	800d83c <UART_SetConfig+0x3fc>
        }
        else
        {
          ret = HAL_ERROR;
 800d6c0:	2301      	movs	r3, #1
 800d6c2:	76bb      	strb	r3, [r7, #26]
 800d6c4:	e0ba      	b.n	800d83c <UART_SetConfig+0x3fc>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d6c6:	687b      	ldr	r3, [r7, #4]
 800d6c8:	69db      	ldr	r3, [r3, #28]
 800d6ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d6ce:	d168      	bne.n	800d7a2 <UART_SetConfig+0x362>
  {
    switch (clocksource)
 800d6d0:	7efb      	ldrb	r3, [r7, #27]
 800d6d2:	2b08      	cmp	r3, #8
 800d6d4:	d834      	bhi.n	800d740 <UART_SetConfig+0x300>
 800d6d6:	a201      	add	r2, pc, #4	; (adr r2, 800d6dc <UART_SetConfig+0x29c>)
 800d6d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d6dc:	0800d701 	.word	0x0800d701
 800d6e0:	0800d709 	.word	0x0800d709
 800d6e4:	0800d711 	.word	0x0800d711
 800d6e8:	0800d741 	.word	0x0800d741
 800d6ec:	0800d717 	.word	0x0800d717
 800d6f0:	0800d741 	.word	0x0800d741
 800d6f4:	0800d741 	.word	0x0800d741
 800d6f8:	0800d741 	.word	0x0800d741
 800d6fc:	0800d71f 	.word	0x0800d71f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d700:	f7fe fb5a 	bl	800bdb8 <HAL_RCC_GetPCLK1Freq>
 800d704:	6178      	str	r0, [r7, #20]
        break;
 800d706:	e020      	b.n	800d74a <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d708:	f7fe fb6c 	bl	800bde4 <HAL_RCC_GetPCLK2Freq>
 800d70c:	6178      	str	r0, [r7, #20]
        break;
 800d70e:	e01c      	b.n	800d74a <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d710:	4b0a      	ldr	r3, [pc, #40]	; (800d73c <UART_SetConfig+0x2fc>)
 800d712:	617b      	str	r3, [r7, #20]
        break;
 800d714:	e019      	b.n	800d74a <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d716:	f7fe fab9 	bl	800bc8c <HAL_RCC_GetSysClockFreq>
 800d71a:	6178      	str	r0, [r7, #20]
        break;
 800d71c:	e015      	b.n	800d74a <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d71e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d722:	617b      	str	r3, [r7, #20]
        break;
 800d724:	e011      	b.n	800d74a <UART_SetConfig+0x30a>
 800d726:	bf00      	nop
 800d728:	efff69f3 	.word	0xefff69f3
 800d72c:	40008000 	.word	0x40008000
 800d730:	40013800 	.word	0x40013800
 800d734:	40021000 	.word	0x40021000
 800d738:	40004400 	.word	0x40004400
 800d73c:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800d740:	2300      	movs	r3, #0
 800d742:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800d744:	2301      	movs	r3, #1
 800d746:	76bb      	strb	r3, [r7, #26]
        break;
 800d748:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800d74a:	697b      	ldr	r3, [r7, #20]
 800d74c:	2b00      	cmp	r3, #0
 800d74e:	d075      	beq.n	800d83c <UART_SetConfig+0x3fc>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800d750:	697b      	ldr	r3, [r7, #20]
 800d752:	005a      	lsls	r2, r3, #1
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	685b      	ldr	r3, [r3, #4]
 800d758:	085b      	lsrs	r3, r3, #1
 800d75a:	441a      	add	r2, r3
 800d75c:	687b      	ldr	r3, [r7, #4]
 800d75e:	685b      	ldr	r3, [r3, #4]
 800d760:	fbb2 f3f3 	udiv	r3, r2, r3
 800d764:	b29b      	uxth	r3, r3
 800d766:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d768:	693b      	ldr	r3, [r7, #16]
 800d76a:	2b0f      	cmp	r3, #15
 800d76c:	d916      	bls.n	800d79c <UART_SetConfig+0x35c>
 800d76e:	693b      	ldr	r3, [r7, #16]
 800d770:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d774:	d212      	bcs.n	800d79c <UART_SetConfig+0x35c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d776:	693b      	ldr	r3, [r7, #16]
 800d778:	b29b      	uxth	r3, r3
 800d77a:	f023 030f 	bic.w	r3, r3, #15
 800d77e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d780:	693b      	ldr	r3, [r7, #16]
 800d782:	085b      	lsrs	r3, r3, #1
 800d784:	b29b      	uxth	r3, r3
 800d786:	f003 0307 	and.w	r3, r3, #7
 800d78a:	b29a      	uxth	r2, r3
 800d78c:	89fb      	ldrh	r3, [r7, #14]
 800d78e:	4313      	orrs	r3, r2
 800d790:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	681b      	ldr	r3, [r3, #0]
 800d796:	89fa      	ldrh	r2, [r7, #14]
 800d798:	60da      	str	r2, [r3, #12]
 800d79a:	e04f      	b.n	800d83c <UART_SetConfig+0x3fc>
      }
      else
      {
        ret = HAL_ERROR;
 800d79c:	2301      	movs	r3, #1
 800d79e:	76bb      	strb	r3, [r7, #26]
 800d7a0:	e04c      	b.n	800d83c <UART_SetConfig+0x3fc>
      }
    }
  }
  else
  {
    switch (clocksource)
 800d7a2:	7efb      	ldrb	r3, [r7, #27]
 800d7a4:	2b08      	cmp	r3, #8
 800d7a6:	d828      	bhi.n	800d7fa <UART_SetConfig+0x3ba>
 800d7a8:	a201      	add	r2, pc, #4	; (adr r2, 800d7b0 <UART_SetConfig+0x370>)
 800d7aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d7ae:	bf00      	nop
 800d7b0:	0800d7d5 	.word	0x0800d7d5
 800d7b4:	0800d7dd 	.word	0x0800d7dd
 800d7b8:	0800d7e5 	.word	0x0800d7e5
 800d7bc:	0800d7fb 	.word	0x0800d7fb
 800d7c0:	0800d7eb 	.word	0x0800d7eb
 800d7c4:	0800d7fb 	.word	0x0800d7fb
 800d7c8:	0800d7fb 	.word	0x0800d7fb
 800d7cc:	0800d7fb 	.word	0x0800d7fb
 800d7d0:	0800d7f3 	.word	0x0800d7f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d7d4:	f7fe faf0 	bl	800bdb8 <HAL_RCC_GetPCLK1Freq>
 800d7d8:	6178      	str	r0, [r7, #20]
        break;
 800d7da:	e013      	b.n	800d804 <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d7dc:	f7fe fb02 	bl	800bde4 <HAL_RCC_GetPCLK2Freq>
 800d7e0:	6178      	str	r0, [r7, #20]
        break;
 800d7e2:	e00f      	b.n	800d804 <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d7e4:	4b1b      	ldr	r3, [pc, #108]	; (800d854 <UART_SetConfig+0x414>)
 800d7e6:	617b      	str	r3, [r7, #20]
        break;
 800d7e8:	e00c      	b.n	800d804 <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d7ea:	f7fe fa4f 	bl	800bc8c <HAL_RCC_GetSysClockFreq>
 800d7ee:	6178      	str	r0, [r7, #20]
        break;
 800d7f0:	e008      	b.n	800d804 <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d7f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d7f6:	617b      	str	r3, [r7, #20]
        break;
 800d7f8:	e004      	b.n	800d804 <UART_SetConfig+0x3c4>
      default:
        pclk = 0U;
 800d7fa:	2300      	movs	r3, #0
 800d7fc:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800d7fe:	2301      	movs	r3, #1
 800d800:	76bb      	strb	r3, [r7, #26]
        break;
 800d802:	bf00      	nop
    }

    if (pclk != 0U)
 800d804:	697b      	ldr	r3, [r7, #20]
 800d806:	2b00      	cmp	r3, #0
 800d808:	d018      	beq.n	800d83c <UART_SetConfig+0x3fc>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	685b      	ldr	r3, [r3, #4]
 800d80e:	085a      	lsrs	r2, r3, #1
 800d810:	697b      	ldr	r3, [r7, #20]
 800d812:	441a      	add	r2, r3
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	685b      	ldr	r3, [r3, #4]
 800d818:	fbb2 f3f3 	udiv	r3, r2, r3
 800d81c:	b29b      	uxth	r3, r3
 800d81e:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d820:	693b      	ldr	r3, [r7, #16]
 800d822:	2b0f      	cmp	r3, #15
 800d824:	d908      	bls.n	800d838 <UART_SetConfig+0x3f8>
 800d826:	693b      	ldr	r3, [r7, #16]
 800d828:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d82c:	d204      	bcs.n	800d838 <UART_SetConfig+0x3f8>
      {
        huart->Instance->BRR = usartdiv;
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	681b      	ldr	r3, [r3, #0]
 800d832:	693a      	ldr	r2, [r7, #16]
 800d834:	60da      	str	r2, [r3, #12]
 800d836:	e001      	b.n	800d83c <UART_SetConfig+0x3fc>
      }
      else
      {
        ret = HAL_ERROR;
 800d838:	2301      	movs	r3, #1
 800d83a:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d83c:	687b      	ldr	r3, [r7, #4]
 800d83e:	2200      	movs	r2, #0
 800d840:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	2200      	movs	r2, #0
 800d846:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800d848:	7ebb      	ldrb	r3, [r7, #26]
}
 800d84a:	4618      	mov	r0, r3
 800d84c:	3720      	adds	r7, #32
 800d84e:	46bd      	mov	sp, r7
 800d850:	bdb0      	pop	{r4, r5, r7, pc}
 800d852:	bf00      	nop
 800d854:	00f42400 	.word	0x00f42400

0800d858 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d858:	b480      	push	{r7}
 800d85a:	b083      	sub	sp, #12
 800d85c:	af00      	add	r7, sp, #0
 800d85e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d864:	f003 0301 	and.w	r3, r3, #1
 800d868:	2b00      	cmp	r3, #0
 800d86a:	d00a      	beq.n	800d882 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	681b      	ldr	r3, [r3, #0]
 800d870:	685b      	ldr	r3, [r3, #4]
 800d872:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	681b      	ldr	r3, [r3, #0]
 800d87e:	430a      	orrs	r2, r1
 800d880:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d882:	687b      	ldr	r3, [r7, #4]
 800d884:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d886:	f003 0302 	and.w	r3, r3, #2
 800d88a:	2b00      	cmp	r3, #0
 800d88c:	d00a      	beq.n	800d8a4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d88e:	687b      	ldr	r3, [r7, #4]
 800d890:	681b      	ldr	r3, [r3, #0]
 800d892:	685b      	ldr	r3, [r3, #4]
 800d894:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800d898:	687b      	ldr	r3, [r7, #4]
 800d89a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	681b      	ldr	r3, [r3, #0]
 800d8a0:	430a      	orrs	r2, r1
 800d8a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d8a8:	f003 0304 	and.w	r3, r3, #4
 800d8ac:	2b00      	cmp	r3, #0
 800d8ae:	d00a      	beq.n	800d8c6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d8b0:	687b      	ldr	r3, [r7, #4]
 800d8b2:	681b      	ldr	r3, [r3, #0]
 800d8b4:	685b      	ldr	r3, [r3, #4]
 800d8b6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	681b      	ldr	r3, [r3, #0]
 800d8c2:	430a      	orrs	r2, r1
 800d8c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d8c6:	687b      	ldr	r3, [r7, #4]
 800d8c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d8ca:	f003 0308 	and.w	r3, r3, #8
 800d8ce:	2b00      	cmp	r3, #0
 800d8d0:	d00a      	beq.n	800d8e8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d8d2:	687b      	ldr	r3, [r7, #4]
 800d8d4:	681b      	ldr	r3, [r3, #0]
 800d8d6:	685b      	ldr	r3, [r3, #4]
 800d8d8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	681b      	ldr	r3, [r3, #0]
 800d8e4:	430a      	orrs	r2, r1
 800d8e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d8ec:	f003 0310 	and.w	r3, r3, #16
 800d8f0:	2b00      	cmp	r3, #0
 800d8f2:	d00a      	beq.n	800d90a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	681b      	ldr	r3, [r3, #0]
 800d8f8:	689b      	ldr	r3, [r3, #8]
 800d8fa:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d902:	687b      	ldr	r3, [r7, #4]
 800d904:	681b      	ldr	r3, [r3, #0]
 800d906:	430a      	orrs	r2, r1
 800d908:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d90a:	687b      	ldr	r3, [r7, #4]
 800d90c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d90e:	f003 0320 	and.w	r3, r3, #32
 800d912:	2b00      	cmp	r3, #0
 800d914:	d00a      	beq.n	800d92c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	681b      	ldr	r3, [r3, #0]
 800d91a:	689b      	ldr	r3, [r3, #8]
 800d91c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	681b      	ldr	r3, [r3, #0]
 800d928:	430a      	orrs	r2, r1
 800d92a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d92c:	687b      	ldr	r3, [r7, #4]
 800d92e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d930:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d934:	2b00      	cmp	r3, #0
 800d936:	d01a      	beq.n	800d96e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	681b      	ldr	r3, [r3, #0]
 800d93c:	685b      	ldr	r3, [r3, #4]
 800d93e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	681b      	ldr	r3, [r3, #0]
 800d94a:	430a      	orrs	r2, r1
 800d94c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d94e:	687b      	ldr	r3, [r7, #4]
 800d950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d952:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d956:	d10a      	bne.n	800d96e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	681b      	ldr	r3, [r3, #0]
 800d95c:	685b      	ldr	r3, [r3, #4]
 800d95e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800d962:	687b      	ldr	r3, [r7, #4]
 800d964:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	681b      	ldr	r3, [r3, #0]
 800d96a:	430a      	orrs	r2, r1
 800d96c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d972:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d976:	2b00      	cmp	r3, #0
 800d978:	d00a      	beq.n	800d990 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	681b      	ldr	r3, [r3, #0]
 800d97e:	685b      	ldr	r3, [r3, #4]
 800d980:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	681b      	ldr	r3, [r3, #0]
 800d98c:	430a      	orrs	r2, r1
 800d98e:	605a      	str	r2, [r3, #4]
  }
}
 800d990:	bf00      	nop
 800d992:	370c      	adds	r7, #12
 800d994:	46bd      	mov	sp, r7
 800d996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d99a:	4770      	bx	lr

0800d99c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d99c:	b580      	push	{r7, lr}
 800d99e:	b086      	sub	sp, #24
 800d9a0:	af02      	add	r7, sp, #8
 800d9a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	2200      	movs	r2, #0
 800d9a8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d9ac:	f7fa fb90 	bl	80080d0 <HAL_GetTick>
 800d9b0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	681b      	ldr	r3, [r3, #0]
 800d9b6:	681b      	ldr	r3, [r3, #0]
 800d9b8:	f003 0308 	and.w	r3, r3, #8
 800d9bc:	2b08      	cmp	r3, #8
 800d9be:	d10e      	bne.n	800d9de <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d9c0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800d9c4:	9300      	str	r3, [sp, #0]
 800d9c6:	68fb      	ldr	r3, [r7, #12]
 800d9c8:	2200      	movs	r2, #0
 800d9ca:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800d9ce:	6878      	ldr	r0, [r7, #4]
 800d9d0:	f000 f82d 	bl	800da2e <UART_WaitOnFlagUntilTimeout>
 800d9d4:	4603      	mov	r3, r0
 800d9d6:	2b00      	cmp	r3, #0
 800d9d8:	d001      	beq.n	800d9de <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d9da:	2303      	movs	r3, #3
 800d9dc:	e023      	b.n	800da26 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	681b      	ldr	r3, [r3, #0]
 800d9e2:	681b      	ldr	r3, [r3, #0]
 800d9e4:	f003 0304 	and.w	r3, r3, #4
 800d9e8:	2b04      	cmp	r3, #4
 800d9ea:	d10e      	bne.n	800da0a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d9ec:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800d9f0:	9300      	str	r3, [sp, #0]
 800d9f2:	68fb      	ldr	r3, [r7, #12]
 800d9f4:	2200      	movs	r2, #0
 800d9f6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800d9fa:	6878      	ldr	r0, [r7, #4]
 800d9fc:	f000 f817 	bl	800da2e <UART_WaitOnFlagUntilTimeout>
 800da00:	4603      	mov	r3, r0
 800da02:	2b00      	cmp	r3, #0
 800da04:	d001      	beq.n	800da0a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800da06:	2303      	movs	r3, #3
 800da08:	e00d      	b.n	800da26 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	2220      	movs	r2, #32
 800da0e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	2220      	movs	r2, #32
 800da14:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	2200      	movs	r2, #0
 800da1a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	2200      	movs	r2, #0
 800da20:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800da24:	2300      	movs	r3, #0
}
 800da26:	4618      	mov	r0, r3
 800da28:	3710      	adds	r7, #16
 800da2a:	46bd      	mov	sp, r7
 800da2c:	bd80      	pop	{r7, pc}

0800da2e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800da2e:	b580      	push	{r7, lr}
 800da30:	b084      	sub	sp, #16
 800da32:	af00      	add	r7, sp, #0
 800da34:	60f8      	str	r0, [r7, #12]
 800da36:	60b9      	str	r1, [r7, #8]
 800da38:	603b      	str	r3, [r7, #0]
 800da3a:	4613      	mov	r3, r2
 800da3c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800da3e:	e05e      	b.n	800dafe <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800da40:	69bb      	ldr	r3, [r7, #24]
 800da42:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800da46:	d05a      	beq.n	800dafe <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800da48:	f7fa fb42 	bl	80080d0 <HAL_GetTick>
 800da4c:	4602      	mov	r2, r0
 800da4e:	683b      	ldr	r3, [r7, #0]
 800da50:	1ad3      	subs	r3, r2, r3
 800da52:	69ba      	ldr	r2, [r7, #24]
 800da54:	429a      	cmp	r2, r3
 800da56:	d302      	bcc.n	800da5e <UART_WaitOnFlagUntilTimeout+0x30>
 800da58:	69bb      	ldr	r3, [r7, #24]
 800da5a:	2b00      	cmp	r3, #0
 800da5c:	d11b      	bne.n	800da96 <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800da5e:	68fb      	ldr	r3, [r7, #12]
 800da60:	681b      	ldr	r3, [r3, #0]
 800da62:	681a      	ldr	r2, [r3, #0]
 800da64:	68fb      	ldr	r3, [r7, #12]
 800da66:	681b      	ldr	r3, [r3, #0]
 800da68:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800da6c:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800da6e:	68fb      	ldr	r3, [r7, #12]
 800da70:	681b      	ldr	r3, [r3, #0]
 800da72:	689a      	ldr	r2, [r3, #8]
 800da74:	68fb      	ldr	r3, [r7, #12]
 800da76:	681b      	ldr	r3, [r3, #0]
 800da78:	f022 0201 	bic.w	r2, r2, #1
 800da7c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800da7e:	68fb      	ldr	r3, [r7, #12]
 800da80:	2220      	movs	r2, #32
 800da82:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800da84:	68fb      	ldr	r3, [r7, #12]
 800da86:	2220      	movs	r2, #32
 800da88:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800da8a:	68fb      	ldr	r3, [r7, #12]
 800da8c:	2200      	movs	r2, #0
 800da8e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800da92:	2303      	movs	r3, #3
 800da94:	e043      	b.n	800db1e <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800da96:	68fb      	ldr	r3, [r7, #12]
 800da98:	681b      	ldr	r3, [r3, #0]
 800da9a:	681b      	ldr	r3, [r3, #0]
 800da9c:	f003 0304 	and.w	r3, r3, #4
 800daa0:	2b00      	cmp	r3, #0
 800daa2:	d02c      	beq.n	800dafe <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800daa4:	68fb      	ldr	r3, [r7, #12]
 800daa6:	681b      	ldr	r3, [r3, #0]
 800daa8:	69db      	ldr	r3, [r3, #28]
 800daaa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800daae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800dab2:	d124      	bne.n	800dafe <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800dab4:	68fb      	ldr	r3, [r7, #12]
 800dab6:	681b      	ldr	r3, [r3, #0]
 800dab8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800dabc:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800dabe:	68fb      	ldr	r3, [r7, #12]
 800dac0:	681b      	ldr	r3, [r3, #0]
 800dac2:	681a      	ldr	r2, [r3, #0]
 800dac4:	68fb      	ldr	r3, [r7, #12]
 800dac6:	681b      	ldr	r3, [r3, #0]
 800dac8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800dacc:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dace:	68fb      	ldr	r3, [r7, #12]
 800dad0:	681b      	ldr	r3, [r3, #0]
 800dad2:	689a      	ldr	r2, [r3, #8]
 800dad4:	68fb      	ldr	r3, [r7, #12]
 800dad6:	681b      	ldr	r3, [r3, #0]
 800dad8:	f022 0201 	bic.w	r2, r2, #1
 800dadc:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800dade:	68fb      	ldr	r3, [r7, #12]
 800dae0:	2220      	movs	r2, #32
 800dae2:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800dae4:	68fb      	ldr	r3, [r7, #12]
 800dae6:	2220      	movs	r2, #32
 800dae8:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800daea:	68fb      	ldr	r3, [r7, #12]
 800daec:	2220      	movs	r2, #32
 800daee:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800daf2:	68fb      	ldr	r3, [r7, #12]
 800daf4:	2200      	movs	r2, #0
 800daf6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800dafa:	2303      	movs	r3, #3
 800dafc:	e00f      	b.n	800db1e <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800dafe:	68fb      	ldr	r3, [r7, #12]
 800db00:	681b      	ldr	r3, [r3, #0]
 800db02:	69da      	ldr	r2, [r3, #28]
 800db04:	68bb      	ldr	r3, [r7, #8]
 800db06:	4013      	ands	r3, r2
 800db08:	68ba      	ldr	r2, [r7, #8]
 800db0a:	429a      	cmp	r2, r3
 800db0c:	bf0c      	ite	eq
 800db0e:	2301      	moveq	r3, #1
 800db10:	2300      	movne	r3, #0
 800db12:	b2db      	uxtb	r3, r3
 800db14:	461a      	mov	r2, r3
 800db16:	79fb      	ldrb	r3, [r7, #7]
 800db18:	429a      	cmp	r2, r3
 800db1a:	d091      	beq.n	800da40 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800db1c:	2300      	movs	r3, #0
}
 800db1e:	4618      	mov	r0, r3
 800db20:	3710      	adds	r7, #16
 800db22:	46bd      	mov	sp, r7
 800db24:	bd80      	pop	{r7, pc}
	...

0800db28 <calloc>:
 800db28:	4b02      	ldr	r3, [pc, #8]	; (800db34 <calloc+0xc>)
 800db2a:	460a      	mov	r2, r1
 800db2c:	4601      	mov	r1, r0
 800db2e:	6818      	ldr	r0, [r3, #0]
 800db30:	f000 b84a 	b.w	800dbc8 <_calloc_r>
 800db34:	2000041c 	.word	0x2000041c

0800db38 <__errno>:
 800db38:	4b01      	ldr	r3, [pc, #4]	; (800db40 <__errno+0x8>)
 800db3a:	6818      	ldr	r0, [r3, #0]
 800db3c:	4770      	bx	lr
 800db3e:	bf00      	nop
 800db40:	2000041c 	.word	0x2000041c

0800db44 <__libc_init_array>:
 800db44:	b570      	push	{r4, r5, r6, lr}
 800db46:	4d0d      	ldr	r5, [pc, #52]	; (800db7c <__libc_init_array+0x38>)
 800db48:	4c0d      	ldr	r4, [pc, #52]	; (800db80 <__libc_init_array+0x3c>)
 800db4a:	1b64      	subs	r4, r4, r5
 800db4c:	10a4      	asrs	r4, r4, #2
 800db4e:	2600      	movs	r6, #0
 800db50:	42a6      	cmp	r6, r4
 800db52:	d109      	bne.n	800db68 <__libc_init_array+0x24>
 800db54:	4d0b      	ldr	r5, [pc, #44]	; (800db84 <__libc_init_array+0x40>)
 800db56:	4c0c      	ldr	r4, [pc, #48]	; (800db88 <__libc_init_array+0x44>)
 800db58:	f000 f90e 	bl	800dd78 <_init>
 800db5c:	1b64      	subs	r4, r4, r5
 800db5e:	10a4      	asrs	r4, r4, #2
 800db60:	2600      	movs	r6, #0
 800db62:	42a6      	cmp	r6, r4
 800db64:	d105      	bne.n	800db72 <__libc_init_array+0x2e>
 800db66:	bd70      	pop	{r4, r5, r6, pc}
 800db68:	f855 3b04 	ldr.w	r3, [r5], #4
 800db6c:	4798      	blx	r3
 800db6e:	3601      	adds	r6, #1
 800db70:	e7ee      	b.n	800db50 <__libc_init_array+0xc>
 800db72:	f855 3b04 	ldr.w	r3, [r5], #4
 800db76:	4798      	blx	r3
 800db78:	3601      	adds	r6, #1
 800db7a:	e7f2      	b.n	800db62 <__libc_init_array+0x1e>
 800db7c:	0800e6c0 	.word	0x0800e6c0
 800db80:	0800e6c0 	.word	0x0800e6c0
 800db84:	0800e6c0 	.word	0x0800e6c0
 800db88:	0800e6c4 	.word	0x0800e6c4

0800db8c <free>:
 800db8c:	4b02      	ldr	r3, [pc, #8]	; (800db98 <free+0xc>)
 800db8e:	4601      	mov	r1, r0
 800db90:	6818      	ldr	r0, [r3, #0]
 800db92:	f000 b829 	b.w	800dbe8 <_free_r>
 800db96:	bf00      	nop
 800db98:	2000041c 	.word	0x2000041c

0800db9c <memcpy>:
 800db9c:	440a      	add	r2, r1
 800db9e:	4291      	cmp	r1, r2
 800dba0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800dba4:	d100      	bne.n	800dba8 <memcpy+0xc>
 800dba6:	4770      	bx	lr
 800dba8:	b510      	push	{r4, lr}
 800dbaa:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dbae:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dbb2:	4291      	cmp	r1, r2
 800dbb4:	d1f9      	bne.n	800dbaa <memcpy+0xe>
 800dbb6:	bd10      	pop	{r4, pc}

0800dbb8 <memset>:
 800dbb8:	4402      	add	r2, r0
 800dbba:	4603      	mov	r3, r0
 800dbbc:	4293      	cmp	r3, r2
 800dbbe:	d100      	bne.n	800dbc2 <memset+0xa>
 800dbc0:	4770      	bx	lr
 800dbc2:	f803 1b01 	strb.w	r1, [r3], #1
 800dbc6:	e7f9      	b.n	800dbbc <memset+0x4>

0800dbc8 <_calloc_r>:
 800dbc8:	b513      	push	{r0, r1, r4, lr}
 800dbca:	434a      	muls	r2, r1
 800dbcc:	4611      	mov	r1, r2
 800dbce:	9201      	str	r2, [sp, #4]
 800dbd0:	f000 f85a 	bl	800dc88 <_malloc_r>
 800dbd4:	4604      	mov	r4, r0
 800dbd6:	b118      	cbz	r0, 800dbe0 <_calloc_r+0x18>
 800dbd8:	9a01      	ldr	r2, [sp, #4]
 800dbda:	2100      	movs	r1, #0
 800dbdc:	f7ff ffec 	bl	800dbb8 <memset>
 800dbe0:	4620      	mov	r0, r4
 800dbe2:	b002      	add	sp, #8
 800dbe4:	bd10      	pop	{r4, pc}
	...

0800dbe8 <_free_r>:
 800dbe8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800dbea:	2900      	cmp	r1, #0
 800dbec:	d048      	beq.n	800dc80 <_free_r+0x98>
 800dbee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dbf2:	9001      	str	r0, [sp, #4]
 800dbf4:	2b00      	cmp	r3, #0
 800dbf6:	f1a1 0404 	sub.w	r4, r1, #4
 800dbfa:	bfb8      	it	lt
 800dbfc:	18e4      	addlt	r4, r4, r3
 800dbfe:	f000 f8ad 	bl	800dd5c <__malloc_lock>
 800dc02:	4a20      	ldr	r2, [pc, #128]	; (800dc84 <_free_r+0x9c>)
 800dc04:	9801      	ldr	r0, [sp, #4]
 800dc06:	6813      	ldr	r3, [r2, #0]
 800dc08:	4615      	mov	r5, r2
 800dc0a:	b933      	cbnz	r3, 800dc1a <_free_r+0x32>
 800dc0c:	6063      	str	r3, [r4, #4]
 800dc0e:	6014      	str	r4, [r2, #0]
 800dc10:	b003      	add	sp, #12
 800dc12:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800dc16:	f000 b8a7 	b.w	800dd68 <__malloc_unlock>
 800dc1a:	42a3      	cmp	r3, r4
 800dc1c:	d90b      	bls.n	800dc36 <_free_r+0x4e>
 800dc1e:	6821      	ldr	r1, [r4, #0]
 800dc20:	1862      	adds	r2, r4, r1
 800dc22:	4293      	cmp	r3, r2
 800dc24:	bf04      	itt	eq
 800dc26:	681a      	ldreq	r2, [r3, #0]
 800dc28:	685b      	ldreq	r3, [r3, #4]
 800dc2a:	6063      	str	r3, [r4, #4]
 800dc2c:	bf04      	itt	eq
 800dc2e:	1852      	addeq	r2, r2, r1
 800dc30:	6022      	streq	r2, [r4, #0]
 800dc32:	602c      	str	r4, [r5, #0]
 800dc34:	e7ec      	b.n	800dc10 <_free_r+0x28>
 800dc36:	461a      	mov	r2, r3
 800dc38:	685b      	ldr	r3, [r3, #4]
 800dc3a:	b10b      	cbz	r3, 800dc40 <_free_r+0x58>
 800dc3c:	42a3      	cmp	r3, r4
 800dc3e:	d9fa      	bls.n	800dc36 <_free_r+0x4e>
 800dc40:	6811      	ldr	r1, [r2, #0]
 800dc42:	1855      	adds	r5, r2, r1
 800dc44:	42a5      	cmp	r5, r4
 800dc46:	d10b      	bne.n	800dc60 <_free_r+0x78>
 800dc48:	6824      	ldr	r4, [r4, #0]
 800dc4a:	4421      	add	r1, r4
 800dc4c:	1854      	adds	r4, r2, r1
 800dc4e:	42a3      	cmp	r3, r4
 800dc50:	6011      	str	r1, [r2, #0]
 800dc52:	d1dd      	bne.n	800dc10 <_free_r+0x28>
 800dc54:	681c      	ldr	r4, [r3, #0]
 800dc56:	685b      	ldr	r3, [r3, #4]
 800dc58:	6053      	str	r3, [r2, #4]
 800dc5a:	4421      	add	r1, r4
 800dc5c:	6011      	str	r1, [r2, #0]
 800dc5e:	e7d7      	b.n	800dc10 <_free_r+0x28>
 800dc60:	d902      	bls.n	800dc68 <_free_r+0x80>
 800dc62:	230c      	movs	r3, #12
 800dc64:	6003      	str	r3, [r0, #0]
 800dc66:	e7d3      	b.n	800dc10 <_free_r+0x28>
 800dc68:	6825      	ldr	r5, [r4, #0]
 800dc6a:	1961      	adds	r1, r4, r5
 800dc6c:	428b      	cmp	r3, r1
 800dc6e:	bf04      	itt	eq
 800dc70:	6819      	ldreq	r1, [r3, #0]
 800dc72:	685b      	ldreq	r3, [r3, #4]
 800dc74:	6063      	str	r3, [r4, #4]
 800dc76:	bf04      	itt	eq
 800dc78:	1949      	addeq	r1, r1, r5
 800dc7a:	6021      	streq	r1, [r4, #0]
 800dc7c:	6054      	str	r4, [r2, #4]
 800dc7e:	e7c7      	b.n	800dc10 <_free_r+0x28>
 800dc80:	b003      	add	sp, #12
 800dc82:	bd30      	pop	{r4, r5, pc}
 800dc84:	20000558 	.word	0x20000558

0800dc88 <_malloc_r>:
 800dc88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc8a:	1ccd      	adds	r5, r1, #3
 800dc8c:	f025 0503 	bic.w	r5, r5, #3
 800dc90:	3508      	adds	r5, #8
 800dc92:	2d0c      	cmp	r5, #12
 800dc94:	bf38      	it	cc
 800dc96:	250c      	movcc	r5, #12
 800dc98:	2d00      	cmp	r5, #0
 800dc9a:	4606      	mov	r6, r0
 800dc9c:	db01      	blt.n	800dca2 <_malloc_r+0x1a>
 800dc9e:	42a9      	cmp	r1, r5
 800dca0:	d903      	bls.n	800dcaa <_malloc_r+0x22>
 800dca2:	230c      	movs	r3, #12
 800dca4:	6033      	str	r3, [r6, #0]
 800dca6:	2000      	movs	r0, #0
 800dca8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dcaa:	f000 f857 	bl	800dd5c <__malloc_lock>
 800dcae:	4921      	ldr	r1, [pc, #132]	; (800dd34 <_malloc_r+0xac>)
 800dcb0:	680a      	ldr	r2, [r1, #0]
 800dcb2:	4614      	mov	r4, r2
 800dcb4:	b99c      	cbnz	r4, 800dcde <_malloc_r+0x56>
 800dcb6:	4f20      	ldr	r7, [pc, #128]	; (800dd38 <_malloc_r+0xb0>)
 800dcb8:	683b      	ldr	r3, [r7, #0]
 800dcba:	b923      	cbnz	r3, 800dcc6 <_malloc_r+0x3e>
 800dcbc:	4621      	mov	r1, r4
 800dcbe:	4630      	mov	r0, r6
 800dcc0:	f000 f83c 	bl	800dd3c <_sbrk_r>
 800dcc4:	6038      	str	r0, [r7, #0]
 800dcc6:	4629      	mov	r1, r5
 800dcc8:	4630      	mov	r0, r6
 800dcca:	f000 f837 	bl	800dd3c <_sbrk_r>
 800dcce:	1c43      	adds	r3, r0, #1
 800dcd0:	d123      	bne.n	800dd1a <_malloc_r+0x92>
 800dcd2:	230c      	movs	r3, #12
 800dcd4:	6033      	str	r3, [r6, #0]
 800dcd6:	4630      	mov	r0, r6
 800dcd8:	f000 f846 	bl	800dd68 <__malloc_unlock>
 800dcdc:	e7e3      	b.n	800dca6 <_malloc_r+0x1e>
 800dcde:	6823      	ldr	r3, [r4, #0]
 800dce0:	1b5b      	subs	r3, r3, r5
 800dce2:	d417      	bmi.n	800dd14 <_malloc_r+0x8c>
 800dce4:	2b0b      	cmp	r3, #11
 800dce6:	d903      	bls.n	800dcf0 <_malloc_r+0x68>
 800dce8:	6023      	str	r3, [r4, #0]
 800dcea:	441c      	add	r4, r3
 800dcec:	6025      	str	r5, [r4, #0]
 800dcee:	e004      	b.n	800dcfa <_malloc_r+0x72>
 800dcf0:	6863      	ldr	r3, [r4, #4]
 800dcf2:	42a2      	cmp	r2, r4
 800dcf4:	bf0c      	ite	eq
 800dcf6:	600b      	streq	r3, [r1, #0]
 800dcf8:	6053      	strne	r3, [r2, #4]
 800dcfa:	4630      	mov	r0, r6
 800dcfc:	f000 f834 	bl	800dd68 <__malloc_unlock>
 800dd00:	f104 000b 	add.w	r0, r4, #11
 800dd04:	1d23      	adds	r3, r4, #4
 800dd06:	f020 0007 	bic.w	r0, r0, #7
 800dd0a:	1ac2      	subs	r2, r0, r3
 800dd0c:	d0cc      	beq.n	800dca8 <_malloc_r+0x20>
 800dd0e:	1a1b      	subs	r3, r3, r0
 800dd10:	50a3      	str	r3, [r4, r2]
 800dd12:	e7c9      	b.n	800dca8 <_malloc_r+0x20>
 800dd14:	4622      	mov	r2, r4
 800dd16:	6864      	ldr	r4, [r4, #4]
 800dd18:	e7cc      	b.n	800dcb4 <_malloc_r+0x2c>
 800dd1a:	1cc4      	adds	r4, r0, #3
 800dd1c:	f024 0403 	bic.w	r4, r4, #3
 800dd20:	42a0      	cmp	r0, r4
 800dd22:	d0e3      	beq.n	800dcec <_malloc_r+0x64>
 800dd24:	1a21      	subs	r1, r4, r0
 800dd26:	4630      	mov	r0, r6
 800dd28:	f000 f808 	bl	800dd3c <_sbrk_r>
 800dd2c:	3001      	adds	r0, #1
 800dd2e:	d1dd      	bne.n	800dcec <_malloc_r+0x64>
 800dd30:	e7cf      	b.n	800dcd2 <_malloc_r+0x4a>
 800dd32:	bf00      	nop
 800dd34:	20000558 	.word	0x20000558
 800dd38:	2000055c 	.word	0x2000055c

0800dd3c <_sbrk_r>:
 800dd3c:	b538      	push	{r3, r4, r5, lr}
 800dd3e:	4d06      	ldr	r5, [pc, #24]	; (800dd58 <_sbrk_r+0x1c>)
 800dd40:	2300      	movs	r3, #0
 800dd42:	4604      	mov	r4, r0
 800dd44:	4608      	mov	r0, r1
 800dd46:	602b      	str	r3, [r5, #0]
 800dd48:	f7f4 fa86 	bl	8002258 <_sbrk>
 800dd4c:	1c43      	adds	r3, r0, #1
 800dd4e:	d102      	bne.n	800dd56 <_sbrk_r+0x1a>
 800dd50:	682b      	ldr	r3, [r5, #0]
 800dd52:	b103      	cbz	r3, 800dd56 <_sbrk_r+0x1a>
 800dd54:	6023      	str	r3, [r4, #0]
 800dd56:	bd38      	pop	{r3, r4, r5, pc}
 800dd58:	20000ac0 	.word	0x20000ac0

0800dd5c <__malloc_lock>:
 800dd5c:	4801      	ldr	r0, [pc, #4]	; (800dd64 <__malloc_lock+0x8>)
 800dd5e:	f000 b809 	b.w	800dd74 <__retarget_lock_acquire_recursive>
 800dd62:	bf00      	nop
 800dd64:	20000ac8 	.word	0x20000ac8

0800dd68 <__malloc_unlock>:
 800dd68:	4801      	ldr	r0, [pc, #4]	; (800dd70 <__malloc_unlock+0x8>)
 800dd6a:	f000 b804 	b.w	800dd76 <__retarget_lock_release_recursive>
 800dd6e:	bf00      	nop
 800dd70:	20000ac8 	.word	0x20000ac8

0800dd74 <__retarget_lock_acquire_recursive>:
 800dd74:	4770      	bx	lr

0800dd76 <__retarget_lock_release_recursive>:
 800dd76:	4770      	bx	lr

0800dd78 <_init>:
 800dd78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd7a:	bf00      	nop
 800dd7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dd7e:	bc08      	pop	{r3}
 800dd80:	469e      	mov	lr, r3
 800dd82:	4770      	bx	lr

0800dd84 <_fini>:
 800dd84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd86:	bf00      	nop
 800dd88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dd8a:	bc08      	pop	{r3}
 800dd8c:	469e      	mov	lr, r3
 800dd8e:	4770      	bx	lr
