;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -201, <20
	SUB #0, -30
	SPL 0, <702
	MOV -201, <20
	SUB #0, -30
	ADD -30, 9
	SLT <300, 90
	SUB #0, -30
	SUB 0, 300
	SLT 331, 80
	SUB 1, -1
	SPL 0, <702
	SUB -127, 100
	SUB -127, 100
	SUB -207, <-100
	SUB 1, -1
	SUB 0, 300
	SLT 331, 80
	SUB 1, -1
	SUB 1, -1
	SUB #0, -31
	SPL 0, <702
	SLT <300, 90
	SLT <300, 90
	DJN 0, 900
	DJN 0, 900
	ADD -30, 9
	SLT <300, 90
	SUB @-127, 100
	CMP @121, 106
	ADD 260, 60
	CMP 331, 80
	SUB @121, 106
	MOV -1, <-20
	ADD 260, 60
	CMP 331, 80
	SUB -207, <-120
	ADD #270, <1
	SUB -0, 0
	CMP -207, <-120
	CMP -207, <-120
	SUB -0, 0
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
	CMP -207, <-120
	MOV -7, <-20
