INFO: [VRFC 10-2263] Analyzing Verilog file "/home/patrick/Verilog/LabFPartA/LabFPartA.srcs/sources_1/new/clock20ns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock20ns
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/patrick/Verilog/LabFPartA/LabFPartA.srcs/sources_1/new/clock20ns.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/patrick/Verilog/LabFPartA/LabFPartA.srcs/sources_1/new/dtypeReset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dtypeReset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/patrick/Verilog/LabFPartA/LabFPartA.srcs/sim_1/new/dtypeTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dtypeTB
