// Seed: 1696013542
module module_0 (
    input wor   id_0,
    input tri   id_1,
    input uwire id_2,
    input wor   id_3,
    input uwire id_4,
    input wire  id_5,
    input tri   id_6
);
  assign id_8[1+1] = id_2 - 1;
  wire id_9;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input tri id_2,
    output supply0 id_3,
    input wor id_4
);
  wire id_6;
  id_7(
      .id_0(1 - 1'b0), .id_1(1'b0)
  );
  wire id_8;
  module_0(
      id_2, id_0, id_4, id_0, id_0, id_4, id_1
  );
endmodule
