# File saved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 threadsafe
# 
# non-default properties - (restore without -noprops)
property -colorscheme classic
property attrcolor #000000
property attrfontsize 8
property autobundle 1
property backgroundcolor #ffffff
property boxcolor0 #000000
property boxcolor1 #000000
property boxcolor2 #000000
property boxinstcolor #000000
property boxpincolor #000000
property buscolor #008000
property closeenough 5
property createnetattrdsp 2048
property decorate 1
property elidetext 40
property fillcolor1 #ffffcc
property fillcolor2 #dfebf8
property fillcolor3 #f0f0f0
property gatecellname 2
property instattrmax 30
property instdrag 15
property instorder 1
property marksize 12
property maxfontsize 18
property maxzoom 7.5
property netcolor #19b400
property objecthighlight0 #ff00ff
property objecthighlight1 #ffff00
property objecthighlight2 #00ff00
property objecthighlight3 #0095ff
property objecthighlight4 #8000ff
property objecthighlight5 #ffc800
property objecthighlight7 #00ffff
property objecthighlight8 #ff00ff
property objecthighlight9 #ccccff
property objecthighlight10 #0ead00
property objecthighlight11 #cefc00
property objecthighlight12 #9e2dbe
property objecthighlight13 #ba6a29
property objecthighlight14 #fc0188
property objecthighlight15 #02f990
property objecthighlight16 #f1b0fb
property objecthighlight17 #fec004
property objecthighlight18 #149bff
property objecthighlight19 #eb591b
property overlaycolor #19b400
property pbuscolor #000000
property pbusnamecolor #000000
property pinattrmax 20
property pinorder 2
property pinpermute 0
property portcolor #000000
property portnamecolor #000000
property ripindexfontsize 4
property rippercolor #000000
property rubberbandcolor #000000
property rubberbandfontsize 18
property selectattr 0
property selectionappearance 2
property selectioncolor #0000ff
property sheetheight 44
property sheetwidth 68
property showmarks 1
property shownetname 0
property showpagenumbers 1
property showripindex 1
property timelimit 1
#
module new LEGz_2 work:LEGz_2:NOFILE -nosplit
load symbol LEG_COND work:LEG_COND:NOFILE HIERBOX pin clk input.left pin rst input.left pinBus ARG1 input.left [7:0] pinBus ARG2 input.left [7:0] pinBus C____ input.left [7:0] pinBus Output output.right [0:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_And__parameterized49 work:TC_And__parameterized49:NOFILE HIERBOX pinBus in0 input.left [0:0] pinBus in1 input.left [0:0] pinBus out output.right [0:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_And__parameterized50 work:TC_And__parameterized50:NOFILE HIERBOX pinBus in0 input.left [0:0] pinBus in1 input.left [0:0] pinBus out output.right [0:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Constant__parameterized66 work:TC_Constant__parameterized66:NOFILE HIERBOX pinBus out output.right [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Constant__parameterized71 work:TC_Constant__parameterized71:NOFILE HIERBOX pinBus out output.right [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Constant__parameterized72 work:TC_Constant__parameterized72:NOFILE HIERBOX pinBus out output.right [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Constant__parameterized73 work:TC_Constant__parameterized73:NOFILE HIERBOX pinBus out output.right [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Constant__parameterized67 work:TC_Constant__parameterized67:NOFILE HIERBOX pinBus out output.right [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Constant__parameterized74 work:TC_Constant__parameterized74:NOFILE HIERBOX pinBus out output.right [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Constant__parameterized75 work:TC_Constant__parameterized75:NOFILE HIERBOX pinBus out output.right [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Constant__parameterized68 work:TC_Constant__parameterized68:NOFILE HIERBOX pinBus out output.right [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Constant__parameterized69 work:TC_Constant__parameterized69:NOFILE HIERBOX pinBus out output.right [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Constant__parameterized70 work:TC_Constant__parameterized70:NOFILE HIERBOX pinBus out output.right [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Equal__parameterized1 work:TC_Equal__parameterized1:NOFILE HIERBOX pin out output.right pinBus in0 input.left [7:0] pinBus in1 input.left [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Equal__parameterized6 work:TC_Equal__parameterized6:NOFILE HIERBOX pin out output.right pinBus in0 input.left [7:0] pinBus in1 input.left [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Equal__parameterized7 work:TC_Equal__parameterized7:NOFILE HIERBOX pin out output.right pinBus in0 input.left [7:0] pinBus in1 input.left [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Equal__parameterized2 work:TC_Equal__parameterized2:NOFILE HIERBOX pin out output.right pinBus in0 input.left [7:0] pinBus in1 input.left [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Equal__parameterized8 work:TC_Equal__parameterized8:NOFILE HIERBOX pin out output.right pinBus in0 input.left [7:0] pinBus in1 input.left [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Equal__parameterized9 work:TC_Equal__parameterized9:NOFILE HIERBOX pin out output.right pinBus in0 input.left [7:0] pinBus in1 input.left [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Equal__parameterized10 work:TC_Equal__parameterized10:NOFILE HIERBOX pin out output.right pinBus in0 input.left [7:0] pinBus in1 input.left [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Equal__parameterized11 work:TC_Equal__parameterized11:NOFILE HIERBOX pin out output.right pinBus in0 input.left [7:0] pinBus in1 input.left [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Equal__parameterized3 work:TC_Equal__parameterized3:NOFILE HIERBOX pin out output.right pinBus in0 input.left [7:0] pinBus in1 input.left [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Equal__parameterized4 work:TC_Equal__parameterized4:NOFILE HIERBOX pin out output.right pinBus in0 input.left [7:0] pinBus in1 input.left [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Equal__parameterized5 work:TC_Equal__parameterized5:NOFILE HIERBOX pin out output.right pinBus in0 input.left [7:0] pinBus in1 input.left [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_LessI work:TC_LessI:NOFILE HIERBOX pin out output.right pinBus in0 input.left [7:0] pinBus in1 input.left [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_LessU work:TC_LessU:NOFILE HIERBOX pin out output.right pinBus in0 input.left [7:0] pinBus in1 input.left [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Maker8__parameterized3 work:TC_Maker8__parameterized3:NOFILE HIERBOX pin in0 input.left pin in1 input.left pin in2 input.left pin in3 input.left pin in4 input.left pin in5 input.left pin in6 input.left pin in7 input.left pinBus out output.right [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Not__parameterized97 work:TC_Not__parameterized97:NOFILE HIERBOX pinBus in input.left [0:0] pinBus out output.right [0:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Not__parameterized98 work:TC_Not__parameterized98:NOFILE HIERBOX pinBus in input.left [0:0] pinBus out output.right [0:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Not__parameterized99 work:TC_Not__parameterized99:NOFILE HIERBOX pinBus in input.left [0:0] pinBus out output.right [0:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Or__parameterized3 work:TC_Or__parameterized3:NOFILE HIERBOX pinBus in0 input.left [0:0] pinBus in1 input.left [0:0] pinBus out output.right [0:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Or__parameterized4 work:TC_Or__parameterized4:NOFILE HIERBOX pinBus in0 input.left [0:0] pinBus in1 input.left [0:0] pinBus out output.right [0:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Splitter8__parameterized6 work:TC_Splitter8__parameterized6:NOFILE HIERBOX pin out0 output.right pin out1 output.right pin out2 output.right pin out3 output.right pin out4 output.right pin out5 output.right pin out6 output.right pin out7 output.right pinBus in input.left [7:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Switch__parameterized81 work:TC_Switch__parameterized81:NOFILE HIERBOX pin en input.left pinBus in input.left [0:0] pinBus out output.right [0:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Switch__parameterized82 work:TC_Switch__parameterized82:NOFILE HIERBOX pin en input.left pinBus in input.left [0:0] pinBus out output.right [0:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Switch__parameterized83 work:TC_Switch__parameterized83:NOFILE HIERBOX pin en input.left pinBus in input.left [0:0] pinBus out output.right [0:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Switch__parameterized84 work:TC_Switch__parameterized84:NOFILE HIERBOX pin en input.left pinBus in input.left [0:0] pinBus out output.right [0:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Switch__parameterized85 work:TC_Switch__parameterized85:NOFILE HIERBOX pin en input.left pinBus in input.left [0:0] pinBus out output.right [0:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Switch__parameterized86 work:TC_Switch__parameterized86:NOFILE HIERBOX pin en input.left pinBus in input.left [0:0] pinBus out output.right [0:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Switch__parameterized87 work:TC_Switch__parameterized87:NOFILE HIERBOX pin en input.left pinBus in input.left [0:0] pinBus out output.right [0:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Switch__parameterized88 work:TC_Switch__parameterized88:NOFILE HIERBOX pin en input.left pinBus in input.left [0:0] pinBus out output.right [0:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Switch__parameterized89 work:TC_Switch__parameterized89:NOFILE HIERBOX pin en input.left pinBus in input.left [0:0] pinBus out output.right [0:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol TC_Switch__parameterized90 work:TC_Switch__parameterized90:NOFILE HIERBOX pin en input.left pinBus in input.left [0:0] pinBus out output.right [0:0] boxcolor 1 fillcolor 2 minwidth 13%
load symbol RTL_OR work OR pin I0 input pin I1 input pin O output fillcolor 1
load inst LEG_COND_79 LEG_COND work:LEG_COND:NOFILE -attr @cell(#000000) LEG_COND -attr @fillcolor #fafafa -pinBusAttr ARG1 @name ARG1[7:0] -pinBusAttr ARG2 @name ARG2[7:0] -pinBusAttr C____ @name C____[7:0] -pinBusAttr Output @name Output -pg 1 -lvl 1 -x 80 -y 58
load inst LEG_COND_79|And_23 TC_And__parameterized49 work:TC_And__parameterized49:NOFILE -hier LEG_COND_79 -autohide -attr @cell(#000000) TC_And__parameterized49 -attr @name And_23 -pinBusAttr in0 @name in0 -pinBusAttr in1 @name in1 -pinBusAttr out @name out -pg 1 -lvl 8 -x 3190 -y 628
load inst LEG_COND_79|And_41 TC_And__parameterized50 work:TC_And__parameterized50:NOFILE -hier LEG_COND_79 -autohide -attr @cell(#000000) TC_And__parameterized50 -attr @name And_41 -pinBusAttr in0 @name in0 -pinBusAttr in1 @name in1 -pinBusAttr out @name out -pg 1 -lvl 3 -x 950 -y 298
load inst LEG_COND_79|Constant8_1 TC_Constant__parameterized66 work:TC_Constant__parameterized66:NOFILE -hier LEG_COND_79 -autohide -attr @cell(#000000) TC_Constant__parameterized66 -attr @name Constant8_1 -pinBusAttr out @name out[7:0] -pinBusAttr out @attr V=B\"00100000\" -pg 1 -lvl 6 -x 2290 -y 278
load inst LEG_COND_79|Constant8_11 TC_Constant__parameterized71 work:TC_Constant__parameterized71:NOFILE -hier LEG_COND_79 -autohide -attr @cell(#000000) TC_Constant__parameterized71 -attr @name Constant8_11 -pinBusAttr out @name out[7:0] -pinBusAttr out @attr V=B\"00100101\" -pg 1 -lvl 10 -x 4050 -y 728
load inst LEG_COND_79|Constant8_27 TC_Constant__parameterized72 work:TC_Constant__parameterized72:NOFILE -hier LEG_COND_79 -autohide -attr @cell(#000000) TC_Constant__parameterized72 -attr @name Constant8_27 -pinBusAttr out @name out[7:0] -pinBusAttr out @attr V=B\"00100110\" -pg 1 -lvl 4 -x 1410 -y 508
load inst LEG_COND_79|Constant8_28 TC_Constant__parameterized73 work:TC_Constant__parameterized73:NOFILE -hier LEG_COND_79 -autohide -attr @cell(#000000) TC_Constant__parameterized73 -attr @name Constant8_28 -pinBusAttr out @name out[7:0] -pinBusAttr out @attr V=B\"00100111\" -pg 1 -lvl 3 -x 950 -y 418
load inst LEG_COND_79|Constant8_3 TC_Constant__parameterized67 work:TC_Constant__parameterized67:NOFILE -hier LEG_COND_79 -autohide -attr @cell(#000000) TC_Constant__parameterized67 -attr @name Constant8_3 -pinBusAttr out @name out[7:0] -pinBusAttr out @attr V=B\"00100001\" -pg 1 -lvl 9 -x 3630 -y 648
load inst LEG_COND_79|Constant8_30 TC_Constant__parameterized74 work:TC_Constant__parameterized74:NOFILE -hier LEG_COND_79 -autohide -attr @cell(#000000) TC_Constant__parameterized74 -attr @name Constant8_30 -pinBusAttr out @name out[7:0] -pinBusAttr out @attr V=B\"00101000\" -pg 1 -lvl 2 -x 510 -y 78
load inst LEG_COND_79|Constant8_32 TC_Constant__parameterized75 work:TC_Constant__parameterized75:NOFILE -hier LEG_COND_79 -autohide -attr @cell(#000000) TC_Constant__parameterized75 -attr @name Constant8_32 -pinBusAttr out @name out[7:0] -pinBusAttr out @attr V=B\"00101001\" -pg 1 -lvl 2 -x 510 -y 168
load inst LEG_COND_79|Constant8_5 TC_Constant__parameterized68 work:TC_Constant__parameterized68:NOFILE -hier LEG_COND_79 -autohide -attr @cell(#000000) TC_Constant__parameterized68 -attr @name Constant8_5 -pinBusAttr out @name out[7:0] -pinBusAttr out @attr V=B\"00100010\" -pg 1 -lvl 8 -x 3190 -y 278
load inst LEG_COND_79|Constant8_7 TC_Constant__parameterized69 work:TC_Constant__parameterized69:NOFILE -hier LEG_COND_79 -autohide -attr @cell(#000000) TC_Constant__parameterized69 -attr @name Constant8_7 -pinBusAttr out @name out[7:0] -pinBusAttr out @attr V=B\"00100011\" -pg 1 -lvl 5 -x 1850 -y 278
load inst LEG_COND_79|Constant8_9 TC_Constant__parameterized70 work:TC_Constant__parameterized70:NOFILE -hier LEG_COND_79 -autohide -attr @cell(#000000) TC_Constant__parameterized70 -attr @name Constant8_9 -pinBusAttr out @name out[7:0] -pinBusAttr out @attr V=B\"00100100\" -pg 1 -lvl 7 -x 2710 -y 278
load inst LEG_COND_79|Equal8_0 TC_Equal__parameterized1 work:TC_Equal__parameterized1:NOFILE -hier LEG_COND_79 -autohide -attr @cell(#000000) TC_Equal__parameterized1 -attr @name Equal8_0 -pinBusAttr in0 @name in0[7:0] -pinBusAttr in1 @name in1[7:0] -pinBusAttr in1 @attr V=B\"00100000\" -pg 1 -lvl 7 -x 2710 -y 368
load inst LEG_COND_79|Equal8_10 TC_Equal__parameterized6 work:TC_Equal__parameterized6:NOFILE -hier LEG_COND_79 -autohide -attr @cell(#000000) TC_Equal__parameterized6 -attr @name Equal8_10 -pinBusAttr in0 @name in0[7:0] -pinBusAttr in1 @name in1[7:0] -pinBusAttr in1 @attr V=B\"00100101\" -pg 1 -lvl 11 -x 4430 -y 708
load inst LEG_COND_79|Equal8_13 TC_Equal__parameterized7 work:TC_Equal__parameterized7:NOFILE -hier LEG_COND_79 -autohide -attr @cell(#000000) TC_Equal__parameterized7 -attr @name Equal8_13 -pinBusAttr in0 @name in0[7:0] -pinBusAttr in1 @name in1[7:0] -pg 1 -lvl 1 -x 240 -y 548
load inst LEG_COND_79|Equal8_2 TC_Equal__parameterized2 work:TC_Equal__parameterized2:NOFILE -hier LEG_COND_79 -autohide -attr @cell(#000000) TC_Equal__parameterized2 -attr @name Equal8_2 -pinBusAttr in0 @name in0[7:0] -pinBusAttr in1 @name in1[7:0] -pinBusAttr in1 @attr V=B\"00100001\" -pg 1 -lvl 10 -x 4050 -y 608
load inst LEG_COND_79|Equal8_26 TC_Equal__parameterized8 work:TC_Equal__parameterized8:NOFILE -hier LEG_COND_79 -autohide -attr @cell(#000000) TC_Equal__parameterized8 -attr @name Equal8_26 -pinBusAttr in0 @name in0[7:0] -pinBusAttr in1 @name in1[7:0] -pinBusAttr in1 @attr V=B\"00100110\" -pg 1 -lvl 5 -x 1850 -y 368
load inst LEG_COND_79|Equal8_29 TC_Equal__parameterized9 work:TC_Equal__parameterized9:NOFILE -hier LEG_COND_79 -autohide -attr @cell(#000000) TC_Equal__parameterized9 -attr @name Equal8_29 -pinBusAttr in0 @name in0[7:0] -pinBusAttr in1 @name in1[7:0] -pinBusAttr in1 @attr V=B\"00100111\" -pg 1 -lvl 4 -x 1410 -y 398
load inst LEG_COND_79|Equal8_31 TC_Equal__parameterized10 work:TC_Equal__parameterized10:NOFILE -hier LEG_COND_79 -autohide -attr @cell(#000000) TC_Equal__parameterized10 -attr @name Equal8_31 -pinBusAttr in0 @name in0[7:0] -pinBusAttr in1 @name in1[7:0] -pinBusAttr in1 @attr V=B\"00101000\" -pg 1 -lvl 3 -x 950 -y 78
load inst LEG_COND_79|Equal8_33 TC_Equal__parameterized11 work:TC_Equal__parameterized11:NOFILE -hier LEG_COND_79 -autohide -attr @cell(#000000) TC_Equal__parameterized11 -attr @name Equal8_33 -pinBusAttr in0 @name in0[7:0] -pinBusAttr in1 @name in1[7:0] -pinBusAttr in1 @attr V=B\"00101001\" -pg 1 -lvl 3 -x 950 -y 188
load inst LEG_COND_79|Equal8_4 TC_Equal__parameterized3 work:TC_Equal__parameterized3:NOFILE -hier LEG_COND_79 -autohide -attr @cell(#000000) TC_Equal__parameterized3 -attr @name Equal8_4 -pinBusAttr in0 @name in0[7:0] -pinBusAttr in1 @name in1[7:0] -pinBusAttr in1 @attr V=B\"00100010\" -pg 1 -lvl 9 -x 3630 -y 378
load inst LEG_COND_79|Equal8_6 TC_Equal__parameterized4 work:TC_Equal__parameterized4:NOFILE -hier LEG_COND_79 -autohide -attr @cell(#000000) TC_Equal__parameterized4 -attr @name Equal8_6 -pinBusAttr in0 @name in0[7:0] -pinBusAttr in1 @name in1[7:0] -pinBusAttr in1 @attr V=B\"00100011\" -pg 1 -lvl 6 -x 2290 -y 488
load inst LEG_COND_79|Equal8_8 TC_Equal__parameterized5 work:TC_Equal__parameterized5:NOFILE -hier LEG_COND_79 -autohide -attr @cell(#000000) TC_Equal__parameterized5 -attr @name Equal8_8 -pinBusAttr in0 @name in0[7:0] -pinBusAttr in1 @name in1[7:0] -pinBusAttr in1 @attr V=B\"00100100\" -pg 1 -lvl 8 -x 3190 -y 508
load inst LEG_COND_79|LessI8_38 TC_LessI work:TC_LessI:NOFILE -hier LEG_COND_79 -autohide -attr @cell(#000000) TC_LessI -attr @name LessI8_38 -pinBusAttr in0 @name in0[7:0] -pinBusAttr in1 @name in1[7:0] -pg 1 -lvl 1 -x 240 -y 668
load inst LEG_COND_79|LessU8_16 TC_LessU work:TC_LessU:NOFILE -hier LEG_COND_79 -autohide -attr @cell(#000000) TC_LessU -attr @name LessU8_16 -pinBusAttr in0 @name in0[7:0] -pinBusAttr in1 @name in1[7:0] -pg 1 -lvl 5 -x 1850 -y 668
load inst LEG_COND_79|Maker8_24 TC_Maker8__parameterized3 work:TC_Maker8__parameterized3:NOFILE -hier LEG_COND_79 -autohide -attr @cell(#000000) TC_Maker8__parameterized3 -attr @name Maker8_24 -pinBusAttr out @name out[7:0] -pg 1 -lvl 2 -x 510 -y 258
load inst LEG_COND_79|Not_12 TC_Not__parameterized97 work:TC_Not__parameterized97:NOFILE -hier LEG_COND_79 -autohide -attr @cell(#000000) TC_Not__parameterized97 -attr @name Not_12 -pinBusAttr in @name in -pinBusAttr out @name out -pg 1 -lvl 2 -x 510 -y 508
load inst LEG_COND_79|Not_21 TC_Not__parameterized98 work:TC_Not__parameterized98:NOFILE -hier LEG_COND_79 -autohide -attr @cell(#000000) TC_Not__parameterized98 -attr @name Not_21 -pinBusAttr in @name in -pinBusAttr out @name out -pg 1 -lvl 7 -x 2710 -y 748
load inst LEG_COND_79|Not_40 TC_Not__parameterized99 work:TC_Not__parameterized99:NOFILE -hier LEG_COND_79 -autohide -attr @cell(#000000) TC_Not__parameterized99 -attr @name Not_40 -pinBusAttr in @name in -pinBusAttr out @name out -pg 1 -lvl 2 -x 510 -y 608
load inst LEG_COND_79|Or_19 TC_Or__parameterized3 work:TC_Or__parameterized3:NOFILE -hier LEG_COND_79 -autohide -attr @cell(#000000) TC_Or__parameterized3 -attr @name Or_19 -pinBusAttr in0 @name in0 -pinBusAttr in1 @name in1 -pinBusAttr out @name out -pg 1 -lvl 6 -x 2290 -y 628
load inst LEG_COND_79|Or_39 TC_Or__parameterized4 work:TC_Or__parameterized4:NOFILE -hier LEG_COND_79 -autohide -attr @cell(#000000) TC_Or__parameterized4 -attr @name Or_39 -pinBusAttr in0 @name in0 -pinBusAttr in1 @name in1 -pinBusAttr out @name out -pg 1 -lvl 4 -x 1410 -y 668
load inst LEG_COND_79|Splitter8_25 TC_Splitter8__parameterized6 work:TC_Splitter8__parameterized6:NOFILE -hier LEG_COND_79 -autohide -attr @cell(#000000) TC_Splitter8__parameterized6 -attr @name Splitter8_25 -pinAttr out6 @attr n/c -pinAttr out7 @attr n/c -pinBusAttr in @name in[7:0] -pg 1 -lvl 1 -x 240 -y 258
load inst LEG_COND_79|Switch1_14 TC_Switch__parameterized81 work:TC_Switch__parameterized81:NOFILE -hier LEG_COND_79 -autohide -attr @cell(#000000) TC_Switch__parameterized81 -attr @name Switch1_14 -pinBusAttr in @name in -pinBusAttr out @name out -pg 1 -lvl 8 -x 3190 -y 368
load inst LEG_COND_79|Switch1_15 TC_Switch__parameterized82 work:TC_Switch__parameterized82:NOFILE -hier LEG_COND_79 -autohide -attr @cell(#000000) TC_Switch__parameterized82 -attr @name Switch1_15 -pinBusAttr in @name in -pinBusAttr out @name out -pg 1 -lvl 11 -x 4430 -y 528
load inst LEG_COND_79|Switch1_17 TC_Switch__parameterized83 work:TC_Switch__parameterized83:NOFILE -hier LEG_COND_79 -autohide -attr @cell(#000000) TC_Switch__parameterized83 -attr @name Switch1_17 -pinBusAttr in @name in -pinBusAttr out @name out -pg 1 -lvl 10 -x 4050 -y 488
load inst LEG_COND_79|Switch1_18 TC_Switch__parameterized84 work:TC_Switch__parameterized84:NOFILE -hier LEG_COND_79 -autohide -attr @cell(#000000) TC_Switch__parameterized84 -attr @name Switch1_18 -pinBusAttr in @name in -pinBusAttr out @name out -pg 1 -lvl 7 -x 2710 -y 488
load inst LEG_COND_79|Switch1_20 TC_Switch__parameterized85 work:TC_Switch__parameterized85:NOFILE -hier LEG_COND_79 -autohide -attr @cell(#000000) TC_Switch__parameterized85 -attr @name Switch1_20 -pinBusAttr in @name in -pinBusAttr out @name out -pg 1 -lvl 12 -x 4670 -y 748
load inst LEG_COND_79|Switch1_22 TC_Switch__parameterized86 work:TC_Switch__parameterized86:NOFILE -hier LEG_COND_79 -autohide -attr @cell(#000000) TC_Switch__parameterized86 -attr @name Switch1_22 -pinBusAttr in @name in -pinBusAttr out @name out -pg 1 -lvl 9 -x 3630 -y 488
load inst LEG_COND_79|Switch1_34 TC_Switch__parameterized87 work:TC_Switch__parameterized87:NOFILE -hier LEG_COND_79 -autohide -attr @cell(#000000) TC_Switch__parameterized87 -attr @name Switch1_34 -pinBusAttr in @name in -pinBusAttr out @name out -pg 1 -lvl 6 -x 2290 -y 368
load inst LEG_COND_79|Switch1_35 TC_Switch__parameterized88 work:TC_Switch__parameterized88:NOFILE -hier LEG_COND_79 -autohide -attr @cell(#000000) TC_Switch__parameterized88 -attr @name Switch1_35 -pinBusAttr in @name in -pinBusAttr out @name out -pg 1 -lvl 5 -x 1850 -y 488
load inst LEG_COND_79|Switch1_36 TC_Switch__parameterized89 work:TC_Switch__parameterized89:NOFILE -hier LEG_COND_79 -autohide -attr @cell(#000000) TC_Switch__parameterized89 -attr @name Switch1_36 -pinBusAttr in @name in -pinBusAttr out @name out -pg 1 -lvl 4 -x 1410 -y 78
load inst LEG_COND_79|Switch1_37 TC_Switch__parameterized90 work:TC_Switch__parameterized90:NOFILE -hier LEG_COND_79 -autohide -attr @cell(#000000) TC_Switch__parameterized90 -attr @name Switch1_37 -pinBusAttr in @name in -pinBusAttr out @name out -pg 1 -lvl 4 -x 1410 -y 188
load inst LEG_COND_79|wire_20_i RTL_OR work -hier LEG_COND_79 -attr @cell(#000000) RTL_OR -attr @name wire_20_i -pg 1 -lvl 12 -x 4670 -y 528
load inst LEG_COND_79|wire_21_i RTL_OR work -hier LEG_COND_79 -attr @cell(#000000) RTL_OR -attr @name wire_21_i -pg 1 -lvl 11 -x 4430 -y 448
load inst LEG_COND_79|wire_22_i RTL_OR work -hier LEG_COND_79 -attr @cell(#000000) RTL_OR -attr @name wire_22_i -pg 1 -lvl 10 -x 4050 -y 408
load inst LEG_COND_79|wire_23_i RTL_OR work -hier LEG_COND_79 -attr @cell(#000000) RTL_OR -attr @name wire_23_i -pg 1 -lvl 9 -x 3630 -y 298
load inst LEG_COND_79|wire_24_i RTL_OR work -hier LEG_COND_79 -attr @cell(#000000) RTL_OR -attr @name wire_24_i -pg 1 -lvl 8 -x 3190 -y 198
load inst LEG_COND_79|wire_25_i RTL_OR work -hier LEG_COND_79 -attr @cell(#000000) RTL_OR -attr @name wire_25_i -pg 1 -lvl 7 -x 2710 -y 198
load inst LEG_COND_79|wire_26_i RTL_OR work -hier LEG_COND_79 -attr @cell(#000000) RTL_OR -attr @name wire_26_i -pg 1 -lvl 6 -x 2290 -y 188
load inst LEG_COND_79|wire_27_i RTL_OR work -hier LEG_COND_79 -attr @cell(#000000) RTL_OR -attr @name wire_27_i -pg 1 -lvl 5 -x 1850 -y 178
load inst LEG_COND_79|wire_2_i RTL_OR work -hier LEG_COND_79 -attr @cell(#000000) RTL_OR -attr @name wire_2_i -pg 1 -lvl 13 -x 4870 -y 538
load net LEG_COND_79|<const0> -ground -attr @name <const0> -pin LEG_COND_79|Maker8_24 in6 -pin LEG_COND_79|Maker8_24 in7
load net LEG_COND_79|ARG1[0] -attr @rip(#000000) ARG1[0] -attr @name ARG1[0] -hierPin LEG_COND_79 ARG1[0] -pin LEG_COND_79|Equal8_13 in0[0] -pin LEG_COND_79|LessI8_38 in0[0] -pin LEG_COND_79|LessU8_16 in0[0]
load net LEG_COND_79|ARG1[1] -attr @rip(#000000) ARG1[1] -attr @name ARG1[1] -hierPin LEG_COND_79 ARG1[1] -pin LEG_COND_79|Equal8_13 in0[1] -pin LEG_COND_79|LessI8_38 in0[1] -pin LEG_COND_79|LessU8_16 in0[1]
load net LEG_COND_79|ARG1[2] -attr @rip(#000000) ARG1[2] -attr @name ARG1[2] -hierPin LEG_COND_79 ARG1[2] -pin LEG_COND_79|Equal8_13 in0[2] -pin LEG_COND_79|LessI8_38 in0[2] -pin LEG_COND_79|LessU8_16 in0[2]
load net LEG_COND_79|ARG1[3] -attr @rip(#000000) ARG1[3] -attr @name ARG1[3] -hierPin LEG_COND_79 ARG1[3] -pin LEG_COND_79|Equal8_13 in0[3] -pin LEG_COND_79|LessI8_38 in0[3] -pin LEG_COND_79|LessU8_16 in0[3]
load net LEG_COND_79|ARG1[4] -attr @rip(#000000) ARG1[4] -attr @name ARG1[4] -hierPin LEG_COND_79 ARG1[4] -pin LEG_COND_79|Equal8_13 in0[4] -pin LEG_COND_79|LessI8_38 in0[4] -pin LEG_COND_79|LessU8_16 in0[4]
load net LEG_COND_79|ARG1[5] -attr @rip(#000000) ARG1[5] -attr @name ARG1[5] -hierPin LEG_COND_79 ARG1[5] -pin LEG_COND_79|Equal8_13 in0[5] -pin LEG_COND_79|LessI8_38 in0[5] -pin LEG_COND_79|LessU8_16 in0[5]
load net LEG_COND_79|ARG1[6] -attr @rip(#000000) ARG1[6] -attr @name ARG1[6] -hierPin LEG_COND_79 ARG1[6] -pin LEG_COND_79|Equal8_13 in0[6] -pin LEG_COND_79|LessI8_38 in0[6] -pin LEG_COND_79|LessU8_16 in0[6]
load net LEG_COND_79|ARG1[7] -attr @rip(#000000) ARG1[7] -attr @name ARG1[7] -hierPin LEG_COND_79 ARG1[7] -pin LEG_COND_79|Equal8_13 in0[7] -pin LEG_COND_79|LessI8_38 in0[7] -pin LEG_COND_79|LessU8_16 in0[7]
load net LEG_COND_79|ARG2[0] -attr @rip(#000000) ARG2[0] -attr @name ARG2[0] -hierPin LEG_COND_79 ARG2[0] -pin LEG_COND_79|Equal8_13 in1[0] -pin LEG_COND_79|LessI8_38 in1[0] -pin LEG_COND_79|LessU8_16 in1[0]
load net LEG_COND_79|ARG2[1] -attr @rip(#000000) ARG2[1] -attr @name ARG2[1] -hierPin LEG_COND_79 ARG2[1] -pin LEG_COND_79|Equal8_13 in1[1] -pin LEG_COND_79|LessI8_38 in1[1] -pin LEG_COND_79|LessU8_16 in1[1]
load net LEG_COND_79|ARG2[2] -attr @rip(#000000) ARG2[2] -attr @name ARG2[2] -hierPin LEG_COND_79 ARG2[2] -pin LEG_COND_79|Equal8_13 in1[2] -pin LEG_COND_79|LessI8_38 in1[2] -pin LEG_COND_79|LessU8_16 in1[2]
load net LEG_COND_79|ARG2[3] -attr @rip(#000000) ARG2[3] -attr @name ARG2[3] -hierPin LEG_COND_79 ARG2[3] -pin LEG_COND_79|Equal8_13 in1[3] -pin LEG_COND_79|LessI8_38 in1[3] -pin LEG_COND_79|LessU8_16 in1[3]
load net LEG_COND_79|ARG2[4] -attr @rip(#000000) ARG2[4] -attr @name ARG2[4] -hierPin LEG_COND_79 ARG2[4] -pin LEG_COND_79|Equal8_13 in1[4] -pin LEG_COND_79|LessI8_38 in1[4] -pin LEG_COND_79|LessU8_16 in1[4]
load net LEG_COND_79|ARG2[5] -attr @rip(#000000) ARG2[5] -attr @name ARG2[5] -hierPin LEG_COND_79 ARG2[5] -pin LEG_COND_79|Equal8_13 in1[5] -pin LEG_COND_79|LessI8_38 in1[5] -pin LEG_COND_79|LessU8_16 in1[5]
load net LEG_COND_79|ARG2[6] -attr @rip(#000000) ARG2[6] -attr @name ARG2[6] -hierPin LEG_COND_79 ARG2[6] -pin LEG_COND_79|Equal8_13 in1[6] -pin LEG_COND_79|LessI8_38 in1[6] -pin LEG_COND_79|LessU8_16 in1[6]
load net LEG_COND_79|ARG2[7] -attr @rip(#000000) ARG2[7] -attr @name ARG2[7] -hierPin LEG_COND_79 ARG2[7] -pin LEG_COND_79|Equal8_13 in1[7] -pin LEG_COND_79|LessI8_38 in1[7] -pin LEG_COND_79|LessU8_16 in1[7]
load net LEG_COND_79|C____[0] -attr @rip(#000000) C____[0] -attr @name C____[0] -hierPin LEG_COND_79 C____[0] -pin LEG_COND_79|Splitter8_25 in[0]
load net LEG_COND_79|C____[1] -attr @rip(#000000) C____[1] -attr @name C____[1] -hierPin LEG_COND_79 C____[1] -pin LEG_COND_79|Splitter8_25 in[1]
load net LEG_COND_79|C____[2] -attr @rip(#000000) C____[2] -attr @name C____[2] -hierPin LEG_COND_79 C____[2] -pin LEG_COND_79|Splitter8_25 in[2]
load net LEG_COND_79|C____[3] -attr @rip(#000000) C____[3] -attr @name C____[3] -hierPin LEG_COND_79 C____[3] -pin LEG_COND_79|Splitter8_25 in[3]
load net LEG_COND_79|C____[4] -attr @rip(#000000) C____[4] -attr @name C____[4] -hierPin LEG_COND_79 C____[4] -pin LEG_COND_79|Splitter8_25 in[4]
load net LEG_COND_79|C____[5] -attr @rip(#000000) C____[5] -attr @name C____[5] -hierPin LEG_COND_79 C____[5] -pin LEG_COND_79|Splitter8_25 in[5]
load net LEG_COND_79|C____[6] -attr @rip(#000000) C____[6] -attr @name C____[6] -hierPin LEG_COND_79 C____[6] -pin LEG_COND_79|Splitter8_25 in[6]
load net LEG_COND_79|C____[7] -attr @rip(#000000) C____[7] -attr @name C____[7] -hierPin LEG_COND_79 C____[7] -pin LEG_COND_79|Splitter8_25 in[7]
load net LEG_COND_79|Output[0] -attr @rip(#000000) 0 -attr @name Output[0] -hierPin LEG_COND_79 Output[0] -pin LEG_COND_79|wire_2_i O
netloc LEG_COND_79|Output[0] 1 13 1 N 538
load net LEG_COND_79|wire_0 -attr @rip(#000000) out[0] -attr @name wire_0 -pin LEG_COND_79|And_23 in1[0] -pin LEG_COND_79|Not_21 out[0] -pin LEG_COND_79|Switch1_20 in[0]
netloc LEG_COND_79|wire_0 1 7 5 3030 778 NJ 778 NJ 778 NJ 778 NJ
load net LEG_COND_79|wire_10[0] -attr @rip(#000000) out[0] -attr @name wire_10[0] -pin LEG_COND_79|Constant8_27 out[0] -pin LEG_COND_79|Equal8_26 in1[0]
load net LEG_COND_79|wire_10[1] -attr @rip(#000000) out[1] -attr @name wire_10[1] -pin LEG_COND_79|Constant8_27 out[1] -pin LEG_COND_79|Equal8_26 in1[1]
load net LEG_COND_79|wire_10[2] -attr @rip(#000000) out[2] -attr @name wire_10[2] -pin LEG_COND_79|Constant8_27 out[2] -pin LEG_COND_79|Equal8_26 in1[2]
load net LEG_COND_79|wire_10[3] -attr @rip(#000000) out[3] -attr @name wire_10[3] -pin LEG_COND_79|Constant8_27 out[3] -pin LEG_COND_79|Equal8_26 in1[3]
load net LEG_COND_79|wire_10[4] -attr @rip(#000000) out[4] -attr @name wire_10[4] -pin LEG_COND_79|Constant8_27 out[4] -pin LEG_COND_79|Equal8_26 in1[4]
load net LEG_COND_79|wire_10[5] -attr @rip(#000000) out[5] -attr @name wire_10[5] -pin LEG_COND_79|Constant8_27 out[5] -pin LEG_COND_79|Equal8_26 in1[5]
load net LEG_COND_79|wire_10[6] -attr @rip(#000000) out[6] -attr @name wire_10[6] -pin LEG_COND_79|Constant8_27 out[6] -pin LEG_COND_79|Equal8_26 in1[6]
load net LEG_COND_79|wire_10[7] -attr @rip(#000000) out[7] -attr @name wire_10[7] -pin LEG_COND_79|Constant8_27 out[7] -pin LEG_COND_79|Equal8_26 in1[7]
load net LEG_COND_79|wire_11 -attr @rip(#000000) 0 -attr @name wire_11 -pin LEG_COND_79|Equal8_13 out -pin LEG_COND_79|Not_12 in[0] -pin LEG_COND_79|Or_19 in1[0] -pin LEG_COND_79|Or_39 in1[0] -pin LEG_COND_79|Switch1_14 in[0]
netloc LEG_COND_79|wire_11 1 1 7 410 558 NJ 558 1210 578 NJ 578 2070 698 NJ 698 3010
load net LEG_COND_79|wire_12 -attr @rip(#000000) out[0] -attr @name wire_12 -pin LEG_COND_79|And_41 in1[0] -pin LEG_COND_79|Not_40 out[0] -pin LEG_COND_79|Switch1_37 in[0]
netloc LEG_COND_79|wire_12 1 2 2 790 578 1190
load net LEG_COND_79|wire_13[0] -attr @rip(#000000) out[0] -attr @name wire_13[0] -pin LEG_COND_79|Constant8_11 out[0] -pin LEG_COND_79|Equal8_10 in1[0]
load net LEG_COND_79|wire_13[1] -attr @rip(#000000) out[1] -attr @name wire_13[1] -pin LEG_COND_79|Constant8_11 out[1] -pin LEG_COND_79|Equal8_10 in1[1]
load net LEG_COND_79|wire_13[2] -attr @rip(#000000) out[2] -attr @name wire_13[2] -pin LEG_COND_79|Constant8_11 out[2] -pin LEG_COND_79|Equal8_10 in1[2]
load net LEG_COND_79|wire_13[3] -attr @rip(#000000) out[3] -attr @name wire_13[3] -pin LEG_COND_79|Constant8_11 out[3] -pin LEG_COND_79|Equal8_10 in1[3]
load net LEG_COND_79|wire_13[4] -attr @rip(#000000) out[4] -attr @name wire_13[4] -pin LEG_COND_79|Constant8_11 out[4] -pin LEG_COND_79|Equal8_10 in1[4]
load net LEG_COND_79|wire_13[5] -attr @rip(#000000) out[5] -attr @name wire_13[5] -pin LEG_COND_79|Constant8_11 out[5] -pin LEG_COND_79|Equal8_10 in1[5]
load net LEG_COND_79|wire_13[6] -attr @rip(#000000) out[6] -attr @name wire_13[6] -pin LEG_COND_79|Constant8_11 out[6] -pin LEG_COND_79|Equal8_10 in1[6]
load net LEG_COND_79|wire_13[7] -attr @rip(#000000) out[7] -attr @name wire_13[7] -pin LEG_COND_79|Constant8_11 out[7] -pin LEG_COND_79|Equal8_10 in1[7]
load net LEG_COND_79|wire_14[0] -attr @rip(#000000) out[0] -attr @name wire_14[0] -pin LEG_COND_79|Constant8_7 out[0] -pin LEG_COND_79|Equal8_6 in1[0]
load net LEG_COND_79|wire_14[1] -attr @rip(#000000) out[1] -attr @name wire_14[1] -pin LEG_COND_79|Constant8_7 out[1] -pin LEG_COND_79|Equal8_6 in1[1]
load net LEG_COND_79|wire_14[2] -attr @rip(#000000) out[2] -attr @name wire_14[2] -pin LEG_COND_79|Constant8_7 out[2] -pin LEG_COND_79|Equal8_6 in1[2]
load net LEG_COND_79|wire_14[3] -attr @rip(#000000) out[3] -attr @name wire_14[3] -pin LEG_COND_79|Constant8_7 out[3] -pin LEG_COND_79|Equal8_6 in1[3]
load net LEG_COND_79|wire_14[4] -attr @rip(#000000) out[4] -attr @name wire_14[4] -pin LEG_COND_79|Constant8_7 out[4] -pin LEG_COND_79|Equal8_6 in1[4]
load net LEG_COND_79|wire_14[5] -attr @rip(#000000) out[5] -attr @name wire_14[5] -pin LEG_COND_79|Constant8_7 out[5] -pin LEG_COND_79|Equal8_6 in1[5]
load net LEG_COND_79|wire_14[6] -attr @rip(#000000) out[6] -attr @name wire_14[6] -pin LEG_COND_79|Constant8_7 out[6] -pin LEG_COND_79|Equal8_6 in1[6]
load net LEG_COND_79|wire_14[7] -attr @rip(#000000) out[7] -attr @name wire_14[7] -pin LEG_COND_79|Constant8_7 out[7] -pin LEG_COND_79|Equal8_6 in1[7]
load net LEG_COND_79|wire_15 -attr @name wire_15 -pin LEG_COND_79|Equal8_10 out -pin LEG_COND_79|Switch1_20 en
netloc LEG_COND_79|wire_15 1 11 1 4580 718n
load net LEG_COND_79|wire_16 -attr @name wire_16 -pin LEG_COND_79|Maker8_24 in1 -pin LEG_COND_79|Splitter8_25 out1
netloc LEG_COND_79|wire_16 1 1 1 N 288
load net LEG_COND_79|wire_17 -attr @name wire_17 -pin LEG_COND_79|Equal8_26 out -pin LEG_COND_79|Switch1_34 en
netloc LEG_COND_79|wire_17 1 5 1 N 378
load net LEG_COND_79|wire_18 -attr @name wire_18 -pin LEG_COND_79|Equal8_2 out -pin LEG_COND_79|Switch1_15 en
netloc LEG_COND_79|wire_18 1 10 1 4270 538n
load net LEG_COND_79|wire_19 -attr @name wire_19 -pin LEG_COND_79|Maker8_24 in0 -pin LEG_COND_79|Splitter8_25 out0
netloc LEG_COND_79|wire_19 1 1 1 N 268
load net LEG_COND_79|wire_1[0] -attr @rip(#000000) out[0] -attr @name wire_1[0] -pin LEG_COND_79|Constant8_28 out[0] -pin LEG_COND_79|Equal8_29 in1[0]
load net LEG_COND_79|wire_1[1] -attr @rip(#000000) out[1] -attr @name wire_1[1] -pin LEG_COND_79|Constant8_28 out[1] -pin LEG_COND_79|Equal8_29 in1[1]
load net LEG_COND_79|wire_1[2] -attr @rip(#000000) out[2] -attr @name wire_1[2] -pin LEG_COND_79|Constant8_28 out[2] -pin LEG_COND_79|Equal8_29 in1[2]
load net LEG_COND_79|wire_1[3] -attr @rip(#000000) out[3] -attr @name wire_1[3] -pin LEG_COND_79|Constant8_28 out[3] -pin LEG_COND_79|Equal8_29 in1[3]
load net LEG_COND_79|wire_1[4] -attr @rip(#000000) out[4] -attr @name wire_1[4] -pin LEG_COND_79|Constant8_28 out[4] -pin LEG_COND_79|Equal8_29 in1[4]
load net LEG_COND_79|wire_1[5] -attr @rip(#000000) out[5] -attr @name wire_1[5] -pin LEG_COND_79|Constant8_28 out[5] -pin LEG_COND_79|Equal8_29 in1[5]
load net LEG_COND_79|wire_1[6] -attr @rip(#000000) out[6] -attr @name wire_1[6] -pin LEG_COND_79|Constant8_28 out[6] -pin LEG_COND_79|Equal8_29 in1[6]
load net LEG_COND_79|wire_1[7] -attr @rip(#000000) out[7] -attr @name wire_1[7] -pin LEG_COND_79|Constant8_28 out[7] -pin LEG_COND_79|Equal8_29 in1[7]
load net LEG_COND_79|wire_20 -attr @rip(#000000) out[0] -attr @name wire_20 -pin LEG_COND_79|Or_39 out[0] -pin LEG_COND_79|Switch1_35 in[0]
netloc LEG_COND_79|wire_20 1 4 1 1670 518n
load net LEG_COND_79|wire_20_i_n_0 -attr @name wire_20_i_n_0 -pin LEG_COND_79|wire_20_i O -pin LEG_COND_79|wire_2_i I0
netloc LEG_COND_79|wire_20_i_n_0 1 12 1 N 528
load net LEG_COND_79|wire_21 -attr @name wire_21 -pin LEG_COND_79|Equal8_4 out -pin LEG_COND_79|Switch1_17 en
netloc LEG_COND_79|wire_21 1 9 1 3870 388n
load net LEG_COND_79|wire_21_i_n_0 -attr @name wire_21_i_n_0 -pin LEG_COND_79|wire_20_i I0 -pin LEG_COND_79|wire_21_i O
netloc LEG_COND_79|wire_21_i_n_0 1 11 1 4580 448n
load net LEG_COND_79|wire_22[0] -attr @rip(#000000) out[0] -attr @name wire_22[0] -pin LEG_COND_79|Constant8_9 out[0] -pin LEG_COND_79|Equal8_8 in1[0]
load net LEG_COND_79|wire_22[1] -attr @rip(#000000) out[1] -attr @name wire_22[1] -pin LEG_COND_79|Constant8_9 out[1] -pin LEG_COND_79|Equal8_8 in1[1]
load net LEG_COND_79|wire_22[2] -attr @rip(#000000) out[2] -attr @name wire_22[2] -pin LEG_COND_79|Constant8_9 out[2] -pin LEG_COND_79|Equal8_8 in1[2]
load net LEG_COND_79|wire_22[3] -attr @rip(#000000) out[3] -attr @name wire_22[3] -pin LEG_COND_79|Constant8_9 out[3] -pin LEG_COND_79|Equal8_8 in1[3]
load net LEG_COND_79|wire_22[4] -attr @rip(#000000) out[4] -attr @name wire_22[4] -pin LEG_COND_79|Constant8_9 out[4] -pin LEG_COND_79|Equal8_8 in1[4]
load net LEG_COND_79|wire_22[5] -attr @rip(#000000) out[5] -attr @name wire_22[5] -pin LEG_COND_79|Constant8_9 out[5] -pin LEG_COND_79|Equal8_8 in1[5]
load net LEG_COND_79|wire_22[6] -attr @rip(#000000) out[6] -attr @name wire_22[6] -pin LEG_COND_79|Constant8_9 out[6] -pin LEG_COND_79|Equal8_8 in1[6]
load net LEG_COND_79|wire_22[7] -attr @rip(#000000) out[7] -attr @name wire_22[7] -pin LEG_COND_79|Constant8_9 out[7] -pin LEG_COND_79|Equal8_8 in1[7]
load net LEG_COND_79|wire_22_i_n_0 -attr @name wire_22_i_n_0 -pin LEG_COND_79|wire_21_i I0 -pin LEG_COND_79|wire_22_i O
netloc LEG_COND_79|wire_22_i_n_0 1 10 1 4270 408n
load net LEG_COND_79|wire_23[0] -attr @rip(#000000) out[0] -attr @name wire_23[0] -pin LEG_COND_79|Constant8_30 out[0] -pin LEG_COND_79|Equal8_31 in1[0]
load net LEG_COND_79|wire_23[1] -attr @rip(#000000) out[1] -attr @name wire_23[1] -pin LEG_COND_79|Constant8_30 out[1] -pin LEG_COND_79|Equal8_31 in1[1]
load net LEG_COND_79|wire_23[2] -attr @rip(#000000) out[2] -attr @name wire_23[2] -pin LEG_COND_79|Constant8_30 out[2] -pin LEG_COND_79|Equal8_31 in1[2]
load net LEG_COND_79|wire_23[3] -attr @rip(#000000) out[3] -attr @name wire_23[3] -pin LEG_COND_79|Constant8_30 out[3] -pin LEG_COND_79|Equal8_31 in1[3]
load net LEG_COND_79|wire_23[4] -attr @rip(#000000) out[4] -attr @name wire_23[4] -pin LEG_COND_79|Constant8_30 out[4] -pin LEG_COND_79|Equal8_31 in1[4]
load net LEG_COND_79|wire_23[5] -attr @rip(#000000) out[5] -attr @name wire_23[5] -pin LEG_COND_79|Constant8_30 out[5] -pin LEG_COND_79|Equal8_31 in1[5]
load net LEG_COND_79|wire_23[6] -attr @rip(#000000) out[6] -attr @name wire_23[6] -pin LEG_COND_79|Constant8_30 out[6] -pin LEG_COND_79|Equal8_31 in1[6]
load net LEG_COND_79|wire_23[7] -attr @rip(#000000) out[7] -attr @name wire_23[7] -pin LEG_COND_79|Constant8_30 out[7] -pin LEG_COND_79|Equal8_31 in1[7]
load net LEG_COND_79|wire_23_i_n_0 -attr @name wire_23_i_n_0 -pin LEG_COND_79|wire_22_i I0 -pin LEG_COND_79|wire_23_i O
netloc LEG_COND_79|wire_23_i_n_0 1 9 1 3890 298n
load net LEG_COND_79|wire_24[0] -attr @rip(#000000) out[0] -attr @name wire_24[0] -pin LEG_COND_79|Constant8_5 out[0] -pin LEG_COND_79|Equal8_4 in1[0]
load net LEG_COND_79|wire_24[1] -attr @rip(#000000) out[1] -attr @name wire_24[1] -pin LEG_COND_79|Constant8_5 out[1] -pin LEG_COND_79|Equal8_4 in1[1]
load net LEG_COND_79|wire_24[2] -attr @rip(#000000) out[2] -attr @name wire_24[2] -pin LEG_COND_79|Constant8_5 out[2] -pin LEG_COND_79|Equal8_4 in1[2]
load net LEG_COND_79|wire_24[3] -attr @rip(#000000) out[3] -attr @name wire_24[3] -pin LEG_COND_79|Constant8_5 out[3] -pin LEG_COND_79|Equal8_4 in1[3]
load net LEG_COND_79|wire_24[4] -attr @rip(#000000) out[4] -attr @name wire_24[4] -pin LEG_COND_79|Constant8_5 out[4] -pin LEG_COND_79|Equal8_4 in1[4]
load net LEG_COND_79|wire_24[5] -attr @rip(#000000) out[5] -attr @name wire_24[5] -pin LEG_COND_79|Constant8_5 out[5] -pin LEG_COND_79|Equal8_4 in1[5]
load net LEG_COND_79|wire_24[6] -attr @rip(#000000) out[6] -attr @name wire_24[6] -pin LEG_COND_79|Constant8_5 out[6] -pin LEG_COND_79|Equal8_4 in1[6]
load net LEG_COND_79|wire_24[7] -attr @rip(#000000) out[7] -attr @name wire_24[7] -pin LEG_COND_79|Constant8_5 out[7] -pin LEG_COND_79|Equal8_4 in1[7]
load net LEG_COND_79|wire_24_i_n_0 -attr @name wire_24_i_n_0 -pin LEG_COND_79|wire_23_i I0 -pin LEG_COND_79|wire_24_i O
netloc LEG_COND_79|wire_24_i_n_0 1 8 1 3450 198n
load net LEG_COND_79|wire_25 -attr @name wire_25 -pin LEG_COND_79|Equal8_29 out -pin LEG_COND_79|Switch1_35 en
netloc LEG_COND_79|wire_25 1 4 1 1630 408n
load net LEG_COND_79|wire_25_i_n_0 -attr @name wire_25_i_n_0 -pin LEG_COND_79|wire_24_i I0 -pin LEG_COND_79|wire_25_i O
netloc LEG_COND_79|wire_25_i_n_0 1 7 1 2930 188n
load net LEG_COND_79|wire_26[0] -attr @rip(#000000) out[0] -attr @name wire_26[0] -pin LEG_COND_79|Constant8_32 out[0] -pin LEG_COND_79|Equal8_33 in1[0]
load net LEG_COND_79|wire_26[1] -attr @rip(#000000) out[1] -attr @name wire_26[1] -pin LEG_COND_79|Constant8_32 out[1] -pin LEG_COND_79|Equal8_33 in1[1]
load net LEG_COND_79|wire_26[2] -attr @rip(#000000) out[2] -attr @name wire_26[2] -pin LEG_COND_79|Constant8_32 out[2] -pin LEG_COND_79|Equal8_33 in1[2]
load net LEG_COND_79|wire_26[3] -attr @rip(#000000) out[3] -attr @name wire_26[3] -pin LEG_COND_79|Constant8_32 out[3] -pin LEG_COND_79|Equal8_33 in1[3]
load net LEG_COND_79|wire_26[4] -attr @rip(#000000) out[4] -attr @name wire_26[4] -pin LEG_COND_79|Constant8_32 out[4] -pin LEG_COND_79|Equal8_33 in1[4]
load net LEG_COND_79|wire_26[5] -attr @rip(#000000) out[5] -attr @name wire_26[5] -pin LEG_COND_79|Constant8_32 out[5] -pin LEG_COND_79|Equal8_33 in1[5]
load net LEG_COND_79|wire_26[6] -attr @rip(#000000) out[6] -attr @name wire_26[6] -pin LEG_COND_79|Constant8_32 out[6] -pin LEG_COND_79|Equal8_33 in1[6]
load net LEG_COND_79|wire_26[7] -attr @rip(#000000) out[7] -attr @name wire_26[7] -pin LEG_COND_79|Constant8_32 out[7] -pin LEG_COND_79|Equal8_33 in1[7]
load net LEG_COND_79|wire_26_i_n_0 -attr @name wire_26_i_n_0 -pin LEG_COND_79|wire_25_i I0 -pin LEG_COND_79|wire_26_i O
netloc LEG_COND_79|wire_26_i_n_0 1 6 1 N 188
load net LEG_COND_79|wire_27 -attr @name wire_27 -pin LEG_COND_79|Equal8_0 out -pin LEG_COND_79|Switch1_14 en
netloc LEG_COND_79|wire_27 1 7 1 N 378
load net LEG_COND_79|wire_27_i_n_0 -attr @name wire_27_i_n_0 -pin LEG_COND_79|wire_26_i I0 -pin LEG_COND_79|wire_27_i O
netloc LEG_COND_79|wire_27_i_n_0 1 5 1 N 178
load net LEG_COND_79|wire_28 -attr @name wire_28 -pin LEG_COND_79|Equal8_33 out -pin LEG_COND_79|Switch1_37 en
netloc LEG_COND_79|wire_28 1 3 1 N 198
load net LEG_COND_79|wire_29 -attr @name wire_29 -pin LEG_COND_79|Equal8_8 out -pin LEG_COND_79|Switch1_22 en
netloc LEG_COND_79|wire_29 1 8 1 3430 498n
load net LEG_COND_79|wire_2_0 -attr @rip(#000000) out[0] -attr @name wire_2_0 -pin LEG_COND_79|Switch1_36 out[0] -pin LEG_COND_79|wire_27_i I0
netloc LEG_COND_79|wire_2_0 1 4 1 1630 88n
load net LEG_COND_79|wire_2_1 -attr @rip(#000000) out[0] -attr @name wire_2_1 -pin LEG_COND_79|Switch1_37 out[0] -pin LEG_COND_79|wire_27_i I1
netloc LEG_COND_79|wire_2_1 1 4 1 1630 188n
load net LEG_COND_79|wire_2_2 -attr @rip(#000000) out[0] -attr @name wire_2_2 -pin LEG_COND_79|Switch1_35 out[0] -pin LEG_COND_79|wire_26_i I1
netloc LEG_COND_79|wire_2_2 1 5 1 2070 198n
load net LEG_COND_79|wire_2_3 -attr @rip(#000000) out[0] -attr @name wire_2_3 -pin LEG_COND_79|Switch1_34 out[0] -pin LEG_COND_79|wire_25_i I1
netloc LEG_COND_79|wire_2_3 1 6 1 2510 208n
load net LEG_COND_79|wire_2_4 -attr @rip(#000000) out[0] -attr @name wire_2_4 -pin LEG_COND_79|Switch1_18 out[0] -pin LEG_COND_79|wire_24_i I1
netloc LEG_COND_79|wire_2_4 1 7 1 2950 208n
load net LEG_COND_79|wire_2_5 -attr @rip(#000000) out[0] -attr @name wire_2_5 -pin LEG_COND_79|Switch1_14 out[0] -pin LEG_COND_79|wire_23_i I1
netloc LEG_COND_79|wire_2_5 1 8 1 3410 308n
load net LEG_COND_79|wire_2_6 -attr @rip(#000000) out[0] -attr @name wire_2_6 -pin LEG_COND_79|Switch1_22 out[0] -pin LEG_COND_79|wire_22_i I1
netloc LEG_COND_79|wire_2_6 1 9 1 3850 418n
load net LEG_COND_79|wire_2_7 -attr @rip(#000000) out[0] -attr @name wire_2_7 -pin LEG_COND_79|Switch1_17 out[0] -pin LEG_COND_79|wire_21_i I1
netloc LEG_COND_79|wire_2_7 1 10 1 4270 458n
load net LEG_COND_79|wire_2_8 -attr @rip(#000000) out[0] -attr @name wire_2_8 -pin LEG_COND_79|Switch1_15 out[0] -pin LEG_COND_79|wire_20_i I1
netloc LEG_COND_79|wire_2_8 1 11 1 N 538
load net LEG_COND_79|wire_2_9 -attr @rip(#000000) out[0] -attr @name wire_2_9 -pin LEG_COND_79|Switch1_20 out[0] -pin LEG_COND_79|wire_2_i I1
netloc LEG_COND_79|wire_2_9 1 12 1 4820 548n
load net LEG_COND_79|wire_3 -attr @rip(#000000) 0 -attr @name wire_3 -pin LEG_COND_79|LessU8_16 out -pin LEG_COND_79|Not_21 in[0] -pin LEG_COND_79|Or_19 in0[0] -pin LEG_COND_79|Switch1_17 in[0]
netloc LEG_COND_79|wire_3 1 5 5 2130 578 2530 578 NJ 578 NJ 578 3890J
load net LEG_COND_79|wire_30[0] -attr @rip(#000000) out[0] -attr @name wire_30[0] -pin LEG_COND_79|Constant8_3 out[0] -pin LEG_COND_79|Equal8_2 in1[0]
load net LEG_COND_79|wire_30[1] -attr @rip(#000000) out[1] -attr @name wire_30[1] -pin LEG_COND_79|Constant8_3 out[1] -pin LEG_COND_79|Equal8_2 in1[1]
load net LEG_COND_79|wire_30[2] -attr @rip(#000000) out[2] -attr @name wire_30[2] -pin LEG_COND_79|Constant8_3 out[2] -pin LEG_COND_79|Equal8_2 in1[2]
load net LEG_COND_79|wire_30[3] -attr @rip(#000000) out[3] -attr @name wire_30[3] -pin LEG_COND_79|Constant8_3 out[3] -pin LEG_COND_79|Equal8_2 in1[3]
load net LEG_COND_79|wire_30[4] -attr @rip(#000000) out[4] -attr @name wire_30[4] -pin LEG_COND_79|Constant8_3 out[4] -pin LEG_COND_79|Equal8_2 in1[4]
load net LEG_COND_79|wire_30[5] -attr @rip(#000000) out[5] -attr @name wire_30[5] -pin LEG_COND_79|Constant8_3 out[5] -pin LEG_COND_79|Equal8_2 in1[5]
load net LEG_COND_79|wire_30[6] -attr @rip(#000000) out[6] -attr @name wire_30[6] -pin LEG_COND_79|Constant8_3 out[6] -pin LEG_COND_79|Equal8_2 in1[6]
load net LEG_COND_79|wire_30[7] -attr @rip(#000000) out[7] -attr @name wire_30[7] -pin LEG_COND_79|Constant8_3 out[7] -pin LEG_COND_79|Equal8_2 in1[7]
load net LEG_COND_79|wire_31 -attr @name wire_31 -pin LEG_COND_79|Maker8_24 in5 -pin LEG_COND_79|Splitter8_25 out5
netloc LEG_COND_79|wire_31 1 1 1 N 368
load net LEG_COND_79|wire_32[0] -attr @rip(#000000) out[0] -attr @name wire_32[0] -pin LEG_COND_79|Constant8_1 out[0] -pin LEG_COND_79|Equal8_0 in1[0]
load net LEG_COND_79|wire_32[1] -attr @rip(#000000) out[1] -attr @name wire_32[1] -pin LEG_COND_79|Constant8_1 out[1] -pin LEG_COND_79|Equal8_0 in1[1]
load net LEG_COND_79|wire_32[2] -attr @rip(#000000) out[2] -attr @name wire_32[2] -pin LEG_COND_79|Constant8_1 out[2] -pin LEG_COND_79|Equal8_0 in1[2]
load net LEG_COND_79|wire_32[3] -attr @rip(#000000) out[3] -attr @name wire_32[3] -pin LEG_COND_79|Constant8_1 out[3] -pin LEG_COND_79|Equal8_0 in1[3]
load net LEG_COND_79|wire_32[4] -attr @rip(#000000) out[4] -attr @name wire_32[4] -pin LEG_COND_79|Constant8_1 out[4] -pin LEG_COND_79|Equal8_0 in1[4]
load net LEG_COND_79|wire_32[5] -attr @rip(#000000) out[5] -attr @name wire_32[5] -pin LEG_COND_79|Constant8_1 out[5] -pin LEG_COND_79|Equal8_0 in1[5]
load net LEG_COND_79|wire_32[6] -attr @rip(#000000) out[6] -attr @name wire_32[6] -pin LEG_COND_79|Constant8_1 out[6] -pin LEG_COND_79|Equal8_0 in1[6]
load net LEG_COND_79|wire_32[7] -attr @rip(#000000) out[7] -attr @name wire_32[7] -pin LEG_COND_79|Constant8_1 out[7] -pin LEG_COND_79|Equal8_0 in1[7]
load net LEG_COND_79|wire_34 -attr @rip(#000000) out[0] -attr @name wire_34 -pin LEG_COND_79|And_23 out[0] -pin LEG_COND_79|Switch1_22 in[0]
netloc LEG_COND_79|wire_34 1 8 1 3470 518n
load net LEG_COND_79|wire_35 -attr @name wire_35 -pin LEG_COND_79|Maker8_24 in2 -pin LEG_COND_79|Splitter8_25 out2
netloc LEG_COND_79|wire_35 1 1 1 N 308
load net LEG_COND_79|wire_36 -attr @name wire_36 -pin LEG_COND_79|Maker8_24 in3 -pin LEG_COND_79|Splitter8_25 out3
netloc LEG_COND_79|wire_36 1 1 1 N 328
load net LEG_COND_79|wire_37 -attr @rip(#000000) out[0] -attr @name wire_37 -pin LEG_COND_79|And_41 out[0] -pin LEG_COND_79|Switch1_36 in[0]
netloc LEG_COND_79|wire_37 1 3 1 1170 108n
load net LEG_COND_79|wire_38 -attr @name wire_38 -pin LEG_COND_79|Equal8_6 out -pin LEG_COND_79|Switch1_18 en
netloc LEG_COND_79|wire_38 1 6 1 N 498
load net LEG_COND_79|wire_39 -attr @name wire_39 -pin LEG_COND_79|Equal8_31 out -pin LEG_COND_79|Switch1_36 en
netloc LEG_COND_79|wire_39 1 3 1 N 88
load net LEG_COND_79|wire_40 -attr @rip(#000000) out[0] -attr @name wire_40 -pin LEG_COND_79|Or_19 out[0] -pin LEG_COND_79|Switch1_18 in[0]
netloc LEG_COND_79|wire_40 1 6 1 2550 518n
load net LEG_COND_79|wire_4[0] -attr @rip(#000000) out[0] -attr @name wire_4[0] -pin LEG_COND_79|Equal8_0 in0[0] -pin LEG_COND_79|Equal8_10 in0[0] -pin LEG_COND_79|Equal8_2 in0[0] -pin LEG_COND_79|Equal8_26 in0[0] -pin LEG_COND_79|Equal8_29 in0[0] -pin LEG_COND_79|Equal8_31 in0[0] -pin LEG_COND_79|Equal8_33 in0[0] -pin LEG_COND_79|Equal8_4 in0[0] -pin LEG_COND_79|Equal8_6 in0[0] -pin LEG_COND_79|Equal8_8 in0[0] -pin LEG_COND_79|Maker8_24 out[0]
load net LEG_COND_79|wire_4[1] -attr @rip(#000000) out[1] -attr @name wire_4[1] -pin LEG_COND_79|Equal8_0 in0[1] -pin LEG_COND_79|Equal8_10 in0[1] -pin LEG_COND_79|Equal8_2 in0[1] -pin LEG_COND_79|Equal8_26 in0[1] -pin LEG_COND_79|Equal8_29 in0[1] -pin LEG_COND_79|Equal8_31 in0[1] -pin LEG_COND_79|Equal8_33 in0[1] -pin LEG_COND_79|Equal8_4 in0[1] -pin LEG_COND_79|Equal8_6 in0[1] -pin LEG_COND_79|Equal8_8 in0[1] -pin LEG_COND_79|Maker8_24 out[1]
load net LEG_COND_79|wire_4[2] -attr @rip(#000000) out[2] -attr @name wire_4[2] -pin LEG_COND_79|Equal8_0 in0[2] -pin LEG_COND_79|Equal8_10 in0[2] -pin LEG_COND_79|Equal8_2 in0[2] -pin LEG_COND_79|Equal8_26 in0[2] -pin LEG_COND_79|Equal8_29 in0[2] -pin LEG_COND_79|Equal8_31 in0[2] -pin LEG_COND_79|Equal8_33 in0[2] -pin LEG_COND_79|Equal8_4 in0[2] -pin LEG_COND_79|Equal8_6 in0[2] -pin LEG_COND_79|Equal8_8 in0[2] -pin LEG_COND_79|Maker8_24 out[2]
load net LEG_COND_79|wire_4[3] -attr @rip(#000000) out[3] -attr @name wire_4[3] -pin LEG_COND_79|Equal8_0 in0[3] -pin LEG_COND_79|Equal8_10 in0[3] -pin LEG_COND_79|Equal8_2 in0[3] -pin LEG_COND_79|Equal8_26 in0[3] -pin LEG_COND_79|Equal8_29 in0[3] -pin LEG_COND_79|Equal8_31 in0[3] -pin LEG_COND_79|Equal8_33 in0[3] -pin LEG_COND_79|Equal8_4 in0[3] -pin LEG_COND_79|Equal8_6 in0[3] -pin LEG_COND_79|Equal8_8 in0[3] -pin LEG_COND_79|Maker8_24 out[3]
load net LEG_COND_79|wire_4[4] -attr @rip(#000000) out[4] -attr @name wire_4[4] -pin LEG_COND_79|Equal8_0 in0[4] -pin LEG_COND_79|Equal8_10 in0[4] -pin LEG_COND_79|Equal8_2 in0[4] -pin LEG_COND_79|Equal8_26 in0[4] -pin LEG_COND_79|Equal8_29 in0[4] -pin LEG_COND_79|Equal8_31 in0[4] -pin LEG_COND_79|Equal8_33 in0[4] -pin LEG_COND_79|Equal8_4 in0[4] -pin LEG_COND_79|Equal8_6 in0[4] -pin LEG_COND_79|Equal8_8 in0[4] -pin LEG_COND_79|Maker8_24 out[4]
load net LEG_COND_79|wire_4[5] -attr @rip(#000000) out[5] -attr @name wire_4[5] -pin LEG_COND_79|Equal8_0 in0[5] -pin LEG_COND_79|Equal8_10 in0[5] -pin LEG_COND_79|Equal8_2 in0[5] -pin LEG_COND_79|Equal8_26 in0[5] -pin LEG_COND_79|Equal8_29 in0[5] -pin LEG_COND_79|Equal8_31 in0[5] -pin LEG_COND_79|Equal8_33 in0[5] -pin LEG_COND_79|Equal8_4 in0[5] -pin LEG_COND_79|Equal8_6 in0[5] -pin LEG_COND_79|Equal8_8 in0[5] -pin LEG_COND_79|Maker8_24 out[5]
load net LEG_COND_79|wire_4[6] -attr @rip(#000000) out[6] -attr @name wire_4[6] -pin LEG_COND_79|Equal8_0 in0[6] -pin LEG_COND_79|Equal8_10 in0[6] -pin LEG_COND_79|Equal8_2 in0[6] -pin LEG_COND_79|Equal8_26 in0[6] -pin LEG_COND_79|Equal8_29 in0[6] -pin LEG_COND_79|Equal8_31 in0[6] -pin LEG_COND_79|Equal8_33 in0[6] -pin LEG_COND_79|Equal8_4 in0[6] -pin LEG_COND_79|Equal8_6 in0[6] -pin LEG_COND_79|Equal8_8 in0[6] -pin LEG_COND_79|Maker8_24 out[6]
load net LEG_COND_79|wire_4[7] -attr @rip(#000000) out[7] -attr @name wire_4[7] -pin LEG_COND_79|Equal8_0 in0[7] -pin LEG_COND_79|Equal8_10 in0[7] -pin LEG_COND_79|Equal8_2 in0[7] -pin LEG_COND_79|Equal8_26 in0[7] -pin LEG_COND_79|Equal8_29 in0[7] -pin LEG_COND_79|Equal8_31 in0[7] -pin LEG_COND_79|Equal8_33 in0[7] -pin LEG_COND_79|Equal8_4 in0[7] -pin LEG_COND_79|Equal8_6 in0[7] -pin LEG_COND_79|Equal8_8 in0[7] -pin LEG_COND_79|Maker8_24 out[7]
load net LEG_COND_79|wire_5 -attr @name wire_5 -pin LEG_COND_79|Maker8_24 in4 -pin LEG_COND_79|Splitter8_25 out4
netloc LEG_COND_79|wire_5 1 1 1 N 348
load net LEG_COND_79|wire_6 -attr @rip(#000000) 0 -attr @name wire_6 -pin LEG_COND_79|LessI8_38 out -pin LEG_COND_79|Not_40 in[0] -pin LEG_COND_79|Or_39 in0[0] -pin LEG_COND_79|Switch1_34 in[0]
netloc LEG_COND_79|wire_6 1 1 5 410 678 NJ 678 1250 618 NJ 618 2110
load net LEG_COND_79|wire_8 -attr @rip(#000000) out[0] -attr @name wire_8 -pin LEG_COND_79|And_23 in0[0] -pin LEG_COND_79|And_41 in0[0] -pin LEG_COND_79|Not_12 out[0] -pin LEG_COND_79|Switch1_15 in[0]
netloc LEG_COND_79|wire_8 1 2 9 770 538 1250J 558 NJ 558 NJ 558 2510J 598 3030 438 3410J 558 NJ 558 NJ
load netBundle @LEG_COND_79|ARG1 8 LEG_COND_79|ARG1[7] LEG_COND_79|ARG1[6] LEG_COND_79|ARG1[5] LEG_COND_79|ARG1[4] LEG_COND_79|ARG1[3] LEG_COND_79|ARG1[2] LEG_COND_79|ARG1[1] LEG_COND_79|ARG1[0] -autobundled
netbloc @LEG_COND_79|ARG1 1 0 5 150 618 390J 658 NJ 658 1230J 598 1690
load netBundle @LEG_COND_79|ARG2 8 LEG_COND_79|ARG2[7] LEG_COND_79|ARG2[6] LEG_COND_79|ARG2[5] LEG_COND_79|ARG2[4] LEG_COND_79|ARG2[3] LEG_COND_79|ARG2[2] LEG_COND_79|ARG2[1] LEG_COND_79|ARG2[0] -autobundled
netbloc @LEG_COND_79|ARG2 1 0 5 110 738 NJ 738 NJ 738 NJ 738 1630J
load netBundle @LEG_COND_79|C____ 8 LEG_COND_79|C____[7] LEG_COND_79|C____[6] LEG_COND_79|C____[5] LEG_COND_79|C____[4] LEG_COND_79|C____[3] LEG_COND_79|C____[2] LEG_COND_79|C____[1] LEG_COND_79|C____[0] -autobundled
netbloc @LEG_COND_79|C____ 1 0 1 130 308n
load netBundle @LEG_COND_79|wire_32 8 LEG_COND_79|wire_32[7] LEG_COND_79|wire_32[6] LEG_COND_79|wire_32[5] LEG_COND_79|wire_32[4] LEG_COND_79|wire_32[3] LEG_COND_79|wire_32[2] LEG_COND_79|wire_32[1] LEG_COND_79|wire_32[0] -autobundled
netbloc @LEG_COND_79|wire_32 1 6 1 2530 288n
load netBundle @LEG_COND_79|wire_13 8 LEG_COND_79|wire_13[7] LEG_COND_79|wire_13[6] LEG_COND_79|wire_13[5] LEG_COND_79|wire_13[4] LEG_COND_79|wire_13[3] LEG_COND_79|wire_13[2] LEG_COND_79|wire_13[1] LEG_COND_79|wire_13[0] -autobundled
netbloc @LEG_COND_79|wire_13 1 10 1 NJ 738
load netBundle @LEG_COND_79|wire_10 8 LEG_COND_79|wire_10[7] LEG_COND_79|wire_10[6] LEG_COND_79|wire_10[5] LEG_COND_79|wire_10[4] LEG_COND_79|wire_10[3] LEG_COND_79|wire_10[2] LEG_COND_79|wire_10[1] LEG_COND_79|wire_10[0] -autobundled
netbloc @LEG_COND_79|wire_10 1 4 1 1650J 398n
load netBundle @LEG_COND_79|wire_1 8 LEG_COND_79|wire_1[7] LEG_COND_79|wire_1[6] LEG_COND_79|wire_1[5] LEG_COND_79|wire_1[4] LEG_COND_79|wire_1[3] LEG_COND_79|wire_1[2] LEG_COND_79|wire_1[1] LEG_COND_79|wire_1[0] -autobundled
netbloc @LEG_COND_79|wire_1 1 3 1 NJ 428
load netBundle @LEG_COND_79|wire_30 8 LEG_COND_79|wire_30[7] LEG_COND_79|wire_30[6] LEG_COND_79|wire_30[5] LEG_COND_79|wire_30[4] LEG_COND_79|wire_30[3] LEG_COND_79|wire_30[2] LEG_COND_79|wire_30[1] LEG_COND_79|wire_30[0] -autobundled
netbloc @LEG_COND_79|wire_30 1 9 1 3890J 638n
load netBundle @LEG_COND_79|wire_23 8 LEG_COND_79|wire_23[7] LEG_COND_79|wire_23[6] LEG_COND_79|wire_23[5] LEG_COND_79|wire_23[4] LEG_COND_79|wire_23[3] LEG_COND_79|wire_23[2] LEG_COND_79|wire_23[1] LEG_COND_79|wire_23[0] -autobundled
netbloc @LEG_COND_79|wire_23 1 2 1 730 88n
load netBundle @LEG_COND_79|wire_26 8 LEG_COND_79|wire_26[7] LEG_COND_79|wire_26[6] LEG_COND_79|wire_26[5] LEG_COND_79|wire_26[4] LEG_COND_79|wire_26[3] LEG_COND_79|wire_26[2] LEG_COND_79|wire_26[1] LEG_COND_79|wire_26[0] -autobundled
netbloc @LEG_COND_79|wire_26 1 2 1 730 178n
load netBundle @LEG_COND_79|wire_24 8 LEG_COND_79|wire_24[7] LEG_COND_79|wire_24[6] LEG_COND_79|wire_24[5] LEG_COND_79|wire_24[4] LEG_COND_79|wire_24[3] LEG_COND_79|wire_24[2] LEG_COND_79|wire_24[1] LEG_COND_79|wire_24[0] -autobundled
netbloc @LEG_COND_79|wire_24 1 8 1 3430 288n
load netBundle @LEG_COND_79|wire_14 8 LEG_COND_79|wire_14[7] LEG_COND_79|wire_14[6] LEG_COND_79|wire_14[5] LEG_COND_79|wire_14[4] LEG_COND_79|wire_14[3] LEG_COND_79|wire_14[2] LEG_COND_79|wire_14[1] LEG_COND_79|wire_14[0] -autobundled
netbloc @LEG_COND_79|wire_14 1 5 1 2090 288n
load netBundle @LEG_COND_79|wire_22 8 LEG_COND_79|wire_22[7] LEG_COND_79|wire_22[6] LEG_COND_79|wire_22[5] LEG_COND_79|wire_22[4] LEG_COND_79|wire_22[3] LEG_COND_79|wire_22[2] LEG_COND_79|wire_22[1] LEG_COND_79|wire_22[0] -autobundled
netbloc @LEG_COND_79|wire_22 1 7 1 2990 288n
load netBundle @LEG_COND_79|wire_4 8 LEG_COND_79|wire_4[7] LEG_COND_79|wire_4[6] LEG_COND_79|wire_4[5] LEG_COND_79|wire_4[4] LEG_COND_79|wire_4[3] LEG_COND_79|wire_4[2] LEG_COND_79|wire_4[1] LEG_COND_79|wire_4[0] -autobundled
netbloc @LEG_COND_79|wire_4 1 2 9 750 368 1210 348 1670 438 2130 438 2550 438 2970 458 3450 598 3850 678 4270J
levelinfo -pg 1 0 80 5040
levelinfo -hier LEG_COND_79 * 240 510 950 1410 1850 2290 2710 3190 3630 4050 4430 4670 4870 *
pagesize -pg 1 -db -bbox -sgen 0 -10 5040 850
pagesize -hier LEG_COND_79 -db -bbox -sgen 80 28 4970 818
show
fullfit
#
# initialize ictrl to current module LEGz_2 work:LEGz_2:NOFILE
ictrl init topinfo |
