rc file Version 1.0

[Design]
COMPILE_PATH=/home/vlsi_lab/user1/mini_project/rtl_design/fft_core_16bit_vlsi_design/outputs
VCS_HOME=/home/vlsi_lab/synopsys/vcs/T-2022.06-SP2-8
VERDI_HOME=
SystemC=FALSE
UUM=FALSE
KDB=FALSE
USE_NOVAS_HOME=FALSE
COSIM=FALSE
TOP=fft_top_tb 
OPTION=-ssz -ssv -ssy 
ELAB_OPTION=-ssz -ssv -ssy 

[Value]
WREALX=ffff534e50535f58
WREALZ=ffff534e50535f5a
