Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.52 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.53 secs
 
--> Reading design: Soc_Mips.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Soc_Mips.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Soc_Mips"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : Soc_Mips
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "UControl.v" in library work
Compiling verilog file "SignExt.v" in library work
Module <UControl> compiled
Compiling verilog file "Registers.v" in library work
Module <SignExt> compiled
Compiling verilog file "PC.v" in library work
Module <Registers> compiled
Compiling verilog file "IMemory.v" in library work
Module <PC> compiled
Compiling verilog file "CJump.v" in library work
Module <IMemory> compiled
Compiling verilog file "ALUCtrl.v" in library work
Module <CJump> compiled
Compiling verilog file "ALU.v" in library work
Module <ALUCtrl> compiled
Compiling verilog file "WB.v" in library work
Module <ALU> compiled
Compiling verilog file "MEM.v" in library work
Module <WB> compiled
Compiling verilog file "IF.v" in library work
Module <MEM> compiled
Compiling verilog file "ID.v" in library work
Module <IF> compiled
Compiling verilog file "HazardUnit.v" in library work
Module <ID> compiled
Compiling verilog file "ForwardUnit.v" in library work
Module <HazardUnit> compiled
Compiling verilog file "EX.v" in library work
Module <ForwardUnit> compiled
Compiling verilog file "Soc_Mips.v" in library work
Module <EX> compiled
Module <Soc_Mips> compiled
No errors in compilation
Analysis of file <"Soc_Mips.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Soc_Mips> in library <work> with parameters.
	ALU_WIDTH = "00000000000000000000000000001000"
	CODE_DEPTH = "00000000000000000000000000010000"
	CODE_DIR_WIDTH = "00000000000000000000000000000100"
	DATA_DEPTH = "00000000000000000000000000000100"
	DATA_DIR_WIDTH = "00000000000000000000000000001000"
	DATA_WIDTH = "00000000000000000000000000001000"
	EXMEMsize = "00000000000000000000000000011111"
	EXT_IN_WIDTH = "00000000000000000000000000000110"
	EXT_OUT_WIDTH = "00000000000000000000000000001000"
	IDEXsize = "00000000000000000000000000101101"
	IFIDsize = "00000000000000000000000000100110"
	MEMWBsize = "00000000000000000000000000010101"
	PC_WIDTH = "00000000000000000000000000000110"
	REG_DIR_WIDTH = "00000000000000000000000000000011"
	REG_FILE_DEPTH = "00000000000000000000000000001000"
	REG_WIDTH = "00000000000000000000000000001000"
	SH_IN_WIDTH = "00000000000000000000000000001000"
	SH_OUT_WIDTH = "00000000000000000000000000000110"

Analyzing hierarchy for module <IF> in library <work> with parameters.
	CODE_DEPTH = "00000000000000000000000000010000"
	CODE_DIR_WIDTH = "00000000000000000000000000000100"
	PC_WIDTH = "00000000000000000000000000000110"

Analyzing hierarchy for module <ID> in library <work> with parameters.
	DATA_WIDTH = "00000000000000000000000000001000"
	EXT_IN_WIDTH = "00000000000000000000000000000110"
	EXT_OUT_WIDTH = "00000000000000000000000000001000"
	PC_WIDTH = "00000000000000000000000000000110"
	REG_DIR_WIDTH = "00000000000000000000000000000011"
	REG_FILE_DEPTH = "00000000000000000000000000001000"
	REG_WIDTH = "00000000000000000000000000001000"
	SH_IN_WIDTH = "00000000000000000000000000001000"
	SH_OUT_WIDTH = "00000000000000000000000000000110"

Analyzing hierarchy for module <EX> in library <work> with parameters.
	ALU_WIDTH = "00000000000000000000000000001000"
	DATA_WIDTH = "00000000000000000000000000001000"
	EXT_OUT_WIDTH = "00000000000000000000000000001000"
	PC_WIDTH = "00000000000000000000000000000110"
	REG_DIR_WIDTH = "00000000000000000000000000000011"

Analyzing hierarchy for module <MEM> in library <work> with parameters.
	DATA_DEPTH = "00000000000000000000000000000100"
	DATA_DIR_WIDTH = "00000000000000000000000000001000"
	DATA_WIDTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <WB> in library <work> with parameters.
	DATA_WIDTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <ForwardUnit> in library <work> with parameters.
	REG_DIR_WIDTH = "00000000000000000000000000000011"

Analyzing hierarchy for module <HazardUnit> in library <work> with parameters.
	REG_DIR_WIDTH = "00000000000000000000000000000011"

Analyzing hierarchy for module <PC> in library <work> with parameters.
	PC_WIDTH = "00000000000000000000000000000110"

Analyzing hierarchy for module <IMemory> in library <work> with parameters.
	PC_WIDTH = "00000000000000000000000000000110"

Analyzing hierarchy for module <UControl> in library <work>.

Analyzing hierarchy for module <Registers> in library <work> with parameters.
	REG_DIR_WIDTH = "00000000000000000000000000000011"
	REG_FILE_DEPTH = "00000000000000000000000000001000"
	REG_WIDTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <SignExt> in library <work> with parameters.
	EXT_IN_WIDTH = "00000000000000000000000000000110"
	EXT_OUT_WIDTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <ALU> in library <work> with parameters.
	ALU_WIDTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <ALUCtrl> in library <work>.

Analyzing hierarchy for module <CJump> in library <work> with parameters.
	PC_WIDTH = "00000000000000000000000000000110"
	SH_IN_WIDTH = "00000000000000000000000000001000"
	SH_OUT_WIDTH = "00000000000000000000000000000110"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Soc_Mips>.
	ALU_WIDTH = 32'sb00000000000000000000000000001000
	CODE_DEPTH = 32'sb00000000000000000000000000010000
	CODE_DIR_WIDTH = 32'sb00000000000000000000000000000100
	DATA_DEPTH = 32'sb00000000000000000000000000000100
	DATA_DIR_WIDTH = 32'sb00000000000000000000000000001000
	DATA_WIDTH = 32'sb00000000000000000000000000001000
	EXMEMsize = 32'sb00000000000000000000000000011111
	EXT_IN_WIDTH = 32'sb00000000000000000000000000000110
	EXT_OUT_WIDTH = 32'sb00000000000000000000000000001000
	IDEXsize = 32'sb00000000000000000000000000101101
	IFIDsize = 32'sb00000000000000000000000000100110
	MEMWBsize = 32'sb00000000000000000000000000010101
	PC_WIDTH = 32'sb00000000000000000000000000000110
	REG_DIR_WIDTH = 32'sb00000000000000000000000000000011
	REG_FILE_DEPTH = 32'sb00000000000000000000000000001000
	REG_WIDTH = 32'sb00000000000000000000000000001000
	SH_IN_WIDTH = 32'sb00000000000000000000000000001000
	SH_OUT_WIDTH = 32'sb00000000000000000000000000000110
Module <Soc_Mips> is correct for synthesis.
 
Analyzing module <IF> in library <work>.
	CODE_DEPTH = 32'sb00000000000000000000000000010000
	CODE_DIR_WIDTH = 32'sb00000000000000000000000000000100
	PC_WIDTH = 32'sb00000000000000000000000000000110
Module <IF> is correct for synthesis.
 
Analyzing module <PC> in library <work>.
	PC_WIDTH = 32'sb00000000000000000000000000000110
Module <PC> is correct for synthesis.
 
Analyzing module <IMemory> in library <work>.
	PC_WIDTH = 32'sb00000000000000000000000000000110
Module <IMemory> is correct for synthesis.
 
Analyzing module <ID> in library <work>.
	DATA_WIDTH = 32'sb00000000000000000000000000001000
	EXT_IN_WIDTH = 32'sb00000000000000000000000000000110
	EXT_OUT_WIDTH = 32'sb00000000000000000000000000001000
	PC_WIDTH = 32'sb00000000000000000000000000000110
	REG_DIR_WIDTH = 32'sb00000000000000000000000000000011
	REG_FILE_DEPTH = 32'sb00000000000000000000000000001000
	REG_WIDTH = 32'sb00000000000000000000000000001000
	SH_IN_WIDTH = 32'sb00000000000000000000000000001000
	SH_OUT_WIDTH = 32'sb00000000000000000000000000000110
Module <ID> is correct for synthesis.
 
Analyzing module <UControl> in library <work>.
Module <UControl> is correct for synthesis.
 
Analyzing module <Registers> in library <work>.
	REG_DIR_WIDTH = 32'sb00000000000000000000000000000011
	REG_FILE_DEPTH = 32'sb00000000000000000000000000001000
	REG_WIDTH = 32'sb00000000000000000000000000001000
Module <Registers> is correct for synthesis.
 
Analyzing module <SignExt> in library <work>.
	EXT_IN_WIDTH = 32'sb00000000000000000000000000000110
	EXT_OUT_WIDTH = 32'sb00000000000000000000000000001000
Module <SignExt> is correct for synthesis.
 
Analyzing module <EX> in library <work>.
	ALU_WIDTH = 32'sb00000000000000000000000000001000
	DATA_WIDTH = 32'sb00000000000000000000000000001000
	EXT_OUT_WIDTH = 32'sb00000000000000000000000000001000
	PC_WIDTH = 32'sb00000000000000000000000000000110
	REG_DIR_WIDTH = 32'sb00000000000000000000000000000011
Module <EX> is correct for synthesis.
 
Analyzing module <ALU> in library <work>.
	ALU_WIDTH = 32'sb00000000000000000000000000001000
Module <ALU> is correct for synthesis.
 
Analyzing module <ALUCtrl> in library <work>.
Module <ALUCtrl> is correct for synthesis.
 
Analyzing module <CJump> in library <work>.
	PC_WIDTH = 32'sb00000000000000000000000000000110
	SH_IN_WIDTH = 32'sb00000000000000000000000000001000
	SH_OUT_WIDTH = 32'sb00000000000000000000000000000110
Module <CJump> is correct for synthesis.
 
Analyzing module <MEM> in library <work>.
	DATA_DEPTH = 32'sb00000000000000000000000000000100
	DATA_DIR_WIDTH = 32'sb00000000000000000000000000001000
	DATA_WIDTH = 32'sb00000000000000000000000000001000
Module <MEM> is correct for synthesis.
 
Analyzing module <WB> in library <work>.
	DATA_WIDTH = 32'sb00000000000000000000000000001000
Module <WB> is correct for synthesis.
 
Analyzing module <ForwardUnit> in library <work>.
	REG_DIR_WIDTH = 32'sb00000000000000000000000000000011
Module <ForwardUnit> is correct for synthesis.
 
Analyzing module <HazardUnit> in library <work>.
	REG_DIR_WIDTH = 32'sb00000000000000000000000000000011
Module <HazardUnit> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <i> in unit <Registers> has a constant value of 1000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i> in unit <MEM> has a constant value of 100 during circuit operation. The register is replaced by logic.

Synthesizing Unit <MEM>.
    Related source file is "MEM.v".
WARNING:Xst:647 - Input <Address<7:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit 4-to-1 multiplexer for signal <$varindex0000> created at line 47.
    Found 32-bit register for signal <RegFile>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <MEM> synthesized.


Synthesizing Unit <WB>.
    Related source file is "WB.v".
Unit <WB> synthesized.


Synthesizing Unit <ForwardUnit>.
    Related source file is "ForwardUnit.v".
    Found 3-bit comparator equal for signal <Forward_A$cmp_eq0000> created at line 28.
    Found 3-bit comparator equal for signal <Forward_A$cmp_eq0001> created at line 28.
    Found 3-bit comparator not equal for signal <Forward_A$cmp_ne0002> created at line 28.
    Found 3-bit comparator equal for signal <Forward_B$cmp_eq0000> created at line 30.
    Found 3-bit comparator equal for signal <Forward_B$cmp_eq0001> created at line 30.
    Summary:
	inferred   5 Comparator(s).
Unit <ForwardUnit> synthesized.


Synthesizing Unit <HazardUnit>.
    Related source file is "HazardUnit.v".
    Found 3-bit comparator equal for signal <PCWrite$cmp_eq0000> created at line 28.
    Found 3-bit comparator equal for signal <PCWrite$cmp_eq0001> created at line 28.
    Summary:
	inferred   2 Comparator(s).
Unit <HazardUnit> synthesized.


Synthesizing Unit <PC>.
    Related source file is "PC.v".
    Found 6-bit register for signal <PCout>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <PC> synthesized.


Synthesizing Unit <IMemory>.
    Related source file is "IMemory.v".
    Found 16x32-bit ROM for signal <Instruction$mux0000>.
    Summary:
	inferred   1 ROM(s).
Unit <IMemory> synthesized.


Synthesizing Unit <UControl>.
    Related source file is "UControl.v".
Unit <UControl> synthesized.


Synthesizing Unit <Registers>.
    Related source file is "Registers.v".
    Found 8-bit 8-to-1 multiplexer for signal <$varindex0000> created at line 43.
    Found 8-bit 8-to-1 multiplexer for signal <$varindex0001> created at line 45.
    Found 64-bit register for signal <RegFile>.
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <Registers> synthesized.


Synthesizing Unit <SignExt>.
    Related source file is "SignExt.v".
Unit <SignExt> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "ALU.v".
WARNING:Xst:737 - Found 1-bit latch for signal <Ov>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 1-bit xor2 for signal <Ov$xor0000> created at line 37.
    Found 1-bit xor2 for signal <Ov$xor0001> created at line 37.
    Found 1-bit xor2 for signal <Ov$xor0002> created at line 44.
    Found 8-bit comparator less for signal <result$cmp_lt0000> created at line 49.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <ALU> synthesized.


Synthesizing Unit <ALUCtrl>.
    Related source file is "ALUCtrl.v".
    Found 3-bit 4-to-1 multiplexer for signal <ALUCtrl>.
    Summary:
	inferred   3 Multiplexer(s).
Unit <ALUCtrl> synthesized.


Synthesizing Unit <CJump>.
    Related source file is "CJump.v".
WARNING:Xst:647 - Input <ShiftIn<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit adder for signal <ALUR>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <CJump> synthesized.


Synthesizing Unit <IF>.
    Related source file is "IF.v".
    Found 6-bit adder for signal <PCnext>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <IF> synthesized.


Synthesizing Unit <ID>.
    Related source file is "ID.v".
WARNING:Xst:647 - Input <Instruction<25:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Instruction<20:19>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Instruction<15:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <ID> synthesized.


Synthesizing Unit <EX>.
    Related source file is "EX.v".
WARNING:Xst:646 - Signal <ov> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit 4-to-1 multiplexer for signal <data1>.
    Found 8-bit 4-to-1 multiplexer for signal <data2>.
    Summary:
	inferred  16 Multiplexer(s).
Unit <EX> synthesized.


Synthesizing Unit <Soc_Mips>.
    Related source file is "Soc_Mips.v".
    Found 31-bit register for signal <EXMEM>.
    Found 45-bit register for signal <IDEX>.
    Found 3-bit register for signal <IDEXRegisterRs>.
    Found 38-bit register for signal <IFID>.
    Found 21-bit register for signal <MEMWB>.
    Summary:
	inferred 138 D-type flip-flop(s).
Unit <Soc_Mips> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 4
 6-bit adder                                           : 2
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
# Registers                                            : 149
 1-bit register                                        : 135
 3-bit register                                        : 1
 6-bit register                                        : 1
 8-bit register                                        : 12
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 8
 3-bit comparator equal                                : 6
 3-bit comparator not equal                            : 1
 8-bit comparator less                                 : 1
# Multiplexers                                         : 6
 3-bit 4-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 3
 8-bit 8-to-1 multiplexer                              : 2
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 4
 6-bit adder                                           : 2
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
# Registers                                            : 240
 Flip-Flops                                            : 240
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 8
 3-bit comparator equal                                : 6
 3-bit comparator not equal                            : 1
 8-bit comparator less                                 : 1
# Multiplexers                                         : 20
 1-bit 8-to-1 multiplexer                              : 16
 3-bit 4-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 3
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <IDEX_44> in Unit <Soc_Mips> is equivalent to the following FF/Latch, which will be removed : <IDEX_43> 
INFO:Xst:2261 - The FF/Latch <IDEX_39> in Unit <Soc_Mips> is equivalent to the following FF/Latch, which will be removed : <IDEX_36> 
INFO:Xst:2261 - The FF/Latch <IDEX_42> in Unit <Soc_Mips> is equivalent to the following FF/Latch, which will be removed : <IDEX_40> 
INFO:Xst:2261 - The FF/Latch <IDEX_13> in Unit <Soc_Mips> is equivalent to the following 2 FFs/Latches, which will be removed : <IDEX_12> <IDEX_11> 
INFO:Xst:2261 - The FF/Latch <EXMEM_29> in Unit <Soc_Mips> is equivalent to the following FF/Latch, which will be removed : <EXMEM_26> 
WARNING:Xst:2677 - Node <IFID_24> of sequential type is unconnected in block <Soc_Mips>.
WARNING:Xst:2677 - Node <IFID_25> of sequential type is unconnected in block <Soc_Mips>.
WARNING:Xst:2677 - Node <IFID_20> of sequential type is unconnected in block <Soc_Mips>.
WARNING:Xst:2677 - Node <IFID_19> of sequential type is unconnected in block <Soc_Mips>.
WARNING:Xst:2677 - Node <IFID_15> of sequential type is unconnected in block <Soc_Mips>.
WARNING:Xst:2677 - Node <IFID_14> of sequential type is unconnected in block <Soc_Mips>.
WARNING:Xst:2677 - Node <IFID_10> of sequential type is unconnected in block <Soc_Mips>.
WARNING:Xst:2677 - Node <IFID_9> of sequential type is unconnected in block <Soc_Mips>.
WARNING:Xst:2677 - Node <IFID_6> of sequential type is unconnected in block <Soc_Mips>.
WARNING:Xst:2677 - Node <IFID_8> of sequential type is unconnected in block <Soc_Mips>.
WARNING:Xst:2677 - Node <IFID_7> of sequential type is unconnected in block <Soc_Mips>.

Optimizing unit <Soc_Mips> ...

Optimizing unit <Registers> ...

Optimizing unit <ALU> ...

Optimizing unit <MEM> ...

Optimizing unit <IF> ...

Optimizing unit <EX> ...
WARNING:Xst:1710 - FF/Latch <IFID_30> (without init value) has a constant value of 0 in block <Soc_Mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <EX/EX1/Ov> of sequential type is unconnected in block <Soc_Mips>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <IFID_31> in Unit <Soc_Mips> is equivalent to the following 2 FFs/Latches, which will be removed : <IFID_26> <IFID_4> 
INFO:Xst:2261 - The FF/Latch <IFID_12> in Unit <Soc_Mips> is equivalent to the following FF/Latch, which will be removed : <IFID_11> 
INFO:Xst:2261 - The FF/Latch <IDEX_1> in Unit <Soc_Mips> is equivalent to the following FF/Latch, which will be removed : <IDEX_0> 
Found area constraint ratio of 100 (+ 5) on block Soc_Mips, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 218
 Flip-Flops                                            : 218

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Soc_Mips.ngr
Top Level Output File Name         : Soc_Mips
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 108

Cell Usage :
# BELS                             : 411
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 15
#      LUT3                        : 131
#      LUT3_D                      : 1
#      LUT3_L                      : 9
#      LUT4                        : 135
#      LUT4_D                      : 4
#      LUT4_L                      : 11
#      MUXCY                       : 22
#      MUXF5                       : 48
#      MUXF6                       : 16
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 218
#      FDC                         : 93
#      FDCE                        : 122
#      FDPE                        : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 107
#      IBUF                        : 1
#      OBUF                        : 106
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      221  out of   4656     4%  
 Number of Slice Flip Flops:            218  out of   9312     2%  
 Number of 4 input LUTs:                307  out of   9312     3%  
 Number of IOs:                         108
 Number of bonded IOBs:                 108  out of    232    46%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 218   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 218   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 13.417ns (Maximum Frequency: 74.532MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 14.880ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 13.417ns (frequency: 74.532MHz)
  Total number of paths / destination ports: 22976 / 343
-------------------------------------------------------------------------
Delay:               13.417ns (Levels of Logic = 11)
  Source:            EXMEM_0 (FF)
  Destination:       EXMEM_19 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: EXMEM_0 to EXMEM_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.591   0.808  EXMEM_0 (EXMEM_0)
     LUT4:I0->O            1   0.704   0.424  Forward/Forward_B_and000096_SW1 (N61)
     LUT4:I3->O            9   0.704   0.824  Forward/Forward_B_and000096 (Forward/Forward_B_and000096)
     LUT4_D:I3->O          7   0.704   0.712  EX/Mmux_data24_SW1 (N97)
     LUT4:I3->O            5   0.704   0.668  EX/Mmux_data24 (data2<1>)
     LUT4:I2->O            1   0.704   0.000  EX/EX1/Madd__old_result_1_lut<1> (EX/EX1/Madd__old_result_1_lut<1>)
     MUXCY:S->O            1   0.464   0.000  EX/EX1/Madd__old_result_1_cy<1> (EX/EX1/Madd__old_result_1_cy<1>)
     XORCY:CI->O           2   0.804   0.451  EX/EX1/Madd__old_result_1_xor<2> (EX/EX1/_old_result_1<2>)
     LUT4:I3->O            1   0.704   0.424  EX/EX1/z_cmp_eq00008_SW0_SW1 (N129)
     LUT4:I3->O            1   0.704   0.499  EX/EX1/z_cmp_eq00008_SW0 (N95)
     LUT4_L:I1->LO         1   0.704   0.104  EX/EX1/z_cmp_eq000028_SW0 (N115)
     LUT4:I3->O            1   0.704   0.000  EX/EX1/z_cmp_eq000031 (Zero)
     FDC:D                     0.308          EXMEM_19
    ----------------------------------------
    Total                     13.417ns (8.503ns logic, 4.914ns route)
                                       (63.4% logic, 36.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 11634 / 94
-------------------------------------------------------------------------
Offset:              14.880ns (Levels of Logic = 15)
  Source:            EXMEM_0 (FF)
  Destination:       ALUResult<7> (PAD)
  Source Clock:      clk rising

  Data Path: EXMEM_0 to ALUResult<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.591   0.808  EXMEM_0 (EXMEM_0)
     LUT4:I0->O            1   0.704   0.424  Forward/Forward_B_and000096_SW1 (N61)
     LUT4:I3->O            9   0.704   0.824  Forward/Forward_B_and000096 (Forward/Forward_B_and000096)
     LUT4_D:I3->O          7   0.704   0.712  EX/Mmux_data24_SW1 (N97)
     LUT4:I3->O            5   0.704   0.668  EX/Mmux_data24 (data2<1>)
     LUT4:I2->O            1   0.704   0.000  EX/EX1/Madd__old_result_1_lut<1> (EX/EX1/Madd__old_result_1_lut<1>)
     MUXCY:S->O            1   0.464   0.000  EX/EX1/Madd__old_result_1_cy<1> (EX/EX1/Madd__old_result_1_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  EX/EX1/Madd__old_result_1_cy<2> (EX/EX1/Madd__old_result_1_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  EX/EX1/Madd__old_result_1_cy<3> (EX/EX1/Madd__old_result_1_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  EX/EX1/Madd__old_result_1_cy<4> (EX/EX1/Madd__old_result_1_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  EX/EX1/Madd__old_result_1_cy<5> (EX/EX1/Madd__old_result_1_cy<5>)
     MUXCY:CI->O           0   0.059   0.000  EX/EX1/Madd__old_result_1_cy<6> (EX/EX1/Madd__old_result_1_cy<6>)
     XORCY:CI->O           1   0.804   0.455  EX/EX1/Madd__old_result_1_xor<7> (EX/EX1/_old_result_1<7>)
     LUT3_L:I2->LO         1   0.704   0.104  EX/EX1/result<7>41_SW0 (N63)
     LUT4:I3->O            3   0.704   0.531  EX/EX1/result<7>41 (ALUResult_7_OBUF)
     OBUF:I->O                 3.272          ALUResult_7_OBUF (ALUResult<7>)
    ----------------------------------------
    Total                     14.880ns (10.354ns logic, 4.526ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================


Total REAL time to Xst completion: 26.00 secs
Total CPU time to Xst completion: 25.30 secs
 
--> 

Total memory usage is 301676 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   20 (   0 filtered)
Number of infos    :   11 (   0 filtered)

