/dts-v1/;

/ {
    model = "Netgear Stora MS2000 / MS2110";
    compatible = "netgear,stora,ms2000,ms2110", "netgear,stora", "marvell,kirkwood-88f6281", "marvell,kirkwood", "DB-88F6281-BP", "DB-88F6281-BP-A";
        #address-cells = <1>;
        #size-cells = <1>;

        aliases {
                ethernet0 = &enet0;
                mpp = &MPP;
                serial0 = &serial0;
                serial1 = &serial1;
                soc = &SOC;
                sram = &SRAM;
        };

        cpus {
                #address-cells = <1>;
                #size-cells = <0>;

                cpu@0 {
                        device_type = "cpu";
                        compatible = "ARM,88FR131";
                        reg = <0x0>;
                        d-cache-line-size = <32>;       // 32 bytes
                        i-cache-line-size = <32>;       // 32 bytes
                        d-cache-size = <0x4000>;        // L1, 16K
                        i-cache-size = <0x4000>;        // L1, 16K
                        timebase-frequency = <0>;
                        bus-frequency = <0>;
                        clock-frequency = <0>;
                };
        };

        memory {
                device_type = "memory";
                reg = <0x0 0x8000000>;          // 128M at 0x0
        };

        localbus@0 {
                #address-cells = <2>;
                #size-cells = <1>;
                compatible = "mrvl,lbc";
                bank-count = <3>;

                /* This reflects CPU decode windows setup. */
                ranges = <0x0 0x2f 0xf9300000 0x00100000>;

                nand@0,0 {
                        #address-cells = <1>;
                        #size-cells = <1>;
                        compatible = "mrvl,nfc";
                        reg = <0x0 0x0 0x00100000>;
                        bank-width = <2>;
                        device-width = <1>;

                        slice@0 {
                                reg = <0x0 0x100000>;
                                label = "uboot";
                                read-only;
                        };

                        slice@100000 {
                                reg = <0x100000 0x400000>;
                                label = "kernel";
                        };

                        slice@500000 {
                                reg = <0x500000 0x0fa00000>;
                                label = "root";
                        };
                };
        };

        SOC: soc88f6281@f1000000 {
                #address-cells = <1>;
                #size-cells = <1>;
                compatible = "simple-bus";
                ranges = <0x0 0xf1000000 0x00100000>;
                bus-frequency = <0>;

                PIC: pic@20200 {
                        interrupt-controller;
                        #address-cells = <0>;
                        #interrupt-cells = <1>;
                        reg = <0x20200 0x3c>;
                        compatible = "mrvl,pic";
                };

                timer@20300 {
                        compatible = "mrvl,timer";
                        reg = <0x20300 0x30>;
                        interrupts = <1>;
                        interrupt-parent = <&PIC>;
                        mrvl,has-wdt;
                };

                MPP: mpp@10000 {
                        #pin-cells = <2>;
                        compatible = "mrvl,mpp";
                        reg = <0x10000 0x34>;
                        pin-count = <50>;
                        pin-map = <
                                 0 1            /* !MPP[ 0]:  SPI_SCn */
                                 1 1            /* !MPP[ 1]:  SPI_MOSI */
                                 2 1            /* !MPP[ 2]:  SPI_SCK */
                                 3 1            /* !MPP[ 3]:  SPI_MISO */
                                 4 1            /* ++MPP[ 4]: NF_IO[6] */
                                 5 1            /* ++MPP[ 5]: NF_IO[7] */
                                 6 1            /* ++MPP[ 6]: SYSRST_OUTn */
                                 7 2            /* MPP[ 7]: GPO[7] */
                                 8 1            /* ++MPP[ 8]: TW_SDA */
                                 9 1            /* ++MPP[ 9]: TW_SCK */
                                10 3            /* ++MPP[10]: UA0_TXD */
                                11 3            /* ++MPP[11]: UA0_RXD */
                                12 1            /* ++MPP[12]: SD_CLK */
                                13 1            /* ++MPP[13]: SD_CMD */
                                14 1            /* ++MPP[14]: SD_D[0] */
                                15 1            /* ++MPP[15]: SD_D[1] */
                                16 1            /* ++MPP[16]: SD_D[2] */
                                17 1            /* ++MPP[17]: SD_D[3] */
                                18 1            /* ++MPP[18]: NF_IO[0] */
                                19 1            /* ++MPP[19]: NF_IO[1] */
                                20 4            /* MPP[20]: GE1[ 0] */
                                21 4            /* MPP[21]: GE1[ 1] */
                                22 2            /* MPP[22]: GE1[ 2] */
                                23 2            /* MPP[23]: GE1[ 3] */
                                24 3            /* MPP[24]: GE1[ 4] */
                                25 3            /* MPP[25]: GE1[ 5] */
                                26 3            /* MPP[26]: GE1[ 6] */
                                27 3            /* MPP[27]: GE1[ 7] */
                                28 3            /* MPP[28]: GE1[ 8] */
                                29 3            /* MPP[29]: GE1[ 9] */
                                30 3            /* MPP[30]: GE1[10] */
                                31 3            /* MPP[31]: GE1[11] */
                                32 3            /* MPP[32]: GE1[12] */
                                33 3            /* MPP[33]: GE1[13] */
                                34 3            /* MPP[34]: GE1[14] */
                                35 3            /* MPP[35]: GE1[15] */
                                36 0            /* ++MPP[36]: GPIO[36] */
                                37 0            /* ++MPP[37]: GPIO[37] */
                                38 0            /* MPP[38]: GPIO[38] */
                                39 0            /* MPP[39]: GPIO[39] */
                                40 2            /* MPP[40]: TDM_SPI_SCK */
                                41 2            /* MPP[41]: TDM_SPI_MISO */
                                42 2            /* MPP[42]: TDM_SPI_MOSI */
                                43 0            /* ++MPP[43]: GPIO[43] */
                                44 0            /* ++MPP[44]: GPIO[44] */
                                45 0            /* ++MPP[45]: GPIO[45] */
                                46 0            /* ++MPP[46]: GPIO[46] */
                                47 0            /* ++MPP[47]: GPIO[47] */
                                48 0            /* ++MPP[48]: GPIO[48] */
                                49 0            /* ++MPP[49]: GPIO[49] */
                                >;
                };

                GPIO: gpio@10100 {
                        #gpio-cells = <3>;
                        compatible = "mrvl,gpio";
                        reg = <0x10100 0x20>;
                        gpio-controller;
                        interrupts = <35 36 37 38 39 40 41>;
                        interrupt-parent = <&PIC>;
                };

                rtc@10300 {
                        compatible = "mrvl,rtc";
                        reg = <0x10300 0x08>;
                };

                twsi@11000 {
                        #address-cells = <1>;
                        #size-cells = <0>;
                        compatible = "mrvl,twsi";
                        reg = <0x11000 0x20>;
                        interrupts = <43>;
                        interrupt-parent = <&PIC>;
                };

                enet0: ethernet@72000 {
                        #address-cells = <1>;
                        #size-cells = <1>;
                        model = "V2";
                        compatible = "mrvl,ge";
                        reg = <0x72000 0x2000>;
                        ranges = <0x0 0x72000 0x2000>;
                        local-mac-address = [ 00 00 00 00 00 00 ];
                        interrupts = <12 13 14 11 46>;
                        interrupt-parent = <&PIC>;
                        phy-handle = <&phy0>;

                        mdio@0 {
                                #address-cells = <1>;
                                #size-cells = <0>;
                                compatible = "mrvl,mdio";

                                phy0: ethernet-phy@0 {
                                        reg = <0x8>;
                                };
                        };
                };

                serial0: serial@12000 {
                        compatible = "ns16550";
                        reg = <0x12000 0x20>;
                        reg-shift = <2>;
                        clock-frequency = <0>;
                        interrupts = <33>;
                        interrupt-parent = <&PIC>;
                };

                serial1: serial@12100 {
                        compatible = "ns16550";
                        reg = <0x12100 0x20>;
                        reg-shift = <2>;
                        clock-frequency = <0>;
                        interrupts = <34>;
                        interrupt-parent = <&PIC>;
                };

                usb@50000 {
                        compatible = "mrvl,usb-ehci", "usb-ehci";
                        reg = <0x50000 0x1000>;
                        interrupts = <48 19>;
                        interrupt-parent = <&PIC>;
                };

                xor@60000 {
                        compatible = "mrvl,xor";
                        reg = <0x60000 0x1000>;
                        interrupts = <5 6 7 8>;
                        interrupt-parent = <&PIC>;
                };

                sata@80000 {
                        compatible = "mrvl,sata";
                        reg = <0x80000 0x6000>;
                        interrupts = <21>;
                        interrupt-parent = <&PIC>;
                };
        };

        SRAM: sram@fd000000 {
                compatible = "mrvl,cesa-sram";
                reg = <0xfd000000 0x00100000>;
        };

        chosen {
                stdin = "serial0";
                stdout = "serial0";
        };
};

