
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.81

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.26 source latency lfsr_reg[12]$_DFFE_PN0P_/CLK ^
  -0.26 target latency lfsr_reg[0]$_DFFE_PN1P_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: lfsr_reg[13]$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input3/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     9    0.21    0.21    0.20    0.40 ^ input3/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net4 (net)
                  0.21    0.00    0.40 ^ lfsr_reg[13]$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.40   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.10    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     2    0.12    0.08    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     9    0.10    0.07    0.13    0.26 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.07    0.00    0.26 ^ lfsr_reg[13]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.00    0.26   clock reconvergence pessimism
                          0.08    0.33   library removal time
                                  0.33   data required time
-----------------------------------------------------------------------------
                                  0.33   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.07   slack (MET)


Startpoint: reseed (input port clocked by core_clock)
Endpoint: lfsr_reg[10]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.03    0.00    0.00    0.20 v reseed (in)
                                         reseed (net)
                  0.00    0.00    0.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     9    0.26    0.16    0.19    0.39 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net3 (net)
                  0.16    0.00    0.39 v _076_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.13    0.12    0.50 ^ _076_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _040_ (net)
                  0.13    0.00    0.50 ^ _077_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.06    0.08    0.58 v _077_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _001_ (net)
                  0.06    0.00    0.58 v lfsr_reg[10]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.58   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.10    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     2    0.12    0.08    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00    0.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     9    0.10    0.07    0.13    0.26 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.07    0.00    0.26 ^ lfsr_reg[10]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.00    0.26   clock reconvergence pessimism
                          0.03    0.29   library hold time
                                  0.29   data required time
-----------------------------------------------------------------------------
                                  0.29   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: lfsr_reg[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input3/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     9    0.21    0.21    0.20    0.40 ^ input3/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net4 (net)
                  0.21    0.00    0.40 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     9    0.21    0.22    0.24    0.65 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net1 (net)
                  0.22    0.00    0.65 ^ lfsr_reg[1]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.65   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.10    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     2    0.12    0.08    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     9    0.10    0.07    0.13   10.26 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.07    0.00   10.26 ^ lfsr_reg[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.26   clock reconvergence pessimism
                          0.11   10.36   library recovery time
                                 10.36   data required time
-----------------------------------------------------------------------------
                                 10.36   data required time
                                 -0.65   data arrival time
-----------------------------------------------------------------------------
                                  9.72   slack (MET)


Startpoint: seed_in[7] (input port clocked by core_clock)
Endpoint: lfsr_reg[0]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v seed_in[7] (in)
                                         seed_in[7] (net)
                  0.00    0.00    0.20 v input17/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.02    0.21    0.73    0.93 v input17/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net18 (net)
                  0.21    0.00    0.93 v _064_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.05    0.23    0.46    1.39 v _064_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _029_ (net)
                  0.23    0.00    1.39 v _065_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.13    0.37    1.76 v _065_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _030_ (net)
                  0.13    0.00    1.76 v _066_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     8    0.22    0.26    0.31    2.07 v _066_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _031_ (net)
                  0.26    0.00    2.07 v _073_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.01    0.20    0.19    2.26 ^ _073_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _000_ (net)
                  0.20    0.00    2.26 ^ lfsr_reg[0]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  2.26   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.10    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     2    0.12    0.08    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     9    0.10    0.07    0.13   10.26 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.07    0.00   10.26 ^ lfsr_reg[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.00   10.26   clock reconvergence pessimism
                         -0.19   10.07   library setup time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -2.26   data arrival time
-----------------------------------------------------------------------------
                                  7.81   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: lfsr_reg[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input3/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     9    0.21    0.21    0.20    0.40 ^ input3/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net4 (net)
                  0.21    0.00    0.40 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     9    0.21    0.22    0.24    0.65 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net1 (net)
                  0.22    0.00    0.65 ^ lfsr_reg[1]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.65   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.10    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     2    0.12    0.08    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     9    0.10    0.07    0.13   10.26 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.07    0.00   10.26 ^ lfsr_reg[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.26   clock reconvergence pessimism
                          0.11   10.36   library recovery time
                                 10.36   data required time
-----------------------------------------------------------------------------
                                 10.36   data required time
                                 -0.65   data arrival time
-----------------------------------------------------------------------------
                                  9.72   slack (MET)


Startpoint: seed_in[7] (input port clocked by core_clock)
Endpoint: lfsr_reg[0]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v seed_in[7] (in)
                                         seed_in[7] (net)
                  0.00    0.00    0.20 v input17/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.02    0.21    0.73    0.93 v input17/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net18 (net)
                  0.21    0.00    0.93 v _064_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.05    0.23    0.46    1.39 v _064_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _029_ (net)
                  0.23    0.00    1.39 v _065_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.13    0.37    1.76 v _065_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _030_ (net)
                  0.13    0.00    1.76 v _066_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     8    0.22    0.26    0.31    2.07 v _066_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _031_ (net)
                  0.26    0.00    2.07 v _073_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.01    0.20    0.19    2.26 ^ _073_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _000_ (net)
                  0.20    0.00    2.26 ^ lfsr_reg[0]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  2.26   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.10    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     2    0.12    0.08    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.08    0.00   10.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     9    0.10    0.07    0.13   10.26 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.07    0.00   10.26 ^ lfsr_reg[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.00   10.26   clock reconvergence pessimism
                         -0.19   10.07   library setup time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -2.26   data arrival time
-----------------------------------------------------------------------------
                                  7.81   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.362764835357666

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8438

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.35989999771118164

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.35989999771118164

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
1.0000

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: lfsr_reg[10]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: lfsr_reg[0]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.13    0.26 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.00    0.26 ^ lfsr_reg[10]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
   0.45    0.71 v lfsr_reg[10]$_DFFE_PN1P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
   0.91    1.62 ^ _069_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_4)
   0.19    1.81 ^ _071_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.09    1.89 v _073_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
   0.00    1.89 v lfsr_reg[0]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
           1.89   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.13   10.26 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.00   10.26 ^ lfsr_reg[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
   0.00   10.26   clock reconvergence pessimism
  -0.16   10.09   library setup time
          10.09   data required time
---------------------------------------------------------
          10.09   data required time
          -1.89   data arrival time
---------------------------------------------------------
           8.20   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: valid_reg$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: valid_reg$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.13    0.26 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.00    0.26 ^ valid_reg$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.38    0.63 v valid_reg$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.18    0.82 v _118_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.14    0.96 v _119_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.00    0.96 v valid_reg$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.96   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.13    0.26 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.00    0.26 ^ valid_reg$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.26   clock reconvergence pessimism
   0.05    0.31   library hold time
           0.31   data required time
---------------------------------------------------------
           0.31   data required time
          -0.96   data arrival time
---------------------------------------------------------
           0.64   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.2574

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.2584

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
2.2575

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
7.8147

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
346.166113

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-03   1.80e-04   1.06e-08   2.29e-03  32.0%
Combinational          1.60e-03   6.31e-04   2.24e-08   2.23e-03  31.1%
Clock                  1.68e-03   9.61e-04   6.37e-08   2.64e-03  36.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.39e-03   1.77e-03   9.67e-08   7.16e-03 100.0%
                          75.3%      24.7%       0.0%
