### Week 1
* Course Overview [[ppt](https://kau365-my.sharepoint.com/:p:/g/personal/taehwan_kim_kau_ac_kr/EVOOPyAj9stHu-o-hNicifABWVZirOz14EyFx9zqSHd-9Q?e=Uu62ZD)]

### Week 2
* Cell-Based Design & Verilog HDL

### Week 3
* Verilog HDL for Circuit Synthesis (1/2)

### Week 4
* Verilog HDL for Circuit Synthesis (2/2)

### Week 5
* Verilog HDL for Circuit Simulation
* Tutorial: HDL Simulation 

### Week 6
* HDL Coding Guidelines for Synthesis
* Lab 1 / Preview

### Week 7
* Case Study: Design of an FSM
* Lab 2 / Preview

### Week 8
* Advanced Topics
* Tutorial: Design for FPGA
* Lab 3 / Preview

### Week 9
* Design under Constrains
* Lab 4 / Preview

### Week 10
* Project Guideline
* Lab 5 / Preview

### Week 11 - 14
* Project

### Week 15 - 16
* Final Exam
