$date
	Thu Feb 19 05:40:17 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_modncount $end
$var wire 4 ! count [3:0] $end
$var parameter 32 " n $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var parameter 32 % n $end
$var reg 4 & count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 %
b1010 "
$end
#0
$dumpvars
b0 &
1$
1#
b0 !
$end
#5
0#
#10
b1111 !
b1111 &
1#
0$
#15
0#
#20
b1110 !
b1110 &
1#
#25
0#
#30
b1101 !
b1101 &
1#
#35
0#
#40
b1100 !
b1100 &
1#
#45
0#
#50
b1011 !
b1011 &
1#
#55
0#
#60
b1010 !
b1010 &
1#
#65
0#
#70
b1001 !
b1001 &
1#
#75
0#
#80
b0 !
b0 &
1#
#85
0#
#90
b1111 !
b1111 &
1#
#95
0#
#100
b1110 !
b1110 &
1#
#105
0#
#110
b1101 !
b1101 &
1#
#115
0#
#120
b1100 !
b1100 &
1#
