#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000018950b8b510 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000018950b99860 .scope module, "test_cache_direct" "test_cache_direct" 3 3;
 .timescale -9 -12;
v0000018950b94e30_0 .var "addr", 10 0;
v0000018950bede60_0 .var "clk", 0 0;
v0000018950bed280_0 .net "hit", 0 0, v0000018950b4ae70_0;  1 drivers
v0000018950bed0a0_0 .var/i "i", 31 0;
v0000018950bed140_0 .var "read", 0 0;
v0000018950beddc0_0 .net "read_data", 10 0, v0000018950b62700_0;  1 drivers
v0000018950bed5a0_0 .var "rst", 0 0;
v0000018950bedb40 .array "trace", 9 0, 10 0;
E_0000018950b896c0 .event negedge, v0000018950b99c20_0;
S_0000018950b999f0 .scope module, "uut" "cache_direct" 3 13, 4 3 0, S_0000018950b99860;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 11 "addr";
    .port_info 4 /OUTPUT 11 "read_data";
    .port_info 5 /OUTPUT 1 "hit";
P_0000018950b62fb0 .param/l "BLOCKS" 1 4 13, +C4<00000000000000000000000000010000>;
P_0000018950b62fe8 .param/l "TAG_WIDTH" 1 4 14, +C4<00000000000000000000000000000011>;
v0000018950b99b80_0 .net "addr", 10 0, v0000018950b94e30_0;  1 drivers
v0000018950b99c20_0 .net "clk", 0 0, v0000018950bede60_0;  1 drivers
v0000018950b4ae70_0 .var "hit", 0 0;
v0000018950b4af10_0 .net "index", 3 0, L_0000018950bedaa0;  1 drivers
v0000018950b62660_0 .net "read", 0 0, v0000018950bed140_0;  1 drivers
v0000018950b62700_0 .var "read_data", 10 0;
v0000018950b627a0_0 .net "rst", 0 0, v0000018950bed5a0_0;  1 drivers
v0000018950b62840_0 .net "tag", 2 0, L_0000018950bed320;  1 drivers
v0000018950b628e0 .array "tag_array", 15 0, 2 0;
v0000018950b94d90 .array "valid_array", 15 0, 0 0;
E_0000018950b89a80 .event posedge, v0000018950b99c20_0;
L_0000018950bedaa0 .part v0000018950b94e30_0, 4, 4;
L_0000018950bed320 .part v0000018950b94e30_0, 8, 3;
S_0000018950b624d0 .scope begin, "$unm_blk_2" "$unm_blk_2" 4 25, 4 25 0, S_0000018950b999f0;
 .timescale -9 -12;
v0000018950b62b70_0 .var/i "i", 31 0;
    .scope S_0000018950b999f0;
T_0 ;
    %wait E_0000018950b89a80;
    %load/vec4 v0000018950b627a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %fork t_1, S_0000018950b624d0;
    %jmp t_0;
    .scope S_0000018950b624d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018950b62b70_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000018950b62b70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0000018950b62b70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018950b94d90, 0, 4;
    %pushi/vec4 0, 0, 3;
    %ix/getv/s 3, v0000018950b62b70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018950b628e0, 0, 4;
    %load/vec4 v0000018950b62b70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018950b62b70_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018950b4ae70_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000018950b62700_0, 0;
    %end;
    .scope S_0000018950b999f0;
t_0 %join;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000018950b62660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0000018950b4af10_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000018950b94d90, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.8, 9;
    %load/vec4 v0000018950b4af10_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000018950b628e0, 4;
    %load/vec4 v0000018950b62840_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018950b4ae70_0, 0;
    %pushi/vec4 1011, 0, 11;
    %assign/vec4 v0000018950b62700_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018950b4ae70_0, 0;
    %pushi/vec4 1011, 0, 11;
    %assign/vec4 v0000018950b62700_0, 0;
    %load/vec4 v0000018950b62840_0;
    %load/vec4 v0000018950b4af10_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018950b628e0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000018950b4af10_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018950b94d90, 0, 4;
T_0.7 ;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000018950b99860;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0000018950bede60_0;
    %inv;
    %store/vec4 v0000018950bede60_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000018950b99860;
T_2 ;
    %vpi_call/w 3 29 "$display", "Time\011Address\011ReadData\011Hit" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018950bede60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018950bed5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018950bed140_0, 0, 1;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0000018950b94e30_0, 0, 11;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018950bed5a0_0, 0, 1;
    %pushi/vec4 34, 0, 11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018950bedb40, 4, 0;
    %pushi/vec4 34, 0, 11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018950bedb40, 4, 0;
    %pushi/vec4 200, 0, 11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018950bedb40, 4, 0;
    %pushi/vec4 34, 0, 11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018950bedb40, 4, 0;
    %pushi/vec4 512, 0, 11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018950bedb40, 4, 0;
    %pushi/vec4 528, 0, 11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018950bedb40, 4, 0;
    %pushi/vec4 34, 0, 11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018950bedb40, 4, 0;
    %pushi/vec4 200, 0, 11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018950bedb40, 4, 0;
    %pushi/vec4 768, 0, 11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018950bedb40, 4, 0;
    %pushi/vec4 34, 0, 11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018950bedb40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018950bed0a0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000018950bed0a0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_2.1, 5;
    %wait E_0000018950b896c0;
    %ix/getv/s 4, v0000018950bed0a0_0;
    %load/vec4a v0000018950bedb40, 4;
    %store/vec4 v0000018950b94e30_0, 0, 11;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018950bed140_0, 0, 1;
    %wait E_0000018950b896c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018950bed140_0, 0, 1;
    %wait E_0000018950b896c0;
    %vpi_call/w 3 58 "$display", "%0t\011%0d\011%0h\011\011%b", $time, v0000018950b94e30_0, v0000018950beddc0_0, v0000018950bed280_0 {0 0 0};
    %load/vec4 v0000018950bed0a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018950bed0a0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call/w 3 61 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "test_cache_direct.v";
    "cache_direct.v";
