$VSC_HOME/VTR/vtr-verilog-to-routing/vtr_flow/arch/titan/stratixiv_arch.timing.xml
$INPUT_FILE
--write_block_usage
$OUTPUT_FOLDER/block_usage.xml
--post_place_timing_report
$OUTPUT_FOLDER/post_place_timing.txt
--write_timing_summary
$OUTPUT_FOLDER/timing_summary.xml
--router_first_iter_timing_report
$OUTPUT_FOLDER/first_iter_timing.txt
--place_algorithm
bounding_box
--target_utilization
0.8
--max_criticality
0
--criticality_exp
0
