#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55e294e6bbe0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
enum0x55e294e1abc0 .enum4 (3)
   "WRITE_8" 3'b000,
   "WRITE_16" 3'b001,
   "WRITE_8_READ_8" 3'b010,
   "WRITE_8_READ_16" 3'b011,
   "WRITE_8_READ_24" 3'b100
 ;
enum0x55e294e1b520 .enum4 (8)
   "NOP" 8'b00000000,
   "SWRESET" 8'b00000001,
   "RDDID" 8'b00000100,
   "RDDST" 8'b00001001,
   "SLPIN" 8'b00010000,
   "SLPOUT" 8'b00010001,
   "PLTON" 8'b00010010,
   "NORON" 8'b00010011,
   "RDMODE" 8'b00001010,
   "RDMADCTL" 8'b00001011,
   "RDPIXFMT" 8'b00001100,
   "RDIMGFMT" 8'b00001101,
   "RDSELFDIAG" 8'b00001111,
   "INVOFF" 8'b00100000,
   "INVON" 8'b00100001,
   "GAMMASET" 8'b00100110,
   "DISPOFF" 8'b00101000,
   "DISPON" 8'b00101001,
   "CASET" 8'b00101010,
   "PASET" 8'b00101011,
   "RAMWR" 8'b00101100,
   "RAMRD" 8'b00101110,
   "PTLAR" 8'b00110000,
   "VSCRDEF" 8'b00110011,
   "MADCTL" 8'b00110110,
   "VSCRSADD" 8'b00110111,
   "PIXFMT" 8'b00111010,
   "FRMCTR1" 8'b10110001,
   "FRMCTR2" 8'b10110010,
   "FRMCTR3" 8'b10110011,
   "INVCTR" 8'b10110100,
   "DFUNCTR" 8'b10110110,
   "PWCTR1" 8'b11000000,
   "PWCTR2" 8'b11000001,
   "PWCTR3" 8'b11000010,
   "PWCTR4" 8'b11000011,
   "PWCTR5" 8'b11000100,
   "VMCTR1" 8'b11000101,
   "VMCTR2" 8'b11000111,
   "RDID1" 8'b11011010,
   "RDID2" 8'b11011011,
   "RDID3" 8'b11011100,
   "RDID4" 8'b11011101,
   "GMCTRP1" 8'b11100000,
   "GMCTRN1" 8'b11100001,
   "PWCTR6" 8'b11111100
 ;
enum0x55e294e9b5f0 .enum4 (16)
   "BLACK" 16'b0000000000000000,
   "NAVY" 16'b0000000000001111,
   "DARKGREEN" 16'b0000001111100000,
   "DARKCYAN" 16'b0000001111101111,
   "MAROON" 16'b0111100000000000,
   "PURPLE" 16'b0111100000001111,
   "OLIVE" 16'b0111101111100000,
   "LIGHTGREY" 16'b1100011000011000,
   "DARKGREY" 16'b0111101111101111,
   "BLUE" 16'b0000000000011111,
   "GREEN" 16'b0000011111100000,
   "CYAN" 16'b0000011111111111,
   "RED" 16'b1111100000000000,
   "MAGENTA" 16'b1111100000011111,
   "YELLOW" 16'b1111111111100000,
   "WHITE" 16'b1111111111111111,
   "ORANGE" 16'b1111110100100000,
   "GREENYELLOW" 16'b1010111111100101,
   "PINK" 16'b1111110000011000
 ;
enum0x55e294e9e130 .enum4 (8)
   "NO_GESTURE" 8'b00000000,
   "MOVE_UP" 8'b00010000,
   "MOVE_RIGHT" 8'b00010100,
   "MOVE_DOWN" 8'b00011000,
   "MOVE_LEFT" 8'b00011100,
   "ZOOM_IN" 8'b01001000,
   "ZOOM_OUT" 8'b01001001
 ;
enum0x55e294e9f010 .enum4 (2)
   "PRESS_DOWN" 2'b00,
   "LIFT_UP" 2'b01,
   "CONTACT" 2'b10,
   "NO_EVENT" 2'b11
 ;
enum0x55e294e9f720 .enum4 (8)
   "DEVICE_MODE" 8'b00000000,
   "GEST_ID" 8'b00000001,
   "TD_STATUS" 8'b00000010,
   "P1_XH" 8'b00000011,
   "P1_XL" 8'b00000100,
   "P1_YH" 8'b00000101,
   "P1_YL" 8'b00000110,
   "P1_WEIGHT" 8'b00000111,
   "P1_MISC" 8'b00001000,
   "P2_XH" 8'b00001001,
   "P2_XL" 8'b00001010,
   "P2_YH" 8'b00001011,
   "P2_YL" 8'b00001100,
   "P2_WEIGHT" 8'b00001101,
   "P2_MISC" 8'b00001110,
   "THRESHOLD" 8'b10000000,
   "TH_DIFF" 8'b10000101,
   "CTRL" 8'b10000110,
   "TIME_ENTER_MONITOR" 8'b10000111,
   "PERIOD_ACTIVE" 8'b10001000,
   "PERIOD_MONITOR" 8'b10001001,
   "CHIP_ID" 8'b10100011
 ;
S_0x55e294e1a050 .scope task, "print_touch" "print_touch" 3 51, 3 51 0, S_0x55e294e6bbe0;
 .timescale 0 0;
v0x55e294ecb7a0_0 .var "t", 50 0;
TD_$unit.print_touch ;
    %vpi_call/w 3 52 "$display", "touch bus decoded: valid = %b", &PV<v0x55e294ecb7a0_0, 50, 1> {0 0 0};
    %load/vec4 v0x55e294ecb7a0_0;
    %parti/u 1, 50, 32;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call/w 3 54 "$display", "  x = %d, y = %d, weight = %d, area = %d", &PV<v0x55e294ecb7a0_0, 38, 12>, &PV<v0x55e294ecb7a0_0, 26, 12>, &PV<v0x55e294ecb7a0_0, 18, 8>, &PV<v0x55e294ecb7a0_0, 14, 4> {0 0 0};
T_0.0 ;
    %end;
S_0x55e294e6bd70 .scope module, "test_ili9341_display_controller" "test_ili9341_display_controller" 4 9;
 .timescale -9 -10;
P_0x55e294e6bf00 .param/l "CLK_HZ" 0 4 10, +C4<00000000101101110001101100000000>;
P_0x55e294e6bf40 .param/l "CLK_PERIOD_NS" 0 4 11, +C4<00000000000000000000000001010011>;
P_0x55e294e6bf80 .param/l "MAX_CYCLES" 0 4 12, +C4<00000000000111101000010010000000>;
L_0x7f28822eb0a8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e294ef0750_0 .net *"_ivl_7", 21 0, L_0x7f28822eb0a8;  1 drivers
v0x55e294ef0850_0 .var "clk", 0 0;
v0x55e294ef0910_0 .net "data_commandb", 0 0, v0x55e294eeeb70_0;  1 drivers
v0x55e294ef0a10_0 .var "ena", 0 0;
v0x55e294ef0ae0_0 .net "hsync", 0 0, v0x55e294eeee70_0;  1 drivers
v0x55e294ef0b80_0 .net "interface_mode", 3 0, v0x55e294eef160_0;  1 drivers
v0x55e294ef0c50_0 .var "rst", 0 0;
v0x55e294ef0d40_0 .net "spi_clk", 0 0, v0x55e294eedd30_0;  1 drivers
v0x55e294ef0e30_0 .net "spi_csb", 0 0, v0x55e294eed470_0;  1 drivers
v0x55e294ef0ed0_0 .var "spi_miso", 0 0;
v0x55e294ef0fc0_0 .net "spi_mosi", 0 0, v0x55e294eed870_0;  1 drivers
v0x55e294ef10b0_0 .net "vram_rd_addr", 31 0, L_0x55e294f012e0;  1 drivers
v0x55e294ef1150_0 .var "vram_rd_data", 15 0;
v0x55e294ef11f0_0 .net "vsync", 0 0, v0x55e294ef0490_0;  1 drivers
E_0x55e294e8f940 .event edge, v0x55e294ecbd80_0;
E_0x55e294e3dfb0 .event negedge, v0x55e294ecc660_0;
E_0x55e294ecde30 .event edge, v0x55e294eee5c0_0;
E_0x55e294ecddf0 .event posedge, v0x55e294ef0490_0;
L_0x55e294f012e0 .concat [ 10 22 0 0], v0x55e294ef0210_0, L_0x7f28822eb0a8;
S_0x55e294eeb770 .scope module, "UUT" "ili9341_display_controller" 4 30, 5 14 0, S_0x55e294e6bd70;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /OUTPUT 1 "display_rstb";
    .port_info 4 /INPUT 1 "enable_test_pattern";
    .port_info 5 /OUTPUT 4 "interface_mode";
    .port_info 6 /OUTPUT 1 "spi_csb";
    .port_info 7 /OUTPUT 1 "spi_clk";
    .port_info 8 /OUTPUT 1 "spi_mosi";
    .port_info 9 /INPUT 1 "spi_miso";
    .port_info 10 /OUTPUT 1 "data_commandb";
    .port_info 11 /OUTPUT 1 "vsync";
    .port_info 12 /OUTPUT 1 "hsync";
    .port_info 13 /INPUT 51 "touch";
    .port_info 14 /OUTPUT 10 "vram_rd_addr";
    .port_info 15 /INPUT 16 "vram_rd_data";
P_0x55e294ec2af0 .param/l "CFG_CMD_DELAY" 0 5 29, +C4<00000000000000000000000000100101>;
P_0x55e294ec2b30 .param/l "CLK_HZ" 0 5 23, +C4<00000000101101110001101100000000>;
P_0x55e294ec2b70 .param/l "DISPLAY_HEIGHT" 0 5 26, +C4<00000000000000000000000000100000>;
P_0x55e294ec2bb0 .param/l "DISPLAY_WIDTH" 0 5 24, +C4<00000000000000000000000000100000>;
P_0x55e294ec2bf0 .param/l "N_X" 1 5 25, +C4<00000000000000000000000000000101>;
P_0x55e294ec2c30 .param/l "N_Y" 1 5 27, +C4<00000000000000000000000000000101>;
P_0x55e294ec2c70 .param/l "ROM_LENGTH" 0 5 30, +C4<00000000000000000000000001111101>;
P_0x55e294ec2cb0 .param/l "VRAM_L" 0 5 28, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
enum0x55e294ea2e10 .enum4 (3)
   "S_INIT" 3'b000,
   "S_INCREMENT_PIXEL" 3'b001,
   "S_START_FRAME" 3'b010,
   "S_TX_PIXEL_DATA_START" 3'b011,
   "S_TX_PIXEL_DATA_BUSY" 3'b100,
   "S_WAIT_FOR_SPI" 3'b101,
   "S_ERROR" 3'b110
 ;
enum0x55e294ea3c20 .enum4 (3)
   "S_CFG_GET_DATA_SIZE" 3'b000,
   "S_CFG_GET_CMD" 3'b001,
   "S_CFG_SEND_CMD" 3'b010,
   "S_CFG_GET_DATA" 3'b011,
   "S_CFG_SEND_DATA" 3'b100,
   "S_CFG_SPI_WAIT" 3'b101,
   "S_CFG_MEM_WAIT" 3'b110,
   "S_CFG_DONE" 3'b111
 ;
v0x55e294eee5c0_0 .var "cfg_bytes_remaining", 7 0;
v0x55e294eee6a0_0 .var "cfg_delay_counter", 6 0;
v0x55e294eee780_0 .var "cfg_state", 2 0;
v0x55e294eee870_0 .var "cfg_state_after_wait", 2 0;
v0x55e294eee950_0 .net "clk", 0 0, v0x55e294ef0850_0;  1 drivers
v0x55e294eeea90_0 .var "current_command", 7 0;
v0x55e294eeeb70_0 .var "data_commandb", 0 0;
v0x55e294eeec30_0 .var "display_rstb", 0 0;
v0x55e294eeecf0_0 .net "ena", 0 0, v0x55e294ef0a10_0;  1 drivers
L_0x7f28822eb018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55e294eeedb0_0 .net "enable_test_pattern", 0 0, L_0x7f28822eb018;  1 drivers
v0x55e294eeee70_0 .var "hsync", 0 0;
v0x55e294eeef30_0 .var "i_data", 15 0;
v0x55e294eeeff0_0 .net "i_ready", 0 0, v0x55e294eed5e0_0;  1 drivers
v0x55e294eef090_0 .var "i_valid", 0 0;
v0x55e294eef160_0 .var "interface_mode", 3 0;
v0x55e294eef200_0 .net "o_data", 23 0, v0x55e294eed930_0;  1 drivers
v0x55e294eef2d0_0 .var "o_ready", 0 0;
v0x55e294eef3a0_0 .net "o_valid", 0 0, v0x55e294eedad0_0;  1 drivers
v0x55e294eef470_0 .var "pixel_color", 15 0;
v0x55e294eef510_0 .var "pixel_x", 4 0;
v0x55e294eef5d0_0 .var "pixel_y", 4 0;
v0x55e294eef6b0_0 .var "rom_addr", 6 0;
v0x55e294eef7a0_0 .net "rom_data", 7 0, v0x55e294ece8e0_0;  1 drivers
v0x55e294eef870_0 .net "rst", 0 0, v0x55e294ef0c50_0;  1 drivers
v0x55e294eef940_0 .net "spi_bit_counter", 4 0, v0x55e294ec9000_0;  1 drivers
v0x55e294eefa10_0 .net "spi_clk", 0 0, v0x55e294eedd30_0;  alias, 1 drivers
v0x55e294eefae0_0 .net "spi_csb", 0 0, v0x55e294eed470_0;  alias, 1 drivers
v0x55e294eefbb0_0 .net "spi_miso", 0 0, v0x55e294ef0ed0_0;  1 drivers
v0x55e294eefc80_0 .var "spi_mode", 2 0;
v0x55e294eefd50_0 .net "spi_mosi", 0 0, v0x55e294eed870_0;  alias, 1 drivers
v0x55e294eefe20_0 .var "state", 2 0;
v0x55e294eefec0_0 .var "state_after_wait", 2 0;
L_0x7f28822eb060 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e294eeff60_0 .net "touch", 50 0, L_0x7f28822eb060;  1 drivers
v0x55e294ef0210_0 .var "vram_rd_addr", 9 0;
v0x55e294ef02f0_0 .net "vram_rd_data", 15 0, v0x55e294ef1150_0;  1 drivers
v0x55e294ef03d0_0 .var "vram_rd_data_valid", 0 0;
v0x55e294ef0490_0 .var "vsync", 0 0;
E_0x55e294ecde70/0 .event edge, v0x55e294eeedb0_0, v0x55e294eef510_0, v0x55e294eef5d0_0, v0x55e294eef510_0;
E_0x55e294ecde70/1 .event edge, v0x55e294eef5d0_0, v0x55e294eeff60_0, v0x55e294eeff60_0, v0x55e294eef510_0;
E_0x55e294ecde70/2 .event edge, v0x55e294eeff60_0, v0x55e294eef5d0_0;
E_0x55e294ecde70 .event/or E_0x55e294ecde70/0, E_0x55e294ecde70/1, E_0x55e294ecde70/2;
E_0x55e294ecdeb0 .event edge, v0x55e294eef510_0, v0x55e294eef5d0_0;
E_0x55e294eebf40 .event edge, v0x55e294eefe20_0;
E_0x55e294eebfa0/0 .event edge, v0x55e294eefe20_0, v0x55e294ece8e0_0, v0x55e294eeea90_0, v0x55e294ef03d0_0;
E_0x55e294eebfa0/1 .event edge, v0x55e294ef02f0_0, v0x55e294eef470_0;
E_0x55e294eebfa0 .event/or E_0x55e294eebfa0/0, E_0x55e294eebfa0/1;
E_0x55e294eec050 .event edge, v0x55e294eefe20_0, v0x55e294eee780_0;
E_0x55e294eec0b0 .event edge, v0x55e294eedb90_0;
S_0x55e294eec170 .scope module, "ILI9341_INIT_ROM" "block_rom" 5 74, 6 6 0, S_0x55e294eeb770;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 7 "addr";
    .port_info 2 /OUTPUT 8 "data";
P_0x55e294eec350 .param/str "INIT" 0 6 10, "memories/ili9341_init.memh";
P_0x55e294eec390 .param/l "L" 0 6 9, +C4<00000000000000000000000001111101>;
P_0x55e294eec3d0 .param/l "W" 0 6 8, +C4<00000000000000000000000000001000>;
v0x55e294ecbd80_0 .net "addr", 6 0, v0x55e294eef6b0_0;  1 drivers
v0x55e294ecc660_0 .net "clk", 0 0, v0x55e294ef0850_0;  alias, 1 drivers
v0x55e294ece8e0_0 .var "data", 7 0;
v0x55e294ebdc00 .array "rom", 124 0, 7 0;
E_0x55e294eec500 .event posedge, v0x55e294ecc660_0;
S_0x55e294eec6a0 .scope begin, "synthesizable_rom" "synthesizable_rom" 6 22, 6 22 0, S_0x55e294eec170;
 .timescale -9 -10;
S_0x55e294eeca10 .scope module, "SPI0" "spi_controller" 5 63, 7 6 0, S_0x55e294eeb770;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "sclk";
    .port_info 3 /OUTPUT 1 "csb";
    .port_info 4 /OUTPUT 1 "mosi";
    .port_info 5 /INPUT 1 "miso";
    .port_info 6 /INPUT 3 "spi_mode";
    .port_info 7 /OUTPUT 1 "i_ready";
    .port_info 8 /INPUT 1 "i_valid";
    .port_info 9 /INPUT 16 "i_data";
    .port_info 10 /INPUT 1 "o_ready";
    .port_info 11 /OUTPUT 1 "o_valid";
    .port_info 12 /OUTPUT 24 "o_data";
    .port_info 13 /OUTPUT 5 "bit_counter";
enum0x55e294ea5060 .enum4 (3)
   "S_IDLE" 3'b000,
   "S_TXING" 3'b001,
   "S_TX_DONE" 3'b010,
   "S_RXING" 3'b011,
   "S_RX_DONE" 3'b100,
   "S_ERROR" 3'b101
 ;
v0x55e294ec9000_0 .var "bit_counter", 4 0;
v0x55e294eba950_0 .net "clk", 0 0, v0x55e294ef0850_0;  alias, 1 drivers
v0x55e294eed470_0 .var "csb", 0 0;
v0x55e294eed540_0 .net "i_data", 15 0, v0x55e294eeef30_0;  1 drivers
v0x55e294eed5e0_0 .var "i_ready", 0 0;
v0x55e294eed6f0_0 .net "i_valid", 0 0, v0x55e294eef090_0;  1 drivers
v0x55e294eed7b0_0 .net "miso", 0 0, v0x55e294ef0ed0_0;  alias, 1 drivers
v0x55e294eed870_0 .var "mosi", 0 0;
v0x55e294eed930_0 .var "o_data", 23 0;
v0x55e294eeda10_0 .net "o_ready", 0 0, v0x55e294eef2d0_0;  1 drivers
v0x55e294eedad0_0 .var "o_valid", 0 0;
v0x55e294eedb90_0 .net "rst", 0 0, v0x55e294ef0c50_0;  alias, 1 drivers
v0x55e294eedc50_0 .var "rx_data", 23 0;
v0x55e294eedd30_0 .var "sclk", 0 0;
v0x55e294eeddf0_0 .net "spi_mode", 2 0, v0x55e294eefc80_0;  1 drivers
v0x55e294eeded0_0 .var "state", 2 0;
v0x55e294eedfb0_0 .var "tx_data", 15 0;
E_0x55e294eec4c0 .event edge, v0x55e294ec9000_0, v0x55e294eedfb0_0, v0x55e294eeded0_0;
E_0x55e294eecd70 .event edge, v0x55e294eeded0_0;
S_0x55e294eecdf0 .scope begin, "csb_logic" "csb_logic" 7 39, 7 39 0, S_0x55e294eeca10;
 .timescale -9 -10;
S_0x55e294eecff0 .scope begin, "mosi_logic" "mosi_logic" 7 47, 7 47 0, S_0x55e294eeca10;
 .timescale -9 -10;
S_0x55e294eed1f0 .scope begin, "spi_controller_fsm" "spi_controller_fsm" 7 62, 7 62 0, S_0x55e294eeca10;
 .timescale -9 -10;
S_0x55e294eee250 .scope begin, "display_color_logic" "display_color_logic" 5 145, 5 145 0, S_0x55e294eeb770;
 .timescale -9 -10;
S_0x55e294eee3e0 .scope begin, "main_fsm" "main_fsm" 5 181, 5 181 0, S_0x55e294eeb770;
 .timescale -9 -10;
    .scope S_0x55e294eeca10;
T_1 ;
Ewait_0 .event/or E_0x55e294eecd70, E_0x0;
    %wait Ewait_0;
    %fork t_1, S_0x55e294eecdf0;
    %jmp t_0;
    .scope S_0x55e294eecdf0;
t_1 ;
    %load/vec4 v0x55e294eeded0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e294eed470_0, 0, 1;
    %jmp T_1.7;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e294eed470_0, 0, 1;
    %jmp T_1.7;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e294eed470_0, 0, 1;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e294eed470_0, 0, 1;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e294eed470_0, 0, 1;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e294eed470_0, 0, 1;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e294eed470_0, 0, 1;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55e294eeca10;
t_0 %join;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55e294eeca10;
T_2 ;
Ewait_1 .event/or E_0x55e294eec4c0, E_0x0;
    %wait Ewait_1;
    %fork t_3, S_0x55e294eecff0;
    %jmp t_2;
    .scope S_0x55e294eecff0;
t_3 ;
    %load/vec4 v0x55e294eedfb0_0;
    %load/vec4 v0x55e294ec9000_0;
    %part/u 1;
    %load/vec4 v0x55e294eeded0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x55e294eed870_0, 0, 1;
    %end;
    .scope S_0x55e294eeca10;
t_2 %join;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55e294eeca10;
T_3 ;
    %wait E_0x55e294eec500;
    %fork t_5, S_0x55e294eed1f0;
    %jmp t_4;
    .scope S_0x55e294eed1f0;
t_5 ;
    %load/vec4 v0x55e294eedb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55e294eeded0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e294eedd30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55e294ec9000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e294eedad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e294eed5e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55e294eedfb0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55e294eedc50_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55e294eed930_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55e294eeded0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55e294eeded0_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e294eed5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e294eedd30_0, 0;
    %load/vec4 v0x55e294eed6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v0x55e294eed540_0;
    %assign/vec4 v0x55e294eedfb0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55e294eedc50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e294eed5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e294eedad0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55e294eeded0_0, 0;
    %load/vec4 v0x55e294eeddf0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x55e294ec9000_0, 0;
    %jmp T_3.13;
T_3.10 ;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0x55e294ec9000_0, 0;
    %jmp T_3.13;
T_3.11 ;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x55e294ec9000_0, 0;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
T_3.8 ;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x55e294eedd30_0;
    %inv;
    %assign/vec4 v0x55e294eedd30_0, 0;
    %load/vec4 v0x55e294eedd30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x55e294ec9000_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.16, 4;
    %load/vec4 v0x55e294ec9000_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x55e294ec9000_0, 0;
    %jmp T_3.17;
T_3.16 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55e294eeded0_0, 0;
T_3.17 ;
T_3.15 ;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x55e294eeddf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55e294eeded0_0, 0;
    %jmp T_3.21;
T_3.18 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55e294eeded0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e294eed5e0_0, 0;
    %jmp T_3.21;
T_3.19 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55e294eeded0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e294eed5e0_0, 0;
    %jmp T_3.21;
T_3.21 ;
    %pop/vec4 1;
    %load/vec4 v0x55e294eeddf0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55e294ec9000_0, 0;
    %jmp T_3.26;
T_3.22 ;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x55e294ec9000_0, 0;
    %jmp T_3.26;
T_3.23 ;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0x55e294ec9000_0, 0;
    %jmp T_3.26;
T_3.24 ;
    %pushi/vec4 24, 0, 5;
    %assign/vec4 v0x55e294ec9000_0, 0;
    %jmp T_3.26;
T_3.26 ;
    %pop/vec4 1;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x55e294eedd30_0;
    %inv;
    %assign/vec4 v0x55e294eedd30_0, 0;
    %load/vec4 v0x55e294eedd30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x55e294ec9000_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.29, 4;
    %load/vec4 v0x55e294ec9000_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x55e294ec9000_0, 0;
    %jmp T_3.30;
T_3.29 ;
    %load/vec4 v0x55e294eeddf0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55e294eed930_0, 0;
    %jmp T_3.35;
T_3.31 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55e294eedc50_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55e294eed930_0, 0;
    %jmp T_3.35;
T_3.32 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x55e294eedc50_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55e294eed930_0, 0;
    %jmp T_3.35;
T_3.33 ;
    %load/vec4 v0x55e294eedc50_0;
    %assign/vec4 v0x55e294eed930_0, 0;
    %jmp T_3.35;
T_3.35 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e294eedad0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55e294eeded0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e294eed5e0_0, 0;
T_3.30 ;
    %jmp T_3.28;
T_3.27 ;
    %load/vec4 v0x55e294eed7b0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x55e294ec9000_0;
    %assign/vec4/off/d v0x55e294eedc50_0, 4, 5;
T_3.28 ;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
T_3.1 ;
    %end;
    .scope S_0x55e294eeca10;
t_4 %join;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55e294eec170;
T_4 ;
    %vpi_call/w 6 18 "$display", "Initializing block rom from file %s.", P_0x55e294eec350 {0 0 0};
    %vpi_call/w 6 19 "$readmemh", P_0x55e294eec350, v0x55e294ebdc00 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x55e294eec170;
T_5 ;
    %wait E_0x55e294eec500;
    %fork t_7, S_0x55e294eec6a0;
    %jmp t_6;
    .scope S_0x55e294eec6a0;
t_7 ;
    %load/vec4 v0x55e294ecbd80_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x55e294ebdc00, 4;
    %assign/vec4 v0x55e294ece8e0_0, 0;
    %end;
    .scope S_0x55e294eec170;
t_6 %join;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55e294eeb770;
T_6 ;
Ewait_2 .event/or E_0x55e294eec0b0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x55e294eef870_0;
    %inv;
    %store/vec4 v0x55e294eeec30_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55e294eeb770;
T_7 ;
    %wait E_0x0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x55e294eef160_0, 0, 4;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55e294eeb770;
T_8 ;
Ewait_3 .event/or E_0x55e294eec050, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x55e294eefe20_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e294eef090_0, 0, 1;
    %jmp T_8.4;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e294eef090_0, 0, 1;
    %jmp T_8.4;
T_8.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e294eef090_0, 0, 1;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x55e294eee780_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e294eef090_0, 0, 1;
    %jmp T_8.8;
T_8.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e294eef090_0, 0, 1;
    %jmp T_8.8;
T_8.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e294eef090_0, 0, 1;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55e294eeb770;
T_9 ;
Ewait_4 .event/or E_0x55e294eebf40, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x55e294eefe20_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55e294eeea90_0, 0, 8;
    %jmp T_9.2;
T_9.0 ;
    %pushi/vec4 44, 0, 8;
    %store/vec4 v0x55e294eeea90_0, 0, 8;
    %jmp T_9.2;
T_9.2 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55e294eeb770;
T_10 ;
Ewait_5 .event/or E_0x55e294eebfa0, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x55e294eefe20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %load/vec4 v0x55e294ef03d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.4, 8;
    %load/vec4 v0x55e294ef02f0_0;
    %jmp/1 T_10.5, 8;
T_10.4 ; End of true expr.
    %load/vec4 v0x55e294eef470_0;
    %jmp/0 T_10.5, 8;
 ; End of false expr.
    %blend;
T_10.5;
    %store/vec4 v0x55e294eeef30_0, 0, 16;
    %jmp T_10.3;
T_10.0 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x55e294eef7a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55e294eeef30_0, 0, 16;
    %jmp T_10.3;
T_10.1 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x55e294eeea90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55e294eeef30_0, 0, 16;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55e294eeb770;
T_11 ;
Ewait_6 .event/or E_0x55e294eebf40, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x55e294eefe20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55e294eefc80_0, 0, 3;
    %jmp T_11.3;
T_11.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55e294eefc80_0, 0, 3;
    %jmp T_11.3;
T_11.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55e294eefc80_0, 0, 3;
    %jmp T_11.3;
T_11.3 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55e294eeb770;
T_12 ;
Ewait_7 .event/or E_0x55e294ecdeb0, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x55e294eef510_0;
    %pad/u 32;
    %pushi/vec4 31, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55e294eeee70_0, 0, 1;
    %load/vec4 v0x55e294eeee70_0;
    %load/vec4 v0x55e294eef5d0_0;
    %pad/u 32;
    %pushi/vec4 31, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x55e294ef0490_0, 0, 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55e294eeb770;
T_13 ;
Ewait_8 .event/or E_0x55e294ecde70, E_0x0;
    %wait Ewait_8;
    %fork t_9, S_0x55e294eee250;
    %jmp t_8;
    .scope S_0x55e294eee250;
t_9 ;
    %load/vec4 v0x55e294eeedb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55e294ef0210_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e294ef03d0_0, 0, 1;
    %load/vec4 v0x55e294eef510_0;
    %pushi/vec4 16, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55e294eef5d0_0;
    %pushi/vec4 16, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x55e294eef470_0, 0, 16;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x55e294eef510_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x55e294eef5d0_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %jmp T_13.8;
T_13.4 ;
    %pushi/vec4 63488, 0, 16;
    %store/vec4 v0x55e294eef470_0, 0, 16;
    %jmp T_13.8;
T_13.5 ;
    %pushi/vec4 2016, 0, 16;
    %store/vec4 v0x55e294eef470_0, 0, 16;
    %jmp T_13.8;
T_13.6 ;
    %pushi/vec4 31, 0, 16;
    %store/vec4 v0x55e294eef470_0, 0, 16;
    %jmp T_13.8;
T_13.7 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55e294eef470_0, 0, 16;
    %jmp T_13.8;
T_13.8 ;
    %pop/vec4 1;
T_13.3 ;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55e294eef5d0_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x55e294eef510_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %add;
    %pad/u 10;
    %store/vec4 v0x55e294ef0210_0, 0, 10;
    %load/vec4 v0x55e294eeff60_0;
    %parti/u 1, 50, 32;
    %load/vec4 v0x55e294eeff60_0;
    %parti/u 3, 40, 32;
    %load/vec4 v0x55e294eef510_0;
    %parti/s 3, 2, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55e294eeff60_0;
    %parti/u 3, 28, 32;
    %load/vec4 v0x55e294eef5d0_0;
    %parti/s 3, 2, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.9, 8;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x55e294eef470_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e294ef03d0_0, 0, 1;
    %jmp T_13.10;
T_13.9 ;
    %pushi/vec4 31, 0, 16;
    %store/vec4 v0x55e294eef470_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e294ef03d0_0, 0, 1;
T_13.10 ;
T_13.1 ;
    %end;
    .scope S_0x55e294eeb770;
t_8 %join;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55e294eeb770;
T_14 ;
    %wait E_0x55e294eec500;
    %fork t_11, S_0x55e294eee3e0;
    %jmp t_10;
    .scope S_0x55e294eee3e0;
t_11 ;
    %load/vec4 v0x55e294eef870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55e294eefe20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55e294eee780_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55e294eee870_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55e294eee6a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55e294eefec0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55e294eef510_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55e294eef5d0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55e294eef6b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e294eeeb70_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55e294eeecf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x55e294eefe20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55e294eefe20_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x55e294eef5d0_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x55e294eef510_0, 0;
    %jmp T_14.11;
T_14.4 ;
    %load/vec4 v0x55e294eee780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.19, 6;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55e294eee780_0, 0;
    %jmp T_14.21;
T_14.12 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55e294eee870_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55e294eee780_0, 0;
    %load/vec4 v0x55e294eef6b0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x55e294eef6b0_0, 0;
    %load/vec4 v0x55e294eef7a0_0;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_14.22, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_14.23, 6;
    %load/vec4 v0x55e294eef7a0_0;
    %assign/vec4 v0x55e294eee5c0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55e294eee6a0_0, 0;
    %jmp T_14.25;
T_14.22 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e294eee5c0_0, 0;
    %pushi/vec4 37, 0, 7;
    %assign/vec4 v0x55e294eee6a0_0, 0;
    %jmp T_14.25;
T_14.23 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e294eee5c0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55e294eee6a0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55e294eee780_0, 0;
    %jmp T_14.25;
T_14.25 ;
    %pop/vec4 1;
    %jmp T_14.21;
T_14.13 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55e294eee870_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55e294eee780_0, 0;
    %jmp T_14.21;
T_14.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e294eeeb70_0, 0;
    %load/vec4 v0x55e294eef7a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.26, 4;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55e294eee780_0, 0;
    %jmp T_14.27;
T_14.26 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55e294eee780_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55e294eee870_0, 0;
T_14.27 ;
    %jmp T_14.21;
T_14.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e294eeeb70_0, 0;
    %load/vec4 v0x55e294eef6b0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x55e294eef6b0_0, 0;
    %load/vec4 v0x55e294eee5c0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_14.28, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55e294eee870_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55e294eee780_0, 0;
    %load/vec4 v0x55e294eee5c0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x55e294eee5c0_0, 0;
    %jmp T_14.29;
T_14.28 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55e294eee870_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55e294eee780_0, 0;
T_14.29 ;
    %jmp T_14.21;
T_14.16 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55e294eee870_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55e294eee780_0, 0;
    %jmp T_14.21;
T_14.17 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55e294eefe20_0, 0;
    %jmp T_14.21;
T_14.18 ;
    %load/vec4 v0x55e294eee6a0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_14.30, 5;
    %load/vec4 v0x55e294eee6a0_0;
    %subi 1, 0, 7;
    %assign/vec4 v0x55e294eee6a0_0, 0;
    %jmp T_14.31;
T_14.30 ;
    %load/vec4 v0x55e294eeeff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.32, 8;
    %load/vec4 v0x55e294eee870_0;
    %assign/vec4 v0x55e294eee780_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55e294eee6a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e294eeeb70_0, 0;
T_14.32 ;
T_14.31 ;
    %jmp T_14.21;
T_14.19 ;
    %load/vec4 v0x55e294eee870_0;
    %assign/vec4 v0x55e294eee780_0, 0;
    %jmp T_14.21;
T_14.21 ;
    %pop/vec4 1;
    %jmp T_14.11;
T_14.5 ;
    %load/vec4 v0x55e294eeeff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.34, 8;
    %load/vec4 v0x55e294eefec0_0;
    %assign/vec4 v0x55e294eefe20_0, 0;
T_14.34 ;
    %jmp T_14.11;
T_14.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e294eeeb70_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55e294eefe20_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55e294eefec0_0, 0;
    %jmp T_14.11;
T_14.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e294eeeb70_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55e294eefec0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55e294eefe20_0, 0;
    %jmp T_14.11;
T_14.8 ;
    %load/vec4 v0x55e294eeeff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.36, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55e294eefe20_0, 0;
T_14.36 ;
    %jmp T_14.11;
T_14.9 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55e294eefe20_0, 0;
    %load/vec4 v0x55e294eef510_0;
    %pad/u 32;
    %cmpi/u 31, 0, 32;
    %jmp/0xz  T_14.38, 5;
    %load/vec4 v0x55e294eef510_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55e294eef510_0, 0;
    %jmp T_14.39;
T_14.38 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55e294eef510_0, 0;
    %load/vec4 v0x55e294eef5d0_0;
    %pad/u 32;
    %cmpi/u 31, 0, 32;
    %jmp/0xz  T_14.40, 5;
    %load/vec4 v0x55e294eef5d0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55e294eef5d0_0, 0;
    %jmp T_14.41;
T_14.40 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55e294eef5d0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55e294eefe20_0, 0;
T_14.41 ;
T_14.39 ;
    %jmp T_14.11;
T_14.11 ;
    %pop/vec4 1;
T_14.2 ;
T_14.1 ;
    %end;
    .scope S_0x55e294eeb770;
t_10 %join;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55e294e6bd70;
T_15 ;
    %delay 410, 0;
    %load/vec4 v0x55e294ef0850_0;
    %inv;
    %store/vec4 v0x55e294ef0850_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55e294e6bd70;
T_16 ;
    %vpi_call/w 4 40 "$dumpfile", "ili9341_display_controller.fst" {0 0 0};
    %vpi_call/w 4 41 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55e294eeb770 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e294ef0850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e294ef0c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e294ef0a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e294ef0ed0_0, 0, 1;
    %pushi/vec4 31, 0, 16;
    %store/vec4 v0x55e294ef1150_0, 0, 16;
    %pushi/vec4 2, 0, 32;
T_16.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_16.1, 5;
    %jmp/1 T_16.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55e294e3dfb0;
    %jmp T_16.0;
T_16.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e294ef0c50_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_16.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_16.3, 5;
    %jmp/1 T_16.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55e294ecddf0;
    %jmp T_16.2;
T_16.3 ;
    %pop/vec4 1;
    %pushi/vec4 100, 0, 32;
T_16.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_16.5, 5;
    %jmp/1 T_16.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55e294e3dfb0;
    %jmp T_16.4;
T_16.5 ;
    %pop/vec4 1;
    %vpi_call/w 4 57 "$display", "Test finished successfully. Check the waveforms!" {0 0 0};
    %vpi_call/w 4 58 "$finish" {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x55e294e6bd70;
T_17 ;
    %wait E_0x55e294ecde30;
    %load/vec4 v0x55e294eefe20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 127, 0, 8;
    %load/vec4 v0x55e294eee5c0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %vpi_call/w 4 64 "$display", "ERROR - bytes remaining > 127!!! " {0 0 0};
    %pushi/vec4 5, 0, 32;
T_17.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_17.3, 5;
    %jmp/1 T_17.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55e294e3dfb0;
    %jmp T_17.2;
T_17.3 ;
    %pop/vec4 1;
    %vpi_call/w 4 66 "$finish" {0 0 0};
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x55e294e6bd70;
T_18 ;
    %wait E_0x55e294e8f940;
    %load/vec4 v0x55e294eefe20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 125, 0, 32;
    %load/vec4 v0x55e294eef6b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %vpi_call/w 4 72 "$display", "ERROR - rom_addr incremented past length!!! " {0 0 0};
    %pushi/vec4 5, 0, 32;
T_18.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.3, 5;
    %jmp/1 T_18.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55e294e3dfb0;
    %jmp T_18.2;
T_18.3 ;
    %pop/vec4 1;
    %vpi_call/w 4 74 "$finish" {0 0 0};
T_18.0 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x55e294e6bd70;
T_19 ;
    %pushi/vec4 2000000, 0, 32;
T_19.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_19.1, 5;
    %jmp/1 T_19.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55e294eec500;
    %jmp T_19.0;
T_19.1 ;
    %pop/vec4 1;
    %vpi_call/w 4 95 "$display", "Test timed out. Check your FSM logic, or increase MAX_CYCLES" {0 0 0};
    %vpi_call/w 4 96 "$finish" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "./hdl/ft6206_defines.sv";
    "tests/test_ili9341_display_controller.sv";
    "hdl/ili9341_display_controller.sv";
    "hdl/block_rom.sv";
    "hdl/spi_controller.sv";
