# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3965 \
    name dp_matrix_V_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_15 \
    op interface \
    ports { dp_matrix_V_15_address0 { O 8 vector } dp_matrix_V_15_ce0 { O 1 bit } dp_matrix_V_15_we0 { O 1 bit } dp_matrix_V_15_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3966 \
    name dp_matrix_V_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_14 \
    op interface \
    ports { dp_matrix_V_14_address0 { O 8 vector } dp_matrix_V_14_ce0 { O 1 bit } dp_matrix_V_14_we0 { O 1 bit } dp_matrix_V_14_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3967 \
    name dp_matrix_V_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_13 \
    op interface \
    ports { dp_matrix_V_13_address0 { O 8 vector } dp_matrix_V_13_ce0 { O 1 bit } dp_matrix_V_13_we0 { O 1 bit } dp_matrix_V_13_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3968 \
    name dp_matrix_V_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_12 \
    op interface \
    ports { dp_matrix_V_12_address0 { O 8 vector } dp_matrix_V_12_ce0 { O 1 bit } dp_matrix_V_12_we0 { O 1 bit } dp_matrix_V_12_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3969 \
    name dp_matrix_V_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_11 \
    op interface \
    ports { dp_matrix_V_11_address0 { O 8 vector } dp_matrix_V_11_ce0 { O 1 bit } dp_matrix_V_11_we0 { O 1 bit } dp_matrix_V_11_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3970 \
    name dp_matrix_V_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_10 \
    op interface \
    ports { dp_matrix_V_10_address0 { O 8 vector } dp_matrix_V_10_ce0 { O 1 bit } dp_matrix_V_10_we0 { O 1 bit } dp_matrix_V_10_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3971 \
    name dp_matrix_V_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_9 \
    op interface \
    ports { dp_matrix_V_9_address0 { O 8 vector } dp_matrix_V_9_ce0 { O 1 bit } dp_matrix_V_9_we0 { O 1 bit } dp_matrix_V_9_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3972 \
    name dp_matrix_V_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_8 \
    op interface \
    ports { dp_matrix_V_8_address0 { O 8 vector } dp_matrix_V_8_ce0 { O 1 bit } dp_matrix_V_8_we0 { O 1 bit } dp_matrix_V_8_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3973 \
    name dp_matrix_V_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_7 \
    op interface \
    ports { dp_matrix_V_7_address0 { O 8 vector } dp_matrix_V_7_ce0 { O 1 bit } dp_matrix_V_7_we0 { O 1 bit } dp_matrix_V_7_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3974 \
    name dp_matrix_V_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_6 \
    op interface \
    ports { dp_matrix_V_6_address0 { O 8 vector } dp_matrix_V_6_ce0 { O 1 bit } dp_matrix_V_6_we0 { O 1 bit } dp_matrix_V_6_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3975 \
    name dp_matrix_V_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_5 \
    op interface \
    ports { dp_matrix_V_5_address0 { O 8 vector } dp_matrix_V_5_ce0 { O 1 bit } dp_matrix_V_5_we0 { O 1 bit } dp_matrix_V_5_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3976 \
    name dp_matrix_V_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_4 \
    op interface \
    ports { dp_matrix_V_4_address0 { O 8 vector } dp_matrix_V_4_ce0 { O 1 bit } dp_matrix_V_4_we0 { O 1 bit } dp_matrix_V_4_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3977 \
    name dp_matrix_V_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_3 \
    op interface \
    ports { dp_matrix_V_3_address0 { O 8 vector } dp_matrix_V_3_ce0 { O 1 bit } dp_matrix_V_3_we0 { O 1 bit } dp_matrix_V_3_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3978 \
    name dp_matrix_V_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_2 \
    op interface \
    ports { dp_matrix_V_2_address0 { O 8 vector } dp_matrix_V_2_ce0 { O 1 bit } dp_matrix_V_2_we0 { O 1 bit } dp_matrix_V_2_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3979 \
    name dp_matrix_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V_1 \
    op interface \
    ports { dp_matrix_V_1_address0 { O 8 vector } dp_matrix_V_1_ce0 { O 1 bit } dp_matrix_V_1_we0 { O 1 bit } dp_matrix_V_1_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3996 \
    name dp_matrix_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename dp_matrix_V \
    op interface \
    ports { dp_matrix_V_address0 { O 8 vector } dp_matrix_V_ce0 { O 1 bit } dp_matrix_V_we0 { O 1 bit } dp_matrix_V_d0 { O 9 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'dp_matrix_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3997 \
    name query_string_comp_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename query_string_comp_5 \
    op interface \
    ports { query_string_comp_5_address0 { O 6 vector } query_string_comp_5_ce0 { O 1 bit } query_string_comp_5_q0 { I 2 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'query_string_comp_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4062 \
    name last_pe_score_5 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename last_pe_score_5 \
    op interface \
    ports { last_pe_score_5_address0 { O 6 vector } last_pe_score_5_ce0 { O 1 bit } last_pe_score_5_we0 { O 1 bit } last_pe_score_5_d0 { O 10 vector } last_pe_score_5_address1 { O 6 vector } last_pe_score_5_ce1 { O 1 bit } last_pe_score_5_q1 { I 10 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'last_pe_score_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4063 \
    name last_pe_scoreIx_5 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename last_pe_scoreIx_5 \
    op interface \
    ports { last_pe_scoreIx_5_address0 { O 6 vector } last_pe_scoreIx_5_ce0 { O 1 bit } last_pe_scoreIx_5_we0 { O 1 bit } last_pe_scoreIx_5_d0 { O 10 vector } last_pe_scoreIx_5_address1 { O 6 vector } last_pe_scoreIx_5_ce1 { O 1 bit } last_pe_scoreIx_5_q1 { I 10 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'last_pe_scoreIx_5'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3901 \
    name dp_mem_5_2_0_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_5_2_0_load \
    op interface \
    ports { dp_mem_5_2_0_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3902 \
    name Ix_mem_5_1_0_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_5_1_0_load \
    op interface \
    ports { Ix_mem_5_1_0_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3903 \
    name Iy_mem_5_1_0_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_5_1_0_load \
    op interface \
    ports { Iy_mem_5_1_0_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3904 \
    name dp_mem_5_2_1_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_5_2_1_load \
    op interface \
    ports { dp_mem_5_2_1_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3905 \
    name Ix_mem_5_1_1_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_5_1_1_load \
    op interface \
    ports { Ix_mem_5_1_1_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3906 \
    name Iy_mem_5_1_1_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_5_1_1_load \
    op interface \
    ports { Iy_mem_5_1_1_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3907 \
    name dp_mem_5_2_2_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_5_2_2_load \
    op interface \
    ports { dp_mem_5_2_2_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3908 \
    name Ix_mem_5_1_2_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_5_1_2_load \
    op interface \
    ports { Ix_mem_5_1_2_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3909 \
    name Iy_mem_5_1_2_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_5_1_2_load \
    op interface \
    ports { Iy_mem_5_1_2_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3910 \
    name dp_mem_5_2_3_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_5_2_3_load \
    op interface \
    ports { dp_mem_5_2_3_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3911 \
    name Ix_mem_5_1_3_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_5_1_3_load \
    op interface \
    ports { Ix_mem_5_1_3_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3912 \
    name Iy_mem_5_1_3_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_5_1_3_load \
    op interface \
    ports { Iy_mem_5_1_3_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3913 \
    name dp_mem_5_2_4_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_5_2_4_load \
    op interface \
    ports { dp_mem_5_2_4_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3914 \
    name Ix_mem_5_1_4_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_5_1_4_load \
    op interface \
    ports { Ix_mem_5_1_4_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3915 \
    name Iy_mem_5_1_4_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_5_1_4_load \
    op interface \
    ports { Iy_mem_5_1_4_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3916 \
    name dp_mem_5_2_5_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_5_2_5_load \
    op interface \
    ports { dp_mem_5_2_5_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3917 \
    name Ix_mem_5_1_5_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_5_1_5_load \
    op interface \
    ports { Ix_mem_5_1_5_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3918 \
    name Iy_mem_5_1_5_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_5_1_5_load \
    op interface \
    ports { Iy_mem_5_1_5_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3919 \
    name dp_mem_5_2_6_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_5_2_6_load \
    op interface \
    ports { dp_mem_5_2_6_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3920 \
    name Ix_mem_5_1_6_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_5_1_6_load \
    op interface \
    ports { Ix_mem_5_1_6_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3921 \
    name Iy_mem_5_1_6_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_5_1_6_load \
    op interface \
    ports { Iy_mem_5_1_6_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3922 \
    name dp_mem_5_2_7_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_5_2_7_load \
    op interface \
    ports { dp_mem_5_2_7_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3923 \
    name Ix_mem_5_1_7_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_5_1_7_load \
    op interface \
    ports { Ix_mem_5_1_7_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3924 \
    name Iy_mem_5_1_7_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_5_1_7_load \
    op interface \
    ports { Iy_mem_5_1_7_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3925 \
    name dp_mem_5_2_8_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_5_2_8_load \
    op interface \
    ports { dp_mem_5_2_8_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3926 \
    name Ix_mem_5_1_8_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_5_1_8_load \
    op interface \
    ports { Ix_mem_5_1_8_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3927 \
    name Iy_mem_5_1_8_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_5_1_8_load \
    op interface \
    ports { Iy_mem_5_1_8_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3928 \
    name dp_mem_5_2_9_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_5_2_9_load \
    op interface \
    ports { dp_mem_5_2_9_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3929 \
    name Ix_mem_5_1_9_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_5_1_9_load \
    op interface \
    ports { Ix_mem_5_1_9_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3930 \
    name Iy_mem_5_1_9_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_5_1_9_load \
    op interface \
    ports { Iy_mem_5_1_9_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3931 \
    name dp_mem_5_2_10_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_5_2_10_load \
    op interface \
    ports { dp_mem_5_2_10_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3932 \
    name Ix_mem_5_1_10_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_5_1_10_load \
    op interface \
    ports { Ix_mem_5_1_10_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3933 \
    name Iy_mem_5_1_10_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_5_1_10_load \
    op interface \
    ports { Iy_mem_5_1_10_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3934 \
    name dp_mem_5_2_11_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_5_2_11_load \
    op interface \
    ports { dp_mem_5_2_11_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3935 \
    name Ix_mem_5_1_11_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_5_1_11_load \
    op interface \
    ports { Ix_mem_5_1_11_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3936 \
    name Iy_mem_5_1_11_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_5_1_11_load \
    op interface \
    ports { Iy_mem_5_1_11_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3937 \
    name dp_mem_5_2_12_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_5_2_12_load \
    op interface \
    ports { dp_mem_5_2_12_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3938 \
    name Ix_mem_5_1_12_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_5_1_12_load \
    op interface \
    ports { Ix_mem_5_1_12_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3939 \
    name Iy_mem_5_1_12_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_5_1_12_load \
    op interface \
    ports { Iy_mem_5_1_12_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3940 \
    name dp_mem_5_2_13_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_5_2_13_load \
    op interface \
    ports { dp_mem_5_2_13_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3941 \
    name Ix_mem_5_1_13_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_5_1_13_load \
    op interface \
    ports { Ix_mem_5_1_13_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3942 \
    name Iy_mem_5_1_13_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_5_1_13_load \
    op interface \
    ports { Iy_mem_5_1_13_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3943 \
    name dp_mem_5_2_14_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_5_2_14_load \
    op interface \
    ports { dp_mem_5_2_14_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3944 \
    name Ix_mem_5_1_14_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_5_1_14_load \
    op interface \
    ports { Ix_mem_5_1_14_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3945 \
    name Iy_mem_5_1_14_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_5_1_14_load \
    op interface \
    ports { Iy_mem_5_1_14_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3946 \
    name dp_mem_5_2_15_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_5_2_15_load \
    op interface \
    ports { dp_mem_5_2_15_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3947 \
    name Ix_mem_5_1_15_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_5_1_15_load \
    op interface \
    ports { Ix_mem_5_1_15_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3948 \
    name Iy_mem_5_1_15_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_5_1_15_load \
    op interface \
    ports { Iy_mem_5_1_15_load { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3949 \
    name local_query_V_147_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_147_reload \
    op interface \
    ports { local_query_V_147_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3950 \
    name local_query_V_146_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_146_reload \
    op interface \
    ports { local_query_V_146_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3951 \
    name local_query_V_145_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_145_reload \
    op interface \
    ports { local_query_V_145_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3952 \
    name local_query_V_144_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_144_reload \
    op interface \
    ports { local_query_V_144_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3953 \
    name local_query_V_143_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_143_reload \
    op interface \
    ports { local_query_V_143_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3954 \
    name local_query_V_142_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_142_reload \
    op interface \
    ports { local_query_V_142_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3955 \
    name local_query_V_141_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_141_reload \
    op interface \
    ports { local_query_V_141_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3956 \
    name local_query_V_140_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_140_reload \
    op interface \
    ports { local_query_V_140_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3957 \
    name local_query_V_139_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_139_reload \
    op interface \
    ports { local_query_V_139_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3958 \
    name local_query_V_138_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_138_reload \
    op interface \
    ports { local_query_V_138_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3959 \
    name local_query_V_137_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_137_reload \
    op interface \
    ports { local_query_V_137_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3960 \
    name local_query_V_136_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_136_reload \
    op interface \
    ports { local_query_V_136_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3961 \
    name local_query_V_135_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_135_reload \
    op interface \
    ports { local_query_V_135_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3962 \
    name local_query_V_134_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_134_reload \
    op interface \
    ports { local_query_V_134_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3963 \
    name local_query_V_133_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_133_reload \
    op interface \
    ports { local_query_V_133_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3964 \
    name local_query_V_132_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_132_reload \
    op interface \
    ports { local_query_V_132_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3980 \
    name dp_mem_5_1_0 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_5_1_0 \
    op interface \
    ports { dp_mem_5_1_0_i { I 10 vector } dp_mem_5_1_0_o { O 10 vector } dp_mem_5_1_0_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3981 \
    name dp_mem_5_1_1 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_5_1_1 \
    op interface \
    ports { dp_mem_5_1_1_i { I 10 vector } dp_mem_5_1_1_o { O 10 vector } dp_mem_5_1_1_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3982 \
    name dp_mem_5_1_2 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_5_1_2 \
    op interface \
    ports { dp_mem_5_1_2_i { I 10 vector } dp_mem_5_1_2_o { O 10 vector } dp_mem_5_1_2_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3983 \
    name dp_mem_5_1_3 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_5_1_3 \
    op interface \
    ports { dp_mem_5_1_3_i { I 10 vector } dp_mem_5_1_3_o { O 10 vector } dp_mem_5_1_3_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3984 \
    name dp_mem_5_1_4 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_5_1_4 \
    op interface \
    ports { dp_mem_5_1_4_i { I 10 vector } dp_mem_5_1_4_o { O 10 vector } dp_mem_5_1_4_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3985 \
    name dp_mem_5_1_5 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_5_1_5 \
    op interface \
    ports { dp_mem_5_1_5_i { I 10 vector } dp_mem_5_1_5_o { O 10 vector } dp_mem_5_1_5_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3986 \
    name dp_mem_5_1_6 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_5_1_6 \
    op interface \
    ports { dp_mem_5_1_6_i { I 10 vector } dp_mem_5_1_6_o { O 10 vector } dp_mem_5_1_6_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3987 \
    name dp_mem_5_1_7 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_5_1_7 \
    op interface \
    ports { dp_mem_5_1_7_i { I 10 vector } dp_mem_5_1_7_o { O 10 vector } dp_mem_5_1_7_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3988 \
    name dp_mem_5_1_8 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_5_1_8 \
    op interface \
    ports { dp_mem_5_1_8_i { I 10 vector } dp_mem_5_1_8_o { O 10 vector } dp_mem_5_1_8_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3989 \
    name dp_mem_5_1_9 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_5_1_9 \
    op interface \
    ports { dp_mem_5_1_9_i { I 10 vector } dp_mem_5_1_9_o { O 10 vector } dp_mem_5_1_9_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3990 \
    name dp_mem_5_1_10 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_5_1_10 \
    op interface \
    ports { dp_mem_5_1_10_i { I 10 vector } dp_mem_5_1_10_o { O 10 vector } dp_mem_5_1_10_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3991 \
    name dp_mem_5_1_11 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_5_1_11 \
    op interface \
    ports { dp_mem_5_1_11_i { I 10 vector } dp_mem_5_1_11_o { O 10 vector } dp_mem_5_1_11_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3992 \
    name dp_mem_5_1_12 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_5_1_12 \
    op interface \
    ports { dp_mem_5_1_12_i { I 10 vector } dp_mem_5_1_12_o { O 10 vector } dp_mem_5_1_12_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3993 \
    name dp_mem_5_1_13 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_5_1_13 \
    op interface \
    ports { dp_mem_5_1_13_i { I 10 vector } dp_mem_5_1_13_o { O 10 vector } dp_mem_5_1_13_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3994 \
    name dp_mem_5_1_14 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_5_1_14 \
    op interface \
    ports { dp_mem_5_1_14_i { I 10 vector } dp_mem_5_1_14_o { O 10 vector } dp_mem_5_1_14_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3995 \
    name dp_mem_5_1_15 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_5_1_15 \
    op interface \
    ports { dp_mem_5_1_15_i { I 10 vector } dp_mem_5_1_15_o { O 10 vector } dp_mem_5_1_15_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3998 \
    name local_reference_V_0_1520_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_1520_reload \
    op interface \
    ports { local_reference_V_0_1520_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3999 \
    name local_reference_V_1_1536_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_1536_reload \
    op interface \
    ports { local_reference_V_1_1536_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4000 \
    name local_reference_V_2_1551_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_1551_reload \
    op interface \
    ports { local_reference_V_2_1551_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4001 \
    name local_reference_V_3_1566_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_1566_reload \
    op interface \
    ports { local_reference_V_3_1566_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4002 \
    name local_reference_V_0_1_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_1_15_reload \
    op interface \
    ports { local_reference_V_0_1_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4003 \
    name local_reference_V_1_1_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_1_15_reload \
    op interface \
    ports { local_reference_V_1_1_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4004 \
    name local_reference_V_2_1_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_1_15_reload \
    op interface \
    ports { local_reference_V_2_1_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4005 \
    name local_reference_V_3_1_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_1_15_reload \
    op interface \
    ports { local_reference_V_3_1_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4006 \
    name local_reference_V_0_2_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_2_15_reload \
    op interface \
    ports { local_reference_V_0_2_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4007 \
    name local_reference_V_1_2_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_2_15_reload \
    op interface \
    ports { local_reference_V_1_2_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4008 \
    name local_reference_V_2_2_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_2_15_reload \
    op interface \
    ports { local_reference_V_2_2_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4009 \
    name local_reference_V_3_2_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_2_15_reload \
    op interface \
    ports { local_reference_V_3_2_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4010 \
    name local_reference_V_0_3_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_3_15_reload \
    op interface \
    ports { local_reference_V_0_3_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4011 \
    name local_reference_V_1_3_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_3_15_reload \
    op interface \
    ports { local_reference_V_1_3_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4012 \
    name local_reference_V_2_3_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_3_15_reload \
    op interface \
    ports { local_reference_V_2_3_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4013 \
    name local_reference_V_3_3_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_3_15_reload \
    op interface \
    ports { local_reference_V_3_3_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4014 \
    name local_reference_V_0_4_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_4_15_reload \
    op interface \
    ports { local_reference_V_0_4_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4015 \
    name local_reference_V_1_4_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_4_15_reload \
    op interface \
    ports { local_reference_V_1_4_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4016 \
    name local_reference_V_2_4_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_4_15_reload \
    op interface \
    ports { local_reference_V_2_4_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4017 \
    name local_reference_V_3_4_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_4_15_reload \
    op interface \
    ports { local_reference_V_3_4_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4018 \
    name local_reference_V_0_5_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_5_15_reload \
    op interface \
    ports { local_reference_V_0_5_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4019 \
    name local_reference_V_1_5_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_5_15_reload \
    op interface \
    ports { local_reference_V_1_5_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4020 \
    name local_reference_V_2_5_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_5_15_reload \
    op interface \
    ports { local_reference_V_2_5_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4021 \
    name local_reference_V_3_5_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_5_15_reload \
    op interface \
    ports { local_reference_V_3_5_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4022 \
    name local_reference_V_0_6_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_6_15_reload \
    op interface \
    ports { local_reference_V_0_6_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4023 \
    name local_reference_V_1_6_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_6_15_reload \
    op interface \
    ports { local_reference_V_1_6_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4024 \
    name local_reference_V_2_6_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_6_15_reload \
    op interface \
    ports { local_reference_V_2_6_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4025 \
    name local_reference_V_3_6_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_6_15_reload \
    op interface \
    ports { local_reference_V_3_6_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4026 \
    name local_reference_V_0_7_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_7_15_reload \
    op interface \
    ports { local_reference_V_0_7_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4027 \
    name local_reference_V_1_7_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_7_15_reload \
    op interface \
    ports { local_reference_V_1_7_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4028 \
    name local_reference_V_2_7_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_7_15_reload \
    op interface \
    ports { local_reference_V_2_7_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4029 \
    name local_reference_V_3_7_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_7_15_reload \
    op interface \
    ports { local_reference_V_3_7_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4030 \
    name local_reference_V_0_8_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_8_15_reload \
    op interface \
    ports { local_reference_V_0_8_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4031 \
    name local_reference_V_1_8_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_8_15_reload \
    op interface \
    ports { local_reference_V_1_8_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4032 \
    name local_reference_V_2_8_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_8_15_reload \
    op interface \
    ports { local_reference_V_2_8_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4033 \
    name local_reference_V_3_8_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_8_15_reload \
    op interface \
    ports { local_reference_V_3_8_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4034 \
    name local_reference_V_0_9_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_9_15_reload \
    op interface \
    ports { local_reference_V_0_9_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4035 \
    name local_reference_V_1_9_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_9_15_reload \
    op interface \
    ports { local_reference_V_1_9_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4036 \
    name local_reference_V_2_9_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_9_15_reload \
    op interface \
    ports { local_reference_V_2_9_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4037 \
    name local_reference_V_3_9_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_9_15_reload \
    op interface \
    ports { local_reference_V_3_9_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4038 \
    name local_reference_V_0_10_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_10_15_reload \
    op interface \
    ports { local_reference_V_0_10_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4039 \
    name local_reference_V_1_10_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_10_15_reload \
    op interface \
    ports { local_reference_V_1_10_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4040 \
    name local_reference_V_2_10_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_10_15_reload \
    op interface \
    ports { local_reference_V_2_10_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4041 \
    name local_reference_V_3_10_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_10_15_reload \
    op interface \
    ports { local_reference_V_3_10_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4042 \
    name local_reference_V_0_11_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_11_15_reload \
    op interface \
    ports { local_reference_V_0_11_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4043 \
    name local_reference_V_1_11_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_11_15_reload \
    op interface \
    ports { local_reference_V_1_11_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4044 \
    name local_reference_V_2_11_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_11_15_reload \
    op interface \
    ports { local_reference_V_2_11_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4045 \
    name local_reference_V_3_11_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_11_15_reload \
    op interface \
    ports { local_reference_V_3_11_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4046 \
    name local_reference_V_0_12_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_12_15_reload \
    op interface \
    ports { local_reference_V_0_12_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4047 \
    name local_reference_V_1_12_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_12_15_reload \
    op interface \
    ports { local_reference_V_1_12_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4048 \
    name local_reference_V_2_12_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_12_15_reload \
    op interface \
    ports { local_reference_V_2_12_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4049 \
    name local_reference_V_3_12_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_12_15_reload \
    op interface \
    ports { local_reference_V_3_12_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4050 \
    name local_reference_V_0_13_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_13_15_reload \
    op interface \
    ports { local_reference_V_0_13_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4051 \
    name local_reference_V_1_13_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_13_15_reload \
    op interface \
    ports { local_reference_V_1_13_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4052 \
    name local_reference_V_2_13_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_13_15_reload \
    op interface \
    ports { local_reference_V_2_13_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4053 \
    name local_reference_V_3_13_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_13_15_reload \
    op interface \
    ports { local_reference_V_3_13_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4054 \
    name local_reference_V_0_14_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_14_15_reload \
    op interface \
    ports { local_reference_V_0_14_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4055 \
    name local_reference_V_1_14_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_14_15_reload \
    op interface \
    ports { local_reference_V_1_14_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4056 \
    name local_reference_V_2_14_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_14_15_reload \
    op interface \
    ports { local_reference_V_2_14_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4057 \
    name local_reference_V_3_14_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_14_15_reload \
    op interface \
    ports { local_reference_V_3_14_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4058 \
    name local_reference_V_0_15_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_0_15_15_reload \
    op interface \
    ports { local_reference_V_0_15_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4059 \
    name local_reference_V_1_15_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_1_15_15_reload \
    op interface \
    ports { local_reference_V_1_15_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4060 \
    name local_reference_V_2_15_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_2_15_15_reload \
    op interface \
    ports { local_reference_V_2_15_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4061 \
    name local_reference_V_3_15_15_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_local_reference_V_3_15_15_reload \
    op interface \
    ports { local_reference_V_3_15_15_reload { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4064 \
    name dp_mem_5_2_0_flag_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_dp_mem_5_2_0_flag_1_out \
    op interface \
    ports { dp_mem_5_2_0_flag_1_out { O 1 vector } dp_mem_5_2_0_flag_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4065 \
    name left_prev_V_91_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_91_out \
    op interface \
    ports { left_prev_V_91_out { O 10 vector } left_prev_V_91_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4066 \
    name Ix_prev_V_81_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_81_out \
    op interface \
    ports { Ix_prev_V_81_out { O 10 vector } Ix_prev_V_81_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4067 \
    name Iy_prev_V_80_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_80_out \
    op interface \
    ports { Iy_prev_V_80_out { O 10 vector } Iy_prev_V_80_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4068 \
    name left_prev_V_122_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_122_out \
    op interface \
    ports { left_prev_V_122_out { O 10 vector } left_prev_V_122_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4069 \
    name Ix_prev_V_82_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_82_out \
    op interface \
    ports { Ix_prev_V_82_out { O 10 vector } Ix_prev_V_82_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4070 \
    name Iy_prev_V_81_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_81_out \
    op interface \
    ports { Iy_prev_V_81_out { O 10 vector } Iy_prev_V_81_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4071 \
    name left_prev_V_123_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_123_out \
    op interface \
    ports { left_prev_V_123_out { O 10 vector } left_prev_V_123_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4072 \
    name Ix_prev_V_83_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_83_out \
    op interface \
    ports { Ix_prev_V_83_out { O 10 vector } Ix_prev_V_83_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4073 \
    name Iy_prev_V_82_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_82_out \
    op interface \
    ports { Iy_prev_V_82_out { O 10 vector } Iy_prev_V_82_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4074 \
    name left_prev_V_124_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_124_out \
    op interface \
    ports { left_prev_V_124_out { O 10 vector } left_prev_V_124_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4075 \
    name Ix_prev_V_84_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_84_out \
    op interface \
    ports { Ix_prev_V_84_out { O 10 vector } Ix_prev_V_84_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4076 \
    name Iy_prev_V_83_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_83_out \
    op interface \
    ports { Iy_prev_V_83_out { O 10 vector } Iy_prev_V_83_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4077 \
    name left_prev_V_125_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_125_out \
    op interface \
    ports { left_prev_V_125_out { O 10 vector } left_prev_V_125_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4078 \
    name Ix_prev_V_85_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_85_out \
    op interface \
    ports { Ix_prev_V_85_out { O 10 vector } Ix_prev_V_85_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4079 \
    name Iy_prev_V_84_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_84_out \
    op interface \
    ports { Iy_prev_V_84_out { O 10 vector } Iy_prev_V_84_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4080 \
    name left_prev_V_126_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_126_out \
    op interface \
    ports { left_prev_V_126_out { O 10 vector } left_prev_V_126_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4081 \
    name Ix_prev_V_86_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_86_out \
    op interface \
    ports { Ix_prev_V_86_out { O 10 vector } Ix_prev_V_86_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4082 \
    name Iy_prev_V_85_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_85_out \
    op interface \
    ports { Iy_prev_V_85_out { O 10 vector } Iy_prev_V_85_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4083 \
    name left_prev_V_127_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_127_out \
    op interface \
    ports { left_prev_V_127_out { O 10 vector } left_prev_V_127_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4084 \
    name Ix_prev_V_87_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_87_out \
    op interface \
    ports { Ix_prev_V_87_out { O 10 vector } Ix_prev_V_87_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4085 \
    name Iy_prev_V_86_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_86_out \
    op interface \
    ports { Iy_prev_V_86_out { O 10 vector } Iy_prev_V_86_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4086 \
    name left_prev_V_128_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_128_out \
    op interface \
    ports { left_prev_V_128_out { O 10 vector } left_prev_V_128_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4087 \
    name Ix_prev_V_88_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_88_out \
    op interface \
    ports { Ix_prev_V_88_out { O 10 vector } Ix_prev_V_88_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4088 \
    name Iy_prev_V_87_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_87_out \
    op interface \
    ports { Iy_prev_V_87_out { O 10 vector } Iy_prev_V_87_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4089 \
    name left_prev_V_129_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_129_out \
    op interface \
    ports { left_prev_V_129_out { O 10 vector } left_prev_V_129_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4090 \
    name Ix_prev_V_89_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_89_out \
    op interface \
    ports { Ix_prev_V_89_out { O 10 vector } Ix_prev_V_89_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4091 \
    name Iy_prev_V_88_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_88_out \
    op interface \
    ports { Iy_prev_V_88_out { O 10 vector } Iy_prev_V_88_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4092 \
    name left_prev_V_130_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_130_out \
    op interface \
    ports { left_prev_V_130_out { O 10 vector } left_prev_V_130_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4093 \
    name Ix_prev_V_90_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_90_out \
    op interface \
    ports { Ix_prev_V_90_out { O 10 vector } Ix_prev_V_90_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4094 \
    name Iy_prev_V_89_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_89_out \
    op interface \
    ports { Iy_prev_V_89_out { O 10 vector } Iy_prev_V_89_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4095 \
    name left_prev_V_131_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_131_out \
    op interface \
    ports { left_prev_V_131_out { O 10 vector } left_prev_V_131_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4096 \
    name Ix_prev_V_91_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_91_out \
    op interface \
    ports { Ix_prev_V_91_out { O 10 vector } Ix_prev_V_91_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4097 \
    name Iy_prev_V_90_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_90_out \
    op interface \
    ports { Iy_prev_V_90_out { O 10 vector } Iy_prev_V_90_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4098 \
    name left_prev_V_132_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_132_out \
    op interface \
    ports { left_prev_V_132_out { O 10 vector } left_prev_V_132_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4099 \
    name Ix_prev_V_92_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_92_out \
    op interface \
    ports { Ix_prev_V_92_out { O 10 vector } Ix_prev_V_92_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4100 \
    name Iy_prev_V_91_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_91_out \
    op interface \
    ports { Iy_prev_V_91_out { O 10 vector } Iy_prev_V_91_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4101 \
    name left_prev_V_133_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_133_out \
    op interface \
    ports { left_prev_V_133_out { O 10 vector } left_prev_V_133_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4102 \
    name Ix_prev_V_93_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_93_out \
    op interface \
    ports { Ix_prev_V_93_out { O 10 vector } Ix_prev_V_93_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4103 \
    name Iy_prev_V_92_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_92_out \
    op interface \
    ports { Iy_prev_V_92_out { O 10 vector } Iy_prev_V_92_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4104 \
    name left_prev_V_134_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_134_out \
    op interface \
    ports { left_prev_V_134_out { O 10 vector } left_prev_V_134_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4105 \
    name Ix_prev_V_94_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_94_out \
    op interface \
    ports { Ix_prev_V_94_out { O 10 vector } Ix_prev_V_94_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4106 \
    name Iy_prev_V_93_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_93_out \
    op interface \
    ports { Iy_prev_V_93_out { O 10 vector } Iy_prev_V_93_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4107 \
    name left_prev_V_135_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_135_out \
    op interface \
    ports { left_prev_V_135_out { O 10 vector } left_prev_V_135_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4108 \
    name Ix_prev_V_95_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_prev_V_95_out \
    op interface \
    ports { Ix_prev_V_95_out { O 10 vector } Ix_prev_V_95_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4109 \
    name Iy_prev_V_94_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_prev_V_94_out \
    op interface \
    ports { Iy_prev_V_94_out { O 10 vector } Iy_prev_V_94_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4110 \
    name left_prev_V_48_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_left_prev_V_48_out \
    op interface \
    ports { left_prev_V_48_out { O 10 vector } left_prev_V_48_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4111 \
    name Ix_mem_5_1_15_loc_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Ix_mem_5_1_15_loc_1_out \
    op interface \
    ports { Ix_mem_5_1_15_loc_1_out { O 10 vector } Ix_mem_5_1_15_loc_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4112 \
    name Iy_mem_5_1_15_loc_1_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Iy_mem_5_1_15_loc_1_out \
    op interface \
    ports { Iy_mem_5_1_15_loc_1_out { O 10 vector } Iy_mem_5_1_15_loc_1_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4113 \
    name local_query_V_180_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_180_out \
    op interface \
    ports { local_query_V_180_out { O 2 vector } local_query_V_180_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4114 \
    name local_query_V_179_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_179_out \
    op interface \
    ports { local_query_V_179_out { O 2 vector } local_query_V_179_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4115 \
    name local_query_V_178_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_178_out \
    op interface \
    ports { local_query_V_178_out { O 2 vector } local_query_V_178_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4116 \
    name local_query_V_177_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_177_out \
    op interface \
    ports { local_query_V_177_out { O 2 vector } local_query_V_177_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4117 \
    name local_query_V_176_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_176_out \
    op interface \
    ports { local_query_V_176_out { O 2 vector } local_query_V_176_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4118 \
    name local_query_V_175_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_175_out \
    op interface \
    ports { local_query_V_175_out { O 2 vector } local_query_V_175_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4119 \
    name local_query_V_174_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_174_out \
    op interface \
    ports { local_query_V_174_out { O 2 vector } local_query_V_174_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4120 \
    name local_query_V_173_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_173_out \
    op interface \
    ports { local_query_V_173_out { O 2 vector } local_query_V_173_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4121 \
    name local_query_V_172_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_172_out \
    op interface \
    ports { local_query_V_172_out { O 2 vector } local_query_V_172_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4122 \
    name local_query_V_171_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_171_out \
    op interface \
    ports { local_query_V_171_out { O 2 vector } local_query_V_171_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4123 \
    name local_query_V_170_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_170_out \
    op interface \
    ports { local_query_V_170_out { O 2 vector } local_query_V_170_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4124 \
    name local_query_V_169_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_169_out \
    op interface \
    ports { local_query_V_169_out { O 2 vector } local_query_V_169_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4125 \
    name local_query_V_168_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_168_out \
    op interface \
    ports { local_query_V_168_out { O 2 vector } local_query_V_168_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4126 \
    name local_query_V_167_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_167_out \
    op interface \
    ports { local_query_V_167_out { O 2 vector } local_query_V_167_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4127 \
    name local_query_V_166_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_166_out \
    op interface \
    ports { local_query_V_166_out { O 2 vector } local_query_V_166_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4128 \
    name local_query_V_165_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_local_query_V_165_out \
    op interface \
    ports { local_query_V_165_out { O 2 vector } local_query_V_165_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4129 \
    name p_phi483_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi483_out \
    op interface \
    ports { p_phi483_out { O 10 vector } p_phi483_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4130 \
    name p_phi484_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi484_out \
    op interface \
    ports { p_phi484_out { O 10 vector } p_phi484_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4131 \
    name p_phi485_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi485_out \
    op interface \
    ports { p_phi485_out { O 10 vector } p_phi485_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4132 \
    name p_phi486_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi486_out \
    op interface \
    ports { p_phi486_out { O 10 vector } p_phi486_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4133 \
    name p_phi487_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi487_out \
    op interface \
    ports { p_phi487_out { O 10 vector } p_phi487_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4134 \
    name p_phi488_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi488_out \
    op interface \
    ports { p_phi488_out { O 10 vector } p_phi488_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4135 \
    name p_phi489_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi489_out \
    op interface \
    ports { p_phi489_out { O 10 vector } p_phi489_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4136 \
    name p_phi490_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi490_out \
    op interface \
    ports { p_phi490_out { O 10 vector } p_phi490_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4137 \
    name p_phi491_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi491_out \
    op interface \
    ports { p_phi491_out { O 10 vector } p_phi491_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4138 \
    name p_phi492_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi492_out \
    op interface \
    ports { p_phi492_out { O 10 vector } p_phi492_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4139 \
    name p_phi493_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi493_out \
    op interface \
    ports { p_phi493_out { O 10 vector } p_phi493_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4140 \
    name p_phi494_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi494_out \
    op interface \
    ports { p_phi494_out { O 10 vector } p_phi494_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4141 \
    name p_phi495_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi495_out \
    op interface \
    ports { p_phi495_out { O 10 vector } p_phi495_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4142 \
    name p_phi496_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi496_out \
    op interface \
    ports { p_phi496_out { O 10 vector } p_phi496_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4143 \
    name p_phi497_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi497_out \
    op interface \
    ports { p_phi497_out { O 10 vector } p_phi497_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4144 \
    name p_phi498_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi498_out \
    op interface \
    ports { p_phi498_out { O 10 vector } p_phi498_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4145 \
    name p_phi499_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi499_out \
    op interface \
    ports { p_phi499_out { O 10 vector } p_phi499_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4146 \
    name p_phi500_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi500_out \
    op interface \
    ports { p_phi500_out { O 10 vector } p_phi500_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4147 \
    name p_phi501_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi501_out \
    op interface \
    ports { p_phi501_out { O 10 vector } p_phi501_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4148 \
    name p_phi502_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi502_out \
    op interface \
    ports { p_phi502_out { O 10 vector } p_phi502_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4149 \
    name p_phi503_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi503_out \
    op interface \
    ports { p_phi503_out { O 10 vector } p_phi503_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4150 \
    name p_phi504_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi504_out \
    op interface \
    ports { p_phi504_out { O 10 vector } p_phi504_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4151 \
    name p_phi505_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi505_out \
    op interface \
    ports { p_phi505_out { O 10 vector } p_phi505_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4152 \
    name p_phi506_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi506_out \
    op interface \
    ports { p_phi506_out { O 10 vector } p_phi506_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4153 \
    name p_phi507_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi507_out \
    op interface \
    ports { p_phi507_out { O 10 vector } p_phi507_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4154 \
    name p_phi508_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi508_out \
    op interface \
    ports { p_phi508_out { O 10 vector } p_phi508_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4155 \
    name p_phi509_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi509_out \
    op interface \
    ports { p_phi509_out { O 10 vector } p_phi509_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4156 \
    name p_phi510_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi510_out \
    op interface \
    ports { p_phi510_out { O 10 vector } p_phi510_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4157 \
    name p_phi511_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi511_out \
    op interface \
    ports { p_phi511_out { O 10 vector } p_phi511_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4158 \
    name p_phi512_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi512_out \
    op interface \
    ports { p_phi512_out { O 10 vector } p_phi512_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4159 \
    name p_phi513_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi513_out \
    op interface \
    ports { p_phi513_out { O 10 vector } p_phi513_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4160 \
    name p_phi514_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi514_out \
    op interface \
    ports { p_phi514_out { O 10 vector } p_phi514_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4161 \
    name p_phi515_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi515_out \
    op interface \
    ports { p_phi515_out { O 10 vector } p_phi515_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4162 \
    name p_phi516_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi516_out \
    op interface \
    ports { p_phi516_out { O 10 vector } p_phi516_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4163 \
    name p_phi517_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi517_out \
    op interface \
    ports { p_phi517_out { O 10 vector } p_phi517_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4164 \
    name p_phi518_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi518_out \
    op interface \
    ports { p_phi518_out { O 10 vector } p_phi518_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4165 \
    name p_phi519_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi519_out \
    op interface \
    ports { p_phi519_out { O 10 vector } p_phi519_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4166 \
    name p_phi520_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi520_out \
    op interface \
    ports { p_phi520_out { O 10 vector } p_phi520_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4167 \
    name p_phi521_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi521_out \
    op interface \
    ports { p_phi521_out { O 10 vector } p_phi521_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4168 \
    name p_phi522_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi522_out \
    op interface \
    ports { p_phi522_out { O 10 vector } p_phi522_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4169 \
    name p_phi523_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi523_out \
    op interface \
    ports { p_phi523_out { O 10 vector } p_phi523_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4170 \
    name p_phi524_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi524_out \
    op interface \
    ports { p_phi524_out { O 10 vector } p_phi524_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4171 \
    name p_phi525_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi525_out \
    op interface \
    ports { p_phi525_out { O 10 vector } p_phi525_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4172 \
    name p_phi526_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi526_out \
    op interface \
    ports { p_phi526_out { O 10 vector } p_phi526_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4173 \
    name p_phi527_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi527_out \
    op interface \
    ports { p_phi527_out { O 10 vector } p_phi527_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4174 \
    name p_phi528_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi528_out \
    op interface \
    ports { p_phi528_out { O 10 vector } p_phi528_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4175 \
    name p_phi529_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi529_out \
    op interface \
    ports { p_phi529_out { O 10 vector } p_phi529_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4176 \
    name p_phi530_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_p_phi530_out \
    op interface \
    ports { p_phi530_out { O 10 vector } p_phi530_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName seq_align_multiple_flow_control_loop_pipe_sequential_init_U
set CompName seq_align_multiple_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix seq_align_multiple_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


