Warning: file 'mem64.hex' for memory 'mem_memory' has a gap at addresses 1664 to 8191.

K:ª
T:11
V:147
M:7
H:9
X:9
Y:9
K:128
T:11
V:130
M:0
H:9
X:9
Y:9
K:256
T:11
V:84
M:4
H:9
X:9
Y:9
K:384
T:11
V:84
M:4
H:9
X:9
Y:9
K:512
T:11
V:118
M:8
H:9
X:9
Y:9
K:640
T:104
V:118
M:8
H:9
X:9
Y:9
K:768
T:11
V:47
M:7
H:9
X:9
Y:9
K:896
T:11
V:118
M:8
H:9
X:9
Y:9
K:1024
T:11
V:118
M:8
H:9
X:9
Y:9
K:1152
T:11
V:122
M:2
H:9
X:9
Y:9
K:1280
T:11
V:118
M:8
H:9
X:9
Y:9
K:1408
T:11
V:118
M:8
H:9
X:9
Y:9
K:1536
T:11
V:118
M:8
H:9
X:9
Y:9
K:1664
T:11
V:118
M:8
H:9
X:9
Y:9
K:1792
T:11
V:118
M:8
H:9
X:9
Y:9
K:1920
T:11
V:118
M:8
H:9
X:9
Y:9
K:2048
T:11
V:118
M:8
H:9
X:9
Y:9
K:2176
T:11
V:118
M:8
H:9
X:9
Y:9
K:2304
T:11
V:118
M:8
H:9
X:9
Y:9
K:2432
T:11
V:118
M:8
H:9
X:9
Y:9
K:2560
T:11
V:118
M:8
H:9
X:9
Y:9
K:2688
T:40
V:118
M:8
H:9
X:9
Y:9
K:2816
T:11
V:118
M:8
H:9
X:9
Y:9
K:2944
T:11
V:118
M:8
H:9
X:9
Y:9
K:3072
T:11
V:118
M:8
H:9
X:9
Y:9
K:3200
T:11
V:118
M:8
H:9
X:9
Y:9
K:3328
T:11
V:118
M:8
H:9
X:9
Y:9
K:3456
T:11
V:118
M:8
H:9
X:9
Y:9
K:3584
T:11
V:118
M:8
H:9
X:9
Y:9
K:3712
T:11
V:118
M:8
H:9
X:9
Y:9
K:3840
T:11
V:118
M:8
H:9
X:9
Y:9
K:3968
T:11
V:118
M:8
H:9
X:9
Y:9
K:4096
T:11
V:96
M:6
H:9
X:9
Y:9Loaded module '../../cherilibs/trunk/peripherals/dram.so' (dram)
Loaded module '../../cherilibs/trunk/peripherals/ethercap.so' (ethercap)
Loaded module '../../cherilibs/trunk/peripherals/uart.so' (uart)
Loaded module '../../cherilibs/trunk/peripherals/fb.so' (framebuffer)
Loaded module '../../cherilibs/trunk/peripherals/sdcard.so' (sdcard)
Loaded module '../../cherilibs/trunk/peripherals/virtio_block.so' (virtio_block)
dram0: module dram
dram0: address 0x0
dram0: length 0x40000000
dtb: module dram
dtb: address 0x7f010000
dtb: length 0x10000
dtb: option path=./sim.dtb
dtb: option type=mmap
dtb: option cow=yes
uart0: module uart
uart0: address 0x7f000000
uart0: length 0x20
uart0: irq 0
uart0: option type=stdio
uart1: module uart
uart1: address 0x7f001000
uart1: length 0x20
uart1: option type=null
uart2: module uart
uart2: address 0x7f002000
uart2: length 0x20
uart2: option type=null
stream 0: /tmp/beri_debug_listen_socket_02807stream 1: /tmp/beri_debug_listen_socket_12807