/* SPDX-License-Identifier: GPL-2.0+ */
/*
 * Copyright 2018 - AmLogic, Inc.
 */
#ifndef _ARCH_MESON_T3X_MEASURE_H_
#define _ARCH_MESON_T3X_MEASURE_H_

static const char* clk_msr_table[] = {
	[0] = "cts_sys_clk",
	[1] = "cts_axi_clk",
	[2] = "cts_rtc_clk",
	[3] = "p20_usb2_ckout",
	[4] = "p21_usb2_ckout",
	[5] = "sys_cpu_clk_div16[0]",
	[6] = "sys_cpu_clk_div16[1]",
	[7] = "cts_mali_clk",
	[9] = "hrx21_clk18t_fpll[0]",
	[10] = "fclk_div5",
	[11] = "hrx21_clk18t_fpll[1]",
	[12] = "hrx21_lp_pll_clk[0]",
	[13] = "hrx21_lp_pll_clk[1]",
	[14] = "hrx21_clk_test[0]",
	[15] = "mpll_clk_50m",
	[16] = "vid_pll0_div_clk_out",
	[17] = "vid_pll1_div_clk_out",
	[18] = "hrx21_clk_test[1]",
	[19] = "hifi_pll_clk",
	[20] = "gp0_pll_clk",
	[21] = "gp1_pll_clk",
	[22] = "sys2_pll_clk",
	[23] = "sys_pll_div16",
	[24] = "ddr0_dpll_pt_clk",
	[25] = "pcie_clk2",
	[28] = "au_adc_clk_to_gpio",
	[29] = "au_dac1_clk_to_gpio",
	[30] = "ddr1_dpll_pt_clk",
	[31] = "mod_eth_tx_clk",
	[32] = "cts_eth_clk125Mhz",
	[33] = "cts_eth_clk_rmii",
	[35] = "mod_eth_rx_clk_rmii",
	[36] = "hrx21_cdr0_clk0",
	[37] = "hrx21_cdr0_clk1",
	[38] = "hrx20_cdr0_clk0",
	[39] = "hrx20_cdr0_clk1",
	[40] = "hrx21_cable_clk0",
	[41] = "hrx21_cable_clk1",
	[42] = "hrx20_cable_clk0",
	[43] = "hrx20_cable_clk1",
	[44] = "hifi1_pll_clk",
	[45] = "hrx21_tmds20_clk0",
	[46] = "hrx21_tmds20_clk1",
	[47] = "hrx20_tmds21_clk0",
	[48] = "hrx20_tmds21_clk1",
	[49] = "hrx21_tmds21_clk0",
	[50] = "hrx21_tmds21_clk1",
	[51] = "au_adc_clk_g128x",
	[52] = "sar_adc_clk_o",
	[53] = "au_dac1_clk_g128x",
	[54] = "sd_emmc_b_clk",
	[56] = "cts_hcodec_clk",
	[57] = "cts_vdec_clk",
	[58] = "cts_hevc_clk",
	[59] = "cts_cmpr_clk",
	[60] = "cts_enc1_clk",
	[61] = "cts_enc0_if_clk",
	[62] = "cts_enc0_clk",
	[63] = "cts_vpu_clk",
	[64] = "cts_vpu_clkb",
	[65] = "cts_dspa_clkb",
	[66] = "cts_vapb_clk",
	[67] = "cts_ge2d_clk",
	[68] = "hrx21_pixel_clk0",
	[69] = "hrx21_pixel_clk1",
	[70] = "cts_frc_clk",
	[71] = "cts_enc2_clk",
	[72] = "cts_me_clk",
	[73] = "eth_test_clk",
	[74] = "ath_mppll_test",
	[75] = "audio_tohdmitx_mclk",
	[76] = "audio_tohdmitx_spdif",
	[77] = "cts_pcie_tl_clk",
	[78] = "cts_pcie_clk",
	[79] = "cts_ceca_clk",
	[80] = "cts_cecb_clk",
	[80] = "clk81_cec",
	[82] = "audio_tohdmitx_bclk",
	[84] = "cts_spicc_5_clk",
	[85] = "cts_spicc_4_clk",
	[86] = "cts_spicc_3_clk",
	[87] = "cts_spicc_2_clk",
	[88] = "eth_mppll_tom_clkout",
	[89] = "co_rx_clk",
	[90] = "co_tx_clk",
	[91] = "eth_phy_rxclk",
	[92] = "eth_phy_plltxclk",
	[93] = "co_clkin_to_mac",
	[96] = "cts_pcie_400m_clk",
	[97] = "cts_pcie_250m_clk",
	[99] = "p31_pipe0_pclk",
	[100] = "p30_pipe0_pclk",
	[103] = "u3x1_m31phy_clk60sys",
	[104] = "u3x0_m31phy_clk60sys",
	[105] = "pl_pclk_B",
	[109] = "cts_adla_clk",
	[111] = "cts_sar_adc_clk",
	[113] = "cts_sd_emmc_C_clk",
	[114] = "cts_sd_emmc_B_clk",
	[115] = "cts_sd_emmc_A_clk",
	[116] = "i_gpio_msr[0]",
	[117] = "cts_spicc_1_clk",
	[118] = "cts_spicc_0_clk",
	[121] = "cts_ts_clk(temp sensor",
	[123] = "ts_cpu_clk",
	[124] = "ts_nna_clk",
	[125] = "cts_hdmirx_5m_clk",
	[126] = "cts_hdmirx_2m_clk",
	[127] = "cts_hdmirx_aud_pll_clk0",
	[128] = "cts_hdmirx_aud_pll_clk1",
	[129] = "cts_hdmirx_cfg_clk",
	[130] = "cts_hdmirx_hdcp2x_eclk",
	[131] = "cts_hdmirx_acr_ref_clk",
	[132] = "cts_hdmirx_meter_clk",
	[133] = "cts_hdmirx_axi_clk",
	[134] = "hdmirx_vid_clk0",
	[135] = "hdmirx_vid_clk0",
	[136] = "hdmirx_aud_clk0",
	[137] = "hdmirx_aud_clk1",
	[138] = "hdmirx_aud_sck0",
	[139] = "hdmirx_aud_sck1",
	[140] = "hdmirx_dsd_clk0",
	[141] = "hdmirx_dsd_clk1",
	[142] = "hdmirx_pll_clk_test0",
	[143] = "hdmirx_pll_clk_test1",
	[144] = "hdmirx_acr_clk0",
	[145] = "hdmirx_acr_clk1",
	[146] = "hdmirx_aud20_pll_clk0",
	[147] = "hdmirx_aud21_pll_clk1",
	[148] = "hrx21_clk_audpll0",
	[149] = "hrx21_clk_audpll1",
	[150] = "cts_dsc_pix_clk_sel",
	[151] = "cts_dsc_pix_clk",
	[157] = "jtag_tclk_i_pad",
	[158] = "jtag_tack_acpu",
	[160] = "cts_pwm_j_clk",
	[161] = "cts_pwm_i_clk",
	[162] = "cts_pwm_h_clk",
	[163] = "cts_pwm_g_clk",
	[164] = "cts_pwm_f_clk",
	[165] = "cts_pwm_e_clk",
	[166] = "cts_pwm_d_clk",
	[167] = "cts_pwm_c_clk",
	[168] = "cts_pwm_b_clk",
	[169] = "cts_pwm_a_clk",
	[170] = "cts_ACLKM",
	[171] = "cts_tsin_deglitch_clk",
	[176] = "rng_ring_0",
	[177] = "rng_ring_1",
	[178] = "rng_ring_2",
	[179] = "rng_ring_3",
	[180] = "am_ring_out0",
	[181] = "am_ring_out1",
	[182] = "am_ring_out2",
	[183] = "am_ring_out3",
	[184] = "am_ring_out4",
	[185] = "am_ring_out5",
	[186] = "am_ring_out6",
	[187] = "am_ring_out7",
	[188] = "am_ring_out8",
	[189] = "am_ring_out9",
	[190] = "am_ring_out10",
	[191] = "am_ring_out11",
	[192] = "am_ring_out12",
	[193] = "am_ring_out13",
	[194] = "am_ring_out14",
	[195] = "am_ring_out15",
	[196] = "am_ring_out16",
	[197] = "am_ring_out17",
	[198] = "am_ring_out18",
	[199] = "am_ring_out19",
	[200] = "am_ring_out20",
	[201] = "am_ring_out21",
	[202] = "am_ring_out22",
	[203] = "am_ring_out23",
	[204] = "am_ring_out24",
	[205] = "am_ring_out25",
	[206] = "am_ring_out26",
	[207] = "am_ring_out27",
	[208] = "am_ring_out28",
	[209] = "am_ring_out29",
	[210] = "am_ring_out30",
	[211] = "am_ring_out31",
	[212] = "am_ring_out32",
	[213] = "audio_msr_clk0",
	[214] = "audio_msr_clk1",
	[215] = "audio_msr_clk2",
	[216] = "audio_msr_clk3",
	[217] = "audio_msr_clk4",
	[218] = "audio_msr_clk5",
	[219] = "audio_msr_clk6",
	[220] = "audio_msr_clk7",
	[221] = "audio_msr_clk8",
	[222] = "audio_msr_clk9",
	[223] = "audio_msr_clk10",
	[224] = "audio_msr_clk11",
	[225] = "audio_msr_clk12",
	[226] = "audio_msr_clk13",
	[227] = "audio_msr_clk14",
	[228] = "audio_msr_clk15",
	[229] = "audio_msr_clk16",
	[230] = "audio_msr_clk17",
	[231] = "audio_msr_clk18",
	[232] = "audio_msr_clk19",
	[233] = "audio_msr_clk20",
	[234] = "audio_msr_clk21",
	[235] = "audio_msr_clk22",
	[236] = "audio_msr_clk23",
	[237] = "audio_msr_clk24",
	[238] = "audio_msr_clk25",
	[239] = "audio_msr_clk26",
	[240] = "audio_msr_clk27",
	[241] = "audio_msr_clk28",
	[242] = "audio_msr_clk29",
	[243] = "audio_msr_clk30",
	[244] = "audio_msr_clk31",
	[245] = "audio_msr_clk32",
	[246] = "audio_msr_clk33",
	[247] = "audio_msr_clk34",
	[248] = "audio_msr_clk35",
};

#endif
