{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636984292114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636984292122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 15 15:51:31 2021 " "Processing started: Mon Nov 15 15:51:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636984292122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636984292122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off encoderrtlstruct -c encoderrtlstruct " "Command: quartus_map --read_settings_files=on --write_settings_files=off encoderrtlstruct -c encoderrtlstruct" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636984292122 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636984292781 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636984292781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/masha/onedrive/desktop/my verilog/myveriloglab1/encoderst/rtlcode/encoderrtlstruct.v 3 3 " "Found 3 design units, including 3 entities, in source file /users/masha/onedrive/desktop/my verilog/myveriloglab1/encoderst/rtlcode/encoderrtlstruct.v" { { "Info" "ISGN_ENTITY_NAME" "1 pr_circuit " "Found entity 1: pr_circuit" {  } { { "../RTLcode/encoderrtlstruct.v" "" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/myveriloglab1/encoderst/RTLcode/encoderrtlstruct.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636984302811 ""} { "Info" "ISGN_ENTITY_NAME" "2 encoder_asl " "Found entity 2: encoder_asl" {  } { { "../RTLcode/encoderrtlstruct.v" "" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/myveriloglab1/encoderst/RTLcode/encoderrtlstruct.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636984302811 ""} { "Info" "ISGN_ENTITY_NAME" "3 encoderrtlstruct " "Found entity 3: encoderrtlstruct" {  } { { "../RTLcode/encoderrtlstruct.v" "" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/myveriloglab1/encoderst/RTLcode/encoderrtlstruct.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636984302811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636984302811 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w encoderrtlstruct.v(75) " "Verilog HDL Implicit Net warning at encoderrtlstruct.v(75): created implicit net for \"w\"" {  } { { "../RTLcode/encoderrtlstruct.v" "" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/myveriloglab1/encoderst/RTLcode/encoderrtlstruct.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636984302814 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "encoderrtlstruct " "Elaborating entity \"encoderrtlstruct\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636984302841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pr_circuit pr_circuit:c1 " "Elaborating entity \"pr_circuit\" for hierarchy \"pr_circuit:c1\"" {  } { { "../RTLcode/encoderrtlstruct.v" "c1" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/myveriloglab1/encoderst/RTLcode/encoderrtlstruct.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636984302884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_asl encoder_asl:c2 " "Elaborating entity \"encoder_asl\" for hierarchy \"encoder_asl:c2\"" {  } { { "../RTLcode/encoderrtlstruct.v" "c2" { Text "C:/Users/masha/OneDrive/Desktop/my verilog/myveriloglab1/encoderst/RTLcode/encoderrtlstruct.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636984302895 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1636984303126 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1636984303189 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1636984303189 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1636984303189 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1636984303189 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4728 " "Peak virtual memory: 4728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636984303410 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 15 15:51:43 2021 " "Processing ended: Mon Nov 15 15:51:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636984303410 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636984303410 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636984303410 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636984303410 ""}
