#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x561f53490030 .scope module, "single_cycle_rv_tb" "single_cycle_rv_tb" 2 3;
 .timescale -9 -12;
v0x561f534ccfa0_0 .var "clk", 0 0;
v0x561f534cd0d0_0 .var/i "i", 31 0;
v0x561f534cd1b0_0 .var "rst_n", 0 0;
S_0x561f534982b0 .scope module, "dut" "single_cycle_rv" 2 9, 3 1 0, S_0x561f53490030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
P_0x561f534578c0 .param/str "NAME" 0 3 2, "single_cycle";
L_0x561f5346fab0 .functor AND 1, v0x561f534c1ba0_0, L_0x561f534dfd60, C4<1>, C4<1>;
L_0x561f5349ac90 .functor NOT 1, L_0x561f534dfd60, C4<0>, C4<0>, C4<0>;
L_0x561f5349ad00 .functor AND 1, v0x561f534c1ba0_0, L_0x561f5349ac90, C4<1>, C4<1>;
L_0x561f534df8b0 .functor OR 1, L_0x561f534df720, v0x561f534c2090_0, C4<0>, C4<0>;
v0x561f534cacc0_0 .net *"_s10", 0 0, L_0x561f5346fab0;  1 drivers
L_0x7f415b3574e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x561f534cada0_0 .net/2u *"_s12", 2 0, L_0x7f415b3574e0;  1 drivers
v0x561f534cae80_0 .net *"_s14", 0 0, L_0x561f534df4a0;  1 drivers
v0x561f534caf20_0 .net *"_s16", 0 0, L_0x561f5349ac90;  1 drivers
v0x561f534cb000_0 .net *"_s18", 0 0, L_0x561f5349ad00;  1 drivers
L_0x7f415b357528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561f534cb110_0 .net/2u *"_s20", 0 0, L_0x7f415b357528;  1 drivers
v0x561f534cb1f0_0 .net *"_s22", 0 0, L_0x561f534df590;  1 drivers
L_0x7f415b357498 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x561f534cb2d0_0 .net/2u *"_s6", 2 0, L_0x7f415b357498;  1 drivers
v0x561f534cb3b0_0 .net *"_s8", 0 0, L_0x561f534df360;  1 drivers
v0x561f534cb500_0 .net "alu_result", 31 0, v0x561f534bfba0_0;  1 drivers
v0x561f534cb5c0_0 .net "branch_taken", 0 0, L_0x561f534df720;  1 drivers
v0x561f534cb680_0 .net "clk", 0 0, v0x561f534ccfa0_0;  1 drivers
v0x561f534cb720_0 .net "cs_alu_ctrl", 2 0, v0x561f534c0fd0_0;  1 drivers
v0x561f534cb7e0_0 .net "cs_alu_src", 0 0, v0x561f534c1c40_0;  1 drivers
v0x561f534cb880_0 .net "cs_branch", 0 0, v0x561f534c1ba0_0;  1 drivers
v0x561f534cb920_0 .net "cs_imm_src", 1 0, v0x561f534c1d40_0;  1 drivers
v0x561f534cb9e0_0 .net "cs_jump", 0 0, v0x561f534c2090_0;  1 drivers
v0x561f534cbad0_0 .net "cs_mem_write", 0 0, v0x561f534c1de0_0;  1 drivers
v0x561f534cbb70_0 .net "cs_pc_src", 0 0, L_0x561f534df8b0;  1 drivers
v0x561f534cbc10_0 .net "cs_reg_write", 0 0, v0x561f534c1ef0_0;  1 drivers
v0x561f534cbcb0_0 .net "cs_result_src", 1 0, v0x561f534c1fb0_0;  1 drivers
v0x561f534cbd50_0 .net "cs_zero", 0 0, L_0x561f534dfd60;  1 drivers
v0x561f534cbdf0_0 .net "funct3", 2 0, L_0x561f534de030;  1 drivers
v0x561f534cbe90_0 .net "funct7", 6 0, L_0x561f534de2a0;  1 drivers
v0x561f534cbf50_0 .net "imm", 24 0, L_0x561f534de380;  1 drivers
v0x561f534cc040_0 .net "imm_ext", 31 0, v0x561f534c4ee0_0;  1 drivers
v0x561f534cc100_0 .net "instr", 31 0, L_0x561f534ddb10;  1 drivers
v0x561f534cc210_0 .net "mem_read_data", 31 0, L_0x561f534dffc0;  1 drivers
v0x561f534cc320_0 .net "opcode", 6 0, L_0x561f534dddd0;  1 drivers
v0x561f534cc3e0_0 .net "pc", 31 0, v0x561f534c7d00_0;  1 drivers
v0x561f534cc4a0_0 .net "pc_next", 31 0, L_0x561f534dd490;  1 drivers
v0x561f534cc560_0 .net "pc_plus4", 31 0, L_0x561f534ddce0;  1 drivers
v0x561f534cc620_0 .net "pc_target", 31 0, L_0x561f534dff20;  1 drivers
v0x561f534cc730_0 .net "rd", 4 0, L_0x561f534ddf90;  1 drivers
v0x561f534cc840_0 .net "rs1", 4 0, L_0x561f534de160;  1 drivers
v0x561f534cc950_0 .net "rs1_data", 31 0, L_0x561f534dea00;  1 drivers
v0x561f534cca60_0 .net "rs2", 4 0, L_0x561f534de200;  1 drivers
v0x561f534ccb70_0 .net "rs2_data", 31 0, L_0x561f534df070;  1 drivers
v0x561f534ccc30_0 .net "rst_n", 0 0, v0x561f534cd1b0_0;  1 drivers
v0x561f534ccd20_0 .net "srcB", 31 0, L_0x561f534dfbe0;  1 drivers
v0x561f534cce30_0 .net "writeback_result", 31 0, L_0x561f534e0a30;  1 drivers
L_0x561f534de560 .part L_0x561f534de2a0, 5, 1;
L_0x561f534df360 .cmp/eq 3, L_0x561f534de030, L_0x7f415b357498;
L_0x561f534df4a0 .cmp/eq 3, L_0x561f534de030, L_0x7f415b3574e0;
L_0x561f534df590 .functor MUXZ 1, L_0x7f415b357528, L_0x561f5349ad00, L_0x561f534df4a0, C4<>;
L_0x561f534df720 .functor MUXZ 1, L_0x561f534df590, L_0x561f5346fab0, L_0x561f534df360, C4<>;
S_0x561f53489eb0 .scope module, "alu_inst" "alu" 3 125, 4 3 0, S_0x561f534982b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "srcA"
    .port_info 1 /INPUT 32 "srcB"
    .port_info 2 /INPUT 3 "alu_ctrl"
    .port_info 3 /OUTPUT 32 "res"
    .port_info 4 /OUTPUT 1 "zero"
L_0x7f415b357600 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561f5348b3b0_0 .net/2u *"_s0", 31 0, L_0x7f415b357600;  1 drivers
v0x561f534783c0_0 .net "alu_ctrl", 2 0, v0x561f534c0fd0_0;  alias, 1 drivers
v0x561f534bfba0_0 .var "res", 31 0;
v0x561f534bfc60_0 .net "srcA", 31 0, L_0x561f534dea00;  alias, 1 drivers
v0x561f534bfd40_0 .net "srcB", 31 0, L_0x561f534dfbe0;  alias, 1 drivers
v0x561f534bfe70_0 .net "zero", 0 0, L_0x561f534dfd60;  alias, 1 drivers
E_0x561f53454b50 .event edge, v0x561f534783c0_0, v0x561f534bfc60_0, v0x561f534bfd40_0;
L_0x561f534dfd60 .cmp/eq 32, v0x561f534bfba0_0, L_0x7f415b357600;
S_0x561f534bffd0 .scope module, "alu_srcB_mux" "mux2_to_1" 3 118, 5 1 0, S_0x561f534982b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "d_in_0"
    .port_info 1 /INPUT 32 "d_in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "d_out"
P_0x561f534c01c0 .param/l "DATA_WIDTH" 0 5 2, +C4<00000000000000000000000000100000>;
v0x561f534c0260_0 .net *"_s0", 31 0, L_0x561f534df970;  1 drivers
L_0x7f415b357570 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561f534c0340_0 .net *"_s3", 30 0, L_0x7f415b357570;  1 drivers
L_0x7f415b3575b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561f534c0420_0 .net/2u *"_s4", 31 0, L_0x7f415b3575b8;  1 drivers
v0x561f534c04e0_0 .net *"_s6", 0 0, L_0x561f534dfaa0;  1 drivers
v0x561f534c05a0_0 .net "d_in_0", 31 0, L_0x561f534df070;  alias, 1 drivers
v0x561f534c06d0_0 .net "d_in_1", 31 0, v0x561f534c4ee0_0;  alias, 1 drivers
v0x561f534c07b0_0 .net "d_out", 31 0, L_0x561f534dfbe0;  alias, 1 drivers
v0x561f534c0870_0 .net "sel", 0 0, v0x561f534c1c40_0;  alias, 1 drivers
L_0x561f534df970 .concat [ 1 31 0 0], v0x561f534c1c40_0, L_0x7f415b357570;
L_0x561f534dfaa0 .cmp/eq 32, L_0x561f534df970, L_0x7f415b3575b8;
L_0x561f534dfbe0 .functor MUXZ 32, v0x561f534c4ee0_0, L_0x561f534df070, L_0x561f534dfaa0, C4<>;
S_0x561f534c0990 .scope module, "cu_sc" "cu_single_cycle" 3 71, 6 3 0, S_0x561f534982b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode"
    .port_info 1 /INPUT 3 "funct3"
    .port_info 2 /INPUT 1 "funct7_5"
    .port_info 3 /INPUT 1 "zero"
    .port_info 4 /OUTPUT 1 "cs_mem_write"
    .port_info 5 /OUTPUT 1 "cs_alu_src"
    .port_info 6 /OUTPUT 1 "cs_reg_write"
    .port_info 7 /OUTPUT 1 "cs_branch"
    .port_info 8 /OUTPUT 1 "cs_jump"
    .port_info 9 /OUTPUT 2 "cs_imm_src"
    .port_info 10 /OUTPUT 2 "cs_result_src"
    .port_info 11 /OUTPUT 3 "cs_alu_ctrl"
v0x561f534c2350_0 .net "alu_op", 1 0, v0x561f534c1ac0_0;  1 drivers
v0x561f534c2430_0 .net "cs_alu_ctrl", 2 0, v0x561f534c0fd0_0;  alias, 1 drivers
v0x561f534c2540_0 .net "cs_alu_src", 0 0, v0x561f534c1c40_0;  alias, 1 drivers
v0x561f534c2630_0 .net "cs_branch", 0 0, v0x561f534c1ba0_0;  alias, 1 drivers
v0x561f534c26d0_0 .net "cs_imm_src", 1 0, v0x561f534c1d40_0;  alias, 1 drivers
v0x561f534c27c0_0 .net "cs_jump", 0 0, v0x561f534c2090_0;  alias, 1 drivers
v0x561f534c2860_0 .net "cs_mem_write", 0 0, v0x561f534c1de0_0;  alias, 1 drivers
v0x561f534c2900_0 .net "cs_reg_write", 0 0, v0x561f534c1ef0_0;  alias, 1 drivers
v0x561f534c29d0_0 .net "cs_result_src", 1 0, v0x561f534c1fb0_0;  alias, 1 drivers
v0x561f534c2b30_0 .net "funct3", 2 0, L_0x561f534de030;  alias, 1 drivers
v0x561f534c2c00_0 .net "funct7_5", 0 0, L_0x561f534de560;  1 drivers
v0x561f534c2cd0_0 .net "opcode", 6 0, L_0x561f534dddd0;  alias, 1 drivers
o0x7f415b3a0918 .functor BUFZ 1, C4<z>; HiZ drive
v0x561f534c2da0_0 .net "zero", 0 0, o0x7f415b3a0918;  0 drivers
L_0x561f534de4c0 .part L_0x561f534dddd0, 5, 1;
S_0x561f534c0c90 .scope module, "alu_decoder" "cu_single_cycle_alu_decoder" 6 30, 7 3 0, S_0x561f534c0990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "opcode_5"
    .port_info 1 /INPUT 1 "funct7_5"
    .port_info 2 /INPUT 3 "funct3"
    .port_info 3 /INPUT 2 "alu_op"
    .port_info 4 /OUTPUT 3 "cs_alu_ctrl"
v0x561f534c0ed0_0 .net "alu_op", 1 0, v0x561f534c1ac0_0;  alias, 1 drivers
v0x561f534c0fd0_0 .var "cs_alu_ctrl", 2 0;
v0x561f534c10c0_0 .net "funct3", 2 0, L_0x561f534de030;  alias, 1 drivers
v0x561f534c1190_0 .net "funct7_5", 0 0, L_0x561f534de560;  alias, 1 drivers
v0x561f534c1250_0 .net "op_func_internal_ctrl", 1 0, L_0x561f534de420;  1 drivers
v0x561f534c1380_0 .net "opcode_5", 0 0, L_0x561f534de4c0;  1 drivers
E_0x561f53454f70 .event edge, v0x561f534c0ed0_0, v0x561f534c10c0_0, v0x561f534c1250_0;
L_0x561f534de420 .concat [ 1 1 0 0], L_0x561f534de560, L_0x561f534de4c0;
S_0x561f534c14e0 .scope module, "main_decoder" "cu_single_cycle_main_decoder" 6 17, 8 3 0, S_0x561f534c0990;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode"
    .port_info 1 /OUTPUT 1 "branch"
    .port_info 2 /OUTPUT 1 "cs_mem_write"
    .port_info 3 /OUTPUT 1 "cs_alu_src"
    .port_info 4 /OUTPUT 1 "cs_reg_write"
    .port_info 5 /OUTPUT 1 "jump"
    .port_info 6 /OUTPUT 2 "cs_imm_src"
    .port_info 7 /OUTPUT 2 "cs_result_src"
    .port_info 8 /OUTPUT 2 "alu_op"
P_0x561f534208d0 .param/l "OP_ADDI" 1 8 16, C4<0010011>;
P_0x561f53420910 .param/l "OP_BRANCH" 1 8 14, C4<1100011>;
P_0x561f53420950 .param/l "OP_JAL" 1 8 17, C4<1101111>;
P_0x561f53420990 .param/l "OP_LW" 1 8 12, C4<0000011>;
P_0x561f534209d0 .param/l "OP_R_TYPE" 1 8 15, C4<0110011>;
P_0x561f53420a10 .param/l "OP_SW" 1 8 13, C4<0100011>;
v0x561f534c1ac0_0 .var "alu_op", 1 0;
v0x561f534c1ba0_0 .var "branch", 0 0;
v0x561f534c1c40_0 .var "cs_alu_src", 0 0;
v0x561f534c1d40_0 .var "cs_imm_src", 1 0;
v0x561f534c1de0_0 .var "cs_mem_write", 0 0;
v0x561f534c1ef0_0 .var "cs_reg_write", 0 0;
v0x561f534c1fb0_0 .var "cs_result_src", 1 0;
v0x561f534c2090_0 .var "jump", 0 0;
v0x561f534c2150_0 .net "opcode", 6 0, L_0x561f534dddd0;  alias, 1 drivers
E_0x561f53455350 .event edge, v0x561f534c2150_0;
S_0x561f534c2f20 .scope module, "data_mem_instance" "data_mem" 3 145, 9 1 0, S_0x561f534982b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "cs_mem_write"
    .port_info 2 /INPUT 32 "write_data"
    .port_info 3 /INPUT 32 "addr"
    .port_info 4 /OUTPUT 32 "read_data"
P_0x561f534c30a0 .param/l "DATA_WIDTH" 0 9 3, +C4<00000000000000000000000000100000>;
P_0x561f534c30e0 .param/l "MEM_DEPTH" 0 9 2, +C4<00000000000000000000000100000000>;
L_0x561f534dffc0 .functor BUFZ 32, L_0x561f534e0310, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561f534c33b0_0 .net *"_s1", 29 0, L_0x561f534e01d0;  1 drivers
v0x561f534c34b0_0 .net *"_s4", 31 0, L_0x561f534e0310;  1 drivers
v0x561f534c3590_0 .net *"_s6", 9 0, L_0x561f534e03b0;  1 drivers
L_0x7f415b357648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561f534c3680_0 .net *"_s9", 1 0, L_0x7f415b357648;  1 drivers
v0x561f534c3760_0 .net "addr", 31 0, v0x561f534bfba0_0;  alias, 1 drivers
v0x561f534c3870_0 .net "clk", 0 0, v0x561f534ccfa0_0;  alias, 1 drivers
v0x561f534c3910_0 .net "cs_mem_write", 0 0, v0x561f534c1de0_0;  alias, 1 drivers
v0x561f534c3a00_0 .net "data_addr", 7 0, L_0x561f534e0270;  1 drivers
v0x561f534c3ae0_0 .var/i "i", 31 0;
v0x561f534c3bc0 .array "memory", 255 0, 31 0;
v0x561f534c3c80_0 .net "read_data", 31 0, L_0x561f534dffc0;  alias, 1 drivers
v0x561f534c3d60_0 .net "write_data", 31 0, L_0x561f534df070;  alias, 1 drivers
E_0x561f534a5fd0 .event posedge, v0x561f534c3870_0;
L_0x561f534e01d0 .part v0x561f534bfba0_0, 2, 30;
L_0x561f534e0270 .part L_0x561f534e01d0, 0, 8;
L_0x561f534e0310 .array/port v0x561f534c3bc0, L_0x561f534e03b0;
L_0x561f534e03b0 .concat [ 8 2 0 0], L_0x561f534e0270, L_0x7f415b357648;
S_0x561f534c3ed0 .scope module, "id" "instr_decode" 3 59, 10 5 0, S_0x561f534982b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 7 "opcode"
    .port_info 2 /OUTPUT 5 "rd"
    .port_info 3 /OUTPUT 5 "rs1"
    .port_info 4 /OUTPUT 5 "rs2"
    .port_info 5 /OUTPUT 7 "funct7"
    .port_info 6 /OUTPUT 3 "funct3"
    .port_info 7 /OUTPUT 25 "imm"
v0x561f534c41c0_0 .net "funct3", 2 0, L_0x561f534de030;  alias, 1 drivers
v0x561f534c42f0_0 .net "funct7", 6 0, L_0x561f534de2a0;  alias, 1 drivers
v0x561f534c43d0_0 .net "imm", 24 0, L_0x561f534de380;  alias, 1 drivers
v0x561f534c4490_0 .net "instr", 31 0, L_0x561f534ddb10;  alias, 1 drivers
v0x561f534c4570_0 .net "opcode", 6 0, L_0x561f534dddd0;  alias, 1 drivers
v0x561f534c46d0_0 .net "rd", 4 0, L_0x561f534ddf90;  alias, 1 drivers
v0x561f534c47b0_0 .net "rs1", 4 0, L_0x561f534de160;  alias, 1 drivers
v0x561f534c4890_0 .net "rs2", 4 0, L_0x561f534de200;  alias, 1 drivers
L_0x561f534dddd0 .part L_0x561f534ddb10, 0, 7;
L_0x561f534ddf90 .part L_0x561f534ddb10, 7, 5;
L_0x561f534de030 .part L_0x561f534ddb10, 12, 3;
L_0x561f534de160 .part L_0x561f534ddb10, 15, 5;
L_0x561f534de200 .part L_0x561f534ddb10, 20, 5;
L_0x561f534de2a0 .part L_0x561f534ddb10, 25, 7;
L_0x561f534de380 .part L_0x561f534ddb10, 7, 25;
S_0x561f534c4ac0 .scope module, "imm_ext_instance" "imm_extender" 3 101, 11 3 0, S_0x561f534982b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "cs_imm_src"
    .port_info 1 /INPUT 25 "imm"
    .port_info 2 /OUTPUT 32 "imm_ext"
v0x561f534c4cf0_0 .net "cs_imm_src", 1 0, v0x561f534c1d40_0;  alias, 1 drivers
v0x561f534c4e20_0 .net "imm", 31 7, L_0x561f534de380;  alias, 1 drivers
v0x561f534c4ee0_0 .var "imm_ext", 31 0;
E_0x561f534a6640 .event edge, v0x561f534c1d40_0, v0x561f534c43d0_0;
S_0x561f534c4fc0 .scope module, "instr_mem_instance" "instr_mem" 3 39, 12 1 0, S_0x561f534982b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr"
    .port_info 1 /OUTPUT 32 "instr"
P_0x561f534c5190 .param/l "MEM_DEPTH" 0 12 2, +C4<00000000000000000000000100000000>;
P_0x561f534c51d0 .param/str "MEM_FILE" 1 12 9, "sw/mem/loads_and_stores.mem";
P_0x561f534c5210 .param/l "START_ADDR" 0 12 3, C4<00000000000000000000000000100000>;
L_0x7f415b3570f0 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x561f534c5490_0 .net/2u *"_s0", 31 0, L_0x7f415b3570f0;  1 drivers
L_0x7f415b357180 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x561f534c5590_0 .net/2u *"_s10", 31 0, L_0x7f415b357180;  1 drivers
v0x561f534c5670_0 .net *"_s12", 0 0, L_0x561f534dd930;  1 drivers
v0x561f534c5740_0 .net *"_s14", 31 0, L_0x561f534dda70;  1 drivers
L_0x7f415b3571c8 .functor BUFT 1, C4<00000000000000000000000000010011>, C4<0>, C4<0>, C4<0>;
v0x561f534c5820_0 .net/2u *"_s16", 31 0, L_0x7f415b3571c8;  1 drivers
v0x561f534c5950_0 .net *"_s6", 31 0, L_0x561f534dd7a0;  1 drivers
L_0x7f415b357138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561f534c5a30_0 .net *"_s9", 1 0, L_0x7f415b357138;  1 drivers
v0x561f534c5b10_0 .net "addr", 31 0, v0x561f534c7d00_0;  alias, 1 drivers
v0x561f534c5bf0_0 .var/i "i", 31 0;
v0x561f534c5cd0_0 .net "instr", 31 0, L_0x561f534ddb10;  alias, 1 drivers
v0x561f534c5d90 .array "memory", 255 0, 31 0;
v0x561f534c5e30_0 .net "offset", 31 0, L_0x561f534dd610;  1 drivers
v0x561f534c5f10_0 .net "word_index", 31 2, L_0x561f534dd6b0;  1 drivers
L_0x561f534dd610 .arith/sub 32, v0x561f534c7d00_0, L_0x7f415b3570f0;
L_0x561f534dd6b0 .part L_0x561f534dd610, 2, 30;
L_0x561f534dd7a0 .concat [ 30 2 0 0], L_0x561f534dd6b0, L_0x7f415b357138;
L_0x561f534dd930 .cmp/gt 32, L_0x7f415b357180, L_0x561f534dd7a0;
L_0x561f534dda70 .array/port v0x561f534c5d90, L_0x561f534dd6b0;
L_0x561f534ddb10 .functor MUXZ 32, L_0x7f415b3571c8, L_0x561f534dda70, L_0x561f534dd930, C4<>;
S_0x561f534c6050 .scope module, "pc_adder" "adder32" 3 44, 13 2 0, S_0x561f534982b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "sum"
v0x561f534c6220_0 .net "a", 31 0, v0x561f534c7d00_0;  alias, 1 drivers
L_0x7f415b357210 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x561f534c6330_0 .net "b", 31 0, L_0x7f415b357210;  1 drivers
v0x561f534c63f0_0 .net "sum", 31 0, L_0x561f534ddce0;  alias, 1 drivers
L_0x561f534ddce0 .arith/sum 32, v0x561f534c7d00_0, L_0x7f415b357210;
S_0x561f534c6560 .scope module, "pc_mux" "mux2_to_1" 3 16, 5 1 0, S_0x561f534982b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "d_in_0"
    .port_info 1 /INPUT 32 "d_in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "d_out"
P_0x561f534c4050 .param/l "DATA_WIDTH" 0 5 2, +C4<00000000000000000000000000100000>;
v0x561f534c6900_0 .net *"_s0", 31 0, L_0x561f534cd250;  1 drivers
L_0x7f415b357018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561f534c69e0_0 .net *"_s3", 30 0, L_0x7f415b357018;  1 drivers
L_0x7f415b357060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561f534c6ac0_0 .net/2u *"_s4", 31 0, L_0x7f415b357060;  1 drivers
v0x561f534c6bb0_0 .net *"_s6", 0 0, L_0x561f534dd350;  1 drivers
v0x561f534c6c70_0 .net "d_in_0", 31 0, L_0x561f534ddce0;  alias, 1 drivers
v0x561f534c6d80_0 .net "d_in_1", 31 0, L_0x561f534dff20;  alias, 1 drivers
v0x561f534c6e40_0 .net "d_out", 31 0, L_0x561f534dd490;  alias, 1 drivers
v0x561f534c6f20_0 .net "sel", 0 0, L_0x561f534df8b0;  alias, 1 drivers
L_0x561f534cd250 .concat [ 1 31 0 0], L_0x561f534df8b0, L_0x7f415b357018;
L_0x561f534dd350 .cmp/eq 32, L_0x561f534cd250, L_0x7f415b357060;
L_0x561f534dd490 .functor MUXZ 32, L_0x561f534dff20, L_0x561f534ddce0, L_0x561f534dd350, C4<>;
S_0x561f534c7090 .scope module, "pc_target_adder" "adder32" 3 133, 13 2 0, S_0x561f534982b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "sum"
v0x561f534c72d0_0 .net "a", 31 0, v0x561f534c7d00_0;  alias, 1 drivers
v0x561f534c7400_0 .net "b", 31 0, v0x561f534c4ee0_0;  alias, 1 drivers
v0x561f534c7510_0 .net "sum", 31 0, L_0x561f534dff20;  alias, 1 drivers
L_0x561f534dff20 .arith/sum 32, v0x561f534c7d00_0, v0x561f534c4ee0_0;
S_0x561f534c7610 .scope module, "program_counter" "register" 3 27, 14 1 0, S_0x561f534982b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 32 "d_in"
    .port_info 4 /OUTPUT 32 "d_out"
P_0x561f534c6810 .param/l "RESET_VALUE" 0 14 3, C4<00000000000000000000000000100000>;
P_0x561f534c6850 .param/l "WIDTH" 0 14 2, +C4<00000000000000000000000000100000>;
v0x561f534c79f0_0 .net "clk", 0 0, v0x561f534ccfa0_0;  alias, 1 drivers
v0x561f534c7ac0_0 .net "d_in", 31 0, L_0x561f534dd490;  alias, 1 drivers
v0x561f534c7b90_0 .net "d_out", 31 0, v0x561f534c7d00_0;  alias, 1 drivers
L_0x7f415b3570a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561f534c7c60_0 .net "en", 0 0, L_0x7f415b3570a8;  1 drivers
v0x561f534c7d00_0 .var "reg_val", 31 0;
v0x561f534c7e30_0 .net "rst_n", 0 0, v0x561f534cd1b0_0;  alias, 1 drivers
S_0x561f534c7f90 .scope module, "rf" "register_file" 3 87, 15 3 0, S_0x561f534982b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "write_enable"
    .port_info 3 /INPUT 5 "rs1"
    .port_info 4 /INPUT 5 "rs2"
    .port_info 5 /INPUT 5 "rd"
    .port_info 6 /INPUT 32 "write_data"
    .port_info 7 /OUTPUT 32 "rs1_data"
    .port_info 8 /OUTPUT 32 "rs2_data"
P_0x561f534c8160 .param/l "ADDR_WIDTH" 0 15 6, +C4<00000000000000000000000000000101>;
P_0x561f534c81a0 .param/l "DATA_WIDTH" 0 15 5, +C4<00000000000000000000000000100000>;
P_0x561f534c81e0 .param/l "REG_COUNT" 0 15 4, +C4<00000000000000000000000000100000>;
v0x561f534c84b0_0 .net *"_s0", 31 0, L_0x561f534de600;  1 drivers
v0x561f534c85b0_0 .net *"_s10", 31 0, L_0x561f534de820;  1 drivers
v0x561f534c8690_0 .net *"_s12", 6 0, L_0x561f534de8c0;  1 drivers
L_0x7f415b357330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561f534c8780_0 .net *"_s15", 1 0, L_0x7f415b357330;  1 drivers
v0x561f534c8860_0 .net *"_s18", 31 0, L_0x561f534deb90;  1 drivers
L_0x7f415b357378 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561f534c8990_0 .net *"_s21", 26 0, L_0x7f415b357378;  1 drivers
L_0x7f415b3573c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561f534c8a70_0 .net/2u *"_s22", 31 0, L_0x7f415b3573c0;  1 drivers
v0x561f534c8b50_0 .net *"_s24", 0 0, L_0x561f534ded00;  1 drivers
L_0x7f415b357408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561f534c8c10_0 .net/2u *"_s26", 31 0, L_0x7f415b357408;  1 drivers
v0x561f534c8cf0_0 .net *"_s28", 31 0, L_0x561f534dee40;  1 drivers
L_0x7f415b357258 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561f534c8dd0_0 .net *"_s3", 26 0, L_0x7f415b357258;  1 drivers
v0x561f534c8eb0_0 .net *"_s30", 6 0, L_0x561f534def30;  1 drivers
L_0x7f415b357450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561f534c8f90_0 .net *"_s33", 1 0, L_0x7f415b357450;  1 drivers
L_0x7f415b3572a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561f534c9070_0 .net/2u *"_s4", 31 0, L_0x7f415b3572a0;  1 drivers
v0x561f534c9150_0 .net *"_s6", 0 0, L_0x561f534de730;  1 drivers
L_0x7f415b3572e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561f534c9210_0 .net/2u *"_s8", 31 0, L_0x7f415b3572e8;  1 drivers
v0x561f534c92f0_0 .net "clk", 0 0, v0x561f534ccfa0_0;  alias, 1 drivers
v0x561f534c9390_0 .var/i "i", 31 0;
v0x561f534c9470_0 .net "rd", 4 0, L_0x561f534ddf90;  alias, 1 drivers
v0x561f534c9530 .array "regfile", 31 0, 31 0;
v0x561f534c95d0_0 .net "rs1", 4 0, L_0x561f534de160;  alias, 1 drivers
v0x561f534c9690_0 .net "rs1_data", 31 0, L_0x561f534dea00;  alias, 1 drivers
v0x561f534c9760_0 .net "rs2", 4 0, L_0x561f534de200;  alias, 1 drivers
v0x561f534c9830_0 .net "rs2_data", 31 0, L_0x561f534df070;  alias, 1 drivers
v0x561f534c9920_0 .net "rst_n", 0 0, v0x561f534cd1b0_0;  alias, 1 drivers
v0x561f534c99c0_0 .net "write_data", 31 0, L_0x561f534e0a30;  alias, 1 drivers
v0x561f534c9a80_0 .net "write_enable", 0 0, v0x561f534c1ef0_0;  alias, 1 drivers
L_0x561f534de600 .concat [ 5 27 0 0], L_0x561f534de160, L_0x7f415b357258;
L_0x561f534de730 .cmp/eq 32, L_0x561f534de600, L_0x7f415b3572a0;
L_0x561f534de820 .array/port v0x561f534c9530, L_0x561f534de8c0;
L_0x561f534de8c0 .concat [ 5 2 0 0], L_0x561f534de160, L_0x7f415b357330;
L_0x561f534dea00 .functor MUXZ 32, L_0x561f534de820, L_0x7f415b3572e8, L_0x561f534de730, C4<>;
L_0x561f534deb90 .concat [ 5 27 0 0], L_0x561f534de200, L_0x7f415b357378;
L_0x561f534ded00 .cmp/eq 32, L_0x561f534deb90, L_0x7f415b3573c0;
L_0x561f534dee40 .array/port v0x561f534c9530, L_0x561f534def30;
L_0x561f534def30 .concat [ 5 2 0 0], L_0x561f534de200, L_0x7f415b357450;
L_0x561f534df070 .functor MUXZ 32, L_0x561f534dee40, L_0x7f415b357408, L_0x561f534ded00, C4<>;
S_0x561f534c9ce0 .scope module, "wb_mux" "mux4_to_1" 3 155, 16 1 0, S_0x561f534982b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "d_in_0"
    .port_info 1 /INPUT 32 "d_in_1"
    .port_info 2 /INPUT 32 "d_in_2"
    .port_info 3 /INPUT 32 "d_in_3"
    .port_info 4 /INPUT 2 "sel"
    .port_info 5 /OUTPUT 32 "d_out"
P_0x561f534c9e60 .param/l "DATA_WIDTH" 0 16 2, +C4<00000000000000000000000000100000>;
L_0x7f415b357690 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561f534c9fa0_0 .net/2u *"_s0", 1 0, L_0x7f415b357690;  1 drivers
v0x561f534ca0a0_0 .net *"_s10", 0 0, L_0x561f534e0680;  1 drivers
v0x561f534ca160_0 .net *"_s12", 31 0, L_0x561f534e0770;  1 drivers
v0x561f534ca250_0 .net *"_s14", 31 0, L_0x561f534e0860;  1 drivers
v0x561f534ca330_0 .net *"_s2", 0 0, L_0x561f534e04f0;  1 drivers
L_0x7f415b3576d8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x561f534ca440_0 .net/2u *"_s4", 1 0, L_0x7f415b3576d8;  1 drivers
v0x561f534ca520_0 .net *"_s6", 0 0, L_0x561f534e0590;  1 drivers
L_0x7f415b357720 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x561f534ca5e0_0 .net/2u *"_s8", 1 0, L_0x7f415b357720;  1 drivers
v0x561f534ca6c0_0 .net "d_in_0", 31 0, v0x561f534bfba0_0;  alias, 1 drivers
v0x561f534ca780_0 .net "d_in_1", 31 0, L_0x561f534dffc0;  alias, 1 drivers
v0x561f534ca840_0 .net "d_in_2", 31 0, L_0x561f534ddce0;  alias, 1 drivers
L_0x7f415b357768 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561f534ca930_0 .net "d_in_3", 31 0, L_0x7f415b357768;  1 drivers
v0x561f534caa10_0 .net "d_out", 31 0, L_0x561f534e0a30;  alias, 1 drivers
v0x561f534caad0_0 .net "sel", 1 0, v0x561f534c1fb0_0;  alias, 1 drivers
L_0x561f534e04f0 .cmp/eq 2, v0x561f534c1fb0_0, L_0x7f415b357690;
L_0x561f534e0590 .cmp/eq 2, v0x561f534c1fb0_0, L_0x7f415b3576d8;
L_0x561f534e0680 .cmp/eq 2, v0x561f534c1fb0_0, L_0x7f415b357720;
L_0x561f534e0770 .functor MUXZ 32, L_0x7f415b357768, L_0x561f534ddce0, L_0x561f534e0680, C4<>;
L_0x561f534e0860 .functor MUXZ 32, L_0x561f534e0770, L_0x561f534dffc0, L_0x561f534e0590, C4<>;
L_0x561f534e0a30 .functor MUXZ 32, L_0x561f534e0860, v0x561f534bfba0_0, L_0x561f534e04f0, C4<>;
    .scope S_0x561f534c7610;
T_0 ;
    %wait E_0x561f534a5fd0;
    %load/vec4 v0x561f534c7e30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 32, 0, 32;
    %assign/vec4 v0x561f534c7d00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x561f534c7c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x561f534c7ac0_0;
    %assign/vec4 v0x561f534c7d00_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x561f534c4fc0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f534c5bf0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x561f534c5bf0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x561f534c5bf0_0;
    %store/vec4a v0x561f534c5d90, 4, 0;
    %load/vec4 v0x561f534c5bf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561f534c5bf0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %vpi_call 12 30 "$display", "Loading memory from: %s", P_0x561f534c51d0 {0 0 0};
    %vpi_call 12 31 "$readmemh", P_0x561f534c51d0, v0x561f534c5d90 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x561f534c14e0;
T_2 ;
    %wait E_0x561f53455350;
    %load/vec4 v0x561f534c2150_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f534c1ef0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f534c1d40_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f534c1c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f534c1de0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561f534c1fb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f534c1ba0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f534c1ac0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f534c2090_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x561f534c2150_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f534c1ef0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561f534c1d40_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f534c1c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f534c1de0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f534c1fb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f534c1ba0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f534c1ac0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f534c2090_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x561f534c2150_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f534c1ef0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f534c1d40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f534c1c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f534c1de0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f534c1fb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f534c1ba0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561f534c1ac0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f534c2090_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x561f534c2150_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f534c1ef0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561f534c1d40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f534c1c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f534c1de0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f534c1fb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f534c1ba0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561f534c1ac0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f534c2090_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x561f534c2150_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f534c1ef0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f534c1d40_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f534c1c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f534c1de0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f534c1fb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f534c1ba0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561f534c1ac0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f534c2090_0, 0, 1;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x561f534c2150_0;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f534c1ef0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x561f534c1d40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f534c1c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f534c1de0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561f534c1fb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f534c1ba0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561f534c1ac0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f534c2090_0, 0, 1;
T_2.10 ;
T_2.9 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x561f534c0c90;
T_3 ;
    %wait E_0x561f53454f70;
    %load/vec4 v0x561f534c0ed0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561f534c0fd0_0, 0, 3;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x561f534c0ed0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x561f534c0fd0_0, 0, 3;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x561f534c0ed0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x561f534c10c0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0x561f534c1250_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_3.8, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x561f534c0fd0_0, 0, 3;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561f534c0fd0_0, 0, 3;
T_3.9 ;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x561f534c10c0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_3.10, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x561f534c0fd0_0, 0, 3;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x561f534c10c0_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x561f534c0fd0_0, 0, 3;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x561f534c10c0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_3.14, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x561f534c0fd0_0, 0, 3;
T_3.14 ;
T_3.13 ;
T_3.11 ;
T_3.7 ;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x561f534c7f90;
T_4 ;
    %wait E_0x561f534a5fd0;
    %load/vec4 v0x561f534c9920_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f534c9390_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x561f534c9390_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x561f534c9390_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f534c9530, 0, 4;
    %load/vec4 v0x561f534c9390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561f534c9390_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x561f534c9a80_0;
    %load/vec4 v0x561f534c9470_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x561f534c99c0_0;
    %load/vec4 v0x561f534c9470_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f534c9530, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x561f534c4ac0;
T_5 ;
    %wait E_0x561f534a6640;
    %load/vec4 v0x561f534c4cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f534c4ee0_0, 0, 32;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0x561f534c4e20_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x561f534c4e20_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561f534c4ee0_0, 0, 32;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x561f534c4e20_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x561f534c4e20_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561f534c4e20_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561f534c4ee0_0, 0, 32;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x561f534c4e20_0;
    %parti/s 1, 24, 6;
    %replicate 19;
    %load/vec4 v0x561f534c4e20_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561f534c4e20_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561f534c4e20_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561f534c4e20_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x561f534c4ee0_0, 0, 32;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x561f534c4e20_0;
    %parti/s 1, 24, 6;
    %replicate 11;
    %load/vec4 v0x561f534c4e20_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561f534c4e20_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561f534c4e20_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561f534c4e20_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x561f534c4ee0_0, 0, 32;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x561f53489eb0;
T_6 ;
    %wait E_0x561f53454b50;
    %load/vec4 v0x561f534783c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f534bfba0_0, 0, 32;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v0x561f534bfc60_0;
    %load/vec4 v0x561f534bfd40_0;
    %add;
    %store/vec4 v0x561f534bfba0_0, 0, 32;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v0x561f534bfc60_0;
    %load/vec4 v0x561f534bfd40_0;
    %sub;
    %store/vec4 v0x561f534bfba0_0, 0, 32;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0x561f534bfc60_0;
    %load/vec4 v0x561f534bfd40_0;
    %and;
    %store/vec4 v0x561f534bfba0_0, 0, 32;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0x561f534bfc60_0;
    %load/vec4 v0x561f534bfd40_0;
    %or;
    %store/vec4 v0x561f534bfba0_0, 0, 32;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v0x561f534bfc60_0;
    %load/vec4 v0x561f534bfd40_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.8, 8;
T_6.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.8, 8;
 ; End of false expr.
    %blend;
T_6.8;
    %store/vec4 v0x561f534bfba0_0, 0, 32;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x561f534c2f20;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f534c3ae0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x561f534c3ae0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x561f534c3ae0_0;
    %store/vec4a v0x561f534c3bc0, 4, 0;
    %load/vec4 v0x561f534c3ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561f534c3ae0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x561f534c2f20;
T_8 ;
    %wait E_0x561f534a5fd0;
    %load/vec4 v0x561f534c3910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x561f534c3d60_0;
    %load/vec4 v0x561f534c3a00_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f534c3bc0, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x561f53490030;
T_9 ;
    %delay 10000, 0;
    %load/vec4 v0x561f534ccfa0_0;
    %inv;
    %store/vec4 v0x561f534ccfa0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x561f53490030;
T_10 ;
    %vpi_call 2 19 "$display", "[TB] Starting single_cycle_rv_tb testbench" {0 0 0};
    %vpi_call 2 22 "$dumpfile", "sim/waves/single_cycle_rv.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x561f53490030 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f534ccfa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f534cd1b0_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f534cd1b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f534cd0d0_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x561f534cd0d0_0;
    %cmpi/s 36, 0, 32;
    %jmp/0xz T_10.1, 5;
    %vpi_call 2 32 "$display", "\012[TB] Cycle:%02d", v0x561f534cd0d0_0 {0 0 0};
    %vpi_call 2 35 "$display", "\011[IF] PC: 0x%08X, Instruction: 0x%08X", v0x561f534cc3e0_0, v0x561f534cc100_0 {0 0 0};
    %vpi_call 2 36 "$display", "\011[IF] PC+4: 0x%08X, PC_Target: 0x%08X, PC_Src: %b", v0x561f534cc560_0, v0x561f534cc620_0, v0x561f534cbb70_0 {0 0 0};
    %vpi_call 2 40 "$display", "\011[ID] Opcode: 0x%02X, RD: x%02d, RS1: x%02d, RS2: x%02d", v0x561f534cc320_0, v0x561f534cc730_0, v0x561f534cc840_0, v0x561f534cca60_0 {0 0 0};
    %vpi_call 2 42 "$display", "\011[ID] Funct3: 0x%01X, Funct7: 0x%02X, Imm_Raw: 0x%07X", v0x561f534cbdf0_0, v0x561f534cbe90_0, v0x561f534cbf50_0 {0 0 0};
    %load/vec4 v0x561f534cc040_0;
    %vpi_call 2 44 "$display", "\011[ID] Imm_Extended: 0x%08X (%0d)", v0x561f534cc040_0, S<0,vec4,s32> {1 0 0};
    %vpi_call 2 47 "$display", "\011[CTRL] RegWrite: %b, MemWrite: %b, ALUSrc: %b, Branch: %b, Jump: %b", v0x561f534cbc10_0, v0x561f534cbad0_0, v0x561f534cb7e0_0, v0x561f534cb880_0, v0x561f534cb9e0_0 {0 0 0};
    %vpi_call 2 49 "$display", "\011[CTRL] ImmSrc: %b, ResultSrc: %b, ALUCtrl: %b", v0x561f534cb920_0, v0x561f534cbcb0_0, v0x561f534cb720_0 {0 0 0};
    %load/vec4 v0x561f534cc950_0;
    %load/vec4 v0x561f534ccb70_0;
    %vpi_call 2 53 "$display", "\011[RF] RS1_Data: 0x%08X (%0d), RS2_Data: 0x%08X (%0d)", v0x561f534cc950_0, S<1,vec4,s32>, v0x561f534ccb70_0, S<0,vec4,s32> {2 0 0};
    %vpi_call 2 57 "$display", "\011[EX] ALU_SrcA: 0x%08X, ALU_SrcB: 0x%08X, ALU_Result: 0x%08X", v0x561f534cc950_0, v0x561f534ccd20_0, v0x561f534cb500_0 {0 0 0};
    %vpi_call 2 59 "$display", "\011[EX] ALU_Zero: %b, Branch_Taken: %b", v0x561f534cbd50_0, v0x561f534cb5c0_0 {0 0 0};
    %vpi_call 2 62 "$display", "\011[MEM] Addr: 0x%08X, WriteData: 0x%08X, ReadData: 0x%08X, WriteEn: d", v0x561f534cb500_0, v0x561f534ccb70_0, v0x561f534cc210_0, v0x561f534cbad0_0 {0 0 0};
    %load/vec4 v0x561f534cce30_0;
    %vpi_call 2 66 "$display", "\011[WB] WriteBack_Result: 0x%08X (%0d) -> x%02d", v0x561f534cce30_0, S<0,vec4,s32>, v0x561f534cc730_0 {1 0 0};
    %load/vec4 v0x561f534cc320_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %vpi_call 2 80 "$display", "\011[INSTR_TYPE] Unknown/Invalid" {0 0 0};
    %jmp T_10.12;
T_10.2 ;
    %vpi_call 2 71 "$display", "\011[INSTR_TYPE] R-Type (Register-Register)" {0 0 0};
    %jmp T_10.12;
T_10.3 ;
    %vpi_call 2 72 "$display", "\011[INSTR_TYPE] I-Type (Immediate)" {0 0 0};
    %jmp T_10.12;
T_10.4 ;
    %vpi_call 2 73 "$display", "\011[INSTR_TYPE] I-Type (Load)" {0 0 0};
    %jmp T_10.12;
T_10.5 ;
    %vpi_call 2 74 "$display", "\011[INSTR_TYPE] S-Type (Store)" {0 0 0};
    %jmp T_10.12;
T_10.6 ;
    %vpi_call 2 75 "$display", "\011[INSTR_TYPE] B-Type (Branch)" {0 0 0};
    %jmp T_10.12;
T_10.7 ;
    %vpi_call 2 76 "$display", "\011[INSTR_TYPE] U-Type (LUI)" {0 0 0};
    %jmp T_10.12;
T_10.8 ;
    %vpi_call 2 77 "$display", "\011[INSTR_TYPE] U-Type (AUIPC)" {0 0 0};
    %jmp T_10.12;
T_10.9 ;
    %vpi_call 2 78 "$display", "\011[INSTR_TYPE] J-Type (JAL)" {0 0 0};
    %jmp T_10.12;
T_10.10 ;
    %vpi_call 2 79 "$display", "\011[INSTR_TYPE] I-Type (JALR)" {0 0 0};
    %jmp T_10.12;
T_10.12 ;
    %pop/vec4 1;
    %vpi_call 2 84 "$display", "\011------------------------------------------------------------" {0 0 0};
    %delay 20000, 0;
    %load/vec4 v0x561f534cd0d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561f534cd0d0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %vpi_call 2 90 "$writememh", "sim/mem/dump_instr.hex", v0x561f534c5d90 {0 0 0};
    %vpi_call 2 91 "$writememh", "sim/mem/dump_data.hex", v0x561f534c3bc0 {0 0 0};
    %vpi_call 2 94 "$display", "\012[TB] Simulation Statistics:" {0 0 0};
    %vpi_call 2 95 "$display", "\011Total Cycles Simulated: %0d", v0x561f534cd0d0_0 {0 0 0};
    %vpi_call 2 96 "$display", "\011Final PC Value: 0x%08X", v0x561f534cc3e0_0 {0 0 0};
    %vpi_call 2 97 "$display", "\011Memory Dumps Created: dump_instr.hex, dump_data.hex" {0 0 0};
    %vpi_call 2 99 "$display", "[TB] Finished simulation" {0 0 0};
    %vpi_call 2 100 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "testbench/core/single_cycle_rv_tb.v";
    "rtl/core/single_cycle_rv.v";
    "rtl/alu/alu.v";
    "rtl/control/mux2_to_1.v";
    "rtl/control/cu_single_cycle.v";
    "rtl/control/cu_single_cycle_alu_decoder.v";
    "rtl/control/cu_single_cycle_main_decoder.v";
    "rtl/memory/data_mem.v";
    "rtl/basic/instr_decode.v";
    "rtl/basic/imm_extender.v";
    "rtl/memory/instr_mem.v";
    "rtl/basic/adder32.v";
    "rtl/basic/register.v";
    "rtl/basic/register_file.v";
    "rtl/control/mux4_to_1.v";
