<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - landlock.info - arch/x86/events/perf_event.h</title>
  <link rel="stylesheet" type="text/css" href="../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../index.html">top level</a> - <a href="index.html">arch/x86/events</a> - perf_event.h<span style="font-size: 80%;"> (source / <a href="perf_event.h.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">landlock.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">65</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2021-04-22 12:43:58</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">6</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Performance events x86 architecture header</a>
<a name="3"><span class="lineNum">       3 </span>            :  *</a>
<a name="4"><span class="lineNum">       4 </span>            :  *  Copyright (C) 2008 Thomas Gleixner &lt;tglx@linutronix.de&gt;</a>
<a name="5"><span class="lineNum">       5 </span>            :  *  Copyright (C) 2008-2009 Red Hat, Inc., Ingo Molnar</a>
<a name="6"><span class="lineNum">       6 </span>            :  *  Copyright (C) 2009 Jaswinder Singh Rajput</a>
<a name="7"><span class="lineNum">       7 </span>            :  *  Copyright (C) 2009 Advanced Micro Devices, Inc., Robert Richter</a>
<a name="8"><span class="lineNum">       8 </span>            :  *  Copyright (C) 2008-2009 Red Hat, Inc., Peter Zijlstra</a>
<a name="9"><span class="lineNum">       9 </span>            :  *  Copyright (C) 2009 Intel Corporation, &lt;markus.t.metzger@intel.com&gt;</a>
<a name="10"><span class="lineNum">      10 </span>            :  *  Copyright (C) 2009 Google, Inc., Stephane Eranian</a>
<a name="11"><span class="lineNum">      11 </span>            :  *</a>
<a name="12"><span class="lineNum">      12 </span>            :  *  For licencing details see kernel-base/COPYING</a>
<a name="13"><span class="lineNum">      13 </span>            :  */</a>
<a name="14"><span class="lineNum">      14 </span>            : </a>
<a name="15"><span class="lineNum">      15 </span>            : #include &lt;linux/perf_event.h&gt;</a>
<a name="16"><span class="lineNum">      16 </span>            : </a>
<a name="17"><span class="lineNum">      17 </span>            : #include &lt;asm/intel_ds.h&gt;</a>
<a name="18"><span class="lineNum">      18 </span>            : </a>
<a name="19"><span class="lineNum">      19 </span>            : /* To enable MSR tracing please use the generic trace points. */</a>
<a name="20"><span class="lineNum">      20 </span>            : </a>
<a name="21"><span class="lineNum">      21 </span>            : /*</a>
<a name="22"><span class="lineNum">      22 </span>            :  *          |   NHM/WSM    |      SNB     |</a>
<a name="23"><span class="lineNum">      23 </span>            :  * register -------------------------------</a>
<a name="24"><span class="lineNum">      24 </span>            :  *          |  HT  | no HT |  HT  | no HT |</a>
<a name="25"><span class="lineNum">      25 </span>            :  *-----------------------------------------</a>
<a name="26"><span class="lineNum">      26 </span>            :  * offcore  | core | core  | cpu  | core  |</a>
<a name="27"><span class="lineNum">      27 </span>            :  * lbr_sel  | core | core  | cpu  | core  |</a>
<a name="28"><span class="lineNum">      28 </span>            :  * ld_lat   | cpu  | core  | cpu  | core  |</a>
<a name="29"><span class="lineNum">      29 </span>            :  *-----------------------------------------</a>
<a name="30"><span class="lineNum">      30 </span>            :  *</a>
<a name="31"><span class="lineNum">      31 </span>            :  * Given that there is a small number of shared regs,</a>
<a name="32"><span class="lineNum">      32 </span>            :  * we can pre-allocate their slot in the per-cpu</a>
<a name="33"><span class="lineNum">      33 </span>            :  * per-core reg tables.</a>
<a name="34"><span class="lineNum">      34 </span>            :  */</a>
<a name="35"><span class="lineNum">      35 </span>            : enum extra_reg_type {</a>
<a name="36"><span class="lineNum">      36 </span>            :         EXTRA_REG_NONE  = -1,   /* not used */</a>
<a name="37"><span class="lineNum">      37 </span>            : </a>
<a name="38"><span class="lineNum">      38 </span>            :         EXTRA_REG_RSP_0 = 0,    /* offcore_response_0 */</a>
<a name="39"><span class="lineNum">      39 </span>            :         EXTRA_REG_RSP_1 = 1,    /* offcore_response_1 */</a>
<a name="40"><span class="lineNum">      40 </span>            :         EXTRA_REG_LBR   = 2,    /* lbr_select */</a>
<a name="41"><span class="lineNum">      41 </span>            :         EXTRA_REG_LDLAT = 3,    /* ld_lat_threshold */</a>
<a name="42"><span class="lineNum">      42 </span>            :         EXTRA_REG_FE    = 4,    /* fe_* */</a>
<a name="43"><span class="lineNum">      43 </span>            : </a>
<a name="44"><span class="lineNum">      44 </span>            :         EXTRA_REG_MAX           /* number of entries needed */</a>
<a name="45"><span class="lineNum">      45 </span>            : };</a>
<a name="46"><span class="lineNum">      46 </span>            : </a>
<a name="47"><span class="lineNum">      47 </span>            : struct event_constraint {</a>
<a name="48"><span class="lineNum">      48 </span>            :         union {</a>
<a name="49"><span class="lineNum">      49 </span>            :                 unsigned long   idxmsk[BITS_TO_LONGS(X86_PMC_IDX_MAX)];</a>
<a name="50"><span class="lineNum">      50 </span>            :                 u64             idxmsk64;</a>
<a name="51"><span class="lineNum">      51 </span>            :         };</a>
<a name="52"><span class="lineNum">      52 </span>            :         u64             code;</a>
<a name="53"><span class="lineNum">      53 </span>            :         u64             cmask;</a>
<a name="54"><span class="lineNum">      54 </span>            :         int             weight;</a>
<a name="55"><span class="lineNum">      55 </span>            :         int             overlap;</a>
<a name="56"><span class="lineNum">      56 </span>            :         int             flags;</a>
<a name="57"><span class="lineNum">      57 </span>            :         unsigned int    size;</a>
<a name="58"><span class="lineNum">      58 </span>            : };</a>
<a name="59"><span class="lineNum">      59 </span>            : </a>
<a name="60"><span class="lineNum">      60 </span><span class="lineNoCov">          0 : static inline bool constraint_match(struct event_constraint *c, u64 ecode)</span></a>
<a name="61"><span class="lineNum">      61 </span>            : {</a>
<a name="62"><span class="lineNum">      62 </span><span class="lineNoCov">          0 :         return ((ecode &amp; c-&gt;cmask) - c-&gt;code) &lt;= (u64)c-&gt;size;</span></a>
<a name="63"><span class="lineNum">      63 </span>            : }</a>
<a name="64"><span class="lineNum">      64 </span>            : </a>
<a name="65"><span class="lineNum">      65 </span>            : /*</a>
<a name="66"><span class="lineNum">      66 </span>            :  * struct hw_perf_event.flags flags</a>
<a name="67"><span class="lineNum">      67 </span>            :  */</a>
<a name="68"><span class="lineNum">      68 </span>            : #define PERF_X86_EVENT_PEBS_LDLAT       0x0001 /* ld+ldlat data address sampling */</a>
<a name="69"><span class="lineNum">      69 </span>            : #define PERF_X86_EVENT_PEBS_ST          0x0002 /* st data address sampling */</a>
<a name="70"><span class="lineNum">      70 </span>            : #define PERF_X86_EVENT_PEBS_ST_HSW      0x0004 /* haswell style datala, store */</a>
<a name="71"><span class="lineNum">      71 </span>            : #define PERF_X86_EVENT_PEBS_LD_HSW      0x0008 /* haswell style datala, load */</a>
<a name="72"><span class="lineNum">      72 </span>            : #define PERF_X86_EVENT_PEBS_NA_HSW      0x0010 /* haswell style datala, unknown */</a>
<a name="73"><span class="lineNum">      73 </span>            : #define PERF_X86_EVENT_EXCL             0x0020 /* HT exclusivity on counter */</a>
<a name="74"><span class="lineNum">      74 </span>            : #define PERF_X86_EVENT_DYNAMIC          0x0040 /* dynamic alloc'd constraint */</a>
<a name="75"><span class="lineNum">      75 </span>            : #define PERF_X86_EVENT_RDPMC_ALLOWED    0x0080 /* grant rdpmc permission */</a>
<a name="76"><span class="lineNum">      76 </span>            : #define PERF_X86_EVENT_EXCL_ACCT        0x0100 /* accounted EXCL event */</a>
<a name="77"><span class="lineNum">      77 </span>            : #define PERF_X86_EVENT_AUTO_RELOAD      0x0200 /* use PEBS auto-reload */</a>
<a name="78"><span class="lineNum">      78 </span>            : #define PERF_X86_EVENT_LARGE_PEBS       0x0400 /* use large PEBS */</a>
<a name="79"><span class="lineNum">      79 </span>            : #define PERF_X86_EVENT_PEBS_VIA_PT      0x0800 /* use PT buffer for PEBS */</a>
<a name="80"><span class="lineNum">      80 </span>            : #define PERF_X86_EVENT_PAIR             0x1000 /* Large Increment per Cycle */</a>
<a name="81"><span class="lineNum">      81 </span>            : #define PERF_X86_EVENT_LBR_SELECT       0x2000 /* Save/Restore MSR_LBR_SELECT */</a>
<a name="82"><span class="lineNum">      82 </span>            : #define PERF_X86_EVENT_TOPDOWN          0x4000 /* Count Topdown slots/metrics events */</a>
<a name="83"><span class="lineNum">      83 </span>            : #define PERF_X86_EVENT_PEBS_STLAT       0x8000 /* st+stlat data address sampling */</a>
<a name="84"><span class="lineNum">      84 </span>            : </a>
<a name="85"><span class="lineNum">      85 </span><span class="lineNoCov">          0 : static inline bool is_topdown_count(struct perf_event *event)</span></a>
<a name="86"><span class="lineNum">      86 </span>            : {</a>
<a name="87"><span class="lineNum">      87 </span><span class="lineNoCov">          0 :         return event-&gt;hw.flags &amp; PERF_X86_EVENT_TOPDOWN;</span></a>
<a name="88"><span class="lineNum">      88 </span>            : }</a>
<a name="89"><span class="lineNum">      89 </span>            : </a>
<a name="90"><span class="lineNum">      90 </span><span class="lineNoCov">          0 : static inline bool is_metric_event(struct perf_event *event)</span></a>
<a name="91"><span class="lineNum">      91 </span>            : {</a>
<a name="92"><span class="lineNum">      92 </span><span class="lineNoCov">          0 :         u64 config = event-&gt;attr.config;</span></a>
<a name="93"><span class="lineNum">      93 </span>            : </a>
<a name="94"><span class="lineNum">      94 </span><span class="lineNoCov">          0 :         return ((config &amp; ARCH_PERFMON_EVENTSEL_EVENT) == 0) &amp;&amp;</span></a>
<a name="95"><span class="lineNum">      95 </span><span class="lineNoCov">          0 :                 ((config &amp; INTEL_ARCH_EVENT_MASK) &gt;= INTEL_TD_METRIC_RETIRING)  &amp;&amp;</span></a>
<a name="96"><span class="lineNum">      96 </span><span class="lineNoCov">          0 :                 ((config &amp; INTEL_ARCH_EVENT_MASK) &lt;= INTEL_TD_METRIC_MAX);</span></a>
<a name="97"><span class="lineNum">      97 </span>            : }</a>
<a name="98"><span class="lineNum">      98 </span>            : </a>
<a name="99"><span class="lineNum">      99 </span><span class="lineNoCov">          0 : static inline bool is_slots_event(struct perf_event *event)</span></a>
<a name="100"><span class="lineNum">     100 </span>            : {</a>
<a name="101"><span class="lineNum">     101 </span><span class="lineNoCov">          0 :         return (event-&gt;attr.config &amp; INTEL_ARCH_EVENT_MASK) == INTEL_TD_SLOTS;</span></a>
<a name="102"><span class="lineNum">     102 </span>            : }</a>
<a name="103"><span class="lineNum">     103 </span>            : </a>
<a name="104"><span class="lineNum">     104 </span><span class="lineNoCov">          0 : static inline bool is_topdown_event(struct perf_event *event)</span></a>
<a name="105"><span class="lineNum">     105 </span>            : {</a>
<a name="106"><span class="lineNum">     106 </span><span class="lineNoCov">          0 :         return is_metric_event(event) || is_slots_event(event);</span></a>
<a name="107"><span class="lineNum">     107 </span>            : }</a>
<a name="108"><span class="lineNum">     108 </span>            : </a>
<a name="109"><span class="lineNum">     109 </span>            : struct amd_nb {</a>
<a name="110"><span class="lineNum">     110 </span>            :         int nb_id;  /* NorthBridge id */</a>
<a name="111"><span class="lineNum">     111 </span>            :         int refcnt; /* reference count */</a>
<a name="112"><span class="lineNum">     112 </span>            :         struct perf_event *owners[X86_PMC_IDX_MAX];</a>
<a name="113"><span class="lineNum">     113 </span>            :         struct event_constraint event_constraints[X86_PMC_IDX_MAX];</a>
<a name="114"><span class="lineNum">     114 </span>            : };</a>
<a name="115"><span class="lineNum">     115 </span>            : </a>
<a name="116"><span class="lineNum">     116 </span>            : #define PEBS_COUNTER_MASK       ((1ULL &lt;&lt; MAX_PEBS_EVENTS) - 1)</a>
<a name="117"><span class="lineNum">     117 </span>            : #define PEBS_PMI_AFTER_EACH_RECORD BIT_ULL(60)</a>
<a name="118"><span class="lineNum">     118 </span>            : #define PEBS_OUTPUT_OFFSET      61</a>
<a name="119"><span class="lineNum">     119 </span>            : #define PEBS_OUTPUT_MASK        (3ull &lt;&lt; PEBS_OUTPUT_OFFSET)</a>
<a name="120"><span class="lineNum">     120 </span>            : #define PEBS_OUTPUT_PT          (1ull &lt;&lt; PEBS_OUTPUT_OFFSET)</a>
<a name="121"><span class="lineNum">     121 </span>            : #define PEBS_VIA_PT_MASK        (PEBS_OUTPUT_PT | PEBS_PMI_AFTER_EACH_RECORD)</a>
<a name="122"><span class="lineNum">     122 </span>            : </a>
<a name="123"><span class="lineNum">     123 </span>            : /*</a>
<a name="124"><span class="lineNum">     124 </span>            :  * Flags PEBS can handle without an PMI.</a>
<a name="125"><span class="lineNum">     125 </span>            :  *</a>
<a name="126"><span class="lineNum">     126 </span>            :  * TID can only be handled by flushing at context switch.</a>
<a name="127"><span class="lineNum">     127 </span>            :  * REGS_USER can be handled for events limited to ring 3.</a>
<a name="128"><span class="lineNum">     128 </span>            :  *</a>
<a name="129"><span class="lineNum">     129 </span>            :  */</a>
<a name="130"><span class="lineNum">     130 </span>            : #define LARGE_PEBS_FLAGS \</a>
<a name="131"><span class="lineNum">     131 </span>            :         (PERF_SAMPLE_IP | PERF_SAMPLE_TID | PERF_SAMPLE_ADDR | \</a>
<a name="132"><span class="lineNum">     132 </span>            :         PERF_SAMPLE_ID | PERF_SAMPLE_CPU | PERF_SAMPLE_STREAM_ID | \</a>
<a name="133"><span class="lineNum">     133 </span>            :         PERF_SAMPLE_DATA_SRC | PERF_SAMPLE_IDENTIFIER | \</a>
<a name="134"><span class="lineNum">     134 </span>            :         PERF_SAMPLE_TRANSACTION | PERF_SAMPLE_PHYS_ADDR | \</a>
<a name="135"><span class="lineNum">     135 </span>            :         PERF_SAMPLE_REGS_INTR | PERF_SAMPLE_REGS_USER | \</a>
<a name="136"><span class="lineNum">     136 </span>            :         PERF_SAMPLE_PERIOD | PERF_SAMPLE_CODE_PAGE_SIZE)</a>
<a name="137"><span class="lineNum">     137 </span>            : </a>
<a name="138"><span class="lineNum">     138 </span>            : #define PEBS_GP_REGS                    \</a>
<a name="139"><span class="lineNum">     139 </span>            :         ((1ULL &lt;&lt; PERF_REG_X86_AX)    | \</a>
<a name="140"><span class="lineNum">     140 </span>            :          (1ULL &lt;&lt; PERF_REG_X86_BX)    | \</a>
<a name="141"><span class="lineNum">     141 </span>            :          (1ULL &lt;&lt; PERF_REG_X86_CX)    | \</a>
<a name="142"><span class="lineNum">     142 </span>            :          (1ULL &lt;&lt; PERF_REG_X86_DX)    | \</a>
<a name="143"><span class="lineNum">     143 </span>            :          (1ULL &lt;&lt; PERF_REG_X86_DI)    | \</a>
<a name="144"><span class="lineNum">     144 </span>            :          (1ULL &lt;&lt; PERF_REG_X86_SI)    | \</a>
<a name="145"><span class="lineNum">     145 </span>            :          (1ULL &lt;&lt; PERF_REG_X86_SP)    | \</a>
<a name="146"><span class="lineNum">     146 </span>            :          (1ULL &lt;&lt; PERF_REG_X86_BP)    | \</a>
<a name="147"><span class="lineNum">     147 </span>            :          (1ULL &lt;&lt; PERF_REG_X86_IP)    | \</a>
<a name="148"><span class="lineNum">     148 </span>            :          (1ULL &lt;&lt; PERF_REG_X86_FLAGS) | \</a>
<a name="149"><span class="lineNum">     149 </span>            :          (1ULL &lt;&lt; PERF_REG_X86_R8)    | \</a>
<a name="150"><span class="lineNum">     150 </span>            :          (1ULL &lt;&lt; PERF_REG_X86_R9)    | \</a>
<a name="151"><span class="lineNum">     151 </span>            :          (1ULL &lt;&lt; PERF_REG_X86_R10)   | \</a>
<a name="152"><span class="lineNum">     152 </span>            :          (1ULL &lt;&lt; PERF_REG_X86_R11)   | \</a>
<a name="153"><span class="lineNum">     153 </span>            :          (1ULL &lt;&lt; PERF_REG_X86_R12)   | \</a>
<a name="154"><span class="lineNum">     154 </span>            :          (1ULL &lt;&lt; PERF_REG_X86_R13)   | \</a>
<a name="155"><span class="lineNum">     155 </span>            :          (1ULL &lt;&lt; PERF_REG_X86_R14)   | \</a>
<a name="156"><span class="lineNum">     156 </span>            :          (1ULL &lt;&lt; PERF_REG_X86_R15))</a>
<a name="157"><span class="lineNum">     157 </span>            : </a>
<a name="158"><span class="lineNum">     158 </span>            : /*</a>
<a name="159"><span class="lineNum">     159 </span>            :  * Per register state.</a>
<a name="160"><span class="lineNum">     160 </span>            :  */</a>
<a name="161"><span class="lineNum">     161 </span>            : struct er_account {</a>
<a name="162"><span class="lineNum">     162 </span>            :         raw_spinlock_t      lock;       /* per-core: protect structure */</a>
<a name="163"><span class="lineNum">     163 </span>            :         u64                 config;     /* extra MSR config */</a>
<a name="164"><span class="lineNum">     164 </span>            :         u64                 reg;        /* extra MSR number */</a>
<a name="165"><span class="lineNum">     165 </span>            :         atomic_t            ref;        /* reference count */</a>
<a name="166"><span class="lineNum">     166 </span>            : };</a>
<a name="167"><span class="lineNum">     167 </span>            : </a>
<a name="168"><span class="lineNum">     168 </span>            : /*</a>
<a name="169"><span class="lineNum">     169 </span>            :  * Per core/cpu state</a>
<a name="170"><span class="lineNum">     170 </span>            :  *</a>
<a name="171"><span class="lineNum">     171 </span>            :  * Used to coordinate shared registers between HT threads or</a>
<a name="172"><span class="lineNum">     172 </span>            :  * among events on a single PMU.</a>
<a name="173"><span class="lineNum">     173 </span>            :  */</a>
<a name="174"><span class="lineNum">     174 </span>            : struct intel_shared_regs {</a>
<a name="175"><span class="lineNum">     175 </span>            :         struct er_account       regs[EXTRA_REG_MAX];</a>
<a name="176"><span class="lineNum">     176 </span>            :         int                     refcnt;         /* per-core: #HT threads */</a>
<a name="177"><span class="lineNum">     177 </span>            :         unsigned                core_id;        /* per-core: core id */</a>
<a name="178"><span class="lineNum">     178 </span>            : };</a>
<a name="179"><span class="lineNum">     179 </span>            : </a>
<a name="180"><span class="lineNum">     180 </span>            : enum intel_excl_state_type {</a>
<a name="181"><span class="lineNum">     181 </span>            :         INTEL_EXCL_UNUSED    = 0, /* counter is unused */</a>
<a name="182"><span class="lineNum">     182 </span>            :         INTEL_EXCL_SHARED    = 1, /* counter can be used by both threads */</a>
<a name="183"><span class="lineNum">     183 </span>            :         INTEL_EXCL_EXCLUSIVE = 2, /* counter can be used by one thread only */</a>
<a name="184"><span class="lineNum">     184 </span>            : };</a>
<a name="185"><span class="lineNum">     185 </span>            : </a>
<a name="186"><span class="lineNum">     186 </span>            : struct intel_excl_states {</a>
<a name="187"><span class="lineNum">     187 </span>            :         enum intel_excl_state_type state[X86_PMC_IDX_MAX];</a>
<a name="188"><span class="lineNum">     188 </span>            :         bool sched_started; /* true if scheduling has started */</a>
<a name="189"><span class="lineNum">     189 </span>            : };</a>
<a name="190"><span class="lineNum">     190 </span>            : </a>
<a name="191"><span class="lineNum">     191 </span>            : struct intel_excl_cntrs {</a>
<a name="192"><span class="lineNum">     192 </span>            :         raw_spinlock_t  lock;</a>
<a name="193"><span class="lineNum">     193 </span>            : </a>
<a name="194"><span class="lineNum">     194 </span>            :         struct intel_excl_states states[2];</a>
<a name="195"><span class="lineNum">     195 </span>            : </a>
<a name="196"><span class="lineNum">     196 </span>            :         union {</a>
<a name="197"><span class="lineNum">     197 </span>            :                 u16     has_exclusive[2];</a>
<a name="198"><span class="lineNum">     198 </span>            :                 u32     exclusive_present;</a>
<a name="199"><span class="lineNum">     199 </span>            :         };</a>
<a name="200"><span class="lineNum">     200 </span>            : </a>
<a name="201"><span class="lineNum">     201 </span>            :         int             refcnt;         /* per-core: #HT threads */</a>
<a name="202"><span class="lineNum">     202 </span>            :         unsigned        core_id;        /* per-core: core id */</a>
<a name="203"><span class="lineNum">     203 </span>            : };</a>
<a name="204"><span class="lineNum">     204 </span>            : </a>
<a name="205"><span class="lineNum">     205 </span>            : struct x86_perf_task_context;</a>
<a name="206"><span class="lineNum">     206 </span>            : #define MAX_LBR_ENTRIES         32</a>
<a name="207"><span class="lineNum">     207 </span>            : </a>
<a name="208"><span class="lineNum">     208 </span>            : enum {</a>
<a name="209"><span class="lineNum">     209 </span>            :         LBR_FORMAT_32           = 0x00,</a>
<a name="210"><span class="lineNum">     210 </span>            :         LBR_FORMAT_LIP          = 0x01,</a>
<a name="211"><span class="lineNum">     211 </span>            :         LBR_FORMAT_EIP          = 0x02,</a>
<a name="212"><span class="lineNum">     212 </span>            :         LBR_FORMAT_EIP_FLAGS    = 0x03,</a>
<a name="213"><span class="lineNum">     213 </span>            :         LBR_FORMAT_EIP_FLAGS2   = 0x04,</a>
<a name="214"><span class="lineNum">     214 </span>            :         LBR_FORMAT_INFO         = 0x05,</a>
<a name="215"><span class="lineNum">     215 </span>            :         LBR_FORMAT_TIME         = 0x06,</a>
<a name="216"><span class="lineNum">     216 </span>            :         LBR_FORMAT_MAX_KNOWN    = LBR_FORMAT_TIME,</a>
<a name="217"><span class="lineNum">     217 </span>            : };</a>
<a name="218"><span class="lineNum">     218 </span>            : </a>
<a name="219"><span class="lineNum">     219 </span>            : enum {</a>
<a name="220"><span class="lineNum">     220 </span>            :         X86_PERF_KFREE_SHARED = 0,</a>
<a name="221"><span class="lineNum">     221 </span>            :         X86_PERF_KFREE_EXCL   = 1,</a>
<a name="222"><span class="lineNum">     222 </span>            :         X86_PERF_KFREE_MAX</a>
<a name="223"><span class="lineNum">     223 </span>            : };</a>
<a name="224"><span class="lineNum">     224 </span>            : </a>
<a name="225"><span class="lineNum">     225 </span>            : struct cpu_hw_events {</a>
<a name="226"><span class="lineNum">     226 </span>            :         /*</a>
<a name="227"><span class="lineNum">     227 </span>            :          * Generic x86 PMC bits</a>
<a name="228"><span class="lineNum">     228 </span>            :          */</a>
<a name="229"><span class="lineNum">     229 </span>            :         struct perf_event       *events[X86_PMC_IDX_MAX]; /* in counter order */</a>
<a name="230"><span class="lineNum">     230 </span>            :         unsigned long           active_mask[BITS_TO_LONGS(X86_PMC_IDX_MAX)];</a>
<a name="231"><span class="lineNum">     231 </span>            :         unsigned long           running[BITS_TO_LONGS(X86_PMC_IDX_MAX)];</a>
<a name="232"><span class="lineNum">     232 </span>            :         int                     enabled;</a>
<a name="233"><span class="lineNum">     233 </span>            : </a>
<a name="234"><span class="lineNum">     234 </span>            :         int                     n_events; /* the # of events in the below arrays */</a>
<a name="235"><span class="lineNum">     235 </span>            :         int                     n_added;  /* the # last events in the below arrays;</a>
<a name="236"><span class="lineNum">     236 </span>            :                                              they've never been enabled yet */</a>
<a name="237"><span class="lineNum">     237 </span>            :         int                     n_txn;    /* the # last events in the below arrays;</a>
<a name="238"><span class="lineNum">     238 </span>            :                                              added in the current transaction */</a>
<a name="239"><span class="lineNum">     239 </span>            :         int                     n_txn_pair;</a>
<a name="240"><span class="lineNum">     240 </span>            :         int                     n_txn_metric;</a>
<a name="241"><span class="lineNum">     241 </span>            :         int                     assign[X86_PMC_IDX_MAX]; /* event to counter assignment */</a>
<a name="242"><span class="lineNum">     242 </span>            :         u64                     tags[X86_PMC_IDX_MAX];</a>
<a name="243"><span class="lineNum">     243 </span>            : </a>
<a name="244"><span class="lineNum">     244 </span>            :         struct perf_event       *event_list[X86_PMC_IDX_MAX]; /* in enabled order */</a>
<a name="245"><span class="lineNum">     245 </span>            :         struct event_constraint *event_constraint[X86_PMC_IDX_MAX];</a>
<a name="246"><span class="lineNum">     246 </span>            : </a>
<a name="247"><span class="lineNum">     247 </span>            :         int                     n_excl; /* the number of exclusive events */</a>
<a name="248"><span class="lineNum">     248 </span>            : </a>
<a name="249"><span class="lineNum">     249 </span>            :         unsigned int            txn_flags;</a>
<a name="250"><span class="lineNum">     250 </span>            :         int                     is_fake;</a>
<a name="251"><span class="lineNum">     251 </span>            : </a>
<a name="252"><span class="lineNum">     252 </span>            :         /*</a>
<a name="253"><span class="lineNum">     253 </span>            :          * Intel DebugStore bits</a>
<a name="254"><span class="lineNum">     254 </span>            :          */</a>
<a name="255"><span class="lineNum">     255 </span>            :         struct debug_store      *ds;</a>
<a name="256"><span class="lineNum">     256 </span>            :         void                    *ds_pebs_vaddr;</a>
<a name="257"><span class="lineNum">     257 </span>            :         void                    *ds_bts_vaddr;</a>
<a name="258"><span class="lineNum">     258 </span>            :         u64                     pebs_enabled;</a>
<a name="259"><span class="lineNum">     259 </span>            :         int                     n_pebs;</a>
<a name="260"><span class="lineNum">     260 </span>            :         int                     n_large_pebs;</a>
<a name="261"><span class="lineNum">     261 </span>            :         int                     n_pebs_via_pt;</a>
<a name="262"><span class="lineNum">     262 </span>            :         int                     pebs_output;</a>
<a name="263"><span class="lineNum">     263 </span>            : </a>
<a name="264"><span class="lineNum">     264 </span>            :         /* Current super set of events hardware configuration */</a>
<a name="265"><span class="lineNum">     265 </span>            :         u64                     pebs_data_cfg;</a>
<a name="266"><span class="lineNum">     266 </span>            :         u64                     active_pebs_data_cfg;</a>
<a name="267"><span class="lineNum">     267 </span>            :         int                     pebs_record_size;</a>
<a name="268"><span class="lineNum">     268 </span>            : </a>
<a name="269"><span class="lineNum">     269 </span>            :         /*</a>
<a name="270"><span class="lineNum">     270 </span>            :          * Intel LBR bits</a>
<a name="271"><span class="lineNum">     271 </span>            :          */</a>
<a name="272"><span class="lineNum">     272 </span>            :         int                             lbr_users;</a>
<a name="273"><span class="lineNum">     273 </span>            :         int                             lbr_pebs_users;</a>
<a name="274"><span class="lineNum">     274 </span>            :         struct perf_branch_stack        lbr_stack;</a>
<a name="275"><span class="lineNum">     275 </span>            :         struct perf_branch_entry        lbr_entries[MAX_LBR_ENTRIES];</a>
<a name="276"><span class="lineNum">     276 </span>            :         union {</a>
<a name="277"><span class="lineNum">     277 </span>            :                 struct er_account               *lbr_sel;</a>
<a name="278"><span class="lineNum">     278 </span>            :                 struct er_account               *lbr_ctl;</a>
<a name="279"><span class="lineNum">     279 </span>            :         };</a>
<a name="280"><span class="lineNum">     280 </span>            :         u64                             br_sel;</a>
<a name="281"><span class="lineNum">     281 </span>            :         void                            *last_task_ctx;</a>
<a name="282"><span class="lineNum">     282 </span>            :         int                             last_log_id;</a>
<a name="283"><span class="lineNum">     283 </span>            :         int                             lbr_select;</a>
<a name="284"><span class="lineNum">     284 </span>            :         void                            *lbr_xsave;</a>
<a name="285"><span class="lineNum">     285 </span>            : </a>
<a name="286"><span class="lineNum">     286 </span>            :         /*</a>
<a name="287"><span class="lineNum">     287 </span>            :          * Intel host/guest exclude bits</a>
<a name="288"><span class="lineNum">     288 </span>            :          */</a>
<a name="289"><span class="lineNum">     289 </span>            :         u64                             intel_ctrl_guest_mask;</a>
<a name="290"><span class="lineNum">     290 </span>            :         u64                             intel_ctrl_host_mask;</a>
<a name="291"><span class="lineNum">     291 </span>            :         struct perf_guest_switch_msr    guest_switch_msrs[X86_PMC_IDX_MAX];</a>
<a name="292"><span class="lineNum">     292 </span>            : </a>
<a name="293"><span class="lineNum">     293 </span>            :         /*</a>
<a name="294"><span class="lineNum">     294 </span>            :          * Intel checkpoint mask</a>
<a name="295"><span class="lineNum">     295 </span>            :          */</a>
<a name="296"><span class="lineNum">     296 </span>            :         u64                             intel_cp_status;</a>
<a name="297"><span class="lineNum">     297 </span>            : </a>
<a name="298"><span class="lineNum">     298 </span>            :         /*</a>
<a name="299"><span class="lineNum">     299 </span>            :          * manage shared (per-core, per-cpu) registers</a>
<a name="300"><span class="lineNum">     300 </span>            :          * used on Intel NHM/WSM/SNB</a>
<a name="301"><span class="lineNum">     301 </span>            :          */</a>
<a name="302"><span class="lineNum">     302 </span>            :         struct intel_shared_regs        *shared_regs;</a>
<a name="303"><span class="lineNum">     303 </span>            :         /*</a>
<a name="304"><span class="lineNum">     304 </span>            :          * manage exclusive counter access between hyperthread</a>
<a name="305"><span class="lineNum">     305 </span>            :          */</a>
<a name="306"><span class="lineNum">     306 </span>            :         struct event_constraint *constraint_list; /* in enable order */</a>
<a name="307"><span class="lineNum">     307 </span>            :         struct intel_excl_cntrs         *excl_cntrs;</a>
<a name="308"><span class="lineNum">     308 </span>            :         int excl_thread_id; /* 0 or 1 */</a>
<a name="309"><span class="lineNum">     309 </span>            : </a>
<a name="310"><span class="lineNum">     310 </span>            :         /*</a>
<a name="311"><span class="lineNum">     311 </span>            :          * SKL TSX_FORCE_ABORT shadow</a>
<a name="312"><span class="lineNum">     312 </span>            :          */</a>
<a name="313"><span class="lineNum">     313 </span>            :         u64                             tfa_shadow;</a>
<a name="314"><span class="lineNum">     314 </span>            : </a>
<a name="315"><span class="lineNum">     315 </span>            :         /*</a>
<a name="316"><span class="lineNum">     316 </span>            :          * Perf Metrics</a>
<a name="317"><span class="lineNum">     317 </span>            :          */</a>
<a name="318"><span class="lineNum">     318 </span>            :         /* number of accepted metrics events */</a>
<a name="319"><span class="lineNum">     319 </span>            :         int                             n_metric;</a>
<a name="320"><span class="lineNum">     320 </span>            : </a>
<a name="321"><span class="lineNum">     321 </span>            :         /*</a>
<a name="322"><span class="lineNum">     322 </span>            :          * AMD specific bits</a>
<a name="323"><span class="lineNum">     323 </span>            :          */</a>
<a name="324"><span class="lineNum">     324 </span>            :         struct amd_nb                   *amd_nb;</a>
<a name="325"><span class="lineNum">     325 </span>            :         /* Inverted mask of bits to clear in the perf_ctr ctrl registers */</a>
<a name="326"><span class="lineNum">     326 </span>            :         u64                             perf_ctr_virt_mask;</a>
<a name="327"><span class="lineNum">     327 </span>            :         int                             n_pair; /* Large increment events */</a>
<a name="328"><span class="lineNum">     328 </span>            : </a>
<a name="329"><span class="lineNum">     329 </span>            :         void                            *kfree_on_online[X86_PERF_KFREE_MAX];</a>
<a name="330"><span class="lineNum">     330 </span>            : };</a>
<a name="331"><span class="lineNum">     331 </span>            : </a>
<a name="332"><span class="lineNum">     332 </span>            : #define __EVENT_CONSTRAINT_RANGE(c, e, n, m, w, o, f) { \</a>
<a name="333"><span class="lineNum">     333 </span>            :         { .idxmsk64 = (n) },            \</a>
<a name="334"><span class="lineNum">     334 </span>            :         .code = (c),                    \</a>
<a name="335"><span class="lineNum">     335 </span>            :         .size = (e) - (c),              \</a>
<a name="336"><span class="lineNum">     336 </span>            :         .cmask = (m),                   \</a>
<a name="337"><span class="lineNum">     337 </span>            :         .weight = (w),                  \</a>
<a name="338"><span class="lineNum">     338 </span>            :         .overlap = (o),                 \</a>
<a name="339"><span class="lineNum">     339 </span>            :         .flags = f,                     \</a>
<a name="340"><span class="lineNum">     340 </span>            : }</a>
<a name="341"><span class="lineNum">     341 </span>            : </a>
<a name="342"><span class="lineNum">     342 </span>            : #define __EVENT_CONSTRAINT(c, n, m, w, o, f) \</a>
<a name="343"><span class="lineNum">     343 </span>            :         __EVENT_CONSTRAINT_RANGE(c, c, n, m, w, o, f)</a>
<a name="344"><span class="lineNum">     344 </span>            : </a>
<a name="345"><span class="lineNum">     345 </span>            : #define EVENT_CONSTRAINT(c, n, m)       \</a>
<a name="346"><span class="lineNum">     346 </span>            :         __EVENT_CONSTRAINT(c, n, m, HWEIGHT(n), 0, 0)</a>
<a name="347"><span class="lineNum">     347 </span>            : </a>
<a name="348"><span class="lineNum">     348 </span>            : /*</a>
<a name="349"><span class="lineNum">     349 </span>            :  * The constraint_match() function only works for 'simple' event codes</a>
<a name="350"><span class="lineNum">     350 </span>            :  * and not for extended (AMD64_EVENTSEL_EVENT) events codes.</a>
<a name="351"><span class="lineNum">     351 </span>            :  */</a>
<a name="352"><span class="lineNum">     352 </span>            : #define EVENT_CONSTRAINT_RANGE(c, e, n, m) \</a>
<a name="353"><span class="lineNum">     353 </span>            :         __EVENT_CONSTRAINT_RANGE(c, e, n, m, HWEIGHT(n), 0, 0)</a>
<a name="354"><span class="lineNum">     354 </span>            : </a>
<a name="355"><span class="lineNum">     355 </span>            : #define INTEL_EXCLEVT_CONSTRAINT(c, n)  \</a>
<a name="356"><span class="lineNum">     356 </span>            :         __EVENT_CONSTRAINT(c, n, ARCH_PERFMON_EVENTSEL_EVENT, HWEIGHT(n),\</a>
<a name="357"><span class="lineNum">     357 </span>            :                            0, PERF_X86_EVENT_EXCL)</a>
<a name="358"><span class="lineNum">     358 </span>            : </a>
<a name="359"><span class="lineNum">     359 </span>            : /*</a>
<a name="360"><span class="lineNum">     360 </span>            :  * The overlap flag marks event constraints with overlapping counter</a>
<a name="361"><span class="lineNum">     361 </span>            :  * masks. This is the case if the counter mask of such an event is not</a>
<a name="362"><span class="lineNum">     362 </span>            :  * a subset of any other counter mask of a constraint with an equal or</a>
<a name="363"><span class="lineNum">     363 </span>            :  * higher weight, e.g.:</a>
<a name="364"><span class="lineNum">     364 </span>            :  *</a>
<a name="365"><span class="lineNum">     365 </span>            :  *  c_overlaps = EVENT_CONSTRAINT_OVERLAP(0, 0x09, 0);</a>
<a name="366"><span class="lineNum">     366 </span>            :  *  c_another1 = EVENT_CONSTRAINT(0, 0x07, 0);</a>
<a name="367"><span class="lineNum">     367 </span>            :  *  c_another2 = EVENT_CONSTRAINT(0, 0x38, 0);</a>
<a name="368"><span class="lineNum">     368 </span>            :  *</a>
<a name="369"><span class="lineNum">     369 </span>            :  * The event scheduler may not select the correct counter in the first</a>
<a name="370"><span class="lineNum">     370 </span>            :  * cycle because it needs to know which subsequent events will be</a>
<a name="371"><span class="lineNum">     371 </span>            :  * scheduled. It may fail to schedule the events then. So we set the</a>
<a name="372"><span class="lineNum">     372 </span>            :  * overlap flag for such constraints to give the scheduler a hint which</a>
<a name="373"><span class="lineNum">     373 </span>            :  * events to select for counter rescheduling.</a>
<a name="374"><span class="lineNum">     374 </span>            :  *</a>
<a name="375"><span class="lineNum">     375 </span>            :  * Care must be taken as the rescheduling algorithm is O(n!) which</a>
<a name="376"><span class="lineNum">     376 </span>            :  * will increase scheduling cycles for an over-committed system</a>
<a name="377"><span class="lineNum">     377 </span>            :  * dramatically.  The number of such EVENT_CONSTRAINT_OVERLAP() macros</a>
<a name="378"><span class="lineNum">     378 </span>            :  * and its counter masks must be kept at a minimum.</a>
<a name="379"><span class="lineNum">     379 </span>            :  */</a>
<a name="380"><span class="lineNum">     380 </span>            : #define EVENT_CONSTRAINT_OVERLAP(c, n, m)       \</a>
<a name="381"><span class="lineNum">     381 </span>            :         __EVENT_CONSTRAINT(c, n, m, HWEIGHT(n), 1, 0)</a>
<a name="382"><span class="lineNum">     382 </span>            : </a>
<a name="383"><span class="lineNum">     383 </span>            : /*</a>
<a name="384"><span class="lineNum">     384 </span>            :  * Constraint on the Event code.</a>
<a name="385"><span class="lineNum">     385 </span>            :  */</a>
<a name="386"><span class="lineNum">     386 </span>            : #define INTEL_EVENT_CONSTRAINT(c, n)    \</a>
<a name="387"><span class="lineNum">     387 </span>            :         EVENT_CONSTRAINT(c, n, ARCH_PERFMON_EVENTSEL_EVENT)</a>
<a name="388"><span class="lineNum">     388 </span>            : </a>
<a name="389"><span class="lineNum">     389 </span>            : /*</a>
<a name="390"><span class="lineNum">     390 </span>            :  * Constraint on a range of Event codes</a>
<a name="391"><span class="lineNum">     391 </span>            :  */</a>
<a name="392"><span class="lineNum">     392 </span>            : #define INTEL_EVENT_CONSTRAINT_RANGE(c, e, n)                   \</a>
<a name="393"><span class="lineNum">     393 </span>            :         EVENT_CONSTRAINT_RANGE(c, e, n, ARCH_PERFMON_EVENTSEL_EVENT)</a>
<a name="394"><span class="lineNum">     394 </span>            : </a>
<a name="395"><span class="lineNum">     395 </span>            : /*</a>
<a name="396"><span class="lineNum">     396 </span>            :  * Constraint on the Event code + UMask + fixed-mask</a>
<a name="397"><span class="lineNum">     397 </span>            :  *</a>
<a name="398"><span class="lineNum">     398 </span>            :  * filter mask to validate fixed counter events.</a>
<a name="399"><span class="lineNum">     399 </span>            :  * the following filters disqualify for fixed counters:</a>
<a name="400"><span class="lineNum">     400 </span>            :  *  - inv</a>
<a name="401"><span class="lineNum">     401 </span>            :  *  - edge</a>
<a name="402"><span class="lineNum">     402 </span>            :  *  - cnt-mask</a>
<a name="403"><span class="lineNum">     403 </span>            :  *  - in_tx</a>
<a name="404"><span class="lineNum">     404 </span>            :  *  - in_tx_checkpointed</a>
<a name="405"><span class="lineNum">     405 </span>            :  *  The other filters are supported by fixed counters.</a>
<a name="406"><span class="lineNum">     406 </span>            :  *  The any-thread option is supported starting with v3.</a>
<a name="407"><span class="lineNum">     407 </span>            :  */</a>
<a name="408"><span class="lineNum">     408 </span>            : #define FIXED_EVENT_FLAGS (X86_RAW_EVENT_MASK|HSW_IN_TX|HSW_IN_TX_CHECKPOINTED)</a>
<a name="409"><span class="lineNum">     409 </span>            : #define FIXED_EVENT_CONSTRAINT(c, n)    \</a>
<a name="410"><span class="lineNum">     410 </span>            :         EVENT_CONSTRAINT(c, (1ULL &lt;&lt; (32+n)), FIXED_EVENT_FLAGS)</a>
<a name="411"><span class="lineNum">     411 </span>            : </a>
<a name="412"><span class="lineNum">     412 </span>            : /*</a>
<a name="413"><span class="lineNum">     413 </span>            :  * The special metric counters do not actually exist. They are calculated from</a>
<a name="414"><span class="lineNum">     414 </span>            :  * the combination of the FxCtr3 + MSR_PERF_METRICS.</a>
<a name="415"><span class="lineNum">     415 </span>            :  *</a>
<a name="416"><span class="lineNum">     416 </span>            :  * The special metric counters are mapped to a dummy offset for the scheduler.</a>
<a name="417"><span class="lineNum">     417 </span>            :  * The sharing between multiple users of the same metric without multiplexing</a>
<a name="418"><span class="lineNum">     418 </span>            :  * is not allowed, even though the hardware supports that in principle.</a>
<a name="419"><span class="lineNum">     419 </span>            :  */</a>
<a name="420"><span class="lineNum">     420 </span>            : </a>
<a name="421"><span class="lineNum">     421 </span>            : #define METRIC_EVENT_CONSTRAINT(c, n)                                   \</a>
<a name="422"><span class="lineNum">     422 </span>            :         EVENT_CONSTRAINT(c, (1ULL &lt;&lt; (INTEL_PMC_IDX_METRIC_BASE + n)),    \</a>
<a name="423"><span class="lineNum">     423 </span>            :                          INTEL_ARCH_EVENT_MASK)</a>
<a name="424"><span class="lineNum">     424 </span>            : </a>
<a name="425"><span class="lineNum">     425 </span>            : /*</a>
<a name="426"><span class="lineNum">     426 </span>            :  * Constraint on the Event code + UMask</a>
<a name="427"><span class="lineNum">     427 </span>            :  */</a>
<a name="428"><span class="lineNum">     428 </span>            : #define INTEL_UEVENT_CONSTRAINT(c, n)   \</a>
<a name="429"><span class="lineNum">     429 </span>            :         EVENT_CONSTRAINT(c, n, INTEL_ARCH_EVENT_MASK)</a>
<a name="430"><span class="lineNum">     430 </span>            : </a>
<a name="431"><span class="lineNum">     431 </span>            : /* Constraint on specific umask bit only + event */</a>
<a name="432"><span class="lineNum">     432 </span>            : #define INTEL_UBIT_EVENT_CONSTRAINT(c, n)       \</a>
<a name="433"><span class="lineNum">     433 </span>            :         EVENT_CONSTRAINT(c, n, ARCH_PERFMON_EVENTSEL_EVENT|(c))</a>
<a name="434"><span class="lineNum">     434 </span>            : </a>
<a name="435"><span class="lineNum">     435 </span>            : /* Like UEVENT_CONSTRAINT, but match flags too */</a>
<a name="436"><span class="lineNum">     436 </span>            : #define INTEL_FLAGS_UEVENT_CONSTRAINT(c, n)     \</a>
<a name="437"><span class="lineNum">     437 </span>            :         EVENT_CONSTRAINT(c, n, INTEL_ARCH_EVENT_MASK|X86_ALL_EVENT_FLAGS)</a>
<a name="438"><span class="lineNum">     438 </span>            : </a>
<a name="439"><span class="lineNum">     439 </span>            : #define INTEL_EXCLUEVT_CONSTRAINT(c, n) \</a>
<a name="440"><span class="lineNum">     440 </span>            :         __EVENT_CONSTRAINT(c, n, INTEL_ARCH_EVENT_MASK, \</a>
<a name="441"><span class="lineNum">     441 </span>            :                            HWEIGHT(n), 0, PERF_X86_EVENT_EXCL)</a>
<a name="442"><span class="lineNum">     442 </span>            : </a>
<a name="443"><span class="lineNum">     443 </span>            : #define INTEL_PLD_CONSTRAINT(c, n)      \</a>
<a name="444"><span class="lineNum">     444 </span>            :         __EVENT_CONSTRAINT(c, n, INTEL_ARCH_EVENT_MASK|X86_ALL_EVENT_FLAGS, \</a>
<a name="445"><span class="lineNum">     445 </span>            :                            HWEIGHT(n), 0, PERF_X86_EVENT_PEBS_LDLAT)</a>
<a name="446"><span class="lineNum">     446 </span>            : </a>
<a name="447"><span class="lineNum">     447 </span>            : #define INTEL_PSD_CONSTRAINT(c, n)      \</a>
<a name="448"><span class="lineNum">     448 </span>            :         __EVENT_CONSTRAINT(c, n, INTEL_ARCH_EVENT_MASK|X86_ALL_EVENT_FLAGS, \</a>
<a name="449"><span class="lineNum">     449 </span>            :                            HWEIGHT(n), 0, PERF_X86_EVENT_PEBS_STLAT)</a>
<a name="450"><span class="lineNum">     450 </span>            : </a>
<a name="451"><span class="lineNum">     451 </span>            : #define INTEL_PST_CONSTRAINT(c, n)      \</a>
<a name="452"><span class="lineNum">     452 </span>            :         __EVENT_CONSTRAINT(c, n, INTEL_ARCH_EVENT_MASK|X86_ALL_EVENT_FLAGS, \</a>
<a name="453"><span class="lineNum">     453 </span>            :                           HWEIGHT(n), 0, PERF_X86_EVENT_PEBS_ST)</a>
<a name="454"><span class="lineNum">     454 </span>            : </a>
<a name="455"><span class="lineNum">     455 </span>            : /* Event constraint, but match on all event flags too. */</a>
<a name="456"><span class="lineNum">     456 </span>            : #define INTEL_FLAGS_EVENT_CONSTRAINT(c, n) \</a>
<a name="457"><span class="lineNum">     457 </span>            :         EVENT_CONSTRAINT(c, n, ARCH_PERFMON_EVENTSEL_EVENT|X86_ALL_EVENT_FLAGS)</a>
<a name="458"><span class="lineNum">     458 </span>            : </a>
<a name="459"><span class="lineNum">     459 </span>            : #define INTEL_FLAGS_EVENT_CONSTRAINT_RANGE(c, e, n)                     \</a>
<a name="460"><span class="lineNum">     460 </span>            :         EVENT_CONSTRAINT_RANGE(c, e, n, ARCH_PERFMON_EVENTSEL_EVENT|X86_ALL_EVENT_FLAGS)</a>
<a name="461"><span class="lineNum">     461 </span>            : </a>
<a name="462"><span class="lineNum">     462 </span>            : /* Check only flags, but allow all event/umask */</a>
<a name="463"><span class="lineNum">     463 </span>            : #define INTEL_ALL_EVENT_CONSTRAINT(code, n)     \</a>
<a name="464"><span class="lineNum">     464 </span>            :         EVENT_CONSTRAINT(code, n, X86_ALL_EVENT_FLAGS)</a>
<a name="465"><span class="lineNum">     465 </span>            : </a>
<a name="466"><span class="lineNum">     466 </span>            : /* Check flags and event code, and set the HSW store flag */</a>
<a name="467"><span class="lineNum">     467 </span>            : #define INTEL_FLAGS_EVENT_CONSTRAINT_DATALA_ST(code, n) \</a>
<a name="468"><span class="lineNum">     468 </span>            :         __EVENT_CONSTRAINT(code, n,                     \</a>
<a name="469"><span class="lineNum">     469 </span>            :                           ARCH_PERFMON_EVENTSEL_EVENT|X86_ALL_EVENT_FLAGS, \</a>
<a name="470"><span class="lineNum">     470 </span>            :                           HWEIGHT(n), 0, PERF_X86_EVENT_PEBS_ST_HSW)</a>
<a name="471"><span class="lineNum">     471 </span>            : </a>
<a name="472"><span class="lineNum">     472 </span>            : /* Check flags and event code, and set the HSW load flag */</a>
<a name="473"><span class="lineNum">     473 </span>            : #define INTEL_FLAGS_EVENT_CONSTRAINT_DATALA_LD(code, n) \</a>
<a name="474"><span class="lineNum">     474 </span>            :         __EVENT_CONSTRAINT(code, n,                     \</a>
<a name="475"><span class="lineNum">     475 </span>            :                           ARCH_PERFMON_EVENTSEL_EVENT|X86_ALL_EVENT_FLAGS, \</a>
<a name="476"><span class="lineNum">     476 </span>            :                           HWEIGHT(n), 0, PERF_X86_EVENT_PEBS_LD_HSW)</a>
<a name="477"><span class="lineNum">     477 </span>            : </a>
<a name="478"><span class="lineNum">     478 </span>            : #define INTEL_FLAGS_EVENT_CONSTRAINT_DATALA_LD_RANGE(code, end, n) \</a>
<a name="479"><span class="lineNum">     479 </span>            :         __EVENT_CONSTRAINT_RANGE(code, end, n,                          \</a>
<a name="480"><span class="lineNum">     480 </span>            :                           ARCH_PERFMON_EVENTSEL_EVENT|X86_ALL_EVENT_FLAGS, \</a>
<a name="481"><span class="lineNum">     481 </span>            :                           HWEIGHT(n), 0, PERF_X86_EVENT_PEBS_LD_HSW)</a>
<a name="482"><span class="lineNum">     482 </span>            : </a>
<a name="483"><span class="lineNum">     483 </span>            : #define INTEL_FLAGS_EVENT_CONSTRAINT_DATALA_XLD(code, n) \</a>
<a name="484"><span class="lineNum">     484 </span>            :         __EVENT_CONSTRAINT(code, n,                     \</a>
<a name="485"><span class="lineNum">     485 </span>            :                           ARCH_PERFMON_EVENTSEL_EVENT|X86_ALL_EVENT_FLAGS, \</a>
<a name="486"><span class="lineNum">     486 </span>            :                           HWEIGHT(n), 0, \</a>
<a name="487"><span class="lineNum">     487 </span>            :                           PERF_X86_EVENT_PEBS_LD_HSW|PERF_X86_EVENT_EXCL)</a>
<a name="488"><span class="lineNum">     488 </span>            : </a>
<a name="489"><span class="lineNum">     489 </span>            : /* Check flags and event code/umask, and set the HSW store flag */</a>
<a name="490"><span class="lineNum">     490 </span>            : #define INTEL_FLAGS_UEVENT_CONSTRAINT_DATALA_ST(code, n) \</a>
<a name="491"><span class="lineNum">     491 </span>            :         __EVENT_CONSTRAINT(code, n,                     \</a>
<a name="492"><span class="lineNum">     492 </span>            :                           INTEL_ARCH_EVENT_MASK|X86_ALL_EVENT_FLAGS, \</a>
<a name="493"><span class="lineNum">     493 </span>            :                           HWEIGHT(n), 0, PERF_X86_EVENT_PEBS_ST_HSW)</a>
<a name="494"><span class="lineNum">     494 </span>            : </a>
<a name="495"><span class="lineNum">     495 </span>            : #define INTEL_FLAGS_UEVENT_CONSTRAINT_DATALA_XST(code, n) \</a>
<a name="496"><span class="lineNum">     496 </span>            :         __EVENT_CONSTRAINT(code, n,                     \</a>
<a name="497"><span class="lineNum">     497 </span>            :                           INTEL_ARCH_EVENT_MASK|X86_ALL_EVENT_FLAGS, \</a>
<a name="498"><span class="lineNum">     498 </span>            :                           HWEIGHT(n), 0, \</a>
<a name="499"><span class="lineNum">     499 </span>            :                           PERF_X86_EVENT_PEBS_ST_HSW|PERF_X86_EVENT_EXCL)</a>
<a name="500"><span class="lineNum">     500 </span>            : </a>
<a name="501"><span class="lineNum">     501 </span>            : /* Check flags and event code/umask, and set the HSW load flag */</a>
<a name="502"><span class="lineNum">     502 </span>            : #define INTEL_FLAGS_UEVENT_CONSTRAINT_DATALA_LD(code, n) \</a>
<a name="503"><span class="lineNum">     503 </span>            :         __EVENT_CONSTRAINT(code, n,                     \</a>
<a name="504"><span class="lineNum">     504 </span>            :                           INTEL_ARCH_EVENT_MASK|X86_ALL_EVENT_FLAGS, \</a>
<a name="505"><span class="lineNum">     505 </span>            :                           HWEIGHT(n), 0, PERF_X86_EVENT_PEBS_LD_HSW)</a>
<a name="506"><span class="lineNum">     506 </span>            : </a>
<a name="507"><span class="lineNum">     507 </span>            : #define INTEL_FLAGS_UEVENT_CONSTRAINT_DATALA_XLD(code, n) \</a>
<a name="508"><span class="lineNum">     508 </span>            :         __EVENT_CONSTRAINT(code, n,                     \</a>
<a name="509"><span class="lineNum">     509 </span>            :                           INTEL_ARCH_EVENT_MASK|X86_ALL_EVENT_FLAGS, \</a>
<a name="510"><span class="lineNum">     510 </span>            :                           HWEIGHT(n), 0, \</a>
<a name="511"><span class="lineNum">     511 </span>            :                           PERF_X86_EVENT_PEBS_LD_HSW|PERF_X86_EVENT_EXCL)</a>
<a name="512"><span class="lineNum">     512 </span>            : </a>
<a name="513"><span class="lineNum">     513 </span>            : /* Check flags and event code/umask, and set the HSW N/A flag */</a>
<a name="514"><span class="lineNum">     514 </span>            : #define INTEL_FLAGS_UEVENT_CONSTRAINT_DATALA_NA(code, n) \</a>
<a name="515"><span class="lineNum">     515 </span>            :         __EVENT_CONSTRAINT(code, n,                     \</a>
<a name="516"><span class="lineNum">     516 </span>            :                           INTEL_ARCH_EVENT_MASK|X86_ALL_EVENT_FLAGS, \</a>
<a name="517"><span class="lineNum">     517 </span>            :                           HWEIGHT(n), 0, PERF_X86_EVENT_PEBS_NA_HSW)</a>
<a name="518"><span class="lineNum">     518 </span>            : </a>
<a name="519"><span class="lineNum">     519 </span>            : </a>
<a name="520"><span class="lineNum">     520 </span>            : /*</a>
<a name="521"><span class="lineNum">     521 </span>            :  * We define the end marker as having a weight of -1</a>
<a name="522"><span class="lineNum">     522 </span>            :  * to enable blacklisting of events using a counter bitmask</a>
<a name="523"><span class="lineNum">     523 </span>            :  * of zero and thus a weight of zero.</a>
<a name="524"><span class="lineNum">     524 </span>            :  * The end marker has a weight that cannot possibly be</a>
<a name="525"><span class="lineNum">     525 </span>            :  * obtained from counting the bits in the bitmask.</a>
<a name="526"><span class="lineNum">     526 </span>            :  */</a>
<a name="527"><span class="lineNum">     527 </span>            : #define EVENT_CONSTRAINT_END { .weight = -1 }</a>
<a name="528"><span class="lineNum">     528 </span>            : </a>
<a name="529"><span class="lineNum">     529 </span>            : /*</a>
<a name="530"><span class="lineNum">     530 </span>            :  * Check for end marker with weight == -1</a>
<a name="531"><span class="lineNum">     531 </span>            :  */</a>
<a name="532"><span class="lineNum">     532 </span>            : #define for_each_event_constraint(e, c) \</a>
<a name="533"><span class="lineNum">     533 </span>            :         for ((e) = (c); (e)-&gt;weight != -1; (e)++)</a>
<a name="534"><span class="lineNum">     534 </span>            : </a>
<a name="535"><span class="lineNum">     535 </span>            : /*</a>
<a name="536"><span class="lineNum">     536 </span>            :  * Extra registers for specific events.</a>
<a name="537"><span class="lineNum">     537 </span>            :  *</a>
<a name="538"><span class="lineNum">     538 </span>            :  * Some events need large masks and require external MSRs.</a>
<a name="539"><span class="lineNum">     539 </span>            :  * Those extra MSRs end up being shared for all events on</a>
<a name="540"><span class="lineNum">     540 </span>            :  * a PMU and sometimes between PMU of sibling HT threads.</a>
<a name="541"><span class="lineNum">     541 </span>            :  * In either case, the kernel needs to handle conflicting</a>
<a name="542"><span class="lineNum">     542 </span>            :  * accesses to those extra, shared, regs. The data structure</a>
<a name="543"><span class="lineNum">     543 </span>            :  * to manage those registers is stored in cpu_hw_event.</a>
<a name="544"><span class="lineNum">     544 </span>            :  */</a>
<a name="545"><span class="lineNum">     545 </span>            : struct extra_reg {</a>
<a name="546"><span class="lineNum">     546 </span>            :         unsigned int            event;</a>
<a name="547"><span class="lineNum">     547 </span>            :         unsigned int            msr;</a>
<a name="548"><span class="lineNum">     548 </span>            :         u64                     config_mask;</a>
<a name="549"><span class="lineNum">     549 </span>            :         u64                     valid_mask;</a>
<a name="550"><span class="lineNum">     550 </span>            :         int                     idx;  /* per_xxx-&gt;regs[] reg index */</a>
<a name="551"><span class="lineNum">     551 </span>            :         bool                    extra_msr_access;</a>
<a name="552"><span class="lineNum">     552 </span>            : };</a>
<a name="553"><span class="lineNum">     553 </span>            : </a>
<a name="554"><span class="lineNum">     554 </span>            : #define EVENT_EXTRA_REG(e, ms, m, vm, i) {      \</a>
<a name="555"><span class="lineNum">     555 </span>            :         .event = (e),                   \</a>
<a name="556"><span class="lineNum">     556 </span>            :         .msr = (ms),                    \</a>
<a name="557"><span class="lineNum">     557 </span>            :         .config_mask = (m),             \</a>
<a name="558"><span class="lineNum">     558 </span>            :         .valid_mask = (vm),             \</a>
<a name="559"><span class="lineNum">     559 </span>            :         .idx = EXTRA_REG_##i,           \</a>
<a name="560"><span class="lineNum">     560 </span>            :         .extra_msr_access = true,       \</a>
<a name="561"><span class="lineNum">     561 </span>            :         }</a>
<a name="562"><span class="lineNum">     562 </span>            : </a>
<a name="563"><span class="lineNum">     563 </span>            : #define INTEL_EVENT_EXTRA_REG(event, msr, vm, idx)      \</a>
<a name="564"><span class="lineNum">     564 </span>            :         EVENT_EXTRA_REG(event, msr, ARCH_PERFMON_EVENTSEL_EVENT, vm, idx)</a>
<a name="565"><span class="lineNum">     565 </span>            : </a>
<a name="566"><span class="lineNum">     566 </span>            : #define INTEL_UEVENT_EXTRA_REG(event, msr, vm, idx) \</a>
<a name="567"><span class="lineNum">     567 </span>            :         EVENT_EXTRA_REG(event, msr, ARCH_PERFMON_EVENTSEL_EVENT | \</a>
<a name="568"><span class="lineNum">     568 </span>            :                         ARCH_PERFMON_EVENTSEL_UMASK, vm, idx)</a>
<a name="569"><span class="lineNum">     569 </span>            : </a>
<a name="570"><span class="lineNum">     570 </span>            : #define INTEL_UEVENT_PEBS_LDLAT_EXTRA_REG(c) \</a>
<a name="571"><span class="lineNum">     571 </span>            :         INTEL_UEVENT_EXTRA_REG(c, \</a>
<a name="572"><span class="lineNum">     572 </span>            :                                MSR_PEBS_LD_LAT_THRESHOLD, \</a>
<a name="573"><span class="lineNum">     573 </span>            :                                0xffff, \</a>
<a name="574"><span class="lineNum">     574 </span>            :                                LDLAT)</a>
<a name="575"><span class="lineNum">     575 </span>            : </a>
<a name="576"><span class="lineNum">     576 </span>            : #define EVENT_EXTRA_END EVENT_EXTRA_REG(0, 0, 0, 0, RSP_0)</a>
<a name="577"><span class="lineNum">     577 </span>            : </a>
<a name="578"><span class="lineNum">     578 </span>            : union perf_capabilities {</a>
<a name="579"><span class="lineNum">     579 </span>            :         struct {</a>
<a name="580"><span class="lineNum">     580 </span>            :                 u64     lbr_format:6;</a>
<a name="581"><span class="lineNum">     581 </span>            :                 u64     pebs_trap:1;</a>
<a name="582"><span class="lineNum">     582 </span>            :                 u64     pebs_arch_reg:1;</a>
<a name="583"><span class="lineNum">     583 </span>            :                 u64     pebs_format:4;</a>
<a name="584"><span class="lineNum">     584 </span>            :                 u64     smm_freeze:1;</a>
<a name="585"><span class="lineNum">     585 </span>            :                 /*</a>
<a name="586"><span class="lineNum">     586 </span>            :                  * PMU supports separate counter range for writing</a>
<a name="587"><span class="lineNum">     587 </span>            :                  * values &gt; 32bit.</a>
<a name="588"><span class="lineNum">     588 </span>            :                  */</a>
<a name="589"><span class="lineNum">     589 </span>            :                 u64     full_width_write:1;</a>
<a name="590"><span class="lineNum">     590 </span>            :                 u64     pebs_baseline:1;</a>
<a name="591"><span class="lineNum">     591 </span>            :                 u64     perf_metrics:1;</a>
<a name="592"><span class="lineNum">     592 </span>            :                 u64     pebs_output_pt_available:1;</a>
<a name="593"><span class="lineNum">     593 </span>            :                 u64     anythread_deprecated:1;</a>
<a name="594"><span class="lineNum">     594 </span>            :         };</a>
<a name="595"><span class="lineNum">     595 </span>            :         u64     capabilities;</a>
<a name="596"><span class="lineNum">     596 </span>            : };</a>
<a name="597"><span class="lineNum">     597 </span>            : </a>
<a name="598"><span class="lineNum">     598 </span>            : struct x86_pmu_quirk {</a>
<a name="599"><span class="lineNum">     599 </span>            :         struct x86_pmu_quirk *next;</a>
<a name="600"><span class="lineNum">     600 </span>            :         void (*func)(void);</a>
<a name="601"><span class="lineNum">     601 </span>            : };</a>
<a name="602"><span class="lineNum">     602 </span>            : </a>
<a name="603"><span class="lineNum">     603 </span>            : union x86_pmu_config {</a>
<a name="604"><span class="lineNum">     604 </span>            :         struct {</a>
<a name="605"><span class="lineNum">     605 </span>            :                 u64 event:8,</a>
<a name="606"><span class="lineNum">     606 </span>            :                     umask:8,</a>
<a name="607"><span class="lineNum">     607 </span>            :                     usr:1,</a>
<a name="608"><span class="lineNum">     608 </span>            :                     os:1,</a>
<a name="609"><span class="lineNum">     609 </span>            :                     edge:1,</a>
<a name="610"><span class="lineNum">     610 </span>            :                     pc:1,</a>
<a name="611"><span class="lineNum">     611 </span>            :                     interrupt:1,</a>
<a name="612"><span class="lineNum">     612 </span>            :                     __reserved1:1,</a>
<a name="613"><span class="lineNum">     613 </span>            :                     en:1,</a>
<a name="614"><span class="lineNum">     614 </span>            :                     inv:1,</a>
<a name="615"><span class="lineNum">     615 </span>            :                     cmask:8,</a>
<a name="616"><span class="lineNum">     616 </span>            :                     event2:4,</a>
<a name="617"><span class="lineNum">     617 </span>            :                     __reserved2:4,</a>
<a name="618"><span class="lineNum">     618 </span>            :                     go:1,</a>
<a name="619"><span class="lineNum">     619 </span>            :                     ho:1;</a>
<a name="620"><span class="lineNum">     620 </span>            :         } bits;</a>
<a name="621"><span class="lineNum">     621 </span>            :         u64 value;</a>
<a name="622"><span class="lineNum">     622 </span>            : };</a>
<a name="623"><span class="lineNum">     623 </span>            : </a>
<a name="624"><span class="lineNum">     624 </span>            : #define X86_CONFIG(args...) ((union x86_pmu_config){.bits = {args}}).value</a>
<a name="625"><span class="lineNum">     625 </span>            : </a>
<a name="626"><span class="lineNum">     626 </span>            : enum {</a>
<a name="627"><span class="lineNum">     627 </span>            :         x86_lbr_exclusive_lbr,</a>
<a name="628"><span class="lineNum">     628 </span>            :         x86_lbr_exclusive_bts,</a>
<a name="629"><span class="lineNum">     629 </span>            :         x86_lbr_exclusive_pt,</a>
<a name="630"><span class="lineNum">     630 </span>            :         x86_lbr_exclusive_max,</a>
<a name="631"><span class="lineNum">     631 </span>            : };</a>
<a name="632"><span class="lineNum">     632 </span>            : </a>
<a name="633"><span class="lineNum">     633 </span>            : /*</a>
<a name="634"><span class="lineNum">     634 </span>            :  * struct x86_pmu - generic x86 pmu</a>
<a name="635"><span class="lineNum">     635 </span>            :  */</a>
<a name="636"><span class="lineNum">     636 </span>            : struct x86_pmu {</a>
<a name="637"><span class="lineNum">     637 </span>            :         /*</a>
<a name="638"><span class="lineNum">     638 </span>            :          * Generic x86 PMC bits</a>
<a name="639"><span class="lineNum">     639 </span>            :          */</a>
<a name="640"><span class="lineNum">     640 </span>            :         const char      *name;</a>
<a name="641"><span class="lineNum">     641 </span>            :         int             version;</a>
<a name="642"><span class="lineNum">     642 </span>            :         int             (*handle_irq)(struct pt_regs *);</a>
<a name="643"><span class="lineNum">     643 </span>            :         void            (*disable_all)(void);</a>
<a name="644"><span class="lineNum">     644 </span>            :         void            (*enable_all)(int added);</a>
<a name="645"><span class="lineNum">     645 </span>            :         void            (*enable)(struct perf_event *);</a>
<a name="646"><span class="lineNum">     646 </span>            :         void            (*disable)(struct perf_event *);</a>
<a name="647"><span class="lineNum">     647 </span>            :         void            (*add)(struct perf_event *);</a>
<a name="648"><span class="lineNum">     648 </span>            :         void            (*del)(struct perf_event *);</a>
<a name="649"><span class="lineNum">     649 </span>            :         void            (*read)(struct perf_event *event);</a>
<a name="650"><span class="lineNum">     650 </span>            :         int             (*hw_config)(struct perf_event *event);</a>
<a name="651"><span class="lineNum">     651 </span>            :         int             (*schedule_events)(struct cpu_hw_events *cpuc, int n, int *assign);</a>
<a name="652"><span class="lineNum">     652 </span>            :         unsigned        eventsel;</a>
<a name="653"><span class="lineNum">     653 </span>            :         unsigned        perfctr;</a>
<a name="654"><span class="lineNum">     654 </span>            :         int             (*addr_offset)(int index, bool eventsel);</a>
<a name="655"><span class="lineNum">     655 </span>            :         int             (*rdpmc_index)(int index);</a>
<a name="656"><span class="lineNum">     656 </span>            :         u64             (*event_map)(int);</a>
<a name="657"><span class="lineNum">     657 </span>            :         int             max_events;</a>
<a name="658"><span class="lineNum">     658 </span>            :         int             num_counters;</a>
<a name="659"><span class="lineNum">     659 </span>            :         int             num_counters_fixed;</a>
<a name="660"><span class="lineNum">     660 </span>            :         int             cntval_bits;</a>
<a name="661"><span class="lineNum">     661 </span>            :         u64             cntval_mask;</a>
<a name="662"><span class="lineNum">     662 </span>            :         union {</a>
<a name="663"><span class="lineNum">     663 </span>            :                         unsigned long events_maskl;</a>
<a name="664"><span class="lineNum">     664 </span>            :                         unsigned long events_mask[BITS_TO_LONGS(ARCH_PERFMON_EVENTS_COUNT)];</a>
<a name="665"><span class="lineNum">     665 </span>            :         };</a>
<a name="666"><span class="lineNum">     666 </span>            :         int             events_mask_len;</a>
<a name="667"><span class="lineNum">     667 </span>            :         int             apic;</a>
<a name="668"><span class="lineNum">     668 </span>            :         u64             max_period;</a>
<a name="669"><span class="lineNum">     669 </span>            :         struct event_constraint *</a>
<a name="670"><span class="lineNum">     670 </span>            :                         (*get_event_constraints)(struct cpu_hw_events *cpuc,</a>
<a name="671"><span class="lineNum">     671 </span>            :                                                  int idx,</a>
<a name="672"><span class="lineNum">     672 </span>            :                                                  struct perf_event *event);</a>
<a name="673"><span class="lineNum">     673 </span>            : </a>
<a name="674"><span class="lineNum">     674 </span>            :         void            (*put_event_constraints)(struct cpu_hw_events *cpuc,</a>
<a name="675"><span class="lineNum">     675 </span>            :                                                  struct perf_event *event);</a>
<a name="676"><span class="lineNum">     676 </span>            : </a>
<a name="677"><span class="lineNum">     677 </span>            :         void            (*start_scheduling)(struct cpu_hw_events *cpuc);</a>
<a name="678"><span class="lineNum">     678 </span>            : </a>
<a name="679"><span class="lineNum">     679 </span>            :         void            (*commit_scheduling)(struct cpu_hw_events *cpuc, int idx, int cntr);</a>
<a name="680"><span class="lineNum">     680 </span>            : </a>
<a name="681"><span class="lineNum">     681 </span>            :         void            (*stop_scheduling)(struct cpu_hw_events *cpuc);</a>
<a name="682"><span class="lineNum">     682 </span>            : </a>
<a name="683"><span class="lineNum">     683 </span>            :         struct event_constraint *event_constraints;</a>
<a name="684"><span class="lineNum">     684 </span>            :         struct x86_pmu_quirk *quirks;</a>
<a name="685"><span class="lineNum">     685 </span>            :         int             perfctr_second_write;</a>
<a name="686"><span class="lineNum">     686 </span>            :         u64             (*limit_period)(struct perf_event *event, u64 l);</a>
<a name="687"><span class="lineNum">     687 </span>            : </a>
<a name="688"><span class="lineNum">     688 </span>            :         /* PMI handler bits */</a>
<a name="689"><span class="lineNum">     689 </span>            :         unsigned int    late_ack                :1,</a>
<a name="690"><span class="lineNum">     690 </span>            :                         enabled_ack             :1;</a>
<a name="691"><span class="lineNum">     691 </span>            :         /*</a>
<a name="692"><span class="lineNum">     692 </span>            :          * sysfs attrs</a>
<a name="693"><span class="lineNum">     693 </span>            :          */</a>
<a name="694"><span class="lineNum">     694 </span>            :         int             attr_rdpmc_broken;</a>
<a name="695"><span class="lineNum">     695 </span>            :         int             attr_rdpmc;</a>
<a name="696"><span class="lineNum">     696 </span>            :         struct attribute **format_attrs;</a>
<a name="697"><span class="lineNum">     697 </span>            : </a>
<a name="698"><span class="lineNum">     698 </span>            :         ssize_t         (*events_sysfs_show)(char *page, u64 config);</a>
<a name="699"><span class="lineNum">     699 </span>            :         const struct attribute_group **attr_update;</a>
<a name="700"><span class="lineNum">     700 </span>            : </a>
<a name="701"><span class="lineNum">     701 </span>            :         unsigned long   attr_freeze_on_smi;</a>
<a name="702"><span class="lineNum">     702 </span>            : </a>
<a name="703"><span class="lineNum">     703 </span>            :         /*</a>
<a name="704"><span class="lineNum">     704 </span>            :          * CPU Hotplug hooks</a>
<a name="705"><span class="lineNum">     705 </span>            :          */</a>
<a name="706"><span class="lineNum">     706 </span>            :         int             (*cpu_prepare)(int cpu);</a>
<a name="707"><span class="lineNum">     707 </span>            :         void            (*cpu_starting)(int cpu);</a>
<a name="708"><span class="lineNum">     708 </span>            :         void            (*cpu_dying)(int cpu);</a>
<a name="709"><span class="lineNum">     709 </span>            :         void            (*cpu_dead)(int cpu);</a>
<a name="710"><span class="lineNum">     710 </span>            : </a>
<a name="711"><span class="lineNum">     711 </span>            :         void            (*check_microcode)(void);</a>
<a name="712"><span class="lineNum">     712 </span>            :         void            (*sched_task)(struct perf_event_context *ctx,</a>
<a name="713"><span class="lineNum">     713 </span>            :                                       bool sched_in);</a>
<a name="714"><span class="lineNum">     714 </span>            : </a>
<a name="715"><span class="lineNum">     715 </span>            :         /*</a>
<a name="716"><span class="lineNum">     716 </span>            :          * Intel Arch Perfmon v2+</a>
<a name="717"><span class="lineNum">     717 </span>            :          */</a>
<a name="718"><span class="lineNum">     718 </span>            :         u64                     intel_ctrl;</a>
<a name="719"><span class="lineNum">     719 </span>            :         union perf_capabilities intel_cap;</a>
<a name="720"><span class="lineNum">     720 </span>            : </a>
<a name="721"><span class="lineNum">     721 </span>            :         /*</a>
<a name="722"><span class="lineNum">     722 </span>            :          * Intel DebugStore bits</a>
<a name="723"><span class="lineNum">     723 </span>            :          */</a>
<a name="724"><span class="lineNum">     724 </span>            :         unsigned int    bts                     :1,</a>
<a name="725"><span class="lineNum">     725 </span>            :                         bts_active              :1,</a>
<a name="726"><span class="lineNum">     726 </span>            :                         pebs                    :1,</a>
<a name="727"><span class="lineNum">     727 </span>            :                         pebs_active             :1,</a>
<a name="728"><span class="lineNum">     728 </span>            :                         pebs_broken             :1,</a>
<a name="729"><span class="lineNum">     729 </span>            :                         pebs_prec_dist          :1,</a>
<a name="730"><span class="lineNum">     730 </span>            :                         pebs_no_tlb             :1,</a>
<a name="731"><span class="lineNum">     731 </span>            :                         pebs_no_isolation       :1,</a>
<a name="732"><span class="lineNum">     732 </span>            :                         pebs_block              :1;</a>
<a name="733"><span class="lineNum">     733 </span>            :         int             pebs_record_size;</a>
<a name="734"><span class="lineNum">     734 </span>            :         int             pebs_buffer_size;</a>
<a name="735"><span class="lineNum">     735 </span>            :         int             max_pebs_events;</a>
<a name="736"><span class="lineNum">     736 </span>            :         void            (*drain_pebs)(struct pt_regs *regs, struct perf_sample_data *data);</a>
<a name="737"><span class="lineNum">     737 </span>            :         struct event_constraint *pebs_constraints;</a>
<a name="738"><span class="lineNum">     738 </span>            :         void            (*pebs_aliases)(struct perf_event *event);</a>
<a name="739"><span class="lineNum">     739 </span>            :         unsigned long   large_pebs_flags;</a>
<a name="740"><span class="lineNum">     740 </span>            :         u64             rtm_abort_event;</a>
<a name="741"><span class="lineNum">     741 </span>            : </a>
<a name="742"><span class="lineNum">     742 </span>            :         /*</a>
<a name="743"><span class="lineNum">     743 </span>            :          * Intel LBR</a>
<a name="744"><span class="lineNum">     744 </span>            :          */</a>
<a name="745"><span class="lineNum">     745 </span>            :         unsigned int    lbr_tos, lbr_from, lbr_to,</a>
<a name="746"><span class="lineNum">     746 </span>            :                         lbr_info, lbr_nr;          /* LBR base regs and size */</a>
<a name="747"><span class="lineNum">     747 </span>            :         union {</a>
<a name="748"><span class="lineNum">     748 </span>            :                 u64     lbr_sel_mask;              /* LBR_SELECT valid bits */</a>
<a name="749"><span class="lineNum">     749 </span>            :                 u64     lbr_ctl_mask;              /* LBR_CTL valid bits */</a>
<a name="750"><span class="lineNum">     750 </span>            :         };</a>
<a name="751"><span class="lineNum">     751 </span>            :         union {</a>
<a name="752"><span class="lineNum">     752 </span>            :                 const int       *lbr_sel_map;      /* lbr_select mappings */</a>
<a name="753"><span class="lineNum">     753 </span>            :                 int             *lbr_ctl_map;      /* LBR_CTL mappings */</a>
<a name="754"><span class="lineNum">     754 </span>            :         };</a>
<a name="755"><span class="lineNum">     755 </span>            :         bool            lbr_double_abort;          /* duplicated lbr aborts */</a>
<a name="756"><span class="lineNum">     756 </span>            :         bool            lbr_pt_coexist;            /* (LBR|BTS) may coexist with PT */</a>
<a name="757"><span class="lineNum">     757 </span>            : </a>
<a name="758"><span class="lineNum">     758 </span>            :         /*</a>
<a name="759"><span class="lineNum">     759 </span>            :          * Intel Architectural LBR CPUID Enumeration</a>
<a name="760"><span class="lineNum">     760 </span>            :          */</a>
<a name="761"><span class="lineNum">     761 </span>            :         unsigned int    lbr_depth_mask:8;</a>
<a name="762"><span class="lineNum">     762 </span>            :         unsigned int    lbr_deep_c_reset:1;</a>
<a name="763"><span class="lineNum">     763 </span>            :         unsigned int    lbr_lip:1;</a>
<a name="764"><span class="lineNum">     764 </span>            :         unsigned int    lbr_cpl:1;</a>
<a name="765"><span class="lineNum">     765 </span>            :         unsigned int    lbr_filter:1;</a>
<a name="766"><span class="lineNum">     766 </span>            :         unsigned int    lbr_call_stack:1;</a>
<a name="767"><span class="lineNum">     767 </span>            :         unsigned int    lbr_mispred:1;</a>
<a name="768"><span class="lineNum">     768 </span>            :         unsigned int    lbr_timed_lbr:1;</a>
<a name="769"><span class="lineNum">     769 </span>            :         unsigned int    lbr_br_type:1;</a>
<a name="770"><span class="lineNum">     770 </span>            : </a>
<a name="771"><span class="lineNum">     771 </span>            :         void            (*lbr_reset)(void);</a>
<a name="772"><span class="lineNum">     772 </span>            :         void            (*lbr_read)(struct cpu_hw_events *cpuc);</a>
<a name="773"><span class="lineNum">     773 </span>            :         void            (*lbr_save)(void *ctx);</a>
<a name="774"><span class="lineNum">     774 </span>            :         void            (*lbr_restore)(void *ctx);</a>
<a name="775"><span class="lineNum">     775 </span>            : </a>
<a name="776"><span class="lineNum">     776 </span>            :         /*</a>
<a name="777"><span class="lineNum">     777 </span>            :          * Intel PT/LBR/BTS are exclusive</a>
<a name="778"><span class="lineNum">     778 </span>            :          */</a>
<a name="779"><span class="lineNum">     779 </span>            :         atomic_t        lbr_exclusive[x86_lbr_exclusive_max];</a>
<a name="780"><span class="lineNum">     780 </span>            : </a>
<a name="781"><span class="lineNum">     781 </span>            :         /*</a>
<a name="782"><span class="lineNum">     782 </span>            :          * Intel perf metrics</a>
<a name="783"><span class="lineNum">     783 </span>            :          */</a>
<a name="784"><span class="lineNum">     784 </span>            :         int             num_topdown_events;</a>
<a name="785"><span class="lineNum">     785 </span>            :         u64             (*update_topdown_event)(struct perf_event *event);</a>
<a name="786"><span class="lineNum">     786 </span>            :         int             (*set_topdown_event_period)(struct perf_event *event);</a>
<a name="787"><span class="lineNum">     787 </span>            : </a>
<a name="788"><span class="lineNum">     788 </span>            :         /*</a>
<a name="789"><span class="lineNum">     789 </span>            :          * perf task context (i.e. struct perf_event_context::task_ctx_data)</a>
<a name="790"><span class="lineNum">     790 </span>            :          * switch helper to bridge calls from perf/core to perf/x86.</a>
<a name="791"><span class="lineNum">     791 </span>            :          * See struct pmu::swap_task_ctx() usage for examples;</a>
<a name="792"><span class="lineNum">     792 </span>            :          */</a>
<a name="793"><span class="lineNum">     793 </span>            :         void            (*swap_task_ctx)(struct perf_event_context *prev,</a>
<a name="794"><span class="lineNum">     794 </span>            :                                          struct perf_event_context *next);</a>
<a name="795"><span class="lineNum">     795 </span>            : </a>
<a name="796"><span class="lineNum">     796 </span>            :         /*</a>
<a name="797"><span class="lineNum">     797 </span>            :          * AMD bits</a>
<a name="798"><span class="lineNum">     798 </span>            :          */</a>
<a name="799"><span class="lineNum">     799 </span>            :         unsigned int    amd_nb_constraints : 1;</a>
<a name="800"><span class="lineNum">     800 </span>            :         u64             perf_ctr_pair_en;</a>
<a name="801"><span class="lineNum">     801 </span>            : </a>
<a name="802"><span class="lineNum">     802 </span>            :         /*</a>
<a name="803"><span class="lineNum">     803 </span>            :          * Extra registers for events</a>
<a name="804"><span class="lineNum">     804 </span>            :          */</a>
<a name="805"><span class="lineNum">     805 </span>            :         struct extra_reg *extra_regs;</a>
<a name="806"><span class="lineNum">     806 </span>            :         unsigned int flags;</a>
<a name="807"><span class="lineNum">     807 </span>            : </a>
<a name="808"><span class="lineNum">     808 </span>            :         /*</a>
<a name="809"><span class="lineNum">     809 </span>            :          * Intel host/guest support (KVM)</a>
<a name="810"><span class="lineNum">     810 </span>            :          */</a>
<a name="811"><span class="lineNum">     811 </span>            :         struct perf_guest_switch_msr *(*guest_get_msrs)(int *nr);</a>
<a name="812"><span class="lineNum">     812 </span>            : </a>
<a name="813"><span class="lineNum">     813 </span>            :         /*</a>
<a name="814"><span class="lineNum">     814 </span>            :          * Check period value for PERF_EVENT_IOC_PERIOD ioctl.</a>
<a name="815"><span class="lineNum">     815 </span>            :          */</a>
<a name="816"><span class="lineNum">     816 </span>            :         int (*check_period) (struct perf_event *event, u64 period);</a>
<a name="817"><span class="lineNum">     817 </span>            : </a>
<a name="818"><span class="lineNum">     818 </span>            :         int (*aux_output_match) (struct perf_event *event);</a>
<a name="819"><span class="lineNum">     819 </span>            : };</a>
<a name="820"><span class="lineNum">     820 </span>            : </a>
<a name="821"><span class="lineNum">     821 </span>            : struct x86_perf_task_context_opt {</a>
<a name="822"><span class="lineNum">     822 </span>            :         int lbr_callstack_users;</a>
<a name="823"><span class="lineNum">     823 </span>            :         int lbr_stack_state;</a>
<a name="824"><span class="lineNum">     824 </span>            :         int log_id;</a>
<a name="825"><span class="lineNum">     825 </span>            : };</a>
<a name="826"><span class="lineNum">     826 </span>            : </a>
<a name="827"><span class="lineNum">     827 </span>            : struct x86_perf_task_context {</a>
<a name="828"><span class="lineNum">     828 </span>            :         u64 lbr_sel;</a>
<a name="829"><span class="lineNum">     829 </span>            :         int tos;</a>
<a name="830"><span class="lineNum">     830 </span>            :         int valid_lbrs;</a>
<a name="831"><span class="lineNum">     831 </span>            :         struct x86_perf_task_context_opt opt;</a>
<a name="832"><span class="lineNum">     832 </span>            :         struct lbr_entry lbr[MAX_LBR_ENTRIES];</a>
<a name="833"><span class="lineNum">     833 </span>            : };</a>
<a name="834"><span class="lineNum">     834 </span>            : </a>
<a name="835"><span class="lineNum">     835 </span>            : struct x86_perf_task_context_arch_lbr {</a>
<a name="836"><span class="lineNum">     836 </span>            :         struct x86_perf_task_context_opt opt;</a>
<a name="837"><span class="lineNum">     837 </span>            :         struct lbr_entry entries[];</a>
<a name="838"><span class="lineNum">     838 </span>            : };</a>
<a name="839"><span class="lineNum">     839 </span>            : </a>
<a name="840"><span class="lineNum">     840 </span>            : /*</a>
<a name="841"><span class="lineNum">     841 </span>            :  * Add padding to guarantee the 64-byte alignment of the state buffer.</a>
<a name="842"><span class="lineNum">     842 </span>            :  *</a>
<a name="843"><span class="lineNum">     843 </span>            :  * The structure is dynamically allocated. The size of the LBR state may vary</a>
<a name="844"><span class="lineNum">     844 </span>            :  * based on the number of LBR registers.</a>
<a name="845"><span class="lineNum">     845 </span>            :  *</a>
<a name="846"><span class="lineNum">     846 </span>            :  * Do not put anything after the LBR state.</a>
<a name="847"><span class="lineNum">     847 </span>            :  */</a>
<a name="848"><span class="lineNum">     848 </span>            : struct x86_perf_task_context_arch_lbr_xsave {</a>
<a name="849"><span class="lineNum">     849 </span>            :         struct x86_perf_task_context_opt                opt;</a>
<a name="850"><span class="lineNum">     850 </span>            : </a>
<a name="851"><span class="lineNum">     851 </span>            :         union {</a>
<a name="852"><span class="lineNum">     852 </span>            :                 struct xregs_state                      xsave;</a>
<a name="853"><span class="lineNum">     853 </span>            :                 struct {</a>
<a name="854"><span class="lineNum">     854 </span>            :                         struct fxregs_state             i387;</a>
<a name="855"><span class="lineNum">     855 </span>            :                         struct xstate_header            header;</a>
<a name="856"><span class="lineNum">     856 </span>            :                         struct arch_lbr_state           lbr;</a>
<a name="857"><span class="lineNum">     857 </span>            :                 } __attribute__ ((packed, aligned (XSAVE_ALIGNMENT)));</a>
<a name="858"><span class="lineNum">     858 </span>            :         };</a>
<a name="859"><span class="lineNum">     859 </span>            : };</a>
<a name="860"><span class="lineNum">     860 </span>            : </a>
<a name="861"><span class="lineNum">     861 </span>            : #define x86_add_quirk(func_)                                            \</a>
<a name="862"><span class="lineNum">     862 </span>            : do {                                                                    \</a>
<a name="863"><span class="lineNum">     863 </span>            :         static struct x86_pmu_quirk __quirk __initdata = {              \</a>
<a name="864"><span class="lineNum">     864 </span>            :                 .func = func_,                                          \</a>
<a name="865"><span class="lineNum">     865 </span>            :         };                                                              \</a>
<a name="866"><span class="lineNum">     866 </span>            :         __quirk.next = x86_pmu.quirks;                                  \</a>
<a name="867"><span class="lineNum">     867 </span>            :         x86_pmu.quirks = &amp;__quirk;                                  \</a>
<a name="868"><span class="lineNum">     868 </span>            : } while (0)</a>
<a name="869"><span class="lineNum">     869 </span>            : </a>
<a name="870"><span class="lineNum">     870 </span>            : /*</a>
<a name="871"><span class="lineNum">     871 </span>            :  * x86_pmu flags</a>
<a name="872"><span class="lineNum">     872 </span>            :  */</a>
<a name="873"><span class="lineNum">     873 </span>            : #define PMU_FL_NO_HT_SHARING    0x1 /* no hyper-threading resource sharing */</a>
<a name="874"><span class="lineNum">     874 </span>            : #define PMU_FL_HAS_RSP_1        0x2 /* has 2 equivalent offcore_rsp regs   */</a>
<a name="875"><span class="lineNum">     875 </span>            : #define PMU_FL_EXCL_CNTRS       0x4 /* has exclusive counter requirements  */</a>
<a name="876"><span class="lineNum">     876 </span>            : #define PMU_FL_EXCL_ENABLED     0x8 /* exclusive counter active */</a>
<a name="877"><span class="lineNum">     877 </span>            : #define PMU_FL_PEBS_ALL         0x10 /* all events are valid PEBS events */</a>
<a name="878"><span class="lineNum">     878 </span>            : #define PMU_FL_TFA              0x20 /* deal with TSX force abort */</a>
<a name="879"><span class="lineNum">     879 </span>            : #define PMU_FL_PAIR             0x40 /* merge counters for large incr. events */</a>
<a name="880"><span class="lineNum">     880 </span>            : #define PMU_FL_INSTR_LATENCY    0x80 /* Support Instruction Latency in PEBS Memory Info Record */</a>
<a name="881"><span class="lineNum">     881 </span>            : #define PMU_FL_MEM_LOADS_AUX    0x100 /* Require an auxiliary event for the complete memory info */</a>
<a name="882"><span class="lineNum">     882 </span>            : </a>
<a name="883"><span class="lineNum">     883 </span>            : #define EVENT_VAR(_id)  event_attr_##_id</a>
<a name="884"><span class="lineNum">     884 </span>            : #define EVENT_PTR(_id) &amp;event_attr_##_id.attr.attr</a>
<a name="885"><span class="lineNum">     885 </span>            : </a>
<a name="886"><span class="lineNum">     886 </span>            : #define EVENT_ATTR(_name, _id)                                          \</a>
<a name="887"><span class="lineNum">     887 </span>            : static struct perf_pmu_events_attr EVENT_VAR(_id) = {                   \</a>
<a name="888"><span class="lineNum">     888 </span>            :         .attr           = __ATTR(_name, 0444, events_sysfs_show, NULL), \</a>
<a name="889"><span class="lineNum">     889 </span>            :         .id             = PERF_COUNT_HW_##_id,                          \</a>
<a name="890"><span class="lineNum">     890 </span>            :         .event_str      = NULL,                                         \</a>
<a name="891"><span class="lineNum">     891 </span>            : };</a>
<a name="892"><span class="lineNum">     892 </span>            : </a>
<a name="893"><span class="lineNum">     893 </span>            : #define EVENT_ATTR_STR(_name, v, str)                                   \</a>
<a name="894"><span class="lineNum">     894 </span>            : static struct perf_pmu_events_attr event_attr_##v = {                   \</a>
<a name="895"><span class="lineNum">     895 </span>            :         .attr           = __ATTR(_name, 0444, events_sysfs_show, NULL), \</a>
<a name="896"><span class="lineNum">     896 </span>            :         .id             = 0,                                            \</a>
<a name="897"><span class="lineNum">     897 </span>            :         .event_str      = str,                                          \</a>
<a name="898"><span class="lineNum">     898 </span>            : };</a>
<a name="899"><span class="lineNum">     899 </span>            : </a>
<a name="900"><span class="lineNum">     900 </span>            : #define EVENT_ATTR_STR_HT(_name, v, noht, ht)                           \</a>
<a name="901"><span class="lineNum">     901 </span>            : static struct perf_pmu_events_ht_attr event_attr_##v = {                \</a>
<a name="902"><span class="lineNum">     902 </span>            :         .attr           = __ATTR(_name, 0444, events_ht_sysfs_show, NULL),\</a>
<a name="903"><span class="lineNum">     903 </span>            :         .id             = 0,                                            \</a>
<a name="904"><span class="lineNum">     904 </span>            :         .event_str_noht = noht,                                         \</a>
<a name="905"><span class="lineNum">     905 </span>            :         .event_str_ht   = ht,                                           \</a>
<a name="906"><span class="lineNum">     906 </span>            : }</a>
<a name="907"><span class="lineNum">     907 </span>            : </a>
<a name="908"><span class="lineNum">     908 </span>            : struct pmu *x86_get_pmu(void);</a>
<a name="909"><span class="lineNum">     909 </span>            : extern struct x86_pmu x86_pmu __read_mostly;</a>
<a name="910"><span class="lineNum">     910 </span>            : </a>
<a name="911"><span class="lineNum">     911 </span><span class="lineNoCov">          0 : static __always_inline struct x86_perf_task_context_opt *task_context_opt(void *ctx)</span></a>
<a name="912"><span class="lineNum">     912 </span>            : {</a>
<a name="913"><span class="lineNum">     913 </span><span class="lineNoCov">          0 :         if (static_cpu_has(X86_FEATURE_ARCH_LBR))</span></a>
<a name="914"><span class="lineNum">     914 </span><span class="lineNoCov">          0 :                 return &amp;((struct x86_perf_task_context_arch_lbr *)ctx)-&gt;opt;</span></a>
<a name="915"><span class="lineNum">     915 </span>            : </a>
<a name="916"><span class="lineNum">     916 </span><span class="lineNoCov">          0 :         return &amp;((struct x86_perf_task_context *)ctx)-&gt;opt;</span></a>
<a name="917"><span class="lineNum">     917 </span>            : }</a>
<a name="918"><span class="lineNum">     918 </span>            : </a>
<a name="919"><span class="lineNum">     919 </span><span class="lineNoCov">          0 : static inline bool x86_pmu_has_lbr_callstack(void)</span></a>
<a name="920"><span class="lineNum">     920 </span>            : {</a>
<a name="921"><span class="lineNum">     921 </span><span class="lineNoCov">          0 :         return  x86_pmu.lbr_sel_map &amp;&amp;</span></a>
<a name="922"><span class="lineNum">     922 </span><span class="lineNoCov">          0 :                 x86_pmu.lbr_sel_map[PERF_SAMPLE_BRANCH_CALL_STACK_SHIFT] &gt; 0;</span></a>
<a name="923"><span class="lineNum">     923 </span>            : }</a>
<a name="924"><span class="lineNum">     924 </span>            : </a>
<a name="925"><span class="lineNum">     925 </span>            : DECLARE_PER_CPU(struct cpu_hw_events, cpu_hw_events);</a>
<a name="926"><span class="lineNum">     926 </span>            : </a>
<a name="927"><span class="lineNum">     927 </span>            : int x86_perf_event_set_period(struct perf_event *event);</a>
<a name="928"><span class="lineNum">     928 </span>            : </a>
<a name="929"><span class="lineNum">     929 </span>            : /*</a>
<a name="930"><span class="lineNum">     930 </span>            :  * Generalized hw caching related hw_event table, filled</a>
<a name="931"><span class="lineNum">     931 </span>            :  * in on a per model basis. A value of 0 means</a>
<a name="932"><span class="lineNum">     932 </span>            :  * 'not supported', -1 means 'hw_event makes no sense on</a>
<a name="933"><span class="lineNum">     933 </span>            :  * this CPU', any other value means the raw hw_event</a>
<a name="934"><span class="lineNum">     934 </span>            :  * ID.</a>
<a name="935"><span class="lineNum">     935 </span>            :  */</a>
<a name="936"><span class="lineNum">     936 </span>            : </a>
<a name="937"><span class="lineNum">     937 </span>            : #define C(x) PERF_COUNT_HW_CACHE_##x</a>
<a name="938"><span class="lineNum">     938 </span>            : </a>
<a name="939"><span class="lineNum">     939 </span>            : extern u64 __read_mostly hw_cache_event_ids</a>
<a name="940"><span class="lineNum">     940 </span>            :                                 [PERF_COUNT_HW_CACHE_MAX]</a>
<a name="941"><span class="lineNum">     941 </span>            :                                 [PERF_COUNT_HW_CACHE_OP_MAX]</a>
<a name="942"><span class="lineNum">     942 </span>            :                                 [PERF_COUNT_HW_CACHE_RESULT_MAX];</a>
<a name="943"><span class="lineNum">     943 </span>            : extern u64 __read_mostly hw_cache_extra_regs</a>
<a name="944"><span class="lineNum">     944 </span>            :                                 [PERF_COUNT_HW_CACHE_MAX]</a>
<a name="945"><span class="lineNum">     945 </span>            :                                 [PERF_COUNT_HW_CACHE_OP_MAX]</a>
<a name="946"><span class="lineNum">     946 </span>            :                                 [PERF_COUNT_HW_CACHE_RESULT_MAX];</a>
<a name="947"><span class="lineNum">     947 </span>            : </a>
<a name="948"><span class="lineNum">     948 </span>            : u64 x86_perf_event_update(struct perf_event *event);</a>
<a name="949"><span class="lineNum">     949 </span>            : </a>
<a name="950"><span class="lineNum">     950 </span><span class="lineNoCov">          0 : static inline unsigned int x86_pmu_config_addr(int index)</span></a>
<a name="951"><span class="lineNum">     951 </span>            : {</a>
<a name="952"><span class="lineNum">     952 </span><span class="lineNoCov">          0 :         return x86_pmu.eventsel + (x86_pmu.addr_offset ?</span></a>
<a name="953"><span class="lineNum">     953 </span><span class="lineNoCov">          0 :                                    x86_pmu.addr_offset(index, true) : index);</span></a>
<a name="954"><span class="lineNum">     954 </span>            : }</a>
<a name="955"><span class="lineNum">     955 </span>            : </a>
<a name="956"><span class="lineNum">     956 </span><span class="lineNoCov">          0 : static inline unsigned int x86_pmu_event_addr(int index)</span></a>
<a name="957"><span class="lineNum">     957 </span>            : {</a>
<a name="958"><span class="lineNum">     958 </span><span class="lineNoCov">          0 :         return x86_pmu.perfctr + (x86_pmu.addr_offset ?</span></a>
<a name="959"><span class="lineNum">     959 </span><span class="lineNoCov">          0 :                                   x86_pmu.addr_offset(index, false) : index);</span></a>
<a name="960"><span class="lineNum">     960 </span>            : }</a>
<a name="961"><span class="lineNum">     961 </span>            : </a>
<a name="962"><span class="lineNum">     962 </span>            : static inline int x86_pmu_rdpmc_index(int index)</a>
<a name="963"><span class="lineNum">     963 </span>            : {</a>
<a name="964"><span class="lineNum">     964 </span>            :         return x86_pmu.rdpmc_index ? x86_pmu.rdpmc_index(index) : index;</a>
<a name="965"><span class="lineNum">     965 </span>            : }</a>
<a name="966"><span class="lineNum">     966 </span>            : </a>
<a name="967"><span class="lineNum">     967 </span>            : int x86_add_exclusive(unsigned int what);</a>
<a name="968"><span class="lineNum">     968 </span>            : </a>
<a name="969"><span class="lineNum">     969 </span>            : void x86_del_exclusive(unsigned int what);</a>
<a name="970"><span class="lineNum">     970 </span>            : </a>
<a name="971"><span class="lineNum">     971 </span>            : int x86_reserve_hardware(void);</a>
<a name="972"><span class="lineNum">     972 </span>            : </a>
<a name="973"><span class="lineNum">     973 </span>            : void x86_release_hardware(void);</a>
<a name="974"><span class="lineNum">     974 </span>            : </a>
<a name="975"><span class="lineNum">     975 </span>            : int x86_pmu_max_precise(void);</a>
<a name="976"><span class="lineNum">     976 </span>            : </a>
<a name="977"><span class="lineNum">     977 </span>            : void hw_perf_lbr_event_destroy(struct perf_event *event);</a>
<a name="978"><span class="lineNum">     978 </span>            : </a>
<a name="979"><span class="lineNum">     979 </span>            : int x86_setup_perfctr(struct perf_event *event);</a>
<a name="980"><span class="lineNum">     980 </span>            : </a>
<a name="981"><span class="lineNum">     981 </span>            : int x86_pmu_hw_config(struct perf_event *event);</a>
<a name="982"><span class="lineNum">     982 </span>            : </a>
<a name="983"><span class="lineNum">     983 </span>            : void x86_pmu_disable_all(void);</a>
<a name="984"><span class="lineNum">     984 </span>            : </a>
<a name="985"><span class="lineNum">     985 </span><span class="lineNoCov">          0 : static inline bool is_counter_pair(struct hw_perf_event *hwc)</span></a>
<a name="986"><span class="lineNum">     986 </span>            : {</a>
<a name="987"><span class="lineNum">     987 </span><span class="lineNoCov">          0 :         return hwc-&gt;flags &amp; PERF_X86_EVENT_PAIR;</span></a>
<a name="988"><span class="lineNum">     988 </span>            : }</a>
<a name="989"><span class="lineNum">     989 </span>            : </a>
<a name="990"><span class="lineNum">     990 </span><span class="lineNoCov">          0 : static inline void __x86_pmu_enable_event(struct hw_perf_event *hwc,</span></a>
<a name="991"><span class="lineNum">     991 </span>            :                                           u64 enable_mask)</a>
<a name="992"><span class="lineNum">     992 </span>            : {</a>
<a name="993"><span class="lineNum">     993 </span><span class="lineNoCov">          0 :         u64 disable_mask = __this_cpu_read(cpu_hw_events.perf_ctr_virt_mask);</span></a>
<a name="994"><span class="lineNum">     994 </span>            : </a>
<a name="995"><span class="lineNum">     995 </span><span class="lineNoCov">          0 :         if (hwc-&gt;extra_reg.reg)</span></a>
<a name="996"><span class="lineNum">     996 </span><span class="lineNoCov">          0 :                 wrmsrl(hwc-&gt;extra_reg.reg, hwc-&gt;extra_reg.config);</span></a>
<a name="997"><span class="lineNum">     997 </span>            : </a>
<a name="998"><span class="lineNum">     998 </span>            :         /*</a>
<a name="999"><span class="lineNum">     999 </span>            :          * Add enabled Merge event on next counter</a>
<a name="1000"><span class="lineNum">    1000 </span>            :          * if large increment event being enabled on this counter</a>
<a name="1001"><span class="lineNum">    1001 </span>            :          */</a>
<a name="1002"><span class="lineNum">    1002 </span><span class="lineNoCov">          0 :         if (is_counter_pair(hwc))</span></a>
<a name="1003"><span class="lineNum">    1003 </span><span class="lineNoCov">          0 :                 wrmsrl(x86_pmu_config_addr(hwc-&gt;idx + 1), x86_pmu.perf_ctr_pair_en);</span></a>
<a name="1004"><span class="lineNum">    1004 </span>            : </a>
<a name="1005"><span class="lineNum">    1005 </span><span class="lineNoCov">          0 :         wrmsrl(hwc-&gt;config_base, (hwc-&gt;config | enable_mask) &amp; ~disable_mask);</span></a>
<a name="1006"><span class="lineNum">    1006 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1007"><span class="lineNum">    1007 </span>            : </a>
<a name="1008"><span class="lineNum">    1008 </span>            : void x86_pmu_enable_all(int added);</a>
<a name="1009"><span class="lineNum">    1009 </span>            : </a>
<a name="1010"><span class="lineNum">    1010 </span>            : int perf_assign_events(struct event_constraint **constraints, int n,</a>
<a name="1011"><span class="lineNum">    1011 </span>            :                         int wmin, int wmax, int gpmax, int *assign);</a>
<a name="1012"><span class="lineNum">    1012 </span>            : int x86_schedule_events(struct cpu_hw_events *cpuc, int n, int *assign);</a>
<a name="1013"><span class="lineNum">    1013 </span>            : </a>
<a name="1014"><span class="lineNum">    1014 </span>            : void x86_pmu_stop(struct perf_event *event, int flags);</a>
<a name="1015"><span class="lineNum">    1015 </span>            : </a>
<a name="1016"><span class="lineNum">    1016 </span><span class="lineNoCov">          0 : static inline void x86_pmu_disable_event(struct perf_event *event)</span></a>
<a name="1017"><span class="lineNum">    1017 </span>            : {</a>
<a name="1018"><span class="lineNum">    1018 </span><span class="lineNoCov">          0 :         struct hw_perf_event *hwc = &amp;event-&gt;hw;</span></a>
<a name="1019"><span class="lineNum">    1019 </span>            : </a>
<a name="1020"><span class="lineNum">    1020 </span><span class="lineNoCov">          0 :         wrmsrl(hwc-&gt;config_base, hwc-&gt;config);</span></a>
<a name="1021"><span class="lineNum">    1021 </span>            : </a>
<a name="1022"><span class="lineNum">    1022 </span><span class="lineNoCov">          0 :         if (is_counter_pair(hwc))</span></a>
<a name="1023"><span class="lineNum">    1023 </span><span class="lineNoCov">          0 :                 wrmsrl(x86_pmu_config_addr(hwc-&gt;idx + 1), 0);</span></a>
<a name="1024"><span class="lineNum">    1024 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1025"><span class="lineNum">    1025 </span>            : </a>
<a name="1026"><span class="lineNum">    1026 </span>            : void x86_pmu_enable_event(struct perf_event *event);</a>
<a name="1027"><span class="lineNum">    1027 </span>            : </a>
<a name="1028"><span class="lineNum">    1028 </span>            : int x86_pmu_handle_irq(struct pt_regs *regs);</a>
<a name="1029"><span class="lineNum">    1029 </span>            : </a>
<a name="1030"><span class="lineNum">    1030 </span>            : extern struct event_constraint emptyconstraint;</a>
<a name="1031"><span class="lineNum">    1031 </span>            : </a>
<a name="1032"><span class="lineNum">    1032 </span>            : extern struct event_constraint unconstrained;</a>
<a name="1033"><span class="lineNum">    1033 </span>            : </a>
<a name="1034"><span class="lineNum">    1034 </span><span class="lineNoCov">          0 : static inline bool kernel_ip(unsigned long ip)</span></a>
<a name="1035"><span class="lineNum">    1035 </span>            : {</a>
<a name="1036"><span class="lineNum">    1036 </span>            : #ifdef CONFIG_X86_32</a>
<a name="1037"><span class="lineNum">    1037 </span>            :         return ip &gt; PAGE_OFFSET;</a>
<a name="1038"><span class="lineNum">    1038 </span>            : #else</a>
<a name="1039"><span class="lineNum">    1039 </span><span class="lineNoCov">          0 :         return (long)ip &lt; 0;</span></a>
<a name="1040"><span class="lineNum">    1040 </span>            : #endif</a>
<a name="1041"><span class="lineNum">    1041 </span>            : }</a>
<a name="1042"><span class="lineNum">    1042 </span>            : </a>
<a name="1043"><span class="lineNum">    1043 </span>            : /*</a>
<a name="1044"><span class="lineNum">    1044 </span>            :  * Not all PMUs provide the right context information to place the reported IP</a>
<a name="1045"><span class="lineNum">    1045 </span>            :  * into full context. Specifically segment registers are typically not</a>
<a name="1046"><span class="lineNum">    1046 </span>            :  * supplied.</a>
<a name="1047"><span class="lineNum">    1047 </span>            :  *</a>
<a name="1048"><span class="lineNum">    1048 </span>            :  * Assuming the address is a linear address (it is for IBS), we fake the CS and</a>
<a name="1049"><span class="lineNum">    1049 </span>            :  * vm86 mode using the known zero-based code segment and 'fix up' the registers</a>
<a name="1050"><span class="lineNum">    1050 </span>            :  * to reflect this.</a>
<a name="1051"><span class="lineNum">    1051 </span>            :  *</a>
<a name="1052"><span class="lineNum">    1052 </span>            :  * Intel PEBS/LBR appear to typically provide the effective address, nothing</a>
<a name="1053"><span class="lineNum">    1053 </span>            :  * much we can do about that but pray and treat it like a linear address.</a>
<a name="1054"><span class="lineNum">    1054 </span>            :  */</a>
<a name="1055"><span class="lineNum">    1055 </span><span class="lineNoCov">          0 : static inline void set_linear_ip(struct pt_regs *regs, unsigned long ip)</span></a>
<a name="1056"><span class="lineNum">    1056 </span>            : {</a>
<a name="1057"><span class="lineNum">    1057 </span><span class="lineNoCov">          0 :         regs-&gt;cs = kernel_ip(ip) ? __KERNEL_CS : __USER_CS;</span></a>
<a name="1058"><span class="lineNum">    1058 </span><span class="lineNoCov">          0 :         if (regs-&gt;flags &amp; X86_VM_MASK)</span></a>
<a name="1059"><span class="lineNum">    1059 </span>            :                 regs-&gt;flags ^= (PERF_EFLAGS_VM | X86_VM_MASK);</a>
<a name="1060"><span class="lineNum">    1060 </span><span class="lineNoCov">          0 :         regs-&gt;ip = ip;</span></a>
<a name="1061"><span class="lineNum">    1061 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1062"><span class="lineNum">    1062 </span>            : </a>
<a name="1063"><span class="lineNum">    1063 </span>            : ssize_t x86_event_sysfs_show(char *page, u64 config, u64 event);</a>
<a name="1064"><span class="lineNum">    1064 </span>            : ssize_t intel_event_sysfs_show(char *page, u64 config);</a>
<a name="1065"><span class="lineNum">    1065 </span>            : </a>
<a name="1066"><span class="lineNum">    1066 </span>            : ssize_t events_sysfs_show(struct device *dev, struct device_attribute *attr,</a>
<a name="1067"><span class="lineNum">    1067 </span>            :                           char *page);</a>
<a name="1068"><span class="lineNum">    1068 </span>            : ssize_t events_ht_sysfs_show(struct device *dev, struct device_attribute *attr,</a>
<a name="1069"><span class="lineNum">    1069 </span>            :                           char *page);</a>
<a name="1070"><span class="lineNum">    1070 </span>            : </a>
<a name="1071"><span class="lineNum">    1071 </span><span class="lineNoCov">          0 : static inline bool fixed_counter_disabled(int i)</span></a>
<a name="1072"><span class="lineNum">    1072 </span>            : {</a>
<a name="1073"><span class="lineNum">    1073 </span><span class="lineNoCov">          0 :         return !(x86_pmu.intel_ctrl &gt;&gt; (i + INTEL_PMC_IDX_FIXED));</span></a>
<a name="1074"><span class="lineNum">    1074 </span>            : }</a>
<a name="1075"><span class="lineNum">    1075 </span>            : </a>
<a name="1076"><span class="lineNum">    1076 </span>            : #ifdef CONFIG_CPU_SUP_AMD</a>
<a name="1077"><span class="lineNum">    1077 </span>            : </a>
<a name="1078"><span class="lineNum">    1078 </span>            : int amd_pmu_init(void);</a>
<a name="1079"><span class="lineNum">    1079 </span>            : </a>
<a name="1080"><span class="lineNum">    1080 </span>            : #else /* CONFIG_CPU_SUP_AMD */</a>
<a name="1081"><span class="lineNum">    1081 </span>            : </a>
<a name="1082"><span class="lineNum">    1082 </span>            : static inline int amd_pmu_init(void)</a>
<a name="1083"><span class="lineNum">    1083 </span>            : {</a>
<a name="1084"><span class="lineNum">    1084 </span>            :         return 0;</a>
<a name="1085"><span class="lineNum">    1085 </span>            : }</a>
<a name="1086"><span class="lineNum">    1086 </span>            : </a>
<a name="1087"><span class="lineNum">    1087 </span>            : #endif /* CONFIG_CPU_SUP_AMD */</a>
<a name="1088"><span class="lineNum">    1088 </span>            : </a>
<a name="1089"><span class="lineNum">    1089 </span><span class="lineNoCov">          0 : static inline int is_pebs_pt(struct perf_event *event)</span></a>
<a name="1090"><span class="lineNum">    1090 </span>            : {</a>
<a name="1091"><span class="lineNum">    1091 </span><span class="lineNoCov">          0 :         return !!(event-&gt;hw.flags &amp; PERF_X86_EVENT_PEBS_VIA_PT);</span></a>
<a name="1092"><span class="lineNum">    1092 </span>            : }</a>
<a name="1093"><span class="lineNum">    1093 </span>            : </a>
<a name="1094"><span class="lineNum">    1094 </span>            : #ifdef CONFIG_CPU_SUP_INTEL</a>
<a name="1095"><span class="lineNum">    1095 </span>            : </a>
<a name="1096"><span class="lineNum">    1096 </span><span class="lineNoCov">          0 : static inline bool intel_pmu_has_bts_period(struct perf_event *event, u64 period)</span></a>
<a name="1097"><span class="lineNum">    1097 </span>            : {</a>
<a name="1098"><span class="lineNum">    1098 </span><span class="lineNoCov">          0 :         struct hw_perf_event *hwc = &amp;event-&gt;hw;</span></a>
<a name="1099"><span class="lineNum">    1099 </span><span class="lineNoCov">          0 :         unsigned int hw_event, bts_event;</span></a>
<a name="1100"><span class="lineNum">    1100 </span>            : </a>
<a name="1101"><span class="lineNum">    1101 </span><span class="lineNoCov">          0 :         if (event-&gt;attr.freq)</span></a>
<a name="1102"><span class="lineNum">    1102 </span>            :                 return false;</a>
<a name="1103"><span class="lineNum">    1103 </span>            : </a>
<a name="1104"><span class="lineNum">    1104 </span><span class="lineNoCov">          0 :         hw_event = hwc-&gt;config &amp; INTEL_ARCH_EVENT_MASK;</span></a>
<a name="1105"><span class="lineNum">    1105 </span><span class="lineNoCov">          0 :         bts_event = x86_pmu.event_map(PERF_COUNT_HW_BRANCH_INSTRUCTIONS);</span></a>
<a name="1106"><span class="lineNum">    1106 </span>            : </a>
<a name="1107"><span class="lineNum">    1107 </span><span class="lineNoCov">          0 :         return hw_event == bts_event &amp;&amp; period == 1;</span></a>
<a name="1108"><span class="lineNum">    1108 </span>            : }</a>
<a name="1109"><span class="lineNum">    1109 </span>            : </a>
<a name="1110"><span class="lineNum">    1110 </span><span class="lineNoCov">          0 : static inline bool intel_pmu_has_bts(struct perf_event *event)</span></a>
<a name="1111"><span class="lineNum">    1111 </span>            : {</a>
<a name="1112"><span class="lineNum">    1112 </span><span class="lineNoCov">          0 :         struct hw_perf_event *hwc = &amp;event-&gt;hw;</span></a>
<a name="1113"><span class="lineNum">    1113 </span>            : </a>
<a name="1114"><span class="lineNum">    1114 </span><span class="lineNoCov">          0 :         return intel_pmu_has_bts_period(event, hwc-&gt;sample_period);</span></a>
<a name="1115"><span class="lineNum">    1115 </span>            : }</a>
<a name="1116"><span class="lineNum">    1116 </span>            : </a>
<a name="1117"><span class="lineNum">    1117 </span>            : int intel_pmu_save_and_restart(struct perf_event *event);</a>
<a name="1118"><span class="lineNum">    1118 </span>            : </a>
<a name="1119"><span class="lineNum">    1119 </span>            : struct event_constraint *</a>
<a name="1120"><span class="lineNum">    1120 </span>            : x86_get_event_constraints(struct cpu_hw_events *cpuc, int idx,</a>
<a name="1121"><span class="lineNum">    1121 </span>            :                           struct perf_event *event);</a>
<a name="1122"><span class="lineNum">    1122 </span>            : </a>
<a name="1123"><span class="lineNum">    1123 </span>            : extern int intel_cpuc_prepare(struct cpu_hw_events *cpuc, int cpu);</a>
<a name="1124"><span class="lineNum">    1124 </span>            : extern void intel_cpuc_finish(struct cpu_hw_events *cpuc);</a>
<a name="1125"><span class="lineNum">    1125 </span>            : </a>
<a name="1126"><span class="lineNum">    1126 </span>            : int intel_pmu_init(void);</a>
<a name="1127"><span class="lineNum">    1127 </span>            : </a>
<a name="1128"><span class="lineNum">    1128 </span>            : void init_debug_store_on_cpu(int cpu);</a>
<a name="1129"><span class="lineNum">    1129 </span>            : </a>
<a name="1130"><span class="lineNum">    1130 </span>            : void fini_debug_store_on_cpu(int cpu);</a>
<a name="1131"><span class="lineNum">    1131 </span>            : </a>
<a name="1132"><span class="lineNum">    1132 </span>            : void release_ds_buffers(void);</a>
<a name="1133"><span class="lineNum">    1133 </span>            : </a>
<a name="1134"><span class="lineNum">    1134 </span>            : void reserve_ds_buffers(void);</a>
<a name="1135"><span class="lineNum">    1135 </span>            : </a>
<a name="1136"><span class="lineNum">    1136 </span>            : void release_lbr_buffers(void);</a>
<a name="1137"><span class="lineNum">    1137 </span>            : </a>
<a name="1138"><span class="lineNum">    1138 </span>            : extern struct event_constraint bts_constraint;</a>
<a name="1139"><span class="lineNum">    1139 </span>            : extern struct event_constraint vlbr_constraint;</a>
<a name="1140"><span class="lineNum">    1140 </span>            : </a>
<a name="1141"><span class="lineNum">    1141 </span>            : void intel_pmu_enable_bts(u64 config);</a>
<a name="1142"><span class="lineNum">    1142 </span>            : </a>
<a name="1143"><span class="lineNum">    1143 </span>            : void intel_pmu_disable_bts(void);</a>
<a name="1144"><span class="lineNum">    1144 </span>            : </a>
<a name="1145"><span class="lineNum">    1145 </span>            : int intel_pmu_drain_bts_buffer(void);</a>
<a name="1146"><span class="lineNum">    1146 </span>            : </a>
<a name="1147"><span class="lineNum">    1147 </span>            : extern struct event_constraint intel_core2_pebs_event_constraints[];</a>
<a name="1148"><span class="lineNum">    1148 </span>            : </a>
<a name="1149"><span class="lineNum">    1149 </span>            : extern struct event_constraint intel_atom_pebs_event_constraints[];</a>
<a name="1150"><span class="lineNum">    1150 </span>            : </a>
<a name="1151"><span class="lineNum">    1151 </span>            : extern struct event_constraint intel_slm_pebs_event_constraints[];</a>
<a name="1152"><span class="lineNum">    1152 </span>            : </a>
<a name="1153"><span class="lineNum">    1153 </span>            : extern struct event_constraint intel_glm_pebs_event_constraints[];</a>
<a name="1154"><span class="lineNum">    1154 </span>            : </a>
<a name="1155"><span class="lineNum">    1155 </span>            : extern struct event_constraint intel_glp_pebs_event_constraints[];</a>
<a name="1156"><span class="lineNum">    1156 </span>            : </a>
<a name="1157"><span class="lineNum">    1157 </span>            : extern struct event_constraint intel_nehalem_pebs_event_constraints[];</a>
<a name="1158"><span class="lineNum">    1158 </span>            : </a>
<a name="1159"><span class="lineNum">    1159 </span>            : extern struct event_constraint intel_westmere_pebs_event_constraints[];</a>
<a name="1160"><span class="lineNum">    1160 </span>            : </a>
<a name="1161"><span class="lineNum">    1161 </span>            : extern struct event_constraint intel_snb_pebs_event_constraints[];</a>
<a name="1162"><span class="lineNum">    1162 </span>            : </a>
<a name="1163"><span class="lineNum">    1163 </span>            : extern struct event_constraint intel_ivb_pebs_event_constraints[];</a>
<a name="1164"><span class="lineNum">    1164 </span>            : </a>
<a name="1165"><span class="lineNum">    1165 </span>            : extern struct event_constraint intel_hsw_pebs_event_constraints[];</a>
<a name="1166"><span class="lineNum">    1166 </span>            : </a>
<a name="1167"><span class="lineNum">    1167 </span>            : extern struct event_constraint intel_bdw_pebs_event_constraints[];</a>
<a name="1168"><span class="lineNum">    1168 </span>            : </a>
<a name="1169"><span class="lineNum">    1169 </span>            : extern struct event_constraint intel_skl_pebs_event_constraints[];</a>
<a name="1170"><span class="lineNum">    1170 </span>            : </a>
<a name="1171"><span class="lineNum">    1171 </span>            : extern struct event_constraint intel_icl_pebs_event_constraints[];</a>
<a name="1172"><span class="lineNum">    1172 </span>            : </a>
<a name="1173"><span class="lineNum">    1173 </span>            : extern struct event_constraint intel_spr_pebs_event_constraints[];</a>
<a name="1174"><span class="lineNum">    1174 </span>            : </a>
<a name="1175"><span class="lineNum">    1175 </span>            : struct event_constraint *intel_pebs_constraints(struct perf_event *event);</a>
<a name="1176"><span class="lineNum">    1176 </span>            : </a>
<a name="1177"><span class="lineNum">    1177 </span>            : void intel_pmu_pebs_add(struct perf_event *event);</a>
<a name="1178"><span class="lineNum">    1178 </span>            : </a>
<a name="1179"><span class="lineNum">    1179 </span>            : void intel_pmu_pebs_del(struct perf_event *event);</a>
<a name="1180"><span class="lineNum">    1180 </span>            : </a>
<a name="1181"><span class="lineNum">    1181 </span>            : void intel_pmu_pebs_enable(struct perf_event *event);</a>
<a name="1182"><span class="lineNum">    1182 </span>            : </a>
<a name="1183"><span class="lineNum">    1183 </span>            : void intel_pmu_pebs_disable(struct perf_event *event);</a>
<a name="1184"><span class="lineNum">    1184 </span>            : </a>
<a name="1185"><span class="lineNum">    1185 </span>            : void intel_pmu_pebs_enable_all(void);</a>
<a name="1186"><span class="lineNum">    1186 </span>            : </a>
<a name="1187"><span class="lineNum">    1187 </span>            : void intel_pmu_pebs_disable_all(void);</a>
<a name="1188"><span class="lineNum">    1188 </span>            : </a>
<a name="1189"><span class="lineNum">    1189 </span>            : void intel_pmu_pebs_sched_task(struct perf_event_context *ctx, bool sched_in);</a>
<a name="1190"><span class="lineNum">    1190 </span>            : </a>
<a name="1191"><span class="lineNum">    1191 </span>            : void intel_pmu_auto_reload_read(struct perf_event *event);</a>
<a name="1192"><span class="lineNum">    1192 </span>            : </a>
<a name="1193"><span class="lineNum">    1193 </span>            : void intel_pmu_store_pebs_lbrs(struct lbr_entry *lbr);</a>
<a name="1194"><span class="lineNum">    1194 </span>            : </a>
<a name="1195"><span class="lineNum">    1195 </span>            : void intel_ds_init(void);</a>
<a name="1196"><span class="lineNum">    1196 </span>            : </a>
<a name="1197"><span class="lineNum">    1197 </span>            : void intel_pmu_lbr_swap_task_ctx(struct perf_event_context *prev,</a>
<a name="1198"><span class="lineNum">    1198 </span>            :                                  struct perf_event_context *next);</a>
<a name="1199"><span class="lineNum">    1199 </span>            : </a>
<a name="1200"><span class="lineNum">    1200 </span>            : void intel_pmu_lbr_sched_task(struct perf_event_context *ctx, bool sched_in);</a>
<a name="1201"><span class="lineNum">    1201 </span>            : </a>
<a name="1202"><span class="lineNum">    1202 </span>            : u64 lbr_from_signext_quirk_wr(u64 val);</a>
<a name="1203"><span class="lineNum">    1203 </span>            : </a>
<a name="1204"><span class="lineNum">    1204 </span>            : void intel_pmu_lbr_reset(void);</a>
<a name="1205"><span class="lineNum">    1205 </span>            : </a>
<a name="1206"><span class="lineNum">    1206 </span>            : void intel_pmu_lbr_reset_32(void);</a>
<a name="1207"><span class="lineNum">    1207 </span>            : </a>
<a name="1208"><span class="lineNum">    1208 </span>            : void intel_pmu_lbr_reset_64(void);</a>
<a name="1209"><span class="lineNum">    1209 </span>            : </a>
<a name="1210"><span class="lineNum">    1210 </span>            : void intel_pmu_lbr_add(struct perf_event *event);</a>
<a name="1211"><span class="lineNum">    1211 </span>            : </a>
<a name="1212"><span class="lineNum">    1212 </span>            : void intel_pmu_lbr_del(struct perf_event *event);</a>
<a name="1213"><span class="lineNum">    1213 </span>            : </a>
<a name="1214"><span class="lineNum">    1214 </span>            : void intel_pmu_lbr_enable_all(bool pmi);</a>
<a name="1215"><span class="lineNum">    1215 </span>            : </a>
<a name="1216"><span class="lineNum">    1216 </span>            : void intel_pmu_lbr_disable_all(void);</a>
<a name="1217"><span class="lineNum">    1217 </span>            : </a>
<a name="1218"><span class="lineNum">    1218 </span>            : void intel_pmu_lbr_read(void);</a>
<a name="1219"><span class="lineNum">    1219 </span>            : </a>
<a name="1220"><span class="lineNum">    1220 </span>            : void intel_pmu_lbr_read_32(struct cpu_hw_events *cpuc);</a>
<a name="1221"><span class="lineNum">    1221 </span>            : </a>
<a name="1222"><span class="lineNum">    1222 </span>            : void intel_pmu_lbr_read_64(struct cpu_hw_events *cpuc);</a>
<a name="1223"><span class="lineNum">    1223 </span>            : </a>
<a name="1224"><span class="lineNum">    1224 </span>            : void intel_pmu_lbr_save(void *ctx);</a>
<a name="1225"><span class="lineNum">    1225 </span>            : </a>
<a name="1226"><span class="lineNum">    1226 </span>            : void intel_pmu_lbr_restore(void *ctx);</a>
<a name="1227"><span class="lineNum">    1227 </span>            : </a>
<a name="1228"><span class="lineNum">    1228 </span>            : void intel_pmu_lbr_init_core(void);</a>
<a name="1229"><span class="lineNum">    1229 </span>            : </a>
<a name="1230"><span class="lineNum">    1230 </span>            : void intel_pmu_lbr_init_nhm(void);</a>
<a name="1231"><span class="lineNum">    1231 </span>            : </a>
<a name="1232"><span class="lineNum">    1232 </span>            : void intel_pmu_lbr_init_atom(void);</a>
<a name="1233"><span class="lineNum">    1233 </span>            : </a>
<a name="1234"><span class="lineNum">    1234 </span>            : void intel_pmu_lbr_init_slm(void);</a>
<a name="1235"><span class="lineNum">    1235 </span>            : </a>
<a name="1236"><span class="lineNum">    1236 </span>            : void intel_pmu_lbr_init_snb(void);</a>
<a name="1237"><span class="lineNum">    1237 </span>            : </a>
<a name="1238"><span class="lineNum">    1238 </span>            : void intel_pmu_lbr_init_hsw(void);</a>
<a name="1239"><span class="lineNum">    1239 </span>            : </a>
<a name="1240"><span class="lineNum">    1240 </span>            : void intel_pmu_lbr_init_skl(void);</a>
<a name="1241"><span class="lineNum">    1241 </span>            : </a>
<a name="1242"><span class="lineNum">    1242 </span>            : void intel_pmu_lbr_init_knl(void);</a>
<a name="1243"><span class="lineNum">    1243 </span>            : </a>
<a name="1244"><span class="lineNum">    1244 </span>            : void intel_pmu_arch_lbr_init(void);</a>
<a name="1245"><span class="lineNum">    1245 </span>            : </a>
<a name="1246"><span class="lineNum">    1246 </span>            : void intel_pmu_pebs_data_source_nhm(void);</a>
<a name="1247"><span class="lineNum">    1247 </span>            : </a>
<a name="1248"><span class="lineNum">    1248 </span>            : void intel_pmu_pebs_data_source_skl(bool pmem);</a>
<a name="1249"><span class="lineNum">    1249 </span>            : </a>
<a name="1250"><span class="lineNum">    1250 </span>            : int intel_pmu_setup_lbr_filter(struct perf_event *event);</a>
<a name="1251"><span class="lineNum">    1251 </span>            : </a>
<a name="1252"><span class="lineNum">    1252 </span>            : void intel_pt_interrupt(void);</a>
<a name="1253"><span class="lineNum">    1253 </span>            : </a>
<a name="1254"><span class="lineNum">    1254 </span>            : int intel_bts_interrupt(void);</a>
<a name="1255"><span class="lineNum">    1255 </span>            : </a>
<a name="1256"><span class="lineNum">    1256 </span>            : void intel_bts_enable_local(void);</a>
<a name="1257"><span class="lineNum">    1257 </span>            : </a>
<a name="1258"><span class="lineNum">    1258 </span>            : void intel_bts_disable_local(void);</a>
<a name="1259"><span class="lineNum">    1259 </span>            : </a>
<a name="1260"><span class="lineNum">    1260 </span>            : int p4_pmu_init(void);</a>
<a name="1261"><span class="lineNum">    1261 </span>            : </a>
<a name="1262"><span class="lineNum">    1262 </span>            : int p6_pmu_init(void);</a>
<a name="1263"><span class="lineNum">    1263 </span>            : </a>
<a name="1264"><span class="lineNum">    1264 </span>            : int knc_pmu_init(void);</a>
<a name="1265"><span class="lineNum">    1265 </span>            : </a>
<a name="1266"><span class="lineNum">    1266 </span><span class="lineNoCov">          0 : static inline int is_ht_workaround_enabled(void)</span></a>
<a name="1267"><span class="lineNum">    1267 </span>            : {</a>
<a name="1268"><span class="lineNum">    1268 </span><span class="lineNoCov">          0 :         return !!(x86_pmu.flags &amp; PMU_FL_EXCL_ENABLED);</span></a>
<a name="1269"><span class="lineNum">    1269 </span>            : }</a>
<a name="1270"><span class="lineNum">    1270 </span>            : </a>
<a name="1271"><span class="lineNum">    1271 </span>            : #else /* CONFIG_CPU_SUP_INTEL */</a>
<a name="1272"><span class="lineNum">    1272 </span>            : </a>
<a name="1273"><span class="lineNum">    1273 </span>            : static inline void reserve_ds_buffers(void)</a>
<a name="1274"><span class="lineNum">    1274 </span>            : {</a>
<a name="1275"><span class="lineNum">    1275 </span>            : }</a>
<a name="1276"><span class="lineNum">    1276 </span>            : </a>
<a name="1277"><span class="lineNum">    1277 </span>            : static inline void release_ds_buffers(void)</a>
<a name="1278"><span class="lineNum">    1278 </span>            : {</a>
<a name="1279"><span class="lineNum">    1279 </span>            : }</a>
<a name="1280"><span class="lineNum">    1280 </span>            : </a>
<a name="1281"><span class="lineNum">    1281 </span>            : static inline void release_lbr_buffers(void)</a>
<a name="1282"><span class="lineNum">    1282 </span>            : {</a>
<a name="1283"><span class="lineNum">    1283 </span>            : }</a>
<a name="1284"><span class="lineNum">    1284 </span>            : </a>
<a name="1285"><span class="lineNum">    1285 </span>            : static inline int intel_pmu_init(void)</a>
<a name="1286"><span class="lineNum">    1286 </span>            : {</a>
<a name="1287"><span class="lineNum">    1287 </span>            :         return 0;</a>
<a name="1288"><span class="lineNum">    1288 </span>            : }</a>
<a name="1289"><span class="lineNum">    1289 </span>            : </a>
<a name="1290"><span class="lineNum">    1290 </span>            : static inline int intel_cpuc_prepare(struct cpu_hw_events *cpuc, int cpu)</a>
<a name="1291"><span class="lineNum">    1291 </span>            : {</a>
<a name="1292"><span class="lineNum">    1292 </span>            :         return 0;</a>
<a name="1293"><span class="lineNum">    1293 </span>            : }</a>
<a name="1294"><span class="lineNum">    1294 </span>            : </a>
<a name="1295"><span class="lineNum">    1295 </span>            : static inline void intel_cpuc_finish(struct cpu_hw_events *cpuc)</a>
<a name="1296"><span class="lineNum">    1296 </span>            : {</a>
<a name="1297"><span class="lineNum">    1297 </span>            : }</a>
<a name="1298"><span class="lineNum">    1298 </span>            : </a>
<a name="1299"><span class="lineNum">    1299 </span>            : static inline int is_ht_workaround_enabled(void)</a>
<a name="1300"><span class="lineNum">    1300 </span>            : {</a>
<a name="1301"><span class="lineNum">    1301 </span>            :         return 0;</a>
<a name="1302"><span class="lineNum">    1302 </span>            : }</a>
<a name="1303"><span class="lineNum">    1303 </span>            : #endif /* CONFIG_CPU_SUP_INTEL */</a>
<a name="1304"><span class="lineNum">    1304 </span>            : </a>
<a name="1305"><span class="lineNum">    1305 </span>            : #if ((defined CONFIG_CPU_SUP_CENTAUR) || (defined CONFIG_CPU_SUP_ZHAOXIN))</a>
<a name="1306"><span class="lineNum">    1306 </span>            : int zhaoxin_pmu_init(void);</a>
<a name="1307"><span class="lineNum">    1307 </span>            : #else</a>
<a name="1308"><span class="lineNum">    1308 </span>            : static inline int zhaoxin_pmu_init(void)</a>
<a name="1309"><span class="lineNum">    1309 </span>            : {</a>
<a name="1310"><span class="lineNum">    1310 </span>            :         return 0;</a>
<a name="1311"><span class="lineNum">    1311 </span>            : }</a>
<a name="1312"><span class="lineNum">    1312 </span>            : #endif /*CONFIG_CPU_SUP_CENTAUR or CONFIG_CPU_SUP_ZHAOXIN*/</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
