
---------- Begin Simulation Statistics ----------
final_tick                               1098007552500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 103246                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739336                       # Number of bytes of host memory used
host_op_rate                                   103548                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13956.21                       # Real time elapsed on the host
host_tick_rate                               78675180                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1440928400                       # Number of instructions simulated
sim_ops                                    1445133403                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.098008                       # Number of seconds simulated
sim_ticks                                1098007552500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.157670                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              171057489                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           194035855                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         15984438                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        263483607                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21685085                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22411196                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          726111                       # Number of indirect misses.
system.cpu0.branchPred.lookups              334060750                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2148197                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1050443                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9643057                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 313655051                       # Number of branches committed
system.cpu0.commit.bw_lim_events             35181549                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3160560                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       63762684                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1250518480                       # Number of instructions committed
system.cpu0.commit.committedOps            1251572207                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1943139275                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.644098                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.414020                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1346393047     69.29%     69.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    353463720     18.19%     87.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     83023122      4.27%     91.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     81452894      4.19%     95.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     25909586      1.33%     97.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8313103      0.43%     97.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4768468      0.25%     97.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4633786      0.24%     98.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     35181549      1.81%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1943139275                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            24112779                       # Number of function calls committed.
system.cpu0.commit.int_insts               1209818545                       # Number of committed integer instructions.
system.cpu0.commit.loads                    388697369                       # Number of loads committed
system.cpu0.commit.membars                    2104042                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2104048      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       699530883     55.89%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833132      0.95%     57.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.17%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      389747804     31.14%     88.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     146256455     11.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1251572207                       # Class of committed instruction
system.cpu0.commit.refs                     536004287                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1250518480                       # Number of Instructions Simulated
system.cpu0.committedOps                   1251572207                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.747458                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.747458                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            275722456                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6363457                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           168628797                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1336854524                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               749192207                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                919741634                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9652585                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             14074852                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4639988                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  334060750                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                237075586                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1209541787                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5679041                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           61                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1367801870                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  14                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           47                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               31987946                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.152872                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         733412988                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         192742574                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.625931                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1958948870                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.699687                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.923986                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               995879302     50.84%     50.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               713901686     36.44%     87.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               127757455      6.52%     93.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                98155856      5.01%     98.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                16859287      0.86%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3251015      0.17%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1039488      0.05%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     452      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2104329      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1958948870                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      226280129                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9719363                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               320919988                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.593391                       # Inst execution rate
system.cpu0.iew.exec_refs                   563415810                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 151718870                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              206182055                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            413873540                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2091571                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5293738                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           154377444                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1315299654                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            411696940                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4932266                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1296695207                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1127021                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6795816                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9652585                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              9258852                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       412603                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        24134725                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        72960                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8462                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4939662                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     25176171                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      7070526                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8462                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       400192                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9319171                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                597965635                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1287250030                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.835851                       # average fanout of values written-back
system.cpu0.iew.wb_producers                499810142                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.589069                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1287323374                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1591740698                       # number of integer regfile reads
system.cpu0.int_regfile_writes              824832742                       # number of integer regfile writes
system.cpu0.ipc                              0.572260                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.572260                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2106079      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            720210586     55.33%     55.49% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11842638      0.91%     56.40% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100562      0.16%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.56% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           414536466     31.85%     88.41% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          150831091     11.59%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1301627473                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1951344                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001499                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 357713     18.33%     18.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     8      0.00%     18.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1295838     66.41%     84.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               297781     15.26%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1301472683                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4564287015                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1287249979                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1379035226                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1309034231                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1301627473                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6265423                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       63727444                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           131961                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3104863                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     27827336                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1958948870                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.664452                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.872394                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1056202059     53.92%     53.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          607520054     31.01%     84.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          208347075     10.64%     95.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           74859772      3.82%     99.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9391833      0.48%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1193850      0.06%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             931538      0.05%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             313369      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             189320      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1958948870                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.595648                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16888239                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3779685                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           413873540                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          154377444                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2056                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2185228999                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10786307                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              221891278                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            800543722                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6596253                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               761023405                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              15772697                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                11194                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1632634923                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1331155508                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          858945737                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                911265793                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              31531889                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9652585                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             54943403                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                58402011                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1632634879                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        172406                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6228                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 19150773                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6214                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3223266422                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2646495032                       # The number of ROB writes
system.cpu0.timesIdled                       22490877                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2023                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            88.950310                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12411444                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13953233                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1814826                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18083534                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            677594                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         690501                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           12907                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21163613                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        41663                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1050196                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1337715                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  16229041                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2012886                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3151323                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       11444579                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            67682077                       # Number of instructions committed
system.cpu1.commit.committedOps              68732485                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    305924271                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.224672                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.937997                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    277168505     90.60%     90.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14441660      4.72%     95.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5249507      1.72%     97.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4073291      1.33%     98.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1115124      0.36%     98.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       494915      0.16%     98.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1044902      0.34%     99.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       323481      0.11%     99.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2012886      0.66%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    305924271                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1074898                       # Number of function calls committed.
system.cpu1.commit.int_insts                 65717233                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16752423                       # Number of loads committed
system.cpu1.commit.membars                    2100497                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2100497      3.06%      3.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        43603750     63.44%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17802619     25.90%     92.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5225475      7.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         68732485                       # Class of committed instruction
system.cpu1.commit.refs                      23028106                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   67682077                       # Number of Instructions Simulated
system.cpu1.committedOps                     68732485                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.603416                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.603416                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            247386470                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               505909                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11705516                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              84738643                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                16679528                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40138730                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1339205                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1257989                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2723953                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21163613                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14780914                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    289467338                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               334806                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           21                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      89063782                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3632632                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.067926                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          16984208                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          13089038                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.285856                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         308267886                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.292328                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.717787                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               250542080     81.27%     81.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                36797871     11.94%     93.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                12057468      3.91%     97.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7098020      2.30%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1217972      0.40%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  291393      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  262534      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     538      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           308267886                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        3300861                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1405616                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17863579                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.246404                       # Inst execution rate
system.cpu1.iew.exec_refs                    26148882                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6669041                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              203874576                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19832464                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1051067                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1390321                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7049664                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           80149812                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19479841                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1311161                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             76771887                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1072942                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4471661                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1339205                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              6764616                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       100613                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          709346                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        31502                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2131                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        10763                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3080041                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       773981                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2131                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       405003                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1000613                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 44002472                       # num instructions consuming a value
system.cpu1.iew.wb_count                     75543557                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.821016                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 36126743                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.242462                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      75594518                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                97453424                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50633389                       # number of integer regfile writes
system.cpu1.ipc                              0.217230                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.217230                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2100694      2.69%      2.69% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             49424812     63.30%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  53      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20867199     26.72%     92.71% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5690188      7.29%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              78083048                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1585375                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020304                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 330229     20.83%     20.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                990792     62.50%     83.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               264350     16.67%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              77567713                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         466160833                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     75543545                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         91568632                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  76998166                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 78083048                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3151646                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       11417326                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           141504                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           323                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5083310                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    308267886                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.253296                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.729415                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          260398867     84.47%     84.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           30411075      9.87%     94.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10496071      3.40%     97.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3604527      1.17%     98.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2080546      0.67%     99.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             496433      0.16%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             513669      0.17%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             153697      0.05%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             113001      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      308267886                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.250613                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          7424801                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          948247                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19832464                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7049664                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    197                       # number of misc regfile reads
system.cpu1.numCycles                       311568747                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1884428933                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              217982718                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             45690158                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               7005841                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18802785                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3339487                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                28211                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            106203026                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              83166130                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           55640991                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 40129951                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              19447743                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1339205                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             29978802                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 9950833                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       106203014                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         34425                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               866                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 14861693                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           864                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   384087487                       # The number of ROB reads
system.cpu1.rob.rob_writes                  162703940                       # The number of ROB writes
system.cpu1.timesIdled                          68700                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            81.479836                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               11864732                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            14561556                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1923830                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         17891296                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            624982                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         689272                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           64290                       # Number of indirect misses.
system.cpu2.branchPred.lookups               20749473                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        32251                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1050235                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1369491                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  15101993                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1946235                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3151421                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       13589830                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            64191084                       # Number of instructions committed
system.cpu2.commit.committedOps              65241536                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    291907141                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.223501                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.936741                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    264637374     90.66%     90.66% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13644203      4.67%     95.33% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5037665      1.73%     97.06% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3927846      1.35%     98.40% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       978243      0.34%     98.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       470098      0.16%     98.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       953216      0.33%     99.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       312261      0.11%     99.33% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1946235      0.67%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    291907141                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1013747                       # Number of function calls committed.
system.cpu2.commit.int_insts                 62342245                       # Number of committed integer instructions.
system.cpu2.commit.loads                     15862146                       # Number of loads committed
system.cpu2.commit.membars                    2100537                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2100537      3.22%      3.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        41197293     63.15%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       16912381     25.92%     92.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       5031181      7.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         65241536                       # Class of committed instruction
system.cpu2.commit.refs                      21943574                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   64191084                       # Number of Instructions Simulated
system.cpu2.committedOps                     65241536                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.631366                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.631366                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            233848073                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               578511                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            11077265                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              83884656                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                16634375                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 40200603                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1370784                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1308882                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2481510                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   20749473                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 14709990                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    275564293                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               309859                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      90041955                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                3850246                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.069795                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          17045928                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          12489714                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.302873                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         294535345                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.310564                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.749325                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               236715599     80.37%     80.37% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                36470574     12.38%     92.75% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                12412844      4.21%     96.97% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 6888276      2.34%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1245034      0.42%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  287753      0.10%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  515057      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     199      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           294535345                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        2757050                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1431008                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                16911165                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.246081                       # Inst execution rate
system.cpu2.iew.exec_refs                    24794117                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6435531                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              192094424                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             19592735                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1202867                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1534969                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             7093444                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           78806653                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             18358586                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1255345                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             73158127                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1039322                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              4450575                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1370784                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              6620603                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        98602                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          620629                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        26630                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1894                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads        12495                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      3730589                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      1012016                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1894                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       457755                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        973253                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 42084544                       # num instructions consuming a value
system.cpu2.iew.wb_count                     72053259                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.823419                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 34653231                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.242365                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      72101128                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                93198940                       # number of integer regfile reads
system.cpu2.int_regfile_writes               48297785                       # number of integer regfile writes
system.cpu2.ipc                              0.215919                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.215919                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2100755      2.82%      2.82% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             47136465     63.34%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  47      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   90      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.17% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19714979     26.49%     92.66% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5461124      7.34%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              74413472                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1537370                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.020660                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 326493     21.24%     21.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     21.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     21.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     21.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     21.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     21.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     21.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     21.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     21.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     21.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     21.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     21.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     21.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     21.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     21.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     21.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     21.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     21.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     21.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     21.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     21.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     21.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     21.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     21.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     21.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     21.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     21.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     21.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     21.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     21.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     21.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     21.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     21.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     21.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     21.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     21.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     21.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     21.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     21.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     21.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     21.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     21.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     21.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                961375     62.53%     83.77% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               249498     16.23%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              73850071                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         445028939                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     72053247                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         92373025                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  75143875                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 74413472                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3662778                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       13565116                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           129308                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        511357                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      7121126                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    294535345                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.252647                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.728944                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          248798539     84.47%     84.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           29315211      9.95%     94.42% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            9789647      3.32%     97.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3349484      1.14%     98.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            2039430      0.69%     99.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             495976      0.17%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             498255      0.17%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             147039      0.05%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             101764      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      294535345                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.250304                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          8225173                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1131171                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            19592735                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            7093444                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    218                       # number of misc regfile reads
system.cpu2.numCycles                       297292395                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1898705971                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              205416972                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             43494649                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               6189819                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                18749295                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               3024781                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                27220                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            104710515                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              82047452                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           54968975                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 39999272                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              19603435                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1370784                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             28967480                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                11474326                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       104710503                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         31542                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               844                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 13095844                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           842                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   368791219                       # The number of ROB reads
system.cpu2.rob.rob_writes                  160295908                       # The number of ROB writes
system.cpu2.timesIdled                          67251                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            83.213611                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10121428                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            12163188                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1347196                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         14873785                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            518140                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         531129                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           12989                       # Number of indirect misses.
system.cpu3.branchPred.lookups               17145327                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        18940                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1050205                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           951554                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13567727                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1882895                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3151359                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        8390381                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58536759                       # Number of instructions committed
system.cpu3.commit.committedOps              59587175                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    262672470                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.226850                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.959517                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    238407002     90.76%     90.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     12106580      4.61%     95.37% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4324037      1.65%     97.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3388362      1.29%     98.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       819421      0.31%     98.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       424230      0.16%     98.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1034160      0.39%     99.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       285783      0.11%     99.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1882895      0.72%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    262672470                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              865278                       # Number of function calls committed.
system.cpu3.commit.int_insts                 56835989                       # Number of committed integer instructions.
system.cpu3.commit.loads                     14730692                       # Number of loads committed
system.cpu3.commit.membars                    2100498                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2100498      3.53%      3.53% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        37243655     62.50%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       15780897     26.48%     92.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4461981      7.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59587175                       # Class of committed instruction
system.cpu3.commit.refs                      20242890                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58536759                       # Number of Instructions Simulated
system.cpu3.committedOps                     59587175                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.551999                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.551999                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            216081134                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               415345                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9569582                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              71152885                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                12961566                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 31967868                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                952504                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1052477                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2414745                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   17145327                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 12422716                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    249077833                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               237887                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      74273031                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2696292                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.064345                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          13951837                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10639568                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.278741                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         264377817                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.284915                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.703924                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               215864255     81.65%     81.65% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                30960320     11.71%     93.36% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                10120207      3.83%     97.19% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 6129180      2.32%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  934149      0.35%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  218383      0.08%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  151116      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     197      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           264377817                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                        2081438                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1000438                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                14775028                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.246040                       # Inst execution rate
system.cpu3.iew.exec_refs                    22581476                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5741411                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              172381738                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             16963299                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1051152                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           989838                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5992900                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           67956252                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             16840065                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           957473                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             65559644                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                891766                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              4649714                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                952504                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              6881808                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        95746                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          519412                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        22529                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1173                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads        10682                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2232607                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       480702                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1173                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       254485                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        745953                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 38820020                       # num instructions consuming a value
system.cpu3.iew.wb_count                     64636701                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.825147                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 32032237                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.242576                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      64677956                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                83121241                       # number of integer regfile reads
system.cpu3.int_regfile_writes               43613066                       # number of integer regfile writes
system.cpu3.ipc                              0.219684                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.219684                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2100713      3.16%      3.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             41548159     62.46%     65.62% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  46      0.00%     65.62% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   90      0.00%     65.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.62% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            18124403     27.25%     92.87% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4743694      7.13%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              66517117                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1539037                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.023137                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 331002     21.51%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     21.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                950984     61.79%     83.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               257047     16.70%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              65955425                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         399070280                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     64636689                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         76326145                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  64804513                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 66517117                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            3151739                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        8369076                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           119220                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           380                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3631573                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    264377817                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.251599                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.734890                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          223671169     84.60%     84.60% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           26424790     10.00%     94.60% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8179758      3.09%     97.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2929116      1.11%     98.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1975507      0.75%     99.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             473070      0.18%     99.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             485556      0.18%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             146059      0.06%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              92792      0.04%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      264377817                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.249633                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          6901950                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          780190                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            16963299                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5992900                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    215                       # number of misc regfile reads
system.cpu3.numCycles                       266459255                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1929539001                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              186801188                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             39875660                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               7075053                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                14798250                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2549502                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                19703                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             89265836                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              70056005                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           47188091                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 32079562                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              19817966                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                952504                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             29711524                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 7312431                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        89265824                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         34789                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               945                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 14216497                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           940                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   328765961                       # The number of ROB reads
system.cpu3.rob.rob_writes                  137663999                       # The number of ROB writes
system.cpu3.timesIdled                          47734                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7162528                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      14169964                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1024286                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       233347                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     52791275                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      8638115                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    106332697                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8871462                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1098007552500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3297463                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3999724                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3007598                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              920                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            640                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3863526                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3863498                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3297463                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            86                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     21330918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               21330918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    714283840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               714283840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1385                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7162635                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7162635    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7162635                       # Request fanout histogram
system.membus.respLayer1.occupancy        38469412250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         32002651755                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                273                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          137                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    6927012791.970803                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   45090192512.194618                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          133     97.08%     97.08% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.73%     97.81% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.73%     98.54% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.73%     99.27% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::4.5e+11-5e+11            1      0.73%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        42500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 463382224500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            137                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   149006800000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 949000752500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1098007552500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     14622168                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14622168                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     14622168                       # number of overall hits
system.cpu2.icache.overall_hits::total       14622168                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        87822                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         87822                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        87822                       # number of overall misses
system.cpu2.icache.overall_misses::total        87822                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   2721056000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2721056000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   2721056000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2721056000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     14709990                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14709990                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     14709990                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14709990                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.005970                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.005970                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.005970                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.005970                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 30983.762611                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 30983.762611                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 30983.762611                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 30983.762611                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          351                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    58.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        77120                       # number of writebacks
system.cpu2.icache.writebacks::total            77120                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst        10670                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        10670                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst        10670                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        10670                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        77152                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        77152                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        77152                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        77152                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   2411945000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   2411945000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   2411945000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   2411945000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.005245                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005245                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.005245                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005245                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 31262.248548                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 31262.248548                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 31262.248548                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 31262.248548                       # average overall mshr miss latency
system.cpu2.icache.replacements                 77120                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     14622168                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14622168                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        87822                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        87822                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   2721056000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2721056000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     14709990                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14709990                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.005970                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.005970                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 30983.762611                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 30983.762611                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst        10670                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        10670                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        77152                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        77152                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   2411945000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   2411945000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.005245                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005245                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 31262.248548                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 31262.248548                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1098007552500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.989398                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           14520057                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            77120                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           188.278747                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        360685000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.989398                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999669                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999669                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         29497132                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        29497132                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1098007552500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     17343135                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17343135                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     17343135                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17343135                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5031443                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5031443                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5031443                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5031443                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 639806345732                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 639806345732                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 639806345732                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 639806345732                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     22374578                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22374578                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     22374578                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22374578                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.224873                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.224873                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.224873                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.224873                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 127161.600704                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 127161.600704                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 127161.600704                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 127161.600704                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      9795274                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       285068                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           102313                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3245                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    95.738313                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    87.848382                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1378007                       # number of writebacks
system.cpu2.dcache.writebacks::total          1378007                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4067119                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4067119                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4067119                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4067119                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       964324                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       964324                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       964324                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       964324                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 118477693843                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 118477693843                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 118477693843                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 118477693843                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.043099                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.043099                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.043099                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.043099                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 122860.878546                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 122860.878546                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 122860.878546                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 122860.878546                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1378007                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     14461387                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14461387                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2882429                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2882429                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 297392615000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 297392615000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17343816                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17343816                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.166193                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.166193                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 103174.307156                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 103174.307156                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2343298                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2343298                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       539131                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       539131                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  60865841500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  60865841500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031085                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031085                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 112896.200552                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 112896.200552                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2881748                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2881748                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      2149014                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2149014                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 342413730732                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 342413730732                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5030762                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5030762                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.427175                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.427175                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 159335.272237                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 159335.272237                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1723821                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1723821                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       425193                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       425193                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  57611852343                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  57611852343                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084519                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084519                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 135495.768611                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 135495.768611                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          322                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          322                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          253                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          253                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      6502000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      6502000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          575                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          575                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.440000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.440000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 25699.604743                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 25699.604743                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          126                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          126                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          127                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          127                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      3895500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      3895500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.220870                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.220870                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 30673.228346                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30673.228346                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          213                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          213                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          165                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          165                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       785500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       785500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          378                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          378                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.436508                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.436508                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  4760.606061                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  4760.606061                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          160                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          160                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       660500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       660500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.423280                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.423280                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4128.125000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4128.125000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       528000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       528000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       493000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       493000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       634826                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         634826                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       415409                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       415409                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  46914695500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  46914695500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1050235                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1050235                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.395539                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.395539                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 112936.155692                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 112936.155692                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       415409                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       415409                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  46499286500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  46499286500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.395539                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.395539                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 111936.155692                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 111936.155692                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1098007552500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.194788                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           19357440                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1379615                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.031045                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        360696500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.194788                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.912337                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.912337                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         48231179                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        48231179                       # Number of data accesses
system.cpu3.numPwrStateTransitions                249                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          125                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean      7715285492                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   47166942942.249939                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          121     96.80%     96.80% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.80%     97.60% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.80%     98.40% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.80%     99.20% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::4.5e+11-5e+11            1      0.80%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        62500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 463382453000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            125                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   133596866000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 964410686500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1098007552500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     12365207                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12365207                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     12365207                       # number of overall hits
system.cpu3.icache.overall_hits::total       12365207                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        57509                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         57509                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        57509                       # number of overall misses
system.cpu3.icache.overall_misses::total        57509                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1946773500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1946773500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1946773500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1946773500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     12422716                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12422716                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     12422716                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12422716                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.004629                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004629                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.004629                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004629                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 33851.631918                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 33851.631918                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 33851.631918                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 33851.631918                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           55                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        51781                       # number of writebacks
system.cpu3.icache.writebacks::total            51781                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         5696                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         5696                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         5696                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         5696                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        51813                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        51813                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        51813                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        51813                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1754956000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1754956000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1754956000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1754956000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.004171                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.004171                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.004171                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.004171                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 33870.959026                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 33870.959026                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 33870.959026                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 33870.959026                       # average overall mshr miss latency
system.cpu3.icache.replacements                 51781                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     12365207                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12365207                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        57509                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        57509                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1946773500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1946773500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     12422716                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12422716                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.004629                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004629                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 33851.631918                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 33851.631918                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         5696                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         5696                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        51813                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        51813                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1754956000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1754956000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.004171                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.004171                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 33870.959026                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 33870.959026                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1098007552500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.989259                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           11947732                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            51781                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           230.735830                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        367315000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.989259                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999664                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999664                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         24897245                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        24897245                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1098007552500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     15463019                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15463019                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     15463019                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15463019                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4941062                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4941062                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4941062                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4941062                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 633456998438                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 633456998438                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 633456998438                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 633456998438                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     20404081                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20404081                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     20404081                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20404081                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.242160                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.242160                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.242160                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.242160                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 128202.600663                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 128202.600663                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 128202.600663                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 128202.600663                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      9587236                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       303930                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            99332                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3498                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    96.517094                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    86.886792                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1256706                       # number of writebacks
system.cpu3.dcache.writebacks::total          1256706                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      4041787                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      4041787                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      4041787                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      4041787                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       899275                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       899275                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       899275                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       899275                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 112638550686                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 112638550686                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 112638550686                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 112638550686                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.044073                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.044073                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.044073                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.044073                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 125254.844943                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 125254.844943                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 125254.844943                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 125254.844943                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1256706                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     13075420                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13075420                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2867109                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2867109                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 298071148500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 298071148500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     15942529                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15942529                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.179840                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.179840                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 103962.265997                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 103962.265997                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2354249                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2354249                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       512860                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       512860                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  59380972000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  59380972000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.032169                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.032169                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 115783.980034                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 115783.980034                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2387599                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2387599                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      2073953                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2073953                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 335385849938                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 335385849938                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      4461552                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4461552                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.464850                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.464850                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 161713.331950                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 161713.331950                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1687538                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1687538                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       386415                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       386415                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  53257578686                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  53257578686                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.086610                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.086610                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 137824.822240                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 137824.822240                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          336                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          336                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          245                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          245                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      6743500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      6743500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          581                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          581                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.421687                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.421687                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 27524.489796                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 27524.489796                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          120                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          120                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          125                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          125                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3805000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3805000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.215146                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.215146                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data        30440                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total        30440                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          221                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          221                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          174                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          174                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1042500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1042500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          395                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          395                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.440506                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.440506                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  5991.379310                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5991.379310                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          163                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          163                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       904500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       904500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.412658                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.412658                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5549.079755                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5549.079755                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       450500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       450500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       425500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       425500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       691192                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         691192                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       359013                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       359013                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  39698294000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  39698294000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1050205                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1050205                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.341850                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.341850                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 110576.201976                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 110576.201976                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       359012                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       359012                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  39339281000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  39339281000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.341849                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.341849                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 109576.507192                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 109576.507192                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1098007552500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           26.705421                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           17411968                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1258135                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.839507                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        367326500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    26.705421                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.834544                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.834544                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         44168684                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        44168684                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 20                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       539315850                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   755951709.243206                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       150000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1819888000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1092614394000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5393158500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1098007552500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    207548028                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       207548028                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    207548028                       # number of overall hits
system.cpu0.icache.overall_hits::total      207548028                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     29527558                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      29527558                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     29527558                       # number of overall misses
system.cpu0.icache.overall_misses::total     29527558                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 434391272998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 434391272998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 434391272998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 434391272998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    237075586                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    237075586                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    237075586                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    237075586                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.124549                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.124549                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.124549                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.124549                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 14711.384971                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14711.384971                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 14711.384971                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14711.384971                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1784                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               65                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    27.446154                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26388555                       # number of writebacks
system.cpu0.icache.writebacks::total         26388555                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3138970                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3138970                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3138970                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3138970                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26388588                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26388588                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26388588                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26388588                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 366466052498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 366466052498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 366466052498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 366466052498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.111309                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.111309                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.111309                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.111309                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13887.292965                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13887.292965                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13887.292965                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13887.292965                       # average overall mshr miss latency
system.cpu0.icache.replacements              26388555                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    207548028                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      207548028                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     29527558                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     29527558                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 434391272998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 434391272998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    237075586                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    237075586                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.124549                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.124549                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 14711.384971                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14711.384971                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3138970                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3138970                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26388588                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26388588                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 366466052498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 366466052498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.111309                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.111309                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13887.292965                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13887.292965                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1098007552500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999951                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          233935172                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26388555                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.865024                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999951                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        500539759                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       500539759                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1098007552500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    491796891                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       491796891                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    491796891                       # number of overall hits
system.cpu0.dcache.overall_hits::total      491796891                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     35517927                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      35517927                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     35517927                       # number of overall misses
system.cpu0.dcache.overall_misses::total     35517927                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1454809764774                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1454809764774                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1454809764774                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1454809764774                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    527314818                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    527314818                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    527314818                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    527314818                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.067356                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.067356                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.067356                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.067356                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 40959.872595                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 40959.872595                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 40959.872595                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 40959.872595                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     24429363                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       318555                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           440727                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3351                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    55.429695                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    95.062668                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     22476635                       # number of writebacks
system.cpu0.dcache.writebacks::total         22476635                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     13505735                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     13505735                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     13505735                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     13505735                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     22012192                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     22012192                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     22012192                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     22012192                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 510154308953                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 510154308953                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 510154308953                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 510154308953                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041744                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041744                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041744                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041744                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 23175.988514                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23175.988514                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 23175.988514                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23175.988514                       # average overall mshr miss latency
system.cpu0.dcache.replacements              22476635                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    354380608                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      354380608                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     26681782                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     26681782                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 872506626000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 872506626000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    381062390                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    381062390                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.070019                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.070019                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 32700.463035                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32700.463035                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7430221                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7430221                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19251561                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19251561                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 379076120000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 379076120000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.050521                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050521                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 19690.669240                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19690.669240                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    137416283                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     137416283                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8836145                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8836145                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 582303138774                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 582303138774                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    146252428                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    146252428                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.060417                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.060417                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 65900.133913                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 65900.133913                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6075514                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6075514                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2760631                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2760631                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 131078188953                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 131078188953                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018876                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018876                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 47481.242134                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 47481.242134                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2348                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2348                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1811                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1811                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11664000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11664000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.435441                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.435441                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6440.640530                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6440.640530                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1740                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1740                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           71                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           71                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1323500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1323500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.017071                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.017071                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 18640.845070                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18640.845070                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3735                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3735                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          310                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          310                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      3323500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3323500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4045                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4045                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.076638                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.076638                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10720.967742                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10720.967742                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          302                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          302                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      3025500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      3025500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.074660                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.074660                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 10018.211921                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 10018.211921                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        22000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        22000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        18000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        18000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       584710                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         584710                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       465733                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       465733                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  52855051500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  52855051500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1050443                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1050443                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.443368                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.443368                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 113487.881469                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 113487.881469                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       465733                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       465733                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  52389318500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  52389318500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.443368                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.443368                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 112487.881469                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 112487.881469                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1098007552500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.992930                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          514866023                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         22477724                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.905612                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.992930                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999779                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999779                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1079224686                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1079224686                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1098007552500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            25683222                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            19773286                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               55563                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              128496                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               59741                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              124403                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               38672                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              118520                       # number of demand (read+write) hits
system.l2.demand_hits::total                 45981903                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           25683222                       # number of overall hits
system.l2.overall_hits::.cpu0.data           19773286                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              55563                       # number of overall hits
system.l2.overall_hits::.cpu1.data             128496                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              59741                       # number of overall hits
system.l2.overall_hits::.cpu2.data             124403                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              38672                       # number of overall hits
system.l2.overall_hits::.cpu3.data             118520                       # number of overall hits
system.l2.overall_hits::total                45981903                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            705364                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2702960                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             21043                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1328644                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             17411                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1253779                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             13141                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1138436                       # number of demand (read+write) misses
system.l2.demand_misses::total                7180778                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           705364                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2702960                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            21043                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1328644                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            17411                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1253779                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            13141                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1138436                       # number of overall misses
system.l2.overall_misses::total               7180778                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  55385547000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 276356649486                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1963302000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 168207206984                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1613708500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 160870666483                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1231928000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 148142170986                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     813771179439                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  55385547000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 276356649486                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1963302000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 168207206984                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1613708500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 160870666483                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1231928000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 148142170986                       # number of overall miss cycles
system.l2.overall_miss_latency::total    813771179439                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26388586                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        22476246                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           76606                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1457140                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           77152                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1378182                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           51813                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1256956                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             53162681                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26388586                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       22476246                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          76606                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1457140                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          77152                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1378182                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          51813                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1256956                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            53162681                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.026730                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.120259                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.274691                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.911816                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.225671                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.909734                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.253624                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.905709                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.135072                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.026730                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.120259                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.274691                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.911816                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.225671                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.909734                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.253624                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.905709                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.135072                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 78520.518484                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 102242.226850                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93299.529535                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 126600.659758                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 92683.274941                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 128308.630535                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 93746.899018                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 130127.799003                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113326.324730                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 78520.518484                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 102242.226850                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93299.529535                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 126600.659758                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 92683.274941                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 128308.630535                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 93746.899018                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 130127.799003                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113326.324730                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3999726                       # number of writebacks
system.l2.writebacks::total                   3999726                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1525                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           2915                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           2359                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           3399                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           2203                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           3138                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           1633                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           2644                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               19816                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1525                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          2915                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          2359                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          3399                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          2203                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          3138                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          1633                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          2644                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              19816                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       703839                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2700045                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        18684                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1325245                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        15208                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1250641                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        11508                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1135792                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7160962                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       703839                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2700045                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        18684                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1325245                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        15208                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1250641                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        11508                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1135792                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7160962                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  48248953001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 249159644986                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1622722500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 154714328984                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1318288501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 148145602983                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1012876000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 136597863986                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 740820280941                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  48248953001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 249159644986                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1622722500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 154714328984                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1318288501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 148145602983                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1012876000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 136597863986                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 740820280941                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.026672                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.120129                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.243897                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.909484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.197117                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.907457                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.222106                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.903605                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.134699                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.026672                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.120129                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.243897                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.909484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.197117                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.907457                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.222106                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.903605                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.134699                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 68551.121778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92279.811998                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86850.915222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 116743.944692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 86683.883548                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 118455.738284                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 88014.946124                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 120266.619228                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 103452.620045                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 68551.121778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92279.811998                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86850.915222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 116743.944692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 86683.883548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 118455.738284                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 88014.946124                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 120266.619228                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103452.620045                       # average overall mshr miss latency
system.l2.replacements                       15739905                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6005779                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6005779                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6005779                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6005779                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     46712929                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         46712929                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     46712929                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     46712929                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              34                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              38                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              35                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  108                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            40                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                107                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       575500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data        28500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       726000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           41                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           58                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           55                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           61                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              215                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.975610                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.413793                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.309091                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.426230                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.497674                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 14387.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2541.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1676.470588                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  2346.153846                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6785.046729                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           40                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           24                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           107                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       811000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       484000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       342500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       531000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2168500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.975610                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.413793                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.309091                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.426230                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.497674                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20275                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20147.058824                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20423.076923                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20266.355140                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            31                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 72                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           72                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               96                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           79                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           41                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            168                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.911392                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.243902                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.277778                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.300000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.571429                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data         2950                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   307.291667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           72                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           96                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1427999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       203000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       102500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       186500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1919999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.911392                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.243902                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.277778                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.300000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.571429                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19833.319444                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20300                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20722.222222                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19999.989583                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1705630                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            40497                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            44419                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            47427                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1837973                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1519684                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         851589                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         795075                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         697150                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3863498                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 157008797986                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 107799364484                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 102017319483                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  90621590986                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  457447072939                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3225314                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       892086                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       839494                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       744577                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5701471                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.471174                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.954604                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.947088                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.936303                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.677632                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 103316.740840                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 126586.140126                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 128311.567441                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 129988.655219                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118402.306133                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data      1519684                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       851589                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       795075                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       697150                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3863498                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 141811957986                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  99283474484                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  94066569483                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  83650090986                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 418812092939                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.471174                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.954604                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.947088                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.936303                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.677632                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 93316.740840                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 116586.140126                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 118311.567441                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 119988.655219                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 108402.306133                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      25683222                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         55563                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         59741                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         38672                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           25837198                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       705364                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        21043                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        17411                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        13141                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           756959                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  55385547000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1963302000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1613708500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1231928000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  60194485500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26388586                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        76606                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        77152                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        51813                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26594157                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.026730                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.274691                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.225671                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.253624                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.028463                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 78520.518484                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93299.529535                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 92683.274941                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 93746.899018                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79521.460872                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1525                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         2359                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         2203                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         1633                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          7720                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       703839                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        18684                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        15208                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        11508                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       749239                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  48248953001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1622722500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1318288501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1012876000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  52202840002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.026672                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.243897                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.197117                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.222106                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.028173                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 68551.121778                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86850.915222                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 86683.883548                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 88014.946124                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69674.483045                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     18067656                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        87999                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        79984                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        71093                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          18306732                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1183276                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       477055                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       458704                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       441286                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2560321                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 119347851500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  60407842500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  58853347000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  57520580000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 296129621000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19250932                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       565054                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       538688                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       512379                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      20867053                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.061466                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.844264                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.851521                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.861249                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.122697                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 100862.226142                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 126626.578696                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 128303.539973                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 130347.620364                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 115661.130382                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         2915                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         3399                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         3138                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         2644                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        12096                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1180361                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       473656                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       455566                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       438642                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2548225                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 107347687000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  55430854500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  54079033500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  52947773000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 269805348000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.061314                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.838249                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.845695                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.856089                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.122117                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 90944.793161                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 117027.662481                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 118707.351953                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 120708.397737                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105879.719413                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           65                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           12                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            6                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              86                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           66                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           12                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            6                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            87                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.984848                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.988506                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           65                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           86                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1284499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       234500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        57500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       152999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1729498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.984848                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.988506                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19761.523077                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19541.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19166.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 25499.833333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20110.441860                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1098007552500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999906                       # Cycle average of tags in use
system.l2.tags.total_refs                   105861714                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  15739906                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.725689                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.636783                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.576641                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       27.267870                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.026543                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.266306                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.022766                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.153820                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.014405                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.034773                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.463075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.055885                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.426060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000415                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.019786                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000356                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.018028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000225                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.016168                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 439267414                       # Number of tag accesses
system.l2.tags.data_accesses                439267414                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1098007552500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      45045632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     172802880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1195776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      84815680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        973312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      80041024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        736512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      72690688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          458301504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     45045632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1195776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       973312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       736512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      47951232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    255982336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       255982336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         703838                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2700045                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          18684                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1325245                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          15208                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1250641                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          11508                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1135792                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7160961                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3999724                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3999724                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         41024884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        157378590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1089042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         77245079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           886435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         72896606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           670771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         66202357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             417393763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     41024884                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1089042                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       886435                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       670771                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         43671131                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      233133493                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            233133493                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      233133493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        41024884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       157378590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1089042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        77245079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          886435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        72896606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          670771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        66202357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            650527256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3731321.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    703838.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2422016.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     18684.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1321679.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     15208.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1246267.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     11508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1130788.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004264536750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       231039                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       231039                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13839582                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3515585                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7160961                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3999724                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7160961                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3999724                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 290973                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                268403                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            347065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            352126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            594023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            753512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            399973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            763596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            377111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            355191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            352606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            346657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           452115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           346306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           366277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           350548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           349392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           363490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            233304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            234374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            232904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            233602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            230273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            233132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            234456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           233016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           240310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           229894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           234322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           233976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           232892                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.13                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 316100139750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                34349940000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            444912414750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     46011.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                64761.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         7                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2719715                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1617916                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 39.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.36                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7160961                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3999724                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2539713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1573978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1050223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  525218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  197418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  149867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  165537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  179906                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  169507                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  125230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  74702                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  46188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  22544                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  18519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  16736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  14698                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  36550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  77558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 138071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 195958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 224950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 231462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 234305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 238029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 242155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 246490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 243846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 239486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 237581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 228706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 225652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 233993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  22182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  14505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  12395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  11111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  11416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  12331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  13637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  16260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  19685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  22996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  24439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  24435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  23805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  22852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  21645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  20387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  19847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  19427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  19868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  19848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  23096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  13231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     10                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6263650                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    108.320290                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    82.213257                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   147.805359                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4839813     77.27%     77.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1063368     16.98%     94.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       100046      1.60%     95.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        52126      0.83%     96.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        44821      0.72%     97.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        35131      0.56%     97.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18541      0.30%     98.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        14692      0.23%     98.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        95112      1.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6263650                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       231039                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.735166                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.117236                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    296.228110                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       231034    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        231039                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       231039                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.150092                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.140802                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.572856                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           214717     92.94%     92.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1554      0.67%     93.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12078      5.23%     98.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2029      0.88%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              500      0.22%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              106      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               38      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               14      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        231039                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              439679232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                18622272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238803264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               458301504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            255982336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       400.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       217.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    417.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    233.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1098007538500                       # Total gap between requests
system.mem_ctrls.avgGap                      98381.73                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     45045632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    155009024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1195776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     84587456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       973312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     79761088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       736512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     72370432                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238803264                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 41024883.569733008742                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 141173003.452542304993                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1089041.689446849283                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 77037226.025820076466                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 886434.704191162717                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 72641656.988966852427                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 670771.342440288048                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 65910686.893931910396                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 217487815.503892004490                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       703838                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2700045                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        18684                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1325245                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        15208                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1250641                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        11508                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1135792                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3999724                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  19353091000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 139450021750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    834341250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  99208079000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    676523250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  95770950750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    527486500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  89091921250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 26726291295250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     27496.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     51647.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44655.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     74860.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     44484.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     76577.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     45836.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     78440.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6682033.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    40.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          21445511220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          11398548150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         20901571740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9761598360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     86675303520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     225744121830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     231534587040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       607461241860                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        553.239584                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 598967074250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  36664680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 462375798250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          23277006900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          12372003600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         28150142580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9715792860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     86675303520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     437955748830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      52830059040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       650976057330                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        592.870291                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 132665049000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  36664680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 928677823500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                245                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          123                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7657478491.869919                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   47545790991.295044                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          119     96.75%     96.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.81%     97.56% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.81%     98.37% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.81%     99.19% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      0.81%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        12500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 463382471500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            123                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   156137698000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 941869854500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1098007552500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14694833                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14694833                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14694833                       # number of overall hits
system.cpu1.icache.overall_hits::total       14694833                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        86081                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         86081                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        86081                       # number of overall misses
system.cpu1.icache.overall_misses::total        86081                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   3031573500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3031573500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   3031573500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3031573500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14780914                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14780914                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14780914                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14780914                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005824                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005824                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005824                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005824                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 35217.684506                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 35217.684506                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 35217.684506                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 35217.684506                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          340                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    42.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        76574                       # number of writebacks
system.cpu1.icache.writebacks::total            76574                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         9475                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         9475                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         9475                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         9475                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        76606                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        76606                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        76606                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        76606                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2715279500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2715279500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2715279500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2715279500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005183                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005183                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005183                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005183                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 35444.736705                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 35444.736705                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 35444.736705                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 35444.736705                       # average overall mshr miss latency
system.cpu1.icache.replacements                 76574                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14694833                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14694833                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        86081                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        86081                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   3031573500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3031573500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14780914                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14780914                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005824                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005824                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 35217.684506                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 35217.684506                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         9475                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         9475                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        76606                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        76606                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2715279500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2715279500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005183                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005183                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 35444.736705                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 35444.736705                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1098007552500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.989573                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14148672                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            76574                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           184.771228                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        353400000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.989573                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999674                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999674                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         29638434                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        29638434                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1098007552500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     18376504                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18376504                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     18376504                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18376504                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5209666                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5209666                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5209666                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5209666                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 649238232699                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 649238232699                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 649238232699                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 649238232699                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23586170                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23586170                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23586170                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23586170                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.220878                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.220878                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.220878                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.220878                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 124621.853435                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 124621.853435                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 124621.853435                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 124621.853435                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      9912185                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       275416                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           105134                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3279                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    94.281441                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    83.993901                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1457059                       # number of writebacks
system.cpu1.dcache.writebacks::total          1457059                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4197260                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4197260                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4197260                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4197260                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1012406                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1012406                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1012406                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1012406                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 122242784775                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 122242784775                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 122242784775                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 122242784775                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.042924                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.042924                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.042924                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.042924                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 120744.824482                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 120744.824482                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 120744.824482                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 120744.824482                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1457059                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15378013                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15378013                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2983103                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2983103                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 304884742500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 304884742500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18361116                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18361116                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.162469                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.162469                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 102203.893898                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 102203.893898                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2417630                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2417630                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       565473                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       565473                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  62565798000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  62565798000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030797                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030797                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 110643.298619                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 110643.298619                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2998491                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2998491                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2226563                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2226563                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 344353490199                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 344353490199                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5225054                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5225054                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.426132                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.426132                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 154656.971394                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 154656.971394                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1779630                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1779630                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       446933                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       446933                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  59676986775                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  59676986775                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.085537                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.085537                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 133525.577156                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 133525.577156                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          336                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          336                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          220                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          220                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6532500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6532500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          556                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          556                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.395683                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.395683                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 29693.181818                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 29693.181818                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          108                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          108                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          112                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          112                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      4079000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      4079000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.201439                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.201439                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 36419.642857                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36419.642857                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          211                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          211                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          179                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          179                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1206000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1206000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          390                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          390                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.458974                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.458974                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6737.430168                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6737.430168                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          177                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          177                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1055000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1055000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.453846                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.453846                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5960.451977                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5960.451977                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       446500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       446500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       420500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       420500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       603814                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         603814                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       446382                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       446382                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  50691654000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  50691654000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1050196                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1050196                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425046                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425046                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 113561.151659                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 113561.151659                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       446382                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       446382                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  50245272000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  50245272000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425046                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425046                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 112561.151659                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 112561.151659                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1098007552500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.032827                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20438459                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1458683                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.011584                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        353411500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.032827                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.907276                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.907276                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         50733335                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        50733335                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1098007552500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47463588                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10005505                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     47156657                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11740179                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1028                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           712                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1740                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           90                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           90                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5704668                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5704667                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26594159                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     20869430                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           87                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           87                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     79165728                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     67431365                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       229786                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4373406                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       231424                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4136297                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       155407                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3772346                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             159495759                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3377736960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2876984320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      9803520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    186508736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      9873408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    176396096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      6630016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    160874304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6804807360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        15746928                       # Total snoops (count)
system.tol2bus.snoopTraffic                 256345088                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         68910156                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.154853                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.427817                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               59385707     86.18%     86.18% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8913881     12.94%     99.11% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 189281      0.27%     99.39% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 306676      0.45%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 114611      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           68910156                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       106328829410                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2072369169                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         116907949                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1889863332                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          78615543                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       33749475758                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       39623501520                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2191173713                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         116172263                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1143660776000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 990903                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746168                       # Number of bytes of host memory used
host_op_rate                                   993690                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1557.61                       # Real time elapsed on the host
host_tick_rate                               29309816                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1543438968                       # Number of instructions simulated
sim_ops                                    1547780254                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.045653                       # Number of seconds simulated
sim_ticks                                 45653223500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.255371                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               15271873                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            15386445                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1622578                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         19035136                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             21531                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          35883                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           14352                       # Number of indirect misses.
system.cpu0.branchPred.lookups               19143973                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7066                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          2195                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1595559                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   7220037                       # Number of branches committed
system.cpu0.commit.bw_lim_events               342851                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          67526                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       25986607                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            26541246                       # Number of instructions committed
system.cpu0.commit.committedOps              26571921                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     78354988                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.339122                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.932369                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     63099064     80.53%     80.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      9909292     12.65%     93.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3019371      3.85%     97.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       787113      1.00%     98.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       634867      0.81%     98.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       416707      0.53%     99.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       123324      0.16%     99.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        22399      0.03%     99.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       342851      0.44%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     78354988                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2131                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               43976                       # Number of function calls committed.
system.cpu0.commit.int_insts                 26507809                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5565271                       # Number of loads committed
system.cpu0.commit.membars                      46130                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        46553      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        18164528     68.36%     68.54% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           4747      0.02%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1300      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           282      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           847      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           141      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          223      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5567066     20.95%     89.51% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2785596     10.48%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          400      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          222      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         26571921                       # Class of committed instruction
system.cpu0.commit.refs                       8353284                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   26541246                       # Number of Instructions Simulated
system.cpu0.committedOps                     26571921                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.377040                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.377040                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             30892293                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                27775                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            13348973                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              57831926                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7315156                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 41946521                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1597469                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                58354                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               611755                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   19143973                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  4717267                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     74231827                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                42077                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          462                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      66148144                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 136                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           11                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                3248978                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.213587                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6506269                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          15293404                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.738006                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          82363194                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.806324                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.782755                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                30660922     37.23%     37.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                39837372     48.37%     85.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 9589129     11.64%     97.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2070683      2.51%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   52684      0.06%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   14493      0.02%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   96646      0.12%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    9473      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   31792      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            82363194                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1870                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1345                       # number of floating regfile writes
system.cpu0.idleCycles                        7267660                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1842524                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                11944949                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.501673                       # Inst execution rate
system.cpu0.iew.exec_refs                    15401166                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4501367                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               23015518                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             10806874                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             43222                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1011768                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             5696219                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           52545572                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             10899799                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1137408                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             44965369                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 34845                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1898279                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1597469                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              2054015                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        72788                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            5372                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          133                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          221                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      5241603                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2908206                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           221                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       838059                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1004465                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 22189422                       # num instructions consuming a value
system.cpu0.iew.wb_count                     41595050                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.739797                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 16415668                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.464071                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      42517543                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                65241593                       # number of integer regfile reads
system.cpu0.int_regfile_writes               26070330                       # number of integer regfile writes
system.cpu0.ipc                              0.296117                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.296117                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            48271      0.10%      0.10% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             30311085     65.75%     65.85% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                5428      0.01%     65.86% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1370      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                282      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                853      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                141      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               223      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            11000185     23.86%     89.73% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4734249     10.27%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            416      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           258      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              46102777                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2214                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4407                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2173                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2255                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     376705                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.008171                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 300992     79.90%     79.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    62      0.02%     79.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     51      0.01%     79.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     79.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     79.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     79.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     79.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     79.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     79.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     79.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     79.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     79.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     79.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     79.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     79.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     79.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     79.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     79.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     79.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     79.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     79.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     79.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     79.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     79.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     79.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     79.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     79.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     79.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     79.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     79.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     79.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     79.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     79.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     79.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     79.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     79.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     79.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     79.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     79.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     79.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     79.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     79.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     79.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 49155     13.05%     92.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                26420      7.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                8      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              46428997                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         175180249                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     41592877                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         78517167                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  52425991                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 46102777                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             119581                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       25973653                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           239203                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         52055                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     15745685                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     82363194                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.559750                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.888247                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           49804823     60.47%     60.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           24063017     29.22%     89.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5762950      7.00%     96.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1312683      1.59%     98.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             955321      1.16%     99.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             121780      0.15%     99.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             266439      0.32%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              62455      0.08%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              13726      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       82363194                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.514363                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            48444                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            2102                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            10806874                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            5696219                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3952                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1509                       # number of misc regfile writes
system.cpu0.numCycles                        89630854                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1675601                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               25507200                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             16559559                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                197262                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 8929473                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                613225                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 1064                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             83403760                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              55640260                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           33650911                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 40527451                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                851891                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1597469                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              2161789                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                17091356                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1894                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        83401866                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       3639812                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             41381                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  1410291                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         41412                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   130550645                       # The number of ROB reads
system.cpu0.rob.rob_writes                  109125440                       # The number of ROB writes
system.cpu0.timesIdled                          76411                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1717                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.786297                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               15232973                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            15265596                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1551584                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18565791                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              9006                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          12411                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3405                       # Number of indirect misses.
system.cpu1.branchPred.lookups               18623793                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          993                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1877                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1524602                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7034346                       # Number of branches committed
system.cpu1.commit.bw_lim_events               333080                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          69911                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       25225242                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            25423286                       # Number of instructions committed
system.cpu1.commit.committedOps              25456496                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     74471492                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.341829                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.934875                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     59830072     80.34%     80.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9526609     12.79%     93.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2865150      3.85%     96.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       823060      1.11%     98.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       559273      0.75%     98.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       397319      0.53%     99.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       116423      0.16%     99.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        20506      0.03%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       333080      0.45%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     74471492                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               11427                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25396351                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5399268                       # Number of loads committed
system.cpu1.commit.membars                      49853                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        49853      0.20%      0.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        17625217     69.24%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            140      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             280      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     69.43% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5401145     21.22%     90.65% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2379861      9.35%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         25456496                       # Class of committed instruction
system.cpu1.commit.refs                       7781006                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   25423286                       # Number of Instructions Simulated
system.cpu1.committedOps                     25456496                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.139657                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.139657                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             29490269                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                27213                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13302215                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              55817443                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5902486                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40864808                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1525532                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                63761                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               578581                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   18623793                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  4596775                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     71760261                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                27899                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      63909222                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                3105028                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.233321                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5048901                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          15241979                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.800663                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          78361676                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.818794                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.772054                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                28100650     35.86%     35.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                38974199     49.74%     85.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 9126211     11.65%     97.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2007295      2.56%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   31469      0.04%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    7987      0.01%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   78513      0.10%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    6174      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   29178      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            78361676                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1458734                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1766005                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11659584                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.542372                       # Inst execution rate
system.cpu1.iew.exec_refs                    14507510                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3934458                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               22733214                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10503946                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             40275                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           968152                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5057095                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           50669560                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10573052                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1067281                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             43292353                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 30051                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1285447                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1525532                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1441215                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        44946                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads              99                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5104678                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2675357                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            10                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       771436                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        994569                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21614466                       # num instructions consuming a value
system.cpu1.iew.wb_count                     40058084                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.740144                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 15997817                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.501853                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      40950848                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                62766923                       # number of integer regfile reads
system.cpu1.int_regfile_writes               25335403                       # number of integer regfile writes
system.cpu1.ipc                              0.318506                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.318506                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            50774      0.11%      0.11% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             29528893     66.57%     66.68% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 405      0.00%     66.68% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  280      0.00%     66.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.68% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.68% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10667449     24.05%     90.73% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4111833      9.27%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              44359634                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     342686                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007725                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 301192     87.89%     87.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     87.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     87.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     87.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     87.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     87.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     87.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     87.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     87.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     87.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     87.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     87.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     87.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     87.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     87.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     87.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     87.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     87.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     87.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     87.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     87.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     87.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     87.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     87.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     87.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     87.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     87.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     87.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     87.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     87.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     87.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     87.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     87.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     87.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     87.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     87.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     87.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     87.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     87.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     87.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     87.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     87.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     87.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 39787     11.61%     99.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1707      0.50%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              44651546                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         167651411                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     40058084                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         75882633                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  50549743                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 44359634                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             119817                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       25213064                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           227781                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         49906                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     15216754                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     78361676                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.566088                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.890678                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           47041276     60.03%     60.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           23101849     29.48%     89.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5604874      7.15%     96.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1269183      1.62%     98.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             910144      1.16%     99.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              94182      0.12%     99.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             264960      0.34%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              62422      0.08%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              12786      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       78361676                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.555743                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads            47050                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            1418                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10503946                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5057095                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    921                       # number of misc regfile reads
system.cpu1.numCycles                        79820410                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    11395568                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               24594494                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             16015777                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                192932                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7449641                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                557993                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 1066                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             80371565                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              53662316                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           32743795                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 39488342                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 36220                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1525532                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              1281891                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16728018                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        80371565                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       4021776                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             39396                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  1170666                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         39428                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   124814352                       # The number of ROB reads
system.cpu1.rob.rob_writes                  105253826                       # The number of ROB writes
system.cpu1.timesIdled                          16011                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.632886                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               15462164                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            15519137                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1345335                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         17782036                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              8547                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          13075                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4528                       # Number of indirect misses.
system.cpu2.branchPred.lookups               17838286                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1057                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1880                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1322956                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   7067198                       # Number of branches committed
system.cpu2.commit.bw_lim_events               422104                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          75533                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       24169050                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25405865                       # Number of instructions committed
system.cpu2.commit.committedOps              25441802                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     73844542                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.344532                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.976539                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     59709982     80.86%     80.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9219034     12.48%     93.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2479016      3.36%     96.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       977698      1.32%     98.02% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       395362      0.54%     98.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       496856      0.67%     99.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       122348      0.17%     99.40% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        22142      0.03%     99.43% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       422104      0.57%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     73844542                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               11563                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25378051                       # Number of committed integer instructions.
system.cpu2.commit.loads                      5455223                       # Number of loads committed
system.cpu2.commit.membars                      53910                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        53910      0.21%      0.21% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        17712716     69.62%     69.83% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            140      0.00%     69.83% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             280      0.00%     69.83% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     69.83% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     69.83% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     69.83% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     69.83% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     69.83% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     69.83% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     69.83% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     69.83% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     69.83% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     69.83% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     69.83% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     69.83% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     69.83% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     69.83% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     69.83% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     69.83% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     69.83% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     69.83% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     69.83% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     69.83% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     69.83% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     69.83% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     69.83% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     69.83% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     69.83% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     69.83% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     69.83% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.83% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.83% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     69.83% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     69.83% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     69.83% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.83% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.83% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     69.83% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     69.83% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     69.83% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.83% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     69.83% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.83% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     69.83% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     69.83% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     69.83% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5457103     21.45%     91.28% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2217653      8.72%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         25441802                       # Class of committed instruction
system.cpu2.commit.refs                       7674756                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25405865                       # Number of Instructions Simulated
system.cpu2.committedOps                     25441802                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.106110                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.106110                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             29910449                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                22805                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            13554515                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              54140865                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 6328180                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 39367933                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1323988                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                51711                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               597491                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   17838286                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  5405149                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     70331674                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                33068                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           36                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      61825471                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2692734                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.226049                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           5849960                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          15470711                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.783460                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          77528041                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.800737                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.766689                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                28786930     37.13%     37.13% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                37597214     48.49%     85.63% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 9414040     12.14%     97.77% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1577678      2.03%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   26511      0.03%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   10795      0.01%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   74632      0.10%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    8492      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   31749      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            77528041                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        1385360                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1541977                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11497866                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.541388                       # Inst execution rate
system.cpu2.iew.exec_refs                    14248309                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   3655700                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               22857231                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             10414129                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             43538                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           747846                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             4520930                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           49597600                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             10592609                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           942060                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             42722786                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 35953                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1436025                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1323988                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1603971                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        62545                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads              99                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4958906                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2301397                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            13                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       589624                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        952353                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 21459996                       # num instructions consuming a value
system.cpu2.iew.wb_count                     39563859                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.735903                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 15792476                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.501358                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      40387537                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                61788766                       # number of integer regfile reads
system.cpu2.int_regfile_writes               25209703                       # number of integer regfile writes
system.cpu2.ipc                              0.321946                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.321946                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            54931      0.13%      0.13% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             29172253     66.81%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 817      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  280      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.94% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10684430     24.47%     91.41% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            3752135      8.59%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              43664846                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     400797                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.009179                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 341333     85.16%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     85.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 58416     14.57%     99.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1048      0.26%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              44010712                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         165494770                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     39563859                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         73753410                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  49468172                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 43664846                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             129428                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       24155798                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           236240                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         53895                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     14288340                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     77528041                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.563214                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.907465                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           47090018     60.74%     60.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           22348224     28.83%     89.57% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            5428946      7.00%     96.57% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1144688      1.48%     98.04% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1036479      1.34%     99.38% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              91285      0.12%     99.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             310010      0.40%     99.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              64863      0.08%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              13528      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       77528041                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.553326                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads            53941                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            2877                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            10414129                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            4520930                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1021                       # number of misc regfile reads
system.cpu2.numCycles                        78913401                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    12301943                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               24871602                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             16127943                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                199325                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7667715                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                664113                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 1227                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             77874198                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              52175880                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           32372860                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 38233568                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 32942                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1323988                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              1384448                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                16244917                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        77874198                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       4046720                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             43019                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  1198059                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         43072                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   123026153                       # The number of ROB reads
system.cpu2.rob.rob_writes                  102905360                       # The number of ROB writes
system.cpu2.timesIdled                          15765                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.721265                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               14506967                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            14547516                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           990779                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15840449                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits              9600                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          12116                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2516                       # Number of indirect misses.
system.cpu3.branchPred.lookups               15898340                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          989                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          2040                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           965628                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   7050426                       # Number of branches committed
system.cpu3.commit.bw_lim_events               713475                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          76557                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       20736437                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25140171                       # Number of instructions committed
system.cpu3.commit.committedOps              25176632                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     70235131                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.358462                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.100059                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     57656446     82.09%     82.09% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      8090188     11.52%     93.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1849193      2.63%     96.24% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       928163      1.32%     97.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       268123      0.38%     97.95% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       581981      0.83%     98.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       119562      0.17%     98.94% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        28000      0.04%     98.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       713475      1.02%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     70235131                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               11569                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25111793                       # Number of committed integer instructions.
system.cpu3.commit.loads                      5419945                       # Number of loads committed
system.cpu3.commit.membars                      54636                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        54636      0.22%      0.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        17668956     70.18%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            140      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             280      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5421985     21.54%     91.93% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2030635      8.07%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25176632                       # Class of committed instruction
system.cpu3.commit.refs                       7452620                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25140171                       # Number of Instructions Simulated
system.cpu3.committedOps                     25176632                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.972326                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.972326                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             30270385                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                25372                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            12919724                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              49514262                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 6428690                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 35078051                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                966683                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                60019                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               587962                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   15898340                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  6001615                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     65896025                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                34616                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           61                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      55938850                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1983668                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.212759                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           6443848                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          14516567                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.748598                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          73331771                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.765527                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.760020                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                29342456     40.01%     40.01% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                33359564     45.49%     85.50% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 9499956     12.95%     98.46% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1006125      1.37%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   25532      0.03%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    7748      0.01%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   48778      0.07%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    6835      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   34777      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            73331771                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        1393018                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1132927                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                10843017                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.539967                       # Inst execution rate
system.cpu3.iew.exec_refs                    13443333                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   3342780                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               23148662                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              9724344                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             40787                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           477765                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             3873955                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           45900015                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             10100553                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           748596                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             40348933                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 60116                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1364074                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                966683                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              1541872                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        78164                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads              85                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           36                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      4304399                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      1841280                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       363497                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        769430                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 20723109                       # num instructions consuming a value
system.cpu3.iew.wb_count                     37468184                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.723656                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 14996398                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.501416                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      38118185                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                58401840                       # number of integer regfile reads
system.cpu3.int_regfile_writes               23908993                       # number of integer regfile writes
system.cpu3.ipc                              0.336437                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.336437                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            55681      0.14%      0.14% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             27461166     66.82%     66.95% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 323      0.00%     66.96% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  280      0.00%     66.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     66.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     66.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     66.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     66.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     66.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     66.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     66.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     66.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     66.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     66.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     66.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     66.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     66.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     66.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     66.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     66.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     66.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     66.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     66.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     66.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     66.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     66.96% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            10186424     24.79%     91.74% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            3393655      8.26%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              41097529                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     520262                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.012659                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 424173     81.53%     81.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     81.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     81.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     81.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     81.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     81.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     81.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     81.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     81.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     81.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     81.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     81.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     81.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     81.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     81.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     81.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     81.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     81.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     81.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     81.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     81.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     81.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     81.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     81.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     81.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     81.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     81.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     81.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     81.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     81.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     81.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     81.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     81.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     81.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     81.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     81.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     81.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     81.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     81.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     81.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     81.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     81.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     81.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     81.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     81.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     81.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 95088     18.28%     99.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1001      0.19%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              41562110                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         156264070                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     37468184                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         66623408                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  45775793                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 41097529                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             124222                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       20723383                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           216979                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         47665                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     11951594                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     73331771                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.560433                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.950167                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           45542237     62.10%     62.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           20210232     27.56%     89.66% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            4840929      6.60%     96.27% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1003464      1.37%     97.63% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1114840      1.52%     99.15% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             116134      0.16%     99.31% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             393421      0.54%     99.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              89621      0.12%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              20893      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       73331771                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.549985                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads            51313                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            1957                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             9724344                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            3873955                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1045                       # number of misc regfile reads
system.cpu3.numCycles                        74724789                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    16489842                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               25085815                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             16065937                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                169509                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 7435675                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                609043                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1192                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             71294035                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              47870055                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           30150892                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 34294177                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 49826                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                966683                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              1298669                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                14084955                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        71294035                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       4250752                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             40260                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  1227930                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         40309                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   115428433                       # The number of ROB reads
system.cpu3.rob.rob_writes                   94922981                       # The number of ROB writes
system.cpu3.timesIdled                          15624                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2088519                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4144916                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       120278                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        37353                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2122997                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2035229                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4335097                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2072582                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  45653223500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1605948                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       930390                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1126316                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             4295                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3251                       # Transaction distribution
system.membus.trans_dist::ReadExReq            474670                       # Transaction distribution
system.membus.trans_dist::ReadExResp           474452                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1605949                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            45                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6225316                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6225316                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    192690560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               192690560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             6248                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2088210                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2088210    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2088210                       # Request fanout histogram
system.membus.respLayer1.occupancy        11063432500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             24.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          8368661539                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              18.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                944                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          473                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    13100970.401691                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   20442091.532229                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          473    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        23000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    101372500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            473                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    39456464500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   6196759000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  45653223500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      5388332                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         5388332                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      5388332                       # number of overall hits
system.cpu2.icache.overall_hits::total        5388332                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        16817                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         16817                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        16817                       # number of overall misses
system.cpu2.icache.overall_misses::total        16817                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1092665500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1092665500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1092665500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1092665500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      5405149                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      5405149                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      5405149                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      5405149                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.003111                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003111                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.003111                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003111                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 64973.865731                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 64973.865731                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 64973.865731                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 64973.865731                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         2453                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               29                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    84.586207                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        15810                       # number of writebacks
system.cpu2.icache.writebacks::total            15810                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1007                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1007                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1007                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1007                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        15810                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        15810                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        15810                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        15810                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1014352500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1014352500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1014352500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1014352500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002925                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002925                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002925                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002925                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 64158.918406                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 64158.918406                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 64158.918406                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 64158.918406                       # average overall mshr miss latency
system.cpu2.icache.replacements                 15810                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      5388332                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        5388332                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        16817                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        16817                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1092665500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1092665500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      5405149                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      5405149                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.003111                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003111                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 64973.865731                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 64973.865731                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1007                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1007                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        15810                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        15810                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1014352500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1014352500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002925                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002925                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 64158.918406                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 64158.918406                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  45653223500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            5583405                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            15842                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           352.443189                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         10826108                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        10826108                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  45653223500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      6929145                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         6929145                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      6929145                       # number of overall hits
system.cpu2.dcache.overall_hits::total        6929145                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5461947                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5461947                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5461947                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5461947                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 468120687222                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 468120687222                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 468120687222                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 468120687222                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     12391092                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     12391092                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     12391092                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     12391092                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.440796                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.440796                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.440796                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.440796                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 85705.827468                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 85705.827468                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 85705.827468                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 85705.827468                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1534430                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      4154858                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            19178                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets          46474                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    80.009907                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    89.401773                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       497425                       # number of writebacks
system.cpu2.dcache.writebacks::total           497425                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4961065                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4961065                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4961065                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4961065                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       500882                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       500882                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       500882                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       500882                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  55558922937                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  55558922937                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  55558922937                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  55558922937                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.040423                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.040423                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.040423                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.040423                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 110922.179150                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 110922.179150                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 110922.179150                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 110922.179150                       # average overall mshr miss latency
system.cpu2.dcache.replacements                497425                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      5499397                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        5499397                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      4692764                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      4692764                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 408186424500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 408186424500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10192161                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10192161                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.460429                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.460429                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 86982.090832                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 86982.090832                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      4303320                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4303320                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       389444                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       389444                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  43526701000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  43526701000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.038210                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.038210                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 111766.264213                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 111766.264213                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1429748                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1429748                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       769183                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       769183                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  59934262722                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  59934262722                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2198931                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2198931                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.349799                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.349799                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 77919.380332                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 77919.380332                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       657745                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       657745                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       111438                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       111438                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  12032221937                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  12032221937                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.050678                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.050678                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 107972.342800                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 107972.342800                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        18709                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18709                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          681                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          681                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     21703000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     21703000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        19390                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        19390                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.035121                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.035121                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 31869.309838                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 31869.309838                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          136                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          136                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          545                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          545                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     16450000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     16450000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.028107                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.028107                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 30183.486239                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30183.486239                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        17788                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17788                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          831                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          831                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      7018500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      7018500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        18619                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18619                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.044632                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.044632                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8445.848375                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8445.848375                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          812                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          812                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      6278500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      6278500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.043611                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.043611                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7732.142857                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7732.142857                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       905500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       905500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       833500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       833500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          628                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            628                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1252                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1252                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     12193500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     12193500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1880                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1880                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.665957                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.665957                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  9739.217252                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  9739.217252                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1252                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1252                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     10941500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     10941500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.665957                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.665957                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  8739.217252                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  8739.217252                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45653223500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.523519                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7471620                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           501678                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.893258                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.523519                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.985110                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.985110                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         25363608                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        25363608                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1122                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          562                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    14752863.879004                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   29825007.814145                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          562    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        20000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    200589500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            562                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    37362114000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   8291109500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  45653223500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      5985089                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5985089                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      5985089                       # number of overall hits
system.cpu3.icache.overall_hits::total        5985089                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        16526                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         16526                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        16526                       # number of overall misses
system.cpu3.icache.overall_misses::total        16526                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1086238999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1086238999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1086238999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1086238999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      6001615                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      6001615                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      6001615                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      6001615                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002754                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002754                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002754                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002754                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 65729.093489                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 65729.093489                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 65729.093489                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 65729.093489                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         2380                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               31                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    76.774194                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        15535                       # number of writebacks
system.cpu3.icache.writebacks::total            15535                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          991                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          991                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          991                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          991                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        15535                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        15535                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        15535                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        15535                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1005913500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1005913500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1005913500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1005913500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002588                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002588                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002588                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002588                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 64751.432250                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 64751.432250                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 64751.432250                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 64751.432250                       # average overall mshr miss latency
system.cpu3.icache.replacements                 15535                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      5985089                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5985089                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        16526                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        16526                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1086238999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1086238999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      6001615                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      6001615                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002754                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002754                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 65729.093489                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 65729.093489                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          991                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          991                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        15535                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        15535                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1005913500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1005913500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002588                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002588                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 64751.432250                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 64751.432250                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  45653223500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            6469912                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            15567                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           415.617139                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         12018765                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        12018765                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  45653223500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      5914346                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         5914346                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      5914346                       # number of overall hits
system.cpu3.dcache.overall_hits::total        5914346                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      5603541                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5603541                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      5603541                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5603541                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 486690305238                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 486690305238                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 486690305238                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 486690305238                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     11517887                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     11517887                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     11517887                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     11517887                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.486508                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.486508                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.486508                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.486508                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 86854.063393                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 86854.063393                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 86854.063393                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 86854.063393                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1589519                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      5666505                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            19663                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets          62107                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    80.838072                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    91.237783                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       496072                       # number of writebacks
system.cpu3.dcache.writebacks::total           496072                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      5104004                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      5104004                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      5104004                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      5104004                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       499537                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       499537                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       499537                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       499537                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  56031091988                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  56031091988                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  56031091988                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  56031091988                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.043371                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.043371                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.043371                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.043371                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 112166.049738                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 112166.049738                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 112166.049738                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 112166.049738                       # average overall mshr miss latency
system.cpu3.dcache.replacements                496072                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4698972                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4698972                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      4807116                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      4807116                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 422503333500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 422503333500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      9506088                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9506088                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.505688                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.505688                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 87891.229065                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 87891.229065                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      4419014                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      4419014                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       388102                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       388102                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  43503391500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  43503391500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.040827                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.040827                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 112092.675379                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 112092.675379                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1215374                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1215374                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       796425                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       796425                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  64186971738                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  64186971738                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      2011799                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2011799                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.395877                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.395877                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 80593.868522                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 80593.868522                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       684990                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       684990                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       111435                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       111435                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  12527700488                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  12527700488                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.055391                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.055391                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 112421.595441                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 112421.595441                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        18746                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18746                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          849                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          849                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     28271000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     28271000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        19595                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        19595                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.043327                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.043327                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 33299.175501                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 33299.175501                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          173                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          173                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          676                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          676                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     18809500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     18809500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.034499                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.034499                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 27824.704142                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27824.704142                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        17957                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17957                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          675                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          675                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      5324000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      5324000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        18632                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        18632                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.036228                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.036228                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7887.407407                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7887.407407                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          658                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          658                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      4720000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      4720000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.035316                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.035316                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7173.252280                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7173.252280                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       780500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       780500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       726500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       726500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          651                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            651                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1389                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1389                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     15182499                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     15182499                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         2040                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         2040                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.680882                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.680882                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 10930.524838                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 10930.524838                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1389                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1389                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     13793499                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     13793499                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.680882                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.680882                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  9930.524838                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  9930.524838                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45653223500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.293912                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            6455961                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           500470                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.899796                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.293912                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.977935                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.977935                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         23616753                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        23616753                       # Number of data accesses
system.cpu0.numPwrStateTransitions                352                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          176                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    4760730.113636                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   12141375.700220                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          176    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        40000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     69431000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            176                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    44815335000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    837888500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  45653223500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      4639816                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4639816                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4639816                       # number of overall hits
system.cpu0.icache.overall_hits::total        4639816                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        77450                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         77450                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        77450                       # number of overall misses
system.cpu0.icache.overall_misses::total        77450                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5527733995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5527733995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5527733995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5527733995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4717266                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4717266                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4717266                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4717266                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016418                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016418                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016418                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016418                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 71371.646159                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 71371.646159                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 71371.646159                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 71371.646159                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        19147                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              258                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    74.213178                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        72374                       # number of writebacks
system.cpu0.icache.writebacks::total            72374                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5074                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5074                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5074                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5074                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        72376                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        72376                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        72376                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        72376                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5147882995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5147882995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5147882995                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5147882995                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.015343                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015343                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.015343                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015343                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 71126.934274                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 71126.934274                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 71126.934274                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 71126.934274                       # average overall mshr miss latency
system.cpu0.icache.replacements                 72374                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4639816                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4639816                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        77450                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        77450                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5527733995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5527733995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4717266                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4717266                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016418                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016418                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 71371.646159                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 71371.646159                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5074                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5074                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        72376                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        72376                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5147882995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5147882995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.015343                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015343                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 71126.934274                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 71126.934274                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  45653223500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           32.000000                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4713634                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            72407                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            65.099148                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    32.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          9506907                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         9506907                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  45653223500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7731156                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7731156                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7731156                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7731156                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5606870                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5606870                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5606870                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5606870                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 481768689406                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 481768689406                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 481768689406                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 481768689406                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     13338026                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     13338026                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     13338026                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     13338026                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.420367                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.420367                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.420367                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.420367                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 85924.711899                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 85924.711899                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 85924.711899                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 85924.711899                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      2978895                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2737200                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            49659                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          30226                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    59.987011                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    90.557798                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       549672                       # number of writebacks
system.cpu0.dcache.writebacks::total           549672                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5054527                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5054527                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5054527                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5054527                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       552343                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       552343                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       552343                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       552343                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  60392268148                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  60392268148                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  60392268148                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  60392268148                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041411                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041411                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041411                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041411                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 109338.342566                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 109338.342566                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 109338.342566                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 109338.342566                       # average overall mshr miss latency
system.cpu0.dcache.replacements                549672                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      5994097                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        5994097                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      4575171                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4575171                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 399027846000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 399027846000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     10569268                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10569268                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.432875                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.432875                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 87215.941437                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 87215.941437                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4171334                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4171334                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       403837                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       403837                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  44533187000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  44533187000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.038209                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.038209                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 110275.153094                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 110275.153094                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1737059                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1737059                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1031699                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1031699                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  82740843406                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  82740843406                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2768758                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2768758                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.372622                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.372622                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 80198.627125                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 80198.627125                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       883193                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       883193                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       148506                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       148506                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  15859081148                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  15859081148                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.053636                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.053636                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 106790.844464                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 106790.844464                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        16571                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16571                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1154                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1154                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     24729500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     24729500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        17725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.065106                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.065106                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 21429.376083                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 21429.376083                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          905                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          905                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          249                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          249                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      3070000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3070000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.014048                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.014048                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 12329.317269                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12329.317269                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        15539                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        15539                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1489                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1489                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     20805000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     20805000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        17028                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17028                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.087444                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.087444                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 13972.464741                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 13972.464741                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1473                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1473                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     19347000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     19347000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.086505                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.086505                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 13134.419552                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 13134.419552                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       151000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       151000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       136000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       136000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1363                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1363                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          832                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          832                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     10685500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     10685500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         2195                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         2195                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.379043                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.379043                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 12843.149038                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 12843.149038                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          832                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          832                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      9853500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      9853500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.379043                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.379043                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 11843.149038                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 11843.149038                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45653223500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.925966                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8320115                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           552365                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.062712                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.925966                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997686                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997686                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         27302281                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        27302281                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  45653223500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               13865                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               11105                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5123                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                5804                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                5635                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                6471                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                5628                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                5985                       # number of demand (read+write) hits
system.l2.demand_hits::total                    59616                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              13865                       # number of overall hits
system.l2.overall_hits::.cpu0.data              11105                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5123                       # number of overall hits
system.l2.overall_hits::.cpu1.data               5804                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               5635                       # number of overall hits
system.l2.overall_hits::.cpu2.data               6471                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               5628                       # number of overall hits
system.l2.overall_hits::.cpu3.data               5985                       # number of overall hits
system.l2.overall_hits::total                   59616                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             58509                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            537854                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             10608                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            488117                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             10175                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            491508                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              9907                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            490622                       # number of demand (read+write) misses
system.l2.demand_misses::total                2097300                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            58509                       # number of overall misses
system.l2.overall_misses::.cpu0.data           537854                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            10608                       # number of overall misses
system.l2.overall_misses::.cpu1.data           488117                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            10175                       # number of overall misses
system.l2.overall_misses::.cpu2.data           491508                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             9907                       # number of overall misses
system.l2.overall_misses::.cpu3.data           490622                       # number of overall misses
system.l2.overall_misses::total               2097300                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4875709000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  59362785500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    964312500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  54193699000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    916843000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  54678988000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    908720000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  55156168000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     231057225000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4875709000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  59362785500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    964312500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  54193699000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    916843000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  54678988000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    908720000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  55156168000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    231057225000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           72374                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          548959                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15731                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          493921                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           15810                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          497979                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           15535                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          496607                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2156916                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          72374                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         548959                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15731                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         493921                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          15810                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         497979                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          15535                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         496607                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2156916                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.808426                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.979771                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.674337                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.988249                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.643580                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.987005                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.637721                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.987948                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.972361                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.808426                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.979771                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.674337                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.988249                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.643580                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.987005                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.637721                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.987948                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.972361                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83332.632586                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110369.701629                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90904.270362                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 111026.042936                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90107.420147                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 111247.401873                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91725.042899                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 112420.902446                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110168.895723                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83332.632586                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110369.701629                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90904.270362                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 111026.042936                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90107.420147                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 111247.401873                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91725.042899                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 112420.902446                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110168.895723                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              930388                       # number of writebacks
system.l2.writebacks::total                    930388                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1115                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            229                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           4432                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            912                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           4253                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            922                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           4195                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            795                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               16853                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1115                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           229                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          4432                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           912                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          4253                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           922                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          4195                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           795                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              16853                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        57394                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       537625                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6176                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       487205                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         5922                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       490586                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         5712                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       489827                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2080447                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        57394                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       537625                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6176                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       487205                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         5922                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       490586                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         5712                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       489827                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2080447                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4220017500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  53967806007                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    526266002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  49245029503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    500645504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  49694947503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    500364004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  50190667000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 208845743023                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4220017500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  53967806007                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    526266002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  49245029503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    500645504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  49694947503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    500364004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  50190667000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 208845743023                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.793020                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.979354                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.392601                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.986403                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.374573                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.985154                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.367686                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.986347                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.964547                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.793020                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.979354                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.392601                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.986403                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.374573                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.985154                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.367686                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.986347                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.964547                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73527.154406                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100381.875856                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85211.464054                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 101076.609442                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 84539.936508                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 101297.117127                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 87598.740196                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 102466.109463                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100385.034093                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73527.154406                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100381.875856                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85211.464054                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 101076.609442                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 84539.936508                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 101297.117127                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 87598.740196                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 102466.109463                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 100385.034093                       # average overall mshr miss latency
system.l2.replacements                        4126338                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       938611                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           938611                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       938611                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       938611                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1156639                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1156639                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1156639                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1156639                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             147                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             111                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             109                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  374                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           167                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           196                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           166                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           158                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                687                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1246000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1137500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       350000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       233000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2966500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          174                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          343                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          277                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          267                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1061                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.959770                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.571429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.599278                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.591760                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.647502                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7461.077844                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  5803.571429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  2108.433735                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1474.683544                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4318.049491                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            8                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              11                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          167                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          188                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          165                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          156                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           676                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      3354000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      4111000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      3397500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      3213500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     14076000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.959770                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.548105                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.595668                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.584270                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.637135                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20083.832335                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21867.021277                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20590.909091                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20599.358974                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20822.485207                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            46                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           116                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            62                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            49                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                273                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          499                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           85                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          117                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           83                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              784                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      3051000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       418000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       452500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       300000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      4221500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          545                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          201                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          179                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          132                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1057                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.915596                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.422886                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.653631                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.628788                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.741722                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  6114.228457                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4917.647059                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  3867.521368                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  3614.457831                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5384.566327                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          498                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           85                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          117                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           83                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          783                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     10153000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1703500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      2388500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      1673500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     15918500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.913761                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.422886                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.653631                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.628788                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.740776                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20387.550201                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20041.176471                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20414.529915                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20162.650602                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20330.140485                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             1983                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data              927                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data              955                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data              974                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4839                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         145557                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         109519                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         109735                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         109687                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              474498                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  15590551000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  11854108500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  11844270500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  12340682500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   51629612500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       147540                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       110446                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       110690                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       110661                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            479337                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.986560                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.991607                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.991372                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.991198                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.989905                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 107109.592806                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 108237.917622                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 107935.212102                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 112508.159581                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108808.914895                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu1.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       145557                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       109518                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       109735                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       109687                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         474497                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  14134980002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  10758907000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  10746920001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  11243812500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  46884619503                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.986560                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.991598                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.991372                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.991198                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.989903                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 97109.585949                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98238.709619                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 97935.207555                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 102508.159581                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98809.095743                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         13865                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5123                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          5635                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          5628                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              30251                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        58509                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        10608                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        10175                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         9907                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            89199                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4875709000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    964312500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    916843000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    908720000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7665584500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        72374                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15731                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        15810                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        15535                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         119450                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.808426                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.674337                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.643580                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.637721                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.746748                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83332.632586                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90904.270362                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90107.420147                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91725.042899                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85938.009395                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1115                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         4432                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         4253                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         4195                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         13995                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        57394                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6176                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         5922                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         5712                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        75204                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4220017500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    526266002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    500645504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    500364004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5747293010                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.793020                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.392601                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.374573                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.367686                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.629586                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73527.154406                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85211.464054                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 84539.936508                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 87598.740196                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76422.703713                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         9122                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         4877                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data         5516                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data         5011                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             24526                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       392297                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       378598                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       381773                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       380935                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1533603                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  43772234500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  42339590500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  42834717500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  42815485500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 171762028000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       401419                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       383475                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       387289                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       385946                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1558129                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.977276                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.987282                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.985757                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.987016                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.984259                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 111579.325103                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 111832.578355                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 112199.441815                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 112395.777495                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111999.016695                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          229                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          911                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          922                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          795                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2857                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       392068                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       377687                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       380851                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       380140                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1530746                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  39832826005                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  38486122503                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  38948027502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  38946854500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 156213830510                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.976705                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.984906                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.983377                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.984956                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.982426                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 101596.728131                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 101899.516009                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 102265.787675                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 102453.976167                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102050.784722                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           52                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                65                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            6                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           17                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           20                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              45                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           54                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           10                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           22                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           24                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           110                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.037037                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.600000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.772727                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.833333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.409091                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           17                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           20                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           45                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data        40000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       117000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       331500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       390500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       879000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.037037                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.600000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.772727                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.833333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.409091                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19525                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19533.333333                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  45653223500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999734                       # Cycle average of tags in use
system.l2.tags.total_refs                     4236296                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4126467                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.026616                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.125428                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.236983                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.376119                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.169083                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.974972                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.156632                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        6.979242                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.139151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        6.842124                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.501960                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.034953                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.130877                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002642                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.108984                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.002447                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.109051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.002174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.106908                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999996                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  21144003                       # Number of tag accesses
system.l2.tags.data_accesses                 21144003                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  45653223500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3673216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      34405120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        395264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      31181056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        379008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      31397504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        365568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      31348864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          133145600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3673216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       395264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       379008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       365568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4813056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     59544960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59544960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          57394                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         537580                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         487204                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           5922                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         490586                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           5712                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         489826                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2080400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       930390                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             930390                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         80459072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        753618635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          8657965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        682997905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          8301889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        687739038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          8007496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        686673615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2916455615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     80459072                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      8657965                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      8301889                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      8007496                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        105426422                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1304288185                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1304288185                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1304288185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        80459072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       753618635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         8657965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       682997905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         8301889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       687739038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         8007496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       686673615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4220743799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    928457.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     57395.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    534157.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    486036.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      5922.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    489397.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      5712.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    488899.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000118384000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        56792                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        56792                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3871250                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             876186                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2080401                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     930390                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2080401                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   930390                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   6707                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1933                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            122415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            136937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            131224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            126216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            148534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            128614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            136031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            127131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            130024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            125222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           139378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           125970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           124035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           125711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           123518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           122734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             56767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             59967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             56611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             59391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             60992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             59797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             58380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            58534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            58014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            55135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            58462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            56657                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.79                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.23                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  83802847000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10368470000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            122684609500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40412.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59162.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1196915                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  847470                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.28                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2080401                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               930390                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  298580                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  384659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  401805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  356031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  264268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  168024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   97918                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   53844                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   27456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   12699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   5215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  29717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  45540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  56117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  62734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  66194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  67118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  67189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  68381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  68024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  62247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  59801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  59284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  59055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  59005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  59386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       957763                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    200.611934                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   117.509226                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   285.948128                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       496826     51.87%     51.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       317665     33.17%     85.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16120      1.68%     86.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11343      1.18%     87.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9477      0.99%     88.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7536      0.79%     89.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6558      0.68%     90.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5635      0.59%     90.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        86603      9.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       957763                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        56792                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.512995                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.354487                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     25.021994                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           2786      4.91%      4.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         27944     49.20%     54.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47         11755     20.70%     74.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          6826     12.02%     86.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          3570      6.29%     93.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95          2289      4.03%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111         1071      1.89%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          202      0.36%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           82      0.14%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           67      0.12%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           41      0.07%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           41      0.07%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           36      0.06%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           33      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           29      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255           15      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         56792                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        56792                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.348236                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.308567                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.250352                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            51191     90.14%     90.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1009      1.78%     91.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1148      2.02%     93.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              997      1.76%     95.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              883      1.55%     97.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              576      1.01%     98.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              402      0.71%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              294      0.52%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              166      0.29%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               64      0.11%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               22      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               20      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                9      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                8      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         56792                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              132716416                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  429248                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59420736                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               133145664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59544960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2907.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1301.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2916.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1304.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   45653191000                       # Total gap between requests
system.mem_ctrls.avgGap                      15163.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3673280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     34186048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       395264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     31106304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       379008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     31321408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       365568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     31289536                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     59420736                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 80460473.946598753333                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 748820025.819206357002                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 8657964.754668418318                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 681360517.729925513268                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 8301889.131662301719                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 686072211.308364629745                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 8007495.900043071248                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 685374078.787667632103                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1301567150.017347574234                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        57395                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       537580                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6176                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       487204                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         5922                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       490586                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         5712                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       489826                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       930390                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1846318500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  31713956500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    268543500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  29075622250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    253335750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  29377989250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    261828000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  29887015750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1184716874750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32168.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     58993.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43481.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     59678.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     42778.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     59883.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     45838.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     61015.58                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1273355.13                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3401724480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1808067030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          7258466880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2409948720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3604248960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20539972230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        234019200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        39256447500                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        859.883366                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    330591500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1524640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  43797992000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3436667640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1826643555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          7547708280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2436555060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3604248960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      20533804830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        239212800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        39624841125                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        867.952755                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    348305750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1524640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  43780277750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                950                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          476                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12065663.865546                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   17171835.189066                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          476    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     72204500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            476                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    39909967500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   5743256000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  45653223500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4580275                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4580275                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4580275                       # number of overall hits
system.cpu1.icache.overall_hits::total        4580275                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16500                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16500                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16500                       # number of overall misses
system.cpu1.icache.overall_misses::total        16500                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1119580000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1119580000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1119580000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1119580000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4596775                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4596775                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4596775                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4596775                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003589                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003589                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003589                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003589                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 67853.333333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 67853.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 67853.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 67853.333333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2313                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               32                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    72.281250                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15731                       # number of writebacks
system.cpu1.icache.writebacks::total            15731                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          769                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          769                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          769                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          769                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15731                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15731                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15731                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15731                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1055734000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1055734000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1055734000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1055734000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003422                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003422                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003422                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003422                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 67111.690293                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 67111.690293                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 67111.690293                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 67111.690293                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15731                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4580275                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4580275                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16500                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16500                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1119580000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1119580000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4596775                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4596775                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003589                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003589                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 67853.333333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 67853.333333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          769                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          769                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15731                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15731                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1055734000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1055734000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003422                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003422                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 67111.690293                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 67111.690293                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  45653223500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5218773                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15763                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           331.077396                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          9209281                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         9209281                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  45653223500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      7359152                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7359152                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      7359152                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7359152                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5286833                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5286833                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5286833                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5286833                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 453802213371                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 453802213371                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 453802213371                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 453802213371                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     12645985                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12645985                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     12645985                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12645985                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.418064                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.418064                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.418064                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.418064                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 85836.305662                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85836.305662                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 85836.305662                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85836.305662                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1505629                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2649509                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            18488                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          28640                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    81.438176                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    92.510789                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       493113                       # number of writebacks
system.cpu1.dcache.writebacks::total           493113                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4790264                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4790264                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4790264                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4790264                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       496569                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       496569                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       496569                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       496569                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  55046797434                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  55046797434                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  55046797434                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  55046797434                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.039267                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.039267                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.039267                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.039267                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 110854.276916                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 110854.276916                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 110854.276916                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 110854.276916                       # average overall mshr miss latency
system.cpu1.dcache.replacements                493113                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      5756980                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5756980                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4526404                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4526404                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 393428161000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 393428161000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10283384                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10283384                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.440167                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.440167                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 86918.481205                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86918.481205                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4140985                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4140985                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       385419                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       385419                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  43007456000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  43007456000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.037480                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037480                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 111586.237316                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 111586.237316                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1602172                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1602172                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       760429                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       760429                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  60374052371                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  60374052371                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2362601                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2362601                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.321861                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.321861                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 79394.726360                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 79394.726360                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       649279                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       649279                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       111150                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       111150                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  12039341434                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  12039341434                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047046                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047046                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 108316.162249                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 108316.162249                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        17198                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17198                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          720                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          720                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     26221000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     26221000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        17918                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17918                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.040183                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.040183                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 36418.055556                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 36418.055556                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          158                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          158                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          562                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          562                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     18956000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     18956000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.031365                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.031365                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 33729.537367                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33729.537367                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        16345                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16345                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          798                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          798                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      6534000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      6534000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        17143                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17143                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.046550                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.046550                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8187.969925                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8187.969925                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          785                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          785                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      5812000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      5812000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.045791                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.045791                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7403.821656                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7403.821656                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       818000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       818000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       755000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       755000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          653                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            653                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1224                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1224                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     14404499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     14404499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1877                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1877                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.652104                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.652104                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 11768.381536                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 11768.381536                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1224                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1224                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     13180499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     13180499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.652104                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.652104                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 10768.381536                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 10768.381536                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45653223500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.429887                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            7894724                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           497371                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.872908                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.429887                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.982184                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.982184                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         25863189                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        25863189                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  45653223500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1688271                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           15                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1868999                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1217121                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3195950                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            4624                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3524                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           8148                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          204                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          204                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           482617                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          482618                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        119451                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1568835                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          110                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          110                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       217123                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1654309                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        47193                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1486774                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        47430                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1499415                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        46605                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1495393                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6494242                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9263872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     70312448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2013568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     63170176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2023680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     63705856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1988480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63531456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              276009536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4146559                       # Total snoops (count)
system.tol2bus.snoopTraffic                  60453056                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6305703                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.367830                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.558635                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4146204     65.75%     65.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2072396     32.87%     98.62% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  32305      0.51%     99.13% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  36770      0.58%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  18028      0.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6305703                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4323330400                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         753948000                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          25855283                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         752067664                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          25414431                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         829952939                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         109153874                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         747495997                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          25837042                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
