TOPLEVEL_LANG ?= verilog

VERILOG_SOURCES += $(SPINALROOT)/I2CSlaveHALTester.v

TOPLEVEL=I2CSlaveHALTester
MODULE=I2CSlaveHALTester

include ../../../common/Makefile.sim
