Cong, J., Lee, J., and Luo, G.2010. A unified optimization framework for simultaneous gate sizing and placement under density constraints. InProceedings of the IEEE International Symposium on Circuits and Systems (ISCAS).
Olivier Coudert, Gate sizing for constrained delay/power/area optimization, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.4, p.465-472, Dec. 1997[doi>10.1109/92.645073]
CUDA. 2011. Nvidia corporation, nvidiaCUDAhomepage. http://www.nvidia.com/.
Zhuo Feng , Peng Li, Multigrid on GPU: tackling power grid analysis on parallel SIMT platforms, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California
Zhuo Feng , Zhiyu Zeng, Parallel multigrid preconditioning on graphics processing units (GPUs) for robust power grid analysis, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837443]
Kanupriya Gulati , Sunil P. Khatri, Towards acceleration of fault simulation using graphics processing units, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391679]
Yifang Liu , Jiang Hu, A new algorithm for simultaneous gate sizing and threshold voltage assignment, Proceedings of the 2009 international symposium on Physical design, March 29-April 01, 2009, San Diego, California, USA[doi>10.1145/1514932.1514940]
David Nguyen , Abhijit Davare , Michael Orshansky , David Chinnery , Brandon Thompson , Kurt Keutzer, Minimization of dynamic and static power through joint assignment of threshold voltages and sizing optimization, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871545]
Owens, J., Luebke, D., Govindaraju, N., Harris, M., KrÃ¼ger, J., Lefohn, A., and Purcell, T.2005. A survey of general-purpose computation on graphics hardware. InProceedings of Eurographics (Eurographics). EUROGRAPHICS Association.
Sentovich, E. M.1992. SIS: A system for sequential circuit synthesis. In Memorandum No. UCB/ERL M92/41. UCB Memorandum, Berkeley.
Supamas Sirichotiyakul , Tim Edwards , Chanhee Oh , Jingyan Zuo , Abhijit Dharchoudhury , Rajendran Panda , David Blaauw, Stand-by power minimization through simultaneous threshold voltage selection and circuit sizing, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.436-441, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309975]
UCLA. 2011. Computer science department, cpmo-constrained placement by multilevel optimization. http://ballade.cs.ucla.edu/cpmo.
van Ginneken, L.1990. Buffer placement in distributed rc-tree networks for minimal elmore delay. InProceedings of the International Symposium on Circuits and Systems (ISCAS). IEEE Press.
Liqiong Wei , Zhanping Chen , Kaushik Roy , Mark C. Johnson , Yibin Ye , Vivek K. De, Design and optimization of dual-threshold circuits for low-voltage low-power applications, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.7 n.1, p.16-24, March 1999[doi>10.1109/92.748196]
Tai-Hsuan Wu , Azadeh Davoodi, PaRS: fast and near-optimal grid-based cell sizing for library-based design, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California
