
<html><head><title>Contents</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />

  <style>/*<![CDATA[*/
  p, dl, dd {
  line-height: 1.25;
  margin-top: 7px;
  margin-bottom: 7px;
  }
  dd {
   display: block;
   }
/*]]>*/</style>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="rgirdhar" />
<meta name="CreateDate" content="2023-08-04" />
<meta name="CreateTime" content="1691175857" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes how to use the Virtuoso SystemVerilog Netlister to generate netlist views" />
<meta name="DocTitle" content="Virtuoso SystemVerilog Netlister User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Table of Contents" />
<meta name="FileType" content="TOC" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="vsvn" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-08-04" />
<meta name="ModifiedTime" content="1691175857" />
<meta name="NextFile" content="chap1.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="titlecopy.html" />
<meta name="c_product" content="Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso SystemVerilog Netlister User Guide -- Contents" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="vsvnIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vsvnTOC.html">Contents</a></li><li><a class="prev" href="titlecopy.html" title="Titlecopy">Titlecopy</a></li><li style="float: right;"><a class="viewPrint" href="vsvn.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap1.html" title="Introduction to Virtuoso SystemVerilog Netlister">Introduction to Virtuoso Syste ...</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso SystemVerilog Netlister User Guide<br />Product Version IC23.1, August 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>
 <h1><hr />Contents<hr /></h1>
<h2> <a href="chap1.html#pgfId-1064395">1</a></h2>
<h2> <a id="pgfId-105267"></a><a href="chap1.html#pgfId-1051076">Introduction to Virtuoso SystemVerilog Netlister</a></h2>
<dd> <a id="pgfId-105269"></a><a href="chap1.html#pgfId-1099898">Licensing Requirements</a></dd>
<p> <a id="pgfId-105271"></a><a href="chap1_ct_Benefits_of_SystemVerilog_Netlister.html#pgfId-1094636">Benefits of SystemVerilog Netlister</a></p>
<p> <a id="pgfId-105273"></a><a href="chap1_ct_Benefits_of_SystemVerilog_Netlister_over_NC_Verilog_Netlister.html#pgfId-1096670">Benefits of SystemVerilog Netlister over NC Verilog Netlister</a></p>
<p> <a id="pgfId-105275"></a><a href="chap1_ct_Prerequisites_for_Using_SystemVerilog_Netlister.html#pgfId-1092420">Prerequisites for Using SystemVerilog Netlister</a></p>
<p> <a id="pgfId-105277"></a><a href="chap1_tk_Launching_SystemVerilog_Netlister.html#pgfId-1073205">Launching SystemVerilog Netlister</a></p>
<p> <a id="pgfId-105279"></a><a href="chap1_ct_SystemVerilog_Netlister_Batch_Mode.html#pgfId-1096800">SystemVerilog Netlister Batch Mode</a></p>
<p> <a id="pgfId-105281"></a><a href="chap1_ct_SystemVerilog_Config_Views.html#pgfId-1096824">SystemVerilog Config Views</a></p>
<p> <a id="pgfId-105283"></a><a href="chap1_tk_Migrating_SystemVerilog_Integration_Designs_to_SystemVerilog_Designs.html#pgfId-1096832">Migrating SystemVerilog Integration Designs to SystemVerilog Designs</a></p>
<h2> <a href="chap2.html#pgfId-1078566">2</a></h2>
<h2> <a id="pgfId-105287"></a><a href="chap2.html#pgfId-1078567">Netlist Generation</a></h2>
<p> <a id="pgfId-105289"></a><a href="chap2_ct_Netlist_Generation_Flow_in_SystemVerilog_Netlister.html#pgfId-1136381">Netlist Generation Flow in SystemVerilog Netlister</a></p>
<p> <a id="pgfId-105291"></a><a href="chap2_tk_Specifying_a_Design_for_Netlist_Generation.html#pgfId-1103139">Specifying a Design for Netlist Generation</a></p>
<p> <a id="pgfId-105293"></a><a href="chap2_tk_Configuring_Netlist_Generation_Options.html#pgfId-1078667">Configuring Netlist Generation Options</a></p>
<p> <a id="pgfId-105295"></a><a href="chap2_tk_Configuring_Design_Variables.html#pgfId-1136670">Configuring Design Variables</a></p>
<p> <a id="pgfId-105297"></a><a href="chap2_tk_Generating_and_Regenerating_a_Netlist.html#pgfId-1102834">Generating and Regenerating a Netlist</a></p>
<p> <a id="pgfId-105299"></a><a href="chap2_tk_Viewing_a_Netlist.html#pgfId-1102882">Viewing a Netlist</a></p>
<p> <a id="pgfId-105301"></a><a href="chap2_ct_State_Management.html#pgfId-1082717">State Management</a></p>
<p> <a id="pgfId-105303"></a><a href="chap2_ct_ATPG_Compatible_Verilog_Netlists.html#pgfId-1139643">ATPG Compatible Verilog Netlists</a></p>
<p> <a id="pgfId-105305"></a><a href="chap2_tk_Generating_ATPG_Compatible_Verilog_Netlists.html#pgfId-1139075">Generating ATPG Compatible Verilog Netlists</a></p>
<p> <a id="pgfId-105307"></a><a href="chap2_tk_Importing_a_SystemVerilog_Package_File.html#pgfId-1123197">Importing a SystemVerilog Package File</a></p>
<p> <a id="pgfId-105309"></a><a href="chap2_tk_Specifying_Additional_xrun_Arguments_in_SystemVerilog_Netlister.html#pgfId-1121278">Specifying Additional xrun Arguments in SystemVerilog Netlister</a></p>
<p> <a id="pgfId-105311"></a><a href="chap2_ct_Port_Properties_of_an_Instance.html#pgfId-1127756">DataType Propagation</a></p>
<p> <a id="pgfId-105313"></a><a href="chap2_re_Netlist_Customization_Using_the_simrc_File.html#pgfId-1114325">Netlist Customization Using the .simrc File</a></p>
<h2> <a href="appForms.html#pgfId-1113156">A</a></h2>
<h2> <a id="pgfId-105317"></a><a href="appForms.html#pgfId-1113119">SystemVerilog Netlister Forms</a></h2>
<p> <a id="pgfId-105319"></a><a href="appForms_re_Additional_Arguments_Form.html#pgfId-1121864">Additional Arguments Form</a></p>
<p> <a id="pgfId-105321"></a><a href="appForms_re_Editing_Design_Variables_Form.html#pgfId-1122237">Editing Design Variables Form</a></p>
<p> <a id="pgfId-105323"></a><a href="appForms_re_Load_State_Form.html#pgfId-1124358">Load State Form</a></p>
<p> <a id="pgfId-105325"></a><a href="appForms_re_Save_State_Form.html#pgfId-1123839">Save State Form</a></p>
<p> <a id="pgfId-105327"></a><a href="appForms_re_Select_Design_Directory_Form.html#pgfId-1122817">Select Design/Directory Form</a></p>
<p> <a id="pgfId-105329"></a><a href="appForms_re_SystemVerilog_Netlister_Graphical_User_Interface.html#pgfId-1121558">SystemVerilog Netlister Graphical User Interface</a></p>
<p> <a id="pgfId-105331"></a><a href="appForms_re_SystemVerilog_Netlister_Options_Form.html#pgfId-1121756">SystemVerilog Netlister Options Form</a></p>
<dd> <a id="pgfId-105333"></a><a href="appForms_re_SystemVerilog_Netlister_Options_Form.html#pgfId-1121856">Netlister Tab</a></dd>
<dd> <a id="pgfId-105335"></a><a href="appForms_re_SystemVerilog_Netlister_Options_Form.html#pgfId-1122030">Miscellaneous Tab</a></dd>
<dd> <a id="pgfId-105337"></a><a href="appForms_re_SystemVerilog_Netlister_Options_Form.html#pgfId-1127076">Verilog Tab</a></dd>
<h2> <a href="appEnvVars.html#pgfId-1113156">B</a></h2>
<h2> <a id="pgfId-105341"></a><a href="appEnvVars.html#pgfId-1113119">Environment Variables</a></h2>
<dd> <a id="pgfId-105343"></a><a href="appEnvVars_re_addArgTableList.html#pgfId-1125885">addArgTableList</a></dd>
<dd> <a id="pgfId-105345"></a><a href="appEnvVars_re_addPrefixToCells.html#pgfId-1136068">addPrefixToCells</a></dd>
<dd> <a id="pgfId-105347"></a><a href="appEnvVars_re_cellPrefixName.html#pgfId-1135140">cellPrefixName</a></dd>
<dd> <a id="pgfId-105349"></a><a href="appEnvVars_re_createXrunArgs.html#pgfId-1115475">createXrunArgs</a></dd>
<dd> <a id="pgfId-105351"></a><a href="appEnvVars_re_createXrunBinding.html#pgfId-1118810">createXrunBinding</a></dd>
<dd> <a id="pgfId-105353"></a><a href="appEnvVars_re_defaultNettype.html#pgfId-1115661">defaultNettype</a></dd>
<dd> <a id="pgfId-105355"></a><a href="appEnvVars_re_enableDataPropagate.html#pgfId-1113525">enableDataPropagate</a></dd>
<dd> <a id="pgfId-105357"></a><a href="appEnvVars_re_enableVerilogATPG.html#pgfId-1131462">enableVerilogATPG</a></dd>
<dd> <a id="pgfId-105359"></a><a href="appEnvVars_re_expandIterateInst.html#pgfId-1133384">expandIterateInst</a></dd>
<dd> <a id="pgfId-105361"></a><a href="appEnvVars_re_enableTimeScale.html#pgfId-1118890">enableTimeScale</a></dd>
<dd> <a id="pgfId-105363"></a><a href="appEnvVars_re_hdlVarFile.html#pgfId-1114328">hdlVarFile</a></dd>
<dd> <a id="pgfId-105365"></a><a href="appEnvVars_re_isPortInANSIFormat.html#pgfId-1122417">isPortInANSIFormat</a></dd>
<dd> <a id="pgfId-105367"></a><a href="appEnvVars_re_mergedNetlist.html#pgfId-1116724">mergedNetlist</a></dd>
<dd> <a id="pgfId-105369"></a><a href="appEnvVars_re_nettypesToIgnore.html#pgfId-1120748">nettypesToIgnore</a></dd>
<dd> <a id="pgfId-105371"></a><a href="appEnvVars_re_refLib.html#pgfId-1118151">refLib</a></dd>
<dd> <a id="pgfId-105373"></a><a href="appEnvVars_re_reUseHdlCompilationSetup.html#pgfId-1125812">reUseHdlCompilationSetup</a></dd>
<dd> <a id="pgfId-105375"></a><a href="appEnvVars_re_simPrecision.html#pgfId-1139963">simPrecision</a></dd>
<dd> <a id="pgfId-105377"></a><a href="appEnvVars_re_simPrecisionUnit.html#pgfId-1140469">simPrecisionUnit</a></dd>
<dd> <a id="pgfId-105379"></a><a href="appEnvVars_re_simTime.html#pgfId-1140527">simTime</a></dd>
<dd> <a id="pgfId-105381"></a><a href="appEnvVars_re_simTimeUnit.html#pgfId-1141213">simTimeUnit</a></dd>
<dd> <a id="pgfId-105383"></a><a href="appEnvVars_re_termMismatch.html#pgfId-1127931">termMismatch</a></dd>
<dd> <a id="pgfId-105385"></a><a href="appEnvVars_re_termDirectionMismatch.html#pgfId-1128955">termDirectionMismatch</a></dd>
<dd> <a id="pgfId-105387"></a><a href="appEnvVars_re_useTranForCdsAliasThru.html#pgfId-1129649">useTranForCdsAliasThru</a></dd>
<dd> <a id="pgfId-105389"></a><a href="appEnvVars_re_vlogCompatVersion.html#pgfId-1130337">vlogCompatVersion</a></dd>
<dd> <a id="pgfId-105391"></a><a href="appEnvVars_re_vlogSupply0Sigs.html#pgfId-1116884">vlogSupply0Sigs</a></dd>
<dd> <a id="pgfId-105393"></a><a href="appEnvVars_re_vlogSupply1Sigs.html#pgfId-1116954">vlogSupply1Sigs</a></dd>
<h2> <a href="appFunctions.html#pgfId-1113156">C</a></h2>
<h2> <a id="pgfId-105397"></a><a href="appFunctions.html#pgfId-1113119">SKILL Functions and Flags</a></h2>
<p> <a id="pgfId-105399"></a><a href="appFunctions_re_SKILL_Functions.html#pgfId-1114206">SKILL Functions</a></p>
<dd> <a id="pgfId-105401"></a><a href="appFunctions_re_asiDigitalSimAutoloadProc.html#pgfId-1113489">asiDigitalSimAutoloadProc</a></dd>
<dd> <a id="pgfId-105403"></a><a href="appFunctions_re_simDeRegPostNetlistTrigger.html#pgfId-1114770">simDeRegPostNetlistTrigger</a></dd>
<dd> <a id="pgfId-105405"></a><a href="appFunctions_re_simDeRegPreNetlistTrigger.html#pgfId-1114802">simDeRegPreNetlistTrigger</a></dd>
<dd> <a id="pgfId-105407"></a><a href="appFunctions_re_simPostNetlistTriggerList.html#pgfId-1114834">simPostNetlistTriggerList</a></dd>
<dd> <a id="pgfId-105409"></a><a href="appFunctions_re_simPreNetlistTriggerList.html#pgfId-1114862">simPreNetlistTriggerList</a></dd>
<dd> <a id="pgfId-105411"></a><a href="appFunctions_re_simRegPostNetlistTrigger.html#pgfId-1114890">simRegPostNetlistTrigger</a></dd>
<dd> <a id="pgfId-105413"></a><a href="appFunctions_re_simRegPreNetlistTrigger.html#pgfId-1114922">simRegPreNetlistTrigger</a></dd>
<p> <a id="pgfId-105415"></a><a href="appFunctions_re_SKILL_Flags.html#pgfId-1114231">SKILL Flags </a></p>
<h2> <a href="appOptions.html#pgfId-1113156">D</a></h2>
<h2> <a id="pgfId-105419"></a><a href="appOptions.html#pgfId-1113119">Batch Mode Options in SystemVerilog Netlister</a></h2>
<p> <a id="pgfId-105421"></a><a href="appOptions_re_runsv.html#pgfId-1123751">runsv</a></p>
<p> <a id="pgfId-105423"></a><a href="appOptions_re_cdsCreateConfig.html#pgfId-1123771">cdsCreateConfig</a></p>
<p> <a id="pgfId-105425"></a><a href="appOptions_re_si2runsv.html#pgfId-1123789">si2runsv</a></p>
<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="#pagetop" id="prev" title="Toc">^ </a></em></b><b><em><a href="chap1.html" id="nex" title="Introduction to Virtuoso SystemVerilog Netlister">Introduction to Virtuoso Syste ...</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;â € </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>