Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider(freq_div=10)
Compiling module xil_defaultlib.PC_HANDLER
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.R_MUX
Compiling module xil_defaultlib.DECODER
Compiling module xil_defaultlib.i_mem
Compiling module xil_defaultlib.d_mem
Compiling module xil_defaultlib.MPU
Compiling module xil_defaultlib.Artix_wrapper
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav
