#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Dec 13 02:02:04 2019
# Process ID: 23080
# Current directory: C:/Users/a/Desktop/MIPS32
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13000 C:\Users\a\Desktop\MIPS32\pipelineX.xpr
# Log file: C:/Users/a/Desktop/MIPS32/vivado.log
# Journal file: C:/Users/a/Desktop/MIPS32\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/a/Desktop/MIPS32/pipelineX.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'inst_mem' generated file not found 'c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'inst_mem' generated file not found 'c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 670.547 ; gain = 89.281
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol jr, assumed default net type wire [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:66]
INFO: [VRFC 10-2458] undeclared symbol bal, assumed default net type wire [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:66]
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 844dc7d4b1554252b5e6808528fecbd4 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'memwrite' [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sim_1/imports/new/testbench.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.mux2(N=1)
Compiling module xil_defaultlib.flopenrc(N=15)
Compiling module xil_defaultlib.flopr(N=12)
Compiling module xil_defaultlib.flopr(N=3)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.flopenrc(N=5)
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux3(N=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(N=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/a/Desktop/MIPS32/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/a/Desktop/MIPS32/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 500ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.instMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dataMemory.D_MEM.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   124
[ALU] op =  0
[ALU] op =  0
[ALU] Hit SLL
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[CMP] Unknown aluop    80
[ALU] op = 80
[CMP] Unknown aluop    26
[CMP] Unknown aluop    26
[ALU] op = 26
[CMP] Unknown aluop     9
[CMP] Unknown aluop     9
[CMP] Unknown aluop     9
[CMP] Unknown aluop     9
[ALU] op =  9
[CMP] Unknown aluop    37
[ALU] Hit OR
[CMP] Unknown aluop    80
[ALU] op = 80
[CMP] Unknown aluop    26
[CMP] Unknown aluop    26
[ALU] op = 26
[CMP] Unknown aluop     9
[CMP] Unknown aluop     9
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 780.176 ; gain = 57.461
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 780.176 ; gain = 57.461
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
run 2000 ns
[CMP] Unknown aluop     9
[CMP] Unknown aluop     9
[ALU] op =  9
[CMP] Unknown aluop    37
[ALU] Hit OR
[CMP] Unknown aluop    80
[ALU] op = 80
[CMP] Unknown aluop    26
[ALU] op = 26
[CMP] Unknown aluop     9
[CMP] Unknown aluop     9
[ALU] op =  9
[CMP] Unknown aluop    37
[ALU] Hit OR
[CMP] Unknown aluop    80
[ALU] op = 80
[CMP] Unknown aluop    26
[ALU] op = 26
[CMP] Unknown aluop     9
[CMP] Unknown aluop     9
[ALU] op =  9
[CMP] Unknown aluop    37
[ALU] Hit OR
[CMP] Unknown aluop    80
[ALU] op = 80
[CMP] Unknown aluop    26
[ALU] op = 26
[CMP] Unknown aluop     9
[CMP] Unknown aluop     9
[ALU] op =  9
[CMP] Unknown aluop    37
[ALU] Hit OR
[CMP] Unknown aluop    80
[ALU] op = 80
[CMP] Unknown aluop    26
[ALU] op = 26
[CMP] Unknown aluop     9
[CMP] Unknown aluop     9
[ALU] op =  9
[CMP] Unknown aluop    37
[ALU] Hit OR
[CMP] Unknown aluop    80
[ALU] op = 80
[CMP] Unknown aluop    26
[ALU] op = 26
[CMP] Unknown aluop     9
[CMP] Unknown aluop     9
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/ref_code/coe/9.Memory_Inst_Test/inst_rom.coe' provided. It will be converted relative to IP Instance files '../../../../pipelineX.srcs/sources_1/ip/inst_mem/ref_code/coe/9.Memory_Inst_Test/inst_rom.coe'
set_property -dict [list CONFIG.Coe_File {C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/ref_code/coe/9.Memory_Inst_Test/inst_rom.coe}] [get_ips inst_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/ref_code/coe/9.Memory_Inst_Test/inst_rom.coe' provided. It will be converted relative to IP Instance files 'ref_code/coe/9.Memory_Inst_Test/inst_rom.coe'
export_ip_user_files -of_objects  [get_files C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci] -no_script -reset -force -quiet
remove_files  -fileset inst_mem C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/a/Desktop/MIPS32/pipelineX.runs/inst_mem_synth_1

INFO: [Project 1-386] Moving file 'C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci' from fileset 'inst_mem' to fileset 'sources_1'.
file delete -force C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/ref_code/coe/9.Memory_Inst_Test/inst_rom.coe' provided. It will be converted relative to IP Instance files '../../../../pipelineX.srcs/sources_1/ip/ref_code/coe/9.Memory_Inst_Test/inst_rom.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name inst_mem -dir c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {inst_mem} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Enable_32bit_Address {true} CONFIG.Byte_Size {8} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {256} CONFIG.Read_Width_A {32} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/ref_code/coe/9.Memory_Inst_Test/inst_rom.coe} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_A_Write_Rate {0} CONFIG.EN_SAFETY_CKT {false}] [get_ips inst_mem]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'inst_mem' to 'inst_mem' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/ref_code/coe/9.Memory_Inst_Test/inst_rom.coe' provided. It will be converted relative to IP Instance files '../ref_code/coe/9.Memory_Inst_Test/inst_rom.coe'
generate_target {instantiation_template} [get_files c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_mem'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_mem'...
catch { config_ip_cache -export [get_ips -all inst_mem] }
export_ip_user_files -of_objects [get_files c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci]
launch_runs -jobs 2 inst_mem_synth_1
[Fri Dec 13 02:13:11 2019] Launched inst_mem_synth_1...
Run output will be captured here: C:/Users/a/Desktop/MIPS32/pipelineX.runs/inst_mem_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci] -directory C:/Users/a/Desktop/MIPS32/pipelineX.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/a/Desktop/MIPS32/pipelineX.ip_user_files -ipstatic_source_dir C:/Users/a/Desktop/MIPS32/pipelineX.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/modelsim} {questa=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/questa} {riviera=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/riviera} {activehdl=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol jr, assumed default net type wire [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:66]
INFO: [VRFC 10-2458] undeclared symbol bal, assumed default net type wire [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v:66]
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 844dc7d4b1554252b5e6808528fecbd4 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'memwrite' [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sim_1/imports/new/testbench.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.mux2(N=1)
Compiling module xil_defaultlib.flopenrc(N=15)
Compiling module xil_defaultlib.flopr(N=12)
Compiling module xil_defaultlib.flopr(N=3)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.flopenrc(N=5)
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux3(N=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(N=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1054.113 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1054.113 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.instMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dataMemory.D_MEM.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   124
[ALU] op =  0
[ALU] op =  0
[ALU] Hit SLL
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   232
[ALU] op = 232
[CMP] Unknown aluop     2
[CMP] Unknown aluop     2
[ALU] Hit SRL
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[ALU] op = 232
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[ALU] op = 232
[CMP] Unknown aluop     2
[CMP] Unknown aluop     2
[ALU] Hit SRL
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[ALU] op = 232
[CMP] Unknown aluop   224
[ALU] op = 224
[CMP] Unknown aluop   228
[ALU] op =  0
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   228
[ALU] op = 228
[CMP] Unknown aluop   124
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   233
[ALU] op = 233
[CMP] Unknown aluop   229
[ALU] op = 229
[CMP] Unknown aluop   225
[ALU] op =  0
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   225
[ALU] op = 225
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   233
[ALU] op = 233
[CMP] Unknown aluop   225
[CMP] Unknown aluop   225
[ALU] op = 225
[CMP] Unknown aluop   229
[ALU] op =  0
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   229
[ALU] op = 229
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   235
[CMP] Unknown aluop   235
[ALU] op = 235
[CMP] Unknown aluop   227
[CMP] Unknown aluop   227
[ALU] op = 227
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1054.113 ; gain = 0.000
save_wave_config {C:/Users/a/Desktop/MIPS32/testbench_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 844dc7d4b1554252b5e6808528fecbd4 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'memwrite' [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sim_1/imports/new/testbench.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.mux2(N=1)
Compiling module xil_defaultlib.flopenrc(N=15)
Compiling module xil_defaultlib.flopr(N=12)
Compiling module xil_defaultlib.flopr(N=3)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.flopenrc(N=5)
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux3(N=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(N=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.instMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dataMemory.D_MEM.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   124
[ALU] op =  0
[ALU] op =  0
[ALU] Hit SLL
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   232
[ALU] op = 232
[CMP] Unknown aluop     2
[CMP] Unknown aluop     2
[ALU] Hit SRL
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[ALU] op = 232
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[ALU] op = 232
[CMP] Unknown aluop     2
[CMP] Unknown aluop     2
[ALU] Hit SRL
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[ALU] op = 232
[CMP] Unknown aluop   224
[ALU] op = 224
[CMP] Unknown aluop   228
[ALU] op =  0
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   228
[ALU] op = 228
[CMP] Unknown aluop   124
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   233
[ALU] op = 233
[CMP] Unknown aluop   229
[ALU] op = 229
[CMP] Unknown aluop   225
[ALU] op =  0
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   225
[ALU] op = 225
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   233
[ALU] op = 233
[CMP] Unknown aluop   225
[CMP] Unknown aluop   225
[ALU] op = 225
[CMP] Unknown aluop   229
[ALU] op =  0
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   229
[ALU] op = 229
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   235
[CMP] Unknown aluop   235
[ALU] op = 235
[CMP] Unknown aluop   227
[CMP] Unknown aluop   227
[ALU] op = 227
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1054.113 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/ref_code/coe/9.Memory_Inst_Test/inst_rom.coe' provided. It will be converted relative to IP Instance files '../../../../pipelineX.srcs/sources_1/ip/ref_code/coe/9.Memory_Inst_Test/inst_rom.coe'
set_property -dict [list CONFIG.Coe_File {c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/ref_code/coe/9.Memory_Inst_Test/inst_rom.coe}] [get_ips inst_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/ref_code/coe/9.Memory_Inst_Test/inst_rom.coe' provided. It will be converted relative to IP Instance files '../ref_code/coe/9.Memory_Inst_Test/inst_rom.coe'
generate_target all [get_files  c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_mem'...
catch { config_ip_cache -export [get_ips -all inst_mem] }
export_ip_user_files -of_objects [get_files c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci] -no_script -sync -force -quiet
reset_run inst_mem_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/a/Desktop/MIPS32/pipelineX.runs/inst_mem_synth_1

launch_runs -jobs 2 inst_mem_synth_1
[Fri Dec 13 02:29:53 2019] Launched inst_mem_synth_1...
Run output will be captured here: C:/Users/a/Desktop/MIPS32/pipelineX.runs/inst_mem_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci] -directory C:/Users/a/Desktop/MIPS32/pipelineX.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/a/Desktop/MIPS32/pipelineX.ip_user_files -ipstatic_source_dir C:/Users/a/Desktop/MIPS32/pipelineX.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/modelsim} {questa=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/questa} {riviera=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/riviera} {activehdl=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 844dc7d4b1554252b5e6808528fecbd4 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'memwrite' [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sim_1/imports/new/testbench.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.mux2(N=1)
Compiling module xil_defaultlib.flopenrc(N=15)
Compiling module xil_defaultlib.flopr(N=12)
Compiling module xil_defaultlib.flopr(N=3)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.flopenrc(N=5)
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux3(N=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(N=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1055.176 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1055.176 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.instMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dataMemory.D_MEM.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   124
[ALU] op =  0
[ALU] op =  0
[ALU] Hit SLL
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   232
[ALU] op = 232
[CMP] Unknown aluop     2
[CMP] Unknown aluop     2
[ALU] Hit SRL
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[ALU] op = 232
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[ALU] op = 232
[CMP] Unknown aluop     2
[CMP] Unknown aluop     2
[ALU] Hit SRL
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[ALU] op = 232
[CMP] Unknown aluop   224
[ALU] op = 224
[CMP] Unknown aluop   228
[ALU] op =  0
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   228
[ALU] op = 228
[CMP] Unknown aluop   124
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   233
[ALU] op = 233
[CMP] Unknown aluop   229
[ALU] op = 229
[CMP] Unknown aluop   225
[ALU] op =  0
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   225
[ALU] op = 225
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   233
[ALU] op = 233
[CMP] Unknown aluop   225
[CMP] Unknown aluop   225
[ALU] op = 225
[CMP] Unknown aluop   229
[ALU] op =  0
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   229
[ALU] op = 229
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   235
[CMP] Unknown aluop   235
[ALU] op = 235
[CMP] Unknown aluop   227
[CMP] Unknown aluop   227
[ALU] op = 227
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1055.176 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/ref_code/coe/7.J_Inst_Test/inst_rom.coe' provided. It will be converted relative to IP Instance files '../../../../pipelineX.srcs/sources_1/ip/ref_code/coe/7.J_Inst_Test/inst_rom.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/ref_code/coe/7.J_Inst_Test/inst_rom.coe' provided. It will be converted relative to IP Instance files '../../../../pipelineX.srcs/sources_1/ip/ref_code/coe/7.J_Inst_Test/inst_rom.coe'
generate_target all [get_files  c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci]
catch { config_ip_cache -export [get_ips -all inst_mem] }
export_ip_user_files -of_objects [get_files c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci] -no_script -sync -force -quiet
reset_run inst_mem_synth_1
launch_runs -jobs 2 inst_mem_synth_1
[Fri Dec 13 02:32:10 2019] Launched inst_mem_synth_1...
Run output will be captured here: C:/Users/a/Desktop/MIPS32/pipelineX.runs/inst_mem_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci] -directory C:/Users/a/Desktop/MIPS32/pipelineX.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/a/Desktop/MIPS32/pipelineX.ip_user_files -ipstatic_source_dir C:/Users/a/Desktop/MIPS32/pipelineX.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/modelsim} {questa=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/questa} {riviera=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/riviera} {activehdl=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 844dc7d4b1554252b5e6808528fecbd4 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'memwrite' [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sim_1/imports/new/testbench.v:30]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.instMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dataMemory.D_MEM.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   124
[ALU] op =  0
[ALU] op =  0
[ALU] Hit SLL
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   232
[ALU] op = 232
[CMP] Unknown aluop     2
[CMP] Unknown aluop     2
[ALU] Hit SRL
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[ALU] op = 232
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[ALU] op = 232
[CMP] Unknown aluop     2
[CMP] Unknown aluop     2
[ALU] Hit SRL
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[CMP] Unknown aluop   232
[ALU] op = 232
[CMP] Unknown aluop   224
[ALU] op = 224
[CMP] Unknown aluop   228
[ALU] op =  0
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   228
[ALU] op = 228
[CMP] Unknown aluop   124
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   233
[ALU] op = 233
[CMP] Unknown aluop   229
[ALU] op = 229
[CMP] Unknown aluop   225
[ALU] op =  0
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   225
[ALU] op = 225
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   233
[ALU] op = 233
[CMP] Unknown aluop   225
[CMP] Unknown aluop   225
[ALU] op = 225
[CMP] Unknown aluop   229
[ALU] op =  0
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   229
[ALU] op = 229
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   235
[CMP] Unknown aluop   235
[ALU] op = 235
[CMP] Unknown aluop   227
[CMP] Unknown aluop   227
[ALU] op = 227
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1084.934 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/ref_code/coe/7.J_Inst_Test/inst_rom.coe' provided. It will be converted relative to IP Instance files '../../../../pipelineX.srcs/sources_1/ip/ref_code/coe/7.J_Inst_Test/inst_rom.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/ref_code/coe/7.J_Inst_Test/inst_rom.coe' provided. It will be converted relative to IP Instance files '../../../../pipelineX.srcs/sources_1/ip/ref_code/coe/7.J_Inst_Test/inst_rom.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/ref_code/coe/7.J_Inst_Test/inst_rom.coe' provided. It will be converted relative to IP Instance files '../../../../pipelineX.srcs/sources_1/ip/ref_code/coe/7.J_Inst_Test/inst_rom.coe'
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
export_ip_user_files -of_objects  [get_files c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci] -no_script -reset -force -quiet
remove_files  -fileset inst_mem c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci
INFO: [Project 1-386] Moving file 'c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci' from fileset 'inst_mem' to fileset 'sources_1'.
file delete -force c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/ref_code/coe/7.J_Inst_Test/inst_rom.coe' provided. It will be converted relative to IP Instance files '../../../../pipelineX.srcs/sources_1/ip/ref_code/coe/7.J_Inst_Test/inst_rom.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name inst_mem -dir c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {inst_mem} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Enable_32bit_Address {true} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {8} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {256} CONFIG.Read_Width_A {32} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/ref_code/coe/7.J_Inst_Test/inst_rom.coe} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_A_Write_Rate {0} CONFIG.EN_SAFETY_CKT {false}] [get_ips inst_mem]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'inst_mem' to 'inst_mem' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/ref_code/coe/7.J_Inst_Test/inst_rom.coe' provided. It will be converted relative to IP Instance files '../ref_code/coe/7.J_Inst_Test/inst_rom.coe'
generate_target {instantiation_template} [get_files c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_mem'...
generate_target all [get_files  c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_mem'...
catch { config_ip_cache -export [get_ips -all inst_mem] }
export_ip_user_files -of_objects [get_files c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci]
launch_runs -jobs 2 inst_mem_synth_1
[Fri Dec 13 02:34:57 2019] Launched inst_mem_synth_1...
Run output will be captured here: C:/Users/a/Desktop/MIPS32/pipelineX.runs/inst_mem_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci] -directory C:/Users/a/Desktop/MIPS32/pipelineX.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/a/Desktop/MIPS32/pipelineX.ip_user_files -ipstatic_source_dir C:/Users/a/Desktop/MIPS32/pipelineX.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/modelsim} {questa=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/questa} {riviera=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/riviera} {activehdl=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 844dc7d4b1554252b5e6808528fecbd4 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'memwrite' [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sim_1/imports/new/testbench.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.mux2(N=1)
Compiling module xil_defaultlib.flopenrc(N=15)
Compiling module xil_defaultlib.flopr(N=12)
Compiling module xil_defaultlib.flopr(N=3)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.flopenrc(N=5)
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux3(N=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(N=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1107.383 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1107.383 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.instMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dataMemory.D_MEM.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   124
[ALU] op =  0
[ALU] op =  0
[ALU] Hit SLL
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[CMP] Unknown aluop    80
[ALU] op = 80
[CMP] Unknown aluop    26
[CMP] Unknown aluop    26
[ALU] op = 26
[CMP] Unknown aluop     9
[CMP] Unknown aluop     9
[CMP] Unknown aluop     9
[CMP] Unknown aluop     9
[ALU] op =  9
[CMP] Unknown aluop    37
[ALU] Hit OR
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop    90
[CMP] Unknown aluop    79
[CMP] Unknown aluop    79
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1107.383 ; gain = 0.000
run 1000 ns
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] op = 79
[ALU] Hit SLL
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop     8
[ALU] op =  8
[ALU] op =  8
[ALU] op =  8
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[CMP] Unknown aluop    90
[CMP] Unknown aluop    79
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] op = 79
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
save_wave_config {C:/Users/a/Desktop/MIPS32/testbench_behav.wcfg}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/ref_code/coe/10.M_Inst_Hazard_Test/inst_rom.coe' provided. It will be converted relative to IP Instance files '../../../../pipelineX.srcs/sources_1/ip/ref_code/coe/10.M_Inst_Hazard_Test/inst_rom.coe'
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/ref_code/coe/10.M_Inst_Hazard_Test/inst_rom.coe' provided. It will be converted relative to IP Instance files '../../../../pipelineX.srcs/sources_1/ip/ref_code/coe/10.M_Inst_Hazard_Test/inst_rom.coe'
set_property -dict [list CONFIG.Coe_File {C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/ref_code/coe/10.M_Inst_Hazard_Test/inst_rom.coe}] [get_ips inst_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/ref_code/coe/10.M_Inst_Hazard_Test/inst_rom.coe' provided. It will be converted relative to IP Instance files '../ref_code/coe/10.M_Inst_Hazard_Test/inst_rom.coe'
generate_target all [get_files  c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_mem'...
catch { config_ip_cache -export [get_ips -all inst_mem] }
export_ip_user_files -of_objects [get_files c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci] -no_script -sync -force -quiet
reset_run inst_mem_synth_1
launch_runs -jobs 2 inst_mem_synth_1
[Fri Dec 13 02:38:27 2019] Launched inst_mem_synth_1...
Run output will be captured here: C:/Users/a/Desktop/MIPS32/pipelineX.runs/inst_mem_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/inst_mem.xci] -directory C:/Users/a/Desktop/MIPS32/pipelineX.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/a/Desktop/MIPS32/pipelineX.ip_user_files -ipstatic_source_dir C:/Users/a/Desktop/MIPS32/pipelineX.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/modelsim} {questa=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/questa} {riviera=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/riviera} {activehdl=C:/Users/a/Desktop/MIPS32/pipelineX.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/defines.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/new/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sources_1/imports/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sim_1/imports/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/a/Desktop/MIPS32/pipelineX.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 844dc7d4b1554252b5e6808528fecbd4 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'memwrite' [C:/Users/a/Desktop/MIPS32/pipelineX.srcs/sim_1/imports/new/testbench.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.mux2(N=1)
Compiling module xil_defaultlib.flopenrc(N=15)
Compiling module xil_defaultlib.flopr(N=12)
Compiling module xil_defaultlib.flopr(N=3)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.flopenrc(N=5)
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.mux3(N=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(N=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1121.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1121.906 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.instMemory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dataMemory.D_MEM.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
[ALU] op =  0
[ALU] op =  0
[CMP] Unknown aluop   124
[ALU] op =  0
[ALU] op =  0
[ALU] Hit SLL
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   235
[ALU] op = 235
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop    90
[CMP] Unknown aluop   227
[ALU] op = 227
[ALU] op =  0
[ALU] op =  0
[ALU] op = 81
[ALU] op = 81
[ALU] op = 81
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    90
[ALU] Hit ORI
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
[ALU] op = 79
[ALU] op = 79
[CMP] Unknown aluop   124
[ALU] Hit SLL
[CMP] Unknown aluop    79
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1121.906 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 13 02:41:13 2019...
