<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Yaul: libyaul/scu/bus/cpu/cpu/intc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Yaul
   &#160;<span id="projectnumber">Git hash 0b6ffaa</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('intc_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">intc.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2012-2019 Israel Jacquez</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * See LICENSE for details.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Israel Jacquez &lt;mrkotfw@gmail.com&gt;</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160; </div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#ifndef _CPU_INTC_H_</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#define _CPU_INTC_H_</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160; </div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160; </div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &lt;cpu/registers.h&gt;</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &lt;cpu/dual.h&gt;</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160; </div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;__BEGIN_DECLS</div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160; </div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160; </div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160; </div>
<div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ga182da6e00dc06a727a013a7f45222167">   24</a></span>&#160;<span class="preprocessor">#define CPU_INTC_INTERRUPT_MASTER_BASE  0x0000</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#define CPU_INTC_INTERRUPT_SLAVE_BASE   0x0100</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160; </div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#gaa206ea0422cb66f0c4ff4d072f3a9789">   29</a></span>&#160;<span class="preprocessor">#define CPU_INTC_PRIORITY_VBLANK_IN             15</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#define CPU_INTC_PRIORITY_VBLANK_OUT            14</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define CPU_INTC_PRIORITY_HBLANK_IN             13</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define CPU_INTC_PRIORITY_TIMER_0               12</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define CPU_INTC_PRIORITY_TIMER_1               11</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define CPU_INTC_PRIORITY_DSP_END               10</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define CPU_INTC_PRIORITY_SOUND_REQUEST         9</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define CPU_INTC_PRIORITY_SYSTEM_MANAGER        8</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define CPU_INTC_PRIORITY_PAD_INTERRUPT         8</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define CPU_INTC_PRIORITY_LEVEL_2_DMA           6</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define CPU_INTC_PRIORITY_LEVEL_1_DMA           6</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define CPU_INTC_PRIORITY_LEVEL_0_DMA           5</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define CPU_INTC_PRIORITY_DMA_ILLEGAL           3</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define CPU_INTC_PRIORITY_SPRITE_END            2</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160; </div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#gaac41bcdeba2bd9e84b2c04f6780e9ed2">   58</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__CPU__INTC.html#gaac41bcdeba2bd9e84b2c04f6780e9ed2">cpu_intc_interrupt</a> {</div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2abf475cdbb5a50aeb790338759c9d2554">   60</a></span>&#160;        <a class="code" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2abf475cdbb5a50aeb790338759c9d2554">CPU_INTC_INTERRUPT_POWER_ON_RESET_PC</a>   = 0x00,</div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2afe70cb63047e12b5a98e2eaf6a3703a0">   62</a></span>&#160;        <a class="code" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2afe70cb63047e12b5a98e2eaf6a3703a0">CPU_INTC_INTERRUPT_POWER_ON_RESET_SP</a>   = 0x01,</div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2ad5fe6f3ef79648283cba53a5b13f9c4e">   64</a></span>&#160;        <a class="code" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2ad5fe6f3ef79648283cba53a5b13f9c4e">CPU_INTC_INTERRUPT_MANUAL_RESET_PC</a>     = 0x02,</div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2aff40e3383f87016f76853bea32261a32">   66</a></span>&#160;        <a class="code" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2aff40e3383f87016f76853bea32261a32">CPU_INTC_INTERRUPT_MANUAL_RESET_SP</a>     = 0x03,</div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2ad66eb6e5766372c8a13721e2058a3c62">   68</a></span>&#160;        <a class="code" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2ad66eb6e5766372c8a13721e2058a3c62">CPU_INTC_INTERRUPT_ILLEGAL_INSTRUCTION</a> = 0x04,</div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a7850eae5985481091da1a212b7764704">   70</a></span>&#160;        <a class="code" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a7850eae5985481091da1a212b7764704">CPU_INTC_INTERRUPT_ILLEGAL_SLOT</a>        = 0x06,</div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a1abc2fa83e1690a95f576c7657e04cf5">   72</a></span>&#160;        <a class="code" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a1abc2fa83e1690a95f576c7657e04cf5">CPU_INTC_INTERRUPT_CPU_ADDRESS_ERROR</a>   = 0x09,</div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2ac4f198a49b704296e797724ccfe9b9a3">   74</a></span>&#160;        <a class="code" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2ac4f198a49b704296e797724ccfe9b9a3">CPU_INTC_INTERRUPT_DMA_ADDRESS_ERROR</a>   = 0x0A,</div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2acf5b83003de723d2ad16be138412f4e2">   76</a></span>&#160;        <a class="code" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2acf5b83003de723d2ad16be138412f4e2">CPU_INTC_INTERRUPT_NMI</a>                 = 0x0B,</div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2ac77d05a22c84f47a7ae630e7ef4ca534">   78</a></span>&#160;        <a class="code" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2ac77d05a22c84f47a7ae630e7ef4ca534">CPU_INTC_INTERRUPT_UBC</a>                 = 0x0C,</div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a0b07e46cde2b38a826cc52883c88a5bb">   80</a></span>&#160;        <a class="code" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a0b07e46cde2b38a826cc52883c88a5bb">CPU_INTC_INTERRUPT_BREAK</a>               = 0x20,</div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2abd691c26f6d926c4f9d32bad91265113">   82</a></span>&#160;        <a class="code" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2abd691c26f6d926c4f9d32bad91265113">CPU_INTC_INTERRUPT_SCI_ERI</a>             = 0x60,</div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2abeab69d42b8e22213da10c39a1f167b1">   84</a></span>&#160;        <a class="code" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2abeab69d42b8e22213da10c39a1f167b1">CPU_INTC_INTERRUPT_SCI_RXI</a>             = 0x61,</div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a689205615bdbb579ca748922d0b98114">   86</a></span>&#160;        <a class="code" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a689205615bdbb579ca748922d0b98114">CPU_INTC_INTERRUPT_SCI_TXI</a>             = 0x62,</div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2af07ed08fdc5604ff08649228640b567a">   88</a></span>&#160;        <a class="code" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2af07ed08fdc5604ff08649228640b567a">CPU_INTC_INTERRUPT_SCI_TEI</a>             = 0x63,</div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a511b7cb4e52cf1d034d0027bf099138b">   90</a></span>&#160;        <a class="code" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a511b7cb4e52cf1d034d0027bf099138b">CPU_INTC_INTERRUPT_FRT_ICI</a>             = 0x64,</div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a2b62501fada2b17543493dd851bd68d1">   92</a></span>&#160;        <a class="code" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a2b62501fada2b17543493dd851bd68d1">CPU_INTC_INTERRUPT_FRT_OCI</a>             = 0x65,</div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2aefe38eaee1c95879e3d57dca45086099">   94</a></span>&#160;        <a class="code" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2aefe38eaee1c95879e3d57dca45086099">CPU_INTC_INTERRUPT_FRT_OVI</a>             = 0x66,</div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a706f716de08a6db23d26f059dfd16a2f">   96</a></span>&#160;        <a class="code" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a706f716de08a6db23d26f059dfd16a2f">CPU_INTC_INTERRUPT_FREE_67</a>             = 0x67,</div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a914cac7152324dccdbd69b3d0ba4b885">   98</a></span>&#160;        <a class="code" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a914cac7152324dccdbd69b3d0ba4b885">CPU_INTC_INTERRUPT_WDT_ITI</a>             = 0x68,</div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2ab0929951193179aa3b67133f1cc4d5f3">  100</a></span>&#160;        <a class="code" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2ab0929951193179aa3b67133f1cc4d5f3">CPU_INTC_INTERRUPT_BSC</a>                 = 0x69,</div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2ac97ffe04f22d3aa53feaf5054b2e8a57">  102</a></span>&#160;        <a class="code" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2ac97ffe04f22d3aa53feaf5054b2e8a57">CPU_INTC_INTERRUPT_FREE_6A</a>             = 0x6A,</div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a4f603eea502f6ff94d62e086a2a6a708">  104</a></span>&#160;        <a class="code" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a4f603eea502f6ff94d62e086a2a6a708">CPU_INTC_INTERRUPT_FREE_6B</a>             = 0x6B,</div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a5c4d4d49edbf87a075b9ad36b5c538a5">  106</a></span>&#160;        <a class="code" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a5c4d4d49edbf87a075b9ad36b5c538a5">CPU_INTC_INTERRUPT_DMAC0</a>               = 0x6C,</div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a26f2a59640e39636075347b071dfec0d">  108</a></span>&#160;        <a class="code" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a26f2a59640e39636075347b071dfec0d">CPU_INTC_INTERRUPT_DMAC1</a>               = 0x6D,</div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2ae1bb28d5d849e7165601ae4115218117">  110</a></span>&#160;        <a class="code" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2ae1bb28d5d849e7165601ae4115218117">CPU_INTC_INTERRUPT_DIVU_OVFI</a>           = 0x6E,</div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a27c31d78bc3c33571ec3ae88e8ac972d">  112</a></span>&#160;        <a class="code" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a27c31d78bc3c33571ec3ae88e8ac972d">CPU_INTC_INTERRUPT_FREE_6F</a>             = 0x6F,</div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a22c2ac20c68f31b8abb638497062ae55">  114</a></span>&#160;        <a class="code" href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a22c2ac20c68f31b8abb638497062ae55">CPU_INTC_INTERRUPT_SLAVE_ENTRY</a>         = 0x94,</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;} <a class="code" href="group__CPU__INTC.html#ga7f9cda3c9f657fc6017e4a5a0fd98443">cpu_intc_interrupt_t</a>;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160; </div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ga050b13884769da2ebeee50e6aa8b967a">  119</a></span>&#160;<span class="keyword">typedef</span> void (*<a class="code" href="group__CPU__INTC.html#ga050b13884769da2ebeee50e6aa8b967a">cpu_intc_ihr</a>)(void);</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160; </div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> __always_inline</div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#gaf39f1dd0daef4e52978564887b9ed585">  132</a></span>&#160;<a class="code" href="group__CPU__INTC.html#gaf39f1dd0daef4e52978564887b9ed585">cpu_intc_ihr_set</a>(<a class="code" href="group__CPU__INTC.html#ga7f9cda3c9f657fc6017e4a5a0fd98443">cpu_intc_interrupt_t</a> vector, <a class="code" href="group__CPU__INTC.html#ga050b13884769da2ebeee50e6aa8b967a">cpu_intc_ihr</a> ihr)</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;{</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        <span class="keyword">register</span> uint32_t *bios_address;</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        bios_address = (uint32_t *)0x06000310;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160; </div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        ((void (*)(uint32_t, void (*)(void)))*bios_address)(vector, ihr);</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;}</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160; </div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> __always_inline</div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ga0a1842c994bf6fab1882e1757f6a5904">  149</a></span>&#160;<a class="code" href="group__CPU__INTC.html#ga0a1842c994bf6fab1882e1757f6a5904">cpu_intc_ihr_clear</a>(<a class="code" href="group__CPU__INTC.html#ga7f9cda3c9f657fc6017e4a5a0fd98443">cpu_intc_interrupt_t</a> vector)</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;{</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        <a class="code" href="group__CPU__INTC.html#gaf39f1dd0daef4e52978564887b9ed585">cpu_intc_ihr_set</a>(vector, NULL);</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;}</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160; </div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="group__CPU__INTC.html#ga050b13884769da2ebeee50e6aa8b967a">cpu_intc_ihr</a> __always_inline</div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ga8c65917945b331636320e5a1da71babf">  163</a></span>&#160;<a class="code" href="group__CPU__INTC.html#ga8c65917945b331636320e5a1da71babf">cpu_intc_ihr_get</a>(<a class="code" href="group__CPU__INTC.html#ga7f9cda3c9f657fc6017e4a5a0fd98443">cpu_intc_interrupt_t</a> vector)</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;{</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        <span class="keyword">register</span> uint32_t *bios_address;</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        bios_address = (uint32_t *)0x06000314;</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160; </div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        <span class="keywordflow">return</span> ((<span class="keywordtype">void</span> (*(*)(uint32_t))(<span class="keywordtype">void</span>))*bios_address)(vector);</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;}</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160; </div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint8_t __always_inline</div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ga0db90f7486707a423fcd4baf894d3f67">  175</a></span>&#160;<a class="code" href="group__CPU__INTC.html#ga0db90f7486707a423fcd4baf894d3f67">cpu_intc_mask_get</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;{</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        <span class="keyword">register</span> <span class="keyword">const</span> uint32_t reg_sr = <a class="code" href="group__CPU__REGISTERS.html#ga8649b997c60c902a9a2fdbc457820064">cpu_reg_sr_get</a>();</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        <span class="keyword">register</span> <span class="keyword">const</span> uint32_t mask = (reg_sr &amp; <a class="code" href="group__CPU__REGISTERS.html#gaaad2c8295a2578b178750308eab38f76">CPU_SR_I_BITS_MASK</a>) &gt;&gt; 4;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160; </div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        <span class="keywordflow">return</span> mask;</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;}</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160; </div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> __always_inline</div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ga11501e22716ca9e43485dfe7907d49df">  187</a></span>&#160;<a class="code" href="group__CPU__INTC.html#ga11501e22716ca9e43485dfe7907d49df">cpu_intc_mask_set</a>(uint8_t mask)</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;{</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        <span class="keyword">register</span> uint32_t reg_sr;</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        reg_sr = <a class="code" href="group__CPU__REGISTERS.html#ga8649b997c60c902a9a2fdbc457820064">cpu_reg_sr_get</a>();</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160; </div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        reg_sr &amp;= ~<a class="code" href="group__CPU__REGISTERS.html#gaaad2c8295a2578b178750308eab38f76">CPU_SR_I_BITS_MASK</a>;</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        reg_sr |= (mask &lt;&lt; 4) &amp; <a class="code" href="group__CPU__REGISTERS.html#gaaad2c8295a2578b178750308eab38f76">CPU_SR_I_BITS_MASK</a>;</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160; </div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;        <a class="code" href="group__CPU__REGISTERS.html#gafc00be7dc69aca33877627b3adc8a37f">cpu_reg_sr_set</a>(reg_sr);</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;}</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160; </div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint16_t __always_inline</div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ga1572927e6d2ff09e2e4f9339e92833c9">  201</a></span>&#160;<a class="code" href="group__CPU__INTC.html#ga1572927e6d2ff09e2e4f9339e92833c9">cpu_intc_priority_a_get</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;{</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a>(16, <a class="code" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3">CPU</a>(<a class="code" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga9a77f5a4ee16445b1e9f1ebfe8bdd1db">IPRA</a>));</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;}</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160; </div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint16_t __always_inline</div>
<div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#gaef6925625a65b7400a428b75f5c27a8f">  209</a></span>&#160;<a class="code" href="group__CPU__INTC.html#gaef6925625a65b7400a428b75f5c27a8f">cpu_intc_priority_b_get</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;{</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a>(16, <a class="code" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3">CPU</a>(<a class="code" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga351802c7039f342aa6f9736a2cbdda85">IPRB</a>));</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;}</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160; </div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> __always_inline</div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ga18e6521d0a6d685510383279ada2211f">  218</a></span>&#160;<a class="code" href="group__CPU__INTC.html#ga18e6521d0a6d685510383279ada2211f">cpu_intc_priority_a_set</a>(uint16_t ipra)</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;{</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        <a class="code" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a>(16, <a class="code" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3">CPU</a>(<a class="code" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga9a77f5a4ee16445b1e9f1ebfe8bdd1db">IPRA</a>), ipra);</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;}</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160; </div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> __always_inline</div>
<div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group__CPU__INTC.html#ga66fc65e006c520b1c0f94f0d834d1760">  227</a></span>&#160;<a class="code" href="group__CPU__INTC.html#ga66fc65e006c520b1c0f94f0d834d1760">cpu_intc_priority_b_set</a>(uint16_t iprb)</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;{</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;        <a class="code" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a>(16, <a class="code" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3">CPU</a>(<a class="code" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga9a77f5a4ee16445b1e9f1ebfe8bdd1db">IPRA</a>), iprb);</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;}</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160; </div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160; </div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;__END_DECLS</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160; </div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !_CPU_INTC_H */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="agroup__CPU__INTC_html_ga18e6521d0a6d685510383279ada2211f"><div class="ttname"><a href="group__CPU__INTC.html#ga18e6521d0a6d685510383279ada2211f">cpu_intc_priority_a_set</a></div><div class="ttdeci">static void cpu_intc_priority_a_set(uint16_t ipra)</div><div class="ttdoc">Write a 2-byte value to the IPRA I/O register.</div><div class="ttdef"><b>Definition:</b> intc.h:218</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_gaf39f1dd0daef4e52978564887b9ed585"><div class="ttname"><a href="group__CPU__INTC.html#gaf39f1dd0daef4e52978564887b9ed585">cpu_intc_ihr_set</a></div><div class="ttdeci">static void cpu_intc_ihr_set(cpu_intc_interrupt_t vector, cpu_intc_ihr ihr)</div><div class="ttdoc">Set the interrupt handler for the specified CPU related interrupt.</div><div class="ttdef"><b>Definition:</b> intc.h:132</div></div>
<div class="ttc" id="agroup__CPU__REGISTERS_html_gafc00be7dc69aca33877627b3adc8a37f"><div class="ttname"><a href="group__CPU__REGISTERS.html#gafc00be7dc69aca33877627b3adc8a37f">cpu_reg_sr_set</a></div><div class="ttdeci">static void cpu_reg_sr_set(uint32_t reg_sr)</div><div class="ttdoc">Set the sr register.</div><div class="ttdef"><b>Definition:</b> registers.h:232</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_gaac41bcdeba2bd9e84b2c04f6780e9ed2"><div class="ttname"><a href="group__CPU__INTC.html#gaac41bcdeba2bd9e84b2c04f6780e9ed2">cpu_intc_interrupt</a></div><div class="ttdeci">cpu_intc_interrupt</div><div class="ttdoc">Interrupt vectors.</div><div class="ttdef"><b>Definition:</b> intc.h:58</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2afe70cb63047e12b5a98e2eaf6a3703a0"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2afe70cb63047e12b5a98e2eaf6a3703a0">CPU_INTC_INTERRUPT_POWER_ON_RESET_SP</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_POWER_ON_RESET_SP</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:62</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ga0db90f7486707a423fcd4baf894d3f67"><div class="ttname"><a href="group__CPU__INTC.html#ga0db90f7486707a423fcd4baf894d3f67">cpu_intc_mask_get</a></div><div class="ttdeci">static uint8_t cpu_intc_mask_get(void)</div><div class="ttdoc">Obtain the interrupt priority level I mask bits from the sr register.</div><div class="ttdef"><b>Definition:</b> intc.h:175</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2a5c4d4d49edbf87a075b9ad36b5c538a5"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a5c4d4d49edbf87a075b9ad36b5c538a5">CPU_INTC_INTERRUPT_DMAC0</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_DMAC0</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:106</div></div>
<div class="ttc" id="agroup__CPU__REGISTERS_html_ga8649b997c60c902a9a2fdbc457820064"><div class="ttname"><a href="group__CPU__REGISTERS.html#ga8649b997c60c902a9a2fdbc457820064">cpu_reg_sr_get</a></div><div class="ttdeci">static uint32_t cpu_reg_sr_get(void)</div><div class="ttdoc">Obtain the 32-bit value of the sr register.</div><div class="ttdef"><b>Definition:</b> registers.h:246</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ga11501e22716ca9e43485dfe7907d49df"><div class="ttname"><a href="group__CPU__INTC.html#ga11501e22716ca9e43485dfe7907d49df">cpu_intc_mask_set</a></div><div class="ttdeci">static void cpu_intc_mask_set(uint8_t mask)</div><div class="ttdoc">Set the interrupt priority level.</div><div class="ttdef"><b>Definition:</b> intc.h:187</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ga8c65917945b331636320e5a1da71babf"><div class="ttname"><a href="group__CPU__INTC.html#ga8c65917945b331636320e5a1da71babf">cpu_intc_ihr_get</a></div><div class="ttdeci">static cpu_intc_ihr cpu_intc_ihr_get(cpu_intc_interrupt_t vector)</div><div class="ttdoc">Obtain the interrupt handler for the specified CPU related interrupt.</div><div class="ttdef"><b>Definition:</b> intc.h:163</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2a706f716de08a6db23d26f059dfd16a2f"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a706f716de08a6db23d26f059dfd16a2f">CPU_INTC_INTERRUPT_FREE_67</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_FREE_67</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:96</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2a1abc2fa83e1690a95f576c7657e04cf5"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a1abc2fa83e1690a95f576c7657e04cf5">CPU_INTC_INTERRUPT_CPU_ADDRESS_ERROR</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_CPU_ADDRESS_ERROR</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:72</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2ad66eb6e5766372c8a13721e2058a3c62"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2ad66eb6e5766372c8a13721e2058a3c62">CPU_INTC_INTERRUPT_ILLEGAL_INSTRUCTION</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_ILLEGAL_INSTRUCTION</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:68</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2af07ed08fdc5604ff08649228640b567a"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2af07ed08fdc5604ff08649228640b567a">CPU_INTC_INTERRUPT_SCI_TEI</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_SCI_TEI</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:88</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2ad5fe6f3ef79648283cba53a5b13f9c4e"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2ad5fe6f3ef79648283cba53a5b13f9c4e">CPU_INTC_INTERRUPT_MANUAL_RESET_PC</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_MANUAL_RESET_PC</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:64</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2a0b07e46cde2b38a826cc52883c88a5bb"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a0b07e46cde2b38a826cc52883c88a5bb">CPU_INTC_INTERRUPT_BREAK</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_BREAK</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:80</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_gaef6925625a65b7400a428b75f5c27a8f"><div class="ttname"><a href="group__CPU__INTC.html#gaef6925625a65b7400a428b75f5c27a8f">cpu_intc_priority_b_get</a></div><div class="ttdeci">static uint16_t cpu_intc_priority_b_get(void)</div><div class="ttdoc">Obtain the value of the 2-byte value of the IPRB I/O register.</div><div class="ttdef"><b>Definition:</b> intc.h:209</div></div>
<div class="ttc" id="agroup__MEMORY__MAP__CPU__IO__REGISTERS_html_ga9a77f5a4ee16445b1e9f1ebfe8bdd1db"><div class="ttname"><a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga9a77f5a4ee16445b1e9f1ebfe8bdd1db">IPRA</a></div><div class="ttdeci">#define IPRA</div><div class="ttdoc">CPU I/O register.</div><div class="ttdef"><b>Definition:</b> map.h:258</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ga0a1842c994bf6fab1882e1757f6a5904"><div class="ttname"><a href="group__CPU__INTC.html#ga0a1842c994bf6fab1882e1757f6a5904">cpu_intc_ihr_clear</a></div><div class="ttdeci">static void cpu_intc_ihr_clear(cpu_intc_interrupt_t vector)</div><div class="ttdoc">Clear the interrupt handler for the specified CPU related interrupt.</div><div class="ttdef"><b>Definition:</b> intc.h:149</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2acf5b83003de723d2ad16be138412f4e2"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2acf5b83003de723d2ad16be138412f4e2">CPU_INTC_INTERRUPT_NMI</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_NMI</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:76</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2a22c2ac20c68f31b8abb638497062ae55"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a22c2ac20c68f31b8abb638497062ae55">CPU_INTC_INTERRUPT_SLAVE_ENTRY</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_SLAVE_ENTRY</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:114</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ga050b13884769da2ebeee50e6aa8b967a"><div class="ttname"><a href="group__CPU__INTC.html#ga050b13884769da2ebeee50e6aa8b967a">cpu_intc_ihr</a></div><div class="ttdeci">void(* cpu_intc_ihr)(void)</div><div class="ttdoc">Callback type.</div><div class="ttdef"><b>Definition:</b> intc.h:119</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2a4f603eea502f6ff94d62e086a2a6a708"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a4f603eea502f6ff94d62e086a2a6a708">CPU_INTC_INTERRUPT_FREE_6B</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_FREE_6B</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:104</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2a2b62501fada2b17543493dd851bd68d1"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a2b62501fada2b17543493dd851bd68d1">CPU_INTC_INTERRUPT_FRT_OCI</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_FRT_OCI</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:92</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2ac77d05a22c84f47a7ae630e7ef4ca534"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2ac77d05a22c84f47a7ae630e7ef4ca534">CPU_INTC_INTERRUPT_UBC</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_UBC</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:78</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2ac97ffe04f22d3aa53feaf5054b2e8a57"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2ac97ffe04f22d3aa53feaf5054b2e8a57">CPU_INTC_INTERRUPT_FREE_6A</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_FREE_6A</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:102</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2ac4f198a49b704296e797724ccfe9b9a3"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2ac4f198a49b704296e797724ccfe9b9a3">CPU_INTC_INTERRUPT_DMA_ADDRESS_ERROR</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_DMA_ADDRESS_ERROR</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:74</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2a689205615bdbb579ca748922d0b98114"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a689205615bdbb579ca748922d0b98114">CPU_INTC_INTERRUPT_SCI_TXI</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_SCI_TXI</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:86</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ga1572927e6d2ff09e2e4f9339e92833c9"><div class="ttname"><a href="group__CPU__INTC.html#ga1572927e6d2ff09e2e4f9339e92833c9">cpu_intc_priority_a_get</a></div><div class="ttdeci">static uint16_t cpu_intc_priority_a_get(void)</div><div class="ttdoc">Obtain the value of the 2-byte value of the IPRA I/O register.</div><div class="ttdef"><b>Definition:</b> intc.h:201</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2abeab69d42b8e22213da10c39a1f167b1"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2abeab69d42b8e22213da10c39a1f167b1">CPU_INTC_INTERRUPT_SCI_RXI</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_SCI_RXI</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:84</div></div>
<div class="ttc" id="agroup__MEMORY__MAP__AREAS_html_ga298694f5a284a9481357c09aab7aa7e3"><div class="ttname"><a href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3">CPU</a></div><div class="ttdeci">#define CPU(x)</div><div class="ttdoc">Access the CPU I/O registers.</div><div class="ttdef"><b>Definition:</b> map.h:66</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2ab0929951193179aa3b67133f1cc4d5f3"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2ab0929951193179aa3b67133f1cc4d5f3">CPU_INTC_INTERRUPT_BSC</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_BSC</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:100</div></div>
<div class="ttc" id="agroup__MEMORY__MAP__CPU__IO__REGISTERS_html_ga351802c7039f342aa6f9736a2cbdda85"><div class="ttname"><a href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga351802c7039f342aa6f9736a2cbdda85">IPRB</a></div><div class="ttdeci">#define IPRB</div><div class="ttdoc">CPU I/O register.</div><div class="ttdef"><b>Definition:</b> map.h:169</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2abf475cdbb5a50aeb790338759c9d2554"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2abf475cdbb5a50aeb790338759c9d2554">CPU_INTC_INTERRUPT_POWER_ON_RESET_PC</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_POWER_ON_RESET_PC</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:60</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ga7f9cda3c9f657fc6017e4a5a0fd98443"><div class="ttname"><a href="group__CPU__INTC.html#ga7f9cda3c9f657fc6017e4a5a0fd98443">cpu_intc_interrupt_t</a></div><div class="ttdeci">enum cpu_intc_interrupt cpu_intc_interrupt_t</div><div class="ttdoc">Interrupt vectors.</div></div>
<div class="ttc" id="agroup__MEMORY__MAP__MACROS_html_ga945642431974707252514869a35ab184"><div class="ttname"><a href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a></div><div class="ttdeci">#define MEMORY_WRITE(t, x, y)</div><div class="ttdef"><b>Definition:</b> map.h:30</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2a511b7cb4e52cf1d034d0027bf099138b"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a511b7cb4e52cf1d034d0027bf099138b">CPU_INTC_INTERRUPT_FRT_ICI</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_FRT_ICI</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:90</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2ae1bb28d5d849e7165601ae4115218117"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2ae1bb28d5d849e7165601ae4115218117">CPU_INTC_INTERRUPT_DIVU_OVFI</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_DIVU_OVFI</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:110</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2a7850eae5985481091da1a212b7764704"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a7850eae5985481091da1a212b7764704">CPU_INTC_INTERRUPT_ILLEGAL_SLOT</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_ILLEGAL_SLOT</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:70</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2a27c31d78bc3c33571ec3ae88e8ac972d"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a27c31d78bc3c33571ec3ae88e8ac972d">CPU_INTC_INTERRUPT_FREE_6F</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_FREE_6F</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:112</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2aefe38eaee1c95879e3d57dca45086099"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2aefe38eaee1c95879e3d57dca45086099">CPU_INTC_INTERRUPT_FRT_OVI</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_FRT_OVI</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:94</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2a26f2a59640e39636075347b071dfec0d"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a26f2a59640e39636075347b071dfec0d">CPU_INTC_INTERRUPT_DMAC1</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_DMAC1</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:108</div></div>
<div class="ttc" id="agroup__MEMORY__MAP__MACROS_html_gaf09c30d8473de6a63a4143f2e07f917c"><div class="ttname"><a href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a></div><div class="ttdeci">#define MEMORY_READ(t, x)</div><div class="ttdef"><b>Definition:</b> map.h:22</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2abd691c26f6d926c4f9d32bad91265113"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2abd691c26f6d926c4f9d32bad91265113">CPU_INTC_INTERRUPT_SCI_ERI</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_SCI_ERI</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:82</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ga66fc65e006c520b1c0f94f0d834d1760"><div class="ttname"><a href="group__CPU__INTC.html#ga66fc65e006c520b1c0f94f0d834d1760">cpu_intc_priority_b_set</a></div><div class="ttdeci">static void cpu_intc_priority_b_set(uint16_t iprb)</div><div class="ttdoc">Write a 2-byte value to the IPRB I/O register.</div><div class="ttdef"><b>Definition:</b> intc.h:227</div></div>
<div class="ttc" id="agroup__CPU__REGISTERS_html_gaaad2c8295a2578b178750308eab38f76"><div class="ttname"><a href="group__CPU__REGISTERS.html#gaaad2c8295a2578b178750308eab38f76">CPU_SR_I_BITS_MASK</a></div><div class="ttdeci">#define CPU_SR_I_BITS_MASK</div><div class="ttdoc">CPU sr register I bits are used for the interrupt mask bits.</div><div class="ttdef"><b>Definition:</b> registers.h:27</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2a914cac7152324dccdbd69b3d0ba4b885"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2a914cac7152324dccdbd69b3d0ba4b885">CPU_INTC_INTERRUPT_WDT_ITI</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_WDT_ITI</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:98</div></div>
<div class="ttc" id="agroup__CPU__INTC_html_ggaac41bcdeba2bd9e84b2c04f6780e9ed2aff40e3383f87016f76853bea32261a32"><div class="ttname"><a href="group__CPU__INTC.html#ggaac41bcdeba2bd9e84b2c04f6780e9ed2aff40e3383f87016f76853bea32261a32">CPU_INTC_INTERRUPT_MANUAL_RESET_SP</a></div><div class="ttdeci">@ CPU_INTC_INTERRUPT_MANUAL_RESET_SP</div><div class="ttdoc">Interrupt vector.</div><div class="ttdef"><b>Definition:</b> intc.h:66</div></div>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_2acc366ec50223736d170163e50fce76.html">libyaul</a></li><li class="navelem"><a class="el" href="dir_494b9f7ceab4e4052a74750adf4fa7da.html">scu</a></li><li class="navelem"><a class="el" href="dir_c320a0c2fb586d1b9958332bb030bc26.html">bus</a></li><li class="navelem"><a class="el" href="dir_7d7bbe93712b1e0eee49dca0cd27c23b.html">cpu</a></li><li class="navelem"><a class="el" href="dir_427f168647aa327b5ad9854bc789bb16.html">cpu</a></li><li class="navelem"><b>intc.h</b></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
