Total verification running time: 00:00:11
Result: Proved
Path: P4xos/acceptor.p4

[P4 + P4LTL->Boogie]:
P4xos/acceptor.p4(16): [--Wwarn=deprecated] warning: mark_to_drop: Using deprecated feature mark_to_drop. Please use mark_to_drop(standard_metadata) instead.
        mark_to_drop();
        ^^^^^^^^^^^^
/home/p4ltl/Desktop/P4B-Translator/build/p4include/v1model.p4(416)
extern void mark_to_drop();
            ^^^^^^^^^^^^
P4xos/acceptor.p4(12): [--Wwarn=unused] warning: learner_mac_address: unused instance
    register<bit<48>>(1) learner_mac_address;
                         ^^^^^^^^^^^^^^^^^^^
P4xos/acceptor.p4(13): [--Wwarn=unused] warning: learner_address: unused instance
    register<bit<32>>(1) learner_address;
                         ^^^^^^^^^^^^^^^
P4LTL parsing result: ([](AP((((hdr.paxos.inst == a) && (!(drop))) ==> (hdr.paxos.rnd >= meta.paxos_metadata.round)))))

P4LTL parsing result: ([](AP(((valid(hdr.ipv4) && valid(hdr.paxos)) && (!(valid(hdr.arp)))))))

//#LTLProperty:
 ([](AP((((_p4ltl_1 == true) && (!(drop))) ==> (_p4ltl_0 == true)))))
//#LTLFairness:
 ([](AP(((hdr.ipv4.valid == true && hdr.paxos.valid == true) && (!(hdr.arp.valid == true))))))
backend cpu time 0.065716 s
program cpu time 0.403869 s

[Boogie Line Num]
986 /home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl

[Boogie->Verified Result]:
This is Ultimate 0.2.2-P4LTL-348d754-m
[2023-02-06 19:10:09,175 INFO  L177        SettingsManager]: Resetting all preferences to default values...
[2023-02-06 19:10:09,177 INFO  L181        SettingsManager]: Resetting UltimateCore preferences to default values
[2023-02-06 19:10:09,204 INFO  L184        SettingsManager]: Ultimate Commandline Interface provides no preferences, ignoring...
[2023-02-06 19:10:09,204 INFO  L181        SettingsManager]: Resetting Boogie Preprocessor preferences to default values
[2023-02-06 19:10:09,205 INFO  L181        SettingsManager]: Resetting Boogie Procedure Inliner preferences to default values
[2023-02-06 19:10:09,206 INFO  L181        SettingsManager]: Resetting Abstract Interpretation preferences to default values
[2023-02-06 19:10:09,207 INFO  L181        SettingsManager]: Resetting LassoRanker preferences to default values
[2023-02-06 19:10:09,208 INFO  L181        SettingsManager]: Resetting Reaching Definitions preferences to default values
[2023-02-06 19:10:09,208 INFO  L181        SettingsManager]: Resetting SyntaxChecker preferences to default values
[2023-02-06 19:10:09,209 INFO  L181        SettingsManager]: Resetting Sifa preferences to default values
[2023-02-06 19:10:09,209 INFO  L184        SettingsManager]: Büchi Program Product provides no preferences, ignoring...
[2023-02-06 19:10:09,209 INFO  L181        SettingsManager]: Resetting LTL2Aut preferences to default values
[2023-02-06 19:10:09,210 INFO  L181        SettingsManager]: Resetting PEA to Boogie preferences to default values
[2023-02-06 19:10:09,211 INFO  L181        SettingsManager]: Resetting BlockEncodingV2 preferences to default values
[2023-02-06 19:10:09,211 INFO  L181        SettingsManager]: Resetting ChcToBoogie preferences to default values
[2023-02-06 19:10:09,212 INFO  L181        SettingsManager]: Resetting AutomataScriptInterpreter preferences to default values
[2023-02-06 19:10:09,212 INFO  L181        SettingsManager]: Resetting BuchiAutomizer preferences to default values
[2023-02-06 19:10:09,213 INFO  L181        SettingsManager]: Resetting CACSL2BoogieTranslator preferences to default values
[2023-02-06 19:10:09,214 INFO  L181        SettingsManager]: Resetting CodeCheck preferences to default values
[2023-02-06 19:10:09,215 INFO  L181        SettingsManager]: Resetting InvariantSynthesis preferences to default values
[2023-02-06 19:10:09,216 INFO  L181        SettingsManager]: Resetting RCFGBuilder preferences to default values
[2023-02-06 19:10:09,216 INFO  L181        SettingsManager]: Resetting Referee preferences to default values
[2023-02-06 19:10:09,217 INFO  L181        SettingsManager]: Resetting TraceAbstraction preferences to default values
[2023-02-06 19:10:09,218 INFO  L184        SettingsManager]: TraceAbstractionConcurrent provides no preferences, ignoring...
[2023-02-06 19:10:09,218 INFO  L184        SettingsManager]: TraceAbstractionWithAFAs provides no preferences, ignoring...
[2023-02-06 19:10:09,218 INFO  L181        SettingsManager]: Resetting TreeAutomizer preferences to default values
[2023-02-06 19:10:09,219 INFO  L181        SettingsManager]: Resetting IcfgToChc preferences to default values
[2023-02-06 19:10:09,219 INFO  L181        SettingsManager]: Resetting IcfgTransformer preferences to default values
[2023-02-06 19:10:09,220 INFO  L184        SettingsManager]: ReqToTest provides no preferences, ignoring...
[2023-02-06 19:10:09,220 INFO  L181        SettingsManager]: Resetting ThufvLTL2Aut preferences to default values
[2023-02-06 19:10:09,220 INFO  L181        SettingsManager]: Resetting ThufvSpecLang preferences to default values
[2023-02-06 19:10:09,221 INFO  L181        SettingsManager]: Resetting Boogie Printer preferences to default values
[2023-02-06 19:10:09,221 INFO  L181        SettingsManager]: Resetting ChcSmtPrinter preferences to default values
[2023-02-06 19:10:09,222 INFO  L181        SettingsManager]: Resetting ReqPrinter preferences to default values
[2023-02-06 19:10:09,222 INFO  L181        SettingsManager]: Resetting Witness Printer preferences to default values
[2023-02-06 19:10:09,223 INFO  L184        SettingsManager]: Boogie PL CUP Parser provides no preferences, ignoring...
[2023-02-06 19:10:09,223 INFO  L181        SettingsManager]: Resetting CDTParser preferences to default values
[2023-02-06 19:10:09,223 INFO  L184        SettingsManager]: AutomataScriptParser provides no preferences, ignoring...
[2023-02-06 19:10:09,223 INFO  L184        SettingsManager]: ReqParser provides no preferences, ignoring...
[2023-02-06 19:10:09,224 INFO  L181        SettingsManager]: Resetting SmtParser preferences to default values
[2023-02-06 19:10:09,224 INFO  L181        SettingsManager]: Resetting Witness Parser preferences to default values
[2023-02-06 19:10:09,225 INFO  L188        SettingsManager]: Finished resetting all preferences to default values...
[2023-02-06 19:10:09,225 INFO  L101        SettingsManager]: Beginning loading settings from /home/p4ltl/Desktop/UP4LTL-linux/config/P4LTL.epf
[2023-02-06 19:10:09,234 INFO  L113        SettingsManager]: Loading preferences was successful
[2023-02-06 19:10:09,235 INFO  L115        SettingsManager]: Preferences different from defaults after loading the file:
[2023-02-06 19:10:09,236 INFO  L136        SettingsManager]: Preferences of LTL2Aut differ from their defaults:
[2023-02-06 19:10:09,236 INFO  L138        SettingsManager]:  * Read property from file=true
[2023-02-06 19:10:09,236 INFO  L136        SettingsManager]: Preferences of BlockEncodingV2 differ from their defaults:
[2023-02-06 19:10:09,236 INFO  L138        SettingsManager]:  * Minimize states using LBE with the strategy=NONE
[2023-02-06 19:10:09,237 INFO  L136        SettingsManager]: Preferences of BuchiAutomizer differ from their defaults:
[2023-02-06 19:10:09,237 INFO  L138        SettingsManager]:  * Compute Interpolants along a Counterexample=Craig_TreeInterpolation
[2023-02-06 19:10:09,237 INFO  L138        SettingsManager]:  * Use old map elimination=false
[2023-02-06 19:10:09,237 INFO  L138        SettingsManager]:  * Try twofold refinement=false
[2023-02-06 19:10:09,237 INFO  L136        SettingsManager]: Preferences of CACSL2BoogieTranslator differ from their defaults:
[2023-02-06 19:10:09,237 INFO  L138        SettingsManager]:  * Overapproximate operations on floating types=true
[2023-02-06 19:10:09,237 INFO  L138        SettingsManager]:  * Check division by zero=IGNORE
[2023-02-06 19:10:09,238 INFO  L138        SettingsManager]:  * Pointer to allocated memory at dereference=IGNORE
[2023-02-06 19:10:09,238 INFO  L138        SettingsManager]:  * If two pointers are subtracted or compared they have the same base address=IGNORE
[2023-02-06 19:10:09,238 INFO  L138        SettingsManager]:  * Check array bounds for arrays that are off heap=IGNORE
[2023-02-06 19:10:09,238 INFO  L138        SettingsManager]:  * Check if freed pointer was valid=false
[2023-02-06 19:10:09,238 INFO  L138        SettingsManager]:  * Pointer base address is valid at dereference=IGNORE
[2023-02-06 19:10:09,238 INFO  L136        SettingsManager]: Preferences of RCFGBuilder differ from their defaults:
[2023-02-06 19:10:09,239 INFO  L138        SettingsManager]:  * Size of a code block=SingleStatement
[2023-02-06 19:10:09,239 INFO  L138        SettingsManager]:  * SMT solver=Internal_SMTInterpol
[2023-02-06 19:10:09,239 INFO  L138        SettingsManager]:  * Remove assume true statements=false
[2023-02-06 19:10:09,239 INFO  L136        SettingsManager]: Preferences of TraceAbstraction differ from their defaults:
[2023-02-06 19:10:09,239 INFO  L138        SettingsManager]:  * Compute Interpolants along a Counterexample=FPandBP
[2023-02-06 19:10:09,239 INFO  L138        SettingsManager]:  * Trace refinement strategy=CAMEL
[2023-02-06 19:10:09,239 INFO  L138        SettingsManager]:  * Command for external solver=z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in
[2023-02-06 19:10:09,239 INFO  L138        SettingsManager]:  * SMT solver=External_ModelsAndUnsatCoreMode
[2023-02-06 19:10:09,240 INFO  L136        SettingsManager]: Preferences of Boogie Printer differ from their defaults:
[2023-02-06 19:10:09,240 INFO  L138        SettingsManager]:  * Dump path:=C:\Users\Greenie\Desktop\Project\P4LTL\trunk\examples\P4LTL
WARNING: An illegal reflective access operation has occurred
WARNING: Illegal reflective access by com.sun.xml.bind.v2.runtime.reflect.opt.Injector$1 (file:/home/p4ltl/Desktop/UP4LTL-linux/plugins/com.sun.xml.bind_2.2.0.v201505121915.jar) to method java.lang.ClassLoader.defineClass(java.lang.String,byte[],int,int)
WARNING: Please consider reporting this to the maintainers of com.sun.xml.bind.v2.runtime.reflect.opt.Injector$1
WARNING: Use --illegal-access=warn to enable warnings of further illegal reflective access operations
WARNING: All illegal access operations will be denied in a future release
[2023-02-06 19:10:09,414 INFO  L75    nceAwareModelManager]: Repository-Root is: /tmp
[2023-02-06 19:10:09,430 INFO  L261   ainManager$Toolchain]: [Toolchain 1]: Applicable parser(s) successfully (re)initialized
[2023-02-06 19:10:09,432 INFO  L217   ainManager$Toolchain]: [Toolchain 1]: Toolchain selected.
[2023-02-06 19:10:09,432 INFO  L271        PluginConnector]: Initializing Boogie PL CUP Parser...
[2023-02-06 19:10:09,434 INFO  L275        PluginConnector]: Boogie PL CUP Parser initialized
[2023-02-06 19:10:09,435 INFO  L432   ainManager$Toolchain]: [Toolchain 1]: Parsing single file: /home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl
[2023-02-06 19:10:09,435 INFO  L110           BoogieParser]: Parsing: '/home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl'
[2023-02-06 19:10:09,468 INFO  L299   ainManager$Toolchain]: ####################### [Toolchain 1] #######################
[2023-02-06 19:10:09,469 INFO  L131        ToolchainWalker]: Walking toolchain with 7 elements.
[2023-02-06 19:10:09,470 INFO  L113        PluginConnector]: ------------------------Boogie Preprocessor----------------------------
[2023-02-06 19:10:09,470 INFO  L271        PluginConnector]: Initializing Boogie Preprocessor...
[2023-02-06 19:10:09,470 INFO  L275        PluginConnector]: Boogie Preprocessor initialized
[2023-02-06 19:10:09,480 INFO  L185        PluginConnector]: Executing the observer EnsureBoogieModelObserver from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:10:09" (1/1) ...
[2023-02-06 19:10:09,481 INFO  L185        PluginConnector]: Executing the observer TypeChecker from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:10:09" (1/1) ...
[2023-02-06 19:10:09,490 INFO  L185        PluginConnector]: Executing the observer ConstExpander from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:10:09" (1/1) ...
[2023-02-06 19:10:09,490 INFO  L185        PluginConnector]: Executing the observer StructExpander from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:10:09" (1/1) ...
[2023-02-06 19:10:09,505 INFO  L185        PluginConnector]: Executing the observer UnstructureCode from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:10:09" (1/1) ...
[2023-02-06 19:10:09,508 INFO  L185        PluginConnector]: Executing the observer FunctionInliner from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:10:09" (1/1) ...
[2023-02-06 19:10:09,512 INFO  L185        PluginConnector]: Executing the observer BoogieSymbolTableConstructor from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:10:09" (1/1) ...
[2023-02-06 19:10:09,515 INFO  L132        PluginConnector]: ------------------------ END Boogie Preprocessor----------------------------
[2023-02-06 19:10:09,515 INFO  L113        PluginConnector]: ------------------------ThufvSpecLang----------------------------
[2023-02-06 19:10:09,515 INFO  L271        PluginConnector]: Initializing ThufvSpecLang...
[2023-02-06 19:10:09,518 INFO  L275        PluginConnector]: ThufvSpecLang initialized
[2023-02-06 19:10:09,522 INFO  L185        PluginConnector]: Executing the observer ThufvSpecLangObserver from plugin ThufvSpecLang for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:10:09" (1/1) ...
[2023-02-06 19:10:09,525 INFO  L184   hufvSpecLangObserver]: P4LTL Spec is: ([](AP((((_p4ltl_1 == true) && (!(drop))) ==> (_p4ltl_0 == true)))))
[2023-02-06 19:10:09,525 INFO  L312   hufvSpecLangObserver]: translating P4LTL formula: ([](AP((((_p4ltl_1 == true) && (!(drop))) ==> (_p4ltl_0 == true)))))
[2023-02-06 19:10:09,525 INFO  L331   hufvSpecLangObserver]: Starting to parse P4LTL Formula to AstNode: ([](AP((((_p4ltl_1 == true) && (!(drop))) ==> (_p4ltl_0 == true)))))
Token: (
Token: []
Token: (
Token: AP
Token: (
Token: (
Token: (
Token: (
Token: _p4ltl_1
Token: ==
Token: true
Token: )
Token: &&
Token: (
Token: !
Token: (
Token: drop
Token: )
Token: )
Token: )
Token: ==>
Token: (
Token: _p4ltl_0
Token: ==
Token: true
Token: )
Token: )
Token: )
Token: )
Token: )
Token: 
Token: 
[2023-02-06 19:10:09,534 INFO  L336   hufvSpecLangObserver]: Successfully lexed and parsed: ([](AP((((_p4ltl_1 == true) && (!(drop))) ==> (_p4ltl_0 == true)))))
[2023-02-06 19:10:09,534 INFO  L316   hufvSpecLangObserver]: translated to regular LTL formula: ( [](AP(( ( _p4ltl_1==true && (!(drop)) ) ==> _p4ltl_0==true ))) )
==== class: class ast.UnaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Not
==== class: class ast.Drop
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
[2023-02-06 19:10:09,540 INFO  L218   hufvSpecLangObserver]: P4LTL Fairness Spec is: ([](AP(((hdr.ipv4.valid == true && hdr.paxos.valid == true) && (!(hdr.arp.valid == true))))))
[2023-02-06 19:10:09,540 INFO  L312   hufvSpecLangObserver]: translating P4LTL formula: ([](AP(((hdr.ipv4.valid == true && hdr.paxos.valid == true) && (!(hdr.arp.valid == true))))))
[2023-02-06 19:10:09,540 INFO  L331   hufvSpecLangObserver]: Starting to parse P4LTL Formula to AstNode: ([](AP(((hdr.ipv4.valid == true && hdr.paxos.valid == true) && (!(hdr.arp.valid == true))))))
Token: (
Token: []
Token: (
Token: AP
Token: (
Token: (
Token: (
Token: hdr.ipv4.valid
Token: ==
Token: true
Token: &&
Token: hdr.paxos.valid
Token: ==
Token: true
Token: )
Token: &&
Token: (
Token: !
Token: (
Token: hdr.arp.valid
Token: ==
Token: true
Token: )
Token: )
Token: )
Token: )
Token: )
Token: )
Token: 
Token: 
[2023-02-06 19:10:09,540 INFO  L336   hufvSpecLangObserver]: Successfully lexed and parsed: ([](AP(((hdr.ipv4.valid == true && hdr.paxos.valid == true) && (!(hdr.arp.valid == true))))))
[2023-02-06 19:10:09,540 INFO  L316   hufvSpecLangObserver]: translated to regular LTL formula: ( [](AP(( ( hdr.ipv4.valid==true && hdr.paxos.valid==true ) && (!(hdr.arp.valid==true)) ))) )
==== class: class ast.UnaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Not
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
[2023-02-06 19:10:09,542 INFO  L288   hufvSpecLangObserver]: File already exists and will be overwritten: /home/p4ltl/Desktop/UP4LTL-linux/__p4ltl_ast.json
[2023-02-06 19:10:09,542 INFO  L291   hufvSpecLangObserver]: Writing to file /home/p4ltl/Desktop/UP4LTL-linux/__p4ltl_ast.json
[2023-02-06 19:10:09,543 INFO  L202        PluginConnector]: Adding new model Hardcoded edu.tsinghua.ss.thufv.specLang AST 06.02 07:10:09 PropertyContainer
[2023-02-06 19:10:09,543 INFO  L132        PluginConnector]: ------------------------ END ThufvSpecLang----------------------------
[2023-02-06 19:10:09,544 INFO  L113        PluginConnector]: ------------------------RCFGBuilder----------------------------
[2023-02-06 19:10:09,544 INFO  L271        PluginConnector]: Initializing RCFGBuilder...
[2023-02-06 19:10:09,544 INFO  L275        PluginConnector]: RCFGBuilder initialized
[2023-02-06 19:10:09,545 INFO  L185        PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:10:09" (1/2) ...
[2023-02-06 19:10:09,551 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 19:10:09,605 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_0 given in one single declaration
[2023-02-06 19:10:09,605 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_0
[2023-02-06 19:10:09,605 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_0
[2023-02-06 19:10:09,605 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure ULTIMATE.start given in one single declaration
[2023-02-06 19:10:09,605 INFO  L130     BoogieDeclarations]: Found specification of procedure ULTIMATE.start
[2023-02-06 19:10:09,605 INFO  L138     BoogieDeclarations]: Found implementation of procedure ULTIMATE.start
[2023-02-06 19:10:09,605 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _drop given in one single declaration
[2023-02-06 19:10:09,605 INFO  L130     BoogieDeclarations]: Found specification of procedure _drop
[2023-02-06 19:10:09,605 INFO  L138     BoogieDeclarations]: Found implementation of procedure _drop
[2023-02-06 19:10:09,605 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _drop_4 given in one single declaration
[2023-02-06 19:10:09,605 INFO  L130     BoogieDeclarations]: Found specification of procedure _drop_4
[2023-02-06 19:10:09,606 INFO  L138     BoogieDeclarations]: Found implementation of procedure _drop_4
[2023-02-06 19:10:09,606 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _drop_5 given in one single declaration
[2023-02-06 19:10:09,606 INFO  L130     BoogieDeclarations]: Found specification of procedure _drop_5
[2023-02-06 19:10:09,606 INFO  L138     BoogieDeclarations]: Found implementation of procedure _drop_5
[2023-02-06 19:10:09,606 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _drop_6 given in one single declaration
[2023-02-06 19:10:09,606 INFO  L130     BoogieDeclarations]: Found specification of procedure _drop_6
[2023-02-06 19:10:09,606 INFO  L138     BoogieDeclarations]: Found implementation of procedure _drop_6
[2023-02-06 19:10:09,606 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _parser_TopParser given in one single declaration
[2023-02-06 19:10:09,606 INFO  L130     BoogieDeclarations]: Found specification of procedure _parser_TopParser
[2023-02-06 19:10:09,606 INFO  L138     BoogieDeclarations]: Found implementation of procedure _parser_TopParser
[2023-02-06 19:10:09,607 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure accept given in one single declaration
[2023-02-06 19:10:09,607 INFO  L130     BoogieDeclarations]: Found specification of procedure accept
[2023-02-06 19:10:09,607 INFO  L138     BoogieDeclarations]: Found implementation of procedure accept
[2023-02-06 19:10:09,607 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure acceptor_tbl_0.apply given in one single declaration
[2023-02-06 19:10:09,607 INFO  L130     BoogieDeclarations]: Found specification of procedure acceptor_tbl_0.apply
[2023-02-06 19:10:09,607 INFO  L138     BoogieDeclarations]: Found implementation of procedure acceptor_tbl_0.apply
[2023-02-06 19:10:09,607 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure arp_tbl_0.apply given in one single declaration
[2023-02-06 19:10:09,608 INFO  L130     BoogieDeclarations]: Found specification of procedure arp_tbl_0.apply
[2023-02-06 19:10:09,608 INFO  L138     BoogieDeclarations]: Found implementation of procedure arp_tbl_0.apply
[2023-02-06 19:10:09,608 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure computeChecksum given in one single declaration
[2023-02-06 19:10:09,608 INFO  L130     BoogieDeclarations]: Found specification of procedure computeChecksum
[2023-02-06 19:10:09,608 INFO  L138     BoogieDeclarations]: Found implementation of procedure computeChecksum
[2023-02-06 19:10:09,608 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure egress given in one single declaration
[2023-02-06 19:10:09,608 INFO  L130     BoogieDeclarations]: Found specification of procedure egress
[2023-02-06 19:10:09,608 INFO  L138     BoogieDeclarations]: Found implementation of procedure egress
[2023-02-06 19:10:09,608 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure forward given in one single declaration
[2023-02-06 19:10:09,608 INFO  L130     BoogieDeclarations]: Found specification of procedure forward
[2023-02-06 19:10:09,608 INFO  L138     BoogieDeclarations]: Found implementation of procedure forward
[2023-02-06 19:10:09,608 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure handle_1a given in one single declaration
[2023-02-06 19:10:09,608 INFO  L130     BoogieDeclarations]: Found specification of procedure handle_1a
[2023-02-06 19:10:09,608 INFO  L138     BoogieDeclarations]: Found implementation of procedure handle_1a
[2023-02-06 19:10:09,608 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure handle_2a given in one single declaration
[2023-02-06 19:10:09,609 INFO  L130     BoogieDeclarations]: Found specification of procedure handle_2a
[2023-02-06 19:10:09,609 INFO  L138     BoogieDeclarations]: Found implementation of procedure handle_2a
[2023-02-06 19:10:09,609 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure handle_arp_reply given in one single declaration
[2023-02-06 19:10:09,609 INFO  L130     BoogieDeclarations]: Found specification of procedure handle_arp_reply
[2023-02-06 19:10:09,609 INFO  L138     BoogieDeclarations]: Found implementation of procedure handle_arp_reply
[2023-02-06 19:10:09,609 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure handle_arp_request given in one single declaration
[2023-02-06 19:10:09,609 INFO  L130     BoogieDeclarations]: Found specification of procedure handle_arp_request
[2023-02-06 19:10:09,609 INFO  L138     BoogieDeclarations]: Found implementation of procedure handle_arp_request
[2023-02-06 19:10:09,609 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure handle_icmp_reply given in one single declaration
[2023-02-06 19:10:09,609 INFO  L130     BoogieDeclarations]: Found specification of procedure handle_icmp_reply
[2023-02-06 19:10:09,609 INFO  L138     BoogieDeclarations]: Found implementation of procedure handle_icmp_reply
[2023-02-06 19:10:09,609 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure handle_icmp_request given in one single declaration
[2023-02-06 19:10:09,609 INFO  L130     BoogieDeclarations]: Found specification of procedure handle_icmp_request
[2023-02-06 19:10:09,609 INFO  L138     BoogieDeclarations]: Found implementation of procedure handle_icmp_request
[2023-02-06 19:10:09,610 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure havocProcedure given in one single declaration
[2023-02-06 19:10:09,610 INFO  L130     BoogieDeclarations]: Found specification of procedure havocProcedure
[2023-02-06 19:10:09,610 INFO  L138     BoogieDeclarations]: Found implementation of procedure havocProcedure
[2023-02-06 19:10:09,610 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure icmp_tbl_0.apply given in one single declaration
[2023-02-06 19:10:09,610 INFO  L130     BoogieDeclarations]: Found specification of procedure icmp_tbl_0.apply
[2023-02-06 19:10:09,610 INFO  L138     BoogieDeclarations]: Found implementation of procedure icmp_tbl_0.apply
[2023-02-06 19:10:09,610 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure ingress given in one single declaration
[2023-02-06 19:10:09,610 INFO  L130     BoogieDeclarations]: Found specification of procedure ingress
[2023-02-06 19:10:09,610 INFO  L138     BoogieDeclarations]: Found implementation of procedure ingress
[2023-02-06 19:10:09,610 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure learner_address_0.write given in one single declaration
[2023-02-06 19:10:09,610 INFO  L130     BoogieDeclarations]: Found specification of procedure learner_address_0.write
[2023-02-06 19:10:09,610 INFO  L138     BoogieDeclarations]: Found implementation of procedure learner_address_0.write
[2023-02-06 19:10:09,610 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure learner_mac_address_0.write given in one single declaration
[2023-02-06 19:10:09,610 INFO  L130     BoogieDeclarations]: Found specification of procedure learner_mac_address_0.write
[2023-02-06 19:10:09,611 INFO  L138     BoogieDeclarations]: Found implementation of procedure learner_mac_address_0.write
[2023-02-06 19:10:09,611 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure main given in one single declaration
[2023-02-06 19:10:09,611 INFO  L130     BoogieDeclarations]: Found specification of procedure main
[2023-02-06 19:10:09,611 INFO  L138     BoogieDeclarations]: Found implementation of procedure main
[2023-02-06 19:10:09,611 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure mainProcedure given in one single declaration
[2023-02-06 19:10:09,611 INFO  L130     BoogieDeclarations]: Found specification of procedure mainProcedure
[2023-02-06 19:10:09,611 INFO  L138     BoogieDeclarations]: Found implementation of procedure mainProcedure
[2023-02-06 19:10:09,611 INFO  L130     BoogieDeclarations]: Found specification of procedure mark_to_drop
[2023-02-06 19:10:09,611 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure my_ip_address_0.write given in one single declaration
[2023-02-06 19:10:09,611 INFO  L130     BoogieDeclarations]: Found specification of procedure my_ip_address_0.write
[2023-02-06 19:10:09,611 INFO  L138     BoogieDeclarations]: Found implementation of procedure my_ip_address_0.write
[2023-02-06 19:10:09,611 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure my_mac_address_0.write given in one single declaration
[2023-02-06 19:10:09,611 INFO  L130     BoogieDeclarations]: Found specification of procedure my_mac_address_0.write
[2023-02-06 19:10:09,612 INFO  L138     BoogieDeclarations]: Found implementation of procedure my_mac_address_0.write
[2023-02-06 19:10:09,612 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure parse_arp given in one single declaration
[2023-02-06 19:10:09,612 INFO  L130     BoogieDeclarations]: Found specification of procedure parse_arp
[2023-02-06 19:10:09,612 INFO  L138     BoogieDeclarations]: Found implementation of procedure parse_arp
[2023-02-06 19:10:09,612 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure parse_icmp given in one single declaration
[2023-02-06 19:10:09,612 INFO  L130     BoogieDeclarations]: Found specification of procedure parse_icmp
[2023-02-06 19:10:09,612 INFO  L138     BoogieDeclarations]: Found implementation of procedure parse_icmp
[2023-02-06 19:10:09,612 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure parse_ipv4 given in one single declaration
[2023-02-06 19:10:09,612 INFO  L130     BoogieDeclarations]: Found specification of procedure parse_ipv4
[2023-02-06 19:10:09,612 INFO  L138     BoogieDeclarations]: Found implementation of procedure parse_ipv4
[2023-02-06 19:10:09,612 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure parse_paxos given in one single declaration
[2023-02-06 19:10:09,612 INFO  L130     BoogieDeclarations]: Found specification of procedure parse_paxos
[2023-02-06 19:10:09,612 INFO  L138     BoogieDeclarations]: Found implementation of procedure parse_paxos
[2023-02-06 19:10:09,612 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure parse_udp given in one single declaration
[2023-02-06 19:10:09,612 INFO  L130     BoogieDeclarations]: Found specification of procedure parse_udp
[2023-02-06 19:10:09,613 INFO  L138     BoogieDeclarations]: Found implementation of procedure parse_udp
[2023-02-06 19:10:09,613 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure place_holder_table_0.apply given in one single declaration
[2023-02-06 19:10:09,613 INFO  L130     BoogieDeclarations]: Found specification of procedure place_holder_table_0.apply
[2023-02-06 19:10:09,613 INFO  L138     BoogieDeclarations]: Found implementation of procedure place_holder_table_0.apply
[2023-02-06 19:10:09,613 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure read_round given in one single declaration
[2023-02-06 19:10:09,613 INFO  L130     BoogieDeclarations]: Found specification of procedure read_round
[2023-02-06 19:10:09,613 INFO  L138     BoogieDeclarations]: Found implementation of procedure read_round
[2023-02-06 19:10:09,613 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure registerAcceptorID_0.write given in one single declaration
[2023-02-06 19:10:09,613 INFO  L130     BoogieDeclarations]: Found specification of procedure registerAcceptorID_0.write
[2023-02-06 19:10:09,613 INFO  L138     BoogieDeclarations]: Found implementation of procedure registerAcceptorID_0.write
[2023-02-06 19:10:09,613 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure registerRound_0.write given in one single declaration
[2023-02-06 19:10:09,613 INFO  L130     BoogieDeclarations]: Found specification of procedure registerRound_0.write
[2023-02-06 19:10:09,613 INFO  L138     BoogieDeclarations]: Found implementation of procedure registerRound_0.write
[2023-02-06 19:10:09,614 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure registerVRound_0.write given in one single declaration
[2023-02-06 19:10:09,614 INFO  L130     BoogieDeclarations]: Found specification of procedure registerVRound_0.write
[2023-02-06 19:10:09,614 INFO  L138     BoogieDeclarations]: Found implementation of procedure registerVRound_0.write
[2023-02-06 19:10:09,614 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure registerValue_0.write given in one single declaration
[2023-02-06 19:10:09,614 INFO  L130     BoogieDeclarations]: Found specification of procedure registerValue_0.write
[2023-02-06 19:10:09,614 INFO  L138     BoogieDeclarations]: Found implementation of procedure registerValue_0.write
[2023-02-06 19:10:09,614 INFO  L130     BoogieDeclarations]: Found specification of procedure reject
[2023-02-06 19:10:09,614 INFO  L130     BoogieDeclarations]: Found specification of procedure setInvalid
[2023-02-06 19:10:09,614 INFO  L130     BoogieDeclarations]: Found specification of procedure setValid
[2023-02-06 19:10:09,614 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure start given in one single declaration
[2023-02-06 19:10:09,614 INFO  L130     BoogieDeclarations]: Found specification of procedure start
[2023-02-06 19:10:09,614 INFO  L138     BoogieDeclarations]: Found implementation of procedure start
[2023-02-06 19:10:09,614 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure transport_tbl_0.apply given in one single declaration
[2023-02-06 19:10:09,614 INFO  L130     BoogieDeclarations]: Found specification of procedure transport_tbl_0.apply
[2023-02-06 19:10:09,614 INFO  L138     BoogieDeclarations]: Found implementation of procedure transport_tbl_0.apply
[2023-02-06 19:10:09,615 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure verifyChecksum given in one single declaration
[2023-02-06 19:10:09,615 INFO  L130     BoogieDeclarations]: Found specification of procedure verifyChecksum
[2023-02-06 19:10:09,615 INFO  L138     BoogieDeclarations]: Found implementation of procedure verifyChecksum
[2023-02-06 19:10:09,650 INFO  L234             CfgBuilder]: Building ICFG
[2023-02-06 19:10:09,651 INFO  L260             CfgBuilder]: Building CFG for each procedure with an implementation
[2023-02-06 19:10:09,858 INFO  L275             CfgBuilder]: Performing block encoding
[2023-02-06 19:10:09,868 INFO  L294             CfgBuilder]: Using the 1 location(s) as analysis (start of procedure ULTIMATE.start)
[2023-02-06 19:10:09,868 INFO  L299             CfgBuilder]: Removed 0 assume(true) statements.
[2023-02-06 19:10:09,870 INFO  L202        PluginConnector]: Adding new model p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 06.02 07:10:09 BoogieIcfgContainer
[2023-02-06 19:10:09,870 INFO  L185        PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 06.02 07:10:09" (2/2) ...
[2023-02-06 19:10:09,870 INFO  L82     RCFGBuilderObserver]: No WrapperNode. Let Ultimate process with next node
[2023-02-06 19:10:09,871 INFO  L205        PluginConnector]: Invalid model from RCFGBuilder for observer de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder.RCFGBuilderObserver@2e50b54f and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 06.02 07:10:09, skipping insertion in model container
[2023-02-06 19:10:09,871 INFO  L132        PluginConnector]: ------------------------ END RCFGBuilder----------------------------
[2023-02-06 19:10:09,871 INFO  L113        PluginConnector]: ------------------------ThufvLTL2Aut----------------------------
[2023-02-06 19:10:09,871 INFO  L271        PluginConnector]: Initializing ThufvLTL2Aut...
[2023-02-06 19:10:09,872 INFO  L275        PluginConnector]: ThufvLTL2Aut initialized
[2023-02-06 19:10:09,873 INFO  L185        PluginConnector]: Executing the observer ThufvLTL2AutObserver from plugin ThufvLTL2Aut for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 06.02 07:10:09" (2/3) ...
[2023-02-06 19:10:09,873 INFO  L119   ThufvLTL2AutObserver]: Checking fairness + property: !(( [](AP(( ( hdr.ipv4.valid==true && hdr.paxos.valid==true ) && (!(hdr.arp.valid==true)) ))) )) || ( ( [](AP(( ( _p4ltl_1==true && (!(drop)) ) ==> _p4ltl_0==true ))) ))
[2023-02-06 19:10:09,879 INFO  L189       MonitoredProcess]: No working directory specified, using /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba
[2023-02-06 19:10:09,893 INFO  L229       MonitoredProcess]: Starting monitored process 1 with /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba -f ! ( ! ( ( [] ( a ) ) ) || ( ( [] ( b ) ) ) )  (exit command is null, workingDir is null)
[2023-02-06 19:10:09,896 INFO  L552       MonitoredProcess]: [MP /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba -f ! ( ! ( ( [] ( a ) ) ) || ( ( [] ( b ) ) ) )  (1)] Ended with exit code 0
[2023-02-06 19:10:09,915 INFO  L133   ThufvLTL2AutObserver]: LTL Property is: !(( [](((hdr.ipv4.valid == true && hdr.paxos.valid == true) && !(hdr.arp.valid == true))) )) || ( ( []((_p4ltl_1 == true && !drop ==> _p4ltl_0 == true)) ))
[2023-02-06 19:10:09,915 INFO  L202        PluginConnector]: Adding new model Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 06.02 07:10:09 NWAContainer
[2023-02-06 19:10:09,915 INFO  L132        PluginConnector]: ------------------------ END ThufvLTL2Aut----------------------------
[2023-02-06 19:10:09,916 INFO  L113        PluginConnector]: ------------------------Büchi Program Product----------------------------
[2023-02-06 19:10:09,916 INFO  L271        PluginConnector]: Initializing Büchi Program Product...
[2023-02-06 19:10:09,917 INFO  L275        PluginConnector]: Büchi Program Product initialized
[2023-02-06 19:10:09,917 INFO  L185        PluginConnector]: Executing the observer BuchiProductObserver from plugin Büchi Program Product for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 06.02 07:10:09" (3/4) ...
[2023-02-06 19:10:09,918 INFO  L205        PluginConnector]: Invalid model from Büchi Program Product for observer de.uni_freiburg.informatik.ultimate.buchiprogramproduct.BuchiProductObserver@6f64234 and model type LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 06.02 07:10:09, skipping insertion in model container
[2023-02-06 19:10:09,918 INFO  L185        PluginConnector]: Executing the observer BuchiProductObserver from plugin Büchi Program Product for "Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 06.02 07:10:09" (4/4) ...
[2023-02-06 19:10:09,920 INFO  L104   BuchiProductObserver]: Initial property automaton 2 locations, 3 edges
[2023-02-06 19:10:09,922 INFO  L110   BuchiProductObserver]: Initial RCFG 315 locations, 380 edges
[2023-02-06 19:10:09,922 INFO  L93    BuchiProductObserver]: Beginning generation of product automaton
[2023-02-06 19:10:09,925 INFO  L170       ProductGenerator]: ----- Annotating TransactionInfo ...
[2023-02-06 19:10:09,925 INFO  L189       ProductGenerator]: +++++ Call method name: registerValue_0.write
[2023-02-06 19:10:09,926 INFO  L189       ProductGenerator]: +++++ Call method name: mainProcedure
[2023-02-06 19:10:09,926 INFO  L189       ProductGenerator]: +++++ Call method name: handle_arp_request
[2023-02-06 19:10:09,926 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_0
[2023-02-06 19:10:09,926 INFO  L189       ProductGenerator]: +++++ Call method name: arp_tbl_0.apply
[2023-02-06 19:10:09,926 INFO  L189       ProductGenerator]: +++++ Call method name: _drop_6
[2023-02-06 19:10:09,926 INFO  L189       ProductGenerator]: +++++ Call method name: main
[2023-02-06 19:10:09,926 INFO  L192       ProductGenerator]: ----- Handling transaction edge from mainEXIT to L845-1
[2023-02-06 19:10:09,927 INFO  L189       ProductGenerator]: +++++ Call method name: transport_tbl_0.apply
[2023-02-06 19:10:09,927 INFO  L189       ProductGenerator]: +++++ Call method name: _drop_5
[2023-02-06 19:10:09,927 INFO  L189       ProductGenerator]: +++++ Call method name: _drop_4
[2023-02-06 19:10:09,927 INFO  L189       ProductGenerator]: +++++ Call method name: handle_icmp_request
[2023-02-06 19:10:09,927 INFO  L189       ProductGenerator]: +++++ Call method name: parse_icmp
[2023-02-06 19:10:09,927 INFO  L189       ProductGenerator]: +++++ Call method name: egress
[2023-02-06 19:10:09,927 INFO  L189       ProductGenerator]: +++++ Call method name: parse_arp
[2023-02-06 19:10:09,927 INFO  L189       ProductGenerator]: +++++ Call method name: computeChecksum
[2023-02-06 19:10:09,927 INFO  L189       ProductGenerator]: +++++ Call method name: icmp_tbl_0.apply
[2023-02-06 19:10:09,927 INFO  L189       ProductGenerator]: +++++ Call method name: handle_1a
[2023-02-06 19:10:09,927 INFO  L189       ProductGenerator]: +++++ Call method name: _parser_TopParser
[2023-02-06 19:10:09,928 INFO  L189       ProductGenerator]: +++++ Call method name: forward
[2023-02-06 19:10:09,928 INFO  L189       ProductGenerator]: +++++ Call method name: _drop
[2023-02-06 19:10:09,928 INFO  L189       ProductGenerator]: +++++ Call method name: start
[2023-02-06 19:10:09,928 INFO  L189       ProductGenerator]: +++++ Call method name: read_round
[2023-02-06 19:10:09,928 INFO  L189       ProductGenerator]: +++++ Call method name: registerVRound_0.write
[2023-02-06 19:10:09,928 INFO  L189       ProductGenerator]: +++++ Call method name: registerRound_0.write
[2023-02-06 19:10:09,928 INFO  L189       ProductGenerator]: +++++ Call method name: registerRound_0.write
[2023-02-06 19:10:09,928 INFO  L189       ProductGenerator]: +++++ Call method name: accept
[2023-02-06 19:10:09,928 INFO  L189       ProductGenerator]: +++++ Call method name: accept
[2023-02-06 19:10:09,928 INFO  L189       ProductGenerator]: +++++ Call method name: accept
[2023-02-06 19:10:09,928 INFO  L189       ProductGenerator]: +++++ Call method name: acceptor_tbl_0.apply
[2023-02-06 19:10:09,928 INFO  L189       ProductGenerator]: +++++ Call method name: handle_icmp_reply
[2023-02-06 19:10:09,928 INFO  L189       ProductGenerator]: +++++ Call method name: ingress
[2023-02-06 19:10:09,929 INFO  L189       ProductGenerator]: +++++ Call method name: parse_paxos
[2023-02-06 19:10:09,929 INFO  L189       ProductGenerator]: +++++ Call method name: handle_2a
[2023-02-06 19:10:09,929 INFO  L189       ProductGenerator]: +++++ Call method name: place_holder_table_0.apply
[2023-02-06 19:10:09,929 INFO  L189       ProductGenerator]: +++++ Call method name: parse_ipv4
[2023-02-06 19:10:09,929 INFO  L189       ProductGenerator]: +++++ Call method name: parse_udp
[2023-02-06 19:10:09,929 INFO  L189       ProductGenerator]: +++++ Call method name: verifyChecksum
[2023-02-06 19:10:09,929 INFO  L189       ProductGenerator]: +++++ Call method name: handle_arp_reply
[2023-02-06 19:10:09,929 INFO  L189       ProductGenerator]: +++++ Call method name: havocProcedure
[2023-02-06 19:10:09,933 INFO  L244       ProductGenerator]: Creating Product States...
[2023-02-06 19:10:09,933 INFO  L277       ProductGenerator]: ==== location: learner_mac_address_0.writeEXIT
[2023-02-06 19:10:09,934 INFO  L277       ProductGenerator]: ==== location: L652
[2023-02-06 19:10:09,934 INFO  L277       ProductGenerator]: ==== location: L589
[2023-02-06 19:10:09,934 INFO  L277       ProductGenerator]: ==== location: L699
[2023-02-06 19:10:09,934 INFO  L277       ProductGenerator]: ==== location: L737
[2023-02-06 19:10:09,934 INFO  L277       ProductGenerator]: ==== location: registerVRound_0.writeEXIT
[2023-02-06 19:10:09,934 INFO  L277       ProductGenerator]: ==== location: havocProcedureEXIT
[2023-02-06 19:10:09,934 INFO  L277       ProductGenerator]: ==== location: handle_2aEXIT
[2023-02-06 19:10:09,934 INFO  L277       ProductGenerator]: ==== location: registerRound_0.writeEXIT
[2023-02-06 19:10:09,935 INFO  L277       ProductGenerator]: ==== location: acceptor_tbl_0.applyEXIT
[2023-02-06 19:10:09,935 INFO  L277       ProductGenerator]: ==== location: L677
[2023-02-06 19:10:09,935 INFO  L277       ProductGenerator]: ==== location: L705
[2023-02-06 19:10:09,935 INFO  L277       ProductGenerator]: ==== location: L666
[2023-02-06 19:10:09,935 INFO  L277       ProductGenerator]: ==== location: L559
[2023-02-06 19:10:09,935 INFO  L277       ProductGenerator]: ==== location: L587
[2023-02-06 19:10:09,935 INFO  L277       ProductGenerator]: ==== location: _drop_4ENTRY
[2023-02-06 19:10:09,935 INFO  L277       ProductGenerator]: ==== location: handle_icmp_requestEXIT
[2023-02-06 19:10:09,935 INFO  L277       ProductGenerator]: ==== location: L682
[2023-02-06 19:10:09,935 INFO  L277       ProductGenerator]: ==== location: transport_tbl_0.applyENTRY
[2023-02-06 19:10:09,935 INFO  L277       ProductGenerator]: ==== location: L574
[2023-02-06 19:10:09,935 INFO  L277       ProductGenerator]: ==== location: L725
[2023-02-06 19:10:09,936 INFO  L277       ProductGenerator]: ==== location: L730
[2023-02-06 19:10:09,936 INFO  L277       ProductGenerator]: ==== location: arp_tbl_0.applyENTRY
[2023-02-06 19:10:09,936 INFO  L277       ProductGenerator]: ==== location: egressFINAL
[2023-02-06 19:10:09,936 INFO  L277       ProductGenerator]: ==== location: L668
[2023-02-06 19:10:09,936 INFO  L277       ProductGenerator]: ==== location: L687
[2023-02-06 19:10:09,936 INFO  L277       ProductGenerator]: ==== location: L688
[2023-02-06 19:10:09,936 INFO  L277       ProductGenerator]: ==== location: handle_icmp_replyEXIT
[2023-02-06 19:10:09,936 INFO  L277       ProductGenerator]: ==== location: place_holder_table_0.applyEXIT
[2023-02-06 19:10:09,936 INFO  L277       ProductGenerator]: ==== location: L749
[2023-02-06 19:10:09,936 INFO  L277       ProductGenerator]: ==== location: arp_tbl_0.applyEXIT
[2023-02-06 19:10:09,936 INFO  L277       ProductGenerator]: ==== location: mainProcedureFINAL
[2023-02-06 19:10:09,936 INFO  L277       ProductGenerator]: ==== location: L964
[2023-02-06 19:10:09,937 INFO  L277       ProductGenerator]: ==== location: L747
[2023-02-06 19:10:09,937 INFO  L277       ProductGenerator]: ==== location: registerRound_0.writeFINAL
[2023-02-06 19:10:09,937 INFO  L277       ProductGenerator]: ==== location: parse_arpFINAL
[2023-02-06 19:10:09,937 INFO  L277       ProductGenerator]: ==== location: L707
[2023-02-06 19:10:09,937 INFO  L277       ProductGenerator]: ==== location: mainProcedureEXIT
[2023-02-06 19:10:09,937 INFO  L277       ProductGenerator]: ==== location: L741
[2023-02-06 19:10:09,937 INFO  L277       ProductGenerator]: ==== location: computeChecksumEXIT
[2023-02-06 19:10:09,937 INFO  L277       ProductGenerator]: ==== location: L966
[2023-02-06 19:10:09,937 INFO  L277       ProductGenerator]: ==== location: L633
[2023-02-06 19:10:09,937 INFO  L277       ProductGenerator]: ==== location: L801-1
[2023-02-06 19:10:09,937 INFO  L277       ProductGenerator]: ==== location: L609
[2023-02-06 19:10:09,937 INFO  L277       ProductGenerator]: ==== location: handle_icmp_requestFINAL
[2023-02-06 19:10:09,937 INFO  L277       ProductGenerator]: ==== location: _drop_4EXIT
[2023-02-06 19:10:09,937 INFO  L277       ProductGenerator]: ==== location: L736
[2023-02-06 19:10:09,937 INFO  L277       ProductGenerator]: ==== location: registerAcceptorID_0.writeENTRY
[2023-02-06 19:10:09,938 INFO  L277       ProductGenerator]: ==== location: my_mac_address_0.writeFINAL
[2023-02-06 19:10:09,938 INFO  L277       ProductGenerator]: ==== location: L635
[2023-02-06 19:10:09,938 INFO  L277       ProductGenerator]: ==== location: L801
[2023-02-06 19:10:09,938 INFO  L277       ProductGenerator]: ==== location: learner_address_0.writeENTRY
[2023-02-06 19:10:09,938 INFO  L277       ProductGenerator]: ==== location: mainProcedureENTRY
[2023-02-06 19:10:09,938 INFO  L277       ProductGenerator]: ==== location: L651
[2023-02-06 19:10:09,938 INFO  L277       ProductGenerator]: ==== location: L889
[2023-02-06 19:10:09,938 INFO  L277       ProductGenerator]: ==== location: L712
[2023-02-06 19:10:09,938 INFO  L277       ProductGenerator]: ==== location: L784
[2023-02-06 19:10:09,938 INFO  L277       ProductGenerator]: ==== location: L719
[2023-02-06 19:10:09,938 INFO  L277       ProductGenerator]: ==== location: L762
[2023-02-06 19:10:09,938 INFO  L277       ProductGenerator]: ==== location: parse_udpENTRY
[2023-02-06 19:10:09,938 INFO  L277       ProductGenerator]: ==== location: L608
[2023-02-06 19:10:09,938 INFO  L277       ProductGenerator]: ==== location: L703
[2023-02-06 19:10:09,938 INFO  L277       ProductGenerator]: ==== location: parse_paxosFINAL
[2023-02-06 19:10:09,938 INFO  L277       ProductGenerator]: ==== location: L714
[2023-02-06 19:10:09,939 INFO  L277       ProductGenerator]: ==== location: L642
[2023-02-06 19:10:09,939 INFO  L277       ProductGenerator]: ==== location: _drop_6ENTRY
[2023-02-06 19:10:09,939 INFO  L277       ProductGenerator]: ==== location: L654
[2023-02-06 19:10:09,939 INFO  L277       ProductGenerator]: ==== location: L612
[2023-02-06 19:10:09,939 INFO  L277       ProductGenerator]: ==== location: L657
[2023-02-06 19:10:09,939 INFO  L277       ProductGenerator]: ==== location: L698
[2023-02-06 19:10:09,939 INFO  L277       ProductGenerator]: ==== location: L746
[2023-02-06 19:10:09,939 INFO  L277       ProductGenerator]: ==== location: startEXIT
[2023-02-06 19:10:09,939 INFO  L277       ProductGenerator]: ==== location: read_roundFINAL
[2023-02-06 19:10:09,940 INFO  L277       ProductGenerator]: ==== location: L716
[2023-02-06 19:10:09,940 INFO  L277       ProductGenerator]: ==== location: L723
[2023-02-06 19:10:09,940 INFO  L277       ProductGenerator]: ==== location: L647
[2023-02-06 19:10:09,940 INFO  L277       ProductGenerator]: ==== location: NoAction_0FINAL
[2023-02-06 19:10:09,940 INFO  L277       ProductGenerator]: ==== location: L650
[2023-02-06 19:10:09,940 INFO  L277       ProductGenerator]: ==== location: _drop_6FINAL
[2023-02-06 19:10:09,940 INFO  L277       ProductGenerator]: ==== location: L797-1
[2023-02-06 19:10:09,940 INFO  L277       ProductGenerator]: ==== location: L617
[2023-02-06 19:10:09,940 INFO  L277       ProductGenerator]: ==== location: L522-1
[2023-02-06 19:10:09,940 INFO  L277       ProductGenerator]: ==== location: forwardEXIT
[2023-02-06 19:10:09,940 INFO  L277       ProductGenerator]: ==== location: L523
[2023-02-06 19:10:09,940 INFO  L277       ProductGenerator]: ==== location: L683
[2023-02-06 19:10:09,940 INFO  L277       ProductGenerator]: ==== location: handle_icmp_requestENTRY
[2023-02-06 19:10:09,941 INFO  L277       ProductGenerator]: ==== location: L735
[2023-02-06 19:10:09,941 INFO  L277       ProductGenerator]: ==== location: learner_mac_address_0.writeENTRY
[2023-02-06 19:10:09,941 INFO  L277       ProductGenerator]: ==== location: L702
[2023-02-06 19:10:09,941 INFO  L277       ProductGenerator]: ==== location: handle_2aENTRY
[2023-02-06 19:10:09,941 INFO  L277       ProductGenerator]: ==== location: NoAction_0EXIT
[2023-02-06 19:10:09,941 INFO  L277       ProductGenerator]: ==== location: L691
[2023-02-06 19:10:09,941 INFO  L277       ProductGenerator]: ==== location: L733
[2023-02-06 19:10:09,941 INFO  L277       ProductGenerator]: ==== location: L724
[2023-02-06 19:10:09,941 INFO  L277       ProductGenerator]: ==== location: L758
[2023-02-06 19:10:09,941 INFO  L277       ProductGenerator]: ==== location: _drop_5EXIT
[2023-02-06 19:10:09,941 INFO  L277       ProductGenerator]: ==== location: parse_ipv4ENTRY
[2023-02-06 19:10:09,941 INFO  L277       ProductGenerator]: ==== location: L655
[2023-02-06 19:10:09,941 INFO  L277       ProductGenerator]: ==== location: L726
[2023-02-06 19:10:09,941 INFO  L277       ProductGenerator]: ==== location: havocProcedureFINAL
[2023-02-06 19:10:09,946 INFO  L277       ProductGenerator]: ==== location: acceptor_tbl_0.applyENTRY
[2023-02-06 19:10:09,946 INFO  L277       ProductGenerator]: ==== location: L807
[2023-02-06 19:10:09,946 INFO  L277       ProductGenerator]: ==== location: L728
[2023-02-06 19:10:09,946 INFO  L277       ProductGenerator]: ==== location: L799-1
[2023-02-06 19:10:09,946 INFO  L277       ProductGenerator]: ==== location: registerRound_0.writeENTRY
[2023-02-06 19:10:09,946 INFO  L277       ProductGenerator]: ==== location: L732
[2023-02-06 19:10:09,946 INFO  L277       ProductGenerator]: ==== location: startENTRY
[2023-02-06 19:10:09,946 INFO  L277       ProductGenerator]: ==== location: _dropFINAL
[2023-02-06 19:10:09,946 INFO  L277       ProductGenerator]: ==== location: L562
[2023-02-06 19:10:09,946 INFO  L277       ProductGenerator]: ==== location: L907
[2023-02-06 19:10:09,946 INFO  L277       ProductGenerator]: ==== location: L713
[2023-02-06 19:10:09,946 INFO  L277       ProductGenerator]: ==== location: mainEXIT
[2023-02-06 19:10:09,947 INFO  L310       ProductGenerator]: ####final State Node: L845-1
[2023-02-06 19:10:09,947 INFO  L310       ProductGenerator]: ####final State Node: L845
[2023-02-06 19:10:09,948 INFO  L263       ProductGenerator]: ------- Adding ACCEPTING State: L845-1_accept_S2
[2023-02-06 19:10:09,949 INFO  L263       ProductGenerator]: ------- Adding ACCEPTING State: L845_accept_S2
[2023-02-06 19:10:09,950 INFO  L479       ProductGenerator]: learner_mac_address_0.writeEXIT_T0_init --> learner_mac_address_0.writeEXIT_T0_init
[2023-02-06 19:10:09,950 INFO  L479       ProductGenerator]: learner_mac_address_0.writeEXIT_accept_S2 --> learner_mac_address_0.writeEXIT_accept_S2
[2023-02-06 19:10:09,950 INFO  L479       ProductGenerator]: L652_T0_init --> L652_T0_init
[2023-02-06 19:10:09,950 INFO  L479       ProductGenerator]: L652_accept_S2 --> L652_accept_S2
[2023-02-06 19:10:09,950 INFO  L483       ProductGenerator]: Handling product edge call: call registerRound_0.write(hdr.paxos.inst, hdr.paxos.rnd);
[2023-02-06 19:10:09,951 INFO  L483       ProductGenerator]: Handling product edge call: call registerRound_0.write(hdr.paxos.inst, hdr.paxos.rnd);
[2023-02-06 19:10:09,951 INFO  L479       ProductGenerator]: L699_T0_init --> L699_T0_init
[2023-02-06 19:10:09,951 INFO  L479       ProductGenerator]: L699_accept_S2 --> L699_accept_S2
[2023-02-06 19:10:09,951 INFO  L479       ProductGenerator]: L737_T0_init --> L737_T0_init
[2023-02-06 19:10:09,951 INFO  L479       ProductGenerator]: L737_accept_S2 --> L737_accept_S2
[2023-02-06 19:10:09,951 INFO  L479       ProductGenerator]: L677_T0_init --> L677_T0_init
[2023-02-06 19:10:09,951 INFO  L479       ProductGenerator]: L677_accept_S2 --> L677_accept_S2
[2023-02-06 19:10:09,951 INFO  L479       ProductGenerator]: L705_T0_init --> L705_T0_init
[2023-02-06 19:10:09,952 INFO  L479       ProductGenerator]: L705_accept_S2 --> L705_accept_S2
[2023-02-06 19:10:09,952 INFO  L479       ProductGenerator]: L666_T0_init --> L666_T0_init
[2023-02-06 19:10:09,952 INFO  L479       ProductGenerator]: L666_accept_S2 --> L666_accept_S2
[2023-02-06 19:10:09,952 INFO  L479       ProductGenerator]: L559_T0_init --> L559_T0_init
[2023-02-06 19:10:09,952 INFO  L479       ProductGenerator]: L559_accept_S2 --> L559_accept_S2
[2023-02-06 19:10:09,952 INFO  L479       ProductGenerator]: L587_T0_init --> L587_T0_init
[2023-02-06 19:10:09,952 INFO  L479       ProductGenerator]: L587_accept_S2 --> L587_accept_S2
[2023-02-06 19:10:09,952 INFO  L486       ProductGenerator]: Handling product edge summary: SUMMARY for call mark_to_drop(); srcloc: _drop_4ENTRY
[2023-02-06 19:10:09,973 INFO  L486       ProductGenerator]: Handling product edge summary: SUMMARY for call mark_to_drop(); srcloc: _drop_4ENTRY
[2023-02-06 19:10:09,977 INFO  L479       ProductGenerator]: L682_T0_init --> L682_T0_init
[2023-02-06 19:10:09,977 INFO  L479       ProductGenerator]: L682_accept_S2 --> L682_accept_S2
[2023-02-06 19:10:09,977 INFO  L479       ProductGenerator]: transport_tbl_0.applyENTRY_T0_init --> transport_tbl_0.applyENTRY_T0_init
[2023-02-06 19:10:09,977 INFO  L479       ProductGenerator]: transport_tbl_0.applyENTRY_accept_S2 --> transport_tbl_0.applyENTRY_accept_S2
[2023-02-06 19:10:09,977 INFO  L479       ProductGenerator]: transport_tbl_0.applyENTRY_T0_init --> transport_tbl_0.applyENTRY_T0_init
[2023-02-06 19:10:09,977 INFO  L479       ProductGenerator]: transport_tbl_0.applyENTRY_accept_S2 --> transport_tbl_0.applyENTRY_accept_S2
[2023-02-06 19:10:09,978 INFO  L479       ProductGenerator]: L574_T0_init --> L574_T0_init
[2023-02-06 19:10:09,978 INFO  L479       ProductGenerator]: L574_accept_S2 --> L574_accept_S2
[2023-02-06 19:10:09,978 INFO  L479       ProductGenerator]: L725_T0_init --> L725_T0_init
[2023-02-06 19:10:09,978 INFO  L479       ProductGenerator]: L725_accept_S2 --> L725_accept_S2
[2023-02-06 19:10:09,978 INFO  L479       ProductGenerator]: L730_T0_init --> L730_T0_init
[2023-02-06 19:10:09,978 INFO  L479       ProductGenerator]: L730_accept_S2 --> L730_accept_S2
[2023-02-06 19:10:09,978 INFO  L479       ProductGenerator]: arp_tbl_0.applyENTRY_T0_init --> arp_tbl_0.applyENTRY_T0_init
[2023-02-06 19:10:09,978 INFO  L479       ProductGenerator]: arp_tbl_0.applyENTRY_accept_S2 --> arp_tbl_0.applyENTRY_accept_S2
[2023-02-06 19:10:09,978 INFO  L479       ProductGenerator]: arp_tbl_0.applyENTRY_T0_init --> arp_tbl_0.applyENTRY_T0_init
[2023-02-06 19:10:09,978 INFO  L479       ProductGenerator]: arp_tbl_0.applyENTRY_accept_S2 --> arp_tbl_0.applyENTRY_accept_S2
[2023-02-06 19:10:09,978 INFO  L479       ProductGenerator]: egressFINAL_T0_init --> egressFINAL_T0_init
[2023-02-06 19:10:09,978 INFO  L479       ProductGenerator]: egressFINAL_accept_S2 --> egressFINAL_accept_S2
[2023-02-06 19:10:09,979 INFO  L479       ProductGenerator]: L668_T0_init --> L668_T0_init
[2023-02-06 19:10:09,979 INFO  L479       ProductGenerator]: L668_accept_S2 --> L668_accept_S2
[2023-02-06 19:10:09,979 INFO  L479       ProductGenerator]: L687_T0_init --> L687_T0_init
[2023-02-06 19:10:09,979 INFO  L479       ProductGenerator]: L687_accept_S2 --> L687_accept_S2
[2023-02-06 19:10:09,979 INFO  L479       ProductGenerator]: L688_T0_init --> L688_T0_init
[2023-02-06 19:10:09,979 INFO  L479       ProductGenerator]: L688_accept_S2 --> L688_accept_S2
[2023-02-06 19:10:09,979 INFO  L479       ProductGenerator]: L749_T0_init --> L749_T0_init
[2023-02-06 19:10:09,979 INFO  L479       ProductGenerator]: L749_accept_S2 --> L749_accept_S2
[2023-02-06 19:10:09,979 INFO  L479       ProductGenerator]: mainProcedureFINAL_T0_init --> mainProcedureFINAL_T0_init
[2023-02-06 19:10:09,979 INFO  L479       ProductGenerator]: mainProcedureFINAL_accept_S2 --> mainProcedureFINAL_accept_S2
[2023-02-06 19:10:09,979 INFO  L483       ProductGenerator]: Handling product edge call: call parse_arp();
[2023-02-06 19:10:09,979 INFO  L483       ProductGenerator]: Handling product edge call: call parse_arp();
[2023-02-06 19:10:09,980 INFO  L479       ProductGenerator]: L747_T0_init --> L747_T0_init
[2023-02-06 19:10:09,980 INFO  L479       ProductGenerator]: L747_accept_S2 --> L747_accept_S2
[2023-02-06 19:10:09,980 INFO  L479       ProductGenerator]: registerRound_0.writeFINAL_T0_init --> registerRound_0.writeFINAL_T0_init
[2023-02-06 19:10:09,980 INFO  L479       ProductGenerator]: registerRound_0.writeFINAL_accept_S2 --> registerRound_0.writeFINAL_accept_S2
[2023-02-06 19:10:09,980 INFO  L479       ProductGenerator]: parse_arpFINAL_T0_init --> parse_arpFINAL_T0_init
[2023-02-06 19:10:09,980 INFO  L479       ProductGenerator]: parse_arpFINAL_accept_S2 --> parse_arpFINAL_accept_S2
[2023-02-06 19:10:09,980 INFO  L479       ProductGenerator]: L707_T0_init --> L707_T0_init
[2023-02-06 19:10:09,980 INFO  L479       ProductGenerator]: L707_accept_S2 --> L707_accept_S2
[2023-02-06 19:10:09,980 INFO  L479       ProductGenerator]: mainProcedureEXIT_T0_init --> mainProcedureEXIT_T0_init
[2023-02-06 19:10:09,980 INFO  L479       ProductGenerator]: mainProcedureEXIT_accept_S2 --> mainProcedureEXIT_accept_S2
[2023-02-06 19:10:09,980 INFO  L479       ProductGenerator]: L741_T0_init --> L741_T0_init
[2023-02-06 19:10:09,980 INFO  L479       ProductGenerator]: L741_accept_S2 --> L741_accept_S2
[2023-02-06 19:10:09,981 INFO  L479       ProductGenerator]: L966_T0_init --> L966_T0_init
[2023-02-06 19:10:09,981 INFO  L479       ProductGenerator]: L966_accept_S2 --> L966_accept_S2
[2023-02-06 19:10:09,981 INFO  L479       ProductGenerator]: L966_T0_init --> L966_T0_init
[2023-02-06 19:10:09,981 INFO  L479       ProductGenerator]: L966_accept_S2 --> L966_accept_S2
[2023-02-06 19:10:09,981 INFO  L479       ProductGenerator]: L633_T0_init --> L633_T0_init
[2023-02-06 19:10:09,981 INFO  L479       ProductGenerator]: L633_accept_S2 --> L633_accept_S2
[2023-02-06 19:10:09,981 INFO  L483       ProductGenerator]: Handling product edge call: call transport_tbl_0.apply();
[2023-02-06 19:10:09,981 INFO  L483       ProductGenerator]: Handling product edge call: call transport_tbl_0.apply();
[2023-02-06 19:10:09,985 INFO  L479       ProductGenerator]: L609_T0_init --> L609_T0_init
[2023-02-06 19:10:09,986 INFO  L479       ProductGenerator]: L609_accept_S2 --> L609_accept_S2
[2023-02-06 19:10:09,986 INFO  L479       ProductGenerator]: handle_icmp_requestFINAL_T0_init --> handle_icmp_requestFINAL_T0_init
[2023-02-06 19:10:09,986 INFO  L479       ProductGenerator]: handle_icmp_requestFINAL_accept_S2 --> handle_icmp_requestFINAL_accept_S2
[2023-02-06 19:10:09,986 INFO  L479       ProductGenerator]: L736_T0_init --> L736_T0_init
[2023-02-06 19:10:09,986 INFO  L479       ProductGenerator]: L736_accept_S2 --> L736_accept_S2
[2023-02-06 19:10:09,986 INFO  L479       ProductGenerator]: registerAcceptorID_0.writeENTRY_T0_init --> registerAcceptorID_0.writeENTRY_T0_init
[2023-02-06 19:10:09,986 INFO  L479       ProductGenerator]: registerAcceptorID_0.writeENTRY_accept_S2 --> registerAcceptorID_0.writeENTRY_accept_S2
[2023-02-06 19:10:09,986 INFO  L479       ProductGenerator]: my_mac_address_0.writeFINAL_T0_init --> my_mac_address_0.writeFINAL_T0_init
[2023-02-06 19:10:09,986 INFO  L479       ProductGenerator]: my_mac_address_0.writeFINAL_accept_S2 --> my_mac_address_0.writeFINAL_accept_S2
[2023-02-06 19:10:09,986 INFO  L479       ProductGenerator]: L635_T0_init --> L635_T0_init
[2023-02-06 19:10:09,987 INFO  L479       ProductGenerator]: L635_accept_S2 --> L635_accept_S2
[2023-02-06 19:10:09,987 INFO  L483       ProductGenerator]: Handling product edge call: call acceptor_tbl_0.apply();
[2023-02-06 19:10:09,987 INFO  L483       ProductGenerator]: Handling product edge call: call acceptor_tbl_0.apply();
[2023-02-06 19:10:09,987 INFO  L479       ProductGenerator]: learner_address_0.writeENTRY_T0_init --> learner_address_0.writeENTRY_T0_init
[2023-02-06 19:10:09,987 INFO  L479       ProductGenerator]: learner_address_0.writeENTRY_accept_S2 --> learner_address_0.writeENTRY_accept_S2
[2023-02-06 19:10:09,987 INFO  L479       ProductGenerator]: mainProcedureENTRY_T0_init --> mainProcedureENTRY_T0_init
[2023-02-06 19:10:09,987 INFO  L479       ProductGenerator]: mainProcedureENTRY_accept_S2 --> mainProcedureENTRY_accept_S2
[2023-02-06 19:10:09,987 INFO  L479       ProductGenerator]: L651_T0_init --> L651_T0_init
[2023-02-06 19:10:09,987 INFO  L479       ProductGenerator]: L651_accept_S2 --> L651_accept_S2
[2023-02-06 19:10:09,987 INFO  L483       ProductGenerator]: Handling product edge call: call parse_udp();
[2023-02-06 19:10:09,987 INFO  L483       ProductGenerator]: Handling product edge call: call parse_udp();
[2023-02-06 19:10:09,987 INFO  L479       ProductGenerator]: L712_T0_init --> L712_T0_init
[2023-02-06 19:10:09,987 INFO  L479       ProductGenerator]: L712_accept_S2 --> L712_accept_S2
[2023-02-06 19:10:09,987 INFO  L479       ProductGenerator]: L784_T0_init --> L784_T0_init
[2023-02-06 19:10:09,987 INFO  L479       ProductGenerator]: L784_accept_S2 --> L784_accept_S2
[2023-02-06 19:10:09,987 INFO  L479       ProductGenerator]: L784_T0_init --> L784_T0_init
[2023-02-06 19:10:09,988 INFO  L479       ProductGenerator]: L784_accept_S2 --> L784_accept_S2
[2023-02-06 19:10:09,988 INFO  L479       ProductGenerator]: L719_T0_init --> L719_T0_init
[2023-02-06 19:10:09,988 INFO  L479       ProductGenerator]: L719_accept_S2 --> L719_accept_S2
[2023-02-06 19:10:09,988 INFO  L479       ProductGenerator]: L762_T0_init --> L762_T0_init
[2023-02-06 19:10:09,988 INFO  L479       ProductGenerator]: L762_accept_S2 --> L762_accept_S2
[2023-02-06 19:10:09,988 INFO  L479       ProductGenerator]: parse_udpENTRY_T0_init --> parse_udpENTRY_T0_init
[2023-02-06 19:10:09,988 INFO  L479       ProductGenerator]: parse_udpENTRY_accept_S2 --> parse_udpENTRY_accept_S2
[2023-02-06 19:10:09,988 INFO  L479       ProductGenerator]: L608_T0_init --> L608_T0_init
[2023-02-06 19:10:09,988 INFO  L479       ProductGenerator]: L608_accept_S2 --> L608_accept_S2
[2023-02-06 19:10:09,988 INFO  L479       ProductGenerator]: L703_T0_init --> L703_T0_init
[2023-02-06 19:10:09,988 INFO  L479       ProductGenerator]: L703_accept_S2 --> L703_accept_S2
[2023-02-06 19:10:09,988 INFO  L479       ProductGenerator]: parse_paxosFINAL_T0_init --> parse_paxosFINAL_T0_init
[2023-02-06 19:10:09,988 INFO  L479       ProductGenerator]: parse_paxosFINAL_accept_S2 --> parse_paxosFINAL_accept_S2
[2023-02-06 19:10:09,988 INFO  L479       ProductGenerator]: L714_T0_init --> L714_T0_init
[2023-02-06 19:10:09,988 INFO  L479       ProductGenerator]: L714_accept_S2 --> L714_accept_S2
[2023-02-06 19:10:09,988 INFO  L479       ProductGenerator]: L642_T0_init --> L642_T0_init
[2023-02-06 19:10:09,988 INFO  L479       ProductGenerator]: L642_accept_S2 --> L642_accept_S2
[2023-02-06 19:10:09,989 INFO  L486       ProductGenerator]: Handling product edge summary: SUMMARY for call mark_to_drop(); srcloc: _drop_6ENTRY
[2023-02-06 19:10:09,991 INFO  L486       ProductGenerator]: Handling product edge summary: SUMMARY for call mark_to_drop(); srcloc: _drop_6ENTRY
[2023-02-06 19:10:09,993 INFO  L479       ProductGenerator]: L654_T0_init --> L654_T0_init
[2023-02-06 19:10:09,993 INFO  L479       ProductGenerator]: L654_accept_S2 --> L654_accept_S2
[2023-02-06 19:10:09,993 INFO  L479       ProductGenerator]: L612_T0_init --> L612_T0_init
[2023-02-06 19:10:09,993 INFO  L479       ProductGenerator]: L612_accept_S2 --> L612_accept_S2
[2023-02-06 19:10:09,993 INFO  L479       ProductGenerator]: L657_T0_init --> L657_T0_init
[2023-02-06 19:10:09,993 INFO  L479       ProductGenerator]: L657_accept_S2 --> L657_accept_S2
[2023-02-06 19:10:09,993 INFO  L479       ProductGenerator]: L698_T0_init --> L698_T0_init
[2023-02-06 19:10:09,993 INFO  L479       ProductGenerator]: L698_accept_S2 --> L698_accept_S2
[2023-02-06 19:10:09,993 INFO  L479       ProductGenerator]: L746_T0_init --> L746_T0_init
[2023-02-06 19:10:09,993 INFO  L479       ProductGenerator]: L746_accept_S2 --> L746_accept_S2
[2023-02-06 19:10:09,993 INFO  L479       ProductGenerator]: read_roundFINAL_T0_init --> read_roundFINAL_T0_init
[2023-02-06 19:10:09,993 INFO  L479       ProductGenerator]: read_roundFINAL_accept_S2 --> read_roundFINAL_accept_S2
[2023-02-06 19:10:09,993 INFO  L479       ProductGenerator]: L716_T0_init --> L716_T0_init
[2023-02-06 19:10:09,993 INFO  L479       ProductGenerator]: L716_accept_S2 --> L716_accept_S2
[2023-02-06 19:10:09,993 INFO  L479       ProductGenerator]: L723_T0_init --> L723_T0_init
[2023-02-06 19:10:09,994 INFO  L479       ProductGenerator]: L723_accept_S2 --> L723_accept_S2
[2023-02-06 19:10:09,994 INFO  L479       ProductGenerator]: L647_T0_init --> L647_T0_init
[2023-02-06 19:10:09,994 INFO  L479       ProductGenerator]: L647_accept_S2 --> L647_accept_S2
[2023-02-06 19:10:09,994 INFO  L479       ProductGenerator]: NoAction_0FINAL_T0_init --> NoAction_0FINAL_T0_init
[2023-02-06 19:10:09,994 INFO  L479       ProductGenerator]: NoAction_0FINAL_accept_S2 --> NoAction_0FINAL_accept_S2
[2023-02-06 19:10:09,994 INFO  L479       ProductGenerator]: L650_T0_init --> L650_T0_init
[2023-02-06 19:10:09,994 INFO  L479       ProductGenerator]: L650_accept_S2 --> L650_accept_S2
[2023-02-06 19:10:09,994 INFO  L479       ProductGenerator]: _drop_6FINAL_T0_init --> _drop_6FINAL_T0_init
[2023-02-06 19:10:09,994 INFO  L479       ProductGenerator]: _drop_6FINAL_accept_S2 --> _drop_6FINAL_accept_S2
[2023-02-06 19:10:09,994 INFO  L479       ProductGenerator]: L797-1_T0_init --> L797-1_T0_init
[2023-02-06 19:10:09,994 INFO  L479       ProductGenerator]: L797-1_accept_S2 --> L797-1_accept_S2
[2023-02-06 19:10:09,994 INFO  L479       ProductGenerator]: L617_T0_init --> L617_T0_init
[2023-02-06 19:10:09,994 INFO  L479       ProductGenerator]: L617_accept_S2 --> L617_accept_S2
[2023-02-06 19:10:09,994 INFO  L479       ProductGenerator]: L522-1_T0_init --> L522-1_T0_init
[2023-02-06 19:10:09,994 INFO  L479       ProductGenerator]: L522-1_accept_S2 --> L522-1_accept_S2
[2023-02-06 19:10:09,994 INFO  L483       ProductGenerator]: Handling product edge call: call _drop();
[2023-02-06 19:10:09,995 INFO  L483       ProductGenerator]: Handling product edge call: call _drop();
[2023-02-06 19:10:09,995 INFO  L479       ProductGenerator]: L683_T0_init --> L683_T0_init
[2023-02-06 19:10:09,995 INFO  L479       ProductGenerator]: L683_accept_S2 --> L683_accept_S2
[2023-02-06 19:10:09,995 INFO  L479       ProductGenerator]: handle_icmp_requestENTRY_T0_init --> handle_icmp_requestENTRY_T0_init
[2023-02-06 19:10:09,995 INFO  L479       ProductGenerator]: handle_icmp_requestENTRY_accept_S2 --> handle_icmp_requestENTRY_accept_S2
[2023-02-06 19:10:09,995 INFO  L479       ProductGenerator]: L735_T0_init --> L735_T0_init
[2023-02-06 19:10:09,995 INFO  L479       ProductGenerator]: L735_accept_S2 --> L735_accept_S2
[2023-02-06 19:10:09,995 INFO  L479       ProductGenerator]: learner_mac_address_0.writeENTRY_T0_init --> learner_mac_address_0.writeENTRY_T0_init
[2023-02-06 19:10:09,995 INFO  L479       ProductGenerator]: learner_mac_address_0.writeENTRY_accept_S2 --> learner_mac_address_0.writeENTRY_accept_S2
[2023-02-06 19:10:09,995 INFO  L479       ProductGenerator]: L702_T0_init --> L702_T0_init
[2023-02-06 19:10:09,995 INFO  L479       ProductGenerator]: L702_accept_S2 --> L702_accept_S2
[2023-02-06 19:10:09,995 INFO  L479       ProductGenerator]: handle_2aENTRY_T0_init --> handle_2aENTRY_T0_init
[2023-02-06 19:10:09,995 INFO  L479       ProductGenerator]: handle_2aENTRY_accept_S2 --> handle_2aENTRY_accept_S2
[2023-02-06 19:10:09,995 INFO  L479       ProductGenerator]: L691_T0_init --> L691_T0_init
[2023-02-06 19:10:09,995 INFO  L479       ProductGenerator]: L691_accept_S2 --> L691_accept_S2
[2023-02-06 19:10:09,995 INFO  L479       ProductGenerator]: L733_T0_init --> L733_T0_init
[2023-02-06 19:10:09,995 INFO  L479       ProductGenerator]: L733_accept_S2 --> L733_accept_S2
[2023-02-06 19:10:09,995 INFO  L479       ProductGenerator]: L724_T0_init --> L724_T0_init
[2023-02-06 19:10:09,996 INFO  L479       ProductGenerator]: L724_accept_S2 --> L724_accept_S2
[2023-02-06 19:10:09,996 INFO  L479       ProductGenerator]: L758_T0_init --> L758_T0_init
[2023-02-06 19:10:09,996 INFO  L479       ProductGenerator]: L758_accept_S2 --> L758_accept_S2
[2023-02-06 19:10:09,996 INFO  L479       ProductGenerator]: parse_ipv4ENTRY_T0_init --> parse_ipv4ENTRY_T0_init
[2023-02-06 19:10:09,996 INFO  L479       ProductGenerator]: parse_ipv4ENTRY_accept_S2 --> parse_ipv4ENTRY_accept_S2
[2023-02-06 19:10:09,996 INFO  L479       ProductGenerator]: L655_T0_init --> L655_T0_init
[2023-02-06 19:10:09,996 INFO  L479       ProductGenerator]: L655_accept_S2 --> L655_accept_S2
[2023-02-06 19:10:09,996 INFO  L479       ProductGenerator]: L726_T0_init --> L726_T0_init
[2023-02-06 19:10:09,996 INFO  L479       ProductGenerator]: L726_accept_S2 --> L726_accept_S2
[2023-02-06 19:10:09,996 INFO  L479       ProductGenerator]: havocProcedureFINAL_T0_init --> havocProcedureFINAL_T0_init
[2023-02-06 19:10:09,996 INFO  L479       ProductGenerator]: havocProcedureFINAL_accept_S2 --> havocProcedureFINAL_accept_S2
[2023-02-06 19:10:09,996 INFO  L479       ProductGenerator]: acceptor_tbl_0.applyENTRY_T0_init --> acceptor_tbl_0.applyENTRY_T0_init
[2023-02-06 19:10:09,996 INFO  L479       ProductGenerator]: acceptor_tbl_0.applyENTRY_accept_S2 --> acceptor_tbl_0.applyENTRY_accept_S2
[2023-02-06 19:10:09,996 INFO  L479       ProductGenerator]: acceptor_tbl_0.applyENTRY_T0_init --> acceptor_tbl_0.applyENTRY_T0_init
[2023-02-06 19:10:09,996 INFO  L479       ProductGenerator]: acceptor_tbl_0.applyENTRY_accept_S2 --> acceptor_tbl_0.applyENTRY_accept_S2
[2023-02-06 19:10:09,997 INFO  L483       ProductGenerator]: Handling product edge call: call icmp_tbl_0.apply();
[2023-02-06 19:10:09,997 INFO  L483       ProductGenerator]: Handling product edge call: call icmp_tbl_0.apply();
[2023-02-06 19:10:09,997 INFO  L479       ProductGenerator]: L728_T0_init --> L728_T0_init
[2023-02-06 19:10:09,997 INFO  L479       ProductGenerator]: L728_accept_S2 --> L728_accept_S2
[2023-02-06 19:10:09,997 INFO  L479       ProductGenerator]: L799-1_T0_init --> L799-1_T0_init
[2023-02-06 19:10:09,997 INFO  L479       ProductGenerator]: L799-1_accept_S2 --> L799-1_accept_S2
[2023-02-06 19:10:09,997 INFO  L479       ProductGenerator]: L799-1_T0_init --> L799-1_T0_init
[2023-02-06 19:10:09,997 INFO  L479       ProductGenerator]: L799-1_accept_S2 --> L799-1_accept_S2
[2023-02-06 19:10:09,997 INFO  L479       ProductGenerator]: registerRound_0.writeENTRY_T0_init --> registerRound_0.writeENTRY_T0_init
[2023-02-06 19:10:09,997 INFO  L479       ProductGenerator]: registerRound_0.writeENTRY_accept_S2 --> registerRound_0.writeENTRY_accept_S2
[2023-02-06 19:10:09,997 INFO  L479       ProductGenerator]: L732_T0_init --> L732_T0_init
[2023-02-06 19:10:09,997 INFO  L479       ProductGenerator]: L732_accept_S2 --> L732_accept_S2
[2023-02-06 19:10:09,998 INFO  L479       ProductGenerator]: startENTRY_T0_init --> startENTRY_T0_init
[2023-02-06 19:10:09,998 INFO  L479       ProductGenerator]: startENTRY_accept_S2 --> startENTRY_accept_S2
[2023-02-06 19:10:09,998 INFO  L479       ProductGenerator]: _dropFINAL_T0_init --> _dropFINAL_T0_init
[2023-02-06 19:10:09,998 INFO  L479       ProductGenerator]: _dropFINAL_accept_S2 --> _dropFINAL_accept_S2
[2023-02-06 19:10:09,998 INFO  L479       ProductGenerator]: L562_T0_init --> L562_T0_init
[2023-02-06 19:10:09,998 INFO  L479       ProductGenerator]: L562_accept_S2 --> L562_accept_S2
[2023-02-06 19:10:09,998 INFO  L483       ProductGenerator]: Handling product edge call: call parse_paxos();
[2023-02-06 19:10:09,998 INFO  L483       ProductGenerator]: Handling product edge call: call parse_paxos();
[2023-02-06 19:10:09,998 INFO  L479       ProductGenerator]: L713_T0_init --> L713_T0_init
[2023-02-06 19:10:09,998 INFO  L479       ProductGenerator]: L713_accept_S2 --> L713_accept_S2
[2023-02-06 19:10:09,998 INFO  L479       ProductGenerator]: L748_T0_init --> L748_T0_init
[2023-02-06 19:10:09,998 INFO  L479       ProductGenerator]: L748_accept_S2 --> L748_accept_S2
[2023-02-06 19:10:09,998 INFO  L479       ProductGenerator]: learner_mac_address_0.writeFINAL_T0_init --> learner_mac_address_0.writeFINAL_T0_init
[2023-02-06 19:10:09,999 INFO  L479       ProductGenerator]: learner_mac_address_0.writeFINAL_accept_S2 --> learner_mac_address_0.writeFINAL_accept_S2
[2023-02-06 19:10:09,999 INFO  L486       ProductGenerator]: Handling product edge summary: SUMMARY for call mark_to_drop(); srcloc: _drop_5ENTRY
[2023-02-06 19:10:10,002 INFO  L486       ProductGenerator]: Handling product edge summary: SUMMARY for call mark_to_drop(); srcloc: _drop_5ENTRY
[2023-02-06 19:10:10,004 INFO  L479       ProductGenerator]: L616_T0_init --> L616_T0_init
[2023-02-06 19:10:10,004 INFO  L479       ProductGenerator]: L616_accept_S2 --> L616_accept_S2
[2023-02-06 19:10:10,004 INFO  L479       ProductGenerator]: my_ip_address_0.writeFINAL_T0_init --> my_ip_address_0.writeFINAL_T0_init
[2023-02-06 19:10:10,004 INFO  L479       ProductGenerator]: my_ip_address_0.writeFINAL_accept_S2 --> my_ip_address_0.writeFINAL_accept_S2
[2023-02-06 19:10:10,005 INFO  L483       ProductGenerator]: Handling product edge call: call handle_2a(acceptor_tbl_0.handle_2a.learner_port);
[2023-02-06 19:10:10,005 INFO  L483       ProductGenerator]: Handling product edge call: call handle_2a(acceptor_tbl_0.handle_2a.learner_port);
[2023-02-06 19:10:10,005 INFO  L479       ProductGenerator]: L684_T0_init --> L684_T0_init
[2023-02-06 19:10:10,005 INFO  L479       ProductGenerator]: L684_accept_S2 --> L684_accept_S2
[2023-02-06 19:10:10,005 INFO  L479       ProductGenerator]: L765_T0_init --> L765_T0_init
[2023-02-06 19:10:10,005 INFO  L479       ProductGenerator]: L765_accept_S2 --> L765_accept_S2
[2023-02-06 19:10:10,005 INFO  L479       ProductGenerator]: L845-1_T0_init --> L845-1_T0_init
[2023-02-06 19:10:10,005 INFO  L479       ProductGenerator]: L845-1_accept_S2 --> L845-1_accept_S2
[2023-02-06 19:10:10,005 INFO  L479       ProductGenerator]: L845-1_T0_init --> L845-1_T0_init
[2023-02-06 19:10:10,005 INFO  L479       ProductGenerator]: L845-1_accept_S2 --> L845-1_accept_S2
[2023-02-06 19:10:10,005 INFO  L479       ProductGenerator]: L729_T0_init --> L729_T0_init
[2023-02-06 19:10:10,005 INFO  L479       ProductGenerator]: L729_accept_S2 --> L729_accept_S2
[2023-02-06 19:10:10,005 INFO  L479       ProductGenerator]: L704_T0_init --> L704_T0_init
[2023-02-06 19:10:10,005 INFO  L479       ProductGenerator]: L704_accept_S2 --> L704_accept_S2
[2023-02-06 19:10:10,005 INFO  L483       ProductGenerator]: Handling product edge call: call handle_arp_reply();
[2023-02-06 19:10:10,006 INFO  L483       ProductGenerator]: Handling product edge call: call handle_arp_reply();
[2023-02-06 19:10:10,006 INFO  L479       ProductGenerator]: L798_T0_init --> L798_T0_init
[2023-02-06 19:10:10,006 INFO  L479       ProductGenerator]: L798_accept_S2 --> L798_accept_S2
[2023-02-06 19:10:10,006 INFO  L479       ProductGenerator]: L798_T0_init --> L798_T0_init
[2023-02-06 19:10:10,006 INFO  L479       ProductGenerator]: L798_accept_S2 --> L798_accept_S2
[2023-02-06 19:10:10,006 INFO  L479       ProductGenerator]: L706_T0_init --> L706_T0_init
[2023-02-06 19:10:10,006 INFO  L479       ProductGenerator]: L706_accept_S2 --> L706_accept_S2
[2023-02-06 19:10:10,006 INFO  L479       ProductGenerator]: acceptFINAL_T0_init --> acceptFINAL_T0_init
[2023-02-06 19:10:10,006 INFO  L479       ProductGenerator]: acceptFINAL_accept_S2 --> acceptFINAL_accept_S2
[2023-02-06 19:10:10,006 INFO  L479       ProductGenerator]: registerAcceptorID_0.writeEXIT_T0_init --> registerAcceptorID_0.writeEXIT_T0_init
[2023-02-06 19:10:10,006 INFO  L479       ProductGenerator]: registerAcceptorID_0.writeEXIT_accept_S2 --> registerAcceptorID_0.writeEXIT_accept_S2
[2023-02-06 19:10:10,006 INFO  L479       ProductGenerator]: L615_T0_init --> L615_T0_init
[2023-02-06 19:10:10,006 INFO  L479       ProductGenerator]: L615_accept_S2 --> L615_accept_S2
[2023-02-06 19:10:10,006 INFO  L479       ProductGenerator]: _drop_5FINAL_T0_init --> _drop_5FINAL_T0_init
[2023-02-06 19:10:10,006 INFO  L479       ProductGenerator]: _drop_5FINAL_accept_S2 --> _drop_5FINAL_accept_S2
[2023-02-06 19:10:10,007 INFO  L479       ProductGenerator]: L649_T0_init --> L649_T0_init
[2023-02-06 19:10:10,007 INFO  L479       ProductGenerator]: L649_accept_S2 --> L649_accept_S2
[2023-02-06 19:10:10,007 INFO  L479       ProductGenerator]: L721_T0_init --> L721_T0_init
[2023-02-06 19:10:10,007 INFO  L479       ProductGenerator]: L721_accept_S2 --> L721_accept_S2
[2023-02-06 19:10:10,007 INFO  L479       ProductGenerator]: L663_T0_init --> L663_T0_init
[2023-02-06 19:10:10,007 INFO  L479       ProductGenerator]: L663_accept_S2 --> L663_accept_S2
[2023-02-06 19:10:10,007 INFO  L479       ProductGenerator]: L885_T0_init --> L885_T0_init
[2023-02-06 19:10:10,007 INFO  L479       ProductGenerator]: L885_accept_S2 --> L885_accept_S2
[2023-02-06 19:10:10,007 INFO  L479       ProductGenerator]: L885_T0_init --> L885_T0_init
[2023-02-06 19:10:10,007 INFO  L479       ProductGenerator]: L885_accept_S2 --> L885_accept_S2
[2023-02-06 19:10:10,007 INFO  L479       ProductGenerator]: L709_T0_init --> L709_T0_init
[2023-02-06 19:10:10,007 INFO  L479       ProductGenerator]: L709_accept_S2 --> L709_accept_S2
[2023-02-06 19:10:10,007 INFO  L479       ProductGenerator]: learner_address_0.writeEXIT_T0_init --> learner_address_0.writeEXIT_T0_init
[2023-02-06 19:10:10,007 INFO  L479       ProductGenerator]: learner_address_0.writeEXIT_accept_S2 --> learner_address_0.writeEXIT_accept_S2
[2023-02-06 19:10:10,007 INFO  L479       ProductGenerator]: registerVRound_0.writeFINAL_T0_init --> registerVRound_0.writeFINAL_T0_init
[2023-02-06 19:10:10,007 INFO  L479       ProductGenerator]: registerVRound_0.writeFINAL_accept_S2 --> registerVRound_0.writeFINAL_accept_S2
[2023-02-06 19:10:10,007 INFO  L479       ProductGenerator]: havocProcedureENTRY_T0_init --> havocProcedureENTRY_T0_init
[2023-02-06 19:10:10,007 INFO  L479       ProductGenerator]: havocProcedureENTRY_accept_S2 --> havocProcedureENTRY_accept_S2
[2023-02-06 19:10:10,007 INFO  L479       ProductGenerator]: _drop_4FINAL_T0_init --> _drop_4FINAL_T0_init
[2023-02-06 19:10:10,007 INFO  L479       ProductGenerator]: _drop_4FINAL_accept_S2 --> _drop_4FINAL_accept_S2
[2023-02-06 19:10:10,008 INFO  L479       ProductGenerator]: handle_arp_requestENTRY_T0_init --> handle_arp_requestENTRY_T0_init
[2023-02-06 19:10:10,008 INFO  L479       ProductGenerator]: handle_arp_requestENTRY_accept_S2 --> handle_arp_requestENTRY_accept_S2
[2023-02-06 19:10:10,008 INFO  L479       ProductGenerator]: L797_T0_init --> L797_T0_init
[2023-02-06 19:10:10,008 INFO  L479       ProductGenerator]: L797_accept_S2 --> L797_accept_S2
[2023-02-06 19:10:10,008 INFO  L479       ProductGenerator]: L797_T0_init --> L797_T0_init
[2023-02-06 19:10:10,008 INFO  L479       ProductGenerator]: L797_accept_S2 --> L797_accept_S2
[2023-02-06 19:10:10,008 INFO  L479       ProductGenerator]: L658_T0_init --> L658_T0_init
[2023-02-06 19:10:10,008 INFO  L479       ProductGenerator]: L658_accept_S2 --> L658_accept_S2
[2023-02-06 19:10:10,008 INFO  L479       ProductGenerator]: L978-1_T0_init --> L978-1_T0_init
[2023-02-06 19:10:10,008 INFO  L479       ProductGenerator]: L978-1_accept_S2 --> L978-1_accept_S2
[2023-02-06 19:10:10,008 INFO  L479       ProductGenerator]: L662_T0_init --> L662_T0_init
[2023-02-06 19:10:10,008 INFO  L479       ProductGenerator]: L662_accept_S2 --> L662_accept_S2
[2023-02-06 19:10:10,008 INFO  L479       ProductGenerator]: L522_T0_init --> L522_T0_init
[2023-02-06 19:10:10,008 INFO  L479       ProductGenerator]: L522_accept_S2 --> L522_accept_S2
[2023-02-06 19:10:10,008 INFO  L479       ProductGenerator]: L522_T0_init --> L522_T0_init
[2023-02-06 19:10:10,008 INFO  L479       ProductGenerator]: L522_accept_S2 --> L522_accept_S2
[2023-02-06 19:10:10,008 INFO  L479       ProductGenerator]: L673_T0_init --> L673_T0_init
[2023-02-06 19:10:10,008 INFO  L479       ProductGenerator]: L673_accept_S2 --> L673_accept_S2
[2023-02-06 19:10:10,008 INFO  L479       ProductGenerator]: L634_T0_init --> L634_T0_init
[2023-02-06 19:10:10,008 INFO  L479       ProductGenerator]: L634_accept_S2 --> L634_accept_S2
[2023-02-06 19:10:10,008 INFO  L479       ProductGenerator]: mainFINAL_T0_init --> mainFINAL_T0_init
[2023-02-06 19:10:10,008 INFO  L479       ProductGenerator]: mainFINAL_accept_S2 --> mainFINAL_accept_S2
[2023-02-06 19:10:10,008 INFO  L479       ProductGenerator]: registerValue_0.writeFINAL_T0_init --> registerValue_0.writeFINAL_T0_init
[2023-02-06 19:10:10,008 INFO  L479       ProductGenerator]: registerValue_0.writeFINAL_accept_S2 --> registerValue_0.writeFINAL_accept_S2
[2023-02-06 19:10:10,008 INFO  L479       ProductGenerator]: parse_icmpFINAL_T0_init --> parse_icmpFINAL_T0_init
[2023-02-06 19:10:10,009 INFO  L479       ProductGenerator]: parse_icmpFINAL_accept_S2 --> parse_icmpFINAL_accept_S2
[2023-02-06 19:10:10,009 INFO  L483       ProductGenerator]: Handling product edge call: call forward(transport_tbl_0.forward.port, transport_tbl_0.forward.mac_dst, transport_tbl_0.forward.ip_dst, transport_tbl_0.forward.udp_dst);
[2023-02-06 19:10:10,009 INFO  L483       ProductGenerator]: Handling product edge call: call forward(transport_tbl_0.forward.port, transport_tbl_0.forward.mac_dst, transport_tbl_0.forward.ip_dst, transport_tbl_0.forward.udp_dst);
[2023-02-06 19:10:10,009 INFO  L479       ProductGenerator]: L648_T0_init --> L648_T0_init
[2023-02-06 19:10:10,009 INFO  L479       ProductGenerator]: L648_accept_S2 --> L648_accept_S2
[2023-02-06 19:10:10,009 INFO  L479       ProductGenerator]: L537-1_T0_init --> L537-1_T0_init
[2023-02-06 19:10:10,009 INFO  L479       ProductGenerator]: L537-1_accept_S2 --> L537-1_accept_S2
[2023-02-06 19:10:10,009 INFO  L479       ProductGenerator]: L711_T0_init --> L711_T0_init
[2023-02-06 19:10:10,009 INFO  L479       ProductGenerator]: L711_accept_S2 --> L711_accept_S2
[2023-02-06 19:10:10,009 INFO  L479       ProductGenerator]: L727_T0_init --> L727_T0_init
[2023-02-06 19:10:10,009 INFO  L479       ProductGenerator]: L727_accept_S2 --> L727_accept_S2
[2023-02-06 19:10:10,009 INFO  L483       ProductGenerator]: Handling product edge call: call main();
[2023-02-06 19:10:10,009 INFO  L483       ProductGenerator]: Handling product edge call: call main();
[2023-02-06 19:10:10,009 INFO  L479       ProductGenerator]: L739_T0_init --> L739_T0_init
[2023-02-06 19:10:10,009 INFO  L479       ProductGenerator]: L739_accept_S2 --> L739_accept_S2
[2023-02-06 19:10:10,009 INFO  L479       ProductGenerator]: L740_T0_init --> L740_T0_init
[2023-02-06 19:10:10,009 INFO  L479       ProductGenerator]: L740_accept_S2 --> L740_accept_S2
[2023-02-06 19:10:10,009 INFO  L479       ProductGenerator]: my_mac_address_0.writeENTRY_T0_init --> my_mac_address_0.writeENTRY_T0_init
[2023-02-06 19:10:10,009 INFO  L479       ProductGenerator]: my_mac_address_0.writeENTRY_accept_S2 --> my_mac_address_0.writeENTRY_accept_S2
[2023-02-06 19:10:10,009 INFO  L479       ProductGenerator]: L697_T0_init --> L697_T0_init
[2023-02-06 19:10:10,009 INFO  L479       ProductGenerator]: L697_accept_S2 --> L697_accept_S2
[2023-02-06 19:10:10,009 INFO  L479       ProductGenerator]: L685_T0_init --> L685_T0_init
[2023-02-06 19:10:10,009 INFO  L479       ProductGenerator]: L685_accept_S2 --> L685_accept_S2
[2023-02-06 19:10:10,009 INFO  L479       ProductGenerator]: L835_T0_init --> L835_T0_init
[2023-02-06 19:10:10,009 INFO  L479       ProductGenerator]: L835_accept_S2 --> L835_accept_S2
[2023-02-06 19:10:10,009 INFO  L483       ProductGenerator]: Handling product edge call: call registerValue_0.write(hdr.paxos.inst, hdr.paxos.paxosval);
[2023-02-06 19:10:10,010 INFO  L483       ProductGenerator]: Handling product edge call: call registerValue_0.write(hdr.paxos.inst, hdr.paxos.paxosval);
[2023-02-06 19:10:10,010 INFO  L479       ProductGenerator]: L768_T0_init --> L768_T0_init
[2023-02-06 19:10:10,010 INFO  L479       ProductGenerator]: L768_accept_S2 --> L768_accept_S2
[2023-02-06 19:10:10,010 INFO  L479       ProductGenerator]: L771_T0_init --> L771_T0_init
[2023-02-06 19:10:10,010 INFO  L479       ProductGenerator]: L771_accept_S2 --> L771_accept_S2
[2023-02-06 19:10:10,010 INFO  L479       ProductGenerator]: L784-1_T0_init --> L784-1_T0_init
[2023-02-06 19:10:10,010 INFO  L479       ProductGenerator]: L784-1_accept_S2 --> L784-1_accept_S2
[2023-02-06 19:10:10,010 INFO  L479       ProductGenerator]: L759_T0_init --> L759_T0_init
[2023-02-06 19:10:10,010 INFO  L479       ProductGenerator]: L759_accept_S2 --> L759_accept_S2
[2023-02-06 19:10:10,010 INFO  L483       ProductGenerator]: Handling product edge call: call handle_arp_request();
[2023-02-06 19:10:10,010 INFO  L483       ProductGenerator]: Handling product edge call: call handle_arp_request();
[2023-02-06 19:10:10,010 INFO  L479       ProductGenerator]: L670_T0_init --> L670_T0_init
[2023-02-06 19:10:10,010 INFO  L479       ProductGenerator]: L670_accept_S2 --> L670_accept_S2
[2023-02-06 19:10:10,010 INFO  L479       ProductGenerator]: L656_T0_init --> L656_T0_init
[2023-02-06 19:10:10,010 INFO  L479       ProductGenerator]: L656_accept_S2 --> L656_accept_S2
[2023-02-06 19:10:10,010 INFO  L479       ProductGenerator]: L669_T0_init --> L669_T0_init
[2023-02-06 19:10:10,010 INFO  L479       ProductGenerator]: L669_accept_S2 --> L669_accept_S2
[2023-02-06 19:10:10,010 INFO  L479       ProductGenerator]: L722_T0_init --> L722_T0_init
[2023-02-06 19:10:10,010 INFO  L479       ProductGenerator]: L722_accept_S2 --> L722_accept_S2
[2023-02-06 19:10:10,010 INFO  L479       ProductGenerator]: L645_T0_init --> L645_T0_init
[2023-02-06 19:10:10,010 INFO  L479       ProductGenerator]: L645_accept_S2 --> L645_accept_S2
[2023-02-06 19:10:10,010 INFO  L479       ProductGenerator]: forwardENTRY_T0_init --> forwardENTRY_T0_init
[2023-02-06 19:10:10,010 INFO  L479       ProductGenerator]: forwardENTRY_accept_S2 --> forwardENTRY_accept_S2
[2023-02-06 19:10:10,011 INFO  L479       ProductGenerator]: L643_T0_init --> L643_T0_init
[2023-02-06 19:10:10,011 INFO  L479       ProductGenerator]: L643_accept_S2 --> L643_accept_S2
[2023-02-06 19:10:10,011 INFO  L479       ProductGenerator]: L708_T0_init --> L708_T0_init
[2023-02-06 19:10:10,011 INFO  L479       ProductGenerator]: L708_accept_S2 --> L708_accept_S2
[2023-02-06 19:10:10,011 INFO  L483       ProductGenerator]: Handling product edge call: call havocProcedure();
[2023-02-06 19:10:10,011 INFO  L483       ProductGenerator]: Handling product edge call: call havocProcedure();
[2023-02-06 19:10:10,011 INFO  L483       ProductGenerator]: Handling product edge call: call parse_icmp();
[2023-02-06 19:10:10,011 INFO  L483       ProductGenerator]: Handling product edge call: call parse_icmp();
[2023-02-06 19:10:10,011 INFO  L479       ProductGenerator]: L667_T0_init --> L667_T0_init
[2023-02-06 19:10:10,011 INFO  L479       ProductGenerator]: L667_accept_S2 --> L667_accept_S2
[2023-02-06 19:10:10,011 INFO  L479       ProductGenerator]: L607_T0_init --> L607_T0_init
[2023-02-06 19:10:10,011 INFO  L479       ProductGenerator]: L607_accept_S2 --> L607_accept_S2
[2023-02-06 19:10:10,011 INFO  L479       ProductGenerator]: L718_T0_init --> L718_T0_init
[2023-02-06 19:10:10,011 INFO  L479       ProductGenerator]: L718_accept_S2 --> L718_accept_S2
[2023-02-06 19:10:10,011 INFO  L479       ProductGenerator]: L834-1_T0_init --> L834-1_T0_init
[2023-02-06 19:10:10,011 INFO  L479       ProductGenerator]: L834-1_accept_S2 --> L834-1_accept_S2
[2023-02-06 19:10:10,011 INFO  L479       ProductGenerator]: L753_T0_init --> L753_T0_init
[2023-02-06 19:10:10,011 INFO  L479       ProductGenerator]: L753_accept_S2 --> L753_accept_S2
[2023-02-06 19:10:10,011 INFO  L479       ProductGenerator]: L738_T0_init --> L738_T0_init
[2023-02-06 19:10:10,012 INFO  L479       ProductGenerator]: L738_accept_S2 --> L738_accept_S2
[2023-02-06 19:10:10,012 INFO  L483       ProductGenerator]: Handling product edge call: call verifyChecksum();
[2023-02-06 19:10:10,012 INFO  L483       ProductGenerator]: Handling product edge call: call verifyChecksum();
[2023-02-06 19:10:10,012 INFO  L479       ProductGenerator]: L694_T0_init --> L694_T0_init
[2023-02-06 19:10:10,012 INFO  L479       ProductGenerator]: L694_accept_S2 --> L694_accept_S2
[2023-02-06 19:10:10,012 INFO  L479       ProductGenerator]: icmp_tbl_0.applyENTRY_T0_init --> icmp_tbl_0.applyENTRY_T0_init
[2023-02-06 19:10:10,012 INFO  L479       ProductGenerator]: icmp_tbl_0.applyENTRY_accept_S2 --> icmp_tbl_0.applyENTRY_accept_S2
[2023-02-06 19:10:10,012 INFO  L479       ProductGenerator]: icmp_tbl_0.applyENTRY_T0_init --> icmp_tbl_0.applyENTRY_T0_init
[2023-02-06 19:10:10,012 INFO  L479       ProductGenerator]: icmp_tbl_0.applyENTRY_accept_S2 --> icmp_tbl_0.applyENTRY_accept_S2
[2023-02-06 19:10:10,012 INFO  L483       ProductGenerator]: Handling product edge call: call _drop_6();
[2023-02-06 19:10:10,012 INFO  L483       ProductGenerator]: Handling product edge call: call _drop_6();
[2023-02-06 19:10:10,012 INFO  L479       ProductGenerator]: L769_T0_init --> L769_T0_init
[2023-02-06 19:10:10,013 INFO  L479       ProductGenerator]: L769_accept_S2 --> L769_accept_S2
[2023-02-06 19:10:10,013 INFO  L479       ProductGenerator]: L763_T0_init --> L763_T0_init
[2023-02-06 19:10:10,013 INFO  L479       ProductGenerator]: L763_accept_S2 --> L763_accept_S2
[2023-02-06 19:10:10,013 INFO  L479       ProductGenerator]: L833_T0_init --> L833_T0_init
[2023-02-06 19:10:10,013 INFO  L479       ProductGenerator]: L833_accept_S2 --> L833_accept_S2
[2023-02-06 19:10:10,013 INFO  L479       ProductGenerator]: L833_T0_init --> L833_T0_init
[2023-02-06 19:10:10,013 INFO  L479       ProductGenerator]: L833_accept_S2 --> L833_accept_S2
[2023-02-06 19:10:10,013 INFO  L479       ProductGenerator]: L576_T0_init --> L576_T0_init
[2023-02-06 19:10:10,013 INFO  L479       ProductGenerator]: L576_accept_S2 --> L576_accept_S2
[2023-02-06 19:10:10,013 INFO  L479       ProductGenerator]: L676_T0_init --> L676_T0_init
[2023-02-06 19:10:10,013 INFO  L479       ProductGenerator]: L676_accept_S2 --> L676_accept_S2
[2023-02-06 19:10:10,013 INFO  L479       ProductGenerator]: L696_T0_init --> L696_T0_init
[2023-02-06 19:10:10,013 INFO  L479       ProductGenerator]: L696_accept_S2 --> L696_accept_S2
[2023-02-06 19:10:10,013 INFO  L479       ProductGenerator]: handle_arp_requestFINAL_T0_init --> handle_arp_requestFINAL_T0_init
[2023-02-06 19:10:10,013 INFO  L479       ProductGenerator]: handle_arp_requestFINAL_accept_S2 --> handle_arp_requestFINAL_accept_S2
[2023-02-06 19:10:10,014 INFO  L479       ProductGenerator]: L978_T0_init --> L978_T0_init
[2023-02-06 19:10:10,014 INFO  L479       ProductGenerator]: L978_accept_S2 --> L978_accept_S2
[2023-02-06 19:10:10,014 INFO  L479       ProductGenerator]: L978_T0_init --> L978_T0_init
[2023-02-06 19:10:10,014 INFO  L479       ProductGenerator]: L978_accept_S2 --> L978_accept_S2
[2023-02-06 19:10:10,014 INFO  L479       ProductGenerator]: L674_T0_init --> L674_T0_init
[2023-02-06 19:10:10,014 INFO  L479       ProductGenerator]: L674_accept_S2 --> L674_accept_S2
[2023-02-06 19:10:10,014 INFO  L479       ProductGenerator]: L572_T0_init --> L572_T0_init
[2023-02-06 19:10:10,014 INFO  L479       ProductGenerator]: L572_accept_S2 --> L572_accept_S2
[2023-02-06 19:10:10,014 INFO  L483       ProductGenerator]: Handling product edge call: call computeChecksum();
[2023-02-06 19:10:10,014 INFO  L483       ProductGenerator]: Handling product edge call: call computeChecksum();
[2023-02-06 19:10:10,014 INFO  L483       ProductGenerator]: Handling product edge call: call arp_tbl_0.apply();
[2023-02-06 19:10:10,014 INFO  L483       ProductGenerator]: Handling product edge call: call arp_tbl_0.apply();
[2023-02-06 19:10:10,014 INFO  L479       ProductGenerator]: L701_T0_init --> L701_T0_init
[2023-02-06 19:10:10,014 INFO  L479       ProductGenerator]: L701_accept_S2 --> L701_accept_S2
[2023-02-06 19:10:10,015 INFO  L479       ProductGenerator]: handle_arp_replyFINAL_T0_init --> handle_arp_replyFINAL_T0_init
[2023-02-06 19:10:10,015 INFO  L479       ProductGenerator]: handle_arp_replyFINAL_accept_S2 --> handle_arp_replyFINAL_accept_S2
[2023-02-06 19:10:10,015 INFO  L479       ProductGenerator]: L755_T0_init --> L755_T0_init
[2023-02-06 19:10:10,015 INFO  L479       ProductGenerator]: L755_accept_S2 --> L755_accept_S2
[2023-02-06 19:10:10,015 INFO  L479       ProductGenerator]: L757_T0_init --> L757_T0_init
[2023-02-06 19:10:10,015 INFO  L479       ProductGenerator]: L757_accept_S2 --> L757_accept_S2
[2023-02-06 19:10:10,015 INFO  L479       ProductGenerator]: L680_T0_init --> L680_T0_init
[2023-02-06 19:10:10,015 INFO  L479       ProductGenerator]: L680_accept_S2 --> L680_accept_S2
[2023-02-06 19:10:10,015 INFO  L479       ProductGenerator]: L750_T0_init --> L750_T0_init
[2023-02-06 19:10:10,015 INFO  L479       ProductGenerator]: L750_accept_S2 --> L750_accept_S2
[2023-02-06 19:10:10,015 INFO  L479       ProductGenerator]: L632_T0_init --> L632_T0_init
[2023-02-06 19:10:10,015 INFO  L479       ProductGenerator]: L632_accept_S2 --> L632_accept_S2
[2023-02-06 19:10:10,015 INFO  L479       ProductGenerator]: L686_T0_init --> L686_T0_init
[2023-02-06 19:10:10,015 INFO  L479       ProductGenerator]: L686_accept_S2 --> L686_accept_S2
[2023-02-06 19:10:10,016 INFO  L483       ProductGenerator]: Handling product edge call: call handle_1a(acceptor_tbl_0.handle_1a.learner_port);
[2023-02-06 19:10:10,016 INFO  L483       ProductGenerator]: Handling product edge call: call handle_1a(acceptor_tbl_0.handle_1a.learner_port);
[2023-02-06 19:10:10,016 INFO  L479       ProductGenerator]: L695_T0_init --> L695_T0_init
[2023-02-06 19:10:10,016 INFO  L479       ProductGenerator]: L695_accept_S2 --> L695_accept_S2
[2023-02-06 19:10:10,016 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_0();
[2023-02-06 19:10:10,016 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_0();
[2023-02-06 19:10:10,016 INFO  L479       ProductGenerator]: registerVRound_0.writeENTRY_T0_init --> registerVRound_0.writeENTRY_T0_init
[2023-02-06 19:10:10,016 INFO  L479       ProductGenerator]: registerVRound_0.writeENTRY_accept_S2 --> registerVRound_0.writeENTRY_accept_S2
[2023-02-06 19:10:10,016 INFO  L479       ProductGenerator]: L966-1_T0_init --> L966-1_T0_init
[2023-02-06 19:10:10,016 INFO  L479       ProductGenerator]: L966-1_accept_S2 --> L966-1_accept_S2
[2023-02-06 19:10:10,016 INFO  L479       ProductGenerator]: L690_T0_init --> L690_T0_init
[2023-02-06 19:10:10,016 INFO  L479       ProductGenerator]: L690_accept_S2 --> L690_accept_S2
[2023-02-06 19:10:10,016 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-02-06 19:10:10,017 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-02-06 19:10:10,017 INFO  L479       ProductGenerator]: verifyChecksumFINAL_T0_init --> verifyChecksumFINAL_T0_init
[2023-02-06 19:10:10,017 INFO  L479       ProductGenerator]: verifyChecksumFINAL_accept_S2 --> verifyChecksumFINAL_accept_S2
[2023-02-06 19:10:10,017 INFO  L483       ProductGenerator]: Handling product edge call: call _drop_5();
[2023-02-06 19:10:10,017 INFO  L483       ProductGenerator]: Handling product edge call: call _drop_5();
[2023-02-06 19:10:10,017 INFO  L479       ProductGenerator]: L742_T0_init --> L742_T0_init
[2023-02-06 19:10:10,017 INFO  L479       ProductGenerator]: L742_accept_S2 --> L742_accept_S2
[2023-02-06 19:10:10,017 INFO  L483       ProductGenerator]: Handling product edge call: call _parser_TopParser();
[2023-02-06 19:10:10,017 INFO  L483       ProductGenerator]: Handling product edge call: call _parser_TopParser();
[2023-02-06 19:10:10,017 INFO  L483       ProductGenerator]: Handling product edge call: call _drop_4();
[2023-02-06 19:10:10,018 INFO  L483       ProductGenerator]: Handling product edge call: call _drop_4();
[2023-02-06 19:10:10,018 INFO  L483       ProductGenerator]: Handling product edge call: call registerVRound_0.write(hdr.paxos.inst, hdr.paxos.rnd);
[2023-02-06 19:10:10,018 INFO  L483       ProductGenerator]: Handling product edge call: call registerVRound_0.write(hdr.paxos.inst, hdr.paxos.rnd);
[2023-02-06 19:10:10,018 INFO  L479       ProductGenerator]: L679_T0_init --> L679_T0_init
[2023-02-06 19:10:10,018 INFO  L479       ProductGenerator]: L679_accept_S2 --> L679_accept_S2
[2023-02-06 19:10:10,018 INFO  L479       ProductGenerator]: L761_T0_init --> L761_T0_init
[2023-02-06 19:10:10,018 INFO  L479       ProductGenerator]: L761_accept_S2 --> L761_accept_S2
[2023-02-06 19:10:10,018 INFO  L479       ProductGenerator]: parse_icmpENTRY_T0_init --> parse_icmpENTRY_T0_init
[2023-02-06 19:10:10,018 INFO  L479       ProductGenerator]: parse_icmpENTRY_accept_S2 --> parse_icmpENTRY_accept_S2
[2023-02-06 19:10:10,018 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-02-06 19:10:10,018 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-02-06 19:10:10,018 INFO  L479       ProductGenerator]: parse_arpENTRY_T0_init --> parse_arpENTRY_T0_init
[2023-02-06 19:10:10,018 INFO  L479       ProductGenerator]: parse_arpENTRY_accept_S2 --> parse_arpENTRY_accept_S2
[2023-02-06 19:10:10,018 INFO  L479       ProductGenerator]: ingressENTRY_T0_init --> ingressENTRY_T0_init
[2023-02-06 19:10:10,019 INFO  L479       ProductGenerator]: ingressENTRY_accept_S2 --> ingressENTRY_accept_S2
[2023-02-06 19:10:10,019 INFO  L479       ProductGenerator]: ingressENTRY_T0_init --> ingressENTRY_T0_init
[2023-02-06 19:10:10,019 INFO  L479       ProductGenerator]: ingressENTRY_accept_S2 --> ingressENTRY_accept_S2
[2023-02-06 19:10:10,019 INFO  L479       ProductGenerator]: L906-1_T0_init --> L906-1_T0_init
[2023-02-06 19:10:10,019 INFO  L479       ProductGenerator]: L906-1_accept_S2 --> L906-1_accept_S2
[2023-02-06 19:10:10,019 INFO  L479       ProductGenerator]: L752_T0_init --> L752_T0_init
[2023-02-06 19:10:10,019 INFO  L479       ProductGenerator]: L752_accept_S2 --> L752_accept_S2
[2023-02-06 19:10:10,019 INFO  L479       ProductGenerator]: L678_T0_init --> L678_T0_init
[2023-02-06 19:10:10,019 INFO  L479       ProductGenerator]: L678_accept_S2 --> L678_accept_S2
[2023-02-06 19:10:10,019 INFO  L479       ProductGenerator]: L692_T0_init --> L692_T0_init
[2023-02-06 19:10:10,019 INFO  L479       ProductGenerator]: L692_accept_S2 --> L692_accept_S2
[2023-02-06 19:10:10,019 INFO  L483       ProductGenerator]: Handling product edge call: call read_round();
[2023-02-06 19:10:10,019 INFO  L483       ProductGenerator]: Handling product edge call: call read_round();
[2023-02-06 19:10:10,019 INFO  L479       ProductGenerator]: L563_T0_init --> L563_T0_init
[2023-02-06 19:10:10,019 INFO  L479       ProductGenerator]: L563_accept_S2 --> L563_accept_S2
[2023-02-06 19:10:10,020 INFO  L479       ProductGenerator]: handle_1aFINAL_T0_init --> handle_1aFINAL_T0_init
[2023-02-06 19:10:10,020 INFO  L479       ProductGenerator]: handle_1aFINAL_accept_S2 --> handle_1aFINAL_accept_S2
[2023-02-06 19:10:10,020 INFO  L479       ProductGenerator]: L731_T0_init --> L731_T0_init
[2023-02-06 19:10:10,020 INFO  L479       ProductGenerator]: L731_accept_S2 --> L731_accept_S2
[2023-02-06 19:10:10,020 INFO  L479       ProductGenerator]: handle_1aENTRY_T0_init --> handle_1aENTRY_T0_init
[2023-02-06 19:10:10,020 INFO  L479       ProductGenerator]: handle_1aENTRY_accept_S2 --> handle_1aENTRY_accept_S2
[2023-02-06 19:10:10,020 INFO  L479       ProductGenerator]: L660_T0_init --> L660_T0_init
[2023-02-06 19:10:10,020 INFO  L479       ProductGenerator]: L660_accept_S2 --> L660_accept_S2
[2023-02-06 19:10:10,020 INFO  L479       ProductGenerator]: L754_T0_init --> L754_T0_init
[2023-02-06 19:10:10,020 INFO  L479       ProductGenerator]: L754_accept_S2 --> L754_accept_S2
[2023-02-06 19:10:10,020 INFO  L479       ProductGenerator]: computeChecksumFINAL_T0_init --> computeChecksumFINAL_T0_init
[2023-02-06 19:10:10,020 INFO  L479       ProductGenerator]: computeChecksumFINAL_accept_S2 --> computeChecksumFINAL_accept_S2
[2023-02-06 19:10:10,020 INFO  L479       ProductGenerator]: L610_T0_init --> L610_T0_init
[2023-02-06 19:10:10,020 INFO  L479       ProductGenerator]: L610_accept_S2 --> L610_accept_S2
[2023-02-06 19:10:10,020 INFO  L479       ProductGenerator]: L671_T0_init --> L671_T0_init
[2023-02-06 19:10:10,020 INFO  L479       ProductGenerator]: L671_accept_S2 --> L671_accept_S2
[2023-02-06 19:10:10,021 INFO  L479       ProductGenerator]: L751_T0_init --> L751_T0_init
[2023-02-06 19:10:10,021 INFO  L479       ProductGenerator]: L751_accept_S2 --> L751_accept_S2
[2023-02-06 19:10:10,021 INFO  L479       ProductGenerator]: L659_T0_init --> L659_T0_init
[2023-02-06 19:10:10,021 INFO  L479       ProductGenerator]: L659_accept_S2 --> L659_accept_S2
[2023-02-06 19:10:10,021 INFO  L479       ProductGenerator]: L561_T0_init --> L561_T0_init
[2023-02-06 19:10:10,021 INFO  L479       ProductGenerator]: L561_accept_S2 --> L561_accept_S2
[2023-02-06 19:10:10,021 INFO  L479       ProductGenerator]: L756_T0_init --> L756_T0_init
[2023-02-06 19:10:10,021 INFO  L479       ProductGenerator]: L756_accept_S2 --> L756_accept_S2
[2023-02-06 19:10:10,021 INFO  L479       ProductGenerator]: registerValue_0.writeENTRY_T0_init --> registerValue_0.writeENTRY_T0_init
[2023-02-06 19:10:10,021 INFO  L479       ProductGenerator]: registerValue_0.writeENTRY_accept_S2 --> registerValue_0.writeENTRY_accept_S2
[2023-02-06 19:10:10,021 INFO  L479       ProductGenerator]: L646_T0_init --> L646_T0_init
[2023-02-06 19:10:10,021 INFO  L479       ProductGenerator]: L646_accept_S2 --> L646_accept_S2
[2023-02-06 19:10:10,021 INFO  L479       ProductGenerator]: L614_T0_init --> L614_T0_init
[2023-02-06 19:10:10,021 INFO  L479       ProductGenerator]: L614_accept_S2 --> L614_accept_S2
[2023-02-06 19:10:10,021 INFO  L486       ProductGenerator]: Handling product edge summary: SUMMARY for call mark_to_drop(); srcloc: _dropENTRY
[2023-02-06 19:10:10,024 INFO  L486       ProductGenerator]: Handling product edge summary: SUMMARY for call mark_to_drop(); srcloc: _dropENTRY
[2023-02-06 19:10:10,026 INFO  L479       ProductGenerator]: L720_T0_init --> L720_T0_init
[2023-02-06 19:10:10,026 INFO  L479       ProductGenerator]: L720_accept_S2 --> L720_accept_S2
[2023-02-06 19:10:10,027 INFO  L479       ProductGenerator]: L764_T0_init --> L764_T0_init
[2023-02-06 19:10:10,027 INFO  L479       ProductGenerator]: L764_accept_S2 --> L764_accept_S2
[2023-02-06 19:10:10,027 INFO  L479       ProductGenerator]: L693_T0_init --> L693_T0_init
[2023-02-06 19:10:10,027 INFO  L479       ProductGenerator]: L693_accept_S2 --> L693_accept_S2
[2023-02-06 19:10:10,027 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-02-06 19:10:10,027 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-02-06 19:10:10,027 INFO  L479       ProductGenerator]: L715_T0_init --> L715_T0_init
[2023-02-06 19:10:10,027 INFO  L479       ProductGenerator]: L715_accept_S2 --> L715_accept_S2
[2023-02-06 19:10:10,027 INFO  L483       ProductGenerator]: Handling product edge call: call place_holder_table_0.apply();
[2023-02-06 19:10:10,027 INFO  L483       ProductGenerator]: Handling product edge call: call place_holder_table_0.apply();
[2023-02-06 19:10:10,027 INFO  L479       ProductGenerator]: L631_T0_init --> L631_T0_init
[2023-02-06 19:10:10,027 INFO  L479       ProductGenerator]: L631_accept_S2 --> L631_accept_S2
[2023-02-06 19:10:10,027 INFO  L479       ProductGenerator]: L766_T0_init --> L766_T0_init
[2023-02-06 19:10:10,027 INFO  L479       ProductGenerator]: L766_accept_S2 --> L766_accept_S2
[2023-02-06 19:10:10,027 INFO  L479       ProductGenerator]: L681_T0_init --> L681_T0_init
[2023-02-06 19:10:10,027 INFO  L479       ProductGenerator]: L681_accept_S2 --> L681_accept_S2
[2023-02-06 19:10:10,027 INFO  L479       ProductGenerator]: read_roundENTRY_T0_init --> read_roundENTRY_T0_init
[2023-02-06 19:10:10,027 INFO  L479       ProductGenerator]: read_roundENTRY_accept_S2 --> read_roundENTRY_accept_S2
[2023-02-06 19:10:10,028 INFO  L479       ProductGenerator]: L665_T0_init --> L665_T0_init
[2023-02-06 19:10:10,028 INFO  L479       ProductGenerator]: L665_accept_S2 --> L665_accept_S2
[2023-02-06 19:10:10,028 INFO  L479       ProductGenerator]: L700_T0_init --> L700_T0_init
[2023-02-06 19:10:10,028 INFO  L479       ProductGenerator]: L700_accept_S2 --> L700_accept_S2
[2023-02-06 19:10:10,028 INFO  L483       ProductGenerator]: Handling product edge call: call start();
[2023-02-06 19:10:10,028 INFO  L483       ProductGenerator]: Handling product edge call: call start();
[2023-02-06 19:10:10,028 INFO  L479       ProductGenerator]: L767_T0_init --> L767_T0_init
[2023-02-06 19:10:10,028 INFO  L479       ProductGenerator]: L767_accept_S2 --> L767_accept_S2
[2023-02-06 19:10:10,028 INFO  L479       ProductGenerator]: L664_T0_init --> L664_T0_init
[2023-02-06 19:10:10,028 INFO  L479       ProductGenerator]: L664_accept_S2 --> L664_accept_S2
[2023-02-06 19:10:10,028 INFO  L479       ProductGenerator]: L675_T0_init --> L675_T0_init
[2023-02-06 19:10:10,028 INFO  L479       ProductGenerator]: L675_accept_S2 --> L675_accept_S2
[2023-02-06 19:10:10,028 INFO  L483       ProductGenerator]: Handling product edge call: call ingress();
[2023-02-06 19:10:10,028 INFO  L483       ProductGenerator]: Handling product edge call: call ingress();
[2023-02-06 19:10:10,029 INFO  L479       ProductGenerator]: handle_icmp_replyFINAL_T0_init --> handle_icmp_replyFINAL_T0_init
[2023-02-06 19:10:10,029 INFO  L479       ProductGenerator]: handle_icmp_replyFINAL_accept_S2 --> handle_icmp_replyFINAL_accept_S2
[2023-02-06 19:10:10,029 INFO  L479       ProductGenerator]: L519_T0_init --> L519_T0_init
[2023-02-06 19:10:10,029 INFO  L479       ProductGenerator]: L519_accept_S2 --> L519_accept_S2
[2023-02-06 19:10:10,029 INFO  L479       ProductGenerator]: L519_T0_init --> L519_T0_init
[2023-02-06 19:10:10,029 INFO  L479       ProductGenerator]: L519_accept_S2 --> L519_accept_S2
[2023-02-06 19:10:10,029 INFO  L479       ProductGenerator]: L743_T0_init --> L743_T0_init
[2023-02-06 19:10:10,029 INFO  L479       ProductGenerator]: L743_accept_S2 --> L743_accept_S2
[2023-02-06 19:10:10,029 INFO  L483       ProductGenerator]: Handling product edge call: call handle_icmp_request();
[2023-02-06 19:10:10,029 INFO  L483       ProductGenerator]: Handling product edge call: call handle_icmp_request();
[2023-02-06 19:10:10,029 INFO  L479       ProductGenerator]: L770_T0_init --> L770_T0_init
[2023-02-06 19:10:10,029 INFO  L479       ProductGenerator]: L770_accept_S2 --> L770_accept_S2
[2023-02-06 19:10:10,029 INFO  L479       ProductGenerator]: my_mac_address_0.writeEXIT_T0_init --> my_mac_address_0.writeEXIT_T0_init
[2023-02-06 19:10:10,029 INFO  L479       ProductGenerator]: my_mac_address_0.writeEXIT_accept_S2 --> my_mac_address_0.writeEXIT_accept_S2
[2023-02-06 19:10:10,029 INFO  L479       ProductGenerator]: L560_T0_init --> L560_T0_init
[2023-02-06 19:10:10,029 INFO  L479       ProductGenerator]: L560_accept_S2 --> L560_accept_S2
[2023-02-06 19:10:10,030 INFO  L479       ProductGenerator]: L734_T0_init --> L734_T0_init
[2023-02-06 19:10:10,030 INFO  L479       ProductGenerator]: L734_accept_S2 --> L734_accept_S2
[2023-02-06 19:10:10,030 INFO  L479       ProductGenerator]: L636_T0_init --> L636_T0_init
[2023-02-06 19:10:10,030 INFO  L479       ProductGenerator]: L636_accept_S2 --> L636_accept_S2
[2023-02-06 19:10:10,030 INFO  L479       ProductGenerator]: L661_T0_init --> L661_T0_init
[2023-02-06 19:10:10,030 INFO  L479       ProductGenerator]: L661_accept_S2 --> L661_accept_S2
[2023-02-06 19:10:10,030 INFO  L479       ProductGenerator]: L914_T0_init --> L914_T0_init
[2023-02-06 19:10:10,030 INFO  L479       ProductGenerator]: L914_accept_S2 --> L914_accept_S2
[2023-02-06 19:10:10,030 INFO  L479       ProductGenerator]: my_ip_address_0.writeENTRY_T0_init --> my_ip_address_0.writeENTRY_T0_init
[2023-02-06 19:10:10,030 INFO  L479       ProductGenerator]: my_ip_address_0.writeENTRY_accept_S2 --> my_ip_address_0.writeENTRY_accept_S2
[2023-02-06 19:10:10,030 INFO  L483       ProductGenerator]: Handling product edge call: call egress();
[2023-02-06 19:10:10,030 INFO  L483       ProductGenerator]: Handling product edge call: call egress();
[2023-02-06 19:10:10,030 INFO  L479       ProductGenerator]: L745_T0_init --> L745_T0_init
[2023-02-06 19:10:10,030 INFO  L479       ProductGenerator]: L745_accept_S2 --> L745_accept_S2
[2023-02-06 19:10:10,031 INFO  L479       ProductGenerator]: L760_T0_init --> L760_T0_init
[2023-02-06 19:10:10,031 INFO  L479       ProductGenerator]: L760_accept_S2 --> L760_accept_S2
[2023-02-06 19:10:10,031 INFO  L483       ProductGenerator]: Handling product edge call: call parse_ipv4();
[2023-02-06 19:10:10,031 INFO  L483       ProductGenerator]: Handling product edge call: call parse_ipv4();
[2023-02-06 19:10:10,031 INFO  L479       ProductGenerator]: L710_T0_init --> L710_T0_init
[2023-02-06 19:10:10,031 INFO  L479       ProductGenerator]: L710_accept_S2 --> L710_accept_S2
[2023-02-06 19:10:10,031 INFO  L479       ProductGenerator]: L653_T0_init --> L653_T0_init
[2023-02-06 19:10:10,031 INFO  L479       ProductGenerator]: L653_accept_S2 --> L653_accept_S2
[2023-02-06 19:10:10,031 INFO  L479       ProductGenerator]: learner_address_0.writeFINAL_T0_init --> learner_address_0.writeFINAL_T0_init
[2023-02-06 19:10:10,031 INFO  L479       ProductGenerator]: learner_address_0.writeFINAL_accept_S2 --> learner_address_0.writeFINAL_accept_S2
[2023-02-06 19:10:10,031 INFO  L479       ProductGenerator]: L672_T0_init --> L672_T0_init
[2023-02-06 19:10:10,031 INFO  L479       ProductGenerator]: L672_accept_S2 --> L672_accept_S2
[2023-02-06 19:10:10,031 INFO  L479       ProductGenerator]: L806_T0_init --> L806_T0_init
[2023-02-06 19:10:10,031 INFO  L479       ProductGenerator]: L806_accept_S2 --> L806_accept_S2
[2023-02-06 19:10:10,031 INFO  L479       ProductGenerator]: L806_T0_init --> L806_T0_init
[2023-02-06 19:10:10,031 INFO  L479       ProductGenerator]: L806_accept_S2 --> L806_accept_S2
[2023-02-06 19:10:10,031 INFO  L479       ProductGenerator]: parse_paxosENTRY_T0_init --> parse_paxosENTRY_T0_init
[2023-02-06 19:10:10,031 INFO  L479       ProductGenerator]: parse_paxosENTRY_accept_S2 --> parse_paxosENTRY_accept_S2
[2023-02-06 19:10:10,031 INFO  L479       ProductGenerator]: _parser_TopParserFINAL_T0_init --> _parser_TopParserFINAL_T0_init
[2023-02-06 19:10:10,031 INFO  L479       ProductGenerator]: _parser_TopParserFINAL_accept_S2 --> _parser_TopParserFINAL_accept_S2
[2023-02-06 19:10:10,031 INFO  L479       ProductGenerator]: L888-1_T0_init --> L888-1_T0_init
[2023-02-06 19:10:10,031 INFO  L479       ProductGenerator]: L888-1_accept_S2 --> L888-1_accept_S2
[2023-02-06 19:10:10,031 INFO  L479       ProductGenerator]: forwardFINAL_T0_init --> forwardFINAL_T0_init
[2023-02-06 19:10:10,031 INFO  L479       ProductGenerator]: forwardFINAL_accept_S2 --> forwardFINAL_accept_S2
[2023-02-06 19:10:10,032 INFO  L479       ProductGenerator]: L534_T0_init --> L534_T0_init
[2023-02-06 19:10:10,032 INFO  L479       ProductGenerator]: L534_accept_S2 --> L534_accept_S2
[2023-02-06 19:10:10,032 INFO  L479       ProductGenerator]: L534_T0_init --> L534_T0_init
[2023-02-06 19:10:10,032 INFO  L479       ProductGenerator]: L534_accept_S2 --> L534_accept_S2
[2023-02-06 19:10:10,032 INFO  L479       ProductGenerator]: registerAcceptorID_0.writeFINAL_T0_init --> registerAcceptorID_0.writeFINAL_T0_init
[2023-02-06 19:10:10,032 INFO  L479       ProductGenerator]: registerAcceptorID_0.writeFINAL_accept_S2 --> registerAcceptorID_0.writeFINAL_accept_S2
[2023-02-06 19:10:10,032 INFO  L483       ProductGenerator]: Handling product edge call: call handle_icmp_reply();
[2023-02-06 19:10:10,032 INFO  L483       ProductGenerator]: Handling product edge call: call handle_icmp_reply();
[2023-02-06 19:10:10,032 INFO  L479       ProductGenerator]: L781_T0_init --> L781_T0_init
[2023-02-06 19:10:10,032 INFO  L479       ProductGenerator]: L781_accept_S2 --> L781_accept_S2
[2023-02-06 19:10:10,032 INFO  L479       ProductGenerator]: L781_T0_init --> L781_T0_init
[2023-02-06 19:10:10,032 INFO  L479       ProductGenerator]: L781_accept_S2 --> L781_accept_S2
[2023-02-06 19:10:10,032 INFO  L479       ProductGenerator]: L888_T0_init --> L888_T0_init
[2023-02-06 19:10:10,032 INFO  L479       ProductGenerator]: L888_accept_S2 --> L888_accept_S2
[2023-02-06 19:10:10,032 INFO  L479       ProductGenerator]: L888_T0_init --> L888_T0_init
[2023-02-06 19:10:10,032 INFO  L479       ProductGenerator]: L888_accept_S2 --> L888_accept_S2
[2023-02-06 19:10:10,032 INFO  L479       ProductGenerator]: L689_T0_init --> L689_T0_init
[2023-02-06 19:10:10,032 INFO  L479       ProductGenerator]: L689_accept_S2 --> L689_accept_S2
[2023-02-06 19:10:10,032 INFO  L479       ProductGenerator]: L963_T0_init --> L963_T0_init
[2023-02-06 19:10:10,032 INFO  L479       ProductGenerator]: L963_accept_S2 --> L963_accept_S2
[2023-02-06 19:10:10,032 INFO  L479       ProductGenerator]: L963_T0_init --> L963_T0_init
[2023-02-06 19:10:10,032 INFO  L479       ProductGenerator]: L963_accept_S2 --> L963_accept_S2
[2023-02-06 19:10:10,032 INFO  L479       ProductGenerator]: my_ip_address_0.writeEXIT_T0_init --> my_ip_address_0.writeEXIT_T0_init
[2023-02-06 19:10:10,033 INFO  L479       ProductGenerator]: my_ip_address_0.writeEXIT_accept_S2 --> my_ip_address_0.writeEXIT_accept_S2
[2023-02-06 19:10:10,033 INFO  L479       ProductGenerator]: place_holder_table_0.applyENTRY_T0_init --> place_holder_table_0.applyENTRY_T0_init
[2023-02-06 19:10:10,033 INFO  L479       ProductGenerator]: place_holder_table_0.applyENTRY_accept_S2 --> place_holder_table_0.applyENTRY_accept_S2
[2023-02-06 19:10:10,033 INFO  L479       ProductGenerator]: place_holder_table_0.applyENTRY_T0_init --> place_holder_table_0.applyENTRY_T0_init
[2023-02-06 19:10:10,033 INFO  L479       ProductGenerator]: place_holder_table_0.applyENTRY_accept_S2 --> place_holder_table_0.applyENTRY_accept_S2
[2023-02-06 19:10:10,033 INFO  L479       ProductGenerator]: L537_T0_init --> L537_T0_init
[2023-02-06 19:10:10,033 INFO  L479       ProductGenerator]: L537_accept_S2 --> L537_accept_S2
[2023-02-06 19:10:10,033 INFO  L479       ProductGenerator]: L537_T0_init --> L537_T0_init
[2023-02-06 19:10:10,033 INFO  L479       ProductGenerator]: L537_accept_S2 --> L537_accept_S2
[2023-02-06 19:10:10,033 INFO  L479       ProductGenerator]: L644_T0_init --> L644_T0_init
[2023-02-06 19:10:10,033 INFO  L479       ProductGenerator]: L644_accept_S2 --> L644_accept_S2
[2023-02-06 19:10:10,033 INFO  L479       ProductGenerator]: L744_T0_init --> L744_T0_init
[2023-02-06 19:10:10,033 INFO  L479       ProductGenerator]: L744_accept_S2 --> L744_accept_S2
[2023-02-06 19:10:10,033 INFO  L483       ProductGenerator]: Handling product edge call: call registerRound_0.write(hdr.paxos.inst, hdr.paxos.rnd);
[2023-02-06 19:10:10,033 INFO  L483       ProductGenerator]: Handling product edge call: call registerRound_0.write(hdr.paxos.inst, hdr.paxos.rnd);
[2023-02-06 19:10:10,033 INFO  L479       ProductGenerator]: handle_2aFINAL_T0_init --> handle_2aFINAL_T0_init
[2023-02-06 19:10:10,033 INFO  L479       ProductGenerator]: handle_2aFINAL_accept_S2 --> handle_2aFINAL_accept_S2
[2023-02-06 19:10:10,033 INFO  L479       ProductGenerator]: L838_T0_init --> L838_T0_init
[2023-02-06 19:10:10,033 INFO  L479       ProductGenerator]: L838_accept_S2 --> L838_accept_S2
[2023-02-06 19:10:10,033 INFO  L479       ProductGenerator]: L717_T0_init --> L717_T0_init
[2023-02-06 19:10:10,033 INFO  L479       ProductGenerator]: L717_accept_S2 --> L717_accept_S2
[2023-02-06 19:10:10,033 INFO  L479       ProductGenerator]: L906_T0_init --> L906_T0_init
[2023-02-06 19:10:10,034 INFO  L479       ProductGenerator]: L906_accept_S2 --> L906_accept_S2
[2023-02-06 19:10:10,034 INFO  L479       ProductGenerator]: L906_T0_init --> L906_T0_init
[2023-02-06 19:10:10,034 INFO  L479       ProductGenerator]: L906_accept_S2 --> L906_accept_S2
[2023-02-06 19:10:10,034 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from registerVRound_0.writeEXIT to L591
[2023-02-06 19:10:10,034 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from havocProcedureEXIT to L828
[2023-02-06 19:10:10,034 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from handle_2aEXIT to L522-1
[2023-02-06 19:10:10,034 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from registerRound_0.writeEXIT to handle_1aFINAL
[2023-02-06 19:10:10,034 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from registerRound_0.writeEXIT to L589-1
[2023-02-06 19:10:10,034 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from acceptor_tbl_0.applyEXIT to L801-1
[2023-02-06 19:10:10,034 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from handle_icmp_requestEXIT to L784-1
[2023-02-06 19:10:10,034 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from handle_icmp_replyEXIT to L784-1
[2023-02-06 19:10:10,034 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from place_holder_table_0.applyEXIT to egressFINAL
[2023-02-06 19:10:10,034 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from arp_tbl_0.applyEXIT to L797-1
[2023-02-06 19:10:10,034 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from mainProcedureEXIT to ULTIMATE.startFINAL
[2023-02-06 19:10:10,034 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from computeChecksumEXIT to L833
[2023-02-06 19:10:10,035 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _drop_4EXIT to L978-1
[2023-02-06 19:10:10,035 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from startEXIT to _parser_TopParserFINAL
[2023-02-06 19:10:10,035 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from forwardEXIT to L978-1
[2023-02-06 19:10:10,035 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_0EXIT to L914
[2023-02-06 19:10:10,035 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _drop_5EXIT to L537-1
[2023-02-06 19:10:10,035 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from mainEXIT to L845-1
[2023-02-06 19:10:10,035 INFO  L749       ProductGenerator]: ==== Handling return program step: #398#return;
[2023-02-06 19:10:10,035 INFO  L749       ProductGenerator]: ==== Handling return program step: #398#return;
[2023-02-06 19:10:10,036 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from parse_icmpEXIT to L888-1
[2023-02-06 19:10:10,036 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from handle_1aEXIT to L522-1
[2023-02-06 19:10:10,036 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from read_roundEXIT to L799-1
[2023-02-06 19:10:10,036 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from parse_ipv4EXIT to L966-1
[2023-02-06 19:10:10,036 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from ingressEXIT to L831
[2023-02-06 19:10:10,036 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _parser_TopParserEXIT to L829
[2023-02-06 19:10:10,036 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from parse_arpEXIT to L966-1
[2023-02-06 19:10:10,036 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from handle_arp_replyEXIT to L537-1
[2023-02-06 19:10:10,036 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from verifyChecksumEXIT to L830
[2023-02-06 19:10:10,036 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from handle_arp_requestEXIT to L537-1
[2023-02-06 19:10:10,036 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from parse_udpEXIT to L888-1
[2023-02-06 19:10:10,036 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from acceptEXIT to parse_icmpFINAL
[2023-02-06 19:10:10,036 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from acceptEXIT to parse_arpFINAL
[2023-02-06 19:10:10,036 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from acceptEXIT to parse_paxosFINAL
[2023-02-06 19:10:10,036 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from icmp_tbl_0.applyEXIT to L797-1
[2023-02-06 19:10:10,036 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from registerValue_0.writeEXIT to handle_2aFINAL
[2023-02-06 19:10:10,037 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _drop_6EXIT to L784-1
[2023-02-06 19:10:10,037 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from parse_paxosEXIT to L906-1
[2023-02-06 19:10:10,037 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from egressEXIT to L832
[2023-02-06 19:10:10,037 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from transport_tbl_0.applyEXIT to L797-1
[2023-02-06 19:10:10,037 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _dropEXIT to L522-1
[2023-02-06 19:10:10,171 INFO  L97    BuchiProductObserver]: Finished generation of product automaton successfully
[2023-02-06 19:10:10,171 INFO  L110   BuchiProductObserver]: BuchiProgram size 780 locations, 912 edges
[2023-02-06 19:10:10,172 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 06.02 07:10:10 BoogieIcfgContainer
[2023-02-06 19:10:10,172 INFO  L132        PluginConnector]: ------------------------ END Büchi Program Product----------------------------
[2023-02-06 19:10:10,172 INFO  L113        PluginConnector]: ------------------------BlockEncodingV2----------------------------
[2023-02-06 19:10:10,172 INFO  L271        PluginConnector]: Initializing BlockEncodingV2...
[2023-02-06 19:10:10,175 INFO  L275        PluginConnector]: BlockEncodingV2 initialized
[2023-02-06 19:10:10,175 INFO  L185        PluginConnector]: Executing the observer BlockEncodingObserver from plugin BlockEncodingV2 for "LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 06.02 07:10:10" (1/1) ...
[2023-02-06 19:10:10,205 INFO  L313           BlockEncoder]: Initial Icfg 780 locations, 912 edges
[2023-02-06 19:10:10,206 INFO  L258           BlockEncoder]: Using Remove infeasible edges
[2023-02-06 19:10:10,206 INFO  L263           BlockEncoder]: Using Maximize final states
[2023-02-06 19:10:10,207 INFO  L270           BlockEncoder]: Using Minimize states even if more edges are added than removed.=false
[2023-02-06 19:10:10,207 INFO  L296           BlockEncoder]: Using Remove sink states
[2023-02-06 19:10:10,208 INFO  L171           BlockEncoder]: Using Apply optimizations until nothing changes=true
[2023-02-06 19:10:10,214 INFO  L70    emoveInfeasibleEdges]: Removed 4 edges and 2 locations because of local infeasibility
[2023-02-06 19:10:10,272 INFO  L71     MaximizeFinalStates]: 383 new accepting states
[2023-02-06 19:10:10,276 INFO  L70        RemoveSinkStates]: Removed 0 edges and 0 locations by removing sink states
[2023-02-06 19:10:10,279 INFO  L70    emoveInfeasibleEdges]: Removed 0 edges and 0 locations because of local infeasibility
[2023-02-06 19:10:10,280 INFO  L71     MaximizeFinalStates]: 0 new accepting states
[2023-02-06 19:10:10,281 INFO  L70        RemoveSinkStates]: Removed 0 edges and 0 locations by removing sink states
[2023-02-06 19:10:10,281 INFO  L237           BlockEncoder]: Using Create parallel compositions if possible
[2023-02-06 19:10:10,282 INFO  L68        ParallelComposer]: Creating parallel compositions
[2023-02-06 19:10:10,283 INFO  L313           BlockEncoder]: Encoded RCFG 772 locations, 901 edges
[2023-02-06 19:10:10,284 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.blockencoding CFG 06.02 07:10:10 BasicIcfg
[2023-02-06 19:10:10,284 INFO  L132        PluginConnector]: ------------------------ END BlockEncodingV2----------------------------
[2023-02-06 19:10:10,285 INFO  L113        PluginConnector]: ------------------------BuchiAutomizer----------------------------
[2023-02-06 19:10:10,285 INFO  L271        PluginConnector]: Initializing BuchiAutomizer...
[2023-02-06 19:10:10,288 INFO  L275        PluginConnector]: BuchiAutomizer initialized
[2023-02-06 19:10:10,288 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-06 19:10:10,288 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 06.02 07:10:09" (1/6) ...
[2023-02-06 19:10:10,290 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@220d51c0 and model type p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 06.02 07:10:10, skipping insertion in model container
[2023-02-06 19:10:10,290 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-06 19:10:10,290 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 06.02 07:10:09" (2/6) ...
[2023-02-06 19:10:10,290 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@220d51c0 and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 06.02 07:10:10, skipping insertion in model container
[2023-02-06 19:10:10,290 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-06 19:10:10,290 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 06.02 07:10:09" (3/6) ...
[2023-02-06 19:10:10,291 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@220d51c0 and model type p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer CFG 06.02 07:10:10, skipping insertion in model container
[2023-02-06 19:10:10,291 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-06 19:10:10,291 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 06.02 07:10:09" (4/6) ...
[2023-02-06 19:10:10,291 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@220d51c0 and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 06.02 07:10:10, skipping insertion in model container
[2023-02-06 19:10:10,291 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-06 19:10:10,291 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 06.02 07:10:10" (5/6) ...
[2023-02-06 19:10:10,292 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@220d51c0 and model type LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer OTHER 06.02 07:10:10, skipping insertion in model container
[2023-02-06 19:10:10,292 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-02-06 19:10:10,292 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.blockencoding CFG 06.02 07:10:10" (6/6) ...
[2023-02-06 19:10:10,293 INFO  L354   chiAutomizerObserver]: Analyzing ICFG p4ltl_boogie.bpl_BEv2
[2023-02-06 19:10:10,339 INFO  L255   stractBuchiCegarLoop]: Interprodecural is true
[2023-02-06 19:10:10,339 INFO  L256   stractBuchiCegarLoop]: Hoare is false
[2023-02-06 19:10:10,340 INFO  L257   stractBuchiCegarLoop]: Compute interpolants for Craig_TreeInterpolation
[2023-02-06 19:10:10,340 INFO  L258   stractBuchiCegarLoop]: Backedges is STRAIGHT_LINE
[2023-02-06 19:10:10,340 INFO  L259   stractBuchiCegarLoop]: Determinization is PREDICATE_ABSTRACTION
[2023-02-06 19:10:10,340 INFO  L260   stractBuchiCegarLoop]: Difference is false
[2023-02-06 19:10:10,340 INFO  L261   stractBuchiCegarLoop]: Minimize is MINIMIZE_SEVPA
[2023-02-06 19:10:10,340 INFO  L265   stractBuchiCegarLoop]: ======== Iteration 0 == of CEGAR loop == BuchiAutomatonCegarLoop ========
[2023-02-06 19:10:10,346 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand  has 772 states, 625 states have (on average 1.0752) internal successors, (672), 618 states have internal predecessors, (672), 77 states have call successors, (77), 77 states have call predecessors, (77), 70 states have return successors, (152), 76 states have call predecessors, (152), 76 states have call successors, (152)
[2023-02-06 19:10:10,381 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:10:10,381 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 19:10:10,381 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 19:10:10,392 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:10:10,392 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:10:10,392 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 1 ============
[2023-02-06 19:10:10,393 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand  has 772 states, 625 states have (on average 1.0752) internal successors, (672), 618 states have internal predecessors, (672), 77 states have call successors, (77), 77 states have call predecessors, (77), 70 states have return successors, (152), 76 states have call predecessors, (152), 76 states have call successors, (152)
[2023-02-06 19:10:10,403 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:10:10,403 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 19:10:10,403 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 19:10:10,406 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:10:10,406 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:10:10,416 INFO  L752   eck$LassoCheckResult]: Stem: 69#ULTIMATE.startENTRY_NONWAtrue [1510] ULTIMATE.startENTRY_NONWA-->mainProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 199#mainProcedureENTRY_T0_inittrue [1634] mainProcedureENTRY_T0_init-->L845-1_T0_init: Formula: (and (<= 0 v__p4ltl_free_a_4) (< v__p4ltl_free_a_4 4294967296))  InVars {_p4ltl_free_a=v__p4ltl_free_a_4}  OutVars{_p4ltl_free_a=v__p4ltl_free_a_4}  AuxVars[]  AssignedVars[] 564#L845-1_T0_inittrue [2000] L845-1_T0_init-->L845_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 193#L845_T0_inittrue [1627] L845_T0_init-->L845_T0_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 485#L845_T0_init-D23true [1922] L845_T0_init-D23-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 349#mainENTRY_T0_inittrue [1785] mainENTRY_T0_init-->mainENTRY_T0_init-D29: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 569#mainENTRY_T0_init-D29true [2006] mainENTRY_T0_init-D29-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 183#havocProcedureENTRY_T0_inittrue [1617] havocProcedureENTRY_T0_init-->L642_T0_init: Formula: (not v_drop_54)  InVars {}  OutVars{drop=v_drop_54}  AuxVars[]  AssignedVars[drop] 258#L642_T0_inittrue [1693] L642_T0_init-->L643_T0_init: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 89#L643_T0_inittrue [1532] L643_T0_init-->L644_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 356#L644_T0_inittrue [1792] L644_T0_init-->L645_T0_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_12) (< v_standard_metadata.ingress_port_12 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  AuxVars[]  AssignedVars[] 346#L645_T0_inittrue [1782] L645_T0_init-->L646_T0_init: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 322#L646_T0_inittrue [1755] L646_T0_init-->L647_T0_init: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 410#L647_T0_inittrue [1845] L647_T0_init-->L648_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 420#L648_T0_inittrue [1855] L648_T0_init-->L649_T0_init: Formula: (and (<= 0 v_standard_metadata.instance_type_10) (< v_standard_metadata.instance_type_10 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_10}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[] 318#L649_T0_inittrue [1751] L649_T0_init-->L650_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 142#L650_T0_inittrue [1580] L650_T0_init-->L651_T0_init: Formula: (and (< v_standard_metadata.packet_length_9 4294967296) (<= 0 v_standard_metadata.packet_length_9))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_9}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[] 297#L651_T0_inittrue [1732] L651_T0_init-->L652_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 576#L652_T0_inittrue [2012] L652_T0_init-->L653_T0_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_9) (< v_standard_metadata.enq_timestamp_9 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[] 754#L653_T0_inittrue [2200] L653_T0_init-->L654_T0_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 625#L654_T0_inittrue [2068] L654_T0_init-->L655_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 30#L655_T0_inittrue [1470] L655_T0_init-->L656_T0_init: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 208#L656_T0_inittrue [1643] L656_T0_init-->L657_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 761#L657_T0_inittrue [2208] L657_T0_init-->L658_T0_init: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 503#L658_T0_inittrue [1938] L658_T0_init-->L659_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 602#L659_T0_inittrue [2042] L659_T0_init-->L660_T0_init: Formula: (and (< v_standard_metadata.ingress_global_timestamp_11 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_11))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[] 308#L660_T0_inittrue [1743] L660_T0_init-->L661_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 93#L661_T0_inittrue [1537] L661_T0_init-->L662_T0_init: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_11) (< v_standard_metadata.egress_global_timestamp_11 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[] 216#L662_T0_inittrue [1651] L662_T0_init-->L663_T0_init: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 6#L663_T0_inittrue [1449] L663_T0_init-->L664_T0_init: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 240#L664_T0_inittrue [1676] L664_T0_init-->L665_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 540#L665_T0_inittrue [1977] L665_T0_init-->L666_T0_init: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 585#L666_T0_inittrue [2020] L666_T0_init-->L667_T0_init: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 537#L667_T0_inittrue [1973] L667_T0_init-->L668_T0_init: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 350#L668_T0_inittrue [1787] L668_T0_init-->L669_T0_init: Formula: (= v_emit_39 (store v_emit_40 v_hdr.ethernet_3 false))  InVars {emit=v_emit_40, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_39, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 520#L669_T0_inittrue [1956] L669_T0_init-->L670_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_25}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 319#L670_T0_inittrue [1752] L670_T0_init-->L671_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_23}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 561#L671_T0_inittrue [1998] L671_T0_init-->L672_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_13}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 11#L672_T0_inittrue [1454] L672_T0_init-->L673_T0_init: Formula: (and (<= 0 v_hdr.ethernet.etherType_14) (< v_hdr.ethernet.etherType_14 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_14}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_14}  AuxVars[]  AssignedVars[] 612#L673_T0_inittrue [2055] L673_T0_init-->L674_T0_init: Formula: (not v_hdr.arp.valid_17)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_17}  AuxVars[]  AssignedVars[hdr.arp.valid] 708#L674_T0_inittrue [2153] L674_T0_init-->L675_T0_init: Formula: (= v_emit_37 (store v_emit_38 v_hdr.arp_3 false))  InVars {emit=v_emit_38, hdr.arp=v_hdr.arp_3}  OutVars{emit=v_emit_37, hdr.arp=v_hdr.arp_3}  AuxVars[]  AssignedVars[emit] 599#L675_T0_inittrue [2038] L675_T0_init-->L676_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_9}  AuxVars[]  AssignedVars[hdr.arp.hrd] 434#L676_T0_inittrue [1868] L676_T0_init-->L677_T0_init: Formula: (and (<= 0 v_hdr.arp.hrd_11) (< v_hdr.arp.hrd_11 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_11}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_11}  AuxVars[]  AssignedVars[] 58#L677_T0_inittrue [1500] L677_T0_init-->L678_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_12}  AuxVars[]  AssignedVars[hdr.arp.pro] 618#L678_T0_inittrue [2062] L678_T0_init-->L679_T0_init: Formula: (and (<= 0 v_hdr.arp.pro_9) (< v_hdr.arp.pro_9 65536))  InVars {hdr.arp.pro=v_hdr.arp.pro_9}  OutVars{hdr.arp.pro=v_hdr.arp.pro_9}  AuxVars[]  AssignedVars[] 380#L679_T0_inittrue [1817] L679_T0_init-->L680_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_9}  AuxVars[]  AssignedVars[hdr.arp.hln] 526#L680_T0_inittrue [1962] L680_T0_init-->L681_T0_init: Formula: (and (< v_hdr.arp.hln_12 256) (<= 0 v_hdr.arp.hln_12))  InVars {hdr.arp.hln=v_hdr.arp.hln_12}  OutVars{hdr.arp.hln=v_hdr.arp.hln_12}  AuxVars[]  AssignedVars[] 458#L681_T0_inittrue [1894] L681_T0_init-->L682_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_12}  AuxVars[]  AssignedVars[hdr.arp.pln] 215#L682_T0_inittrue [1650] L682_T0_init-->L683_T0_init: Formula: (and (< v_hdr.arp.pln_10 256) (<= 0 v_hdr.arp.pln_10))  InVars {hdr.arp.pln=v_hdr.arp.pln_10}  OutVars{hdr.arp.pln=v_hdr.arp.pln_10}  AuxVars[]  AssignedVars[] 378#L683_T0_inittrue [1813] L683_T0_init-->L684_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_19}  AuxVars[]  AssignedVars[hdr.arp.op] 275#L684_T0_inittrue [1709] L684_T0_init-->L685_T0_init: Formula: (and (<= 0 v_hdr.arp.op_17) (< v_hdr.arp.op_17 65536))  InVars {hdr.arp.op=v_hdr.arp.op_17}  OutVars{hdr.arp.op=v_hdr.arp.op_17}  AuxVars[]  AssignedVars[] 690#L685_T0_inittrue [2133] L685_T0_init-->L686_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_19}  AuxVars[]  AssignedVars[hdr.arp.sha] 685#L686_T0_inittrue [2128] L686_T0_init-->L687_T0_init: Formula: (and (< v_hdr.arp.sha_17 281474976710656) (<= 0 v_hdr.arp.sha_17))  InVars {hdr.arp.sha=v_hdr.arp.sha_17}  OutVars{hdr.arp.sha=v_hdr.arp.sha_17}  AuxVars[]  AssignedVars[] 235#L687_T0_inittrue [1672] L687_T0_init-->L688_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_17}  AuxVars[]  AssignedVars[hdr.arp.spa] 648#L688_T0_inittrue [2091] L688_T0_init-->L689_T0_init: Formula: (and (< v_hdr.arp.spa_19 4294967296) (<= 0 v_hdr.arp.spa_19))  InVars {hdr.arp.spa=v_hdr.arp.spa_19}  OutVars{hdr.arp.spa=v_hdr.arp.spa_19}  AuxVars[]  AssignedVars[] 110#L689_T0_inittrue [1551] L689_T0_init-->L690_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_16}  AuxVars[]  AssignedVars[hdr.arp.tha] 383#L690_T0_inittrue [1818] L690_T0_init-->L691_T0_init: Formula: (and (< v_hdr.arp.tha_17 281474976710656) (<= 0 v_hdr.arp.tha_17))  InVars {hdr.arp.tha=v_hdr.arp.tha_17}  OutVars{hdr.arp.tha=v_hdr.arp.tha_17}  AuxVars[]  AssignedVars[] 271#L691_T0_inittrue [1706] L691_T0_init-->L692_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_16}  AuxVars[]  AssignedVars[hdr.arp.tpa] 688#L692_T0_inittrue [2131] L692_T0_init-->L693_T0_init: Formula: (and (< v_hdr.arp.tpa_17 4294967296) (<= 0 v_hdr.arp.tpa_17))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_17}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_17}  AuxVars[]  AssignedVars[] 456#L693_T0_inittrue [1892] L693_T0_init-->L694_T0_init: Formula: (not v_hdr.ipv4.valid_17)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_17}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 22#L694_T0_inittrue [1463] L694_T0_init-->L695_T0_init: Formula: (= v_emit_31 (store v_emit_32 v_hdr.ipv4_3 false))  InVars {hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_32}  OutVars{hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_31}  AuxVars[]  AssignedVars[emit] 675#L695_T0_inittrue [2118] L695_T0_init-->L696_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_12}  AuxVars[]  AssignedVars[hdr.ipv4.version] 169#L696_T0_inittrue [1603] L696_T0_init-->L697_T0_init: Formula: (and (<= 0 v_hdr.ipv4.version_9) (< v_hdr.ipv4.version_9 16))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_9}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_9}  AuxVars[]  AssignedVars[] 517#L697_T0_inittrue [1953] L697_T0_init-->L698_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 431#L698_T0_inittrue [1865] L698_T0_init-->L699_T0_init: Formula: (and (< v_hdr.ipv4.ihl_10 16) (<= 0 v_hdr.ipv4.ihl_10))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  AuxVars[]  AssignedVars[] 423#L699_T0_inittrue [1858] L699_T0_init-->L700_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_10}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 48#L700_T0_inittrue [1491] L700_T0_init-->L701_T0_init: Formula: (and (< v_hdr.ipv4.diffserv_11 256) (<= 0 v_hdr.ipv4.diffserv_11))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_11}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_11}  AuxVars[]  AssignedVars[] 267#L701_T0_inittrue [1701] L701_T0_init-->L702_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_11}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 242#L702_T0_inittrue [1678] L702_T0_init-->L703_T0_init: Formula: (and (< v_hdr.ipv4.totalLen_12 65536) (<= 0 v_hdr.ipv4.totalLen_12))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  AuxVars[]  AssignedVars[] 180#L703_T0_inittrue [1615] L703_T0_init-->L704_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_10}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 425#L704_T0_inittrue [1860] L704_T0_init-->L705_T0_init: Formula: (and (< v_hdr.ipv4.identification_11 65536) (<= 0 v_hdr.ipv4.identification_11))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_11}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_11}  AuxVars[]  AssignedVars[] 371#L705_T0_inittrue [1808] L705_T0_init-->L706_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_11}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 730#L706_T0_inittrue [2175] L706_T0_init-->L707_T0_init: Formula: (and (< v_hdr.ipv4.flags_10 8) (<= 0 v_hdr.ipv4.flags_10))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_10}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_10}  AuxVars[]  AssignedVars[] 91#L707_T0_inittrue [1534] L707_T0_init-->L708_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 767#L708_T0_inittrue [2212] L708_T0_init-->L709_T0_init: Formula: (and (< v_hdr.ipv4.fragOffset_10 8192) (<= 0 v_hdr.ipv4.fragOffset_10))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  AuxVars[]  AssignedVars[] 109#L709_T0_inittrue [1550] L709_T0_init-->L710_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 429#L710_T0_inittrue [1864] L710_T0_init-->L711_T0_init: Formula: (and (< v_hdr.ipv4.ttl_9 256) (<= 0 v_hdr.ipv4.ttl_9))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_9}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_9}  AuxVars[]  AssignedVars[] 452#L711_T0_inittrue [1888] L711_T0_init-->L712_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_16}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 43#L712_T0_inittrue [1487] L712_T0_init-->L713_T0_init: Formula: (and (<= 0 v_hdr.ipv4.protocol_14) (< v_hdr.ipv4.protocol_14 256))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_14}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_14}  AuxVars[]  AssignedVars[] 755#L713_T0_inittrue [2202] L713_T0_init-->L714_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_11}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 647#L714_T0_inittrue [2090] L714_T0_init-->L715_T0_init: Formula: (and (< v_hdr.ipv4.hdrChecksum_12 65536) (<= 0 v_hdr.ipv4.hdrChecksum_12))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  AuxVars[]  AssignedVars[] 289#L715_T0_inittrue [1725] L715_T0_init-->L716_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_17}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 353#L716_T0_inittrue [1789] L716_T0_init-->L717_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_22}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 769#L717_T0_inittrue [2214] L717_T0_init-->L718_T0_init: Formula: (not v_hdr.icmp.valid_20)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_20}  AuxVars[]  AssignedVars[hdr.icmp.valid] 733#L718_T0_inittrue [2179] L718_T0_init-->L719_T0_init: Formula: (= v_emit_35 (store v_emit_36 v_hdr.icmp_3 false))  InVars {emit=v_emit_36, hdr.icmp=v_hdr.icmp_3}  OutVars{emit=v_emit_35, hdr.icmp=v_hdr.icmp_3}  AuxVars[]  AssignedVars[emit] 402#L719_T0_inittrue [1837] L719_T0_init-->L720_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_17}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 467#L720_T0_inittrue [1903] L720_T0_init-->L721_T0_init: Formula: (and (<= 0 v_hdr.icmp.icmpType_18) (< v_hdr.icmp.icmpType_18 256))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_18}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_18}  AuxVars[]  AssignedVars[] 664#L721_T0_inittrue [2107] L721_T0_init-->L722_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_12}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 655#L722_T0_inittrue [2098] L722_T0_init-->L723_T0_init: Formula: (and (< v_hdr.icmp.icmpCode_10 256) (<= 0 v_hdr.icmp.icmpCode_10))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_10}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_10}  AuxVars[]  AssignedVars[] 416#L723_T0_inittrue [1852] L723_T0_init-->L724_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_20}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 687#L724_T0_inittrue [2130] L724_T0_init-->L725_T0_init: Formula: (and (< v_hdr.icmp.hdrChecksum_18 65536) (<= 0 v_hdr.icmp.hdrChecksum_18))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_18}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_18}  AuxVars[]  AssignedVars[] 600#L725_T0_inittrue [2039] L725_T0_init-->L726_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_10}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 52#L726_T0_inittrue [1494] L726_T0_init-->L727_T0_init: Formula: (and (<= 0 v_hdr.icmp.identifier_9) (< v_hdr.icmp.identifier_9 65536))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_9}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_9}  AuxVars[]  AssignedVars[] 389#L727_T0_inittrue [1825] L727_T0_init-->L728_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_9}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 44#L728_T0_inittrue [1488] L728_T0_init-->L729_T0_init: Formula: (and (< v_hdr.icmp.seqNumber_12 65536) (<= 0 v_hdr.icmp.seqNumber_12))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_12}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_12}  AuxVars[]  AssignedVars[] 40#L729_T0_inittrue [1485] L729_T0_init-->L730_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_10}  AuxVars[]  AssignedVars[hdr.icmp.payload] 358#L730_T0_inittrue [1794] L730_T0_init-->L731_T0_init: Formula: (and (<= 0 v_hdr.icmp.payload_9) (< v_hdr.icmp.payload_9 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_9}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_9}  AuxVars[]  AssignedVars[] 623#L731_T0_inittrue [2067] L731_T0_init-->L732_T0_init: Formula: (not v_hdr.udp.valid_17)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_17}  AuxVars[]  AssignedVars[hdr.udp.valid] 87#L732_T0_inittrue [1530] L732_T0_init-->L733_T0_init: Formula: (= (store v_emit_42 v_hdr.udp_3 false) v_emit_41)  InVars {hdr.udp=v_hdr.udp_3, emit=v_emit_42}  OutVars{hdr.udp=v_hdr.udp_3, emit=v_emit_41}  AuxVars[]  AssignedVars[emit] 596#L733_T0_inittrue [2035] L733_T0_init-->L734_T0_init: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_9}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 138#L734_T0_inittrue [1575] L734_T0_init-->L735_T0_init: Formula: (and (<= 0 v_hdr.udp.srcPort_10) (< v_hdr.udp.srcPort_10 65536))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_10}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_10}  AuxVars[]  AssignedVars[] 373#L735_T0_inittrue [1809] L735_T0_init-->L736_T0_init: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_21}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 689#L736_T0_inittrue [2132] L736_T0_init-->L737_T0_init: Formula: (and (<= 0 v_hdr.udp.dstPort_20) (< v_hdr.udp.dstPort_20 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_20}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_20}  AuxVars[]  AssignedVars[] 181#L737_T0_inittrue [1616] L737_T0_init-->L738_T0_init: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__12}  AuxVars[]  AssignedVars[hdr.udp.length_] 501#L738_T0_inittrue [1937] L738_T0_init-->L739_T0_init: Formula: (and (<= 0 v_hdr.udp.length__11) (< v_hdr.udp.length__11 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__11}  OutVars{hdr.udp.length_=v_hdr.udp.length__11}  AuxVars[]  AssignedVars[] 121#L739_T0_inittrue [1561] L739_T0_init-->L740_T0_init: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_11}  AuxVars[]  AssignedVars[hdr.udp.checksum] 555#L740_T0_inittrue [1991] L740_T0_init-->L741_T0_init: Formula: (and (<= 0 v_hdr.udp.checksum_12) (< v_hdr.udp.checksum_12 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_12}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_12}  AuxVars[]  AssignedVars[] 194#L741_T0_inittrue [1630] L741_T0_init-->L742_T0_init: Formula: (not v_hdr.paxos.valid_22)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_22}  AuxVars[]  AssignedVars[hdr.paxos.valid] 462#L742_T0_inittrue [1898] L742_T0_init-->L743_T0_init: Formula: (= (store v_emit_34 v_hdr.paxos_3 false) v_emit_33)  InVars {emit=v_emit_34, hdr.paxos=v_hdr.paxos_3}  OutVars{emit=v_emit_33, hdr.paxos=v_hdr.paxos_3}  AuxVars[]  AssignedVars[emit] 120#L743_T0_inittrue [1560] L743_T0_init-->L744_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_20}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 335#L744_T0_inittrue [1770] L744_T0_init-->L745_T0_init: Formula: (and (<= 0 v_hdr.paxos.msgtype_22) (< v_hdr.paxos.msgtype_22 65536))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_22}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_22}  AuxVars[]  AssignedVars[] 748#L745_T0_inittrue [2192] L745_T0_init-->L746_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_21}  AuxVars[]  AssignedVars[hdr.paxos.inst] 314#L746_T0_inittrue [1748] L746_T0_init-->L747_T0_init: Formula: (and (< v_hdr.paxos.inst_23 4294967296) (<= 0 v_hdr.paxos.inst_23))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_23}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_23}  AuxVars[]  AssignedVars[] 269#L747_T0_inittrue [1705] L747_T0_init-->L748_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_19}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 385#L748_T0_inittrue [1820] L748_T0_init-->L749_T0_init: Formula: (and (< v_hdr.paxos.rnd_18 65536) (<= 0 v_hdr.paxos.rnd_18))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_18}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_18}  AuxVars[]  AssignedVars[] 641#L749_T0_inittrue [2084] L749_T0_init-->L750_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_19}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 637#L750_T0_inittrue [2079] L750_T0_init-->L751_T0_init: Formula: (and (< v_hdr.paxos.vrnd_16 65536) (<= 0 v_hdr.paxos.vrnd_16))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_16}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_16}  AuxVars[]  AssignedVars[] 559#L751_T0_inittrue [1995] L751_T0_init-->L752_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_20}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 584#L752_T0_inittrue [2019] L752_T0_init-->L753_T0_init: Formula: (and (< v_hdr.paxos.acptid_22 65536) (<= 0 v_hdr.paxos.acptid_22))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_22}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_22}  AuxVars[]  AssignedVars[] 56#L753_T0_inittrue [1498] L753_T0_init-->L754_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_11}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 565#L754_T0_inittrue [2003] L754_T0_init-->L755_T0_init: Formula: (and (<= 0 v_hdr.paxos.paxoslen_9) (< v_hdr.paxos.paxoslen_9 4294967296))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_9}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_9}  AuxVars[]  AssignedVars[] 499#L755_T0_inittrue [1935] L755_T0_init-->L756_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_18}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 489#L756_T0_inittrue [1926] L756_T0_init-->L757_T0_init: Formula: (and (< v_hdr.paxos.paxosval_19 115792089237316195423570985008687907853269984665640564039457584007913129639936) (<= 0 v_hdr.paxos.paxosval_19))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_19}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_19}  AuxVars[]  AssignedVars[] 238#L757_T0_inittrue [1675] L757_T0_init-->L758_T0_init: Formula: (= 0 v_meta.paxos_metadata.round_17)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_17}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 679#L758_T0_inittrue [2123] L758_T0_init-->L759_T0_init: Formula: (= v_meta.paxos_metadata.set_drop_8 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 575#L759_T0_inittrue [2011] L759_T0_init-->L760_T0_init: Formula: (= v_meta.paxos_metadata.ack_count_9 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 17#L760_T0_inittrue [1460] L760_T0_init-->L761_T0_init: Formula: (= v_meta.paxos_metadata.ack_acceptors_8 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 154#L761_T0_inittrue [1592] L761_T0_init-->L762_T0_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_10}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 79#L762_T0_inittrue [1522] L762_T0_init-->L763_T0_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_10}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 317#L763_T0_inittrue [1750] L763_T0_init-->L764_T0_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_15}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 313#L764_T0_inittrue [1747] L764_T0_init-->L765_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 306#L765_T0_inittrue [1742] L765_T0_init-->L766_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 178#L766_T0_inittrue [1611] L766_T0_init-->L767_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 415#L767_T0_inittrue [1850] L767_T0_init-->L768_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 741#L768_T0_inittrue [2185] L768_T0_init-->L769_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_13}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 230#L769_T0_inittrue [1667] L769_T0_init-->L770_T0_init: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_14}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 682#L770_T0_inittrue [2126] L770_T0_init-->L771_T0_init: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_14}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 251#L771_T0_inittrue [1687] L771_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_10}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 719#havocProcedureFINAL_T0_inittrue [2162] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 116#havocProcedureEXIT_T0_inittrue >[2339] havocProcedureEXIT_T0_init-->L828-D79: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 364#L828-D79true [1799] L828-D79-->L828_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 636#L828_T0_inittrue [2078] L828_T0_init-->L828_T0_init-D49: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 433#L828_T0_init-D49true [1867] L828_T0_init-D49-->_parser_TopParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 446#_parser_TopParserENTRY_T0_inittrue [1882] _parser_TopParserENTRY_T0_init-->_parser_TopParserENTRY_T0_init-D63: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 166#_parser_TopParserENTRY_T0_init-D63true [1601] _parser_TopParserENTRY_T0_init-D63-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 534#startENTRY_T0_inittrue [1970] startENTRY_T0_init-->L963_T0_init: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 102#L963_T0_inittrue [1543] L963_T0_init-->L966_T0_init: Formula: (not (= v_hdr.ethernet.etherType_20 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 727#L966_T0_inittrue [2172] L966_T0_init-->L966-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_24 2048))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[] 336#L966-1_T0_inittrue [1772] L966-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 133#startEXIT_T0_inittrue >[2253] startEXIT_T0_init-->_parser_TopParserFINAL-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 697#_parser_TopParserFINAL-D103true [2141] _parser_TopParserFINAL-D103-->_parser_TopParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 693#_parser_TopParserFINAL_T0_inittrue [2137] _parser_TopParserFINAL_T0_init-->_parser_TopParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 746#_parser_TopParserEXIT_T0_inittrue >[2283] _parser_TopParserEXIT_T0_init-->L829-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 273#L829-D123true [1707] L829-D123-->L829_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 309#L829_T0_inittrue [1744] L829_T0_init-->L829_T0_init-D33: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 426#L829_T0_init-D33true [1861] L829_T0_init-D33-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 53#verifyChecksumFINAL_T0_inittrue [1495] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 439#verifyChecksumEXIT_T0_inittrue >[2358] verifyChecksumEXIT_T0_init-->L830-D129: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 421#L830-D129true [1856] L830-D129-->L830_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 632#L830_T0_inittrue [2075] L830_T0_init-->L830_T0_init-D65: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 108#L830_T0_init-D65true [1549] L830_T0_init-D65-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 41#ingressENTRY_T0_inittrue [1484] ingressENTRY_T0_init-->L797_T0_init: Formula: (not v_hdr.arp.valid_27)  InVars {hdr.arp.valid=v_hdr.arp.valid_27}  OutVars{hdr.arp.valid=v_hdr.arp.valid_27}  AuxVars[]  AssignedVars[] 445#L797_T0_inittrue [1881] L797_T0_init-->L797-1_T0_init: Formula: (not v_hdr.ipv4.valid_23)  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_23}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_23}  AuxVars[]  AssignedVars[] 511#L797-1_T0_inittrue [1946] L797-1_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 674#ingressEXIT_T0_inittrue >[2311] ingressEXIT_T0_init-->L831-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 771#L831-D121true [2216] L831-D121-->L831_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 535#L831_T0_inittrue [1971] L831_T0_init-->L831_T0_init-D69: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 290#L831_T0_init-D69true [1724] L831_T0_init-D69-->egressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 266#egressENTRY_T0_inittrue [1700] egressENTRY_T0_init-->egressENTRY_T0_init-D61: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 474#egressENTRY_T0_init-D61true [1912] egressENTRY_T0_init-D61-->place_holder_table_0.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 628#place_holder_table_0.applyENTRY_T0_inittrue [2072] place_holder_table_0.applyENTRY_T0_init-->L914_T0_init: Formula: (not (= v_place_holder_table_0.action_run_15 place_holder_table_0.action.NoAction_0))  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_15}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_15}  AuxVars[]  AssignedVars[] 263#L914_T0_inittrue [1697] L914_T0_init-->place_holder_table_0.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 570#place_holder_table_0.applyEXIT_T0_inittrue >[2361] place_holder_table_0.applyEXIT_T0_init-->egressFINAL-D93: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 757#egressFINAL-D93true [2203] egressFINAL-D93-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 613#egressFINAL_T0_inittrue [2056] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12#egressEXIT_T0_inittrue >[2322] egressEXIT_T0_init-->L832-D149: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 749#L832-D149true [2193] L832-D149-->L832_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 38#L832_T0_inittrue [1481] L832_T0_init-->L832_T0_init-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 377#L832_T0_init-D37true [1812] L832_T0_init-D37-->computeChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 528#computeChecksumFINAL_T0_inittrue [1964] computeChecksumFINAL_T0_init-->computeChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 366#computeChecksumEXIT_T0_inittrue >[2268] computeChecksumEXIT_T0_init-->L833-D99: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 299#L833-D99true [1734] L833-D99-->L833_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 603#L833_T0_inittrue [2045] L833_T0_init-->L834-1_T0_init: Formula: v_forward_31  InVars {forward=v_forward_31}  OutVars{forward=v_forward_31}  AuxVars[]  AssignedVars[] 525#L834-1_T0_inittrue [1961] L834-1_T0_init-->L838_T0_init: Formula: (let ((.cse0 (<= v_meta.paxos_metadata.round_24 v_hdr.paxos.rnd_26))) (or (and (not .cse0) (not v__p4ltl_0_7)) (and v__p4ltl_0_7 .cse0)))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_26, meta.paxos_metadata.round=v_meta.paxos_metadata.round_24}  OutVars{_p4ltl_0=v__p4ltl_0_7, hdr.paxos.rnd=v_hdr.paxos.rnd_26, meta.paxos_metadata.round=v_meta.paxos_metadata.round_24}  AuxVars[]  AssignedVars[_p4ltl_0] 729#L838_T0_inittrue [2174] L838_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= v__p4ltl_free_a_6 v_hdr.paxos.inst_32))) (or (and v__p4ltl_1_8 .cse0) (and (not .cse0) (not v__p4ltl_1_8))))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_32, _p4ltl_free_a=v__p4ltl_free_a_6}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_32, _p4ltl_1=v__p4ltl_1_8, _p4ltl_free_a=v__p4ltl_free_a_6}  AuxVars[]  AssignedVars[_p4ltl_1] 562#mainFINAL_T0_inittrue [1997] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 583#mainEXIT_T0_inittrue >[2286] mainEXIT_T0_init-->L845-1-D111: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 329#L845-1-D111true [1765] L845-1-D111-->L845-1_accept_S2: Formula: (and v__p4ltl_1_6 (not v__p4ltl_0_6) v_hdr.ipv4.valid_21 (not v_drop_55) (not v_hdr.arp.valid_21) v_hdr.paxos.valid_25)  InVars {_p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6, hdr.ipv4.valid=v_hdr.ipv4.valid_21, drop=v_drop_55, hdr.paxos.valid=v_hdr.paxos.valid_25, hdr.arp.valid=v_hdr.arp.valid_21}  OutVars{_p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6, hdr.ipv4.valid=v_hdr.ipv4.valid_21, drop=v_drop_55, hdr.paxos.valid=v_hdr.paxos.valid_25, hdr.arp.valid=v_hdr.arp.valid_21}  AuxVars[]  AssignedVars[] 717#L845-1_accept_S2true 
[2023-02-06 19:10:10,420 INFO  L754   eck$LassoCheckResult]: Loop: 717#L845-1_accept_S2true [2160] L845-1_accept_S2-->L845_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 257#L845_accept_S2true [1692] L845_accept_S2-->L845_accept_S2-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 214#L845_accept_S2-D24true [1649] L845_accept_S2-D24-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 381#mainENTRY_accept_S2true [1815] mainENTRY_accept_S2-->mainENTRY_accept_S2-D30: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 149#mainENTRY_accept_S2-D30true [1587] mainENTRY_accept_S2-D30-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 218#havocProcedureENTRY_accept_S2true [1653] havocProcedureENTRY_accept_S2-->L642_accept_S2: Formula: (not v_drop_53)  InVars {}  OutVars{drop=v_drop_53}  AuxVars[]  AssignedVars[drop] 735#L642_accept_S2true [2180] L642_accept_S2-->L643_accept_S2: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 595#L643_accept_S2true [2034] L643_accept_S2-->L644_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 645#L644_accept_S2true [2088] L644_accept_S2-->L645_accept_S2: Formula: (and (<= 0 v_standard_metadata.ingress_port_14) (< v_standard_metadata.ingress_port_14 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_14}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_14}  AuxVars[]  AssignedVars[] 307#L645_accept_S2true [1741] L645_accept_S2-->L646_accept_S2: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 94#L646_accept_S2true [1538] L646_accept_S2-->L647_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 351#L647_accept_S2true [1786] L647_accept_S2-->L648_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 471#L648_accept_S2true [1908] L648_accept_S2-->L649_accept_S2: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 217#L649_accept_S2true [1652] L649_accept_S2-->L650_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 382#L650_accept_S2true [1816] L650_accept_S2-->L651_accept_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_11) (< v_standard_metadata.packet_length_11 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_11}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[] 620#L651_accept_S2true [2064] L651_accept_S2-->L652_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 734#L652_accept_S2true [2178] L652_accept_S2-->L653_accept_S2: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 339#L653_accept_S2true [1774] L653_accept_S2-->L654_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 459#L654_accept_S2true [1895] L654_accept_S2-->L655_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 753#L655_accept_S2true [2199] L655_accept_S2-->L656_accept_S2: Formula: (and (< v_standard_metadata.deq_timedelta_12 4294967296) (<= 0 v_standard_metadata.deq_timedelta_12))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[] 390#L656_accept_S2true [1824] L656_accept_S2-->L657_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 4#L657_accept_S2true [1446] L657_accept_S2-->L658_accept_S2: Formula: (and (< v_standard_metadata.deq_qdepth_11 524288) (<= 0 v_standard_metadata.deq_qdepth_11))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[] 519#L658_accept_S2true [1955] L658_accept_S2-->L659_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 587#L659_accept_S2true [2022] L659_accept_S2-->L660_accept_S2: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_9) (< v_standard_metadata.ingress_global_timestamp_9 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[] 100#L660_accept_S2true [1540] L660_accept_S2-->L661_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 338#L661_accept_S2true [1773] L661_accept_S2-->L662_accept_S2: Formula: (and (< v_standard_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_9))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 751#L662_accept_S2true [2195] L662_accept_S2-->L663_accept_S2: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 352#L663_accept_S2true [1788] L663_accept_S2-->L664_accept_S2: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 724#L664_accept_S2true [2168] L664_accept_S2-->L665_accept_S2: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 770#L665_accept_S2true [2215] L665_accept_S2-->L666_accept_S2: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 10#L666_accept_S2true [1453] L666_accept_S2-->L667_accept_S2: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 568#L667_accept_S2true [2005] L667_accept_S2-->L668_accept_S2: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 80#L668_accept_S2true [1523] L668_accept_S2-->L669_accept_S2: Formula: (= v_emit_27 (store v_emit_28 v_hdr.ethernet_2 false))  InVars {emit=v_emit_28, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_27, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 557#L669_accept_S2true [1993] L669_accept_S2-->L670_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_26}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 486#L670_accept_S2true [1923] L670_accept_S2-->L671_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_22}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 560#L671_accept_S2true [1996] L671_accept_S2-->L672_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_15}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 518#L672_accept_S2true [1954] L672_accept_S2-->L673_accept_S2: Formula: (and (< v_hdr.ethernet.etherType_16 65536) (<= 0 v_hdr.ethernet.etherType_16))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  AuxVars[]  AssignedVars[] 422#L673_accept_S2true [1857] L673_accept_S2-->L674_accept_S2: Formula: (not v_hdr.arp.valid_18)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_18}  AuxVars[]  AssignedVars[hdr.arp.valid] 702#L674_accept_S2true [2148] L674_accept_S2-->L675_accept_S2: Formula: (= v_emit_25 (store v_emit_26 v_hdr.arp_2 false))  InVars {emit=v_emit_26, hdr.arp=v_hdr.arp_2}  OutVars{emit=v_emit_25, hdr.arp=v_hdr.arp_2}  AuxVars[]  AssignedVars[emit] 728#L675_accept_S2true [2173] L675_accept_S2-->L676_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_12}  AuxVars[]  AssignedVars[hdr.arp.hrd] 500#L676_accept_S2true [1936] L676_accept_S2-->L677_accept_S2: Formula: (and (<= 0 v_hdr.arp.hrd_10) (< v_hdr.arp.hrd_10 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_10}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_10}  AuxVars[]  AssignedVars[] 521#L677_accept_S2true [1957] L677_accept_S2-->L678_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_11}  AuxVars[]  AssignedVars[hdr.arp.pro] 758#L678_accept_S2true [2204] L678_accept_S2-->L679_accept_S2: Formula: (and (< v_hdr.arp.pro_10 65536) (<= 0 v_hdr.arp.pro_10))  InVars {hdr.arp.pro=v_hdr.arp.pro_10}  OutVars{hdr.arp.pro=v_hdr.arp.pro_10}  AuxVars[]  AssignedVars[] 582#L679_accept_S2true [2016] L679_accept_S2-->L680_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_11}  AuxVars[]  AssignedVars[hdr.arp.hln] 126#L680_accept_S2true [1565] L680_accept_S2-->L681_accept_S2: Formula: (and (<= 0 v_hdr.arp.hln_10) (< v_hdr.arp.hln_10 256))  InVars {hdr.arp.hln=v_hdr.arp.hln_10}  OutVars{hdr.arp.hln=v_hdr.arp.hln_10}  AuxVars[]  AssignedVars[] 529#L681_accept_S2true [1965] L681_accept_S2-->L682_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_11}  AuxVars[]  AssignedVars[hdr.arp.pln] 684#L682_accept_S2true [2127] L682_accept_S2-->L683_accept_S2: Formula: (and (< v_hdr.arp.pln_9 256) (<= 0 v_hdr.arp.pln_9))  InVars {hdr.arp.pln=v_hdr.arp.pln_9}  OutVars{hdr.arp.pln=v_hdr.arp.pln_9}  AuxVars[]  AssignedVars[] 57#L683_accept_S2true [1499] L683_accept_S2-->L684_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_18}  AuxVars[]  AssignedVars[hdr.arp.op] 105#L684_accept_S2true [1546] L684_accept_S2-->L685_accept_S2: Formula: (and (<= 0 v_hdr.arp.op_16) (< v_hdr.arp.op_16 65536))  InVars {hdr.arp.op=v_hdr.arp.op_16}  OutVars{hdr.arp.op=v_hdr.arp.op_16}  AuxVars[]  AssignedVars[] 248#L685_accept_S2true [1684] L685_accept_S2-->L686_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_20}  AuxVars[]  AssignedVars[hdr.arp.sha] 638#L686_accept_S2true [2080] L686_accept_S2-->L687_accept_S2: Formula: (and (<= 0 v_hdr.arp.sha_18) (< v_hdr.arp.sha_18 281474976710656))  InVars {hdr.arp.sha=v_hdr.arp.sha_18}  OutVars{hdr.arp.sha=v_hdr.arp.sha_18}  AuxVars[]  AssignedVars[] 245#L687_accept_S2true [1681] L687_accept_S2-->L688_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_18}  AuxVars[]  AssignedVars[hdr.arp.spa] 343#L688_accept_S2true [1778] L688_accept_S2-->L689_accept_S2: Formula: (and (<= 0 v_hdr.arp.spa_20) (< v_hdr.arp.spa_20 4294967296))  InVars {hdr.arp.spa=v_hdr.arp.spa_20}  OutVars{hdr.arp.spa=v_hdr.arp.spa_20}  AuxVars[]  AssignedVars[] 495#L689_accept_S2true [1932] L689_accept_S2-->L690_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_18}  AuxVars[]  AssignedVars[hdr.arp.tha] 574#L690_accept_S2true [2010] L690_accept_S2-->L691_accept_S2: Formula: (and (< v_hdr.arp.tha_19 281474976710656) (<= 0 v_hdr.arp.tha_19))  InVars {hdr.arp.tha=v_hdr.arp.tha_19}  OutVars{hdr.arp.tha=v_hdr.arp.tha_19}  AuxVars[]  AssignedVars[] 296#L691_accept_S2true [1731] L691_accept_S2-->L692_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_19}  AuxVars[]  AssignedVars[hdr.arp.tpa] 552#L692_accept_S2true [1988] L692_accept_S2-->L693_accept_S2: Formula: (and (<= 0 v_hdr.arp.tpa_18) (< v_hdr.arp.tpa_18 4294967296))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_18}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_18}  AuxVars[]  AssignedVars[] 74#L693_accept_S2true [1515] L693_accept_S2-->L694_accept_S2: Formula: (not v_hdr.ipv4.valid_18)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_18}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 668#L694_accept_S2true [2111] L694_accept_S2-->L695_accept_S2: Formula: (= v_emit_19 (store v_emit_20 v_hdr.ipv4_2 false))  InVars {hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_20}  OutVars{hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_19}  AuxVars[]  AssignedVars[emit] 320#L695_accept_S2true [1753] L695_accept_S2-->L696_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_11}  AuxVars[]  AssignedVars[hdr.ipv4.version] 282#L696_accept_S2true [1717] L696_accept_S2-->L697_accept_S2: Formula: (and (< v_hdr.ipv4.version_10 16) (<= 0 v_hdr.ipv4.version_10))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_10}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_10}  AuxVars[]  AssignedVars[] 29#L697_accept_S2true [1469] L697_accept_S2-->L698_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 649#L698_accept_S2true [2092] L698_accept_S2-->L699_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.ihl_12) (< v_hdr.ipv4.ihl_12 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_12}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_12}  AuxVars[]  AssignedVars[] 721#L699_accept_S2true [2165] L699_accept_S2-->L700_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 347#L700_accept_S2true [1783] L700_accept_S2-->L701_accept_S2: Formula: (and (< v_hdr.ipv4.diffserv_9 256) (<= 0 v_hdr.ipv4.diffserv_9))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  AuxVars[]  AssignedVars[] 588#L701_accept_S2true [2023] L701_accept_S2-->L702_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_10}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 659#L702_accept_S2true [2102] L702_accept_S2-->L703_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.totalLen_9) (< v_hdr.ipv4.totalLen_9 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  AuxVars[]  AssignedVars[] 150#L703_accept_S2true [1588] L703_accept_S2-->L704_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_9}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 413#L704_accept_S2true [1848] L704_accept_S2-->L705_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.identification_12) (< v_hdr.ipv4.identification_12 65536))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_12}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_12}  AuxVars[]  AssignedVars[] 146#L705_accept_S2true [1584] L705_accept_S2-->L706_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_9}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 237#L706_accept_S2true [1673] L706_accept_S2-->L707_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.flags_12) (< v_hdr.ipv4.flags_12 8))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_12}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_12}  AuxVars[]  AssignedVars[] 393#L707_accept_S2true [1828] L707_accept_S2-->L708_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_9}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 246#L708_accept_S2true [1682] L708_accept_S2-->L709_accept_S2: Formula: (and (< v_hdr.ipv4.fragOffset_12 8192) (<= 0 v_hdr.ipv4.fragOffset_12))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  AuxVars[]  AssignedVars[] 66#L709_accept_S2true [1508] L709_accept_S2-->L710_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 83#L710_accept_S2true [1526] L710_accept_S2-->L711_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.ttl_10) (< v_hdr.ipv4.ttl_10 256))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_10}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_10}  AuxVars[]  AssignedVars[] 571#L711_accept_S2true [2007] L711_accept_S2-->L712_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 411#L712_accept_S2true [1846] L712_accept_S2-->L713_accept_S2: Formula: (and (< v_hdr.ipv4.protocol_13 256) (<= 0 v_hdr.ipv4.protocol_13))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_13}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_13}  AuxVars[]  AssignedVars[] 305#L713_accept_S2true [1740] L713_accept_S2-->L714_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_10}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 348#L714_accept_S2true [1784] L714_accept_S2-->L715_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.hdrChecksum_9) (< v_hdr.ipv4.hdrChecksum_9 65536))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_9}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_9}  AuxVars[]  AssignedVars[] 24#L715_accept_S2true [1465] L715_accept_S2-->L716_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_16}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 62#L716_accept_S2true [1504] L716_accept_S2-->L717_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_21}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 60#L717_accept_S2true [1502] L717_accept_S2-->L718_accept_S2: Formula: (not v_hdr.icmp.valid_19)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_19}  AuxVars[]  AssignedVars[hdr.icmp.valid] 341#L718_accept_S2true [1776] L718_accept_S2-->L719_accept_S2: Formula: (= v_emit_23 (store v_emit_24 v_hdr.icmp_2 false))  InVars {emit=v_emit_24, hdr.icmp=v_hdr.icmp_2}  OutVars{emit=v_emit_23, hdr.icmp=v_hdr.icmp_2}  AuxVars[]  AssignedVars[emit] 61#L719_accept_S2true [1503] L719_accept_S2-->L720_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_19}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 179#L720_accept_S2true [1612] L720_accept_S2-->L721_accept_S2: Formula: (and (<= 0 v_hdr.icmp.icmpType_16) (< v_hdr.icmp.icmpType_16 256))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_16}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_16}  AuxVars[]  AssignedVars[] 487#L721_accept_S2true [1924] L721_accept_S2-->L722_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_9}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 255#L722_accept_S2true [1690] L722_accept_S2-->L723_accept_S2: Formula: (and (< v_hdr.icmp.icmpCode_11 256) (<= 0 v_hdr.icmp.icmpCode_11))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_11}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_11}  AuxVars[]  AssignedVars[] 642#L723_accept_S2true [2085] L723_accept_S2-->L724_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_17}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 626#L724_accept_S2true [2069] L724_accept_S2-->L725_accept_S2: Formula: (and (<= 0 v_hdr.icmp.hdrChecksum_19) (< v_hdr.icmp.hdrChecksum_19 65536))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_19}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_19}  AuxVars[]  AssignedVars[] 768#L725_accept_S2true [2213] L725_accept_S2-->L726_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_12}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 139#L726_accept_S2true [1576] L726_accept_S2-->L727_accept_S2: Formula: (and (< v_hdr.icmp.identifier_11 65536) (<= 0 v_hdr.icmp.identifier_11))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_11}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_11}  AuxVars[]  AssignedVars[] 654#L727_accept_S2true [2097] L727_accept_S2-->L728_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_11}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 476#L728_accept_S2true [1914] L728_accept_S2-->L729_accept_S2: Formula: (and (<= 0 v_hdr.icmp.seqNumber_10) (< v_hdr.icmp.seqNumber_10 65536))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_10}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_10}  AuxVars[]  AssignedVars[] 42#L729_accept_S2true [1486] L729_accept_S2-->L730_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_12}  AuxVars[]  AssignedVars[hdr.icmp.payload] 581#L730_accept_S2true [2015] L730_accept_S2-->L731_accept_S2: Formula: (and (<= 0 v_hdr.icmp.payload_11) (< v_hdr.icmp.payload_11 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_11}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_11}  AuxVars[]  AssignedVars[] 558#L731_accept_S2true [1994] L731_accept_S2-->L732_accept_S2: Formula: (not v_hdr.udp.valid_18)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_18}  AuxVars[]  AssignedVars[hdr.udp.valid] 438#L732_accept_S2true [1873] L732_accept_S2-->L733_accept_S2: Formula: (= v_emit_29 (store v_emit_30 v_hdr.udp_2 false))  InVars {hdr.udp=v_hdr.udp_2, emit=v_emit_30}  OutVars{hdr.udp=v_hdr.udp_2, emit=v_emit_29}  AuxVars[]  AssignedVars[emit] 673#L733_accept_S2true [2117] L733_accept_S2-->L734_accept_S2: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_12}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 609#L734_accept_S2true [2051] L734_accept_S2-->L735_accept_S2: Formula: (and (<= 0 v_hdr.udp.srcPort_11) (< v_hdr.udp.srcPort_11 65536))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_11}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_11}  AuxVars[]  AssignedVars[] 107#L735_accept_S2true [1548] L735_accept_S2-->L736_accept_S2: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_18}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 563#L736_accept_S2true [1999] L736_accept_S2-->L737_accept_S2: Formula: (and (<= 0 v_hdr.udp.dstPort_19) (< v_hdr.udp.dstPort_19 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_19}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_19}  AuxVars[]  AssignedVars[] 77#L737_accept_S2true [1519] L737_accept_S2-->L738_accept_S2: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__10}  AuxVars[]  AssignedVars[hdr.udp.length_] 172#L738_accept_S2true [1606] L738_accept_S2-->L739_accept_S2: Formula: (and (<= 0 v_hdr.udp.length__9) (< v_hdr.udp.length__9 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__9}  OutVars{hdr.udp.length_=v_hdr.udp.length__9}  AuxVars[]  AssignedVars[] 125#L739_accept_S2true [1564] L739_accept_S2-->L740_accept_S2: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_10}  AuxVars[]  AssignedVars[hdr.udp.checksum] 531#L740_accept_S2true [1967] L740_accept_S2-->L741_accept_S2: Formula: (and (<= 0 v_hdr.udp.checksum_9) (< v_hdr.udp.checksum_9 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_9}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_9}  AuxVars[]  AssignedVars[] 276#L741_accept_S2true [1710] L741_accept_S2-->L742_accept_S2: Formula: (not v_hdr.paxos.valid_21)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_21}  AuxVars[]  AssignedVars[hdr.paxos.valid] 147#L742_accept_S2true [1585] L742_accept_S2-->L743_accept_S2: Formula: (= v_emit_21 (store v_emit_22 v_hdr.paxos_2 false))  InVars {emit=v_emit_22, hdr.paxos=v_hdr.paxos_2}  OutVars{emit=v_emit_21, hdr.paxos=v_hdr.paxos_2}  AuxVars[]  AssignedVars[emit] 344#L743_accept_S2true [1779] L743_accept_S2-->L744_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_21}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 189#L744_accept_S2true [1622] L744_accept_S2-->L745_accept_S2: Formula: (and (< v_hdr.paxos.msgtype_19 65536) (<= 0 v_hdr.paxos.msgtype_19))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_19}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_19}  AuxVars[]  AssignedVars[] 594#L745_accept_S2true [2033] L745_accept_S2-->L746_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_24}  AuxVars[]  AssignedVars[hdr.paxos.inst] 374#L746_accept_S2true [1810] L746_accept_S2-->L747_accept_S2: Formula: (and (< v_hdr.paxos.inst_22 4294967296) (<= 0 v_hdr.paxos.inst_22))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_22}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_22}  AuxVars[]  AssignedVars[] 65#L747_accept_S2true [1507] L747_accept_S2-->L748_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_21}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 368#L748_accept_S2true [1802] L748_accept_S2-->L749_accept_S2: Formula: (and (<= 0 v_hdr.paxos.rnd_20) (< v_hdr.paxos.rnd_20 65536))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_20}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_20}  AuxVars[]  AssignedVars[] 507#L749_accept_S2true [1942] L749_accept_S2-->L750_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_17}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 722#L750_accept_S2true [2166] L750_accept_S2-->L751_accept_S2: Formula: (and (< v_hdr.paxos.vrnd_18 65536) (<= 0 v_hdr.paxos.vrnd_18))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_18}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_18}  AuxVars[]  AssignedVars[] 187#L751_accept_S2true [1620] L751_accept_S2-->L752_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_21}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 532#L752_accept_S2true [1968] L752_accept_S2-->L753_accept_S2: Formula: (and (<= 0 v_hdr.paxos.acptid_19) (< v_hdr.paxos.acptid_19 65536))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_19}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_19}  AuxVars[]  AssignedVars[] 658#L753_accept_S2true [2101] L753_accept_S2-->L754_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_12}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 515#L754_accept_S2true [1950] L754_accept_S2-->L755_accept_S2: Formula: (and (< v_hdr.paxos.paxoslen_10 4294967296) (<= 0 v_hdr.paxos.paxoslen_10))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_10}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_10}  AuxVars[]  AssignedVars[] 342#L755_accept_S2true [1777] L755_accept_S2-->L756_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_21}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 135#L756_accept_S2true [1572] L756_accept_S2-->L757_accept_S2: Formula: (and (<= 0 v_hdr.paxos.paxosval_20) (< v_hdr.paxos.paxosval_20 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_20}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_20}  AuxVars[]  AssignedVars[] 345#L757_accept_S2true [1780] L757_accept_S2-->L758_accept_S2: Formula: (= 0 v_meta.paxos_metadata.round_16)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_16}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 578#L758_accept_S2true [2013] L758_accept_S2-->L759_accept_S2: Formula: (= v_meta.paxos_metadata.set_drop_9 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 457#L759_accept_S2true [1893] L759_accept_S2-->L760_accept_S2: Formula: (= v_meta.paxos_metadata.ack_count_8 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 700#L760_accept_S2true [2146] L760_accept_S2-->L761_accept_S2: Formula: (= v_meta.paxos_metadata.ack_acceptors_9 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 492#L761_accept_S2true [1929] L761_accept_S2-->L762_accept_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_11}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 229#L762_accept_S2true [1666] L762_accept_S2-->L763_accept_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_11}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 483#L763_accept_S2true [1920] L763_accept_S2-->L764_accept_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_14}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 586#L764_accept_S2true [2021] L764_accept_S2-->L765_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 538#L765_accept_S2true [1974] L765_accept_S2-->L766_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 475#L766_accept_S2true [1913] L766_accept_S2-->L767_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 400#L767_accept_S2true [1835] L767_accept_S2-->L768_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 524#L768_accept_S2true [1960] L768_accept_S2-->L769_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_12}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 326#L769_accept_S2true [1760] L769_accept_S2-->L770_accept_S2: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_15}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 710#L770_accept_S2true [2154] L770_accept_S2-->L771_accept_S2: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_15}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 545#L771_accept_S2true [1981] L771_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_11}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 605#havocProcedureFINAL_accept_S2true [2047] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 175#havocProcedureEXIT_accept_S2true >[2310] havocProcedureEXIT_accept_S2-->L828-D80: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 536#L828-D80true [1972] L828-D80-->L828_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 81#L828_accept_S2true [1524] L828_accept_S2-->L828_accept_S2-D50: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 490#L828_accept_S2-D50true [1927] L828_accept_S2-D50-->_parser_TopParserENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 550#_parser_TopParserENTRY_accept_S2true [1985] _parser_TopParserENTRY_accept_S2-->_parser_TopParserENTRY_accept_S2-D64: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 84#_parser_TopParserENTRY_accept_S2-D64true [1527] _parser_TopParserENTRY_accept_S2-D64-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 387#startENTRY_accept_S2true [1822] startENTRY_accept_S2-->L963_accept_S2: Formula: v_hdr.ethernet.valid_15  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 140#L963_accept_S2true [1578] L963_accept_S2-->L966_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_22 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  AuxVars[]  AssignedVars[] 224#L966_accept_S2true [1661] L966_accept_S2-->L966-1_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_18 2048))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_18}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_18}  AuxVars[]  AssignedVars[] 328#L966-1_accept_S2true [1762] L966-1_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 482#startEXIT_accept_S2true >[2343] startEXIT_accept_S2-->_parser_TopParserFINAL-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 650#_parser_TopParserFINAL-D104true [2093] _parser_TopParserFINAL-D104-->_parser_TopParserFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 651#_parser_TopParserFINAL_accept_S2true [2094] _parser_TopParserFINAL_accept_S2-->_parser_TopParserEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 542#_parser_TopParserEXIT_accept_S2true >[2356] _parser_TopParserEXIT_accept_S2-->L829-D124: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 597#L829-D124true [2036] L829-D124-->L829_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 701#L829_accept_S2true [2147] L829_accept_S2-->L829_accept_S2-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 303#L829_accept_S2-D34true [1738] L829_accept_S2-D34-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 70#verifyChecksumFINAL_accept_S2true [1511] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 502#verifyChecksumEXIT_accept_S2true >[2247] verifyChecksumEXIT_accept_S2-->L830-D130: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 631#L830-D130true [2074] L830-D130-->L830_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 745#L830_accept_S2true [2190] L830_accept_S2-->L830_accept_S2-D66: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 686#L830_accept_S2-D66true [2129] L830_accept_S2-D66-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 610#ingressENTRY_accept_S2true [2053] ingressENTRY_accept_S2-->L797_accept_S2: Formula: (not v_hdr.arp.valid_25)  InVars {hdr.arp.valid=v_hdr.arp.valid_25}  OutVars{hdr.arp.valid=v_hdr.arp.valid_25}  AuxVars[]  AssignedVars[] 601#L797_accept_S2true [2041] L797_accept_S2-->L797-1_accept_S2: Formula: (not v_hdr.ipv4.valid_25)  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_25}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_25}  AuxVars[]  AssignedVars[] 232#L797-1_accept_S2true [1669] L797-1_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 629#ingressEXIT_accept_S2true >[2290] ingressEXIT_accept_S2-->L831-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 630#L831-D122true [2073] L831-D122-->L831_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 428#L831_accept_S2true [1863] L831_accept_S2-->L831_accept_S2-D70: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 541#L831_accept_S2-D70true [1978] L831_accept_S2-D70-->egressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 488#egressENTRY_accept_S2true [1925] egressENTRY_accept_S2-->egressENTRY_accept_S2-D62: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 176#egressENTRY_accept_S2-D62true [1609] egressENTRY_accept_S2-D62-->place_holder_table_0.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 370#place_holder_table_0.applyENTRY_accept_S2true [1805] place_holder_table_0.applyENTRY_accept_S2-->L914_accept_S2: Formula: (not (= v_place_holder_table_0.action_run_13 place_holder_table_0.action.NoAction_0))  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_13}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_13}  AuxVars[]  AssignedVars[] 119#L914_accept_S2true [1559] L914_accept_S2-->place_holder_table_0.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 556#place_holder_table_0.applyEXIT_accept_S2true >[2261] place_holder_table_0.applyEXIT_accept_S2-->egressFINAL-D94: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14#egressFINAL-D94true [1456] egressFINAL-D94-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 111#egressFINAL_accept_S2true [1552] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 376#egressEXIT_accept_S2true >[2350] egressEXIT_accept_S2-->L832-D150: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 249#L832-D150true [1685] L832-D150-->L832_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 72#L832_accept_S2true [1513] L832_accept_S2-->L832_accept_S2-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 112#L832_accept_S2-D38true [1553] L832_accept_S2-D38-->computeChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 82#computeChecksumFINAL_accept_S2true [1525] computeChecksumFINAL_accept_S2-->computeChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 634#computeChecksumEXIT_accept_S2true >[2251] computeChecksumEXIT_accept_S2-->L833-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 513#L833-D100true [1948] L833-D100-->L833_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 617#L833_accept_S2true [2061] L833_accept_S2-->L834-1_accept_S2: Formula: v_forward_29  InVars {forward=v_forward_29}  OutVars{forward=v_forward_29}  AuxVars[]  AssignedVars[] 409#L834-1_accept_S2true [1844] L834-1_accept_S2-->L838_accept_S2: Formula: (let ((.cse0 (<= v_meta.paxos_metadata.round_25 v_hdr.paxos.rnd_27))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_27, meta.paxos_metadata.round=v_meta.paxos_metadata.round_25}  OutVars{_p4ltl_0=v__p4ltl_0_8, hdr.paxos.rnd=v_hdr.paxos.rnd_27, meta.paxos_metadata.round=v_meta.paxos_metadata.round_25}  AuxVars[]  AssignedVars[_p4ltl_0] 243#L838_accept_S2true [1679] L838_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= v__p4ltl_free_a_5 v_hdr.paxos.inst_31))) (or (and (not .cse0) (not v__p4ltl_1_7)) (and v__p4ltl_1_7 .cse0)))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_31, _p4ltl_free_a=v__p4ltl_free_a_5}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_31, _p4ltl_1=v__p4ltl_1_7, _p4ltl_free_a=v__p4ltl_free_a_5}  AuxVars[]  AssignedVars[_p4ltl_1] 123#mainFINAL_accept_S2true [1562] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 709#mainEXIT_accept_S2true >[2294] mainEXIT_accept_S2-->L845-1-D112: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 46#L845-1-D112true [1489] L845-1-D112-->L845-1_accept_S2: Formula: (and (not v_hdr.arp.valid_19) v_hdr.ipv4.valid_19 v_hdr.paxos.valid_23)  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_19, hdr.paxos.valid=v_hdr.paxos.valid_23, hdr.arp.valid=v_hdr.arp.valid_19}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_19, hdr.paxos.valid=v_hdr.paxos.valid_23, hdr.arp.valid=v_hdr.arp.valid_19}  AuxVars[]  AssignedVars[] 717#L845-1_accept_S2true 
[2023-02-06 19:10:10,424 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 19:10:10,424 INFO  L85        PathProgramCache]: Analyzing trace with hash 1247397521, now seen corresponding path program 1 times
[2023-02-06 19:10:10,429 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 19:10:10,429 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1012895820]
[2023-02-06 19:10:10,430 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 19:10:10,430 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 19:10:10,481 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:10,648 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-06 19:10:10,669 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:10,774 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:10:10,781 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:10,809 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 137
[2023-02-06 19:10:10,811 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:10,824 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:10:10,826 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:10,828 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 150
[2023-02-06 19:10:10,829 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:10,854 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 155
[2023-02-06 19:10:10,857 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:10,860 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 162
[2023-02-06 19:10:10,862 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:10,863 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:10:10,864 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:10,866 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 173
[2023-02-06 19:10:10,867 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:10,870 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 19:10:10,870 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 19:10:10,870 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1012895820]
[2023-02-06 19:10:10,871 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1012895820] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 19:10:10,871 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 19:10:10,871 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [7] imperfect sequences [] total 7
[2023-02-06 19:10:10,873 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [937419606]
[2023-02-06 19:10:10,873 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 19:10:10,878 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 19:10:10,879 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 19:10:10,909 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 8 interpolants.
[2023-02-06 19:10:10,910 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=20, Invalid=36, Unknown=0, NotChecked=0, Total=56
[2023-02-06 19:10:10,912 INFO  L87              Difference]: Start difference. First operand  has 772 states, 625 states have (on average 1.0752) internal successors, (672), 618 states have internal predecessors, (672), 77 states have call successors, (77), 77 states have call predecessors, (77), 70 states have return successors, (152), 76 states have call predecessors, (152), 76 states have call successors, (152) Second operand  has 8 states, 7 states have (on average 24.142857142857142) internal successors, (169), 3 states have internal predecessors, (169), 2 states have call successors, (10), 6 states have call predecessors, (10), 2 states have return successors, (9), 2 states have call predecessors, (9), 2 states have call successors, (9)
[2023-02-06 19:10:12,946 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 19:10:12,947 INFO  L93              Difference]: Finished difference Result 1012 states and 1083 transitions.
[2023-02-06 19:10:12,948 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 12 states. 
[2023-02-06 19:10:12,951 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 1012 states and 1083 transitions.
[2023-02-06 19:10:12,958 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:10:12,967 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 1012 states to 810 states and 862 transitions.
[2023-02-06 19:10:12,968 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 403
[2023-02-06 19:10:12,969 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 403
[2023-02-06 19:10:12,970 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 810 states and 862 transitions.
[2023-02-06 19:10:12,973 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 19:10:12,973 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 810 states and 862 transitions.
[2023-02-06 19:10:12,986 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 810 states and 862 transitions.
[2023-02-06 19:10:13,010 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 810 to 754.
[2023-02-06 19:10:13,012 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 754 states, 613 states have (on average 1.066884176182708) internal successors, (654), 608 states have internal predecessors, (654), 73 states have call successors, (73), 73 states have call predecessors, (73), 68 states have return successors, (72), 72 states have call predecessors, (72), 72 states have call successors, (72)
[2023-02-06 19:10:13,014 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 754 states to 754 states and 799 transitions.
[2023-02-06 19:10:13,015 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 754 states and 799 transitions.
[2023-02-06 19:10:13,015 INFO  L399   stractBuchiCegarLoop]: Abstraction has 754 states and 799 transitions.
[2023-02-06 19:10:13,015 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 2 ============
[2023-02-06 19:10:13,015 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 754 states and 799 transitions.
[2023-02-06 19:10:13,017 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:10:13,017 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 19:10:13,017 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 19:10:13,019 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:10:13,020 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:10:13,022 INFO  L752   eck$LassoCheckResult]: Stem: 2400#ULTIMATE.startENTRY_NONWA [1510] ULTIMATE.startENTRY_NONWA-->mainProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2465#mainProcedureENTRY_T0_init [1634] mainProcedureENTRY_T0_init-->L845-1_T0_init: Formula: (and (<= 0 v__p4ltl_free_a_4) (< v__p4ltl_free_a_4 4294967296))  InVars {_p4ltl_free_a=v__p4ltl_free_a_4}  OutVars{_p4ltl_free_a=v__p4ltl_free_a_4}  AuxVars[]  AssignedVars[] 2727#L845-1_T0_init [2000] L845-1_T0_init-->L845_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2168#L845_T0_init [1627] L845_T0_init-->L845_T0_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2563#L845_T0_init-D23 [1922] L845_T0_init-D23-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2190#mainENTRY_T0_init [1785] mainENTRY_T0_init-->mainENTRY_T0_init-D29: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2736#mainENTRY_T0_init-D29 [2006] mainENTRY_T0_init-D29-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2737#havocProcedureENTRY_T0_init [1617] havocProcedureENTRY_T0_init-->L642_T0_init: Formula: (not v_drop_54)  InVars {}  OutVars{drop=v_drop_54}  AuxVars[]  AssignedVars[drop] 2759#L642_T0_init [1693] L642_T0_init-->L643_T0_init: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 2540#L643_T0_init [1532] L643_T0_init-->L644_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 2541#L644_T0_init [1792] L644_T0_init-->L645_T0_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_12) (< v_standard_metadata.ingress_port_12 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  AuxVars[]  AssignedVars[] 2916#L645_T0_init [1782] L645_T0_init-->L646_T0_init: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 2909#L646_T0_init [1755] L646_T0_init-->L647_T0_init: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 2352#L647_T0_init [1845] L647_T0_init-->L648_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 2353#L648_T0_init [1855] L648_T0_init-->L649_T0_init: Formula: (and (<= 0 v_standard_metadata.instance_type_10) (< v_standard_metadata.instance_type_10 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_10}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[] 2380#L649_T0_init [1751] L649_T0_init-->L650_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 2698#L650_T0_init [1580] L650_T0_init-->L651_T0_init: Formula: (and (< v_standard_metadata.packet_length_9 4294967296) (<= 0 v_standard_metadata.packet_length_9))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_9}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[] 2699#L651_T0_init [1732] L651_T0_init-->L652_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 2747#L652_T0_init [2012] L652_T0_init-->L653_T0_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_9) (< v_standard_metadata.enq_timestamp_9 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[] 2748#L653_T0_init [2200] L653_T0_init-->L654_T0_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 2819#L654_T0_init [2068] L654_T0_init-->L655_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 2319#L655_T0_init [1470] L655_T0_init-->L656_T0_init: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 2320#L656_T0_init [1643] L656_T0_init-->L657_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 2797#L657_T0_init [2208] L657_T0_init-->L658_T0_init: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 2610#L658_T0_init [1938] L658_T0_init-->L659_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 2611#L659_T0_init [2042] L659_T0_init-->L660_T0_init: Formula: (and (< v_standard_metadata.ingress_global_timestamp_11 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_11))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[] 2788#L660_T0_init [1743] L660_T0_init-->L661_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 2553#L661_T0_init [1537] L661_T0_init-->L662_T0_init: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_11) (< v_standard_metadata.egress_global_timestamp_11 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[] 2554#L662_T0_init [1651] L662_T0_init-->L663_T0_init: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 2189#L663_T0_init [1449] L663_T0_init-->L664_T0_init: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 2191#L664_T0_init [1676] L664_T0_init-->L665_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 2683#L665_T0_init [1977] L665_T0_init-->L666_T0_init: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 2684#L666_T0_init [2020] L666_T0_init-->L667_T0_init: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 2679#L667_T0_init [1973] L667_T0_init-->L668_T0_init: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 2680#L668_T0_init [1787] L668_T0_init-->L669_T0_init: Formula: (= v_emit_39 (store v_emit_40 v_hdr.ethernet_3 false))  InVars {emit=v_emit_40, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_39, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 2643#L669_T0_init [1956] L669_T0_init-->L670_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_25}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 2644#L670_T0_init [1752] L670_T0_init-->L671_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_23}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 2723#L671_T0_init [1998] L671_T0_init-->L672_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_13}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 2225#L672_T0_init [1454] L672_T0_init-->L673_T0_init: Formula: (and (<= 0 v_hdr.ethernet.etherType_14) (< v_hdr.ethernet.etherType_14 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_14}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_14}  AuxVars[]  AssignedVars[] 2226#L673_T0_init [2055] L673_T0_init-->L674_T0_init: Formula: (not v_hdr.arp.valid_17)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_17}  AuxVars[]  AssignedVars[hdr.arp.valid] 2803#L674_T0_init [2153] L674_T0_init-->L675_T0_init: Formula: (= v_emit_37 (store v_emit_38 v_hdr.arp_3 false))  InVars {emit=v_emit_38, hdr.arp=v_hdr.arp_3}  OutVars{emit=v_emit_37, hdr.arp=v_hdr.arp_3}  AuxVars[]  AssignedVars[emit] 2782#L675_T0_init [2038] L675_T0_init-->L676_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_9}  AuxVars[]  AssignedVars[hdr.arp.hrd] 2430#L676_T0_init [1868] L676_T0_init-->L677_T0_init: Formula: (and (<= 0 v_hdr.arp.hrd_11) (< v_hdr.arp.hrd_11 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_11}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_11}  AuxVars[]  AssignedVars[] 2431#L677_T0_init [1500] L677_T0_init-->L678_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_12}  AuxVars[]  AssignedVars[hdr.arp.pro] 2437#L678_T0_init [2062] L678_T0_init-->L679_T0_init: Formula: (and (<= 0 v_hdr.arp.pro_9) (< v_hdr.arp.pro_9 65536))  InVars {hdr.arp.pro=v_hdr.arp.pro_9}  OutVars{hdr.arp.pro=v_hdr.arp.pro_9}  AuxVars[]  AssignedVars[] 2261#L679_T0_init [1817] L679_T0_init-->L680_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_9}  AuxVars[]  AssignedVars[hdr.arp.hln] 2262#L680_T0_init [1962] L680_T0_init-->L681_T0_init: Formula: (and (< v_hdr.arp.hln_12 256) (<= 0 v_hdr.arp.hln_12))  InVars {hdr.arp.hln=v_hdr.arp.hln_12}  OutVars{hdr.arp.hln=v_hdr.arp.hln_12}  AuxVars[]  AssignedVars[] 2493#L681_T0_init [1894] L681_T0_init-->L682_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_12}  AuxVars[]  AssignedVars[hdr.arp.pln] 2494#L682_T0_init [1650] L682_T0_init-->L683_T0_init: Formula: (and (< v_hdr.arp.pln_10 256) (<= 0 v_hdr.arp.pln_10))  InVars {hdr.arp.pln=v_hdr.arp.pln_10}  OutVars{hdr.arp.pln=v_hdr.arp.pln_10}  AuxVars[]  AssignedVars[] 2248#L683_T0_init [1813] L683_T0_init-->L684_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_19}  AuxVars[]  AssignedVars[hdr.arp.op] 2249#L684_T0_init [1709] L684_T0_init-->L685_T0_init: Formula: (and (<= 0 v_hdr.arp.op_17) (< v_hdr.arp.op_17 65536))  InVars {hdr.arp.op=v_hdr.arp.op_17}  OutVars{hdr.arp.op=v_hdr.arp.op_17}  AuxVars[]  AssignedVars[] 2879#L685_T0_init [2133] L685_T0_init-->L686_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_19}  AuxVars[]  AssignedVars[hdr.arp.sha] 2885#L686_T0_init [2128] L686_T0_init-->L687_T0_init: Formula: (and (< v_hdr.arp.sha_17 281474976710656) (<= 0 v_hdr.arp.sha_17))  InVars {hdr.arp.sha=v_hdr.arp.sha_17}  OutVars{hdr.arp.sha=v_hdr.arp.sha_17}  AuxVars[]  AssignedVars[] 2833#L687_T0_init [1672] L687_T0_init-->L688_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_17}  AuxVars[]  AssignedVars[hdr.arp.spa] 2834#L688_T0_init [2091] L688_T0_init-->L689_T0_init: Formula: (and (< v_hdr.arp.spa_19 4294967296) (<= 0 v_hdr.arp.spa_19))  InVars {hdr.arp.spa=v_hdr.arp.spa_19}  OutVars{hdr.arp.spa=v_hdr.arp.spa_19}  AuxVars[]  AssignedVars[] 2616#L689_T0_init [1551] L689_T0_init-->L690_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_16}  AuxVars[]  AssignedVars[hdr.arp.tha] 2269#L690_T0_init [1818] L690_T0_init-->L691_T0_init: Formula: (and (< v_hdr.arp.tha_17 281474976710656) (<= 0 v_hdr.arp.tha_17))  InVars {hdr.arp.tha=v_hdr.arp.tha_17}  OutVars{hdr.arp.tha=v_hdr.arp.tha_17}  AuxVars[]  AssignedVars[] 2270#L691_T0_init [1706] L691_T0_init-->L692_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_16}  AuxVars[]  AssignedVars[hdr.arp.tpa] 2874#L692_T0_init [2131] L692_T0_init-->L693_T0_init: Formula: (and (< v_hdr.arp.tpa_17 4294967296) (<= 0 v_hdr.arp.tpa_17))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_17}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_17}  AuxVars[]  AssignedVars[] 2490#L693_T0_init [1892] L693_T0_init-->L694_T0_init: Formula: (not v_hdr.ipv4.valid_17)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_17}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 2282#L694_T0_init [1463] L694_T0_init-->L695_T0_init: Formula: (= v_emit_31 (store v_emit_32 v_hdr.ipv4_3 false))  InVars {hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_32}  OutVars{hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_31}  AuxVars[]  AssignedVars[emit] 2283#L695_T0_init [2118] L695_T0_init-->L696_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_12}  AuxVars[]  AssignedVars[hdr.ipv4.version] 2731#L696_T0_init [1603] L696_T0_init-->L697_T0_init: Formula: (and (<= 0 v_hdr.ipv4.version_9) (< v_hdr.ipv4.version_9 16))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_9}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_9}  AuxVars[]  AssignedVars[] 2637#L697_T0_init [1953] L697_T0_init-->L698_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 2415#L698_T0_init [1865] L698_T0_init-->L699_T0_init: Formula: (and (< v_hdr.ipv4.ihl_10 16) (<= 0 v_hdr.ipv4.ihl_10))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  AuxVars[]  AssignedVars[] 2395#L699_T0_init [1858] L699_T0_init-->L700_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_10}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 2396#L700_T0_init [1491] L700_T0_init-->L701_T0_init: Formula: (and (< v_hdr.ipv4.diffserv_11 256) (<= 0 v_hdr.ipv4.diffserv_11))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_11}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_11}  AuxVars[]  AssignedVars[] 2416#L701_T0_init [1701] L701_T0_init-->L702_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_11}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 2842#L702_T0_init [1678] L702_T0_init-->L703_T0_init: Formula: (and (< v_hdr.ipv4.totalLen_12 65536) (<= 0 v_hdr.ipv4.totalLen_12))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  AuxVars[]  AssignedVars[] 2755#L703_T0_init [1615] L703_T0_init-->L704_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_10}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 2398#L704_T0_init [1860] L704_T0_init-->L705_T0_init: Formula: (and (< v_hdr.ipv4.identification_11 65536) (<= 0 v_hdr.ipv4.identification_11))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_11}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_11}  AuxVars[]  AssignedVars[] 2210#L705_T0_init [1808] L705_T0_init-->L706_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_11}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 2211#L706_T0_init [2175] L706_T0_init-->L707_T0_init: Formula: (and (< v_hdr.ipv4.flags_10 8) (<= 0 v_hdr.ipv4.flags_10))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_10}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_10}  AuxVars[]  AssignedVars[] 2544#L707_T0_init [1534] L707_T0_init-->L708_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 2545#L708_T0_init [2212] L708_T0_init-->L709_T0_init: Formula: (and (< v_hdr.ipv4.fragOffset_10 8192) (<= 0 v_hdr.ipv4.fragOffset_10))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  AuxVars[]  AssignedVars[] 2614#L709_T0_init [1550] L709_T0_init-->L710_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 2408#L710_T0_init [1864] L710_T0_init-->L711_T0_init: Formula: (and (< v_hdr.ipv4.ttl_9 256) (<= 0 v_hdr.ipv4.ttl_9))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_9}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_9}  AuxVars[]  AssignedVars[] 2409#L711_T0_init [1888] L711_T0_init-->L712_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_16}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 2391#L712_T0_init [1487] L712_T0_init-->L713_T0_init: Formula: (and (<= 0 v_hdr.ipv4.protocol_14) (< v_hdr.ipv4.protocol_14 256))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_14}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_14}  AuxVars[]  AssignedVars[] 2392#L713_T0_init [2202] L713_T0_init-->L714_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_11}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 2847#L714_T0_init [2090] L714_T0_init-->L715_T0_init: Formula: (and (< v_hdr.ipv4.hdrChecksum_12 65536) (<= 0 v_hdr.ipv4.hdrChecksum_12))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  AuxVars[]  AssignedVars[] 2848#L715_T0_init [1725] L715_T0_init-->L716_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_17}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 2891#L716_T0_init [1789] L716_T0_init-->L717_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_22}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 2917#L717_T0_init [2214] L717_T0_init-->L718_T0_init: Formula: (not v_hdr.icmp.valid_20)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_20}  AuxVars[]  AssignedVars[hdr.icmp.valid] 2910#L718_T0_init [2179] L718_T0_init-->L719_T0_init: Formula: (= v_emit_35 (store v_emit_36 v_hdr.icmp_3 false))  InVars {emit=v_emit_36, hdr.icmp=v_hdr.icmp_3}  OutVars{emit=v_emit_35, hdr.icmp=v_hdr.icmp_3}  AuxVars[]  AssignedVars[emit] 2340#L719_T0_init [1837] L719_T0_init-->L720_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_17}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 2341#L720_T0_init [1903] L720_T0_init-->L721_T0_init: Formula: (and (<= 0 v_hdr.icmp.icmpType_18) (< v_hdr.icmp.icmpType_18 256))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_18}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_18}  AuxVars[]  AssignedVars[] 2527#L721_T0_init [2107] L721_T0_init-->L722_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_12}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 2857#L722_T0_init [2098] L722_T0_init-->L723_T0_init: Formula: (and (< v_hdr.icmp.icmpCode_10 256) (<= 0 v_hdr.icmp.icmpCode_10))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_10}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_10}  AuxVars[]  AssignedVars[] 2370#L723_T0_init [1852] L723_T0_init-->L724_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_20}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 2371#L724_T0_init [2130] L724_T0_init-->L725_T0_init: Formula: (and (< v_hdr.icmp.hdrChecksum_18 65536) (<= 0 v_hdr.icmp.hdrChecksum_18))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_18}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_18}  AuxVars[]  AssignedVars[] 2783#L725_T0_init [2039] L725_T0_init-->L726_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_10}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 2421#L726_T0_init [1494] L726_T0_init-->L727_T0_init: Formula: (and (<= 0 v_hdr.icmp.identifier_9) (< v_hdr.icmp.identifier_9 65536))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_9}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_9}  AuxVars[]  AssignedVars[] 2291#L727_T0_init [1825] L727_T0_init-->L728_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_9}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 2292#L728_T0_init [1488] L728_T0_init-->L729_T0_init: Formula: (and (< v_hdr.icmp.seqNumber_12 65536) (<= 0 v_hdr.icmp.seqNumber_12))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_12}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_12}  AuxVars[]  AssignedVars[] 2381#L729_T0_init [1485] L729_T0_init-->L730_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_10}  AuxVars[]  AssignedVars[hdr.icmp.payload] 2382#L730_T0_init [1794] L730_T0_init-->L731_T0_init: Formula: (and (<= 0 v_hdr.icmp.payload_9) (< v_hdr.icmp.payload_9 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_9}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_9}  AuxVars[]  AssignedVars[] 2814#L731_T0_init [2067] L731_T0_init-->L732_T0_init: Formula: (not v_hdr.udp.valid_17)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_17}  AuxVars[]  AssignedVars[hdr.udp.valid] 2523#L732_T0_init [1530] L732_T0_init-->L733_T0_init: Formula: (= (store v_emit_42 v_hdr.udp_3 false) v_emit_41)  InVars {hdr.udp=v_hdr.udp_3, emit=v_emit_42}  OutVars{hdr.udp=v_hdr.udp_3, emit=v_emit_41}  AuxVars[]  AssignedVars[emit] 2524#L733_T0_init [2035] L733_T0_init-->L734_T0_init: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_9}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 2691#L734_T0_init [1575] L734_T0_init-->L735_T0_init: Formula: (and (<= 0 v_hdr.udp.srcPort_10) (< v_hdr.udp.srcPort_10 65536))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_10}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_10}  AuxVars[]  AssignedVars[] 2221#L735_T0_init [1809] L735_T0_init-->L736_T0_init: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_21}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 2222#L736_T0_init [2132] L736_T0_init-->L737_T0_init: Formula: (and (<= 0 v_hdr.udp.dstPort_20) (< v_hdr.udp.dstPort_20 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_20}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_20}  AuxVars[]  AssignedVars[] 2756#L737_T0_init [1616] L737_T0_init-->L738_T0_init: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__12}  AuxVars[]  AssignedVars[hdr.udp.length_] 2607#L738_T0_init [1937] L738_T0_init-->L739_T0_init: Formula: (and (<= 0 v_hdr.udp.length__11) (< v_hdr.udp.length__11 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__11}  OutVars{hdr.udp.length_=v_hdr.udp.length__11}  AuxVars[]  AssignedVars[] 2608#L739_T0_init [1561] L739_T0_init-->L740_T0_init: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_11}  AuxVars[]  AssignedVars[hdr.udp.checksum] 2640#L740_T0_init [1991] L740_T0_init-->L741_T0_init: Formula: (and (<= 0 v_hdr.udp.checksum_12) (< v_hdr.udp.checksum_12 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_12}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_12}  AuxVars[]  AssignedVars[] 2716#L741_T0_init [1630] L741_T0_init-->L742_T0_init: Formula: (not v_hdr.paxos.valid_22)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_22}  AuxVars[]  AssignedVars[hdr.paxos.valid] 2516#L742_T0_init [1898] L742_T0_init-->L743_T0_init: Formula: (= (store v_emit_34 v_hdr.paxos_3 false) v_emit_33)  InVars {emit=v_emit_34, hdr.paxos=v_hdr.paxos_3}  OutVars{emit=v_emit_33, hdr.paxos=v_hdr.paxos_3}  AuxVars[]  AssignedVars[emit] 2517#L743_T0_init [1560] L743_T0_init-->L744_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_20}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 2638#L744_T0_init [1770] L744_T0_init-->L745_T0_init: Formula: (and (<= 0 v_hdr.paxos.msgtype_22) (< v_hdr.paxos.msgtype_22 65536))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_22}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_22}  AuxVars[]  AssignedVars[] 2913#L745_T0_init [2192] L745_T0_init-->L746_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_21}  AuxVars[]  AssignedVars[hdr.paxos.inst] 2905#L746_T0_init [1748] L746_T0_init-->L747_T0_init: Formula: (and (< v_hdr.paxos.inst_23 4294967296) (<= 0 v_hdr.paxos.inst_23))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_23}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_23}  AuxVars[]  AssignedVars[] 2872#L747_T0_init [1705] L747_T0_init-->L748_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_19}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 2277#L748_T0_init [1820] L748_T0_init-->L749_T0_init: Formula: (and (< v_hdr.paxos.rnd_18 65536) (<= 0 v_hdr.paxos.rnd_18))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_18}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_18}  AuxVars[]  AssignedVars[] 2278#L749_T0_init [2084] L749_T0_init-->L750_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_19}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 2836#L750_T0_init [2079] L750_T0_init-->L751_T0_init: Formula: (and (< v_hdr.paxos.vrnd_16 65536) (<= 0 v_hdr.paxos.vrnd_16))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_16}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_16}  AuxVars[]  AssignedVars[] 2721#L751_T0_init [1995] L751_T0_init-->L752_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_20}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 2722#L752_T0_init [2019] L752_T0_init-->L753_T0_init: Formula: (and (< v_hdr.paxos.acptid_22 65536) (<= 0 v_hdr.paxos.acptid_22))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_22}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_22}  AuxVars[]  AssignedVars[] 2432#L753_T0_init [1498] L753_T0_init-->L754_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_11}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 2433#L754_T0_init [2003] L754_T0_init-->L755_T0_init: Formula: (and (<= 0 v_hdr.paxos.paxoslen_9) (< v_hdr.paxos.paxoslen_9 4294967296))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_9}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_9}  AuxVars[]  AssignedVars[] 2602#L755_T0_init [1935] L755_T0_init-->L756_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_18}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 2576#L756_T0_init [1926] L756_T0_init-->L757_T0_init: Formula: (and (< v_hdr.paxos.paxosval_19 115792089237316195423570985008687907853269984665640564039457584007913129639936) (<= 0 v_hdr.paxos.paxosval_19))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_19}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_19}  AuxVars[]  AssignedVars[] 2577#L757_T0_init [1675] L757_T0_init-->L758_T0_init: Formula: (= 0 v_meta.paxos_metadata.round_17)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_17}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 2837#L758_T0_init [2123] L758_T0_init-->L759_T0_init: Formula: (= v_meta.paxos_metadata.set_drop_8 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 2746#L759_T0_init [2011] L759_T0_init-->L760_T0_init: Formula: (= v_meta.paxos_metadata.ack_count_9 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 2253#L760_T0_init [1460] L760_T0_init-->L761_T0_init: Formula: (= v_meta.paxos_metadata.ack_acceptors_8 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 2254#L761_T0_init [1592] L761_T0_init-->L762_T0_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_10}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 2498#L762_T0_init [1522] L762_T0_init-->L763_T0_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_10}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 2499#L763_T0_init [1750] L763_T0_init-->L764_T0_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_15}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 2904#L764_T0_init [1747] L764_T0_init-->L765_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 2900#L765_T0_init [1742] L765_T0_init-->L766_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 2754#L766_T0_init [1611] L766_T0_init-->L767_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 2365#L767_T0_init [1850] L767_T0_init-->L768_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 2366#L768_T0_init [2185] L768_T0_init-->L769_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_13}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 2830#L769_T0_init [1667] L769_T0_init-->L770_T0_init: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_14}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 2831#L770_T0_init [2126] L770_T0_init-->L771_T0_init: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_14}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 2855#L771_T0_init [1687] L771_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_10}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 2856#havocProcedureFINAL_T0_init [2162] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2632#havocProcedureEXIT_T0_init >[2339] havocProcedureEXIT_T0_init-->L828-D79: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2167#L828-D79 [1799] L828-D79-->L828_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2169#L828_T0_init [2078] L828_T0_init-->L828_T0_init-D49: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2427#L828_T0_init-D49 [1867] L828_T0_init-D49-->_parser_TopParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2171#_parser_TopParserENTRY_T0_init [1882] _parser_TopParserENTRY_T0_init-->_parser_TopParserENTRY_T0_init-D63: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2458#_parser_TopParserENTRY_T0_init-D63 [1601] _parser_TopParserENTRY_T0_init-D63-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2670#startENTRY_T0_init [1970] startENTRY_T0_init-->L963_T0_init: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 2585#L963_T0_init [1543] L963_T0_init-->L966_T0_init: Formula: (not (= v_hdr.ethernet.etherType_20 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 2586#L966_T0_init [2171] L966_T0_init-->L967_T0_init: Formula: (= v_hdr.ethernet.etherType_23 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  AuxVars[]  AssignedVars[] 2170#L967_T0_init [1800] L967_T0_init-->L967_T0_init-D71: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2172#L967_T0_init-D71 [1598] L967_T0_init-D71-->parse_ipv4ENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2510#parse_ipv4ENTRY_T0_init [1528] parse_ipv4ENTRY_T0_init-->L885_T0_init: Formula: v_hdr.ipv4.valid_26  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_26}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 2511#L885_T0_init [2164] L885_T0_init-->L888_T0_init: Formula: (not (= v_hdr.ipv4.protocol_24 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_24}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_24}  AuxVars[]  AssignedVars[] 2880#L888_T0_init [1713] L888_T0_init-->L888-1_T0_init: Formula: (not (= v_hdr.ipv4.protocol_22 17))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_22}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_22}  AuxVars[]  AssignedVars[] 2345#L888-1_T0_init [2014] L888-1_T0_init-->parse_ipv4EXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2751#parse_ipv4EXIT_T0_init >[2329] parse_ipv4EXIT_T0_init-->L966-1-D119: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2296#L966-1-D119 [1466] L966-1-D119-->L966-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2297#L966-1_T0_init [1772] L966-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2675#startEXIT_T0_init >[2253] startEXIT_T0_init-->_parser_TopParserFINAL-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2676#_parser_TopParserFINAL-D103 [2141] _parser_TopParserFINAL-D103-->_parser_TopParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2893#_parser_TopParserFINAL_T0_init [2137] _parser_TopParserFINAL_T0_init-->_parser_TopParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2894#_parser_TopParserEXIT_T0_init >[2283] _parser_TopParserEXIT_T0_init-->L829-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2877#L829-D123 [1707] L829-D123-->L829_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2403#L829_T0_init [1744] L829_T0_init-->L829_T0_init-D33: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2402#L829_T0_init-D33 [1861] L829_T0_init-D33-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2404#verifyChecksumFINAL_T0_init [1495] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2424#verifyChecksumEXIT_T0_init >[2358] verifyChecksumEXIT_T0_init-->L830-D129: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2383#L830-D129 [1856] L830-D129-->L830_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2384#L830_T0_init [2075] L830_T0_init-->L830_T0_init-D65: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2612#L830_T0_init-D65 [1549] L830_T0_init-D65-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2385#ingressENTRY_T0_init [1484] ingressENTRY_T0_init-->L797_T0_init: Formula: (not v_hdr.arp.valid_27)  InVars {hdr.arp.valid=v_hdr.arp.valid_27}  OutVars{hdr.arp.valid=v_hdr.arp.valid_27}  AuxVars[]  AssignedVars[] 2386#L797_T0_init [1880] L797_T0_init-->L798_T0_init: Formula: v_hdr.ipv4.valid_22  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_22}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_22}  AuxVars[]  AssignedVars[] 2457#L798_T0_init [1629] L798_T0_init-->L806_T0_init: Formula: (not v_hdr.paxos.valid_29)  InVars {hdr.paxos.valid=v_hdr.paxos.valid_29}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_29}  AuxVars[]  AssignedVars[] 2778#L806_T0_init [2207] L806_T0_init-->L797-1_T0_init: Formula: (not v_hdr.icmp.valid_24)  InVars {hdr.icmp.valid=v_hdr.icmp.valid_24}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_24}  AuxVars[]  AssignedVars[] 2552#L797-1_T0_init [1946] L797-1_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2622#ingressEXIT_T0_init >[2311] ingressEXIT_T0_init-->L831-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2870#L831-D121 [2216] L831-D121-->L831_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2228#L831_T0_init [1971] L831_T0_init-->L831_T0_init-D69: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2671#L831_T0_init-D69 [1724] L831_T0_init-D69-->egressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2536#egressENTRY_T0_init [1700] egressENTRY_T0_init-->egressENTRY_T0_init-D61: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2535#egressENTRY_T0_init-D61 [1912] egressENTRY_T0_init-D61-->place_holder_table_0.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2537#place_holder_table_0.applyENTRY_T0_init [2072] place_holder_table_0.applyENTRY_T0_init-->L914_T0_init: Formula: (not (= v_place_holder_table_0.action_run_15 place_holder_table_0.action.NoAction_0))  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_15}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_15}  AuxVars[]  AssignedVars[] 2826#L914_T0_init [1697] L914_T0_init-->place_holder_table_0.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2741#place_holder_table_0.applyEXIT_T0_init >[2361] place_holder_table_0.applyEXIT_T0_init-->egressFINAL-D93: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2742#egressFINAL-D93 [2203] egressFINAL-D93-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2805#egressFINAL_T0_init [2056] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2227#egressEXIT_T0_init >[2322] egressEXIT_T0_init-->L832-D149: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2229#L832-D149 [2193] L832-D149-->L832_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2180#L832_T0_init [1481] L832_T0_init-->L832_T0_init-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2244#L832_T0_init-D37 [1812] L832_T0_init-D37-->computeChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2245#computeChecksumFINAL_T0_init [1964] computeChecksumFINAL_T0_init-->computeChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2179#computeChecksumEXIT_T0_init >[2268] computeChecksumEXIT_T0_init-->L833-D99: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2181#L833-D99 [1734] L833-D99-->L833_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2790#L833_T0_init [2045] L833_T0_init-->L834-1_T0_init: Formula: v_forward_31  InVars {forward=v_forward_31}  OutVars{forward=v_forward_31}  AuxVars[]  AssignedVars[] 2628#L834-1_T0_init [1961] L834-1_T0_init-->L838_T0_init: Formula: (let ((.cse0 (<= v_meta.paxos_metadata.round_24 v_hdr.paxos.rnd_26))) (or (and (not .cse0) (not v__p4ltl_0_7)) (and v__p4ltl_0_7 .cse0)))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_26, meta.paxos_metadata.round=v_meta.paxos_metadata.round_24}  OutVars{_p4ltl_0=v__p4ltl_0_7, hdr.paxos.rnd=v_hdr.paxos.rnd_26, meta.paxos_metadata.round=v_meta.paxos_metadata.round_24}  AuxVars[]  AssignedVars[_p4ltl_0] 2654#L838_T0_init [2174] L838_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= v__p4ltl_free_a_6 v_hdr.paxos.inst_32))) (or (and v__p4ltl_1_8 .cse0) (and (not .cse0) (not v__p4ltl_1_8))))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_32, _p4ltl_free_a=v__p4ltl_free_a_6}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_32, _p4ltl_1=v__p4ltl_1_8, _p4ltl_free_a=v__p4ltl_free_a_6}  AuxVars[]  AssignedVars[_p4ltl_1] 2724#mainFINAL_T0_init [1997] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2725#mainEXIT_T0_init >[2286] mainEXIT_T0_init-->L845-1-D111: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2753#L845-1-D111 [1765] L845-1-D111-->L845-1_accept_S2: Formula: (and v__p4ltl_1_6 (not v__p4ltl_0_6) v_hdr.ipv4.valid_21 (not v_drop_55) (not v_hdr.arp.valid_21) v_hdr.paxos.valid_25)  InVars {_p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6, hdr.ipv4.valid=v_hdr.ipv4.valid_21, drop=v_drop_55, hdr.paxos.valid=v_hdr.paxos.valid_25, hdr.arp.valid=v_hdr.arp.valid_21}  OutVars{_p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6, hdr.ipv4.valid=v_hdr.ipv4.valid_21, drop=v_drop_55, hdr.paxos.valid=v_hdr.paxos.valid_25, hdr.arp.valid=v_hdr.arp.valid_21}  AuxVars[]  AssignedVars[] 2401#L845-1_accept_S2 
[2023-02-06 19:10:13,023 INFO  L754   eck$LassoCheckResult]: Loop: 2401#L845-1_accept_S2 [2160] L845-1_accept_S2-->L845_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2263#L845_accept_S2 [1692] L845_accept_S2-->L845_accept_S2-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2807#L845_accept_S2-D24 [1649] L845_accept_S2-D24-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2183#mainENTRY_accept_S2 [1815] mainENTRY_accept_S2-->mainENTRY_accept_S2-D30: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2264#mainENTRY_accept_S2-D30 [1587] mainENTRY_accept_S2-D30-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2712#havocProcedureENTRY_accept_S2 [1653] havocProcedureENTRY_accept_S2-->L642_accept_S2: Formula: (not v_drop_53)  InVars {}  OutVars{drop=v_drop_53}  AuxVars[]  AssignedVars[drop] 2809#L642_accept_S2 [2180] L642_accept_S2-->L643_accept_S2: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 2776#L643_accept_S2 [2034] L643_accept_S2-->L644_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 2777#L644_accept_S2 [2088] L644_accept_S2-->L645_accept_S2: Formula: (and (<= 0 v_standard_metadata.ingress_port_14) (< v_standard_metadata.ingress_port_14 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_14}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_14}  AuxVars[]  AssignedVars[] 2844#L645_accept_S2 [1741] L645_accept_S2-->L646_accept_S2: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 2557#L646_accept_S2 [1538] L646_accept_S2-->L647_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 2558#L647_accept_S2 [1786] L647_accept_S2-->L648_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 2531#L648_accept_S2 [1908] L648_accept_S2-->L649_accept_S2: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 2532#L649_accept_S2 [1652] L649_accept_S2-->L650_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 2265#L650_accept_S2 [1816] L650_accept_S2-->L651_accept_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_11) (< v_standard_metadata.packet_length_11 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_11}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[] 2266#L651_accept_S2 [2064] L651_accept_S2-->L652_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 2810#L652_accept_S2 [2178] L652_accept_S2-->L653_accept_S2: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 2911#L653_accept_S2 [1774] L653_accept_S2-->L654_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 2506#L654_accept_S2 [1895] L654_accept_S2-->L655_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 2507#L655_accept_S2 [2199] L655_accept_S2-->L656_accept_S2: Formula: (and (< v_standard_metadata.deq_timedelta_12 4294967296) (<= 0 v_standard_metadata.deq_timedelta_12))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[] 2293#L656_accept_S2 [1824] L656_accept_S2-->L657_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 2182#L657_accept_S2 [1446] L657_accept_S2-->L658_accept_S2: Formula: (and (< v_standard_metadata.deq_qdepth_11 524288) (<= 0 v_standard_metadata.deq_qdepth_11))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[] 2184#L658_accept_S2 [1955] L658_accept_S2-->L659_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 2641#L659_accept_S2 [2022] L659_accept_S2-->L660_accept_S2: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_9) (< v_standard_metadata.ingress_global_timestamp_9 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[] 2582#L660_accept_S2 [1540] L660_accept_S2-->L661_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 2583#L661_accept_S2 [1773] L661_accept_S2-->L662_accept_S2: Formula: (and (< v_standard_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_9))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 2914#L662_accept_S2 [2195] L662_accept_S2-->L663_accept_S2: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 2915#L663_accept_S2 [1788] L663_accept_S2-->L664_accept_S2: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 2907#L664_accept_S2 [2168] L664_accept_S2-->L665_accept_S2: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 2908#L665_accept_S2 [2215] L665_accept_S2-->L666_accept_S2: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 2219#L666_accept_S2 [1453] L666_accept_S2-->L667_accept_S2: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 2220#L667_accept_S2 [2005] L667_accept_S2-->L668_accept_S2: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 2500#L668_accept_S2 [1523] L668_accept_S2-->L669_accept_S2: Formula: (= v_emit_27 (store v_emit_28 v_hdr.ethernet_2 false))  InVars {emit=v_emit_28, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_27, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 2501#L669_accept_S2 [1993] L669_accept_S2-->L670_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_26}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 2564#L670_accept_S2 [1923] L670_accept_S2-->L671_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_22}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 2565#L671_accept_S2 [1996] L671_accept_S2-->L672_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_15}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 2639#L672_accept_S2 [1954] L672_accept_S2-->L673_accept_S2: Formula: (and (< v_hdr.ethernet.etherType_16 65536) (<= 0 v_hdr.ethernet.etherType_16))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  AuxVars[]  AssignedVars[] 2389#L673_accept_S2 [1857] L673_accept_S2-->L674_accept_S2: Formula: (not v_hdr.arp.valid_18)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_18}  AuxVars[]  AssignedVars[hdr.arp.valid] 2390#L674_accept_S2 [2148] L674_accept_S2-->L675_accept_S2: Formula: (= v_emit_25 (store v_emit_26 v_hdr.arp_2 false))  InVars {emit=v_emit_26, hdr.arp=v_hdr.arp_2}  OutVars{emit=v_emit_25, hdr.arp=v_hdr.arp_2}  AuxVars[]  AssignedVars[emit] 2898#L675_accept_S2 [2173] L675_accept_S2-->L676_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_12}  AuxVars[]  AssignedVars[hdr.arp.hrd] 2605#L676_accept_S2 [1936] L676_accept_S2-->L677_accept_S2: Formula: (and (<= 0 v_hdr.arp.hrd_10) (< v_hdr.arp.hrd_10 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_10}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_10}  AuxVars[]  AssignedVars[] 2606#L677_accept_S2 [1957] L677_accept_S2-->L678_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_11}  AuxVars[]  AssignedVars[hdr.arp.pro] 2645#L678_accept_S2 [2204] L678_accept_S2-->L679_accept_S2: Formula: (and (< v_hdr.arp.pro_10 65536) (<= 0 v_hdr.arp.pro_10))  InVars {hdr.arp.pro=v_hdr.arp.pro_10}  OutVars{hdr.arp.pro=v_hdr.arp.pro_10}  AuxVars[]  AssignedVars[] 2752#L679_accept_S2 [2016] L679_accept_S2-->L680_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_11}  AuxVars[]  AssignedVars[hdr.arp.hln] 2655#L680_accept_S2 [1565] L680_accept_S2-->L681_accept_S2: Formula: (and (<= 0 v_hdr.arp.hln_10) (< v_hdr.arp.hln_10 256))  InVars {hdr.arp.hln=v_hdr.arp.hln_10}  OutVars{hdr.arp.hln=v_hdr.arp.hln_10}  AuxVars[]  AssignedVars[] 2656#L681_accept_S2 [1965] L681_accept_S2-->L682_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_11}  AuxVars[]  AssignedVars[hdr.arp.pln] 2659#L682_accept_S2 [2127] L682_accept_S2-->L683_accept_S2: Formula: (and (< v_hdr.arp.pln_9 256) (<= 0 v_hdr.arp.pln_9))  InVars {hdr.arp.pln=v_hdr.arp.pln_9}  OutVars{hdr.arp.pln=v_hdr.arp.pln_9}  AuxVars[]  AssignedVars[] 2435#L683_accept_S2 [1499] L683_accept_S2-->L684_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_18}  AuxVars[]  AssignedVars[hdr.arp.op] 2436#L684_accept_S2 [1546] L684_accept_S2-->L685_accept_S2: Formula: (and (<= 0 v_hdr.arp.op_16) (< v_hdr.arp.op_16 65536))  InVars {hdr.arp.op=v_hdr.arp.op_16}  OutVars{hdr.arp.op=v_hdr.arp.op_16}  AuxVars[]  AssignedVars[] 2598#L685_accept_S2 [1684] L685_accept_S2-->L686_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_20}  AuxVars[]  AssignedVars[hdr.arp.sha] 2838#L686_accept_S2 [2080] L686_accept_S2-->L687_accept_S2: Formula: (and (<= 0 v_hdr.arp.sha_18) (< v_hdr.arp.sha_18 281474976710656))  InVars {hdr.arp.sha=v_hdr.arp.sha_18}  OutVars{hdr.arp.sha=v_hdr.arp.sha_18}  AuxVars[]  AssignedVars[] 2839#L687_accept_S2 [1681] L687_accept_S2-->L688_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_18}  AuxVars[]  AssignedVars[hdr.arp.spa] 2850#L688_accept_S2 [1778] L688_accept_S2-->L689_accept_S2: Formula: (and (<= 0 v_hdr.arp.spa_20) (< v_hdr.arp.spa_20 4294967296))  InVars {hdr.arp.spa=v_hdr.arp.spa_20}  OutVars{hdr.arp.spa=v_hdr.arp.spa_20}  AuxVars[]  AssignedVars[] 2590#L689_accept_S2 [1932] L689_accept_S2-->L690_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_18}  AuxVars[]  AssignedVars[hdr.arp.tha] 2591#L690_accept_S2 [2010] L690_accept_S2-->L691_accept_S2: Formula: (and (< v_hdr.arp.tha_19 281474976710656) (<= 0 v_hdr.arp.tha_19))  InVars {hdr.arp.tha=v_hdr.arp.tha_19}  OutVars{hdr.arp.tha=v_hdr.arp.tha_19}  AuxVars[]  AssignedVars[] 2745#L691_accept_S2 [1731] L691_accept_S2-->L692_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_19}  AuxVars[]  AssignedVars[hdr.arp.tpa] 2714#L692_accept_S2 [1988] L692_accept_S2-->L693_accept_S2: Formula: (and (<= 0 v_hdr.arp.tpa_18) (< v_hdr.arp.tpa_18 4294967296))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_18}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_18}  AuxVars[]  AssignedVars[] 2476#L693_accept_S2 [1515] L693_accept_S2-->L694_accept_S2: Formula: (not v_hdr.ipv4.valid_18)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_18}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 2477#L694_accept_S2 [2111] L694_accept_S2-->L695_accept_S2: Formula: (= v_emit_19 (store v_emit_20 v_hdr.ipv4_2 false))  InVars {hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_20}  OutVars{hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_19}  AuxVars[]  AssignedVars[emit] 2867#L695_accept_S2 [1753] L695_accept_S2-->L696_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_11}  AuxVars[]  AssignedVars[hdr.ipv4.version] 2887#L696_accept_S2 [1717] L696_accept_S2-->L697_accept_S2: Formula: (and (< v_hdr.ipv4.version_10 16) (<= 0 v_hdr.ipv4.version_10))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_10}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_10}  AuxVars[]  AssignedVars[] 2312#L697_accept_S2 [1469] L697_accept_S2-->L698_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 2313#L698_accept_S2 [2092] L698_accept_S2-->L699_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.ihl_12) (< v_hdr.ipv4.ihl_12 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_12}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_12}  AuxVars[]  AssignedVars[] 2849#L699_accept_S2 [2165] L699_accept_S2-->L700_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 2906#L700_accept_S2 [1783] L700_accept_S2-->L701_accept_S2: Formula: (and (< v_hdr.ipv4.diffserv_9 256) (<= 0 v_hdr.ipv4.diffserv_9))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  AuxVars[]  AssignedVars[] 2767#L701_accept_S2 [2023] L701_accept_S2-->L702_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_10}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 2768#L702_accept_S2 [2102] L702_accept_S2-->L703_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.totalLen_9) (< v_hdr.ipv4.totalLen_9 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  AuxVars[]  AssignedVars[] 2713#L703_accept_S2 [1588] L703_accept_S2-->L704_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_9}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 2358#L704_accept_S2 [1848] L704_accept_S2-->L705_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.identification_12) (< v_hdr.ipv4.identification_12 65536))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_12}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_12}  AuxVars[]  AssignedVars[] 2359#L705_accept_S2 [1584] L705_accept_S2-->L706_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_9}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 2707#L706_accept_S2 [1673] L706_accept_S2-->L707_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.flags_12) (< v_hdr.ipv4.flags_12 8))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_12}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_12}  AuxVars[]  AssignedVars[] 2303#L707_accept_S2 [1828] L707_accept_S2-->L708_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_9}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 2304#L708_accept_S2 [1682] L708_accept_S2-->L709_accept_S2: Formula: (and (< v_hdr.ipv4.fragOffset_12 8192) (<= 0 v_hdr.ipv4.fragOffset_12))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  AuxVars[]  AssignedVars[] 2452#L709_accept_S2 [1508] L709_accept_S2-->L710_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 2453#L710_accept_S2 [1526] L710_accept_S2-->L711_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.ttl_10) (< v_hdr.ipv4.ttl_10 256))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_10}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_10}  AuxVars[]  AssignedVars[] 2508#L711_accept_S2 [2007] L711_accept_S2-->L712_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 2354#L712_accept_S2 [1846] L712_accept_S2-->L713_accept_S2: Formula: (and (< v_hdr.ipv4.protocol_13 256) (<= 0 v_hdr.ipv4.protocol_13))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_13}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_13}  AuxVars[]  AssignedVars[] 2355#L713_accept_S2 [1740] L713_accept_S2-->L714_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_10}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 2897#L714_accept_S2 [1784] L714_accept_S2-->L715_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.hdrChecksum_9) (< v_hdr.ipv4.hdrChecksum_9 65536))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_9}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_9}  AuxVars[]  AssignedVars[] 2294#L715_accept_S2 [1465] L715_accept_S2-->L716_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_16}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 2295#L716_accept_S2 [1504] L716_accept_S2-->L717_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_21}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 2441#L717_accept_S2 [1502] L717_accept_S2-->L718_accept_S2: Formula: (not v_hdr.icmp.valid_19)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_19}  AuxVars[]  AssignedVars[hdr.icmp.valid] 2442#L718_accept_S2 [1776] L718_accept_S2-->L719_accept_S2: Formula: (= v_emit_23 (store v_emit_24 v_hdr.icmp_2 false))  InVars {emit=v_emit_24, hdr.icmp=v_hdr.icmp_2}  OutVars{emit=v_emit_23, hdr.icmp=v_hdr.icmp_2}  AuxVars[]  AssignedVars[emit] 2443#L719_accept_S2 [1503] L719_accept_S2-->L720_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_19}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 2444#L720_accept_S2 [1612] L720_accept_S2-->L721_accept_S2: Formula: (and (<= 0 v_hdr.icmp.icmpType_16) (< v_hdr.icmp.icmpType_16 256))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_16}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_16}  AuxVars[]  AssignedVars[] 2571#L721_accept_S2 [1924] L721_accept_S2-->L722_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_9}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 2572#L722_accept_S2 [1690] L722_accept_S2-->L723_accept_S2: Formula: (and (< v_hdr.icmp.icmpCode_11 256) (<= 0 v_hdr.icmp.icmpCode_11))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_11}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_11}  AuxVars[]  AssignedVars[] 2843#L723_accept_S2 [2085] L723_accept_S2-->L724_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_17}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 2820#L724_accept_S2 [2069] L724_accept_S2-->L725_accept_S2: Formula: (and (<= 0 v_hdr.icmp.hdrChecksum_19) (< v_hdr.icmp.hdrChecksum_19 65536))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_19}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_19}  AuxVars[]  AssignedVars[] 2821#L725_accept_S2 [2213] L725_accept_S2-->L726_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_12}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 2694#L726_accept_S2 [1576] L726_accept_S2-->L727_accept_S2: Formula: (and (< v_hdr.icmp.identifier_11 65536) (<= 0 v_hdr.icmp.identifier_11))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_11}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_11}  AuxVars[]  AssignedVars[] 2695#L727_accept_S2 [2097] L727_accept_S2-->L728_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_11}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 2539#L728_accept_S2 [1914] L728_accept_S2-->L729_accept_S2: Formula: (and (<= 0 v_hdr.icmp.seqNumber_10) (< v_hdr.icmp.seqNumber_10 65536))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_10}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_10}  AuxVars[]  AssignedVars[] 2387#L729_accept_S2 [1486] L729_accept_S2-->L730_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_12}  AuxVars[]  AssignedVars[hdr.icmp.payload] 2388#L730_accept_S2 [2015] L730_accept_S2-->L731_accept_S2: Formula: (and (<= 0 v_hdr.icmp.payload_11) (< v_hdr.icmp.payload_11 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_11}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_11}  AuxVars[]  AssignedVars[] 2720#L731_accept_S2 [1994] L731_accept_S2-->L732_accept_S2: Formula: (not v_hdr.udp.valid_18)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_18}  AuxVars[]  AssignedVars[hdr.udp.valid] 2438#L732_accept_S2 [1873] L732_accept_S2-->L733_accept_S2: Formula: (= v_emit_29 (store v_emit_30 v_hdr.udp_2 false))  InVars {hdr.udp=v_hdr.udp_2, emit=v_emit_30}  OutVars{hdr.udp=v_hdr.udp_2, emit=v_emit_29}  AuxVars[]  AssignedVars[emit] 2439#L733_accept_S2 [2117] L733_accept_S2-->L734_accept_S2: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_12}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 2795#L734_accept_S2 [2051] L734_accept_S2-->L735_accept_S2: Formula: (and (<= 0 v_hdr.udp.srcPort_11) (< v_hdr.udp.srcPort_11 65536))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_11}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_11}  AuxVars[]  AssignedVars[] 2603#L735_accept_S2 [1548] L735_accept_S2-->L736_accept_S2: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_18}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 2604#L736_accept_S2 [1999] L736_accept_S2-->L737_accept_S2: Formula: (and (<= 0 v_hdr.udp.dstPort_19) (< v_hdr.udp.dstPort_19 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_19}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_19}  AuxVars[]  AssignedVars[] 2495#L737_accept_S2 [1519] L737_accept_S2-->L738_accept_S2: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__10}  AuxVars[]  AssignedVars[hdr.udp.length_] 2496#L738_accept_S2 [1606] L738_accept_S2-->L739_accept_S2: Formula: (and (<= 0 v_hdr.udp.length__9) (< v_hdr.udp.length__9 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__9}  OutVars{hdr.udp.length_=v_hdr.udp.length__9}  AuxVars[]  AssignedVars[] 2650#L739_accept_S2 [1564] L739_accept_S2-->L740_accept_S2: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_10}  AuxVars[]  AssignedVars[hdr.udp.checksum] 2651#L740_accept_S2 [1967] L740_accept_S2-->L741_accept_S2: Formula: (and (<= 0 v_hdr.udp.checksum_9) (< v_hdr.udp.checksum_9 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_9}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_9}  AuxVars[]  AssignedVars[] 2665#L741_accept_S2 [1710] L741_accept_S2-->L742_accept_S2: Formula: (not v_hdr.paxos.valid_21)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_21}  AuxVars[]  AssignedVars[hdr.paxos.valid] 2708#L742_accept_S2 [1585] L742_accept_S2-->L743_accept_S2: Formula: (= v_emit_21 (store v_emit_22 v_hdr.paxos_2 false))  InVars {emit=v_emit_22, hdr.paxos=v_hdr.paxos_2}  OutVars{emit=v_emit_21, hdr.paxos=v_hdr.paxos_2}  AuxVars[]  AssignedVars[emit] 2709#L743_accept_S2 [1779] L743_accept_S2-->L744_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_21}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 2770#L744_accept_S2 [1622] L744_accept_S2-->L745_accept_S2: Formula: (and (< v_hdr.paxos.msgtype_19 65536) (<= 0 v_hdr.paxos.msgtype_19))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_19}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_19}  AuxVars[]  AssignedVars[] 2771#L745_accept_S2 [2033] L745_accept_S2-->L746_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_24}  AuxVars[]  AssignedVars[hdr.paxos.inst] 2223#L746_accept_S2 [1810] L746_accept_S2-->L747_accept_S2: Formula: (and (< v_hdr.paxos.inst_22 4294967296) (<= 0 v_hdr.paxos.inst_22))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_22}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_22}  AuxVars[]  AssignedVars[] 2224#L747_accept_S2 [1507] L747_accept_S2-->L748_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_21}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 2195#L748_accept_S2 [1802] L748_accept_S2-->L749_accept_S2: Formula: (and (<= 0 v_hdr.paxos.rnd_20) (< v_hdr.paxos.rnd_20 65536))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_20}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_20}  AuxVars[]  AssignedVars[] 2196#L749_accept_S2 [1942] L749_accept_S2-->L750_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_17}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 2617#L750_accept_S2 [2166] L750_accept_S2-->L751_accept_S2: Formula: (and (< v_hdr.paxos.vrnd_18 65536) (<= 0 v_hdr.paxos.vrnd_18))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_18}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_18}  AuxVars[]  AssignedVars[] 2762#L751_accept_S2 [1620] L751_accept_S2-->L752_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_21}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 2668#L752_accept_S2 [1968] L752_accept_S2-->L753_accept_S2: Formula: (and (<= 0 v_hdr.paxos.acptid_19) (< v_hdr.paxos.acptid_19 65536))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_19}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_19}  AuxVars[]  AssignedVars[] 2669#L753_accept_S2 [2101] L753_accept_S2-->L754_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_12}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 2630#L754_accept_S2 [1950] L754_accept_S2-->L755_accept_S2: Formula: (and (< v_hdr.paxos.paxoslen_10 4294967296) (<= 0 v_hdr.paxos.paxoslen_10))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_10}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_10}  AuxVars[]  AssignedVars[] 2631#L755_accept_S2 [1777] L755_accept_S2-->L756_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_21}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 2685#L756_accept_S2 [1572] L756_accept_S2-->L757_accept_S2: Formula: (and (<= 0 v_hdr.paxos.paxosval_20) (< v_hdr.paxos.paxosval_20 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_20}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_20}  AuxVars[]  AssignedVars[] 2686#L757_accept_S2 [1780] L757_accept_S2-->L758_accept_S2: Formula: (= 0 v_meta.paxos_metadata.round_16)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_16}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 2750#L758_accept_S2 [2013] L758_accept_S2-->L759_accept_S2: Formula: (= v_meta.paxos_metadata.set_drop_9 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 2491#L759_accept_S2 [1893] L759_accept_S2-->L760_accept_S2: Formula: (= v_meta.paxos_metadata.ack_count_8 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 2492#L760_accept_S2 [2146] L760_accept_S2-->L761_accept_S2: Formula: (= v_meta.paxos_metadata.ack_acceptors_9 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 2579#L761_accept_S2 [1929] L761_accept_S2-->L762_accept_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_11}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 2580#L762_accept_S2 [1666] L762_accept_S2-->L763_accept_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_11}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 2559#L763_accept_S2 [1920] L763_accept_S2-->L764_accept_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_14}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 2560#L764_accept_S2 [2021] L764_accept_S2-->L765_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 2681#L765_accept_S2 [1974] L765_accept_S2-->L766_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 2538#L766_accept_S2 [1913] L766_accept_S2-->L767_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 2329#L767_accept_S2 [1835] L767_accept_S2-->L768_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 2330#L768_accept_S2 [1960] L768_accept_S2-->L769_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_12}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 2653#L769_accept_S2 [1760] L769_accept_S2-->L770_accept_S2: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_15}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 2901#L770_accept_S2 [2154] L770_accept_S2-->L771_accept_S2: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_15}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 2705#L771_accept_S2 [1981] L771_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_11}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 2706#havocProcedureFINAL_accept_S2 [2047] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2740#havocProcedureEXIT_accept_S2 >[2310] havocProcedureEXIT_accept_S2-->L828-D80: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2674#L828-D80 [1972] L828-D80-->L828_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2502#L828_accept_S2 [1524] L828_accept_S2-->L828_accept_S2-D50: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2503#L828_accept_S2-D50 [1927] L828_accept_S2-D50-->_parser_TopParserENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2285#_parser_TopParserENTRY_accept_S2 [1985] _parser_TopParserENTRY_accept_S2-->_parser_TopParserENTRY_accept_S2-D64: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2509#_parser_TopParserENTRY_accept_S2-D64 [1527] _parser_TopParserENTRY_accept_S2-D64-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2284#startENTRY_accept_S2 [1822] startENTRY_accept_S2-->L963_accept_S2: Formula: v_hdr.ethernet.valid_15  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 2286#L963_accept_S2 [1578] L963_accept_S2-->L966_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_22 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  AuxVars[]  AssignedVars[] 2696#L966_accept_S2 [1660] L966_accept_S2-->L967_accept_S2: Formula: (= v_hdr.ethernet.etherType_17 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 2198#L967_accept_S2 [1505] L967_accept_S2-->L967_accept_S2-D72: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2445#L967_accept_S2-D72 [1647] L967_accept_S2-D72-->parse_ipv4ENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2804#parse_ipv4ENTRY_accept_S2 [1718] parse_ipv4ENTRY_accept_S2-->L885_accept_S2: Formula: v_hdr.ipv4.valid_27  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_27}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 2866#L885_accept_S2 [1696] L885_accept_S2-->L888_accept_S2: Formula: (not (= v_hdr.ipv4.protocol_18 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_18}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_18}  AuxVars[]  AssignedVars[] 2864#L888_accept_S2 [2106] L888_accept_S2-->L888-1_accept_S2: Formula: (not (= v_hdr.ipv4.protocol_20 17))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_20}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_20}  AuxVars[]  AssignedVars[] 2199#L888-1_accept_S2 [1733] L888-1_accept_S2-->parse_ipv4EXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2474#parse_ipv4EXIT_accept_S2 >[2240] parse_ipv4EXIT_accept_S2-->L966-1-D120: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2475#L966-1-D120 [1766] L966-1-D120-->L966-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2912#L966-1_accept_S2 [1762] L966-1_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2555#startEXIT_accept_S2 >[2343] startEXIT_accept_S2-->_parser_TopParserFINAL-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2556#_parser_TopParserFINAL-D104 [2093] _parser_TopParserFINAL-D104-->_parser_TopParserFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2851#_parser_TopParserFINAL_accept_S2 [2094] _parser_TopParserFINAL_accept_S2-->_parser_TopParserEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2692#_parser_TopParserEXIT_accept_S2 >[2356] _parser_TopParserEXIT_accept_S2-->L829-D124: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2693#L829-D124 [2036] L829-D124-->L829_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2467#L829_accept_S2 [2147] L829_accept_S2-->L829_accept_S2-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2896#L829_accept_S2-D34 [1738] L829_accept_S2-D34-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2466#verifyChecksumFINAL_accept_S2 [1511] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2468#verifyChecksumEXIT_accept_S2 >[2247] verifyChecksumEXIT_accept_S2-->L830-D130: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2609#L830-D130 [2074] L830-D130-->L830_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2259#L830_accept_S2 [2190] L830_accept_S2-->L830_accept_S2-D66: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2886#L830_accept_S2-D66 [2129] L830_accept_S2-D66-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2796#ingressENTRY_accept_S2 [2053] ingressENTRY_accept_S2-->L797_accept_S2: Formula: (not v_hdr.arp.valid_25)  InVars {hdr.arp.valid=v_hdr.arp.valid_25}  OutVars{hdr.arp.valid=v_hdr.arp.valid_25}  AuxVars[]  AssignedVars[] 2787#L797_accept_S2 [2040] L797_accept_S2-->L798_accept_S2: Formula: v_hdr.ipv4.valid_24  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_24}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_24}  AuxVars[]  AssignedVars[] 2480#L798_accept_S2 [1517] L798_accept_S2-->L806_accept_S2: Formula: (not v_hdr.paxos.valid_27)  InVars {hdr.paxos.valid=v_hdr.paxos.valid_27}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_27}  AuxVars[]  AssignedVars[] 2482#L806_accept_S2 [1625] L806_accept_S2-->L797-1_accept_S2: Formula: (not v_hdr.icmp.valid_22)  InVars {hdr.icmp.valid=v_hdr.icmp.valid_22}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_22}  AuxVars[]  AssignedVars[] 2260#L797-1_accept_S2 [1669] L797-1_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2827#ingressEXIT_accept_S2 >[2290] ingressEXIT_accept_S2-->L831-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2828#L831-D122 [2073] L831-D122-->L831_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2231#L831_accept_S2 [1863] L831_accept_S2-->L831_accept_S2-D70: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2407#L831_accept_S2-D70 [1978] L831_accept_S2-D70-->egressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2207#egressENTRY_accept_S2 [1925] egressENTRY_accept_S2-->egressENTRY_accept_S2-D62: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2573#egressENTRY_accept_S2-D62 [1609] egressENTRY_accept_S2-D62-->place_holder_table_0.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2206#place_holder_table_0.applyENTRY_accept_S2 [1805] place_holder_table_0.applyENTRY_accept_S2-->L914_accept_S2: Formula: (not (= v_place_holder_table_0.action_run_13 place_holder_table_0.action.NoAction_0))  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_13}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_13}  AuxVars[]  AssignedVars[] 2209#L914_accept_S2 [1559] L914_accept_S2-->place_holder_table_0.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2635#place_holder_table_0.applyEXIT_accept_S2 >[2261] place_holder_table_0.applyEXIT_accept_S2-->egressFINAL-D94: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2239#egressFINAL-D94 [1456] egressFINAL-D94-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2240#egressFINAL_accept_S2 [1552] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2230#egressEXIT_accept_S2 >[2350] egressEXIT_accept_S2-->L832-D150: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2232#L832-D150 [1685] L832-D150-->L832_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2470#L832_accept_S2 [1513] L832_accept_S2-->L832_accept_S2-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2471#L832_accept_S2-D38 [1553] L832_accept_S2-D38-->computeChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2504#computeChecksumFINAL_accept_S2 [1525] computeChecksumFINAL_accept_S2-->computeChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2505#computeChecksumEXIT_accept_S2 >[2251] computeChecksumEXIT_accept_S2-->L833-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2625#L833-D100 [1948] L833-D100-->L833_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2626#L833_accept_S2 [2061] L833_accept_S2-->L834-1_accept_S2: Formula: v_forward_29  InVars {forward=v_forward_29}  OutVars{forward=v_forward_29}  AuxVars[]  AssignedVars[] 2349#L834-1_accept_S2 [1844] L834-1_accept_S2-->L838_accept_S2: Formula: (let ((.cse0 (<= v_meta.paxos_metadata.round_25 v_hdr.paxos.rnd_27))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_27, meta.paxos_metadata.round=v_meta.paxos_metadata.round_25}  OutVars{_p4ltl_0=v__p4ltl_0_8, hdr.paxos.rnd=v_hdr.paxos.rnd_27, meta.paxos_metadata.round=v_meta.paxos_metadata.round_25}  AuxVars[]  AssignedVars[_p4ltl_0] 2350#L838_accept_S2 [1679] L838_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= v__p4ltl_free_a_5 v_hdr.paxos.inst_31))) (or (and (not .cse0) (not v__p4ltl_1_7)) (and v__p4ltl_1_7 .cse0)))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_31, _p4ltl_free_a=v__p4ltl_free_a_5}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_31, _p4ltl_1=v__p4ltl_1_7, _p4ltl_free_a=v__p4ltl_free_a_5}  AuxVars[]  AssignedVars[_p4ltl_1] 2646#mainFINAL_accept_S2 [1562] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2647#mainEXIT_accept_S2 >[2294] mainEXIT_accept_S2-->L845-1-D112: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2399#L845-1-D112 [1489] L845-1-D112-->L845-1_accept_S2: Formula: (and (not v_hdr.arp.valid_19) v_hdr.ipv4.valid_19 v_hdr.paxos.valid_23)  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_19, hdr.paxos.valid=v_hdr.paxos.valid_23, hdr.arp.valid=v_hdr.arp.valid_19}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_19, hdr.paxos.valid=v_hdr.paxos.valid_23, hdr.arp.valid=v_hdr.arp.valid_19}  AuxVars[]  AssignedVars[] 2401#L845-1_accept_S2 
[2023-02-06 19:10:13,024 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 19:10:13,024 INFO  L85        PathProgramCache]: Analyzing trace with hash -2085790513, now seen corresponding path program 1 times
[2023-02-06 19:10:13,024 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 19:10:13,024 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [2120808117]
[2023-02-06 19:10:13,024 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 19:10:13,024 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 19:10:13,041 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:13,114 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-06 19:10:13,127 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:13,195 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:10:13,201 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:13,223 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 137
[2023-02-06 19:10:13,224 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:13,231 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:10:13,232 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:13,239 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-06 19:10:13,240 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:13,241 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 158
[2023-02-06 19:10:13,242 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:13,255 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 163
[2023-02-06 19:10:13,257 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:13,260 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 172
[2023-02-06 19:10:13,261 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:13,262 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:10:13,262 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:13,263 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 183
[2023-02-06 19:10:13,264 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:13,265 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 19:10:13,266 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 19:10:13,266 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [2120808117]
[2023-02-06 19:10:13,266 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [2120808117] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 19:10:13,266 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 19:10:13,266 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [8] imperfect sequences [] total 8
[2023-02-06 19:10:13,266 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1353635247]
[2023-02-06 19:10:13,266 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 19:10:13,267 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 19:10:13,268 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 19:10:13,268 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 9 interpolants.
[2023-02-06 19:10:13,268 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=26, Invalid=46, Unknown=0, NotChecked=0, Total=72
[2023-02-06 19:10:13,269 INFO  L87              Difference]: Start difference. First operand 754 states and 799 transitions. cyclomatic complexity: 47 Second operand  has 9 states, 8 states have (on average 22.125) internal successors, (177), 3 states have internal predecessors, (177), 2 states have call successors, (11), 7 states have call predecessors, (11), 2 states have return successors, (10), 2 states have call predecessors, (10), 2 states have call successors, (10)
[2023-02-06 19:10:14,341 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 19:10:14,341 INFO  L93              Difference]: Finished difference Result 1008 states and 1075 transitions.
[2023-02-06 19:10:14,341 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 14 states. 
[2023-02-06 19:10:14,342 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 1008 states and 1075 transitions.
[2023-02-06 19:10:14,346 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:10:14,349 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 1008 states to 716 states and 750 transitions.
[2023-02-06 19:10:14,350 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 356
[2023-02-06 19:10:14,350 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 356
[2023-02-06 19:10:14,350 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 716 states and 750 transitions.
[2023-02-06 19:10:14,352 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 19:10:14,352 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 716 states and 750 transitions.
[2023-02-06 19:10:14,352 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 716 states and 750 transitions.
[2023-02-06 19:10:14,357 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 716 to 672.
[2023-02-06 19:10:14,358 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 672 states, 553 states have (on average 1.0452079566003616) internal successors, (578), 550 states have internal predecessors, (578), 61 states have call successors, (61), 61 states have call predecessors, (61), 58 states have return successors, (60), 60 states have call predecessors, (60), 60 states have call successors, (60)
[2023-02-06 19:10:14,359 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 672 states to 672 states and 699 transitions.
[2023-02-06 19:10:14,359 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 672 states and 699 transitions.
[2023-02-06 19:10:14,359 INFO  L399   stractBuchiCegarLoop]: Abstraction has 672 states and 699 transitions.
[2023-02-06 19:10:14,359 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 3 ============
[2023-02-06 19:10:14,359 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 672 states and 699 transitions.
[2023-02-06 19:10:14,360 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:10:14,360 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 19:10:14,360 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 19:10:14,361 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:10:14,361 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:10:14,363 INFO  L752   eck$LassoCheckResult]: Stem: 4548#ULTIMATE.startENTRY_NONWA [1510] ULTIMATE.startENTRY_NONWA-->mainProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4608#mainProcedureENTRY_T0_init [1634] mainProcedureENTRY_T0_init-->L845-1_T0_init: Formula: (and (<= 0 v__p4ltl_free_a_4) (< v__p4ltl_free_a_4 4294967296))  InVars {_p4ltl_free_a=v__p4ltl_free_a_4}  OutVars{_p4ltl_free_a=v__p4ltl_free_a_4}  AuxVars[]  AssignedVars[] 4849#L845-1_T0_init [2000] L845-1_T0_init-->L845_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4345#L845_T0_init [1627] L845_T0_init-->L845_T0_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4695#L845_T0_init-D23 [1922] L845_T0_init-D23-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4367#mainENTRY_T0_init [1785] mainENTRY_T0_init-->mainENTRY_T0_init-D29: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4856#mainENTRY_T0_init-D29 [2006] mainENTRY_T0_init-D29-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4857#havocProcedureENTRY_T0_init [1617] havocProcedureENTRY_T0_init-->L642_T0_init: Formula: (not v_drop_54)  InVars {}  OutVars{drop=v_drop_54}  AuxVars[]  AssignedVars[drop] 4879#L642_T0_init [1693] L642_T0_init-->L643_T0_init: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 4673#L643_T0_init [1532] L643_T0_init-->L644_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 4674#L644_T0_init [1792] L644_T0_init-->L645_T0_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_12) (< v_standard_metadata.ingress_port_12 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  AuxVars[]  AssignedVars[] 5011#L645_T0_init [1782] L645_T0_init-->L646_T0_init: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 5004#L646_T0_init [1755] L646_T0_init-->L647_T0_init: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 4502#L647_T0_init [1845] L647_T0_init-->L648_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 4503#L648_T0_init [1855] L648_T0_init-->L649_T0_init: Formula: (and (<= 0 v_standard_metadata.instance_type_10) (< v_standard_metadata.instance_type_10 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_10}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[] 4528#L649_T0_init [1751] L649_T0_init-->L650_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 4822#L650_T0_init [1580] L650_T0_init-->L651_T0_init: Formula: (and (< v_standard_metadata.packet_length_9 4294967296) (<= 0 v_standard_metadata.packet_length_9))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_9}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[] 4823#L651_T0_init [1732] L651_T0_init-->L652_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 4867#L652_T0_init [2012] L652_T0_init-->L653_T0_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_9) (< v_standard_metadata.enq_timestamp_9 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[] 4868#L653_T0_init [2200] L653_T0_init-->L654_T0_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 4922#L654_T0_init [2068] L654_T0_init-->L655_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 4475#L655_T0_init [1470] L655_T0_init-->L656_T0_init: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 4476#L656_T0_init [1643] L656_T0_init-->L657_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 4905#L657_T0_init [2208] L657_T0_init-->L658_T0_init: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 4740#L658_T0_init [1938] L658_T0_init-->L659_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 4741#L659_T0_init [2042] L659_T0_init-->L660_T0_init: Formula: (and (< v_standard_metadata.ingress_global_timestamp_11 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_11))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[] 4896#L660_T0_init [1743] L660_T0_init-->L661_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 4686#L661_T0_init [1537] L661_T0_init-->L662_T0_init: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_11) (< v_standard_metadata.egress_global_timestamp_11 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[] 4687#L662_T0_init [1651] L662_T0_init-->L663_T0_init: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 4366#L663_T0_init [1449] L663_T0_init-->L664_T0_init: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 4368#L664_T0_init [1676] L664_T0_init-->L665_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 4807#L665_T0_init [1977] L665_T0_init-->L666_T0_init: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 4808#L666_T0_init [2020] L666_T0_init-->L667_T0_init: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 4803#L667_T0_init [1973] L667_T0_init-->L668_T0_init: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 4804#L668_T0_init [1787] L668_T0_init-->L669_T0_init: Formula: (= v_emit_39 (store v_emit_40 v_hdr.ethernet_3 false))  InVars {emit=v_emit_40, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_39, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 4770#L669_T0_init [1956] L669_T0_init-->L670_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_25}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 4771#L670_T0_init [1752] L670_T0_init-->L671_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_23}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 4845#L671_T0_init [1998] L671_T0_init-->L672_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_13}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 4395#L672_T0_init [1454] L672_T0_init-->L673_T0_init: Formula: (and (<= 0 v_hdr.ethernet.etherType_14) (< v_hdr.ethernet.etherType_14 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_14}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_14}  AuxVars[]  AssignedVars[] 4396#L673_T0_init [2055] L673_T0_init-->L674_T0_init: Formula: (not v_hdr.arp.valid_17)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_17}  AuxVars[]  AssignedVars[hdr.arp.valid] 4907#L674_T0_init [2153] L674_T0_init-->L675_T0_init: Formula: (= v_emit_37 (store v_emit_38 v_hdr.arp_3 false))  InVars {emit=v_emit_38, hdr.arp=v_hdr.arp_3}  OutVars{emit=v_emit_37, hdr.arp=v_hdr.arp_3}  AuxVars[]  AssignedVars[emit] 4892#L675_T0_init [2038] L675_T0_init-->L676_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_9}  AuxVars[]  AssignedVars[hdr.arp.hrd] 4576#L676_T0_init [1868] L676_T0_init-->L677_T0_init: Formula: (and (<= 0 v_hdr.arp.hrd_11) (< v_hdr.arp.hrd_11 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_11}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_11}  AuxVars[]  AssignedVars[] 4577#L677_T0_init [1500] L677_T0_init-->L678_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_12}  AuxVars[]  AssignedVars[hdr.arp.pro] 4583#L678_T0_init [2062] L678_T0_init-->L679_T0_init: Formula: (and (<= 0 v_hdr.arp.pro_9) (< v_hdr.arp.pro_9 65536))  InVars {hdr.arp.pro=v_hdr.arp.pro_9}  OutVars{hdr.arp.pro=v_hdr.arp.pro_9}  AuxVars[]  AssignedVars[] 4431#L679_T0_init [1817] L679_T0_init-->L680_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_9}  AuxVars[]  AssignedVars[hdr.arp.hln] 4432#L680_T0_init [1962] L680_T0_init-->L681_T0_init: Formula: (and (< v_hdr.arp.hln_12 256) (<= 0 v_hdr.arp.hln_12))  InVars {hdr.arp.hln=v_hdr.arp.hln_12}  OutVars{hdr.arp.hln=v_hdr.arp.hln_12}  AuxVars[]  AssignedVars[] 4630#L681_T0_init [1894] L681_T0_init-->L682_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_12}  AuxVars[]  AssignedVars[hdr.arp.pln] 4631#L682_T0_init [1650] L682_T0_init-->L683_T0_init: Formula: (and (< v_hdr.arp.pln_10 256) (<= 0 v_hdr.arp.pln_10))  InVars {hdr.arp.pln=v_hdr.arp.pln_10}  OutVars{hdr.arp.pln=v_hdr.arp.pln_10}  AuxVars[]  AssignedVars[] 4418#L683_T0_init [1813] L683_T0_init-->L684_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_19}  AuxVars[]  AssignedVars[hdr.arp.op] 4419#L684_T0_init [1709] L684_T0_init-->L685_T0_init: Formula: (and (<= 0 v_hdr.arp.op_17) (< v_hdr.arp.op_17 65536))  InVars {hdr.arp.op=v_hdr.arp.op_17}  OutVars{hdr.arp.op=v_hdr.arp.op_17}  AuxVars[]  AssignedVars[] 4976#L685_T0_init [2133] L685_T0_init-->L686_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_19}  AuxVars[]  AssignedVars[hdr.arp.sha] 4980#L686_T0_init [2128] L686_T0_init-->L687_T0_init: Formula: (and (< v_hdr.arp.sha_17 281474976710656) (<= 0 v_hdr.arp.sha_17))  InVars {hdr.arp.sha=v_hdr.arp.sha_17}  OutVars{hdr.arp.sha=v_hdr.arp.sha_17}  AuxVars[]  AssignedVars[] 4934#L687_T0_init [1672] L687_T0_init-->L688_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_17}  AuxVars[]  AssignedVars[hdr.arp.spa] 4935#L688_T0_init [2091] L688_T0_init-->L689_T0_init: Formula: (and (< v_hdr.arp.spa_19 4294967296) (<= 0 v_hdr.arp.spa_19))  InVars {hdr.arp.spa=v_hdr.arp.spa_19}  OutVars{hdr.arp.spa=v_hdr.arp.spa_19}  AuxVars[]  AssignedVars[] 4745#L689_T0_init [1551] L689_T0_init-->L690_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_16}  AuxVars[]  AssignedVars[hdr.arp.tha] 4439#L690_T0_init [1818] L690_T0_init-->L691_T0_init: Formula: (and (< v_hdr.arp.tha_17 281474976710656) (<= 0 v_hdr.arp.tha_17))  InVars {hdr.arp.tha=v_hdr.arp.tha_17}  OutVars{hdr.arp.tha=v_hdr.arp.tha_17}  AuxVars[]  AssignedVars[] 4440#L691_T0_init [1706] L691_T0_init-->L692_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_16}  AuxVars[]  AssignedVars[hdr.arp.tpa] 4972#L692_T0_init [2131] L692_T0_init-->L693_T0_init: Formula: (and (< v_hdr.arp.tpa_17 4294967296) (<= 0 v_hdr.arp.tpa_17))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_17}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_17}  AuxVars[]  AssignedVars[] 4627#L693_T0_init [1892] L693_T0_init-->L694_T0_init: Formula: (not v_hdr.ipv4.valid_17)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_17}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 4449#L694_T0_init [1463] L694_T0_init-->L695_T0_init: Formula: (= v_emit_31 (store v_emit_32 v_hdr.ipv4_3 false))  InVars {hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_32}  OutVars{hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_31}  AuxVars[]  AssignedVars[emit] 4450#L695_T0_init [2118] L695_T0_init-->L696_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_12}  AuxVars[]  AssignedVars[hdr.ipv4.version] 4851#L696_T0_init [1603] L696_T0_init-->L697_T0_init: Formula: (and (<= 0 v_hdr.ipv4.version_9) (< v_hdr.ipv4.version_9 16))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_9}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_9}  AuxVars[]  AssignedVars[] 4764#L697_T0_init [1953] L697_T0_init-->L698_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 4562#L698_T0_init [1865] L698_T0_init-->L699_T0_init: Formula: (and (< v_hdr.ipv4.ihl_10 16) (<= 0 v_hdr.ipv4.ihl_10))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  AuxVars[]  AssignedVars[] 4544#L699_T0_init [1858] L699_T0_init-->L700_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_10}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 4545#L700_T0_init [1491] L700_T0_init-->L701_T0_init: Formula: (and (< v_hdr.ipv4.diffserv_11 256) (<= 0 v_hdr.ipv4.diffserv_11))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_11}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_11}  AuxVars[]  AssignedVars[] 4563#L701_T0_init [1701] L701_T0_init-->L702_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_11}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 4943#L702_T0_init [1678] L702_T0_init-->L703_T0_init: Formula: (and (< v_hdr.ipv4.totalLen_12 65536) (<= 0 v_hdr.ipv4.totalLen_12))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  AuxVars[]  AssignedVars[] 4875#L703_T0_init [1615] L703_T0_init-->L704_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_10}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 4546#L704_T0_init [1860] L704_T0_init-->L705_T0_init: Formula: (and (< v_hdr.ipv4.identification_11 65536) (<= 0 v_hdr.ipv4.identification_11))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_11}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_11}  AuxVars[]  AssignedVars[] 4384#L705_T0_init [1808] L705_T0_init-->L706_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_11}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 4385#L706_T0_init [2175] L706_T0_init-->L707_T0_init: Formula: (and (< v_hdr.ipv4.flags_10 8) (<= 0 v_hdr.ipv4.flags_10))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_10}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_10}  AuxVars[]  AssignedVars[] 4677#L707_T0_init [1534] L707_T0_init-->L708_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 4678#L708_T0_init [2212] L708_T0_init-->L709_T0_init: Formula: (and (< v_hdr.ipv4.fragOffset_10 8192) (<= 0 v_hdr.ipv4.fragOffset_10))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  AuxVars[]  AssignedVars[] 4743#L709_T0_init [1550] L709_T0_init-->L710_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 4556#L710_T0_init [1864] L710_T0_init-->L711_T0_init: Formula: (and (< v_hdr.ipv4.ttl_9 256) (<= 0 v_hdr.ipv4.ttl_9))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_9}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_9}  AuxVars[]  AssignedVars[] 4557#L711_T0_init [1888] L711_T0_init-->L712_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_16}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 4539#L712_T0_init [1487] L712_T0_init-->L713_T0_init: Formula: (and (<= 0 v_hdr.ipv4.protocol_14) (< v_hdr.ipv4.protocol_14 256))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_14}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_14}  AuxVars[]  AssignedVars[] 4540#L713_T0_init [2202] L713_T0_init-->L714_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_11}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 4948#L714_T0_init [2090] L714_T0_init-->L715_T0_init: Formula: (and (< v_hdr.ipv4.hdrChecksum_12 65536) (<= 0 v_hdr.ipv4.hdrChecksum_12))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  AuxVars[]  AssignedVars[] 4949#L715_T0_init [1725] L715_T0_init-->L716_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_17}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 4986#L716_T0_init [1789] L716_T0_init-->L717_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_22}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 5012#L717_T0_init [2214] L717_T0_init-->L718_T0_init: Formula: (not v_hdr.icmp.valid_20)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_20}  AuxVars[]  AssignedVars[hdr.icmp.valid] 5005#L718_T0_init [2179] L718_T0_init-->L719_T0_init: Formula: (= v_emit_35 (store v_emit_36 v_hdr.icmp_3 false))  InVars {emit=v_emit_36, hdr.icmp=v_hdr.icmp_3}  OutVars{emit=v_emit_35, hdr.icmp=v_hdr.icmp_3}  AuxVars[]  AssignedVars[emit] 4491#L719_T0_init [1837] L719_T0_init-->L720_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_17}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 4492#L720_T0_init [1903] L720_T0_init-->L721_T0_init: Formula: (and (<= 0 v_hdr.icmp.icmpType_18) (< v_hdr.icmp.icmpType_18 256))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_18}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_18}  AuxVars[]  AssignedVars[] 4662#L721_T0_init [2107] L721_T0_init-->L722_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_12}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 4957#L722_T0_init [2098] L722_T0_init-->L723_T0_init: Formula: (and (< v_hdr.icmp.icmpCode_10 256) (<= 0 v_hdr.icmp.icmpCode_10))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_10}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_10}  AuxVars[]  AssignedVars[] 4518#L723_T0_init [1852] L723_T0_init-->L724_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_20}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 4519#L724_T0_init [2130] L724_T0_init-->L725_T0_init: Formula: (and (< v_hdr.icmp.hdrChecksum_18 65536) (<= 0 v_hdr.icmp.hdrChecksum_18))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_18}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_18}  AuxVars[]  AssignedVars[] 4893#L725_T0_init [2039] L725_T0_init-->L726_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_10}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 4567#L726_T0_init [1494] L726_T0_init-->L727_T0_init: Formula: (and (<= 0 v_hdr.icmp.identifier_9) (< v_hdr.icmp.identifier_9 65536))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_9}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_9}  AuxVars[]  AssignedVars[] 4454#L727_T0_init [1825] L727_T0_init-->L728_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_9}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 4455#L728_T0_init [1488] L728_T0_init-->L729_T0_init: Formula: (and (< v_hdr.icmp.seqNumber_12 65536) (<= 0 v_hdr.icmp.seqNumber_12))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_12}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_12}  AuxVars[]  AssignedVars[] 4529#L729_T0_init [1485] L729_T0_init-->L730_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_10}  AuxVars[]  AssignedVars[hdr.icmp.payload] 4530#L730_T0_init [1794] L730_T0_init-->L731_T0_init: Formula: (and (<= 0 v_hdr.icmp.payload_9) (< v_hdr.icmp.payload_9 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_9}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_9}  AuxVars[]  AssignedVars[] 4917#L731_T0_init [2067] L731_T0_init-->L732_T0_init: Formula: (not v_hdr.udp.valid_17)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_17}  AuxVars[]  AssignedVars[hdr.udp.valid] 4658#L732_T0_init [1530] L732_T0_init-->L733_T0_init: Formula: (= (store v_emit_42 v_hdr.udp_3 false) v_emit_41)  InVars {hdr.udp=v_hdr.udp_3, emit=v_emit_42}  OutVars{hdr.udp=v_hdr.udp_3, emit=v_emit_41}  AuxVars[]  AssignedVars[emit] 4659#L733_T0_init [2035] L733_T0_init-->L734_T0_init: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_9}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 4815#L734_T0_init [1575] L734_T0_init-->L735_T0_init: Formula: (and (<= 0 v_hdr.udp.srcPort_10) (< v_hdr.udp.srcPort_10 65536))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_10}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_10}  AuxVars[]  AssignedVars[] 4391#L735_T0_init [1809] L735_T0_init-->L736_T0_init: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_21}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 4392#L736_T0_init [2132] L736_T0_init-->L737_T0_init: Formula: (and (<= 0 v_hdr.udp.dstPort_20) (< v_hdr.udp.dstPort_20 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_20}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_20}  AuxVars[]  AssignedVars[] 4876#L737_T0_init [1616] L737_T0_init-->L738_T0_init: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__12}  AuxVars[]  AssignedVars[hdr.udp.length_] 4736#L738_T0_init [1937] L738_T0_init-->L739_T0_init: Formula: (and (<= 0 v_hdr.udp.length__11) (< v_hdr.udp.length__11 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__11}  OutVars{hdr.udp.length_=v_hdr.udp.length__11}  AuxVars[]  AssignedVars[] 4737#L739_T0_init [1561] L739_T0_init-->L740_T0_init: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_11}  AuxVars[]  AssignedVars[hdr.udp.checksum] 4767#L740_T0_init [1991] L740_T0_init-->L741_T0_init: Formula: (and (<= 0 v_hdr.udp.checksum_12) (< v_hdr.udp.checksum_12 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_12}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_12}  AuxVars[]  AssignedVars[] 4839#L741_T0_init [1630] L741_T0_init-->L742_T0_init: Formula: (not v_hdr.paxos.valid_22)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_22}  AuxVars[]  AssignedVars[hdr.paxos.valid] 4651#L742_T0_init [1898] L742_T0_init-->L743_T0_init: Formula: (= (store v_emit_34 v_hdr.paxos_3 false) v_emit_33)  InVars {emit=v_emit_34, hdr.paxos=v_hdr.paxos_3}  OutVars{emit=v_emit_33, hdr.paxos=v_hdr.paxos_3}  AuxVars[]  AssignedVars[emit] 4652#L743_T0_init [1560] L743_T0_init-->L744_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_20}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 4765#L744_T0_init [1770] L744_T0_init-->L745_T0_init: Formula: (and (<= 0 v_hdr.paxos.msgtype_22) (< v_hdr.paxos.msgtype_22 65536))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_22}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_22}  AuxVars[]  AssignedVars[] 5008#L745_T0_init [2192] L745_T0_init-->L746_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_21}  AuxVars[]  AssignedVars[hdr.paxos.inst] 5000#L746_T0_init [1748] L746_T0_init-->L747_T0_init: Formula: (and (< v_hdr.paxos.inst_23 4294967296) (<= 0 v_hdr.paxos.inst_23))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_23}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_23}  AuxVars[]  AssignedVars[] 4970#L747_T0_init [1705] L747_T0_init-->L748_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_19}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 4447#L748_T0_init [1820] L748_T0_init-->L749_T0_init: Formula: (and (< v_hdr.paxos.rnd_18 65536) (<= 0 v_hdr.paxos.rnd_18))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_18}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_18}  AuxVars[]  AssignedVars[] 4448#L749_T0_init [2084] L749_T0_init-->L750_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_19}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 4937#L750_T0_init [2079] L750_T0_init-->L751_T0_init: Formula: (and (< v_hdr.paxos.vrnd_16 65536) (<= 0 v_hdr.paxos.vrnd_16))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_16}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_16}  AuxVars[]  AssignedVars[] 4843#L751_T0_init [1995] L751_T0_init-->L752_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_20}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 4844#L752_T0_init [2019] L752_T0_init-->L753_T0_init: Formula: (and (< v_hdr.paxos.acptid_22 65536) (<= 0 v_hdr.paxos.acptid_22))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_22}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_22}  AuxVars[]  AssignedVars[] 4578#L753_T0_init [1498] L753_T0_init-->L754_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_11}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 4579#L754_T0_init [2003] L754_T0_init-->L755_T0_init: Formula: (and (<= 0 v_hdr.paxos.paxoslen_9) (< v_hdr.paxos.paxoslen_9 4294967296))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_9}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_9}  AuxVars[]  AssignedVars[] 4731#L755_T0_init [1935] L755_T0_init-->L756_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_18}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 4706#L756_T0_init [1926] L756_T0_init-->L757_T0_init: Formula: (and (< v_hdr.paxos.paxosval_19 115792089237316195423570985008687907853269984665640564039457584007913129639936) (<= 0 v_hdr.paxos.paxosval_19))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_19}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_19}  AuxVars[]  AssignedVars[] 4707#L757_T0_init [1675] L757_T0_init-->L758_T0_init: Formula: (= 0 v_meta.paxos_metadata.round_17)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_17}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 4938#L758_T0_init [2123] L758_T0_init-->L759_T0_init: Formula: (= v_meta.paxos_metadata.set_drop_8 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 4866#L759_T0_init [2011] L759_T0_init-->L760_T0_init: Formula: (= v_meta.paxos_metadata.ack_count_9 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 4423#L760_T0_init [1460] L760_T0_init-->L761_T0_init: Formula: (= v_meta.paxos_metadata.ack_acceptors_8 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 4424#L761_T0_init [1592] L761_T0_init-->L762_T0_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_10}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 4635#L762_T0_init [1522] L762_T0_init-->L763_T0_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_10}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 4636#L763_T0_init [1750] L763_T0_init-->L764_T0_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_15}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 4999#L764_T0_init [1747] L764_T0_init-->L765_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 4995#L765_T0_init [1742] L765_T0_init-->L766_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 4874#L766_T0_init [1611] L766_T0_init-->L767_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 4513#L767_T0_init [1850] L767_T0_init-->L768_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 4514#L768_T0_init [2185] L768_T0_init-->L769_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_13}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 4931#L769_T0_init [1667] L769_T0_init-->L770_T0_init: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_14}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 4932#L770_T0_init [2126] L770_T0_init-->L771_T0_init: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_14}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 4955#L771_T0_init [1687] L771_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_10}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 4956#havocProcedureFINAL_T0_init [2162] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4761#havocProcedureEXIT_T0_init >[2339] havocProcedureEXIT_T0_init-->L828-D79: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4344#L828-D79 [1799] L828-D79-->L828_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4346#L828_T0_init [2078] L828_T0_init-->L828_T0_init-D49: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4573#L828_T0_init-D49 [1867] L828_T0_init-D49-->_parser_TopParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4348#_parser_TopParserENTRY_T0_init [1882] _parser_TopParserENTRY_T0_init-->_parser_TopParserENTRY_T0_init-D63: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4604#_parser_TopParserENTRY_T0_init-D63 [1601] _parser_TopParserENTRY_T0_init-D63-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4794#startENTRY_T0_init [1970] startENTRY_T0_init-->L963_T0_init: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 4714#L963_T0_init [1543] L963_T0_init-->L966_T0_init: Formula: (not (= v_hdr.ethernet.etherType_20 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 4715#L966_T0_init [2171] L966_T0_init-->L967_T0_init: Formula: (= v_hdr.ethernet.etherType_23 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  AuxVars[]  AssignedVars[] 4347#L967_T0_init [1800] L967_T0_init-->L967_T0_init-D71: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4349#L967_T0_init-D71 [1598] L967_T0_init-D71-->parse_ipv4ENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4647#parse_ipv4ENTRY_T0_init [1528] parse_ipv4ENTRY_T0_init-->L885_T0_init: Formula: v_hdr.ipv4.valid_26  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_26}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 4648#L885_T0_init [2164] L885_T0_init-->L888_T0_init: Formula: (not (= v_hdr.ipv4.protocol_24 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_24}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_24}  AuxVars[]  AssignedVars[] 4977#L888_T0_init [1712] L888_T0_init-->L889_T0_init: Formula: (= v_hdr.ipv4.protocol_21 17)  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_21}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_21}  AuxVars[]  AssignedVars[] 4387#L889_T0_init [2142] L889_T0_init-->L889_T0_init-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4855#L889_T0_init-D9 [1607] L889_T0_init-D9-->parse_udpENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4763#parse_udpENTRY_T0_init [1951] parse_udpENTRY_T0_init-->L906_T0_init: Formula: v_hdr.udp.valid_20  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_20}  AuxVars[]  AssignedVars[hdr.udp.valid] 4386#L906_T0_init [1806] L906_T0_init-->L907_T0_init: Formula: (= v_hdr.udp.dstPort_26 34952)  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_26}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_26}  AuxVars[]  AssignedVars[] 4388#L907_T0_init [2201] L907_T0_init-->L907_T0_init-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4967#L907_T0_init-D15 [2116] L907_T0_init-D15-->parse_paxosENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4716#parse_paxosENTRY_T0_init [1930] parse_paxosENTRY_T0_init-->L898_T0_init: Formula: v_hdr.paxos.valid_31  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_31}  AuxVars[]  AssignedVars[hdr.paxos.valid] 4717#L898_T0_init [1745] L898_T0_init-->L898_T0_init-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4790#L898_T0_init-D45 [1569] L898_T0_init-D45-->acceptFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4791#acceptFINAL_T0_init [2009] acceptFINAL_T0_init-->acceptEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4864#acceptEXIT_T0_init >[2227] acceptEXIT_T0_init-->parse_paxosFINAL-D139: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4654#parse_paxosFINAL-D139 [1901] parse_paxosFINAL-D139-->parse_paxosFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4655#parse_paxosFINAL_T0_init [2096] parse_paxosFINAL_T0_init-->parse_paxosEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4954#parse_paxosEXIT_T0_init >[2334] parse_paxosEXIT_T0_init-->L906-1-D147: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4998#L906-1-D147 [2156] L906-1-D147-->L906-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4500#L906-1_T0_init [1842] L906-1_T0_init-->parse_udpEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4501#parse_udpEXIT_T0_init >[2302] parse_udpEXIT_T0_init-->L888-1-D133: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4494#L888-1-D133 [1840] L888-1-D133-->L888-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4495#L888-1_T0_init [2014] L888-1_T0_init-->parse_ipv4EXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4871#parse_ipv4EXIT_T0_init >[2329] parse_ipv4EXIT_T0_init-->L966-1-D119: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4460#L966-1-D119 [1466] L966-1-D119-->L966-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4461#L966-1_T0_init [1772] L966-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4799#startEXIT_T0_init >[2253] startEXIT_T0_init-->_parser_TopParserFINAL-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4800#_parser_TopParserFINAL-D103 [2141] _parser_TopParserFINAL-D103-->_parser_TopParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4988#_parser_TopParserFINAL_T0_init [2137] _parser_TopParserFINAL_T0_init-->_parser_TopParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4989#_parser_TopParserEXIT_T0_init >[2283] _parser_TopParserEXIT_T0_init-->L829-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4974#L829-D123 [1707] L829-D123-->L829_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4551#L829_T0_init [1744] L829_T0_init-->L829_T0_init-D33: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4550#L829_T0_init-D33 [1861] L829_T0_init-D33-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4552#verifyChecksumFINAL_T0_init [1495] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4570#verifyChecksumEXIT_T0_init >[2358] verifyChecksumEXIT_T0_init-->L830-D129: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4531#L830-D129 [1856] L830-D129-->L830_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4532#L830_T0_init [2075] L830_T0_init-->L830_T0_init-D65: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4742#L830_T0_init-D65 [1549] L830_T0_init-D65-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4533#ingressENTRY_T0_init [1483] ingressENTRY_T0_init-->L794_T0_init: Formula: v_hdr.arp.valid_26  InVars {hdr.arp.valid=v_hdr.arp.valid_26}  OutVars{hdr.arp.valid=v_hdr.arp.valid_26}  AuxVars[]  AssignedVars[] 4469#L794_T0_init [1944] L794_T0_init-->L794_T0_init-D39: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4554#L794_T0_init-D39 [1490] L794_T0_init-D39-->arp_tbl_0.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4486#arp_tbl_0.applyENTRY_T0_init [1475] arp_tbl_0.applyENTRY_T0_init-->L534_T0_init: Formula: (not (= v_arp_tbl_0.action_run_19 arp_tbl_0.action.handle_arp_request))  InVars {arp_tbl_0.action_run=v_arp_tbl_0.action_run_19}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_19}  AuxVars[]  AssignedVars[] 4487#L534_T0_init [2083] L534_T0_init-->L537_T0_init: Formula: (not (= v_arp_tbl_0.action_run_25 arp_tbl_0.action.handle_arp_reply))  InVars {arp_tbl_0.action_run=v_arp_tbl_0.action_run_25}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_25}  AuxVars[]  AssignedVars[] 4942#L537_T0_init [2114] L537_T0_init-->L537-1_T0_init: Formula: (not (= v_arp_tbl_0.action_run_21 arp_tbl_0.action._drop_5))  InVars {arp_tbl_0.action_run=v_arp_tbl_0.action_run_21}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_21}  AuxVars[]  AssignedVars[] 4966#L537-1_T0_init [1767] L537-1_T0_init-->arp_tbl_0.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4541#arp_tbl_0.applyEXIT_T0_init >[2277] arp_tbl_0.applyEXIT_T0_init-->L797-1-D95: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4542#L797-1-D95 [1641] L797-1-D95-->L797-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4685#L797-1_T0_init [1946] L797-1_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4751#ingressEXIT_T0_init >[2311] ingressEXIT_T0_init-->L831-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4968#L831-D121 [2216] L831-D121-->L831_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4398#L831_T0_init [1971] L831_T0_init-->L831_T0_init-D69: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4795#L831_T0_init-D69 [1724] L831_T0_init-D69-->egressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4669#egressENTRY_T0_init [1700] egressENTRY_T0_init-->egressENTRY_T0_init-D61: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4668#egressENTRY_T0_init-D61 [1912] egressENTRY_T0_init-D61-->place_holder_table_0.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4670#place_holder_table_0.applyENTRY_T0_init [2072] place_holder_table_0.applyENTRY_T0_init-->L914_T0_init: Formula: (not (= v_place_holder_table_0.action_run_15 place_holder_table_0.action.NoAction_0))  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_15}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_15}  AuxVars[]  AssignedVars[] 4927#L914_T0_init [1697] L914_T0_init-->place_holder_table_0.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4861#place_holder_table_0.applyEXIT_T0_init >[2361] place_holder_table_0.applyEXIT_T0_init-->egressFINAL-D93: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4862#egressFINAL-D93 [2203] egressFINAL-D93-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4909#egressFINAL_T0_init [2056] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4397#egressEXIT_T0_init >[2322] egressEXIT_T0_init-->L832-D149: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4399#L832-D149 [2193] L832-D149-->L832_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4357#L832_T0_init [1481] L832_T0_init-->L832_T0_init-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4414#L832_T0_init-D37 [1812] L832_T0_init-D37-->computeChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4415#computeChecksumFINAL_T0_init [1964] computeChecksumFINAL_T0_init-->computeChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4356#computeChecksumEXIT_T0_init >[2268] computeChecksumEXIT_T0_init-->L833-D99: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4358#L833-D99 [1734] L833-D99-->L833_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4898#L833_T0_init [2045] L833_T0_init-->L834-1_T0_init: Formula: v_forward_31  InVars {forward=v_forward_31}  OutVars{forward=v_forward_31}  AuxVars[]  AssignedVars[] 4757#L834-1_T0_init [1961] L834-1_T0_init-->L838_T0_init: Formula: (let ((.cse0 (<= v_meta.paxos_metadata.round_24 v_hdr.paxos.rnd_26))) (or (and (not .cse0) (not v__p4ltl_0_7)) (and v__p4ltl_0_7 .cse0)))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_26, meta.paxos_metadata.round=v_meta.paxos_metadata.round_24}  OutVars{_p4ltl_0=v__p4ltl_0_7, hdr.paxos.rnd=v_hdr.paxos.rnd_26, meta.paxos_metadata.round=v_meta.paxos_metadata.round_24}  AuxVars[]  AssignedVars[_p4ltl_0] 4781#L838_T0_init [2174] L838_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= v__p4ltl_free_a_6 v_hdr.paxos.inst_32))) (or (and v__p4ltl_1_8 .cse0) (and (not .cse0) (not v__p4ltl_1_8))))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_32, _p4ltl_free_a=v__p4ltl_free_a_6}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_32, _p4ltl_1=v__p4ltl_1_8, _p4ltl_free_a=v__p4ltl_free_a_6}  AuxVars[]  AssignedVars[_p4ltl_1] 4846#mainFINAL_T0_init [1997] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4847#mainEXIT_T0_init >[2286] mainEXIT_T0_init-->L845-1-D111: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4873#L845-1-D111 [1765] L845-1-D111-->L845-1_accept_S2: Formula: (and v__p4ltl_1_6 (not v__p4ltl_0_6) v_hdr.ipv4.valid_21 (not v_drop_55) (not v_hdr.arp.valid_21) v_hdr.paxos.valid_25)  InVars {_p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6, hdr.ipv4.valid=v_hdr.ipv4.valid_21, drop=v_drop_55, hdr.paxos.valid=v_hdr.paxos.valid_25, hdr.arp.valid=v_hdr.arp.valid_21}  OutVars{_p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6, hdr.ipv4.valid=v_hdr.ipv4.valid_21, drop=v_drop_55, hdr.paxos.valid=v_hdr.paxos.valid_25, hdr.arp.valid=v_hdr.arp.valid_21}  AuxVars[]  AssignedVars[] 4549#L845-1_accept_S2 
[2023-02-06 19:10:14,364 INFO  L754   eck$LassoCheckResult]: Loop: 4549#L845-1_accept_S2 [2160] L845-1_accept_S2-->L845_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4433#L845_accept_S2 [1692] L845_accept_S2-->L845_accept_S2-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4911#L845_accept_S2-D24 [1649] L845_accept_S2-D24-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4360#mainENTRY_accept_S2 [1815] mainENTRY_accept_S2-->mainENTRY_accept_S2-D30: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4434#mainENTRY_accept_S2-D30 [1587] mainENTRY_accept_S2-D30-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4835#havocProcedureENTRY_accept_S2 [1653] havocProcedureENTRY_accept_S2-->L642_accept_S2: Formula: (not v_drop_53)  InVars {}  OutVars{drop=v_drop_53}  AuxVars[]  AssignedVars[drop] 4913#L642_accept_S2 [2180] L642_accept_S2-->L643_accept_S2: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 4889#L643_accept_S2 [2034] L643_accept_S2-->L644_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 4890#L644_accept_S2 [2088] L644_accept_S2-->L645_accept_S2: Formula: (and (<= 0 v_standard_metadata.ingress_port_14) (< v_standard_metadata.ingress_port_14 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_14}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_14}  AuxVars[]  AssignedVars[] 4945#L645_accept_S2 [1741] L645_accept_S2-->L646_accept_S2: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 4690#L646_accept_S2 [1538] L646_accept_S2-->L647_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 4691#L647_accept_S2 [1786] L647_accept_S2-->L648_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 4666#L648_accept_S2 [1908] L648_accept_S2-->L649_accept_S2: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 4667#L649_accept_S2 [1652] L649_accept_S2-->L650_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 4435#L650_accept_S2 [1816] L650_accept_S2-->L651_accept_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_11) (< v_standard_metadata.packet_length_11 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_11}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[] 4436#L651_accept_S2 [2064] L651_accept_S2-->L652_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 4914#L652_accept_S2 [2178] L652_accept_S2-->L653_accept_S2: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 5006#L653_accept_S2 [1774] L653_accept_S2-->L654_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 4643#L654_accept_S2 [1895] L654_accept_S2-->L655_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 4644#L655_accept_S2 [2199] L655_accept_S2-->L656_accept_S2: Formula: (and (< v_standard_metadata.deq_timedelta_12 4294967296) (<= 0 v_standard_metadata.deq_timedelta_12))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[] 4456#L656_accept_S2 [1824] L656_accept_S2-->L657_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 4359#L657_accept_S2 [1446] L657_accept_S2-->L658_accept_S2: Formula: (and (< v_standard_metadata.deq_qdepth_11 524288) (<= 0 v_standard_metadata.deq_qdepth_11))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[] 4361#L658_accept_S2 [1955] L658_accept_S2-->L659_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 4768#L659_accept_S2 [2022] L659_accept_S2-->L660_accept_S2: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_9) (< v_standard_metadata.ingress_global_timestamp_9 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[] 4712#L660_accept_S2 [1540] L660_accept_S2-->L661_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 4713#L661_accept_S2 [1773] L661_accept_S2-->L662_accept_S2: Formula: (and (< v_standard_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_9))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 5009#L662_accept_S2 [2195] L662_accept_S2-->L663_accept_S2: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 5010#L663_accept_S2 [1788] L663_accept_S2-->L664_accept_S2: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 5002#L664_accept_S2 [2168] L664_accept_S2-->L665_accept_S2: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 5003#L665_accept_S2 [2215] L665_accept_S2-->L666_accept_S2: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 4389#L666_accept_S2 [1453] L666_accept_S2-->L667_accept_S2: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 4390#L667_accept_S2 [2005] L667_accept_S2-->L668_accept_S2: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 4637#L668_accept_S2 [1523] L668_accept_S2-->L669_accept_S2: Formula: (= v_emit_27 (store v_emit_28 v_hdr.ethernet_2 false))  InVars {emit=v_emit_28, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_27, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 4638#L669_accept_S2 [1993] L669_accept_S2-->L670_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_26}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 4696#L670_accept_S2 [1923] L670_accept_S2-->L671_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_22}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 4697#L671_accept_S2 [1996] L671_accept_S2-->L672_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_15}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 4766#L672_accept_S2 [1954] L672_accept_S2-->L673_accept_S2: Formula: (and (< v_hdr.ethernet.etherType_16 65536) (<= 0 v_hdr.ethernet.etherType_16))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  AuxVars[]  AssignedVars[] 4537#L673_accept_S2 [1857] L673_accept_S2-->L674_accept_S2: Formula: (not v_hdr.arp.valid_18)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_18}  AuxVars[]  AssignedVars[hdr.arp.valid] 4538#L674_accept_S2 [2148] L674_accept_S2-->L675_accept_S2: Formula: (= v_emit_25 (store v_emit_26 v_hdr.arp_2 false))  InVars {emit=v_emit_26, hdr.arp=v_hdr.arp_2}  OutVars{emit=v_emit_25, hdr.arp=v_hdr.arp_2}  AuxVars[]  AssignedVars[emit] 4993#L675_accept_S2 [2173] L675_accept_S2-->L676_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_12}  AuxVars[]  AssignedVars[hdr.arp.hrd] 4734#L676_accept_S2 [1936] L676_accept_S2-->L677_accept_S2: Formula: (and (<= 0 v_hdr.arp.hrd_10) (< v_hdr.arp.hrd_10 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_10}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_10}  AuxVars[]  AssignedVars[] 4735#L677_accept_S2 [1957] L677_accept_S2-->L678_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_11}  AuxVars[]  AssignedVars[hdr.arp.pro] 4772#L678_accept_S2 [2204] L678_accept_S2-->L679_accept_S2: Formula: (and (< v_hdr.arp.pro_10 65536) (<= 0 v_hdr.arp.pro_10))  InVars {hdr.arp.pro=v_hdr.arp.pro_10}  OutVars{hdr.arp.pro=v_hdr.arp.pro_10}  AuxVars[]  AssignedVars[] 4872#L679_accept_S2 [2016] L679_accept_S2-->L680_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_11}  AuxVars[]  AssignedVars[hdr.arp.hln] 4782#L680_accept_S2 [1565] L680_accept_S2-->L681_accept_S2: Formula: (and (<= 0 v_hdr.arp.hln_10) (< v_hdr.arp.hln_10 256))  InVars {hdr.arp.hln=v_hdr.arp.hln_10}  OutVars{hdr.arp.hln=v_hdr.arp.hln_10}  AuxVars[]  AssignedVars[] 4783#L681_accept_S2 [1965] L681_accept_S2-->L682_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_11}  AuxVars[]  AssignedVars[hdr.arp.pln] 4786#L682_accept_S2 [2127] L682_accept_S2-->L683_accept_S2: Formula: (and (< v_hdr.arp.pln_9 256) (<= 0 v_hdr.arp.pln_9))  InVars {hdr.arp.pln=v_hdr.arp.pln_9}  OutVars{hdr.arp.pln=v_hdr.arp.pln_9}  AuxVars[]  AssignedVars[] 4581#L683_accept_S2 [1499] L683_accept_S2-->L684_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_18}  AuxVars[]  AssignedVars[hdr.arp.op] 4582#L684_accept_S2 [1546] L684_accept_S2-->L685_accept_S2: Formula: (and (<= 0 v_hdr.arp.op_16) (< v_hdr.arp.op_16 65536))  InVars {hdr.arp.op=v_hdr.arp.op_16}  OutVars{hdr.arp.op=v_hdr.arp.op_16}  AuxVars[]  AssignedVars[] 4727#L685_accept_S2 [1684] L685_accept_S2-->L686_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_20}  AuxVars[]  AssignedVars[hdr.arp.sha] 4939#L686_accept_S2 [2080] L686_accept_S2-->L687_accept_S2: Formula: (and (<= 0 v_hdr.arp.sha_18) (< v_hdr.arp.sha_18 281474976710656))  InVars {hdr.arp.sha=v_hdr.arp.sha_18}  OutVars{hdr.arp.sha=v_hdr.arp.sha_18}  AuxVars[]  AssignedVars[] 4940#L687_accept_S2 [1681] L687_accept_S2-->L688_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_18}  AuxVars[]  AssignedVars[hdr.arp.spa] 4951#L688_accept_S2 [1778] L688_accept_S2-->L689_accept_S2: Formula: (and (<= 0 v_hdr.arp.spa_20) (< v_hdr.arp.spa_20 4294967296))  InVars {hdr.arp.spa=v_hdr.arp.spa_20}  OutVars{hdr.arp.spa=v_hdr.arp.spa_20}  AuxVars[]  AssignedVars[] 4719#L689_accept_S2 [1932] L689_accept_S2-->L690_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_18}  AuxVars[]  AssignedVars[hdr.arp.tha] 4720#L690_accept_S2 [2010] L690_accept_S2-->L691_accept_S2: Formula: (and (< v_hdr.arp.tha_19 281474976710656) (<= 0 v_hdr.arp.tha_19))  InVars {hdr.arp.tha=v_hdr.arp.tha_19}  OutVars{hdr.arp.tha=v_hdr.arp.tha_19}  AuxVars[]  AssignedVars[] 4865#L691_accept_S2 [1731] L691_accept_S2-->L692_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_19}  AuxVars[]  AssignedVars[hdr.arp.tpa] 4837#L692_accept_S2 [1988] L692_accept_S2-->L693_accept_S2: Formula: (and (<= 0 v_hdr.arp.tpa_18) (< v_hdr.arp.tpa_18 4294967296))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_18}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_18}  AuxVars[]  AssignedVars[] 4617#L693_accept_S2 [1515] L693_accept_S2-->L694_accept_S2: Formula: (not v_hdr.ipv4.valid_18)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_18}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 4618#L694_accept_S2 [2111] L694_accept_S2-->L695_accept_S2: Formula: (= v_emit_19 (store v_emit_20 v_hdr.ipv4_2 false))  InVars {hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_20}  OutVars{hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_19}  AuxVars[]  AssignedVars[emit] 4965#L695_accept_S2 [1753] L695_accept_S2-->L696_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_11}  AuxVars[]  AssignedVars[hdr.ipv4.version] 4982#L696_accept_S2 [1717] L696_accept_S2-->L697_accept_S2: Formula: (and (< v_hdr.ipv4.version_10 16) (<= 0 v_hdr.ipv4.version_10))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_10}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_10}  AuxVars[]  AssignedVars[] 4473#L697_accept_S2 [1469] L697_accept_S2-->L698_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 4474#L698_accept_S2 [2092] L698_accept_S2-->L699_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.ihl_12) (< v_hdr.ipv4.ihl_12 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_12}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_12}  AuxVars[]  AssignedVars[] 4950#L699_accept_S2 [2165] L699_accept_S2-->L700_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 5001#L700_accept_S2 [1783] L700_accept_S2-->L701_accept_S2: Formula: (and (< v_hdr.ipv4.diffserv_9 256) (<= 0 v_hdr.ipv4.diffserv_9))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  AuxVars[]  AssignedVars[] 4883#L701_accept_S2 [2023] L701_accept_S2-->L702_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_10}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 4884#L702_accept_S2 [2102] L702_accept_S2-->L703_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.totalLen_9) (< v_hdr.ipv4.totalLen_9 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  AuxVars[]  AssignedVars[] 4836#L703_accept_S2 [1588] L703_accept_S2-->L704_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_9}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 4506#L704_accept_S2 [1848] L704_accept_S2-->L705_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.identification_12) (< v_hdr.ipv4.identification_12 65536))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_12}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_12}  AuxVars[]  AssignedVars[] 4507#L705_accept_S2 [1584] L705_accept_S2-->L706_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_9}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 4831#L706_accept_S2 [1673] L706_accept_S2-->L707_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.flags_12) (< v_hdr.ipv4.flags_12 8))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_12}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_12}  AuxVars[]  AssignedVars[] 4467#L707_accept_S2 [1828] L707_accept_S2-->L708_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_9}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 4468#L708_accept_S2 [1682] L708_accept_S2-->L709_accept_S2: Formula: (and (< v_hdr.ipv4.fragOffset_12 8192) (<= 0 v_hdr.ipv4.fragOffset_12))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  AuxVars[]  AssignedVars[] 4598#L709_accept_S2 [1508] L709_accept_S2-->L710_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 4599#L710_accept_S2 [1526] L710_accept_S2-->L711_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.ttl_10) (< v_hdr.ipv4.ttl_10 256))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_10}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_10}  AuxVars[]  AssignedVars[] 4645#L711_accept_S2 [2007] L711_accept_S2-->L712_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 4504#L712_accept_S2 [1846] L712_accept_S2-->L713_accept_S2: Formula: (and (< v_hdr.ipv4.protocol_13 256) (<= 0 v_hdr.ipv4.protocol_13))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_13}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_13}  AuxVars[]  AssignedVars[] 4505#L713_accept_S2 [1740] L713_accept_S2-->L714_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_10}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 4992#L714_accept_S2 [1784] L714_accept_S2-->L715_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.hdrChecksum_9) (< v_hdr.ipv4.hdrChecksum_9 65536))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_9}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_9}  AuxVars[]  AssignedVars[] 4457#L715_accept_S2 [1465] L715_accept_S2-->L716_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_16}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 4458#L716_accept_S2 [1504] L716_accept_S2-->L717_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_21}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 4587#L717_accept_S2 [1502] L717_accept_S2-->L718_accept_S2: Formula: (not v_hdr.icmp.valid_19)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_19}  AuxVars[]  AssignedVars[hdr.icmp.valid] 4588#L718_accept_S2 [1776] L718_accept_S2-->L719_accept_S2: Formula: (= v_emit_23 (store v_emit_24 v_hdr.icmp_2 false))  InVars {emit=v_emit_24, hdr.icmp=v_hdr.icmp_2}  OutVars{emit=v_emit_23, hdr.icmp=v_hdr.icmp_2}  AuxVars[]  AssignedVars[emit] 4589#L719_accept_S2 [1503] L719_accept_S2-->L720_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_19}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 4590#L720_accept_S2 [1612] L720_accept_S2-->L721_accept_S2: Formula: (and (<= 0 v_hdr.icmp.icmpType_16) (< v_hdr.icmp.icmpType_16 256))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_16}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_16}  AuxVars[]  AssignedVars[] 4702#L721_accept_S2 [1924] L721_accept_S2-->L722_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_9}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 4703#L722_accept_S2 [1690] L722_accept_S2-->L723_accept_S2: Formula: (and (< v_hdr.icmp.icmpCode_11 256) (<= 0 v_hdr.icmp.icmpCode_11))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_11}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_11}  AuxVars[]  AssignedVars[] 4944#L723_accept_S2 [2085] L723_accept_S2-->L724_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_17}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 4923#L724_accept_S2 [2069] L724_accept_S2-->L725_accept_S2: Formula: (and (<= 0 v_hdr.icmp.hdrChecksum_19) (< v_hdr.icmp.hdrChecksum_19 65536))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_19}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_19}  AuxVars[]  AssignedVars[] 4924#L725_accept_S2 [2213] L725_accept_S2-->L726_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_12}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 4818#L726_accept_S2 [1576] L726_accept_S2-->L727_accept_S2: Formula: (and (< v_hdr.icmp.identifier_11 65536) (<= 0 v_hdr.icmp.identifier_11))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_11}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_11}  AuxVars[]  AssignedVars[] 4819#L727_accept_S2 [2097] L727_accept_S2-->L728_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_11}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 4672#L728_accept_S2 [1914] L728_accept_S2-->L729_accept_S2: Formula: (and (<= 0 v_hdr.icmp.seqNumber_10) (< v_hdr.icmp.seqNumber_10 65536))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_10}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_10}  AuxVars[]  AssignedVars[] 4535#L729_accept_S2 [1486] L729_accept_S2-->L730_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_12}  AuxVars[]  AssignedVars[hdr.icmp.payload] 4536#L730_accept_S2 [2015] L730_accept_S2-->L731_accept_S2: Formula: (and (<= 0 v_hdr.icmp.payload_11) (< v_hdr.icmp.payload_11 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_11}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_11}  AuxVars[]  AssignedVars[] 4842#L731_accept_S2 [1994] L731_accept_S2-->L732_accept_S2: Formula: (not v_hdr.udp.valid_18)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_18}  AuxVars[]  AssignedVars[hdr.udp.valid] 4584#L732_accept_S2 [1873] L732_accept_S2-->L733_accept_S2: Formula: (= v_emit_29 (store v_emit_30 v_hdr.udp_2 false))  InVars {hdr.udp=v_hdr.udp_2, emit=v_emit_30}  OutVars{hdr.udp=v_hdr.udp_2, emit=v_emit_29}  AuxVars[]  AssignedVars[emit] 4585#L733_accept_S2 [2117] L733_accept_S2-->L734_accept_S2: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_12}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 4904#L734_accept_S2 [2051] L734_accept_S2-->L735_accept_S2: Formula: (and (<= 0 v_hdr.udp.srcPort_11) (< v_hdr.udp.srcPort_11 65536))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_11}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_11}  AuxVars[]  AssignedVars[] 4732#L735_accept_S2 [1548] L735_accept_S2-->L736_accept_S2: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_18}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 4733#L736_accept_S2 [1999] L736_accept_S2-->L737_accept_S2: Formula: (and (<= 0 v_hdr.udp.dstPort_19) (< v_hdr.udp.dstPort_19 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_19}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_19}  AuxVars[]  AssignedVars[] 4632#L737_accept_S2 [1519] L737_accept_S2-->L738_accept_S2: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__10}  AuxVars[]  AssignedVars[hdr.udp.length_] 4633#L738_accept_S2 [1606] L738_accept_S2-->L739_accept_S2: Formula: (and (<= 0 v_hdr.udp.length__9) (< v_hdr.udp.length__9 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__9}  OutVars{hdr.udp.length_=v_hdr.udp.length__9}  AuxVars[]  AssignedVars[] 4777#L739_accept_S2 [1564] L739_accept_S2-->L740_accept_S2: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_10}  AuxVars[]  AssignedVars[hdr.udp.checksum] 4778#L740_accept_S2 [1967] L740_accept_S2-->L741_accept_S2: Formula: (and (<= 0 v_hdr.udp.checksum_9) (< v_hdr.udp.checksum_9 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_9}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_9}  AuxVars[]  AssignedVars[] 4789#L741_accept_S2 [1710] L741_accept_S2-->L742_accept_S2: Formula: (not v_hdr.paxos.valid_21)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_21}  AuxVars[]  AssignedVars[hdr.paxos.valid] 4832#L742_accept_S2 [1585] L742_accept_S2-->L743_accept_S2: Formula: (= v_emit_21 (store v_emit_22 v_hdr.paxos_2 false))  InVars {emit=v_emit_22, hdr.paxos=v_hdr.paxos_2}  OutVars{emit=v_emit_21, hdr.paxos=v_hdr.paxos_2}  AuxVars[]  AssignedVars[emit] 4833#L743_accept_S2 [1779] L743_accept_S2-->L744_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_21}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 4886#L744_accept_S2 [1622] L744_accept_S2-->L745_accept_S2: Formula: (and (< v_hdr.paxos.msgtype_19 65536) (<= 0 v_hdr.paxos.msgtype_19))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_19}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_19}  AuxVars[]  AssignedVars[] 4887#L745_accept_S2 [2033] L745_accept_S2-->L746_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_24}  AuxVars[]  AssignedVars[hdr.paxos.inst] 4393#L746_accept_S2 [1810] L746_accept_S2-->L747_accept_S2: Formula: (and (< v_hdr.paxos.inst_22 4294967296) (<= 0 v_hdr.paxos.inst_22))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_22}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_22}  AuxVars[]  AssignedVars[] 4394#L747_accept_S2 [1507] L747_accept_S2-->L748_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_21}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 4369#L748_accept_S2 [1802] L748_accept_S2-->L749_accept_S2: Formula: (and (<= 0 v_hdr.paxos.rnd_20) (< v_hdr.paxos.rnd_20 65536))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_20}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_20}  AuxVars[]  AssignedVars[] 4370#L749_accept_S2 [1942] L749_accept_S2-->L750_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_17}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 4746#L750_accept_S2 [2166] L750_accept_S2-->L751_accept_S2: Formula: (and (< v_hdr.paxos.vrnd_18 65536) (<= 0 v_hdr.paxos.vrnd_18))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_18}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_18}  AuxVars[]  AssignedVars[] 4881#L751_accept_S2 [1620] L751_accept_S2-->L752_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_21}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 4792#L752_accept_S2 [1968] L752_accept_S2-->L753_accept_S2: Formula: (and (<= 0 v_hdr.paxos.acptid_19) (< v_hdr.paxos.acptid_19 65536))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_19}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_19}  AuxVars[]  AssignedVars[] 4793#L753_accept_S2 [2101] L753_accept_S2-->L754_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_12}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 4759#L754_accept_S2 [1950] L754_accept_S2-->L755_accept_S2: Formula: (and (< v_hdr.paxos.paxoslen_10 4294967296) (<= 0 v_hdr.paxos.paxoslen_10))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_10}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_10}  AuxVars[]  AssignedVars[] 4760#L755_accept_S2 [1777] L755_accept_S2-->L756_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_21}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 4809#L756_accept_S2 [1572] L756_accept_S2-->L757_accept_S2: Formula: (and (<= 0 v_hdr.paxos.paxosval_20) (< v_hdr.paxos.paxosval_20 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_20}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_20}  AuxVars[]  AssignedVars[] 4810#L757_accept_S2 [1780] L757_accept_S2-->L758_accept_S2: Formula: (= 0 v_meta.paxos_metadata.round_16)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_16}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 4870#L758_accept_S2 [2013] L758_accept_S2-->L759_accept_S2: Formula: (= v_meta.paxos_metadata.set_drop_9 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 4628#L759_accept_S2 [1893] L759_accept_S2-->L760_accept_S2: Formula: (= v_meta.paxos_metadata.ack_count_8 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 4629#L760_accept_S2 [2146] L760_accept_S2-->L761_accept_S2: Formula: (= v_meta.paxos_metadata.ack_acceptors_9 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 4709#L761_accept_S2 [1929] L761_accept_S2-->L762_accept_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_11}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 4710#L762_accept_S2 [1666] L762_accept_S2-->L763_accept_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_11}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 4692#L763_accept_S2 [1920] L763_accept_S2-->L764_accept_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_14}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 4693#L764_accept_S2 [2021] L764_accept_S2-->L765_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 4805#L765_accept_S2 [1974] L765_accept_S2-->L766_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 4671#L766_accept_S2 [1913] L766_accept_S2-->L767_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 4480#L767_accept_S2 [1835] L767_accept_S2-->L768_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 4481#L768_accept_S2 [1960] L768_accept_S2-->L769_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_12}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 4780#L769_accept_S2 [1760] L769_accept_S2-->L770_accept_S2: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_15}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 4996#L770_accept_S2 [2154] L770_accept_S2-->L771_accept_S2: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_15}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 4829#L771_accept_S2 [1981] L771_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_11}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 4830#havocProcedureFINAL_accept_S2 [2047] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4860#havocProcedureEXIT_accept_S2 >[2310] havocProcedureEXIT_accept_S2-->L828-D80: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4798#L828-D80 [1972] L828-D80-->L828_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4639#L828_accept_S2 [1524] L828_accept_S2-->L828_accept_S2-D50: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4640#L828_accept_S2-D50 [1927] L828_accept_S2-D50-->_parser_TopParserENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4452#_parser_TopParserENTRY_accept_S2 [1985] _parser_TopParserENTRY_accept_S2-->_parser_TopParserENTRY_accept_S2-D64: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4646#_parser_TopParserENTRY_accept_S2-D64 [1527] _parser_TopParserENTRY_accept_S2-D64-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4451#startENTRY_accept_S2 [1822] startENTRY_accept_S2-->L963_accept_S2: Formula: v_hdr.ethernet.valid_15  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 4453#L963_accept_S2 [1578] L963_accept_S2-->L966_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_22 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  AuxVars[]  AssignedVars[] 4820#L966_accept_S2 [1660] L966_accept_S2-->L967_accept_S2: Formula: (= v_hdr.ethernet.etherType_17 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 4372#L967_accept_S2 [1505] L967_accept_S2-->L967_accept_S2-D72: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4593#L967_accept_S2-D72 [1647] L967_accept_S2-D72-->parse_ipv4ENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4908#parse_ipv4ENTRY_accept_S2 [1718] parse_ipv4ENTRY_accept_S2-->L885_accept_S2: Formula: v_hdr.ipv4.valid_27  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_27}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 4964#L885_accept_S2 [1696] L885_accept_S2-->L888_accept_S2: Formula: (not (= v_hdr.ipv4.protocol_18 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_18}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_18}  AuxVars[]  AssignedVars[] 4962#L888_accept_S2 [2105] L888_accept_S2-->L889_accept_S2: Formula: (= v_hdr.ipv4.protocol_19 17)  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_19}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_19}  AuxVars[]  AssignedVars[] 4382#L889_accept_S2 [1638] L889_accept_S2-->L889_accept_S2-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4675#L889_accept_S2-D10 [1916] L889_accept_S2-D10-->parse_udpENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4676#parse_udpENTRY_accept_S2 [1749] parse_udpENTRY_accept_S2-->L906_accept_S2: Formula: v_hdr.udp.valid_19  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_19}  AuxVars[]  AssignedVars[hdr.udp.valid] 4665#L906_accept_S2 [1906] L906_accept_S2-->L907_accept_S2: Formula: (= v_hdr.udp.dstPort_24 34952)  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_24}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_24}  AuxVars[]  AssignedVars[] 4472#L907_accept_S2 [1596] L907_accept_S2-->L907_accept_S2-D16: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4679#L907_accept_S2-D16 [1917] L907_accept_S2-D16-->parse_paxosENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4680#parse_paxosENTRY_accept_S2 [1586] parse_paxosENTRY_accept_S2-->L898_accept_S2: Formula: v_hdr.paxos.valid_30  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_30}  AuxVars[]  AssignedVars[hdr.paxos.valid] 4834#L898_accept_S2 [1654] L898_accept_S2-->L898_accept_S2-D46: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4915#L898_accept_S2-D46 [2125] L898_accept_S2-D46-->acceptFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4975#acceptFINAL_accept_S2 [2177] acceptFINAL_accept_S2-->acceptEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4918#acceptEXIT_accept_S2 >[2321] acceptEXIT_accept_S2-->parse_paxosFINAL-D140: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4919#parse_paxosFINAL-D140 [2191] parse_paxosFINAL-D140-->parse_paxosFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4985#parse_paxosFINAL_accept_S2 [1723] parse_paxosFINAL_accept_S2-->parse_paxosEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4471#parse_paxosEXIT_accept_S2 >[2281] parse_paxosEXIT_accept_S2-->L906-1-D148: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4459#L906-1-D148 [1826] L906-1-D148-->L906-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4381#L906-1_accept_S2 [1450] L906-1_accept_S2-->parse_udpEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4383#parse_udpEXIT_accept_S2 >[2226] parse_udpEXIT_accept_S2-->L888-1-D134: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4371#L888-1-D134 [1803] L888-1-D134-->L888-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4373#L888-1_accept_S2 [1733] L888-1_accept_S2-->parse_ipv4EXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4615#parse_ipv4EXIT_accept_S2 >[2240] parse_ipv4EXIT_accept_S2-->L966-1-D120: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4616#L966-1-D120 [1766] L966-1-D120-->L966-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5007#L966-1_accept_S2 [1762] L966-1_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4688#startEXIT_accept_S2 >[2343] startEXIT_accept_S2-->_parser_TopParserFINAL-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4689#_parser_TopParserFINAL-D104 [2093] _parser_TopParserFINAL-D104-->_parser_TopParserFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4952#_parser_TopParserFINAL_accept_S2 [2094] _parser_TopParserFINAL_accept_S2-->_parser_TopParserEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4816#_parser_TopParserEXIT_accept_S2 >[2356] _parser_TopParserEXIT_accept_S2-->L829-D124: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4817#L829-D124 [2036] L829-D124-->L829_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4610#L829_accept_S2 [2147] L829_accept_S2-->L829_accept_S2-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4991#L829_accept_S2-D34 [1738] L829_accept_S2-D34-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4609#verifyChecksumFINAL_accept_S2 [1511] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4611#verifyChecksumEXIT_accept_S2 >[2247] verifyChecksumEXIT_accept_S2-->L830-D130: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4738#L830-D130 [2074] L830-D130-->L830_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4429#L830_accept_S2 [2190] L830_accept_S2-->L830_accept_S2-D66: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4981#L830_accept_S2-D66 [2129] L830_accept_S2-D66-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4903#ingressENTRY_accept_S2 [2052] ingressENTRY_accept_S2-->L794_accept_S2: Formula: v_hdr.arp.valid_24  InVars {hdr.arp.valid=v_hdr.arp.valid_24}  OutVars{hdr.arp.valid=v_hdr.arp.valid_24}  AuxVars[]  AssignedVars[] 4571#L794_accept_S2 [1680] L794_accept_S2-->L794_accept_S2-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4946#L794_accept_S2-D40 [2205] L794_accept_S2-D40-->arp_tbl_0.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4614#arp_tbl_0.applyENTRY_accept_S2 [1886] arp_tbl_0.applyENTRY_accept_S2-->L534_accept_S2: Formula: (not (= v_arp_tbl_0.action_run_27 arp_tbl_0.action.handle_arp_request))  InVars {arp_tbl_0.action_run=v_arp_tbl_0.action_run_27}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_27}  AuxVars[]  AssignedVars[] 4594#L534_accept_S2 [1876] L534_accept_S2-->L537_accept_S2: Formula: (not (= v_arp_tbl_0.action_run_23 arp_tbl_0.action.handle_arp_reply))  InVars {arp_tbl_0.action_run=v_arp_tbl_0.action_run_23}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_23}  AuxVars[]  AssignedVars[] 4595#L537_accept_S2 [1987] L537_accept_S2-->L537-1_accept_S2: Formula: (not (= v_arp_tbl_0.action_run_17 arp_tbl_0.action._drop_5))  InVars {arp_tbl_0.action_run=v_arp_tbl_0.action_run_17}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_17}  AuxVars[]  AssignedVars[] 4721#L537-1_accept_S2 [1544] L537-1_accept_S2-->arp_tbl_0.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4722#arp_tbl_0.applyEXIT_accept_S2 >[2220] arp_tbl_0.applyEXIT_accept_S2-->L797-1-D96: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4723#L797-1-D96 [1677] L797-1-D96-->L797-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4430#L797-1_accept_S2 [1669] L797-1_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4928#ingressEXIT_accept_S2 >[2290] ingressEXIT_accept_S2-->L831-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4929#L831-D122 [2073] L831-D122-->L831_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4401#L831_accept_S2 [1863] L831_accept_S2-->L831_accept_S2-D70: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4555#L831_accept_S2-D70 [1978] L831_accept_S2-D70-->egressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4378#egressENTRY_accept_S2 [1925] egressENTRY_accept_S2-->egressENTRY_accept_S2-D62: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4701#egressENTRY_accept_S2-D62 [1609] egressENTRY_accept_S2-D62-->place_holder_table_0.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4377#place_holder_table_0.applyENTRY_accept_S2 [1805] place_holder_table_0.applyENTRY_accept_S2-->L914_accept_S2: Formula: (not (= v_place_holder_table_0.action_run_13 place_holder_table_0.action.NoAction_0))  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_13}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_13}  AuxVars[]  AssignedVars[] 4380#L914_accept_S2 [1559] L914_accept_S2-->place_holder_table_0.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4762#place_holder_table_0.applyEXIT_accept_S2 >[2261] place_holder_table_0.applyEXIT_accept_S2-->egressFINAL-D94: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4409#egressFINAL-D94 [1456] egressFINAL-D94-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4410#egressFINAL_accept_S2 [1552] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4400#egressEXIT_accept_S2 >[2350] egressEXIT_accept_S2-->L832-D150: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4402#L832-D150 [1685] L832-D150-->L832_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4612#L832_accept_S2 [1513] L832_accept_S2-->L832_accept_S2-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4613#L832_accept_S2-D38 [1553] L832_accept_S2-D38-->computeChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4641#computeChecksumFINAL_accept_S2 [1525] computeChecksumFINAL_accept_S2-->computeChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4642#computeChecksumEXIT_accept_S2 >[2251] computeChecksumEXIT_accept_S2-->L833-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4754#L833-D100 [1948] L833-D100-->L833_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4755#L833_accept_S2 [2061] L833_accept_S2-->L834-1_accept_S2: Formula: v_forward_29  InVars {forward=v_forward_29}  OutVars{forward=v_forward_29}  AuxVars[]  AssignedVars[] 4498#L834-1_accept_S2 [1844] L834-1_accept_S2-->L838_accept_S2: Formula: (let ((.cse0 (<= v_meta.paxos_metadata.round_25 v_hdr.paxos.rnd_27))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_27, meta.paxos_metadata.round=v_meta.paxos_metadata.round_25}  OutVars{_p4ltl_0=v__p4ltl_0_8, hdr.paxos.rnd=v_hdr.paxos.rnd_27, meta.paxos_metadata.round=v_meta.paxos_metadata.round_25}  AuxVars[]  AssignedVars[_p4ltl_0] 4499#L838_accept_S2 [1679] L838_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= v__p4ltl_free_a_5 v_hdr.paxos.inst_31))) (or (and (not .cse0) (not v__p4ltl_1_7)) (and v__p4ltl_1_7 .cse0)))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_31, _p4ltl_free_a=v__p4ltl_free_a_5}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_31, _p4ltl_1=v__p4ltl_1_7, _p4ltl_free_a=v__p4ltl_free_a_5}  AuxVars[]  AssignedVars[_p4ltl_1] 4773#mainFINAL_accept_S2 [1562] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4774#mainEXIT_accept_S2 >[2294] mainEXIT_accept_S2-->L845-1-D112: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4547#L845-1-D112 [1489] L845-1-D112-->L845-1_accept_S2: Formula: (and (not v_hdr.arp.valid_19) v_hdr.ipv4.valid_19 v_hdr.paxos.valid_23)  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_19, hdr.paxos.valid=v_hdr.paxos.valid_23, hdr.arp.valid=v_hdr.arp.valid_19}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_19, hdr.paxos.valid=v_hdr.paxos.valid_23, hdr.arp.valid=v_hdr.arp.valid_19}  AuxVars[]  AssignedVars[] 4549#L845-1_accept_S2 
[2023-02-06 19:10:14,364 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 19:10:14,364 INFO  L85        PathProgramCache]: Analyzing trace with hash 1622106696, now seen corresponding path program 1 times
[2023-02-06 19:10:14,364 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 19:10:14,364 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1879419811]
[2023-02-06 19:10:14,364 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 19:10:14,364 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 19:10:14,379 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:14,445 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-06 19:10:14,454 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:14,540 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:10:14,547 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:14,566 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 137
[2023-02-06 19:10:14,568 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:14,576 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:10:14,577 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:14,587 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-06 19:10:14,588 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:14,594 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-06 19:10:14,595 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:14,600 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-06 19:10:14,601 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:14,603 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 19:10:14,603 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:14,605 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 176
[2023-02-06 19:10:14,606 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:14,618 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 181
[2023-02-06 19:10:14,620 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:14,629 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 19:10:14,631 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:14,632 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 195
[2023-02-06 19:10:14,633 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:14,634 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:10:14,635 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:14,635 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 206
[2023-02-06 19:10:14,636 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:14,637 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 19:10:14,638 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 19:10:14,638 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1879419811]
[2023-02-06 19:10:14,638 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1879419811] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 19:10:14,638 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 19:10:14,638 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [11] imperfect sequences [] total 11
[2023-02-06 19:10:14,638 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1307210048]
[2023-02-06 19:10:14,638 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 19:10:14,638 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 19:10:14,638 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 19:10:14,639 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 12 interpolants.
[2023-02-06 19:10:14,639 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=46, Invalid=86, Unknown=0, NotChecked=0, Total=132
[2023-02-06 19:10:14,639 INFO  L87              Difference]: Start difference. First operand 672 states and 699 transitions. cyclomatic complexity: 29 Second operand  has 12 states, 11 states have (on average 17.454545454545453) internal successors, (192), 3 states have internal predecessors, (192), 2 states have call successors, (15), 10 states have call predecessors, (15), 2 states have return successors, (14), 2 states have call predecessors, (14), 2 states have call successors, (14)
[2023-02-06 19:10:15,350 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 19:10:15,350 INFO  L93              Difference]: Finished difference Result 788 states and 825 transitions.
[2023-02-06 19:10:15,351 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 18 states. 
[2023-02-06 19:10:15,351 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 788 states and 825 transitions.
[2023-02-06 19:10:15,354 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:10:15,356 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 788 states to 638 states and 664 transitions.
[2023-02-06 19:10:15,356 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 317
[2023-02-06 19:10:15,356 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 317
[2023-02-06 19:10:15,356 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 638 states and 664 transitions.
[2023-02-06 19:10:15,357 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 19:10:15,357 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 638 states and 664 transitions.
[2023-02-06 19:10:15,357 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 638 states and 664 transitions.
[2023-02-06 19:10:15,362 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 638 to 604.
[2023-02-06 19:10:15,363 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 604 states, 501 states have (on average 1.033932135728543) internal successors, (518), 498 states have internal predecessors, (518), 53 states have call successors, (53), 53 states have call predecessors, (53), 50 states have return successors, (52), 52 states have call predecessors, (52), 52 states have call successors, (52)
[2023-02-06 19:10:15,364 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 604 states to 604 states and 623 transitions.
[2023-02-06 19:10:15,364 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 604 states and 623 transitions.
[2023-02-06 19:10:15,364 INFO  L399   stractBuchiCegarLoop]: Abstraction has 604 states and 623 transitions.
[2023-02-06 19:10:15,364 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 4 ============
[2023-02-06 19:10:15,365 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 604 states and 623 transitions.
[2023-02-06 19:10:15,366 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:10:15,366 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 19:10:15,367 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 19:10:15,368 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:10:15,368 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:10:15,370 INFO  L752   eck$LassoCheckResult]: Stem: 6525#ULTIMATE.startENTRY_NONWA [1510] ULTIMATE.startENTRY_NONWA-->mainProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6575#mainProcedureENTRY_T0_init [1634] mainProcedureENTRY_T0_init-->L845-1_T0_init: Formula: (and (<= 0 v__p4ltl_free_a_4) (< v__p4ltl_free_a_4 4294967296))  InVars {_p4ltl_free_a=v__p4ltl_free_a_4}  OutVars{_p4ltl_free_a=v__p4ltl_free_a_4}  AuxVars[]  AssignedVars[] 6799#L845-1_T0_init [2000] L845-1_T0_init-->L845_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6346#L845_T0_init [1627] L845_T0_init-->L845_T0_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6658#L845_T0_init-D23 [1922] L845_T0_init-D23-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6362#mainENTRY_T0_init [1785] mainENTRY_T0_init-->mainENTRY_T0_init-D29: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6806#mainENTRY_T0_init-D29 [2006] mainENTRY_T0_init-D29-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6807#havocProcedureENTRY_T0_init [1617] havocProcedureENTRY_T0_init-->L642_T0_init: Formula: (not v_drop_54)  InVars {}  OutVars{drop=v_drop_54}  AuxVars[]  AssignedVars[drop] 6827#L642_T0_init [1693] L642_T0_init-->L643_T0_init: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 6636#L643_T0_init [1532] L643_T0_init-->L644_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 6637#L644_T0_init [1792] L644_T0_init-->L645_T0_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_12) (< v_standard_metadata.ingress_port_12 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  AuxVars[]  AssignedVars[] 6944#L645_T0_init [1782] L645_T0_init-->L646_T0_init: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 6937#L646_T0_init [1755] L646_T0_init-->L647_T0_init: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 6482#L647_T0_init [1845] L647_T0_init-->L648_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 6483#L648_T0_init [1855] L648_T0_init-->L649_T0_init: Formula: (and (<= 0 v_standard_metadata.instance_type_10) (< v_standard_metadata.instance_type_10 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_10}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[] 6508#L649_T0_init [1751] L649_T0_init-->L650_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 6776#L650_T0_init [1580] L650_T0_init-->L651_T0_init: Formula: (and (< v_standard_metadata.packet_length_9 4294967296) (<= 0 v_standard_metadata.packet_length_9))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_9}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[] 6777#L651_T0_init [1732] L651_T0_init-->L652_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 6816#L652_T0_init [2012] L652_T0_init-->L653_T0_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_9) (< v_standard_metadata.enq_timestamp_9 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[] 6817#L653_T0_init [2200] L653_T0_init-->L654_T0_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 6868#L654_T0_init [2068] L654_T0_init-->L655_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 6457#L655_T0_init [1470] L655_T0_init-->L656_T0_init: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 6458#L656_T0_init [1643] L656_T0_init-->L657_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 6851#L657_T0_init [2208] L657_T0_init-->L658_T0_init: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 6698#L658_T0_init [1938] L658_T0_init-->L659_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 6699#L659_T0_init [2042] L659_T0_init-->L660_T0_init: Formula: (and (< v_standard_metadata.ingress_global_timestamp_11 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_11))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[] 6843#L660_T0_init [1743] L660_T0_init-->L661_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 6649#L661_T0_init [1537] L661_T0_init-->L662_T0_init: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_11) (< v_standard_metadata.egress_global_timestamp_11 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[] 6650#L662_T0_init [1651] L662_T0_init-->L663_T0_init: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 6361#L663_T0_init [1449] L663_T0_init-->L664_T0_init: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 6363#L664_T0_init [1676] L664_T0_init-->L665_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 6763#L665_T0_init [1977] L665_T0_init-->L666_T0_init: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 6764#L666_T0_init [2020] L666_T0_init-->L667_T0_init: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 6759#L667_T0_init [1973] L667_T0_init-->L668_T0_init: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 6760#L668_T0_init [1787] L668_T0_init-->L669_T0_init: Formula: (= v_emit_39 (store v_emit_40 v_hdr.ethernet_3 false))  InVars {emit=v_emit_40, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_39, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 6728#L669_T0_init [1956] L669_T0_init-->L670_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_25}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 6729#L670_T0_init [1752] L670_T0_init-->L671_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_23}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 6796#L671_T0_init [1998] L671_T0_init-->L672_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_13}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 6390#L672_T0_init [1454] L672_T0_init-->L673_T0_init: Formula: (and (<= 0 v_hdr.ethernet.etherType_14) (< v_hdr.ethernet.etherType_14 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_14}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_14}  AuxVars[]  AssignedVars[] 6391#L673_T0_init [2055] L673_T0_init-->L674_T0_init: Formula: (not v_hdr.arp.valid_17)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_17}  AuxVars[]  AssignedVars[hdr.arp.valid] 6853#L674_T0_init [2153] L674_T0_init-->L675_T0_init: Formula: (= v_emit_37 (store v_emit_38 v_hdr.arp_3 false))  InVars {emit=v_emit_38, hdr.arp=v_hdr.arp_3}  OutVars{emit=v_emit_37, hdr.arp=v_hdr.arp_3}  AuxVars[]  AssignedVars[emit] 6840#L675_T0_init [2038] L675_T0_init-->L676_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_9}  AuxVars[]  AssignedVars[hdr.arp.hrd] 6547#L676_T0_init [1868] L676_T0_init-->L677_T0_init: Formula: (and (<= 0 v_hdr.arp.hrd_11) (< v_hdr.arp.hrd_11 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_11}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_11}  AuxVars[]  AssignedVars[] 6548#L677_T0_init [1500] L677_T0_init-->L678_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_12}  AuxVars[]  AssignedVars[hdr.arp.pro] 6554#L678_T0_init [2062] L678_T0_init-->L679_T0_init: Formula: (and (<= 0 v_hdr.arp.pro_9) (< v_hdr.arp.pro_9 65536))  InVars {hdr.arp.pro=v_hdr.arp.pro_9}  OutVars{hdr.arp.pro=v_hdr.arp.pro_9}  AuxVars[]  AssignedVars[] 6420#L679_T0_init [1817] L679_T0_init-->L680_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_9}  AuxVars[]  AssignedVars[hdr.arp.hln] 6421#L680_T0_init [1962] L680_T0_init-->L681_T0_init: Formula: (and (< v_hdr.arp.hln_12 256) (<= 0 v_hdr.arp.hln_12))  InVars {hdr.arp.hln=v_hdr.arp.hln_12}  OutVars{hdr.arp.hln=v_hdr.arp.hln_12}  AuxVars[]  AssignedVars[] 6596#L681_T0_init [1894] L681_T0_init-->L682_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_12}  AuxVars[]  AssignedVars[hdr.arp.pln] 6597#L682_T0_init [1650] L682_T0_init-->L683_T0_init: Formula: (and (< v_hdr.arp.pln_10 256) (<= 0 v_hdr.arp.pln_10))  InVars {hdr.arp.pln=v_hdr.arp.pln_10}  OutVars{hdr.arp.pln=v_hdr.arp.pln_10}  AuxVars[]  AssignedVars[] 6410#L683_T0_init [1813] L683_T0_init-->L684_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_19}  AuxVars[]  AssignedVars[hdr.arp.op] 6411#L684_T0_init [1709] L684_T0_init-->L685_T0_init: Formula: (and (<= 0 v_hdr.arp.op_17) (< v_hdr.arp.op_17 65536))  InVars {hdr.arp.op=v_hdr.arp.op_17}  OutVars{hdr.arp.op=v_hdr.arp.op_17}  AuxVars[]  AssignedVars[] 6913#L685_T0_init [2133] L685_T0_init-->L686_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_19}  AuxVars[]  AssignedVars[hdr.arp.sha] 6917#L686_T0_init [2128] L686_T0_init-->L687_T0_init: Formula: (and (< v_hdr.arp.sha_17 281474976710656) (<= 0 v_hdr.arp.sha_17))  InVars {hdr.arp.sha=v_hdr.arp.sha_17}  OutVars{hdr.arp.sha=v_hdr.arp.sha_17}  AuxVars[]  AssignedVars[] 6880#L687_T0_init [1672] L687_T0_init-->L688_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_17}  AuxVars[]  AssignedVars[hdr.arp.spa] 6881#L688_T0_init [2091] L688_T0_init-->L689_T0_init: Formula: (and (< v_hdr.arp.spa_19 4294967296) (<= 0 v_hdr.arp.spa_19))  InVars {hdr.arp.spa=v_hdr.arp.spa_19}  OutVars{hdr.arp.spa=v_hdr.arp.spa_19}  AuxVars[]  AssignedVars[] 6703#L689_T0_init [1551] L689_T0_init-->L690_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_16}  AuxVars[]  AssignedVars[hdr.arp.tha] 6428#L690_T0_init [1818] L690_T0_init-->L691_T0_init: Formula: (and (< v_hdr.arp.tha_17 281474976710656) (<= 0 v_hdr.arp.tha_17))  InVars {hdr.arp.tha=v_hdr.arp.tha_17}  OutVars{hdr.arp.tha=v_hdr.arp.tha_17}  AuxVars[]  AssignedVars[] 6429#L691_T0_init [1706] L691_T0_init-->L692_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_16}  AuxVars[]  AssignedVars[hdr.arp.tpa] 6910#L692_T0_init [2131] L692_T0_init-->L693_T0_init: Formula: (and (< v_hdr.arp.tpa_17 4294967296) (<= 0 v_hdr.arp.tpa_17))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_17}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_17}  AuxVars[]  AssignedVars[] 6593#L693_T0_init [1892] L693_T0_init-->L694_T0_init: Formula: (not v_hdr.ipv4.valid_17)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_17}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 6435#L694_T0_init [1463] L694_T0_init-->L695_T0_init: Formula: (= v_emit_31 (store v_emit_32 v_hdr.ipv4_3 false))  InVars {hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_32}  OutVars{hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_31}  AuxVars[]  AssignedVars[emit] 6436#L695_T0_init [2118] L695_T0_init-->L696_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_12}  AuxVars[]  AssignedVars[hdr.ipv4.version] 6801#L696_T0_init [1603] L696_T0_init-->L697_T0_init: Formula: (and (<= 0 v_hdr.ipv4.version_9) (< v_hdr.ipv4.version_9 16))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_9}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_9}  AuxVars[]  AssignedVars[] 6722#L697_T0_init [1953] L697_T0_init-->L698_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 6538#L698_T0_init [1865] L698_T0_init-->L699_T0_init: Formula: (and (< v_hdr.ipv4.ihl_10 16) (<= 0 v_hdr.ipv4.ihl_10))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  AuxVars[]  AssignedVars[] 6521#L699_T0_init [1858] L699_T0_init-->L700_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_10}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 6522#L700_T0_init [1491] L700_T0_init-->L701_T0_init: Formula: (and (< v_hdr.ipv4.diffserv_11 256) (<= 0 v_hdr.ipv4.diffserv_11))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_11}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_11}  AuxVars[]  AssignedVars[] 6539#L701_T0_init [1701] L701_T0_init-->L702_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_11}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 6887#L702_T0_init [1678] L702_T0_init-->L703_T0_init: Formula: (and (< v_hdr.ipv4.totalLen_12 65536) (<= 0 v_hdr.ipv4.totalLen_12))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  AuxVars[]  AssignedVars[] 6823#L703_T0_init [1615] L703_T0_init-->L704_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_10}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 6523#L704_T0_init [1860] L704_T0_init-->L705_T0_init: Formula: (and (< v_hdr.ipv4.identification_11 65536) (<= 0 v_hdr.ipv4.identification_11))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_11}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_11}  AuxVars[]  AssignedVars[] 6379#L705_T0_init [1808] L705_T0_init-->L706_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_11}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 6380#L706_T0_init [2175] L706_T0_init-->L707_T0_init: Formula: (and (< v_hdr.ipv4.flags_10 8) (<= 0 v_hdr.ipv4.flags_10))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_10}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_10}  AuxVars[]  AssignedVars[] 6640#L707_T0_init [1534] L707_T0_init-->L708_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 6641#L708_T0_init [2212] L708_T0_init-->L709_T0_init: Formula: (and (< v_hdr.ipv4.fragOffset_10 8192) (<= 0 v_hdr.ipv4.fragOffset_10))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  AuxVars[]  AssignedVars[] 6701#L709_T0_init [1550] L709_T0_init-->L710_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 6532#L710_T0_init [1864] L710_T0_init-->L711_T0_init: Formula: (and (< v_hdr.ipv4.ttl_9 256) (<= 0 v_hdr.ipv4.ttl_9))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_9}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_9}  AuxVars[]  AssignedVars[] 6533#L711_T0_init [1888] L711_T0_init-->L712_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_16}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 6519#L712_T0_init [1487] L712_T0_init-->L713_T0_init: Formula: (and (<= 0 v_hdr.ipv4.protocol_14) (< v_hdr.ipv4.protocol_14 256))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_14}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_14}  AuxVars[]  AssignedVars[] 6520#L713_T0_init [2202] L713_T0_init-->L714_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_11}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 6891#L714_T0_init [2090] L714_T0_init-->L715_T0_init: Formula: (and (< v_hdr.ipv4.hdrChecksum_12 65536) (<= 0 v_hdr.ipv4.hdrChecksum_12))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  AuxVars[]  AssignedVars[] 6892#L715_T0_init [1725] L715_T0_init-->L716_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_17}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 6921#L716_T0_init [1789] L716_T0_init-->L717_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_22}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 6945#L717_T0_init [2214] L717_T0_init-->L718_T0_init: Formula: (not v_hdr.icmp.valid_20)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_20}  AuxVars[]  AssignedVars[hdr.icmp.valid] 6938#L718_T0_init [2179] L718_T0_init-->L719_T0_init: Formula: (= v_emit_35 (store v_emit_36 v_hdr.icmp_3 false))  InVars {emit=v_emit_36, hdr.icmp=v_hdr.icmp_3}  OutVars{emit=v_emit_35, hdr.icmp=v_hdr.icmp_3}  AuxVars[]  AssignedVars[emit] 6471#L719_T0_init [1837] L719_T0_init-->L720_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_17}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 6472#L720_T0_init [1903] L720_T0_init-->L721_T0_init: Formula: (and (<= 0 v_hdr.icmp.icmpType_18) (< v_hdr.icmp.icmpType_18 256))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_18}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_18}  AuxVars[]  AssignedVars[] 6625#L721_T0_init [2107] L721_T0_init-->L722_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_12}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 6900#L722_T0_init [2098] L722_T0_init-->L723_T0_init: Formula: (and (< v_hdr.icmp.icmpCode_10 256) (<= 0 v_hdr.icmp.icmpCode_10))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_10}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_10}  AuxVars[]  AssignedVars[] 6498#L723_T0_init [1852] L723_T0_init-->L724_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_20}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 6499#L724_T0_init [2130] L724_T0_init-->L725_T0_init: Formula: (and (< v_hdr.icmp.hdrChecksum_18 65536) (<= 0 v_hdr.icmp.hdrChecksum_18))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_18}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_18}  AuxVars[]  AssignedVars[] 6841#L725_T0_init [2039] L725_T0_init-->L726_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_10}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 6540#L726_T0_init [1494] L726_T0_init-->L727_T0_init: Formula: (and (<= 0 v_hdr.icmp.identifier_9) (< v_hdr.icmp.identifier_9 65536))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_9}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_9}  AuxVars[]  AssignedVars[] 6440#L727_T0_init [1825] L727_T0_init-->L728_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_9}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 6441#L728_T0_init [1488] L728_T0_init-->L729_T0_init: Formula: (and (< v_hdr.icmp.seqNumber_12 65536) (<= 0 v_hdr.icmp.seqNumber_12))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_12}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_12}  AuxVars[]  AssignedVars[] 6509#L729_T0_init [1485] L729_T0_init-->L730_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_10}  AuxVars[]  AssignedVars[hdr.icmp.payload] 6510#L730_T0_init [1794] L730_T0_init-->L731_T0_init: Formula: (and (<= 0 v_hdr.icmp.payload_9) (< v_hdr.icmp.payload_9 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_9}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_9}  AuxVars[]  AssignedVars[] 6863#L731_T0_init [2067] L731_T0_init-->L732_T0_init: Formula: (not v_hdr.udp.valid_17)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_17}  AuxVars[]  AssignedVars[hdr.udp.valid] 6623#L732_T0_init [1530] L732_T0_init-->L733_T0_init: Formula: (= (store v_emit_42 v_hdr.udp_3 false) v_emit_41)  InVars {hdr.udp=v_hdr.udp_3, emit=v_emit_42}  OutVars{hdr.udp=v_hdr.udp_3, emit=v_emit_41}  AuxVars[]  AssignedVars[emit] 6624#L733_T0_init [2035] L733_T0_init-->L734_T0_init: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_9}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 6769#L734_T0_init [1575] L734_T0_init-->L735_T0_init: Formula: (and (<= 0 v_hdr.udp.srcPort_10) (< v_hdr.udp.srcPort_10 65536))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_10}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_10}  AuxVars[]  AssignedVars[] 6386#L735_T0_init [1809] L735_T0_init-->L736_T0_init: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_21}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 6387#L736_T0_init [2132] L736_T0_init-->L737_T0_init: Formula: (and (<= 0 v_hdr.udp.dstPort_20) (< v_hdr.udp.dstPort_20 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_20}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_20}  AuxVars[]  AssignedVars[] 6824#L737_T0_init [1616] L737_T0_init-->L738_T0_init: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__12}  AuxVars[]  AssignedVars[hdr.udp.length_] 6695#L738_T0_init [1937] L738_T0_init-->L739_T0_init: Formula: (and (<= 0 v_hdr.udp.length__11) (< v_hdr.udp.length__11 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__11}  OutVars{hdr.udp.length_=v_hdr.udp.length__11}  AuxVars[]  AssignedVars[] 6696#L739_T0_init [1561] L739_T0_init-->L740_T0_init: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_11}  AuxVars[]  AssignedVars[hdr.udp.checksum] 6725#L740_T0_init [1991] L740_T0_init-->L741_T0_init: Formula: (and (<= 0 v_hdr.udp.checksum_12) (< v_hdr.udp.checksum_12 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_12}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_12}  AuxVars[]  AssignedVars[] 6790#L741_T0_init [1630] L741_T0_init-->L742_T0_init: Formula: (not v_hdr.paxos.valid_22)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_22}  AuxVars[]  AssignedVars[hdr.paxos.valid] 6616#L742_T0_init [1898] L742_T0_init-->L743_T0_init: Formula: (= (store v_emit_34 v_hdr.paxos_3 false) v_emit_33)  InVars {emit=v_emit_34, hdr.paxos=v_hdr.paxos_3}  OutVars{emit=v_emit_33, hdr.paxos=v_hdr.paxos_3}  AuxVars[]  AssignedVars[emit] 6617#L743_T0_init [1560] L743_T0_init-->L744_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_20}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 6723#L744_T0_init [1770] L744_T0_init-->L745_T0_init: Formula: (and (<= 0 v_hdr.paxos.msgtype_22) (< v_hdr.paxos.msgtype_22 65536))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_22}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_22}  AuxVars[]  AssignedVars[] 6941#L745_T0_init [2192] L745_T0_init-->L746_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_21}  AuxVars[]  AssignedVars[hdr.paxos.inst] 6933#L746_T0_init [1748] L746_T0_init-->L747_T0_init: Formula: (and (< v_hdr.paxos.inst_23 4294967296) (<= 0 v_hdr.paxos.inst_23))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_23}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_23}  AuxVars[]  AssignedVars[] 6908#L747_T0_init [1705] L747_T0_init-->L748_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_19}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 6433#L748_T0_init [1820] L748_T0_init-->L749_T0_init: Formula: (and (< v_hdr.paxos.rnd_18 65536) (<= 0 v_hdr.paxos.rnd_18))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_18}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_18}  AuxVars[]  AssignedVars[] 6434#L749_T0_init [2084] L749_T0_init-->L750_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_19}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 6883#L750_T0_init [2079] L750_T0_init-->L751_T0_init: Formula: (and (< v_hdr.paxos.vrnd_16 65536) (<= 0 v_hdr.paxos.vrnd_16))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_16}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_16}  AuxVars[]  AssignedVars[] 6794#L751_T0_init [1995] L751_T0_init-->L752_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_20}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 6795#L752_T0_init [2019] L752_T0_init-->L753_T0_init: Formula: (and (< v_hdr.paxos.acptid_22 65536) (<= 0 v_hdr.paxos.acptid_22))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_22}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_22}  AuxVars[]  AssignedVars[] 6549#L753_T0_init [1498] L753_T0_init-->L754_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_11}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 6550#L754_T0_init [2003] L754_T0_init-->L755_T0_init: Formula: (and (<= 0 v_hdr.paxos.paxoslen_9) (< v_hdr.paxos.paxoslen_9 4294967296))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_9}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_9}  AuxVars[]  AssignedVars[] 6690#L755_T0_init [1935] L755_T0_init-->L756_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_18}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 6669#L756_T0_init [1926] L756_T0_init-->L757_T0_init: Formula: (and (< v_hdr.paxos.paxosval_19 115792089237316195423570985008687907853269984665640564039457584007913129639936) (<= 0 v_hdr.paxos.paxosval_19))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_19}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_19}  AuxVars[]  AssignedVars[] 6670#L757_T0_init [1675] L757_T0_init-->L758_T0_init: Formula: (= 0 v_meta.paxos_metadata.round_17)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_17}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 6884#L758_T0_init [2123] L758_T0_init-->L759_T0_init: Formula: (= v_meta.paxos_metadata.set_drop_8 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 6815#L759_T0_init [2011] L759_T0_init-->L760_T0_init: Formula: (= v_meta.paxos_metadata.ack_count_9 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 6415#L760_T0_init [1460] L760_T0_init-->L761_T0_init: Formula: (= v_meta.paxos_metadata.ack_acceptors_8 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 6416#L761_T0_init [1592] L761_T0_init-->L762_T0_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_10}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 6600#L762_T0_init [1522] L762_T0_init-->L763_T0_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_10}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 6601#L763_T0_init [1750] L763_T0_init-->L764_T0_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_15}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 6932#L764_T0_init [1747] L764_T0_init-->L765_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 6928#L765_T0_init [1742] L765_T0_init-->L766_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 6822#L766_T0_init [1611] L766_T0_init-->L767_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 6493#L767_T0_init [1850] L767_T0_init-->L768_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 6494#L768_T0_init [2185] L768_T0_init-->L769_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_13}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 6877#L769_T0_init [1667] L769_T0_init-->L770_T0_init: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_14}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 6878#L770_T0_init [2126] L770_T0_init-->L771_T0_init: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_14}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 6898#L771_T0_init [1687] L771_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_10}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 6899#havocProcedureFINAL_T0_init [2162] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6719#havocProcedureEXIT_T0_init >[2339] havocProcedureEXIT_T0_init-->L828-D79: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6345#L828-D79 [1799] L828-D79-->L828_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6347#L828_T0_init [2078] L828_T0_init-->L828_T0_init-D49: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6544#L828_T0_init-D49 [1867] L828_T0_init-D49-->_parser_TopParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6349#_parser_TopParserENTRY_T0_init [1882] _parser_TopParserENTRY_T0_init-->_parser_TopParserENTRY_T0_init-D63: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6571#_parser_TopParserENTRY_T0_init-D63 [1601] _parser_TopParserENTRY_T0_init-D63-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6751#startENTRY_T0_init [1970] startENTRY_T0_init-->L963_T0_init: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 6677#L963_T0_init [1543] L963_T0_init-->L966_T0_init: Formula: (not (= v_hdr.ethernet.etherType_20 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 6678#L966_T0_init [2171] L966_T0_init-->L967_T0_init: Formula: (= v_hdr.ethernet.etherType_23 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  AuxVars[]  AssignedVars[] 6348#L967_T0_init [1800] L967_T0_init-->L967_T0_init-D71: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6350#L967_T0_init-D71 [1598] L967_T0_init-D71-->parse_ipv4ENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6612#parse_ipv4ENTRY_T0_init [1528] parse_ipv4ENTRY_T0_init-->L885_T0_init: Formula: v_hdr.ipv4.valid_26  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_26}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 6613#L885_T0_init [2164] L885_T0_init-->L888_T0_init: Formula: (not (= v_hdr.ipv4.protocol_24 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_24}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_24}  AuxVars[]  AssignedVars[] 6914#L888_T0_init [1712] L888_T0_init-->L889_T0_init: Formula: (= v_hdr.ipv4.protocol_21 17)  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_21}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_21}  AuxVars[]  AssignedVars[] 6382#L889_T0_init [2142] L889_T0_init-->L889_T0_init-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6805#L889_T0_init-D9 [1607] L889_T0_init-D9-->parse_udpENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6721#parse_udpENTRY_T0_init [1951] parse_udpENTRY_T0_init-->L906_T0_init: Formula: v_hdr.udp.valid_20  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_20}  AuxVars[]  AssignedVars[hdr.udp.valid] 6381#L906_T0_init [1806] L906_T0_init-->L907_T0_init: Formula: (= v_hdr.udp.dstPort_26 34952)  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_26}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_26}  AuxVars[]  AssignedVars[] 6383#L907_T0_init [2201] L907_T0_init-->L907_T0_init-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6905#L907_T0_init-D15 [2116] L907_T0_init-D15-->parse_paxosENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6679#parse_paxosENTRY_T0_init [1930] parse_paxosENTRY_T0_init-->L898_T0_init: Formula: v_hdr.paxos.valid_31  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_31}  AuxVars[]  AssignedVars[hdr.paxos.valid] 6680#L898_T0_init [1745] L898_T0_init-->L898_T0_init-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6747#L898_T0_init-D45 [1569] L898_T0_init-D45-->acceptFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6748#acceptFINAL_T0_init [2009] acceptFINAL_T0_init-->acceptEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6813#acceptEXIT_T0_init >[2227] acceptEXIT_T0_init-->parse_paxosFINAL-D139: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6619#parse_paxosFINAL-D139 [1901] parse_paxosFINAL-D139-->parse_paxosFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6620#parse_paxosFINAL_T0_init [2096] parse_paxosFINAL_T0_init-->parse_paxosEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6897#parse_paxosEXIT_T0_init >[2334] parse_paxosEXIT_T0_init-->L906-1-D147: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6931#L906-1-D147 [2156] L906-1-D147-->L906-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6480#L906-1_T0_init [1842] L906-1_T0_init-->parse_udpEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6481#parse_udpEXIT_T0_init >[2302] parse_udpEXIT_T0_init-->L888-1-D133: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6474#L888-1-D133 [1840] L888-1-D133-->L888-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6475#L888-1_T0_init [2014] L888-1_T0_init-->parse_ipv4EXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6819#parse_ipv4EXIT_T0_init >[2329] parse_ipv4EXIT_T0_init-->L966-1-D119: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6446#L966-1-D119 [1466] L966-1-D119-->L966-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6447#L966-1_T0_init [1772] L966-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6755#startEXIT_T0_init >[2253] startEXIT_T0_init-->_parser_TopParserFINAL-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6756#_parser_TopParserFINAL-D103 [2141] _parser_TopParserFINAL-D103-->_parser_TopParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6922#_parser_TopParserFINAL_T0_init [2137] _parser_TopParserFINAL_T0_init-->_parser_TopParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6923#_parser_TopParserEXIT_T0_init >[2283] _parser_TopParserEXIT_T0_init-->L829-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6911#L829-D123 [1707] L829-D123-->L829_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6528#L829_T0_init [1744] L829_T0_init-->L829_T0_init-D33: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6527#L829_T0_init-D33 [1861] L829_T0_init-D33-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6529#verifyChecksumFINAL_T0_init [1495] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6543#verifyChecksumEXIT_T0_init >[2358] verifyChecksumEXIT_T0_init-->L830-D129: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6511#L830-D129 [1856] L830-D129-->L830_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6512#L830_T0_init [2075] L830_T0_init-->L830_T0_init-D65: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6700#L830_T0_init-D65 [1549] L830_T0_init-D65-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6513#ingressENTRY_T0_init [1484] ingressENTRY_T0_init-->L797_T0_init: Formula: (not v_hdr.arp.valid_27)  InVars {hdr.arp.valid=v_hdr.arp.valid_27}  OutVars{hdr.arp.valid=v_hdr.arp.valid_27}  AuxVars[]  AssignedVars[] 6514#L797_T0_init [1880] L797_T0_init-->L798_T0_init: Formula: v_hdr.ipv4.valid_22  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_22}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_22}  AuxVars[]  AssignedVars[] 6570#L798_T0_init [1628] L798_T0_init-->L799_T0_init: Formula: v_hdr.paxos.valid_28  InVars {hdr.paxos.valid=v_hdr.paxos.valid_28}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_28}  AuxVars[]  AssignedVars[] 6688#L799_T0_init [2050] L799_T0_init-->L799_T0_init-D57: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6848#L799_T0_init-D57 [1648] L799_T0_init-D57-->read_roundENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6856#read_roundENTRY_T0_init [2151] read_roundENTRY_T0_init-->read_roundFINAL_T0_init: Formula: (= (select v_registerRound_0_25 v_hdr.paxos.inst_30) v_meta.paxos_metadata.round_23)  InVars {registerRound_0=v_registerRound_0_25, hdr.paxos.inst=v_hdr.paxos.inst_30}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_30, meta.paxos_metadata.round=v_meta.paxos_metadata.round_23, registerRound_0=v_registerRound_0_25}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 6687#read_roundFINAL_T0_init [1934] read_roundFINAL_T0_init-->read_roundEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6689#read_roundEXIT_T0_init >[2264] read_roundEXIT_T0_init-->L799-1-D117: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6775#L799-1-D117 [1579] L799-1-D117-->L799-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6762#L799-1_T0_init [1976] L799-1_T0_init-->L797-1_T0_init: Formula: (not (<= v_meta.paxos_metadata.round_19 v_hdr.paxos.rnd_23))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_23, meta.paxos_metadata.round=v_meta.paxos_metadata.round_19}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_23, meta.paxos_metadata.round=v_meta.paxos_metadata.round_19}  AuxVars[]  AssignedVars[] 6648#L797-1_T0_init [1946] L797-1_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6709#ingressEXIT_T0_init >[2311] ingressEXIT_T0_init-->L831-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6906#L831-D121 [2216] L831-D121-->L831_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6393#L831_T0_init [1971] L831_T0_init-->L831_T0_init-D69: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6752#L831_T0_init-D69 [1724] L831_T0_init-D69-->egressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6632#egressENTRY_T0_init [1700] egressENTRY_T0_init-->egressENTRY_T0_init-D61: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6631#egressENTRY_T0_init-D61 [1912] egressENTRY_T0_init-D61-->place_holder_table_0.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6633#place_holder_table_0.applyENTRY_T0_init [2072] place_holder_table_0.applyENTRY_T0_init-->L914_T0_init: Formula: (not (= v_place_holder_table_0.action_run_15 place_holder_table_0.action.NoAction_0))  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_15}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_15}  AuxVars[]  AssignedVars[] 6873#L914_T0_init [1697] L914_T0_init-->place_holder_table_0.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6811#place_holder_table_0.applyEXIT_T0_init >[2361] place_holder_table_0.applyEXIT_T0_init-->egressFINAL-D93: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6812#egressFINAL-D93 [2203] egressFINAL-D93-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6855#egressFINAL_T0_init [2056] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6392#egressEXIT_T0_init >[2322] egressEXIT_T0_init-->L832-D149: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6394#L832-D149 [2193] L832-D149-->L832_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6352#L832_T0_init [1481] L832_T0_init-->L832_T0_init-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6406#L832_T0_init-D37 [1812] L832_T0_init-D37-->computeChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6407#computeChecksumFINAL_T0_init [1964] computeChecksumFINAL_T0_init-->computeChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6351#computeChecksumEXIT_T0_init >[2268] computeChecksumEXIT_T0_init-->L833-D99: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6353#L833-D99 [1734] L833-D99-->L833_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6844#L833_T0_init [2045] L833_T0_init-->L834-1_T0_init: Formula: v_forward_31  InVars {forward=v_forward_31}  OutVars{forward=v_forward_31}  AuxVars[]  AssignedVars[] 6715#L834-1_T0_init [1961] L834-1_T0_init-->L838_T0_init: Formula: (let ((.cse0 (<= v_meta.paxos_metadata.round_24 v_hdr.paxos.rnd_26))) (or (and (not .cse0) (not v__p4ltl_0_7)) (and v__p4ltl_0_7 .cse0)))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_26, meta.paxos_metadata.round=v_meta.paxos_metadata.round_24}  OutVars{_p4ltl_0=v__p4ltl_0_7, hdr.paxos.rnd=v_hdr.paxos.rnd_26, meta.paxos_metadata.round=v_meta.paxos_metadata.round_24}  AuxVars[]  AssignedVars[_p4ltl_0] 6738#L838_T0_init [2174] L838_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= v__p4ltl_free_a_6 v_hdr.paxos.inst_32))) (or (and v__p4ltl_1_8 .cse0) (and (not .cse0) (not v__p4ltl_1_8))))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_32, _p4ltl_free_a=v__p4ltl_free_a_6}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_32, _p4ltl_1=v__p4ltl_1_8, _p4ltl_free_a=v__p4ltl_free_a_6}  AuxVars[]  AssignedVars[_p4ltl_1] 6797#mainFINAL_T0_init [1997] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6798#mainEXIT_T0_init >[2286] mainEXIT_T0_init-->L845-1-D111: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6821#L845-1-D111 [1765] L845-1-D111-->L845-1_accept_S2: Formula: (and v__p4ltl_1_6 (not v__p4ltl_0_6) v_hdr.ipv4.valid_21 (not v_drop_55) (not v_hdr.arp.valid_21) v_hdr.paxos.valid_25)  InVars {_p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6, hdr.ipv4.valid=v_hdr.ipv4.valid_21, drop=v_drop_55, hdr.paxos.valid=v_hdr.paxos.valid_25, hdr.arp.valid=v_hdr.arp.valid_21}  OutVars{_p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6, hdr.ipv4.valid=v_hdr.ipv4.valid_21, drop=v_drop_55, hdr.paxos.valid=v_hdr.paxos.valid_25, hdr.arp.valid=v_hdr.arp.valid_21}  AuxVars[]  AssignedVars[] 6526#L845-1_accept_S2 
[2023-02-06 19:10:15,371 INFO  L754   eck$LassoCheckResult]: Loop: 6526#L845-1_accept_S2 [2160] L845-1_accept_S2-->L845_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6422#L845_accept_S2 [1692] L845_accept_S2-->L845_accept_S2-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6857#L845_accept_S2-D24 [1649] L845_accept_S2-D24-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6355#mainENTRY_accept_S2 [1815] mainENTRY_accept_S2-->mainENTRY_accept_S2-D30: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6423#mainENTRY_accept_S2-D30 [1587] mainENTRY_accept_S2-D30-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6787#havocProcedureENTRY_accept_S2 [1653] havocProcedureENTRY_accept_S2-->L642_accept_S2: Formula: (not v_drop_53)  InVars {}  OutVars{drop=v_drop_53}  AuxVars[]  AssignedVars[drop] 6859#L642_accept_S2 [2180] L642_accept_S2-->L643_accept_S2: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 6837#L643_accept_S2 [2034] L643_accept_S2-->L644_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 6838#L644_accept_S2 [2088] L644_accept_S2-->L645_accept_S2: Formula: (and (<= 0 v_standard_metadata.ingress_port_14) (< v_standard_metadata.ingress_port_14 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_14}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_14}  AuxVars[]  AssignedVars[] 6889#L645_accept_S2 [1741] L645_accept_S2-->L646_accept_S2: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 6653#L646_accept_S2 [1538] L646_accept_S2-->L647_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 6654#L647_accept_S2 [1786] L647_accept_S2-->L648_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 6629#L648_accept_S2 [1908] L648_accept_S2-->L649_accept_S2: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 6630#L649_accept_S2 [1652] L649_accept_S2-->L650_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 6424#L650_accept_S2 [1816] L650_accept_S2-->L651_accept_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_11) (< v_standard_metadata.packet_length_11 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_11}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[] 6425#L651_accept_S2 [2064] L651_accept_S2-->L652_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 6860#L652_accept_S2 [2178] L652_accept_S2-->L653_accept_S2: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 6939#L653_accept_S2 [1774] L653_accept_S2-->L654_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 6608#L654_accept_S2 [1895] L654_accept_S2-->L655_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 6609#L655_accept_S2 [2199] L655_accept_S2-->L656_accept_S2: Formula: (and (< v_standard_metadata.deq_timedelta_12 4294967296) (<= 0 v_standard_metadata.deq_timedelta_12))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[] 6442#L656_accept_S2 [1824] L656_accept_S2-->L657_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 6354#L657_accept_S2 [1446] L657_accept_S2-->L658_accept_S2: Formula: (and (< v_standard_metadata.deq_qdepth_11 524288) (<= 0 v_standard_metadata.deq_qdepth_11))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[] 6356#L658_accept_S2 [1955] L658_accept_S2-->L659_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 6726#L659_accept_S2 [2022] L659_accept_S2-->L660_accept_S2: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_9) (< v_standard_metadata.ingress_global_timestamp_9 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[] 6675#L660_accept_S2 [1540] L660_accept_S2-->L661_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 6676#L661_accept_S2 [1773] L661_accept_S2-->L662_accept_S2: Formula: (and (< v_standard_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_9))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 6942#L662_accept_S2 [2195] L662_accept_S2-->L663_accept_S2: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 6943#L663_accept_S2 [1788] L663_accept_S2-->L664_accept_S2: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 6935#L664_accept_S2 [2168] L664_accept_S2-->L665_accept_S2: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 6936#L665_accept_S2 [2215] L665_accept_S2-->L666_accept_S2: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 6384#L666_accept_S2 [1453] L666_accept_S2-->L667_accept_S2: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 6385#L667_accept_S2 [2005] L667_accept_S2-->L668_accept_S2: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 6602#L668_accept_S2 [1523] L668_accept_S2-->L669_accept_S2: Formula: (= v_emit_27 (store v_emit_28 v_hdr.ethernet_2 false))  InVars {emit=v_emit_28, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_27, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 6603#L669_accept_S2 [1993] L669_accept_S2-->L670_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_26}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 6659#L670_accept_S2 [1923] L670_accept_S2-->L671_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_22}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 6660#L671_accept_S2 [1996] L671_accept_S2-->L672_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_15}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 6724#L672_accept_S2 [1954] L672_accept_S2-->L673_accept_S2: Formula: (and (< v_hdr.ethernet.etherType_16 65536) (<= 0 v_hdr.ethernet.etherType_16))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  AuxVars[]  AssignedVars[] 6517#L673_accept_S2 [1857] L673_accept_S2-->L674_accept_S2: Formula: (not v_hdr.arp.valid_18)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_18}  AuxVars[]  AssignedVars[hdr.arp.valid] 6518#L674_accept_S2 [2148] L674_accept_S2-->L675_accept_S2: Formula: (= v_emit_25 (store v_emit_26 v_hdr.arp_2 false))  InVars {emit=v_emit_26, hdr.arp=v_hdr.arp_2}  OutVars{emit=v_emit_25, hdr.arp=v_hdr.arp_2}  AuxVars[]  AssignedVars[emit] 6926#L675_accept_S2 [2173] L675_accept_S2-->L676_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_12}  AuxVars[]  AssignedVars[hdr.arp.hrd] 6693#L676_accept_S2 [1936] L676_accept_S2-->L677_accept_S2: Formula: (and (<= 0 v_hdr.arp.hrd_10) (< v_hdr.arp.hrd_10 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_10}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_10}  AuxVars[]  AssignedVars[] 6694#L677_accept_S2 [1957] L677_accept_S2-->L678_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_11}  AuxVars[]  AssignedVars[hdr.arp.pro] 6730#L678_accept_S2 [2204] L678_accept_S2-->L679_accept_S2: Formula: (and (< v_hdr.arp.pro_10 65536) (<= 0 v_hdr.arp.pro_10))  InVars {hdr.arp.pro=v_hdr.arp.pro_10}  OutVars{hdr.arp.pro=v_hdr.arp.pro_10}  AuxVars[]  AssignedVars[] 6820#L679_accept_S2 [2016] L679_accept_S2-->L680_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_11}  AuxVars[]  AssignedVars[hdr.arp.hln] 6739#L680_accept_S2 [1565] L680_accept_S2-->L681_accept_S2: Formula: (and (<= 0 v_hdr.arp.hln_10) (< v_hdr.arp.hln_10 256))  InVars {hdr.arp.hln=v_hdr.arp.hln_10}  OutVars{hdr.arp.hln=v_hdr.arp.hln_10}  AuxVars[]  AssignedVars[] 6740#L681_accept_S2 [1965] L681_accept_S2-->L682_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_11}  AuxVars[]  AssignedVars[hdr.arp.pln] 6743#L682_accept_S2 [2127] L682_accept_S2-->L683_accept_S2: Formula: (and (< v_hdr.arp.pln_9 256) (<= 0 v_hdr.arp.pln_9))  InVars {hdr.arp.pln=v_hdr.arp.pln_9}  OutVars{hdr.arp.pln=v_hdr.arp.pln_9}  AuxVars[]  AssignedVars[] 6552#L683_accept_S2 [1499] L683_accept_S2-->L684_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_18}  AuxVars[]  AssignedVars[hdr.arp.op] 6553#L684_accept_S2 [1546] L684_accept_S2-->L685_accept_S2: Formula: (and (<= 0 v_hdr.arp.op_16) (< v_hdr.arp.op_16 65536))  InVars {hdr.arp.op=v_hdr.arp.op_16}  OutVars{hdr.arp.op=v_hdr.arp.op_16}  AuxVars[]  AssignedVars[] 6686#L685_accept_S2 [1684] L685_accept_S2-->L686_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_20}  AuxVars[]  AssignedVars[hdr.arp.sha] 6885#L686_accept_S2 [2080] L686_accept_S2-->L687_accept_S2: Formula: (and (<= 0 v_hdr.arp.sha_18) (< v_hdr.arp.sha_18 281474976710656))  InVars {hdr.arp.sha=v_hdr.arp.sha_18}  OutVars{hdr.arp.sha=v_hdr.arp.sha_18}  AuxVars[]  AssignedVars[] 6886#L687_accept_S2 [1681] L687_accept_S2-->L688_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_18}  AuxVars[]  AssignedVars[hdr.arp.spa] 6894#L688_accept_S2 [1778] L688_accept_S2-->L689_accept_S2: Formula: (and (<= 0 v_hdr.arp.spa_20) (< v_hdr.arp.spa_20 4294967296))  InVars {hdr.arp.spa=v_hdr.arp.spa_20}  OutVars{hdr.arp.spa=v_hdr.arp.spa_20}  AuxVars[]  AssignedVars[] 6681#L689_accept_S2 [1932] L689_accept_S2-->L690_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_18}  AuxVars[]  AssignedVars[hdr.arp.tha] 6682#L690_accept_S2 [2010] L690_accept_S2-->L691_accept_S2: Formula: (and (< v_hdr.arp.tha_19 281474976710656) (<= 0 v_hdr.arp.tha_19))  InVars {hdr.arp.tha=v_hdr.arp.tha_19}  OutVars{hdr.arp.tha=v_hdr.arp.tha_19}  AuxVars[]  AssignedVars[] 6814#L691_accept_S2 [1731] L691_accept_S2-->L692_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_19}  AuxVars[]  AssignedVars[hdr.arp.tpa] 6789#L692_accept_S2 [1988] L692_accept_S2-->L693_accept_S2: Formula: (and (<= 0 v_hdr.arp.tpa_18) (< v_hdr.arp.tpa_18 4294967296))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_18}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_18}  AuxVars[]  AssignedVars[] 6583#L693_accept_S2 [1515] L693_accept_S2-->L694_accept_S2: Formula: (not v_hdr.ipv4.valid_18)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_18}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 6584#L694_accept_S2 [2111] L694_accept_S2-->L695_accept_S2: Formula: (= v_emit_19 (store v_emit_20 v_hdr.ipv4_2 false))  InVars {hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_20}  OutVars{hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_19}  AuxVars[]  AssignedVars[emit] 6904#L695_accept_S2 [1753] L695_accept_S2-->L696_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_11}  AuxVars[]  AssignedVars[hdr.ipv4.version] 6919#L696_accept_S2 [1717] L696_accept_S2-->L697_accept_S2: Formula: (and (< v_hdr.ipv4.version_10 16) (<= 0 v_hdr.ipv4.version_10))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_10}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_10}  AuxVars[]  AssignedVars[] 6455#L697_accept_S2 [1469] L697_accept_S2-->L698_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 6456#L698_accept_S2 [2092] L698_accept_S2-->L699_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.ihl_12) (< v_hdr.ipv4.ihl_12 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_12}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_12}  AuxVars[]  AssignedVars[] 6893#L699_accept_S2 [2165] L699_accept_S2-->L700_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 6934#L700_accept_S2 [1783] L700_accept_S2-->L701_accept_S2: Formula: (and (< v_hdr.ipv4.diffserv_9 256) (<= 0 v_hdr.ipv4.diffserv_9))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  AuxVars[]  AssignedVars[] 6831#L701_accept_S2 [2023] L701_accept_S2-->L702_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_10}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 6832#L702_accept_S2 [2102] L702_accept_S2-->L703_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.totalLen_9) (< v_hdr.ipv4.totalLen_9 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  AuxVars[]  AssignedVars[] 6788#L703_accept_S2 [1588] L703_accept_S2-->L704_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_9}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 6486#L704_accept_S2 [1848] L704_accept_S2-->L705_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.identification_12) (< v_hdr.ipv4.identification_12 65536))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_12}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_12}  AuxVars[]  AssignedVars[] 6487#L705_accept_S2 [1584] L705_accept_S2-->L706_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_9}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 6783#L706_accept_S2 [1673] L706_accept_S2-->L707_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.flags_12) (< v_hdr.ipv4.flags_12 8))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_12}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_12}  AuxVars[]  AssignedVars[] 6451#L707_accept_S2 [1828] L707_accept_S2-->L708_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_9}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 6452#L708_accept_S2 [1682] L708_accept_S2-->L709_accept_S2: Formula: (and (< v_hdr.ipv4.fragOffset_12 8192) (<= 0 v_hdr.ipv4.fragOffset_12))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  AuxVars[]  AssignedVars[] 6567#L709_accept_S2 [1508] L709_accept_S2-->L710_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 6568#L710_accept_S2 [1526] L710_accept_S2-->L711_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.ttl_10) (< v_hdr.ipv4.ttl_10 256))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_10}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_10}  AuxVars[]  AssignedVars[] 6610#L711_accept_S2 [2007] L711_accept_S2-->L712_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 6484#L712_accept_S2 [1846] L712_accept_S2-->L713_accept_S2: Formula: (and (< v_hdr.ipv4.protocol_13 256) (<= 0 v_hdr.ipv4.protocol_13))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_13}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_13}  AuxVars[]  AssignedVars[] 6485#L713_accept_S2 [1740] L713_accept_S2-->L714_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_10}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 6925#L714_accept_S2 [1784] L714_accept_S2-->L715_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.hdrChecksum_9) (< v_hdr.ipv4.hdrChecksum_9 65536))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_9}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_9}  AuxVars[]  AssignedVars[] 6443#L715_accept_S2 [1465] L715_accept_S2-->L716_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_16}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 6444#L716_accept_S2 [1504] L716_accept_S2-->L717_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_21}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 6558#L717_accept_S2 [1502] L717_accept_S2-->L718_accept_S2: Formula: (not v_hdr.icmp.valid_19)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_19}  AuxVars[]  AssignedVars[hdr.icmp.valid] 6559#L718_accept_S2 [1776] L718_accept_S2-->L719_accept_S2: Formula: (= v_emit_23 (store v_emit_24 v_hdr.icmp_2 false))  InVars {emit=v_emit_24, hdr.icmp=v_hdr.icmp_2}  OutVars{emit=v_emit_23, hdr.icmp=v_hdr.icmp_2}  AuxVars[]  AssignedVars[emit] 6560#L719_accept_S2 [1503] L719_accept_S2-->L720_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_19}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 6561#L720_accept_S2 [1612] L720_accept_S2-->L721_accept_S2: Formula: (and (<= 0 v_hdr.icmp.icmpType_16) (< v_hdr.icmp.icmpType_16 256))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_16}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_16}  AuxVars[]  AssignedVars[] 6665#L721_accept_S2 [1924] L721_accept_S2-->L722_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_9}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 6666#L722_accept_S2 [1690] L722_accept_S2-->L723_accept_S2: Formula: (and (< v_hdr.icmp.icmpCode_11 256) (<= 0 v_hdr.icmp.icmpCode_11))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_11}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_11}  AuxVars[]  AssignedVars[] 6888#L723_accept_S2 [2085] L723_accept_S2-->L724_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_17}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 6869#L724_accept_S2 [2069] L724_accept_S2-->L725_accept_S2: Formula: (and (<= 0 v_hdr.icmp.hdrChecksum_19) (< v_hdr.icmp.hdrChecksum_19 65536))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_19}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_19}  AuxVars[]  AssignedVars[] 6870#L725_accept_S2 [2213] L725_accept_S2-->L726_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_12}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 6772#L726_accept_S2 [1576] L726_accept_S2-->L727_accept_S2: Formula: (and (< v_hdr.icmp.identifier_11 65536) (<= 0 v_hdr.icmp.identifier_11))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_11}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_11}  AuxVars[]  AssignedVars[] 6773#L727_accept_S2 [2097] L727_accept_S2-->L728_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_11}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 6635#L728_accept_S2 [1914] L728_accept_S2-->L729_accept_S2: Formula: (and (<= 0 v_hdr.icmp.seqNumber_10) (< v_hdr.icmp.seqNumber_10 65536))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_10}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_10}  AuxVars[]  AssignedVars[] 6515#L729_accept_S2 [1486] L729_accept_S2-->L730_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_12}  AuxVars[]  AssignedVars[hdr.icmp.payload] 6516#L730_accept_S2 [2015] L730_accept_S2-->L731_accept_S2: Formula: (and (<= 0 v_hdr.icmp.payload_11) (< v_hdr.icmp.payload_11 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_11}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_11}  AuxVars[]  AssignedVars[] 6793#L731_accept_S2 [1994] L731_accept_S2-->L732_accept_S2: Formula: (not v_hdr.udp.valid_18)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_18}  AuxVars[]  AssignedVars[hdr.udp.valid] 6555#L732_accept_S2 [1873] L732_accept_S2-->L733_accept_S2: Formula: (= v_emit_29 (store v_emit_30 v_hdr.udp_2 false))  InVars {hdr.udp=v_hdr.udp_2, emit=v_emit_30}  OutVars{hdr.udp=v_hdr.udp_2, emit=v_emit_29}  AuxVars[]  AssignedVars[emit] 6556#L733_accept_S2 [2117] L733_accept_S2-->L734_accept_S2: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_12}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 6849#L734_accept_S2 [2051] L734_accept_S2-->L735_accept_S2: Formula: (and (<= 0 v_hdr.udp.srcPort_11) (< v_hdr.udp.srcPort_11 65536))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_11}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_11}  AuxVars[]  AssignedVars[] 6691#L735_accept_S2 [1548] L735_accept_S2-->L736_accept_S2: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_18}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 6692#L736_accept_S2 [1999] L736_accept_S2-->L737_accept_S2: Formula: (and (<= 0 v_hdr.udp.dstPort_19) (< v_hdr.udp.dstPort_19 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_19}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_19}  AuxVars[]  AssignedVars[] 6598#L737_accept_S2 [1519] L737_accept_S2-->L738_accept_S2: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__10}  AuxVars[]  AssignedVars[hdr.udp.length_] 6599#L738_accept_S2 [1606] L738_accept_S2-->L739_accept_S2: Formula: (and (<= 0 v_hdr.udp.length__9) (< v_hdr.udp.length__9 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__9}  OutVars{hdr.udp.length_=v_hdr.udp.length__9}  AuxVars[]  AssignedVars[] 6735#L739_accept_S2 [1564] L739_accept_S2-->L740_accept_S2: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_10}  AuxVars[]  AssignedVars[hdr.udp.checksum] 6736#L740_accept_S2 [1967] L740_accept_S2-->L741_accept_S2: Formula: (and (<= 0 v_hdr.udp.checksum_9) (< v_hdr.udp.checksum_9 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_9}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_9}  AuxVars[]  AssignedVars[] 6746#L741_accept_S2 [1710] L741_accept_S2-->L742_accept_S2: Formula: (not v_hdr.paxos.valid_21)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_21}  AuxVars[]  AssignedVars[hdr.paxos.valid] 6784#L742_accept_S2 [1585] L742_accept_S2-->L743_accept_S2: Formula: (= v_emit_21 (store v_emit_22 v_hdr.paxos_2 false))  InVars {emit=v_emit_22, hdr.paxos=v_hdr.paxos_2}  OutVars{emit=v_emit_21, hdr.paxos=v_hdr.paxos_2}  AuxVars[]  AssignedVars[emit] 6785#L743_accept_S2 [1779] L743_accept_S2-->L744_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_21}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 6834#L744_accept_S2 [1622] L744_accept_S2-->L745_accept_S2: Formula: (and (< v_hdr.paxos.msgtype_19 65536) (<= 0 v_hdr.paxos.msgtype_19))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_19}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_19}  AuxVars[]  AssignedVars[] 6835#L745_accept_S2 [2033] L745_accept_S2-->L746_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_24}  AuxVars[]  AssignedVars[hdr.paxos.inst] 6388#L746_accept_S2 [1810] L746_accept_S2-->L747_accept_S2: Formula: (and (< v_hdr.paxos.inst_22 4294967296) (<= 0 v_hdr.paxos.inst_22))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_22}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_22}  AuxVars[]  AssignedVars[] 6389#L747_accept_S2 [1507] L747_accept_S2-->L748_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_21}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 6364#L748_accept_S2 [1802] L748_accept_S2-->L749_accept_S2: Formula: (and (<= 0 v_hdr.paxos.rnd_20) (< v_hdr.paxos.rnd_20 65536))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_20}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_20}  AuxVars[]  AssignedVars[] 6365#L749_accept_S2 [1942] L749_accept_S2-->L750_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_17}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 6704#L750_accept_S2 [2166] L750_accept_S2-->L751_accept_S2: Formula: (and (< v_hdr.paxos.vrnd_18 65536) (<= 0 v_hdr.paxos.vrnd_18))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_18}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_18}  AuxVars[]  AssignedVars[] 6829#L751_accept_S2 [1620] L751_accept_S2-->L752_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_21}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 6749#L752_accept_S2 [1968] L752_accept_S2-->L753_accept_S2: Formula: (and (<= 0 v_hdr.paxos.acptid_19) (< v_hdr.paxos.acptid_19 65536))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_19}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_19}  AuxVars[]  AssignedVars[] 6750#L753_accept_S2 [2101] L753_accept_S2-->L754_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_12}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 6717#L754_accept_S2 [1950] L754_accept_S2-->L755_accept_S2: Formula: (and (< v_hdr.paxos.paxoslen_10 4294967296) (<= 0 v_hdr.paxos.paxoslen_10))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_10}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_10}  AuxVars[]  AssignedVars[] 6718#L755_accept_S2 [1777] L755_accept_S2-->L756_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_21}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 6765#L756_accept_S2 [1572] L756_accept_S2-->L757_accept_S2: Formula: (and (<= 0 v_hdr.paxos.paxosval_20) (< v_hdr.paxos.paxosval_20 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_20}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_20}  AuxVars[]  AssignedVars[] 6766#L757_accept_S2 [1780] L757_accept_S2-->L758_accept_S2: Formula: (= 0 v_meta.paxos_metadata.round_16)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_16}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 6818#L758_accept_S2 [2013] L758_accept_S2-->L759_accept_S2: Formula: (= v_meta.paxos_metadata.set_drop_9 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 6594#L759_accept_S2 [1893] L759_accept_S2-->L760_accept_S2: Formula: (= v_meta.paxos_metadata.ack_count_8 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 6595#L760_accept_S2 [2146] L760_accept_S2-->L761_accept_S2: Formula: (= v_meta.paxos_metadata.ack_acceptors_9 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 6672#L761_accept_S2 [1929] L761_accept_S2-->L762_accept_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_11}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 6673#L762_accept_S2 [1666] L762_accept_S2-->L763_accept_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_11}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 6655#L763_accept_S2 [1920] L763_accept_S2-->L764_accept_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_14}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 6656#L764_accept_S2 [2021] L764_accept_S2-->L765_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 6761#L765_accept_S2 [1974] L765_accept_S2-->L766_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 6634#L766_accept_S2 [1913] L766_accept_S2-->L767_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 6462#L767_accept_S2 [1835] L767_accept_S2-->L768_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 6463#L768_accept_S2 [1960] L768_accept_S2-->L769_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_12}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 6737#L769_accept_S2 [1760] L769_accept_S2-->L770_accept_S2: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_15}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 6929#L770_accept_S2 [2154] L770_accept_S2-->L771_accept_S2: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_15}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 6781#L771_accept_S2 [1981] L771_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_11}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 6782#havocProcedureFINAL_accept_S2 [2047] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6810#havocProcedureEXIT_accept_S2 >[2310] havocProcedureEXIT_accept_S2-->L828-D80: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6754#L828-D80 [1972] L828-D80-->L828_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6604#L828_accept_S2 [1524] L828_accept_S2-->L828_accept_S2-D50: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6605#L828_accept_S2-D50 [1927] L828_accept_S2-D50-->_parser_TopParserENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6438#_parser_TopParserENTRY_accept_S2 [1985] _parser_TopParserENTRY_accept_S2-->_parser_TopParserENTRY_accept_S2-D64: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6611#_parser_TopParserENTRY_accept_S2-D64 [1527] _parser_TopParserENTRY_accept_S2-D64-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6437#startENTRY_accept_S2 [1822] startENTRY_accept_S2-->L963_accept_S2: Formula: v_hdr.ethernet.valid_15  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 6439#L963_accept_S2 [1578] L963_accept_S2-->L966_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_22 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  AuxVars[]  AssignedVars[] 6774#L966_accept_S2 [1660] L966_accept_S2-->L967_accept_S2: Formula: (= v_hdr.ethernet.etherType_17 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 6367#L967_accept_S2 [1505] L967_accept_S2-->L967_accept_S2-D72: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6564#L967_accept_S2-D72 [1647] L967_accept_S2-D72-->parse_ipv4ENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6854#parse_ipv4ENTRY_accept_S2 [1718] parse_ipv4ENTRY_accept_S2-->L885_accept_S2: Formula: v_hdr.ipv4.valid_27  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_27}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 6903#L885_accept_S2 [1696] L885_accept_S2-->L888_accept_S2: Formula: (not (= v_hdr.ipv4.protocol_18 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_18}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_18}  AuxVars[]  AssignedVars[] 6901#L888_accept_S2 [2105] L888_accept_S2-->L889_accept_S2: Formula: (= v_hdr.ipv4.protocol_19 17)  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_19}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_19}  AuxVars[]  AssignedVars[] 6377#L889_accept_S2 [1638] L889_accept_S2-->L889_accept_S2-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6638#L889_accept_S2-D10 [1916] L889_accept_S2-D10-->parse_udpENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6639#parse_udpENTRY_accept_S2 [1749] parse_udpENTRY_accept_S2-->L906_accept_S2: Formula: v_hdr.udp.valid_19  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_19}  AuxVars[]  AssignedVars[hdr.udp.valid] 6628#L906_accept_S2 [1906] L906_accept_S2-->L907_accept_S2: Formula: (= v_hdr.udp.dstPort_24 34952)  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_24}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_24}  AuxVars[]  AssignedVars[] 6454#L907_accept_S2 [1596] L907_accept_S2-->L907_accept_S2-D16: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6642#L907_accept_S2-D16 [1917] L907_accept_S2-D16-->parse_paxosENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6643#parse_paxosENTRY_accept_S2 [1586] parse_paxosENTRY_accept_S2-->L898_accept_S2: Formula: v_hdr.paxos.valid_30  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_30}  AuxVars[]  AssignedVars[hdr.paxos.valid] 6786#L898_accept_S2 [1654] L898_accept_S2-->L898_accept_S2-D46: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6861#L898_accept_S2-D46 [2125] L898_accept_S2-D46-->acceptFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6912#acceptFINAL_accept_S2 [2177] acceptFINAL_accept_S2-->acceptEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6864#acceptEXIT_accept_S2 >[2321] acceptEXIT_accept_S2-->parse_paxosFINAL-D140: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6865#parse_paxosFINAL-D140 [2191] parse_paxosFINAL-D140-->parse_paxosFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6920#parse_paxosFINAL_accept_S2 [1723] parse_paxosFINAL_accept_S2-->parse_paxosEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6453#parse_paxosEXIT_accept_S2 >[2281] parse_paxosEXIT_accept_S2-->L906-1-D148: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6445#L906-1-D148 [1826] L906-1-D148-->L906-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6376#L906-1_accept_S2 [1450] L906-1_accept_S2-->parse_udpEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6378#parse_udpEXIT_accept_S2 >[2226] parse_udpEXIT_accept_S2-->L888-1-D134: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6366#L888-1-D134 [1803] L888-1-D134-->L888-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6368#L888-1_accept_S2 [1733] L888-1_accept_S2-->parse_ipv4EXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6581#parse_ipv4EXIT_accept_S2 >[2240] parse_ipv4EXIT_accept_S2-->L966-1-D120: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6582#L966-1-D120 [1766] L966-1-D120-->L966-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6940#L966-1_accept_S2 [1762] L966-1_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6651#startEXIT_accept_S2 >[2343] startEXIT_accept_S2-->_parser_TopParserFINAL-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6652#_parser_TopParserFINAL-D104 [2093] _parser_TopParserFINAL-D104-->_parser_TopParserFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6895#_parser_TopParserFINAL_accept_S2 [2094] _parser_TopParserFINAL_accept_S2-->_parser_TopParserEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6770#_parser_TopParserEXIT_accept_S2 >[2356] _parser_TopParserEXIT_accept_S2-->L829-D124: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6771#L829-D124 [2036] L829-D124-->L829_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6577#L829_accept_S2 [2147] L829_accept_S2-->L829_accept_S2-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6924#L829_accept_S2-D34 [1738] L829_accept_S2-D34-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6576#verifyChecksumFINAL_accept_S2 [1511] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6578#verifyChecksumEXIT_accept_S2 >[2247] verifyChecksumEXIT_accept_S2-->L830-D130: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6697#L830-D130 [2074] L830-D130-->L830_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6418#L830_accept_S2 [2190] L830_accept_S2-->L830_accept_S2-D66: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6918#L830_accept_S2-D66 [2129] L830_accept_S2-D66-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6850#ingressENTRY_accept_S2 [2053] ingressENTRY_accept_S2-->L797_accept_S2: Formula: (not v_hdr.arp.valid_25)  InVars {hdr.arp.valid=v_hdr.arp.valid_25}  OutVars{hdr.arp.valid=v_hdr.arp.valid_25}  AuxVars[]  AssignedVars[] 6842#L797_accept_S2 [2040] L797_accept_S2-->L798_accept_S2: Formula: v_hdr.ipv4.valid_24  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_24}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_24}  AuxVars[]  AssignedVars[] 6587#L798_accept_S2 [1516] L798_accept_S2-->L799_accept_S2: Formula: v_hdr.paxos.valid_26  InVars {hdr.paxos.valid=v_hdr.paxos.valid_26}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_26}  AuxVars[]  AssignedVars[] 6588#L799_accept_S2 [1714] L799_accept_S2-->L799_accept_S2-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6915#L799_accept_S2-D58 [2181] L799_accept_S2-D58-->read_roundENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6902#read_roundENTRY_accept_S2 [1694] read_roundENTRY_accept_S2-->read_roundFINAL_accept_S2: Formula: (= (select v_registerRound_0_24 v_hdr.paxos.inst_29) v_meta.paxos_metadata.round_22)  InVars {registerRound_0=v_registerRound_0_24, hdr.paxos.inst=v_hdr.paxos.inst_29}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_29, meta.paxos_metadata.round=v_meta.paxos_metadata.round_22, registerRound_0=v_registerRound_0_24}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 6707#read_roundFINAL_accept_S2 [1555] read_roundFINAL_accept_S2-->read_roundEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6708#read_roundEXIT_accept_S2 >[2351] read_roundEXIT_accept_S2-->L799-1-D118: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6473#L799-1-D118 [1479] L799-1-D118-->L799-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6417#L799-1_accept_S2 [1462] L799-1_accept_S2-->L797-1_accept_S2: Formula: (not (<= v_meta.paxos_metadata.round_21 v_hdr.paxos.rnd_25))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_25, meta.paxos_metadata.round=v_meta.paxos_metadata.round_21}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_25, meta.paxos_metadata.round=v_meta.paxos_metadata.round_21}  AuxVars[]  AssignedVars[] 6419#L797-1_accept_S2 [1669] L797-1_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6874#ingressEXIT_accept_S2 >[2290] ingressEXIT_accept_S2-->L831-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6875#L831-D122 [2073] L831-D122-->L831_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6396#L831_accept_S2 [1863] L831_accept_S2-->L831_accept_S2-D70: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6531#L831_accept_S2-D70 [1978] L831_accept_S2-D70-->egressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6373#egressENTRY_accept_S2 [1925] egressENTRY_accept_S2-->egressENTRY_accept_S2-D62: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6664#egressENTRY_accept_S2-D62 [1609] egressENTRY_accept_S2-D62-->place_holder_table_0.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6372#place_holder_table_0.applyENTRY_accept_S2 [1805] place_holder_table_0.applyENTRY_accept_S2-->L914_accept_S2: Formula: (not (= v_place_holder_table_0.action_run_13 place_holder_table_0.action.NoAction_0))  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_13}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_13}  AuxVars[]  AssignedVars[] 6375#L914_accept_S2 [1559] L914_accept_S2-->place_holder_table_0.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6720#place_holder_table_0.applyEXIT_accept_S2 >[2261] place_holder_table_0.applyEXIT_accept_S2-->egressFINAL-D94: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6401#egressFINAL-D94 [1456] egressFINAL-D94-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6402#egressFINAL_accept_S2 [1552] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6395#egressEXIT_accept_S2 >[2350] egressEXIT_accept_S2-->L832-D150: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6397#L832-D150 [1685] L832-D150-->L832_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6579#L832_accept_S2 [1513] L832_accept_S2-->L832_accept_S2-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6580#L832_accept_S2-D38 [1553] L832_accept_S2-D38-->computeChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6606#computeChecksumFINAL_accept_S2 [1525] computeChecksumFINAL_accept_S2-->computeChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6607#computeChecksumEXIT_accept_S2 >[2251] computeChecksumEXIT_accept_S2-->L833-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6712#L833-D100 [1948] L833-D100-->L833_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6713#L833_accept_S2 [2061] L833_accept_S2-->L834-1_accept_S2: Formula: v_forward_29  InVars {forward=v_forward_29}  OutVars{forward=v_forward_29}  AuxVars[]  AssignedVars[] 6478#L834-1_accept_S2 [1844] L834-1_accept_S2-->L838_accept_S2: Formula: (let ((.cse0 (<= v_meta.paxos_metadata.round_25 v_hdr.paxos.rnd_27))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_27, meta.paxos_metadata.round=v_meta.paxos_metadata.round_25}  OutVars{_p4ltl_0=v__p4ltl_0_8, hdr.paxos.rnd=v_hdr.paxos.rnd_27, meta.paxos_metadata.round=v_meta.paxos_metadata.round_25}  AuxVars[]  AssignedVars[_p4ltl_0] 6479#L838_accept_S2 [1679] L838_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= v__p4ltl_free_a_5 v_hdr.paxos.inst_31))) (or (and (not .cse0) (not v__p4ltl_1_7)) (and v__p4ltl_1_7 .cse0)))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_31, _p4ltl_free_a=v__p4ltl_free_a_5}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_31, _p4ltl_1=v__p4ltl_1_7, _p4ltl_free_a=v__p4ltl_free_a_5}  AuxVars[]  AssignedVars[_p4ltl_1] 6733#mainFINAL_accept_S2 [1562] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6734#mainEXIT_accept_S2 >[2294] mainEXIT_accept_S2-->L845-1-D112: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6524#L845-1-D112 [1489] L845-1-D112-->L845-1_accept_S2: Formula: (and (not v_hdr.arp.valid_19) v_hdr.ipv4.valid_19 v_hdr.paxos.valid_23)  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_19, hdr.paxos.valid=v_hdr.paxos.valid_23, hdr.arp.valid=v_hdr.arp.valid_19}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_19, hdr.paxos.valid=v_hdr.paxos.valid_23, hdr.arp.valid=v_hdr.arp.valid_19}  AuxVars[]  AssignedVars[] 6526#L845-1_accept_S2 
[2023-02-06 19:10:15,372 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 19:10:15,372 INFO  L85        PathProgramCache]: Analyzing trace with hash -1749596132, now seen corresponding path program 1 times
[2023-02-06 19:10:15,372 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 19:10:15,372 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [546321014]
[2023-02-06 19:10:15,372 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 19:10:15,372 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 19:10:15,388 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:15,468 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-06 19:10:15,480 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:15,542 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:10:15,546 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:15,561 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 137
[2023-02-06 19:10:15,563 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:15,568 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:10:15,570 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:15,574 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-06 19:10:15,575 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:15,579 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-06 19:10:15,580 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:15,586 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-06 19:10:15,587 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:15,588 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 19:10:15,588 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:15,589 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 176
[2023-02-06 19:10:15,590 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:15,603 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 181
[2023-02-06 19:10:15,606 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:15,621 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-06 19:10:15,622 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:15,623 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 196
[2023-02-06 19:10:15,624 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:15,625 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:10:15,625 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:15,626 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 207
[2023-02-06 19:10:15,626 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:15,627 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 19:10:15,628 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 19:10:15,628 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [546321014]
[2023-02-06 19:10:15,628 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [546321014] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 19:10:15,628 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 19:10:15,628 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [13] imperfect sequences [] total 13
[2023-02-06 19:10:15,628 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1405289446]
[2023-02-06 19:10:15,628 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 19:10:15,628 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 19:10:15,628 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 19:10:15,628 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 13 interpolants.
[2023-02-06 19:10:15,628 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=52, Invalid=104, Unknown=0, NotChecked=0, Total=156
[2023-02-06 19:10:15,629 INFO  L87              Difference]: Start difference. First operand 604 states and 623 transitions. cyclomatic complexity: 21 Second operand  has 13 states, 13 states have (on average 14.846153846153847) internal successors, (193), 4 states have internal predecessors, (193), 3 states have call successors, (15), 10 states have call predecessors, (15), 4 states have return successors, (14), 4 states have call predecessors, (14), 3 states have call successors, (14)
[2023-02-06 19:10:16,577 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 19:10:16,577 INFO  L93              Difference]: Finished difference Result 714 states and 750 transitions.
[2023-02-06 19:10:16,577 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 22 states. 
[2023-02-06 19:10:16,578 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 714 states and 750 transitions.
[2023-02-06 19:10:16,581 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-02-06 19:10:16,583 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 714 states to 714 states and 750 transitions.
[2023-02-06 19:10:16,584 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 355
[2023-02-06 19:10:16,584 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 355
[2023-02-06 19:10:16,584 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 714 states and 750 transitions.
[2023-02-06 19:10:16,585 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 19:10:16,585 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 714 states and 750 transitions.
[2023-02-06 19:10:16,585 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 714 states and 750 transitions.
[2023-02-06 19:10:16,591 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 714 to 660.
[2023-02-06 19:10:16,592 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 660 states, 537 states have (on average 1.0353817504655494) internal successors, (556), 534 states have internal predecessors, (556), 61 states have call successors, (61), 61 states have call predecessors, (61), 62 states have return successors, (64), 64 states have call predecessors, (64), 60 states have call successors, (64)
[2023-02-06 19:10:16,593 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 660 states to 660 states and 681 transitions.
[2023-02-06 19:10:16,593 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 660 states and 681 transitions.
[2023-02-06 19:10:16,593 INFO  L399   stractBuchiCegarLoop]: Abstraction has 660 states and 681 transitions.
[2023-02-06 19:10:16,593 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 5 ============
[2023-02-06 19:10:16,594 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 660 states and 681 transitions.
[2023-02-06 19:10:16,595 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:10:16,595 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 19:10:16,595 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 19:10:16,596 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:10:16,597 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:10:16,598 INFO  L752   eck$LassoCheckResult]: Stem: 8407#ULTIMATE.startENTRY_NONWA [1510] ULTIMATE.startENTRY_NONWA-->mainProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8457#mainProcedureENTRY_T0_init [1634] mainProcedureENTRY_T0_init-->L845-1_T0_init: Formula: (and (<= 0 v__p4ltl_free_a_4) (< v__p4ltl_free_a_4 4294967296))  InVars {_p4ltl_free_a=v__p4ltl_free_a_4}  OutVars{_p4ltl_free_a=v__p4ltl_free_a_4}  AuxVars[]  AssignedVars[] 8691#L845-1_T0_init [2000] L845-1_T0_init-->L845_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8226#L845_T0_init [1627] L845_T0_init-->L845_T0_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8540#L845_T0_init-D23 [1922] L845_T0_init-D23-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8242#mainENTRY_T0_init [1785] mainENTRY_T0_init-->mainENTRY_T0_init-D29: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8698#mainENTRY_T0_init-D29 [2006] mainENTRY_T0_init-D29-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8699#havocProcedureENTRY_T0_init [1617] havocProcedureENTRY_T0_init-->L642_T0_init: Formula: (not v_drop_54)  InVars {}  OutVars{drop=v_drop_54}  AuxVars[]  AssignedVars[drop] 8722#L642_T0_init [1693] L642_T0_init-->L643_T0_init: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 8518#L643_T0_init [1532] L643_T0_init-->L644_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 8519#L644_T0_init [1792] L644_T0_init-->L645_T0_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_12) (< v_standard_metadata.ingress_port_12 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  AuxVars[]  AssignedVars[] 8850#L645_T0_init [1782] L645_T0_init-->L646_T0_init: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 8843#L646_T0_init [1755] L646_T0_init-->L647_T0_init: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 8363#L647_T0_init [1845] L647_T0_init-->L648_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 8364#L648_T0_init [1855] L648_T0_init-->L649_T0_init: Formula: (and (<= 0 v_standard_metadata.instance_type_10) (< v_standard_metadata.instance_type_10 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_10}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[] 8390#L649_T0_init [1751] L649_T0_init-->L650_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 8668#L650_T0_init [1580] L650_T0_init-->L651_T0_init: Formula: (and (< v_standard_metadata.packet_length_9 4294967296) (<= 0 v_standard_metadata.packet_length_9))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_9}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[] 8669#L651_T0_init [1732] L651_T0_init-->L652_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 8711#L652_T0_init [2012] L652_T0_init-->L653_T0_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_9) (< v_standard_metadata.enq_timestamp_9 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[] 8712#L653_T0_init [2200] L653_T0_init-->L654_T0_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 8764#L654_T0_init [2068] L654_T0_init-->L655_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 8338#L655_T0_init [1470] L655_T0_init-->L656_T0_init: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 8339#L656_T0_init [1643] L656_T0_init-->L657_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 8749#L657_T0_init [2208] L657_T0_init-->L658_T0_init: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 8582#L658_T0_init [1938] L658_T0_init-->L659_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 8583#L659_T0_init [2042] L659_T0_init-->L660_T0_init: Formula: (and (< v_standard_metadata.ingress_global_timestamp_11 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_11))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[] 8741#L660_T0_init [1743] L660_T0_init-->L661_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 8531#L661_T0_init [1537] L661_T0_init-->L662_T0_init: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_11) (< v_standard_metadata.egress_global_timestamp_11 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[] 8532#L662_T0_init [1651] L662_T0_init-->L663_T0_init: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 8241#L663_T0_init [1449] L663_T0_init-->L664_T0_init: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 8243#L664_T0_init [1676] L664_T0_init-->L665_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 8655#L665_T0_init [1977] L665_T0_init-->L666_T0_init: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 8656#L666_T0_init [2020] L666_T0_init-->L667_T0_init: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 8648#L667_T0_init [1973] L667_T0_init-->L668_T0_init: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 8649#L668_T0_init [1787] L668_T0_init-->L669_T0_init: Formula: (= v_emit_39 (store v_emit_40 v_hdr.ethernet_3 false))  InVars {emit=v_emit_40, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_39, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 8617#L669_T0_init [1956] L669_T0_init-->L670_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_25}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 8618#L670_T0_init [1752] L670_T0_init-->L671_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_23}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 8688#L671_T0_init [1998] L671_T0_init-->L672_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_13}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 8270#L672_T0_init [1454] L672_T0_init-->L673_T0_init: Formula: (and (<= 0 v_hdr.ethernet.etherType_14) (< v_hdr.ethernet.etherType_14 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_14}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_14}  AuxVars[]  AssignedVars[] 8271#L673_T0_init [2055] L673_T0_init-->L674_T0_init: Formula: (not v_hdr.arp.valid_17)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_17}  AuxVars[]  AssignedVars[hdr.arp.valid] 8751#L674_T0_init [2153] L674_T0_init-->L675_T0_init: Formula: (= v_emit_37 (store v_emit_38 v_hdr.arp_3 false))  InVars {emit=v_emit_38, hdr.arp=v_hdr.arp_3}  OutVars{emit=v_emit_37, hdr.arp=v_hdr.arp_3}  AuxVars[]  AssignedVars[emit] 8738#L675_T0_init [2038] L675_T0_init-->L676_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_9}  AuxVars[]  AssignedVars[hdr.arp.hrd] 8427#L676_T0_init [1868] L676_T0_init-->L677_T0_init: Formula: (and (<= 0 v_hdr.arp.hrd_11) (< v_hdr.arp.hrd_11 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_11}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_11}  AuxVars[]  AssignedVars[] 8428#L677_T0_init [1500] L677_T0_init-->L678_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_12}  AuxVars[]  AssignedVars[hdr.arp.pro] 8436#L678_T0_init [2062] L678_T0_init-->L679_T0_init: Formula: (and (<= 0 v_hdr.arp.pro_9) (< v_hdr.arp.pro_9 65536))  InVars {hdr.arp.pro=v_hdr.arp.pro_9}  OutVars{hdr.arp.pro=v_hdr.arp.pro_9}  AuxVars[]  AssignedVars[] 8301#L679_T0_init [1817] L679_T0_init-->L680_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_9}  AuxVars[]  AssignedVars[hdr.arp.hln] 8302#L680_T0_init [1962] L680_T0_init-->L681_T0_init: Formula: (and (< v_hdr.arp.hln_12 256) (<= 0 v_hdr.arp.hln_12))  InVars {hdr.arp.hln=v_hdr.arp.hln_12}  OutVars{hdr.arp.hln=v_hdr.arp.hln_12}  AuxVars[]  AssignedVars[] 8478#L681_T0_init [1894] L681_T0_init-->L682_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_12}  AuxVars[]  AssignedVars[hdr.arp.pln] 8479#L682_T0_init [1650] L682_T0_init-->L683_T0_init: Formula: (and (< v_hdr.arp.pln_10 256) (<= 0 v_hdr.arp.pln_10))  InVars {hdr.arp.pln=v_hdr.arp.pln_10}  OutVars{hdr.arp.pln=v_hdr.arp.pln_10}  AuxVars[]  AssignedVars[] 8291#L683_T0_init [1813] L683_T0_init-->L684_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_19}  AuxVars[]  AssignedVars[hdr.arp.op] 8292#L684_T0_init [1709] L684_T0_init-->L685_T0_init: Formula: (and (<= 0 v_hdr.arp.op_17) (< v_hdr.arp.op_17 65536))  InVars {hdr.arp.op=v_hdr.arp.op_17}  OutVars{hdr.arp.op=v_hdr.arp.op_17}  AuxVars[]  AssignedVars[] 8815#L685_T0_init [2133] L685_T0_init-->L686_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_19}  AuxVars[]  AssignedVars[hdr.arp.sha] 8819#L686_T0_init [2128] L686_T0_init-->L687_T0_init: Formula: (and (< v_hdr.arp.sha_17 281474976710656) (<= 0 v_hdr.arp.sha_17))  InVars {hdr.arp.sha=v_hdr.arp.sha_17}  OutVars{hdr.arp.sha=v_hdr.arp.sha_17}  AuxVars[]  AssignedVars[] 8780#L687_T0_init [1672] L687_T0_init-->L688_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_17}  AuxVars[]  AssignedVars[hdr.arp.spa] 8781#L688_T0_init [2091] L688_T0_init-->L689_T0_init: Formula: (and (< v_hdr.arp.spa_19 4294967296) (<= 0 v_hdr.arp.spa_19))  InVars {hdr.arp.spa=v_hdr.arp.spa_19}  OutVars{hdr.arp.spa=v_hdr.arp.spa_19}  AuxVars[]  AssignedVars[] 8587#L689_T0_init [1551] L689_T0_init-->L690_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_16}  AuxVars[]  AssignedVars[hdr.arp.tha] 8309#L690_T0_init [1818] L690_T0_init-->L691_T0_init: Formula: (and (< v_hdr.arp.tha_17 281474976710656) (<= 0 v_hdr.arp.tha_17))  InVars {hdr.arp.tha=v_hdr.arp.tha_17}  OutVars{hdr.arp.tha=v_hdr.arp.tha_17}  AuxVars[]  AssignedVars[] 8310#L691_T0_init [1706] L691_T0_init-->L692_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_16}  AuxVars[]  AssignedVars[hdr.arp.tpa] 8812#L692_T0_init [2131] L692_T0_init-->L693_T0_init: Formula: (and (< v_hdr.arp.tpa_17 4294967296) (<= 0 v_hdr.arp.tpa_17))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_17}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_17}  AuxVars[]  AssignedVars[] 8475#L693_T0_init [1892] L693_T0_init-->L694_T0_init: Formula: (not v_hdr.ipv4.valid_17)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_17}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 8316#L694_T0_init [1463] L694_T0_init-->L695_T0_init: Formula: (= v_emit_31 (store v_emit_32 v_hdr.ipv4_3 false))  InVars {hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_32}  OutVars{hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_31}  AuxVars[]  AssignedVars[emit] 8317#L695_T0_init [2118] L695_T0_init-->L696_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_12}  AuxVars[]  AssignedVars[hdr.ipv4.version] 8693#L696_T0_init [1603] L696_T0_init-->L697_T0_init: Formula: (and (<= 0 v_hdr.ipv4.version_9) (< v_hdr.ipv4.version_9 16))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_9}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_9}  AuxVars[]  AssignedVars[] 8611#L697_T0_init [1953] L697_T0_init-->L698_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 8420#L698_T0_init [1865] L698_T0_init-->L699_T0_init: Formula: (and (< v_hdr.ipv4.ihl_10 16) (<= 0 v_hdr.ipv4.ihl_10))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  AuxVars[]  AssignedVars[] 8403#L699_T0_init [1858] L699_T0_init-->L700_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_10}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 8404#L700_T0_init [1491] L700_T0_init-->L701_T0_init: Formula: (and (< v_hdr.ipv4.diffserv_11 256) (<= 0 v_hdr.ipv4.diffserv_11))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_11}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_11}  AuxVars[]  AssignedVars[] 8421#L701_T0_init [1701] L701_T0_init-->L702_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_11}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 8787#L702_T0_init [1678] L702_T0_init-->L703_T0_init: Formula: (and (< v_hdr.ipv4.totalLen_12 65536) (<= 0 v_hdr.ipv4.totalLen_12))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  AuxVars[]  AssignedVars[] 8718#L703_T0_init [1615] L703_T0_init-->L704_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_10}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 8405#L704_T0_init [1860] L704_T0_init-->L705_T0_init: Formula: (and (< v_hdr.ipv4.identification_11 65536) (<= 0 v_hdr.ipv4.identification_11))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_11}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_11}  AuxVars[]  AssignedVars[] 8259#L705_T0_init [1808] L705_T0_init-->L706_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_11}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 8260#L706_T0_init [2175] L706_T0_init-->L707_T0_init: Formula: (and (< v_hdr.ipv4.flags_10 8) (<= 0 v_hdr.ipv4.flags_10))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_10}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_10}  AuxVars[]  AssignedVars[] 8522#L707_T0_init [1534] L707_T0_init-->L708_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 8523#L708_T0_init [2212] L708_T0_init-->L709_T0_init: Formula: (and (< v_hdr.ipv4.fragOffset_10 8192) (<= 0 v_hdr.ipv4.fragOffset_10))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  AuxVars[]  AssignedVars[] 8585#L709_T0_init [1550] L709_T0_init-->L710_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 8414#L710_T0_init [1864] L710_T0_init-->L711_T0_init: Formula: (and (< v_hdr.ipv4.ttl_9 256) (<= 0 v_hdr.ipv4.ttl_9))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_9}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_9}  AuxVars[]  AssignedVars[] 8415#L711_T0_init [1888] L711_T0_init-->L712_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_16}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 8401#L712_T0_init [1487] L712_T0_init-->L713_T0_init: Formula: (and (<= 0 v_hdr.ipv4.protocol_14) (< v_hdr.ipv4.protocol_14 256))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_14}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_14}  AuxVars[]  AssignedVars[] 8402#L713_T0_init [2202] L713_T0_init-->L714_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_11}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 8791#L714_T0_init [2090] L714_T0_init-->L715_T0_init: Formula: (and (< v_hdr.ipv4.hdrChecksum_12 65536) (<= 0 v_hdr.ipv4.hdrChecksum_12))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  AuxVars[]  AssignedVars[] 8792#L715_T0_init [1725] L715_T0_init-->L716_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_17}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 8823#L716_T0_init [1789] L716_T0_init-->L717_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_22}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 8853#L717_T0_init [2214] L717_T0_init-->L718_T0_init: Formula: (not v_hdr.icmp.valid_20)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_20}  AuxVars[]  AssignedVars[hdr.icmp.valid] 8844#L718_T0_init [2179] L718_T0_init-->L719_T0_init: Formula: (= v_emit_35 (store v_emit_36 v_hdr.icmp_3 false))  InVars {emit=v_emit_36, hdr.icmp=v_hdr.icmp_3}  OutVars{emit=v_emit_35, hdr.icmp=v_hdr.icmp_3}  AuxVars[]  AssignedVars[emit] 8352#L719_T0_init [1837] L719_T0_init-->L720_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_17}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 8353#L720_T0_init [1903] L720_T0_init-->L721_T0_init: Formula: (and (<= 0 v_hdr.icmp.icmpType_18) (< v_hdr.icmp.icmpType_18 256))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_18}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_18}  AuxVars[]  AssignedVars[] 8507#L721_T0_init [2107] L721_T0_init-->L722_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_12}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 8800#L722_T0_init [2098] L722_T0_init-->L723_T0_init: Formula: (and (< v_hdr.icmp.icmpCode_10 256) (<= 0 v_hdr.icmp.icmpCode_10))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_10}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_10}  AuxVars[]  AssignedVars[] 8380#L723_T0_init [1852] L723_T0_init-->L724_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_20}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 8381#L724_T0_init [2130] L724_T0_init-->L725_T0_init: Formula: (and (< v_hdr.icmp.hdrChecksum_18 65536) (<= 0 v_hdr.icmp.hdrChecksum_18))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_18}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_18}  AuxVars[]  AssignedVars[] 8739#L725_T0_init [2039] L725_T0_init-->L726_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_10}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 8422#L726_T0_init [1494] L726_T0_init-->L727_T0_init: Formula: (and (<= 0 v_hdr.icmp.identifier_9) (< v_hdr.icmp.identifier_9 65536))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_9}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_9}  AuxVars[]  AssignedVars[] 8321#L727_T0_init [1825] L727_T0_init-->L728_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_9}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 8322#L728_T0_init [1488] L728_T0_init-->L729_T0_init: Formula: (and (< v_hdr.icmp.seqNumber_12 65536) (<= 0 v_hdr.icmp.seqNumber_12))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_12}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_12}  AuxVars[]  AssignedVars[] 8391#L729_T0_init [1485] L729_T0_init-->L730_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_10}  AuxVars[]  AssignedVars[hdr.icmp.payload] 8392#L730_T0_init [1794] L730_T0_init-->L731_T0_init: Formula: (and (<= 0 v_hdr.icmp.payload_9) (< v_hdr.icmp.payload_9 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_9}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_9}  AuxVars[]  AssignedVars[] 8761#L731_T0_init [2067] L731_T0_init-->L732_T0_init: Formula: (not v_hdr.udp.valid_17)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_17}  AuxVars[]  AssignedVars[hdr.udp.valid] 8505#L732_T0_init [1530] L732_T0_init-->L733_T0_init: Formula: (= (store v_emit_42 v_hdr.udp_3 false) v_emit_41)  InVars {hdr.udp=v_hdr.udp_3, emit=v_emit_42}  OutVars{hdr.udp=v_hdr.udp_3, emit=v_emit_41}  AuxVars[]  AssignedVars[emit] 8506#L733_T0_init [2035] L733_T0_init-->L734_T0_init: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_9}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 8661#L734_T0_init [1575] L734_T0_init-->L735_T0_init: Formula: (and (<= 0 v_hdr.udp.srcPort_10) (< v_hdr.udp.srcPort_10 65536))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_10}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_10}  AuxVars[]  AssignedVars[] 8266#L735_T0_init [1809] L735_T0_init-->L736_T0_init: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_21}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 8267#L736_T0_init [2132] L736_T0_init-->L737_T0_init: Formula: (and (<= 0 v_hdr.udp.dstPort_20) (< v_hdr.udp.dstPort_20 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_20}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_20}  AuxVars[]  AssignedVars[] 8719#L737_T0_init [1616] L737_T0_init-->L738_T0_init: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__12}  AuxVars[]  AssignedVars[hdr.udp.length_] 8579#L738_T0_init [1937] L738_T0_init-->L739_T0_init: Formula: (and (<= 0 v_hdr.udp.length__11) (< v_hdr.udp.length__11 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__11}  OutVars{hdr.udp.length_=v_hdr.udp.length__11}  AuxVars[]  AssignedVars[] 8580#L739_T0_init [1561] L739_T0_init-->L740_T0_init: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_11}  AuxVars[]  AssignedVars[hdr.udp.checksum] 8614#L740_T0_init [1991] L740_T0_init-->L741_T0_init: Formula: (and (<= 0 v_hdr.udp.checksum_12) (< v_hdr.udp.checksum_12 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_12}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_12}  AuxVars[]  AssignedVars[] 8682#L741_T0_init [1630] L741_T0_init-->L742_T0_init: Formula: (not v_hdr.paxos.valid_22)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_22}  AuxVars[]  AssignedVars[hdr.paxos.valid] 8498#L742_T0_init [1898] L742_T0_init-->L743_T0_init: Formula: (= (store v_emit_34 v_hdr.paxos_3 false) v_emit_33)  InVars {emit=v_emit_34, hdr.paxos=v_hdr.paxos_3}  OutVars{emit=v_emit_33, hdr.paxos=v_hdr.paxos_3}  AuxVars[]  AssignedVars[emit] 8499#L743_T0_init [1560] L743_T0_init-->L744_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_20}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 8612#L744_T0_init [1770] L744_T0_init-->L745_T0_init: Formula: (and (<= 0 v_hdr.paxos.msgtype_22) (< v_hdr.paxos.msgtype_22 65536))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_22}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_22}  AuxVars[]  AssignedVars[] 8847#L745_T0_init [2192] L745_T0_init-->L746_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_21}  AuxVars[]  AssignedVars[hdr.paxos.inst] 8839#L746_T0_init [1748] L746_T0_init-->L747_T0_init: Formula: (and (< v_hdr.paxos.inst_23 4294967296) (<= 0 v_hdr.paxos.inst_23))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_23}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_23}  AuxVars[]  AssignedVars[] 8810#L747_T0_init [1705] L747_T0_init-->L748_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_19}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 8314#L748_T0_init [1820] L748_T0_init-->L749_T0_init: Formula: (and (< v_hdr.paxos.rnd_18 65536) (<= 0 v_hdr.paxos.rnd_18))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_18}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_18}  AuxVars[]  AssignedVars[] 8315#L749_T0_init [2084] L749_T0_init-->L750_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_19}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 8783#L750_T0_init [2079] L750_T0_init-->L751_T0_init: Formula: (and (< v_hdr.paxos.vrnd_16 65536) (<= 0 v_hdr.paxos.vrnd_16))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_16}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_16}  AuxVars[]  AssignedVars[] 8686#L751_T0_init [1995] L751_T0_init-->L752_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_20}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 8687#L752_T0_init [2019] L752_T0_init-->L753_T0_init: Formula: (and (< v_hdr.paxos.acptid_22 65536) (<= 0 v_hdr.paxos.acptid_22))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_22}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_22}  AuxVars[]  AssignedVars[] 8431#L753_T0_init [1498] L753_T0_init-->L754_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_11}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 8432#L754_T0_init [2003] L754_T0_init-->L755_T0_init: Formula: (and (<= 0 v_hdr.paxos.paxoslen_9) (< v_hdr.paxos.paxoslen_9 4294967296))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_9}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_9}  AuxVars[]  AssignedVars[] 8574#L755_T0_init [1935] L755_T0_init-->L756_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_18}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 8551#L756_T0_init [1926] L756_T0_init-->L757_T0_init: Formula: (and (< v_hdr.paxos.paxosval_19 115792089237316195423570985008687907853269984665640564039457584007913129639936) (<= 0 v_hdr.paxos.paxosval_19))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_19}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_19}  AuxVars[]  AssignedVars[] 8552#L757_T0_init [1675] L757_T0_init-->L758_T0_init: Formula: (= 0 v_meta.paxos_metadata.round_17)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_17}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 8784#L758_T0_init [2123] L758_T0_init-->L759_T0_init: Formula: (= v_meta.paxos_metadata.set_drop_8 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 8707#L759_T0_init [2011] L759_T0_init-->L760_T0_init: Formula: (= v_meta.paxos_metadata.ack_count_9 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 8296#L760_T0_init [1460] L760_T0_init-->L761_T0_init: Formula: (= v_meta.paxos_metadata.ack_acceptors_8 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 8297#L761_T0_init [1592] L761_T0_init-->L762_T0_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_10}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 8482#L762_T0_init [1522] L762_T0_init-->L763_T0_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_10}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 8483#L763_T0_init [1750] L763_T0_init-->L764_T0_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_15}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 8838#L764_T0_init [1747] L764_T0_init-->L765_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 8834#L765_T0_init [1742] L765_T0_init-->L766_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 8717#L766_T0_init [1611] L766_T0_init-->L767_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 8375#L767_T0_init [1850] L767_T0_init-->L768_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 8376#L768_T0_init [2185] L768_T0_init-->L769_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_13}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 8777#L769_T0_init [1667] L769_T0_init-->L770_T0_init: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_14}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 8778#L770_T0_init [2126] L770_T0_init-->L771_T0_init: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_14}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 8798#L771_T0_init [1687] L771_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_10}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 8799#havocProcedureFINAL_T0_init [2162] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8608#havocProcedureEXIT_T0_init >[2339] havocProcedureEXIT_T0_init-->L828-D79: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8225#L828-D79 [1799] L828-D79-->L828_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8227#L828_T0_init [2078] L828_T0_init-->L828_T0_init-D49: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8426#L828_T0_init-D49 [1867] L828_T0_init-D49-->_parser_TopParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8229#_parser_TopParserENTRY_T0_init [1882] _parser_TopParserENTRY_T0_init-->_parser_TopParserENTRY_T0_init-D63: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8453#_parser_TopParserENTRY_T0_init-D63 [1601] _parser_TopParserENTRY_T0_init-D63-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8641#startENTRY_T0_init [1970] startENTRY_T0_init-->L963_T0_init: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 8559#L963_T0_init [1543] L963_T0_init-->L966_T0_init: Formula: (not (= v_hdr.ethernet.etherType_20 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 8560#L966_T0_init [2171] L966_T0_init-->L967_T0_init: Formula: (= v_hdr.ethernet.etherType_23 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  AuxVars[]  AssignedVars[] 8228#L967_T0_init [1800] L967_T0_init-->L967_T0_init-D71: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8230#L967_T0_init-D71 [1598] L967_T0_init-D71-->parse_ipv4ENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8494#parse_ipv4ENTRY_T0_init [1528] parse_ipv4ENTRY_T0_init-->L885_T0_init: Formula: v_hdr.ipv4.valid_26  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_26}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 8495#L885_T0_init [2164] L885_T0_init-->L888_T0_init: Formula: (not (= v_hdr.ipv4.protocol_24 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_24}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_24}  AuxVars[]  AssignedVars[] 8816#L888_T0_init [1712] L888_T0_init-->L889_T0_init: Formula: (= v_hdr.ipv4.protocol_21 17)  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_21}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_21}  AuxVars[]  AssignedVars[] 8262#L889_T0_init [2142] L889_T0_init-->L889_T0_init-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8697#L889_T0_init-D9 [1607] L889_T0_init-D9-->parse_udpENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8610#parse_udpENTRY_T0_init [1951] parse_udpENTRY_T0_init-->L906_T0_init: Formula: v_hdr.udp.valid_20  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_20}  AuxVars[]  AssignedVars[hdr.udp.valid] 8261#L906_T0_init [1806] L906_T0_init-->L907_T0_init: Formula: (= v_hdr.udp.dstPort_26 34952)  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_26}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_26}  AuxVars[]  AssignedVars[] 8263#L907_T0_init [2201] L907_T0_init-->L907_T0_init-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8806#L907_T0_init-D15 [2116] L907_T0_init-D15-->parse_paxosENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8561#parse_paxosENTRY_T0_init [1930] parse_paxosENTRY_T0_init-->L898_T0_init: Formula: v_hdr.paxos.valid_31  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_31}  AuxVars[]  AssignedVars[hdr.paxos.valid] 8562#L898_T0_init [1745] L898_T0_init-->L898_T0_init-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8637#L898_T0_init-D45 [1569] L898_T0_init-D45-->acceptFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8638#acceptFINAL_T0_init [2009] acceptFINAL_T0_init-->acceptEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8705#acceptEXIT_T0_init >[2227] acceptEXIT_T0_init-->parse_paxosFINAL-D139: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8501#parse_paxosFINAL-D139 [1901] parse_paxosFINAL-D139-->parse_paxosFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8502#parse_paxosFINAL_T0_init [2096] parse_paxosFINAL_T0_init-->parse_paxosEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8797#parse_paxosEXIT_T0_init >[2334] parse_paxosEXIT_T0_init-->L906-1-D147: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8836#L906-1-D147 [2156] L906-1-D147-->L906-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8361#L906-1_T0_init [1842] L906-1_T0_init-->parse_udpEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8362#parse_udpEXIT_T0_init >[2302] parse_udpEXIT_T0_init-->L888-1-D133: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8355#L888-1-D133 [1840] L888-1-D133-->L888-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8356#L888-1_T0_init [2014] L888-1_T0_init-->parse_ipv4EXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8714#parse_ipv4EXIT_T0_init >[2329] parse_ipv4EXIT_T0_init-->L966-1-D119: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8327#L966-1-D119 [1466] L966-1-D119-->L966-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8328#L966-1_T0_init [1772] L966-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8646#startEXIT_T0_init >[2253] startEXIT_T0_init-->_parser_TopParserFINAL-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8647#_parser_TopParserFINAL-D103 [2141] _parser_TopParserFINAL-D103-->_parser_TopParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8827#_parser_TopParserFINAL_T0_init [2137] _parser_TopParserFINAL_T0_init-->_parser_TopParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8828#_parser_TopParserEXIT_T0_init >[2283] _parser_TopParserEXIT_T0_init-->L829-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8813#L829-D123 [1707] L829-D123-->L829_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8410#L829_T0_init [1744] L829_T0_init-->L829_T0_init-D33: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8409#L829_T0_init-D33 [1861] L829_T0_init-D33-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8411#verifyChecksumFINAL_T0_init [1495] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8425#verifyChecksumEXIT_T0_init >[2358] verifyChecksumEXIT_T0_init-->L830-D129: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8393#L830-D129 [1856] L830-D129-->L830_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8394#L830_T0_init [2075] L830_T0_init-->L830_T0_init-D65: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8584#L830_T0_init-D65 [1549] L830_T0_init-D65-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8395#ingressENTRY_T0_init [1484] ingressENTRY_T0_init-->L797_T0_init: Formula: (not v_hdr.arp.valid_27)  InVars {hdr.arp.valid=v_hdr.arp.valid_27}  OutVars{hdr.arp.valid=v_hdr.arp.valid_27}  AuxVars[]  AssignedVars[] 8396#L797_T0_init [1880] L797_T0_init-->L798_T0_init: Formula: v_hdr.ipv4.valid_22  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_22}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_22}  AuxVars[]  AssignedVars[] 8452#L798_T0_init [1628] L798_T0_init-->L799_T0_init: Formula: v_hdr.paxos.valid_28  InVars {hdr.paxos.valid=v_hdr.paxos.valid_28}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_28}  AuxVars[]  AssignedVars[] 8572#L799_T0_init [2050] L799_T0_init-->L799_T0_init-D57: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8746#L799_T0_init-D57 [1648] L799_T0_init-D57-->read_roundENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8754#read_roundENTRY_T0_init [2151] read_roundENTRY_T0_init-->read_roundFINAL_T0_init: Formula: (= (select v_registerRound_0_25 v_hdr.paxos.inst_30) v_meta.paxos_metadata.round_23)  InVars {registerRound_0=v_registerRound_0_25, hdr.paxos.inst=v_hdr.paxos.inst_30}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_30, meta.paxos_metadata.round=v_meta.paxos_metadata.round_23, registerRound_0=v_registerRound_0_25}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 8571#read_roundFINAL_T0_init [1934] read_roundFINAL_T0_init-->read_roundEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8573#read_roundEXIT_T0_init >[2264] read_roundEXIT_T0_init-->L799-1-D117: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8667#L799-1-D117 [1579] L799-1-D117-->L799-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8653#L799-1_T0_init [1976] L799-1_T0_init-->L797-1_T0_init: Formula: (not (<= v_meta.paxos_metadata.round_19 v_hdr.paxos.rnd_23))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_23, meta.paxos_metadata.round=v_meta.paxos_metadata.round_19}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_23, meta.paxos_metadata.round=v_meta.paxos_metadata.round_19}  AuxVars[]  AssignedVars[] 8654#L797-1_T0_init [1946] L797-1_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8807#ingressEXIT_T0_init >[2311] ingressEXIT_T0_init-->L831-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8808#L831-D121 [2216] L831-D121-->L831_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8825#L831_T0_init [1971] L831_T0_init-->L831_T0_init-D69: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8824#L831_T0_init-D69 [1724] L831_T0_init-D69-->egressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8772#egressENTRY_T0_init [1700] egressENTRY_T0_init-->egressENTRY_T0_init-D61: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8877#egressENTRY_T0_init-D61 [1912] egressENTRY_T0_init-D61-->place_holder_table_0.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8771#place_holder_table_0.applyENTRY_T0_init [2072] place_holder_table_0.applyENTRY_T0_init-->L914_T0_init: Formula: (not (= v_place_holder_table_0.action_run_15 place_holder_table_0.action.NoAction_0))  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_15}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_15}  AuxVars[]  AssignedVars[] 8773#L914_T0_init [1697] L914_T0_init-->place_holder_table_0.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8804#place_holder_table_0.applyEXIT_T0_init >[2361] place_holder_table_0.applyEXIT_T0_init-->egressFINAL-D93: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8851#egressFINAL-D93 [2203] egressFINAL-D93-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8852#egressFINAL_T0_init [2056] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8876#egressEXIT_T0_init >[2322] egressEXIT_T0_init-->L832-D149: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8874#L832-D149 [2193] L832-D149-->L832_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8284#L832_T0_init [1481] L832_T0_init-->L832_T0_init-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8283#L832_T0_init-D37 [1812] L832_T0_init-D37-->computeChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8285#computeChecksumFINAL_T0_init [1964] computeChecksumFINAL_T0_init-->computeChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8632#computeChecksumEXIT_T0_init >[2268] computeChecksumEXIT_T0_init-->L833-D99: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8829#L833-D99 [1734] L833-D99-->L833_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8742#L833_T0_init [2044] L833_T0_init-->L835_T0_init: Formula: (not v_forward_30)  InVars {forward=v_forward_30}  OutVars{forward=v_forward_30}  AuxVars[]  AssignedVars[] 8603#L835_T0_init [1556] L835_T0_init-->L834-1_T0_init: Formula: v_drop_57  InVars {}  OutVars{drop=v_drop_57}  AuxVars[]  AssignedVars[drop] 8604#L834-1_T0_init [1961] L834-1_T0_init-->L838_T0_init: Formula: (let ((.cse0 (<= v_meta.paxos_metadata.round_24 v_hdr.paxos.rnd_26))) (or (and (not .cse0) (not v__p4ltl_0_7)) (and v__p4ltl_0_7 .cse0)))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_26, meta.paxos_metadata.round=v_meta.paxos_metadata.round_24}  OutVars{_p4ltl_0=v__p4ltl_0_7, hdr.paxos.rnd=v_hdr.paxos.rnd_26, meta.paxos_metadata.round=v_meta.paxos_metadata.round_24}  AuxVars[]  AssignedVars[_p4ltl_0] 8627#L838_T0_init [2174] L838_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= v__p4ltl_free_a_6 v_hdr.paxos.inst_32))) (or (and v__p4ltl_1_8 .cse0) (and (not .cse0) (not v__p4ltl_1_8))))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_32, _p4ltl_free_a=v__p4ltl_free_a_6}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_32, _p4ltl_1=v__p4ltl_1_8, _p4ltl_free_a=v__p4ltl_free_a_6}  AuxVars[]  AssignedVars[_p4ltl_1] 8689#mainFINAL_T0_init [1997] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8690#mainEXIT_T0_init >[2286] mainEXIT_T0_init-->L845-1-D111: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8716#L845-1-D111 [1765] L845-1-D111-->L845-1_accept_S2: Formula: (and v__p4ltl_1_6 (not v__p4ltl_0_6) v_hdr.ipv4.valid_21 (not v_drop_55) (not v_hdr.arp.valid_21) v_hdr.paxos.valid_25)  InVars {_p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6, hdr.ipv4.valid=v_hdr.ipv4.valid_21, drop=v_drop_55, hdr.paxos.valid=v_hdr.paxos.valid_25, hdr.arp.valid=v_hdr.arp.valid_21}  OutVars{_p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6, hdr.ipv4.valid=v_hdr.ipv4.valid_21, drop=v_drop_55, hdr.paxos.valid=v_hdr.paxos.valid_25, hdr.arp.valid=v_hdr.arp.valid_21}  AuxVars[]  AssignedVars[] 8408#L845-1_accept_S2 
[2023-02-06 19:10:16,600 INFO  L754   eck$LassoCheckResult]: Loop: 8408#L845-1_accept_S2 [2160] L845-1_accept_S2-->L845_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8303#L845_accept_S2 [1692] L845_accept_S2-->L845_accept_S2-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8755#L845_accept_S2-D24 [1649] L845_accept_S2-D24-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8235#mainENTRY_accept_S2 [1815] mainENTRY_accept_S2-->mainENTRY_accept_S2-D30: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8304#mainENTRY_accept_S2-D30 [1587] mainENTRY_accept_S2-D30-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8679#havocProcedureENTRY_accept_S2 [1653] havocProcedureENTRY_accept_S2-->L642_accept_S2: Formula: (not v_drop_53)  InVars {}  OutVars{drop=v_drop_53}  AuxVars[]  AssignedVars[drop] 8757#L642_accept_S2 [2180] L642_accept_S2-->L643_accept_S2: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 8734#L643_accept_S2 [2034] L643_accept_S2-->L644_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 8735#L644_accept_S2 [2088] L644_accept_S2-->L645_accept_S2: Formula: (and (<= 0 v_standard_metadata.ingress_port_14) (< v_standard_metadata.ingress_port_14 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_14}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_14}  AuxVars[]  AssignedVars[] 8789#L645_accept_S2 [1741] L645_accept_S2-->L646_accept_S2: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 8535#L646_accept_S2 [1538] L646_accept_S2-->L647_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 8536#L647_accept_S2 [1786] L647_accept_S2-->L648_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 8511#L648_accept_S2 [1908] L648_accept_S2-->L649_accept_S2: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 8512#L649_accept_S2 [1652] L649_accept_S2-->L650_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 8305#L650_accept_S2 [1816] L650_accept_S2-->L651_accept_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_11) (< v_standard_metadata.packet_length_11 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_11}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[] 8306#L651_accept_S2 [2064] L651_accept_S2-->L652_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 8758#L652_accept_S2 [2178] L652_accept_S2-->L653_accept_S2: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 8845#L653_accept_S2 [1774] L653_accept_S2-->L654_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 8490#L654_accept_S2 [1895] L654_accept_S2-->L655_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 8491#L655_accept_S2 [2199] L655_accept_S2-->L656_accept_S2: Formula: (and (< v_standard_metadata.deq_timedelta_12 4294967296) (<= 0 v_standard_metadata.deq_timedelta_12))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[] 8323#L656_accept_S2 [1824] L656_accept_S2-->L657_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 8234#L657_accept_S2 [1446] L657_accept_S2-->L658_accept_S2: Formula: (and (< v_standard_metadata.deq_qdepth_11 524288) (<= 0 v_standard_metadata.deq_qdepth_11))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[] 8236#L658_accept_S2 [1955] L658_accept_S2-->L659_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 8615#L659_accept_S2 [2022] L659_accept_S2-->L660_accept_S2: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_9) (< v_standard_metadata.ingress_global_timestamp_9 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[] 8557#L660_accept_S2 [1540] L660_accept_S2-->L661_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 8558#L661_accept_S2 [1773] L661_accept_S2-->L662_accept_S2: Formula: (and (< v_standard_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_9))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 8848#L662_accept_S2 [2195] L662_accept_S2-->L663_accept_S2: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 8849#L663_accept_S2 [1788] L663_accept_S2-->L664_accept_S2: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 8841#L664_accept_S2 [2168] L664_accept_S2-->L665_accept_S2: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 8842#L665_accept_S2 [2215] L665_accept_S2-->L666_accept_S2: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 8264#L666_accept_S2 [1453] L666_accept_S2-->L667_accept_S2: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 8265#L667_accept_S2 [2005] L667_accept_S2-->L668_accept_S2: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 8484#L668_accept_S2 [1523] L668_accept_S2-->L669_accept_S2: Formula: (= v_emit_27 (store v_emit_28 v_hdr.ethernet_2 false))  InVars {emit=v_emit_28, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_27, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 8485#L669_accept_S2 [1993] L669_accept_S2-->L670_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_26}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 8541#L670_accept_S2 [1923] L670_accept_S2-->L671_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_22}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 8542#L671_accept_S2 [1996] L671_accept_S2-->L672_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_15}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 8613#L672_accept_S2 [1954] L672_accept_S2-->L673_accept_S2: Formula: (and (< v_hdr.ethernet.etherType_16 65536) (<= 0 v_hdr.ethernet.etherType_16))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  AuxVars[]  AssignedVars[] 8399#L673_accept_S2 [1857] L673_accept_S2-->L674_accept_S2: Formula: (not v_hdr.arp.valid_18)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_18}  AuxVars[]  AssignedVars[hdr.arp.valid] 8400#L674_accept_S2 [2148] L674_accept_S2-->L675_accept_S2: Formula: (= v_emit_25 (store v_emit_26 v_hdr.arp_2 false))  InVars {emit=v_emit_26, hdr.arp=v_hdr.arp_2}  OutVars{emit=v_emit_25, hdr.arp=v_hdr.arp_2}  AuxVars[]  AssignedVars[emit] 8832#L675_accept_S2 [2173] L675_accept_S2-->L676_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_12}  AuxVars[]  AssignedVars[hdr.arp.hrd] 8577#L676_accept_S2 [1936] L676_accept_S2-->L677_accept_S2: Formula: (and (<= 0 v_hdr.arp.hrd_10) (< v_hdr.arp.hrd_10 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_10}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_10}  AuxVars[]  AssignedVars[] 8578#L677_accept_S2 [1957] L677_accept_S2-->L678_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_11}  AuxVars[]  AssignedVars[hdr.arp.pro] 8619#L678_accept_S2 [2204] L678_accept_S2-->L679_accept_S2: Formula: (and (< v_hdr.arp.pro_10 65536) (<= 0 v_hdr.arp.pro_10))  InVars {hdr.arp.pro=v_hdr.arp.pro_10}  OutVars{hdr.arp.pro=v_hdr.arp.pro_10}  AuxVars[]  AssignedVars[] 8715#L679_accept_S2 [2016] L679_accept_S2-->L680_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_11}  AuxVars[]  AssignedVars[hdr.arp.hln] 8628#L680_accept_S2 [1565] L680_accept_S2-->L681_accept_S2: Formula: (and (<= 0 v_hdr.arp.hln_10) (< v_hdr.arp.hln_10 256))  InVars {hdr.arp.hln=v_hdr.arp.hln_10}  OutVars{hdr.arp.hln=v_hdr.arp.hln_10}  AuxVars[]  AssignedVars[] 8629#L681_accept_S2 [1965] L681_accept_S2-->L682_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_11}  AuxVars[]  AssignedVars[hdr.arp.pln] 8633#L682_accept_S2 [2127] L682_accept_S2-->L683_accept_S2: Formula: (and (< v_hdr.arp.pln_9 256) (<= 0 v_hdr.arp.pln_9))  InVars {hdr.arp.pln=v_hdr.arp.pln_9}  OutVars{hdr.arp.pln=v_hdr.arp.pln_9}  AuxVars[]  AssignedVars[] 8434#L683_accept_S2 [1499] L683_accept_S2-->L684_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_18}  AuxVars[]  AssignedVars[hdr.arp.op] 8435#L684_accept_S2 [1546] L684_accept_S2-->L685_accept_S2: Formula: (and (<= 0 v_hdr.arp.op_16) (< v_hdr.arp.op_16 65536))  InVars {hdr.arp.op=v_hdr.arp.op_16}  OutVars{hdr.arp.op=v_hdr.arp.op_16}  AuxVars[]  AssignedVars[] 8570#L685_accept_S2 [1684] L685_accept_S2-->L686_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_20}  AuxVars[]  AssignedVars[hdr.arp.sha] 8785#L686_accept_S2 [2080] L686_accept_S2-->L687_accept_S2: Formula: (and (<= 0 v_hdr.arp.sha_18) (< v_hdr.arp.sha_18 281474976710656))  InVars {hdr.arp.sha=v_hdr.arp.sha_18}  OutVars{hdr.arp.sha=v_hdr.arp.sha_18}  AuxVars[]  AssignedVars[] 8786#L687_accept_S2 [1681] L687_accept_S2-->L688_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_18}  AuxVars[]  AssignedVars[hdr.arp.spa] 8794#L688_accept_S2 [1778] L688_accept_S2-->L689_accept_S2: Formula: (and (<= 0 v_hdr.arp.spa_20) (< v_hdr.arp.spa_20 4294967296))  InVars {hdr.arp.spa=v_hdr.arp.spa_20}  OutVars{hdr.arp.spa=v_hdr.arp.spa_20}  AuxVars[]  AssignedVars[] 8563#L689_accept_S2 [1932] L689_accept_S2-->L690_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_18}  AuxVars[]  AssignedVars[hdr.arp.tha] 8564#L690_accept_S2 [2010] L690_accept_S2-->L691_accept_S2: Formula: (and (< v_hdr.arp.tha_19 281474976710656) (<= 0 v_hdr.arp.tha_19))  InVars {hdr.arp.tha=v_hdr.arp.tha_19}  OutVars{hdr.arp.tha=v_hdr.arp.tha_19}  AuxVars[]  AssignedVars[] 8706#L691_accept_S2 [1731] L691_accept_S2-->L692_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_19}  AuxVars[]  AssignedVars[hdr.arp.tpa] 8681#L692_accept_S2 [1988] L692_accept_S2-->L693_accept_S2: Formula: (and (<= 0 v_hdr.arp.tpa_18) (< v_hdr.arp.tpa_18 4294967296))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_18}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_18}  AuxVars[]  AssignedVars[] 8465#L693_accept_S2 [1515] L693_accept_S2-->L694_accept_S2: Formula: (not v_hdr.ipv4.valid_18)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_18}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 8466#L694_accept_S2 [2111] L694_accept_S2-->L695_accept_S2: Formula: (= v_emit_19 (store v_emit_20 v_hdr.ipv4_2 false))  InVars {hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_20}  OutVars{hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_19}  AuxVars[]  AssignedVars[emit] 8805#L695_accept_S2 [1753] L695_accept_S2-->L696_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_11}  AuxVars[]  AssignedVars[hdr.ipv4.version] 8821#L696_accept_S2 [1717] L696_accept_S2-->L697_accept_S2: Formula: (and (< v_hdr.ipv4.version_10 16) (<= 0 v_hdr.ipv4.version_10))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_10}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_10}  AuxVars[]  AssignedVars[] 8336#L697_accept_S2 [1469] L697_accept_S2-->L698_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 8337#L698_accept_S2 [2092] L698_accept_S2-->L699_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.ihl_12) (< v_hdr.ipv4.ihl_12 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_12}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_12}  AuxVars[]  AssignedVars[] 8793#L699_accept_S2 [2165] L699_accept_S2-->L700_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 8840#L700_accept_S2 [1783] L700_accept_S2-->L701_accept_S2: Formula: (and (< v_hdr.ipv4.diffserv_9 256) (<= 0 v_hdr.ipv4.diffserv_9))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  AuxVars[]  AssignedVars[] 8726#L701_accept_S2 [2023] L701_accept_S2-->L702_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_10}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 8727#L702_accept_S2 [2102] L702_accept_S2-->L703_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.totalLen_9) (< v_hdr.ipv4.totalLen_9 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  AuxVars[]  AssignedVars[] 8680#L703_accept_S2 [1588] L703_accept_S2-->L704_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_9}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 8367#L704_accept_S2 [1848] L704_accept_S2-->L705_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.identification_12) (< v_hdr.ipv4.identification_12 65536))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_12}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_12}  AuxVars[]  AssignedVars[] 8368#L705_accept_S2 [1584] L705_accept_S2-->L706_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_9}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 8675#L706_accept_S2 [1673] L706_accept_S2-->L707_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.flags_12) (< v_hdr.ipv4.flags_12 8))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_12}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_12}  AuxVars[]  AssignedVars[] 8332#L707_accept_S2 [1828] L707_accept_S2-->L708_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_9}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 8333#L708_accept_S2 [1682] L708_accept_S2-->L709_accept_S2: Formula: (and (< v_hdr.ipv4.fragOffset_12 8192) (<= 0 v_hdr.ipv4.fragOffset_12))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  AuxVars[]  AssignedVars[] 8449#L709_accept_S2 [1508] L709_accept_S2-->L710_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 8450#L710_accept_S2 [1526] L710_accept_S2-->L711_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.ttl_10) (< v_hdr.ipv4.ttl_10 256))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_10}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_10}  AuxVars[]  AssignedVars[] 8492#L711_accept_S2 [2007] L711_accept_S2-->L712_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 8365#L712_accept_S2 [1846] L712_accept_S2-->L713_accept_S2: Formula: (and (< v_hdr.ipv4.protocol_13 256) (<= 0 v_hdr.ipv4.protocol_13))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_13}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_13}  AuxVars[]  AssignedVars[] 8366#L713_accept_S2 [1740] L713_accept_S2-->L714_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_10}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 8831#L714_accept_S2 [1784] L714_accept_S2-->L715_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.hdrChecksum_9) (< v_hdr.ipv4.hdrChecksum_9 65536))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_9}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_9}  AuxVars[]  AssignedVars[] 8324#L715_accept_S2 [1465] L715_accept_S2-->L716_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_16}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 8325#L716_accept_S2 [1504] L716_accept_S2-->L717_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_21}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 8440#L717_accept_S2 [1502] L717_accept_S2-->L718_accept_S2: Formula: (not v_hdr.icmp.valid_19)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_19}  AuxVars[]  AssignedVars[hdr.icmp.valid] 8441#L718_accept_S2 [1776] L718_accept_S2-->L719_accept_S2: Formula: (= v_emit_23 (store v_emit_24 v_hdr.icmp_2 false))  InVars {emit=v_emit_24, hdr.icmp=v_hdr.icmp_2}  OutVars{emit=v_emit_23, hdr.icmp=v_hdr.icmp_2}  AuxVars[]  AssignedVars[emit] 8442#L719_accept_S2 [1503] L719_accept_S2-->L720_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_19}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 8443#L720_accept_S2 [1612] L720_accept_S2-->L721_accept_S2: Formula: (and (<= 0 v_hdr.icmp.icmpType_16) (< v_hdr.icmp.icmpType_16 256))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_16}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_16}  AuxVars[]  AssignedVars[] 8546#L721_accept_S2 [1924] L721_accept_S2-->L722_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_9}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 8547#L722_accept_S2 [1690] L722_accept_S2-->L723_accept_S2: Formula: (and (< v_hdr.icmp.icmpCode_11 256) (<= 0 v_hdr.icmp.icmpCode_11))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_11}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_11}  AuxVars[]  AssignedVars[] 8788#L723_accept_S2 [2085] L723_accept_S2-->L724_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_17}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 8765#L724_accept_S2 [2069] L724_accept_S2-->L725_accept_S2: Formula: (and (<= 0 v_hdr.icmp.hdrChecksum_19) (< v_hdr.icmp.hdrChecksum_19 65536))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_19}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_19}  AuxVars[]  AssignedVars[] 8766#L725_accept_S2 [2213] L725_accept_S2-->L726_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_12}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 8664#L726_accept_S2 [1576] L726_accept_S2-->L727_accept_S2: Formula: (and (< v_hdr.icmp.identifier_11 65536) (<= 0 v_hdr.icmp.identifier_11))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_11}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_11}  AuxVars[]  AssignedVars[] 8665#L727_accept_S2 [2097] L727_accept_S2-->L728_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_11}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 8517#L728_accept_S2 [1914] L728_accept_S2-->L729_accept_S2: Formula: (and (<= 0 v_hdr.icmp.seqNumber_10) (< v_hdr.icmp.seqNumber_10 65536))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_10}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_10}  AuxVars[]  AssignedVars[] 8397#L729_accept_S2 [1486] L729_accept_S2-->L730_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_12}  AuxVars[]  AssignedVars[hdr.icmp.payload] 8398#L730_accept_S2 [2015] L730_accept_S2-->L731_accept_S2: Formula: (and (<= 0 v_hdr.icmp.payload_11) (< v_hdr.icmp.payload_11 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_11}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_11}  AuxVars[]  AssignedVars[] 8685#L731_accept_S2 [1994] L731_accept_S2-->L732_accept_S2: Formula: (not v_hdr.udp.valid_18)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_18}  AuxVars[]  AssignedVars[hdr.udp.valid] 8437#L732_accept_S2 [1873] L732_accept_S2-->L733_accept_S2: Formula: (= v_emit_29 (store v_emit_30 v_hdr.udp_2 false))  InVars {hdr.udp=v_hdr.udp_2, emit=v_emit_30}  OutVars{hdr.udp=v_hdr.udp_2, emit=v_emit_29}  AuxVars[]  AssignedVars[emit] 8438#L733_accept_S2 [2117] L733_accept_S2-->L734_accept_S2: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_12}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 8747#L734_accept_S2 [2051] L734_accept_S2-->L735_accept_S2: Formula: (and (<= 0 v_hdr.udp.srcPort_11) (< v_hdr.udp.srcPort_11 65536))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_11}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_11}  AuxVars[]  AssignedVars[] 8575#L735_accept_S2 [1548] L735_accept_S2-->L736_accept_S2: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_18}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 8576#L736_accept_S2 [1999] L736_accept_S2-->L737_accept_S2: Formula: (and (<= 0 v_hdr.udp.dstPort_19) (< v_hdr.udp.dstPort_19 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_19}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_19}  AuxVars[]  AssignedVars[] 8480#L737_accept_S2 [1519] L737_accept_S2-->L738_accept_S2: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__10}  AuxVars[]  AssignedVars[hdr.udp.length_] 8481#L738_accept_S2 [1606] L738_accept_S2-->L739_accept_S2: Formula: (and (<= 0 v_hdr.udp.length__9) (< v_hdr.udp.length__9 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__9}  OutVars{hdr.udp.length_=v_hdr.udp.length__9}  AuxVars[]  AssignedVars[] 8624#L739_accept_S2 [1564] L739_accept_S2-->L740_accept_S2: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_10}  AuxVars[]  AssignedVars[hdr.udp.checksum] 8625#L740_accept_S2 [1967] L740_accept_S2-->L741_accept_S2: Formula: (and (<= 0 v_hdr.udp.checksum_9) (< v_hdr.udp.checksum_9 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_9}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_9}  AuxVars[]  AssignedVars[] 8636#L741_accept_S2 [1710] L741_accept_S2-->L742_accept_S2: Formula: (not v_hdr.paxos.valid_21)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_21}  AuxVars[]  AssignedVars[hdr.paxos.valid] 8676#L742_accept_S2 [1585] L742_accept_S2-->L743_accept_S2: Formula: (= v_emit_21 (store v_emit_22 v_hdr.paxos_2 false))  InVars {emit=v_emit_22, hdr.paxos=v_hdr.paxos_2}  OutVars{emit=v_emit_21, hdr.paxos=v_hdr.paxos_2}  AuxVars[]  AssignedVars[emit] 8677#L743_accept_S2 [1779] L743_accept_S2-->L744_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_21}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 8730#L744_accept_S2 [1622] L744_accept_S2-->L745_accept_S2: Formula: (and (< v_hdr.paxos.msgtype_19 65536) (<= 0 v_hdr.paxos.msgtype_19))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_19}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_19}  AuxVars[]  AssignedVars[] 8731#L745_accept_S2 [2033] L745_accept_S2-->L746_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_24}  AuxVars[]  AssignedVars[hdr.paxos.inst] 8268#L746_accept_S2 [1810] L746_accept_S2-->L747_accept_S2: Formula: (and (< v_hdr.paxos.inst_22 4294967296) (<= 0 v_hdr.paxos.inst_22))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_22}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_22}  AuxVars[]  AssignedVars[] 8269#L747_accept_S2 [1507] L747_accept_S2-->L748_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_21}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 8244#L748_accept_S2 [1802] L748_accept_S2-->L749_accept_S2: Formula: (and (<= 0 v_hdr.paxos.rnd_20) (< v_hdr.paxos.rnd_20 65536))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_20}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_20}  AuxVars[]  AssignedVars[] 8245#L749_accept_S2 [1942] L749_accept_S2-->L750_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_17}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 8588#L750_accept_S2 [2166] L750_accept_S2-->L751_accept_S2: Formula: (and (< v_hdr.paxos.vrnd_18 65536) (<= 0 v_hdr.paxos.vrnd_18))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_18}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_18}  AuxVars[]  AssignedVars[] 8724#L751_accept_S2 [1620] L751_accept_S2-->L752_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_21}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 8639#L752_accept_S2 [1968] L752_accept_S2-->L753_accept_S2: Formula: (and (<= 0 v_hdr.paxos.acptid_19) (< v_hdr.paxos.acptid_19 65536))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_19}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_19}  AuxVars[]  AssignedVars[] 8640#L753_accept_S2 [2101] L753_accept_S2-->L754_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_12}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 8606#L754_accept_S2 [1950] L754_accept_S2-->L755_accept_S2: Formula: (and (< v_hdr.paxos.paxoslen_10 4294967296) (<= 0 v_hdr.paxos.paxoslen_10))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_10}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_10}  AuxVars[]  AssignedVars[] 8607#L755_accept_S2 [1777] L755_accept_S2-->L756_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_21}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 8657#L756_accept_S2 [1572] L756_accept_S2-->L757_accept_S2: Formula: (and (<= 0 v_hdr.paxos.paxosval_20) (< v_hdr.paxos.paxosval_20 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_20}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_20}  AuxVars[]  AssignedVars[] 8658#L757_accept_S2 [1780] L757_accept_S2-->L758_accept_S2: Formula: (= 0 v_meta.paxos_metadata.round_16)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_16}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 8713#L758_accept_S2 [2013] L758_accept_S2-->L759_accept_S2: Formula: (= v_meta.paxos_metadata.set_drop_9 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 8476#L759_accept_S2 [1893] L759_accept_S2-->L760_accept_S2: Formula: (= v_meta.paxos_metadata.ack_count_8 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 8477#L760_accept_S2 [2146] L760_accept_S2-->L761_accept_S2: Formula: (= v_meta.paxos_metadata.ack_acceptors_9 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 8554#L761_accept_S2 [1929] L761_accept_S2-->L762_accept_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_11}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 8555#L762_accept_S2 [1666] L762_accept_S2-->L763_accept_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_11}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 8537#L763_accept_S2 [1920] L763_accept_S2-->L764_accept_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_14}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 8538#L764_accept_S2 [2021] L764_accept_S2-->L765_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 8650#L765_accept_S2 [1974] L765_accept_S2-->L766_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 8516#L766_accept_S2 [1913] L766_accept_S2-->L767_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 8343#L767_accept_S2 [1835] L767_accept_S2-->L768_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 8344#L768_accept_S2 [1960] L768_accept_S2-->L769_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_12}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 8626#L769_accept_S2 [1760] L769_accept_S2-->L770_accept_S2: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_15}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 8835#L770_accept_S2 [2154] L770_accept_S2-->L771_accept_S2: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_15}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 8673#L771_accept_S2 [1981] L771_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_11}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 8674#havocProcedureFINAL_accept_S2 [2047] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8702#havocProcedureEXIT_accept_S2 >[2310] havocProcedureEXIT_accept_S2-->L828-D80: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8645#L828-D80 [1972] L828-D80-->L828_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8486#L828_accept_S2 [1524] L828_accept_S2-->L828_accept_S2-D50: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8487#L828_accept_S2-D50 [1927] L828_accept_S2-D50-->_parser_TopParserENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8319#_parser_TopParserENTRY_accept_S2 [1985] _parser_TopParserENTRY_accept_S2-->_parser_TopParserENTRY_accept_S2-D64: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8493#_parser_TopParserENTRY_accept_S2-D64 [1527] _parser_TopParserENTRY_accept_S2-D64-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8318#startENTRY_accept_S2 [1822] startENTRY_accept_S2-->L963_accept_S2: Formula: v_hdr.ethernet.valid_15  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 8320#L963_accept_S2 [1578] L963_accept_S2-->L966_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_22 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  AuxVars[]  AssignedVars[] 8666#L966_accept_S2 [1660] L966_accept_S2-->L967_accept_S2: Formula: (= v_hdr.ethernet.etherType_17 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 8247#L967_accept_S2 [1505] L967_accept_S2-->L967_accept_S2-D72: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8446#L967_accept_S2-D72 [1647] L967_accept_S2-D72-->parse_ipv4ENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8752#parse_ipv4ENTRY_accept_S2 [1718] parse_ipv4ENTRY_accept_S2-->L885_accept_S2: Formula: v_hdr.ipv4.valid_27  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_27}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 8803#L885_accept_S2 [1696] L885_accept_S2-->L888_accept_S2: Formula: (not (= v_hdr.ipv4.protocol_18 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_18}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_18}  AuxVars[]  AssignedVars[] 8801#L888_accept_S2 [2105] L888_accept_S2-->L889_accept_S2: Formula: (= v_hdr.ipv4.protocol_19 17)  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_19}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_19}  AuxVars[]  AssignedVars[] 8254#L889_accept_S2 [1638] L889_accept_S2-->L889_accept_S2-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8520#L889_accept_S2-D10 [1916] L889_accept_S2-D10-->parse_udpENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8521#parse_udpENTRY_accept_S2 [1749] parse_udpENTRY_accept_S2-->L906_accept_S2: Formula: v_hdr.udp.valid_19  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_19}  AuxVars[]  AssignedVars[hdr.udp.valid] 8510#L906_accept_S2 [1906] L906_accept_S2-->L907_accept_S2: Formula: (= v_hdr.udp.dstPort_24 34952)  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_24}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_24}  AuxVars[]  AssignedVars[] 8335#L907_accept_S2 [1596] L907_accept_S2-->L907_accept_S2-D16: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8524#L907_accept_S2-D16 [1917] L907_accept_S2-D16-->parse_paxosENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8525#parse_paxosENTRY_accept_S2 [1586] parse_paxosENTRY_accept_S2-->L898_accept_S2: Formula: v_hdr.paxos.valid_30  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_30}  AuxVars[]  AssignedVars[hdr.paxos.valid] 8678#L898_accept_S2 [1654] L898_accept_S2-->L898_accept_S2-D46: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8759#L898_accept_S2-D46 [2125] L898_accept_S2-D46-->acceptFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8814#acceptFINAL_accept_S2 [2177] acceptFINAL_accept_S2-->acceptEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8762#acceptEXIT_accept_S2 >[2321] acceptEXIT_accept_S2-->parse_paxosFINAL-D140: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8763#parse_paxosFINAL-D140 [2191] parse_paxosFINAL-D140-->parse_paxosFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8822#parse_paxosFINAL_accept_S2 [1723] parse_paxosFINAL_accept_S2-->parse_paxosEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8334#parse_paxosEXIT_accept_S2 >[2281] parse_paxosEXIT_accept_S2-->L906-1-D148: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8326#L906-1-D148 [1826] L906-1-D148-->L906-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8253#L906-1_accept_S2 [1450] L906-1_accept_S2-->parse_udpEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8255#parse_udpEXIT_accept_S2 >[2226] parse_udpEXIT_accept_S2-->L888-1-D134: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8246#L888-1-D134 [1803] L888-1-D134-->L888-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8248#L888-1_accept_S2 [1733] L888-1_accept_S2-->parse_ipv4EXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8463#parse_ipv4EXIT_accept_S2 >[2240] parse_ipv4EXIT_accept_S2-->L966-1-D120: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8464#L966-1-D120 [1766] L966-1-D120-->L966-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8846#L966-1_accept_S2 [1762] L966-1_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8533#startEXIT_accept_S2 >[2343] startEXIT_accept_S2-->_parser_TopParserFINAL-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8534#_parser_TopParserFINAL-D104 [2093] _parser_TopParserFINAL-D104-->_parser_TopParserFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8795#_parser_TopParserFINAL_accept_S2 [2094] _parser_TopParserFINAL_accept_S2-->_parser_TopParserEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8662#_parser_TopParserEXIT_accept_S2 >[2356] _parser_TopParserEXIT_accept_S2-->L829-D124: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8663#L829-D124 [2036] L829-D124-->L829_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8459#L829_accept_S2 [2147] L829_accept_S2-->L829_accept_S2-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8830#L829_accept_S2-D34 [1738] L829_accept_S2-D34-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8458#verifyChecksumFINAL_accept_S2 [1511] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8460#verifyChecksumEXIT_accept_S2 >[2247] verifyChecksumEXIT_accept_S2-->L830-D130: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8581#L830-D130 [2074] L830-D130-->L830_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8299#L830_accept_S2 [2190] L830_accept_S2-->L830_accept_S2-D66: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8820#L830_accept_S2-D66 [2129] L830_accept_S2-D66-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8748#ingressENTRY_accept_S2 [2053] ingressENTRY_accept_S2-->L797_accept_S2: Formula: (not v_hdr.arp.valid_25)  InVars {hdr.arp.valid=v_hdr.arp.valid_25}  OutVars{hdr.arp.valid=v_hdr.arp.valid_25}  AuxVars[]  AssignedVars[] 8740#L797_accept_S2 [2040] L797_accept_S2-->L798_accept_S2: Formula: v_hdr.ipv4.valid_24  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_24}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_24}  AuxVars[]  AssignedVars[] 8467#L798_accept_S2 [1516] L798_accept_S2-->L799_accept_S2: Formula: v_hdr.paxos.valid_26  InVars {hdr.paxos.valid=v_hdr.paxos.valid_26}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_26}  AuxVars[]  AssignedVars[] 8468#L799_accept_S2 [1714] L799_accept_S2-->L799_accept_S2-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8817#L799_accept_S2-D58 [2181] L799_accept_S2-D58-->read_roundENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8802#read_roundENTRY_accept_S2 [1694] read_roundENTRY_accept_S2-->read_roundFINAL_accept_S2: Formula: (= (select v_registerRound_0_24 v_hdr.paxos.inst_29) v_meta.paxos_metadata.round_22)  InVars {registerRound_0=v_registerRound_0_24, hdr.paxos.inst=v_hdr.paxos.inst_29}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_29, meta.paxos_metadata.round=v_meta.paxos_metadata.round_22, registerRound_0=v_registerRound_0_24}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 8596#read_roundFINAL_accept_S2 [1555] read_roundFINAL_accept_S2-->read_roundEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8597#read_roundEXIT_accept_S2 >[2351] read_roundEXIT_accept_S2-->L799-1-D118: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8354#L799-1-D118 [1479] L799-1-D118-->L799-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8298#L799-1_accept_S2 [1462] L799-1_accept_S2-->L797-1_accept_S2: Formula: (not (<= v_meta.paxos_metadata.round_21 v_hdr.paxos.rnd_25))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_25, meta.paxos_metadata.round=v_meta.paxos_metadata.round_21}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_25, meta.paxos_metadata.round=v_meta.paxos_metadata.round_21}  AuxVars[]  AssignedVars[] 8300#L797-1_accept_S2 [1669] L797-1_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8774#ingressEXIT_accept_S2 >[2290] ingressEXIT_accept_S2-->L831-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8775#L831-D122 [2073] L831-D122-->L831_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8276#L831_accept_S2 [1863] L831_accept_S2-->L831_accept_S2-D70: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8413#L831_accept_S2-D70 [1978] L831_accept_S2-D70-->egressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8250#egressENTRY_accept_S2 [1925] egressENTRY_accept_S2-->egressENTRY_accept_S2-D62: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8548#egressENTRY_accept_S2-D62 [1609] egressENTRY_accept_S2-D62-->place_holder_table_0.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8249#place_holder_table_0.applyENTRY_accept_S2 [1805] place_holder_table_0.applyENTRY_accept_S2-->L914_accept_S2: Formula: (not (= v_place_holder_table_0.action_run_13 place_holder_table_0.action.NoAction_0))  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_13}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_13}  AuxVars[]  AssignedVars[] 8252#L914_accept_S2 [1559] L914_accept_S2-->place_holder_table_0.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8609#place_holder_table_0.applyEXIT_accept_S2 >[2261] place_holder_table_0.applyEXIT_accept_S2-->egressFINAL-D94: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8281#egressFINAL-D94 [1456] egressFINAL-D94-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8282#egressFINAL_accept_S2 [1552] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8275#egressEXIT_accept_S2 >[2350] egressEXIT_accept_S2-->L832-D150: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8277#L832-D150 [1685] L832-D150-->L832_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8461#L832_accept_S2 [1513] L832_accept_S2-->L832_accept_S2-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8462#L832_accept_S2-D38 [1553] L832_accept_S2-D38-->computeChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8488#computeChecksumFINAL_accept_S2 [1525] computeChecksumFINAL_accept_S2-->computeChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8489#computeChecksumEXIT_accept_S2 >[2251] computeChecksumEXIT_accept_S2-->L833-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8601#L833-D100 [1948] L833-D100-->L833_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8602#L833_accept_S2 [2060] L833_accept_S2-->L835_accept_S2: Formula: (not v_forward_28)  InVars {forward=v_forward_28}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[] 8471#L835_accept_S2 [1889] L835_accept_S2-->L834-1_accept_S2: Formula: v_drop_56  InVars {}  OutVars{drop=v_drop_56}  AuxVars[]  AssignedVars[drop] 8359#L834-1_accept_S2 [1844] L834-1_accept_S2-->L838_accept_S2: Formula: (let ((.cse0 (<= v_meta.paxos_metadata.round_25 v_hdr.paxos.rnd_27))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_27, meta.paxos_metadata.round=v_meta.paxos_metadata.round_25}  OutVars{_p4ltl_0=v__p4ltl_0_8, hdr.paxos.rnd=v_hdr.paxos.rnd_27, meta.paxos_metadata.round=v_meta.paxos_metadata.round_25}  AuxVars[]  AssignedVars[_p4ltl_0] 8360#L838_accept_S2 [1679] L838_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= v__p4ltl_free_a_5 v_hdr.paxos.inst_31))) (or (and (not .cse0) (not v__p4ltl_1_7)) (and v__p4ltl_1_7 .cse0)))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_31, _p4ltl_free_a=v__p4ltl_free_a_5}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_31, _p4ltl_1=v__p4ltl_1_7, _p4ltl_free_a=v__p4ltl_free_a_5}  AuxVars[]  AssignedVars[_p4ltl_1] 8620#mainFINAL_accept_S2 [1562] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8621#mainEXIT_accept_S2 >[2294] mainEXIT_accept_S2-->L845-1-D112: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8406#L845-1-D112 [1489] L845-1-D112-->L845-1_accept_S2: Formula: (and (not v_hdr.arp.valid_19) v_hdr.ipv4.valid_19 v_hdr.paxos.valid_23)  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_19, hdr.paxos.valid=v_hdr.paxos.valid_23, hdr.arp.valid=v_hdr.arp.valid_19}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_19, hdr.paxos.valid=v_hdr.paxos.valid_23, hdr.arp.valid=v_hdr.arp.valid_19}  AuxVars[]  AssignedVars[] 8408#L845-1_accept_S2 
[2023-02-06 19:10:16,600 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 19:10:16,600 INFO  L85        PathProgramCache]: Analyzing trace with hash 1807990029, now seen corresponding path program 1 times
[2023-02-06 19:10:16,600 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 19:10:16,600 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1893953644]
[2023-02-06 19:10:16,601 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 19:10:16,601 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 19:10:16,613 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:16,659 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-06 19:10:16,667 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:16,706 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:10:16,710 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:16,718 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 137
[2023-02-06 19:10:16,719 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:16,724 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:10:16,725 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:16,729 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-06 19:10:16,730 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:16,734 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-06 19:10:16,734 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:16,737 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-06 19:10:16,738 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:16,739 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 19:10:16,739 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:16,739 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 176
[2023-02-06 19:10:16,740 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:16,748 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 181
[2023-02-06 19:10:16,749 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:16,753 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-06 19:10:16,753 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:16,754 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 196
[2023-02-06 19:10:16,754 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:16,755 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:10:16,755 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:16,756 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 207
[2023-02-06 19:10:16,756 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:16,771 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 19:10:16,771 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 19:10:16,771 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1893953644]
[2023-02-06 19:10:16,772 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1893953644] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 19:10:16,772 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 19:10:16,772 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [11] imperfect sequences [] total 11
[2023-02-06 19:10:16,772 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [97948433]
[2023-02-06 19:10:16,772 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 19:10:16,772 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 19:10:16,772 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 19:10:16,773 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 12 interpolants.
[2023-02-06 19:10:16,773 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=46, Invalid=86, Unknown=0, NotChecked=0, Total=132
[2023-02-06 19:10:16,773 INFO  L87              Difference]: Start difference. First operand 660 states and 681 transitions. cyclomatic complexity: 23 Second operand  has 12 states, 11 states have (on average 17.636363636363637) internal successors, (194), 3 states have internal predecessors, (194), 1 states have call successors, (15), 10 states have call predecessors, (15), 2 states have return successors, (14), 2 states have call predecessors, (14), 1 states have call successors, (14)
[2023-02-06 19:10:17,461 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 19:10:17,461 INFO  L93              Difference]: Finished difference Result 854 states and 893 transitions.
[2023-02-06 19:10:17,462 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 20 states. 
[2023-02-06 19:10:17,462 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 854 states and 893 transitions.
[2023-02-06 19:10:17,464 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-02-06 19:10:17,466 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 854 states to 854 states and 893 transitions.
[2023-02-06 19:10:17,466 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 425
[2023-02-06 19:10:17,466 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 425
[2023-02-06 19:10:17,466 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 854 states and 893 transitions.
[2023-02-06 19:10:17,467 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 19:10:17,467 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 854 states and 893 transitions.
[2023-02-06 19:10:17,467 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 854 states and 893 transitions.
[2023-02-06 19:10:17,472 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 854 to 719.
[2023-02-06 19:10:17,473 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 719 states, 578 states have (on average 1.0397923875432526) internal successors, (601), 576 states have internal predecessors, (601), 68 states have call successors, (68), 68 states have call predecessors, (68), 73 states have return successors, (75), 74 states have call predecessors, (75), 67 states have call successors, (75)
[2023-02-06 19:10:17,474 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 719 states to 719 states and 744 transitions.
[2023-02-06 19:10:17,474 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 719 states and 744 transitions.
[2023-02-06 19:10:17,474 INFO  L399   stractBuchiCegarLoop]: Abstraction has 719 states and 744 transitions.
[2023-02-06 19:10:17,475 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 6 ============
[2023-02-06 19:10:17,475 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 719 states and 744 transitions.
[2023-02-06 19:10:17,476 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-02-06 19:10:17,476 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-02-06 19:10:17,476 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-02-06 19:10:17,476 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:10:17,477 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-02-06 19:10:17,478 INFO  L752   eck$LassoCheckResult]: Stem: 10475#ULTIMATE.startENTRY_NONWA [1510] ULTIMATE.startENTRY_NONWA-->mainProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10525#mainProcedureENTRY_T0_init [1634] mainProcedureENTRY_T0_init-->L845-1_T0_init: Formula: (and (<= 0 v__p4ltl_free_a_4) (< v__p4ltl_free_a_4 4294967296))  InVars {_p4ltl_free_a=v__p4ltl_free_a_4}  OutVars{_p4ltl_free_a=v__p4ltl_free_a_4}  AuxVars[]  AssignedVars[] 10750#L845-1_T0_init [2000] L845-1_T0_init-->L845_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10295#L845_T0_init [1627] L845_T0_init-->L845_T0_init-D23: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10609#L845_T0_init-D23 [1922] L845_T0_init-D23-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10311#mainENTRY_T0_init [1785] mainENTRY_T0_init-->mainENTRY_T0_init-D29: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10757#mainENTRY_T0_init-D29 [2006] mainENTRY_T0_init-D29-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10758#havocProcedureENTRY_T0_init [1617] havocProcedureENTRY_T0_init-->L642_T0_init: Formula: (not v_drop_54)  InVars {}  OutVars{drop=v_drop_54}  AuxVars[]  AssignedVars[drop] 10779#L642_T0_init [1693] L642_T0_init-->L643_T0_init: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 10587#L643_T0_init [1532] L643_T0_init-->L644_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_13}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 10588#L644_T0_init [1792] L644_T0_init-->L645_T0_init: Formula: (and (<= 0 v_standard_metadata.ingress_port_12) (< v_standard_metadata.ingress_port_12 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_12}  AuxVars[]  AssignedVars[] 10908#L645_T0_init [1782] L645_T0_init-->L646_T0_init: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 10898#L646_T0_init [1755] L646_T0_init-->L647_T0_init: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 10432#L647_T0_init [1845] L647_T0_init-->L648_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 10433#L648_T0_init [1855] L648_T0_init-->L649_T0_init: Formula: (and (<= 0 v_standard_metadata.instance_type_10) (< v_standard_metadata.instance_type_10 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_10}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[] 10458#L649_T0_init [1751] L649_T0_init-->L650_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_12}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 10727#L650_T0_init [1580] L650_T0_init-->L651_T0_init: Formula: (and (< v_standard_metadata.packet_length_9 4294967296) (<= 0 v_standard_metadata.packet_length_9))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_9}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[] 10728#L651_T0_init [1732] L651_T0_init-->L652_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 10767#L652_T0_init [2012] L652_T0_init-->L653_T0_init: Formula: (and (<= 0 v_standard_metadata.enq_timestamp_9) (< v_standard_metadata.enq_timestamp_9 4294967296))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[] 10768#L653_T0_init [2200] L653_T0_init-->L654_T0_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 10823#L654_T0_init [2068] L654_T0_init-->L655_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 10406#L655_T0_init [1470] L655_T0_init-->L656_T0_init: Formula: (and (< v_standard_metadata.deq_timedelta_9 4294967296) (<= 0 v_standard_metadata.deq_timedelta_9))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[] 10407#L656_T0_init [1643] L656_T0_init-->L657_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 10805#L657_T0_init [2208] L657_T0_init-->L658_T0_init: Formula: (and (< v_standard_metadata.deq_qdepth_10 524288) (<= 0 v_standard_metadata.deq_qdepth_10))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[] 10649#L658_T0_init [1938] L658_T0_init-->L659_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 10650#L659_T0_init [2042] L659_T0_init-->L660_T0_init: Formula: (and (< v_standard_metadata.ingress_global_timestamp_11 281474976710656) (<= 0 v_standard_metadata.ingress_global_timestamp_11))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_11}  AuxVars[]  AssignedVars[] 10797#L660_T0_init [1743] L660_T0_init-->L661_T0_init: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 10600#L661_T0_init [1537] L661_T0_init-->L662_T0_init: Formula: (and (<= 0 v_standard_metadata.egress_global_timestamp_11) (< v_standard_metadata.egress_global_timestamp_11 281474976710656))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_11}  AuxVars[]  AssignedVars[] 10601#L662_T0_init [1651] L662_T0_init-->L663_T0_init: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 10310#L663_T0_init [1449] L663_T0_init-->L664_T0_init: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 10312#L664_T0_init [1676] L664_T0_init-->L665_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 10714#L665_T0_init [1977] L665_T0_init-->L666_T0_init: Formula: (= v_standard_metadata.parser_error_8 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_8}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 10715#L666_T0_init [2020] L666_T0_init-->L667_T0_init: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 10708#L667_T0_init [1973] L667_T0_init-->L668_T0_init: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 10709#L668_T0_init [1787] L668_T0_init-->L669_T0_init: Formula: (= v_emit_39 (store v_emit_40 v_hdr.ethernet_3 false))  InVars {emit=v_emit_40, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_39, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 10679#L669_T0_init [1956] L669_T0_init-->L670_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_25}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 10680#L670_T0_init [1752] L670_T0_init-->L671_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_23}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 10747#L671_T0_init [1998] L671_T0_init-->L672_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_13}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 10339#L672_T0_init [1454] L672_T0_init-->L673_T0_init: Formula: (and (<= 0 v_hdr.ethernet.etherType_14) (< v_hdr.ethernet.etherType_14 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_14}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_14}  AuxVars[]  AssignedVars[] 10340#L673_T0_init [2055] L673_T0_init-->L674_T0_init: Formula: (not v_hdr.arp.valid_17)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_17}  AuxVars[]  AssignedVars[hdr.arp.valid] 10807#L674_T0_init [2153] L674_T0_init-->L675_T0_init: Formula: (= v_emit_37 (store v_emit_38 v_hdr.arp_3 false))  InVars {emit=v_emit_38, hdr.arp=v_hdr.arp_3}  OutVars{emit=v_emit_37, hdr.arp=v_hdr.arp_3}  AuxVars[]  AssignedVars[emit] 10794#L675_T0_init [2038] L675_T0_init-->L676_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_9}  AuxVars[]  AssignedVars[hdr.arp.hrd] 10495#L676_T0_init [1868] L676_T0_init-->L677_T0_init: Formula: (and (<= 0 v_hdr.arp.hrd_11) (< v_hdr.arp.hrd_11 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_11}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_11}  AuxVars[]  AssignedVars[] 10496#L677_T0_init [1500] L677_T0_init-->L678_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_12}  AuxVars[]  AssignedVars[hdr.arp.pro] 10504#L678_T0_init [2062] L678_T0_init-->L679_T0_init: Formula: (and (<= 0 v_hdr.arp.pro_9) (< v_hdr.arp.pro_9 65536))  InVars {hdr.arp.pro=v_hdr.arp.pro_9}  OutVars{hdr.arp.pro=v_hdr.arp.pro_9}  AuxVars[]  AssignedVars[] 10369#L679_T0_init [1817] L679_T0_init-->L680_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_9}  AuxVars[]  AssignedVars[hdr.arp.hln] 10370#L680_T0_init [1962] L680_T0_init-->L681_T0_init: Formula: (and (< v_hdr.arp.hln_12 256) (<= 0 v_hdr.arp.hln_12))  InVars {hdr.arp.hln=v_hdr.arp.hln_12}  OutVars{hdr.arp.hln=v_hdr.arp.hln_12}  AuxVars[]  AssignedVars[] 10546#L681_T0_init [1894] L681_T0_init-->L682_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_12}  AuxVars[]  AssignedVars[hdr.arp.pln] 10547#L682_T0_init [1650] L682_T0_init-->L683_T0_init: Formula: (and (< v_hdr.arp.pln_10 256) (<= 0 v_hdr.arp.pln_10))  InVars {hdr.arp.pln=v_hdr.arp.pln_10}  OutVars{hdr.arp.pln=v_hdr.arp.pln_10}  AuxVars[]  AssignedVars[] 10359#L683_T0_init [1813] L683_T0_init-->L684_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_19}  AuxVars[]  AssignedVars[hdr.arp.op] 10360#L684_T0_init [1709] L684_T0_init-->L685_T0_init: Formula: (and (<= 0 v_hdr.arp.op_17) (< v_hdr.arp.op_17 65536))  InVars {hdr.arp.op=v_hdr.arp.op_17}  OutVars{hdr.arp.op=v_hdr.arp.op_17}  AuxVars[]  AssignedVars[] 10872#L685_T0_init [2133] L685_T0_init-->L686_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_19}  AuxVars[]  AssignedVars[hdr.arp.sha] 10876#L686_T0_init [2128] L686_T0_init-->L687_T0_init: Formula: (and (< v_hdr.arp.sha_17 281474976710656) (<= 0 v_hdr.arp.sha_17))  InVars {hdr.arp.sha=v_hdr.arp.sha_17}  OutVars{hdr.arp.sha=v_hdr.arp.sha_17}  AuxVars[]  AssignedVars[] 10837#L687_T0_init [1672] L687_T0_init-->L688_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_17}  AuxVars[]  AssignedVars[hdr.arp.spa] 10838#L688_T0_init [2091] L688_T0_init-->L689_T0_init: Formula: (and (< v_hdr.arp.spa_19 4294967296) (<= 0 v_hdr.arp.spa_19))  InVars {hdr.arp.spa=v_hdr.arp.spa_19}  OutVars{hdr.arp.spa=v_hdr.arp.spa_19}  AuxVars[]  AssignedVars[] 10654#L689_T0_init [1551] L689_T0_init-->L690_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_16}  AuxVars[]  AssignedVars[hdr.arp.tha] 10377#L690_T0_init [1818] L690_T0_init-->L691_T0_init: Formula: (and (< v_hdr.arp.tha_17 281474976710656) (<= 0 v_hdr.arp.tha_17))  InVars {hdr.arp.tha=v_hdr.arp.tha_17}  OutVars{hdr.arp.tha=v_hdr.arp.tha_17}  AuxVars[]  AssignedVars[] 10378#L691_T0_init [1706] L691_T0_init-->L692_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_16}  AuxVars[]  AssignedVars[hdr.arp.tpa] 10868#L692_T0_init [2131] L692_T0_init-->L693_T0_init: Formula: (and (< v_hdr.arp.tpa_17 4294967296) (<= 0 v_hdr.arp.tpa_17))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_17}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_17}  AuxVars[]  AssignedVars[] 10543#L693_T0_init [1892] L693_T0_init-->L694_T0_init: Formula: (not v_hdr.ipv4.valid_17)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_17}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 10384#L694_T0_init [1463] L694_T0_init-->L695_T0_init: Formula: (= v_emit_31 (store v_emit_32 v_hdr.ipv4_3 false))  InVars {hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_32}  OutVars{hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_31}  AuxVars[]  AssignedVars[emit] 10385#L695_T0_init [2118] L695_T0_init-->L696_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_12}  AuxVars[]  AssignedVars[hdr.ipv4.version] 10752#L696_T0_init [1603] L696_T0_init-->L697_T0_init: Formula: (and (<= 0 v_hdr.ipv4.version_9) (< v_hdr.ipv4.version_9 16))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_9}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_9}  AuxVars[]  AssignedVars[] 10673#L697_T0_init [1953] L697_T0_init-->L698_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 10488#L698_T0_init [1865] L698_T0_init-->L699_T0_init: Formula: (and (< v_hdr.ipv4.ihl_10 16) (<= 0 v_hdr.ipv4.ihl_10))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  AuxVars[]  AssignedVars[] 10471#L699_T0_init [1858] L699_T0_init-->L700_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_10}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 10472#L700_T0_init [1491] L700_T0_init-->L701_T0_init: Formula: (and (< v_hdr.ipv4.diffserv_11 256) (<= 0 v_hdr.ipv4.diffserv_11))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_11}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_11}  AuxVars[]  AssignedVars[] 10489#L701_T0_init [1701] L701_T0_init-->L702_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_11}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 10844#L702_T0_init [1678] L702_T0_init-->L703_T0_init: Formula: (and (< v_hdr.ipv4.totalLen_12 65536) (<= 0 v_hdr.ipv4.totalLen_12))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  AuxVars[]  AssignedVars[] 10775#L703_T0_init [1615] L703_T0_init-->L704_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_10}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 10473#L704_T0_init [1860] L704_T0_init-->L705_T0_init: Formula: (and (< v_hdr.ipv4.identification_11 65536) (<= 0 v_hdr.ipv4.identification_11))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_11}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_11}  AuxVars[]  AssignedVars[] 10328#L705_T0_init [1808] L705_T0_init-->L706_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_11}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 10329#L706_T0_init [2175] L706_T0_init-->L707_T0_init: Formula: (and (< v_hdr.ipv4.flags_10 8) (<= 0 v_hdr.ipv4.flags_10))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_10}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_10}  AuxVars[]  AssignedVars[] 10591#L707_T0_init [1534] L707_T0_init-->L708_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 10592#L708_T0_init [2212] L708_T0_init-->L709_T0_init: Formula: (and (< v_hdr.ipv4.fragOffset_10 8192) (<= 0 v_hdr.ipv4.fragOffset_10))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  AuxVars[]  AssignedVars[] 10652#L709_T0_init [1550] L709_T0_init-->L710_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 10482#L710_T0_init [1864] L710_T0_init-->L711_T0_init: Formula: (and (< v_hdr.ipv4.ttl_9 256) (<= 0 v_hdr.ipv4.ttl_9))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_9}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_9}  AuxVars[]  AssignedVars[] 10483#L711_T0_init [1888] L711_T0_init-->L712_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_16}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 10469#L712_T0_init [1487] L712_T0_init-->L713_T0_init: Formula: (and (<= 0 v_hdr.ipv4.protocol_14) (< v_hdr.ipv4.protocol_14 256))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_14}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_14}  AuxVars[]  AssignedVars[] 10470#L713_T0_init [2202] L713_T0_init-->L714_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_11}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 10848#L714_T0_init [2090] L714_T0_init-->L715_T0_init: Formula: (and (< v_hdr.ipv4.hdrChecksum_12 65536) (<= 0 v_hdr.ipv4.hdrChecksum_12))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  AuxVars[]  AssignedVars[] 10849#L715_T0_init [1725] L715_T0_init-->L716_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_17}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 10880#L716_T0_init [1789] L716_T0_init-->L717_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_22}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 10909#L717_T0_init [2214] L717_T0_init-->L718_T0_init: Formula: (not v_hdr.icmp.valid_20)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_20}  AuxVars[]  AssignedVars[hdr.icmp.valid] 10901#L718_T0_init [2179] L718_T0_init-->L719_T0_init: Formula: (= v_emit_35 (store v_emit_36 v_hdr.icmp_3 false))  InVars {emit=v_emit_36, hdr.icmp=v_hdr.icmp_3}  OutVars{emit=v_emit_35, hdr.icmp=v_hdr.icmp_3}  AuxVars[]  AssignedVars[emit] 10420#L719_T0_init [1837] L719_T0_init-->L720_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_17}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 10421#L720_T0_init [1903] L720_T0_init-->L721_T0_init: Formula: (and (<= 0 v_hdr.icmp.icmpType_18) (< v_hdr.icmp.icmpType_18 256))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_18}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_18}  AuxVars[]  AssignedVars[] 10575#L721_T0_init [2107] L721_T0_init-->L722_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_12}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 10857#L722_T0_init [2098] L722_T0_init-->L723_T0_init: Formula: (and (< v_hdr.icmp.icmpCode_10 256) (<= 0 v_hdr.icmp.icmpCode_10))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_10}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_10}  AuxVars[]  AssignedVars[] 10448#L723_T0_init [1852] L723_T0_init-->L724_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_20}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 10449#L724_T0_init [2130] L724_T0_init-->L725_T0_init: Formula: (and (< v_hdr.icmp.hdrChecksum_18 65536) (<= 0 v_hdr.icmp.hdrChecksum_18))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_18}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_18}  AuxVars[]  AssignedVars[] 10795#L725_T0_init [2039] L725_T0_init-->L726_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_10}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 10490#L726_T0_init [1494] L726_T0_init-->L727_T0_init: Formula: (and (<= 0 v_hdr.icmp.identifier_9) (< v_hdr.icmp.identifier_9 65536))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_9}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_9}  AuxVars[]  AssignedVars[] 10389#L727_T0_init [1825] L727_T0_init-->L728_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_9}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 10390#L728_T0_init [1488] L728_T0_init-->L729_T0_init: Formula: (and (< v_hdr.icmp.seqNumber_12 65536) (<= 0 v_hdr.icmp.seqNumber_12))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_12}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_12}  AuxVars[]  AssignedVars[] 10459#L729_T0_init [1485] L729_T0_init-->L730_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_10}  AuxVars[]  AssignedVars[hdr.icmp.payload] 10460#L730_T0_init [1794] L730_T0_init-->L731_T0_init: Formula: (and (<= 0 v_hdr.icmp.payload_9) (< v_hdr.icmp.payload_9 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_9}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_9}  AuxVars[]  AssignedVars[] 10820#L731_T0_init [2067] L731_T0_init-->L732_T0_init: Formula: (not v_hdr.udp.valid_17)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_17}  AuxVars[]  AssignedVars[hdr.udp.valid] 10573#L732_T0_init [1530] L732_T0_init-->L733_T0_init: Formula: (= (store v_emit_42 v_hdr.udp_3 false) v_emit_41)  InVars {hdr.udp=v_hdr.udp_3, emit=v_emit_42}  OutVars{hdr.udp=v_hdr.udp_3, emit=v_emit_41}  AuxVars[]  AssignedVars[emit] 10574#L733_T0_init [2035] L733_T0_init-->L734_T0_init: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_9}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 10720#L734_T0_init [1575] L734_T0_init-->L735_T0_init: Formula: (and (<= 0 v_hdr.udp.srcPort_10) (< v_hdr.udp.srcPort_10 65536))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_10}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_10}  AuxVars[]  AssignedVars[] 10335#L735_T0_init [1809] L735_T0_init-->L736_T0_init: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_21}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 10336#L736_T0_init [2132] L736_T0_init-->L737_T0_init: Formula: (and (<= 0 v_hdr.udp.dstPort_20) (< v_hdr.udp.dstPort_20 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_20}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_20}  AuxVars[]  AssignedVars[] 10776#L737_T0_init [1616] L737_T0_init-->L738_T0_init: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__12}  AuxVars[]  AssignedVars[hdr.udp.length_] 10646#L738_T0_init [1937] L738_T0_init-->L739_T0_init: Formula: (and (<= 0 v_hdr.udp.length__11) (< v_hdr.udp.length__11 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__11}  OutVars{hdr.udp.length_=v_hdr.udp.length__11}  AuxVars[]  AssignedVars[] 10647#L739_T0_init [1561] L739_T0_init-->L740_T0_init: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_11}  AuxVars[]  AssignedVars[hdr.udp.checksum] 10676#L740_T0_init [1991] L740_T0_init-->L741_T0_init: Formula: (and (<= 0 v_hdr.udp.checksum_12) (< v_hdr.udp.checksum_12 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_12}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_12}  AuxVars[]  AssignedVars[] 10741#L741_T0_init [1630] L741_T0_init-->L742_T0_init: Formula: (not v_hdr.paxos.valid_22)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_22}  AuxVars[]  AssignedVars[hdr.paxos.valid] 10566#L742_T0_init [1898] L742_T0_init-->L743_T0_init: Formula: (= (store v_emit_34 v_hdr.paxos_3 false) v_emit_33)  InVars {emit=v_emit_34, hdr.paxos=v_hdr.paxos_3}  OutVars{emit=v_emit_33, hdr.paxos=v_hdr.paxos_3}  AuxVars[]  AssignedVars[emit] 10567#L743_T0_init [1560] L743_T0_init-->L744_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_20}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 10674#L744_T0_init [1770] L744_T0_init-->L745_T0_init: Formula: (and (<= 0 v_hdr.paxos.msgtype_22) (< v_hdr.paxos.msgtype_22 65536))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_22}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_22}  AuxVars[]  AssignedVars[] 10905#L745_T0_init [2192] L745_T0_init-->L746_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_21}  AuxVars[]  AssignedVars[hdr.paxos.inst] 10892#L746_T0_init [1748] L746_T0_init-->L747_T0_init: Formula: (and (< v_hdr.paxos.inst_23 4294967296) (<= 0 v_hdr.paxos.inst_23))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_23}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_23}  AuxVars[]  AssignedVars[] 10865#L747_T0_init [1705] L747_T0_init-->L748_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_19}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 10382#L748_T0_init [1820] L748_T0_init-->L749_T0_init: Formula: (and (< v_hdr.paxos.rnd_18 65536) (<= 0 v_hdr.paxos.rnd_18))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_18}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_18}  AuxVars[]  AssignedVars[] 10383#L749_T0_init [2084] L749_T0_init-->L750_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_19}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 10840#L750_T0_init [2079] L750_T0_init-->L751_T0_init: Formula: (and (< v_hdr.paxos.vrnd_16 65536) (<= 0 v_hdr.paxos.vrnd_16))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_16}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_16}  AuxVars[]  AssignedVars[] 10745#L751_T0_init [1995] L751_T0_init-->L752_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_20}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 10746#L752_T0_init [2019] L752_T0_init-->L753_T0_init: Formula: (and (< v_hdr.paxos.acptid_22 65536) (<= 0 v_hdr.paxos.acptid_22))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_22}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_22}  AuxVars[]  AssignedVars[] 10499#L753_T0_init [1498] L753_T0_init-->L754_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_11}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 10500#L754_T0_init [2003] L754_T0_init-->L755_T0_init: Formula: (and (<= 0 v_hdr.paxos.paxoslen_9) (< v_hdr.paxos.paxoslen_9 4294967296))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_9}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_9}  AuxVars[]  AssignedVars[] 10641#L755_T0_init [1935] L755_T0_init-->L756_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_18}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 10620#L756_T0_init [1926] L756_T0_init-->L757_T0_init: Formula: (and (< v_hdr.paxos.paxosval_19 115792089237316195423570985008687907853269984665640564039457584007913129639936) (<= 0 v_hdr.paxos.paxosval_19))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_19}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_19}  AuxVars[]  AssignedVars[] 10621#L757_T0_init [1675] L757_T0_init-->L758_T0_init: Formula: (= 0 v_meta.paxos_metadata.round_17)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_17}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 10841#L758_T0_init [2123] L758_T0_init-->L759_T0_init: Formula: (= v_meta.paxos_metadata.set_drop_8 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 10766#L759_T0_init [2011] L759_T0_init-->L760_T0_init: Formula: (= v_meta.paxos_metadata.ack_count_9 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 10364#L760_T0_init [1460] L760_T0_init-->L761_T0_init: Formula: (= v_meta.paxos_metadata.ack_acceptors_8 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 10365#L761_T0_init [1592] L761_T0_init-->L762_T0_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_10}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 10550#L762_T0_init [1522] L762_T0_init-->L763_T0_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_10}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 10551#L763_T0_init [1750] L763_T0_init-->L764_T0_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_15}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 10891#L764_T0_init [1747] L764_T0_init-->L765_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 10887#L765_T0_init [1742] L765_T0_init-->L766_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 10774#L766_T0_init [1611] L766_T0_init-->L767_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 10443#L767_T0_init [1850] L767_T0_init-->L768_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 10444#L768_T0_init [2185] L768_T0_init-->L769_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_13}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 10834#L769_T0_init [1667] L769_T0_init-->L770_T0_init: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_14}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 10835#L770_T0_init [2126] L770_T0_init-->L771_T0_init: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_14}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 10855#L771_T0_init [1687] L771_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_10}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 10856#havocProcedureFINAL_T0_init [2162] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10670#havocProcedureEXIT_T0_init >[2339] havocProcedureEXIT_T0_init-->L828-D79: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10294#L828-D79 [1799] L828-D79-->L828_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10296#L828_T0_init [2078] L828_T0_init-->L828_T0_init-D49: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10494#L828_T0_init-D49 [1867] L828_T0_init-D49-->_parser_TopParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10298#_parser_TopParserENTRY_T0_init [1882] _parser_TopParserENTRY_T0_init-->_parser_TopParserENTRY_T0_init-D63: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10521#_parser_TopParserENTRY_T0_init-D63 [1601] _parser_TopParserENTRY_T0_init-D63-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10702#startENTRY_T0_init [1970] startENTRY_T0_init-->L963_T0_init: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 10628#L963_T0_init [1543] L963_T0_init-->L966_T0_init: Formula: (not (= v_hdr.ethernet.etherType_20 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 10629#L966_T0_init [2171] L966_T0_init-->L967_T0_init: Formula: (= v_hdr.ethernet.etherType_23 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  AuxVars[]  AssignedVars[] 10297#L967_T0_init [1800] L967_T0_init-->L967_T0_init-D71: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10299#L967_T0_init-D71 [1598] L967_T0_init-D71-->parse_ipv4ENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10562#parse_ipv4ENTRY_T0_init [1528] parse_ipv4ENTRY_T0_init-->L885_T0_init: Formula: v_hdr.ipv4.valid_26  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_26}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 10563#L885_T0_init [2164] L885_T0_init-->L888_T0_init: Formula: (not (= v_hdr.ipv4.protocol_24 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_24}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_24}  AuxVars[]  AssignedVars[] 10873#L888_T0_init [1712] L888_T0_init-->L889_T0_init: Formula: (= v_hdr.ipv4.protocol_21 17)  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_21}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_21}  AuxVars[]  AssignedVars[] 10331#L889_T0_init [2142] L889_T0_init-->L889_T0_init-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10756#L889_T0_init-D9 [1607] L889_T0_init-D9-->parse_udpENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10672#parse_udpENTRY_T0_init [1951] parse_udpENTRY_T0_init-->L906_T0_init: Formula: v_hdr.udp.valid_20  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_20}  AuxVars[]  AssignedVars[hdr.udp.valid] 10330#L906_T0_init [1806] L906_T0_init-->L907_T0_init: Formula: (= v_hdr.udp.dstPort_26 34952)  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_26}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_26}  AuxVars[]  AssignedVars[] 10332#L907_T0_init [2201] L907_T0_init-->L907_T0_init-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10862#L907_T0_init-D15 [2116] L907_T0_init-D15-->parse_paxosENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10630#parse_paxosENTRY_T0_init [1930] parse_paxosENTRY_T0_init-->L898_T0_init: Formula: v_hdr.paxos.valid_31  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_31}  AuxVars[]  AssignedVars[hdr.paxos.valid] 10631#L898_T0_init [1745] L898_T0_init-->L898_T0_init-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10698#L898_T0_init-D45 [1569] L898_T0_init-D45-->acceptFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10699#acceptFINAL_T0_init [2009] acceptFINAL_T0_init-->acceptEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10764#acceptEXIT_T0_init >[2227] acceptEXIT_T0_init-->parse_paxosFINAL-D139: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10569#parse_paxosFINAL-D139 [1901] parse_paxosFINAL-D139-->parse_paxosFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10570#parse_paxosFINAL_T0_init [2096] parse_paxosFINAL_T0_init-->parse_paxosEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10854#parse_paxosEXIT_T0_init >[2334] parse_paxosEXIT_T0_init-->L906-1-D147: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10889#L906-1-D147 [2156] L906-1-D147-->L906-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10430#L906-1_T0_init [1842] L906-1_T0_init-->parse_udpEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10431#parse_udpEXIT_T0_init >[2302] parse_udpEXIT_T0_init-->L888-1-D133: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10423#L888-1-D133 [1840] L888-1-D133-->L888-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10424#L888-1_T0_init [2014] L888-1_T0_init-->parse_ipv4EXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10770#parse_ipv4EXIT_T0_init >[2329] parse_ipv4EXIT_T0_init-->L966-1-D119: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10395#L966-1-D119 [1466] L966-1-D119-->L966-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10396#L966-1_T0_init [1772] L966-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10706#startEXIT_T0_init >[2253] startEXIT_T0_init-->_parser_TopParserFINAL-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10707#_parser_TopParserFINAL-D103 [2141] _parser_TopParserFINAL-D103-->_parser_TopParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10881#_parser_TopParserFINAL_T0_init [2137] _parser_TopParserFINAL_T0_init-->_parser_TopParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10882#_parser_TopParserEXIT_T0_init >[2283] _parser_TopParserEXIT_T0_init-->L829-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10869#L829-D123 [1707] L829-D123-->L829_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10478#L829_T0_init [1744] L829_T0_init-->L829_T0_init-D33: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10477#L829_T0_init-D33 [1861] L829_T0_init-D33-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10479#verifyChecksumFINAL_T0_init [1495] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10493#verifyChecksumEXIT_T0_init >[2358] verifyChecksumEXIT_T0_init-->L830-D129: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10461#L830-D129 [1856] L830-D129-->L830_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10462#L830_T0_init [2075] L830_T0_init-->L830_T0_init-D65: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10651#L830_T0_init-D65 [1549] L830_T0_init-D65-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10463#ingressENTRY_T0_init [1484] ingressENTRY_T0_init-->L797_T0_init: Formula: (not v_hdr.arp.valid_27)  InVars {hdr.arp.valid=v_hdr.arp.valid_27}  OutVars{hdr.arp.valid=v_hdr.arp.valid_27}  AuxVars[]  AssignedVars[] 10464#L797_T0_init [1880] L797_T0_init-->L798_T0_init: Formula: v_hdr.ipv4.valid_22  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_22}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_22}  AuxVars[]  AssignedVars[] 10520#L798_T0_init [1628] L798_T0_init-->L799_T0_init: Formula: v_hdr.paxos.valid_28  InVars {hdr.paxos.valid=v_hdr.paxos.valid_28}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_28}  AuxVars[]  AssignedVars[] 10639#L799_T0_init [2050] L799_T0_init-->L799_T0_init-D57: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10802#L799_T0_init-D57 [1648] L799_T0_init-D57-->read_roundENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10810#read_roundENTRY_T0_init [2151] read_roundENTRY_T0_init-->read_roundFINAL_T0_init: Formula: (= (select v_registerRound_0_25 v_hdr.paxos.inst_30) v_meta.paxos_metadata.round_23)  InVars {registerRound_0=v_registerRound_0_25, hdr.paxos.inst=v_hdr.paxos.inst_30}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_30, meta.paxos_metadata.round=v_meta.paxos_metadata.round_23, registerRound_0=v_registerRound_0_25}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 10638#read_roundFINAL_T0_init [1934] read_roundFINAL_T0_init-->read_roundEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10640#read_roundEXIT_T0_init >[2264] read_roundEXIT_T0_init-->L799-1-D117: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10726#L799-1-D117 [1579] L799-1-D117-->L799-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10713#L799-1_T0_init [1975] L799-1_T0_init-->L801_T0_init: Formula: (<= v_meta.paxos_metadata.round_18 v_hdr.paxos.rnd_22)  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_22, meta.paxos_metadata.round=v_meta.paxos_metadata.round_18}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_22, meta.paxos_metadata.round=v_meta.paxos_metadata.round_18}  AuxVars[]  AssignedVars[] 10362#L801_T0_init [1900] L801_T0_init-->L801_T0_init-D7: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10568#L801_T0_init-D7 [1665] L801_T0_init-D7-->acceptor_tbl_0.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10789#acceptor_tbl_0.applyENTRY_T0_init [2029] acceptor_tbl_0.applyENTRY_T0_init-->L519_T0_init: Formula: (not (= v_acceptor_tbl_0.action_run_27 acceptor_tbl_0.action.handle_1a))  InVars {acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_27}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_27}  AuxVars[]  AssignedVars[] 10777#L519_T0_init [1614] L519_T0_init-->L522_T0_init: Formula: (not (= v_acceptor_tbl_0.action_run_25 acceptor_tbl_0.action.handle_2a))  InVars {acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_25}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_25}  AuxVars[]  AssignedVars[] 10778#L522_T0_init [1704] L522_T0_init-->L522-1_T0_init: Formula: (not (= v_acceptor_tbl_0.action_run_19 acceptor_tbl_0.action._drop))  InVars {acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_19}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_19}  AuxVars[]  AssignedVars[] 10361#L522-1_T0_init [1814] L522-1_T0_init-->acceptor_tbl_0.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10363#acceptor_tbl_0.applyEXIT_T0_init >[2242] acceptor_tbl_0.applyEXIT_T0_init-->L801-1-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10853#L801-1-D87 [2095] L801-1-D87-->L801-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10426#L801-1_T0_init [1642] L801-1_T0_init-->L801-1_T0_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10987#L801-1_T0_init-D5 [1573] L801-1_T0_init-D5-->transport_tbl_0.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10996#transport_tbl_0.applyENTRY_T0_init [2145] transport_tbl_0.applyENTRY_T0_init-->L978_T0_init: Formula: (not (= v_transport_tbl_0.action_run_17 transport_tbl_0.action._drop_4))  InVars {transport_tbl_0.action_run=v_transport_tbl_0.action_run_17}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_17}  AuxVars[]  AssignedVars[] 10995#L978_T0_init [1447] L978_T0_init-->L979_T0_init: Formula: (= v_transport_tbl_0.action_run_14 transport_tbl_0.action.forward)  InVars {transport_tbl_0.action_run=v_transport_tbl_0.action_run_14}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_14}  AuxVars[]  AssignedVars[] 10993#L979_T0_init [1610] L979_T0_init-->L979_T0_init-D21: Formula: (and (= v_transport_tbl_0.forward.ip_dst_9 v_forward_ip_dstInParam_1) (= v_forward_udp_dstInParam_1 v_transport_tbl_0.forward.udp_dst_9) (= v_transport_tbl_0.forward.port_9 v_forward_portInParam_1) (= v_transport_tbl_0.forward.mac_dst_9 v_forward_mac_dstInParam_1))  InVars {transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_9, transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_9, transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_9, transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_9}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_9, forward_ip_dst=v_forward_ip_dstInParam_1, forward_mac_dst=v_forward_mac_dstInParam_1, forward_port=v_forward_portInParam_1, transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_9, transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_9, forward_udp_dst=v_forward_udp_dstInParam_1, transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_9}  AuxVars[]  AssignedVars[forward_ip_dst, forward_mac_dst, forward_port, forward_udp_dst]< 10994#L979_T0_init-D21 [1963] L979_T0_init-D21-->forwardENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11003#forwardENTRY_T0_init [1645] forwardENTRY_T0_init-->L559_T0_init: Formula: (= v_forward_port_4 v_standard_metadata.egress_spec_22)  InVars {forward_port=v_forward_port_4}  OutVars{forward_port=v_forward_port_4, standard_metadata.egress_spec=v_standard_metadata.egress_spec_22}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 11002#L559_T0_init [2077] L559_T0_init-->L560_T0_init: Formula: (= v_forward_port_6 v_standard_metadata.egress_port_23)  InVars {forward_port=v_forward_port_6}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_23, forward_port=v_forward_port_6}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 11001#L560_T0_init [1866] L560_T0_init-->L561_T0_init: Formula: v_forward_24  InVars {}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[forward] 11000#L561_T0_init [1730] L561_T0_init-->L562_T0_init: Formula: (= v_forward_mac_dst_3 v_hdr.ethernet.dstAddr_28)  InVars {forward_mac_dst=v_forward_mac_dst_3}  OutVars{forward_mac_dst=v_forward_mac_dst_3, hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_28}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 10999#L562_T0_init [1595] L562_T0_init-->L563_T0_init: Formula: (= v_hdr.ipv4.dstAddr_23 v_forward_ip_dst_2)  InVars {forward_ip_dst=v_forward_ip_dst_2}  OutVars{forward_ip_dst=v_forward_ip_dst_2, hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_23}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 10998#L563_T0_init [1458] L563_T0_init-->forwardFINAL_T0_init: Formula: (= v_hdr.udp.dstPort_22 v_forward_udp_dst_2)  InVars {forward_udp_dst=v_forward_udp_dst_2}  OutVars{forward_udp_dst=v_forward_udp_dst_2, hdr.udp.dstPort=v_hdr.udp.dstPort_22}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 10997#forwardFINAL_T0_init [1582] forwardFINAL_T0_init-->forwardEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10992#forwardEXIT_T0_init >[2258] forwardEXIT_T0_init-->L978-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_transport_tbl_0.forward.ip_dst_9 v_forward_ip_dstInParam_1) (= v_forward_udp_dstInParam_1 v_transport_tbl_0.forward.udp_dst_9) (= v_transport_tbl_0.forward.port_9 v_forward_portInParam_1) (= v_transport_tbl_0.forward.mac_dst_9 v_forward_mac_dstInParam_1))  InVars {transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_9, transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_9, transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_9, transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_9}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_9, forward_ip_dst=v_forward_ip_dstInParam_1, forward_mac_dst=v_forward_mac_dstInParam_1, forward_port=v_forward_portInParam_1, transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_9, transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_9, forward_udp_dst=v_forward_udp_dstInParam_1, transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_9}  AuxVars[]  AssignedVars[forward_ip_dst, forward_mac_dst, forward_port, forward_udp_dst] 10991#L978-1-D105 [2119] L978-1-D105-->L978-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10990#L978-1_T0_init [2037] L978-1_T0_init-->transport_tbl_0.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10986#transport_tbl_0.applyEXIT_T0_init >[2287] transport_tbl_0.applyEXIT_T0_init-->L797-1-D151: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10985#L797-1-D151 [1919] L797-1-D151-->L797-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10984#L797-1_T0_init [1946] L797-1_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10983#ingressEXIT_T0_init >[2311] ingressEXIT_T0_init-->L831-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10982#L831-D121 [2216] L831-D121-->L831_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10934#L831_T0_init [1971] L831_T0_init-->L831_T0_init-D69: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10935#L831_T0_init-D69 [1724] L831_T0_init-D69-->egressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10952#egressENTRY_T0_init [1700] egressENTRY_T0_init-->egressENTRY_T0_init-D61: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10968#egressENTRY_T0_init-D61 [1912] egressENTRY_T0_init-D61-->place_holder_table_0.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10969#place_holder_table_0.applyENTRY_T0_init [2072] place_holder_table_0.applyENTRY_T0_init-->L914_T0_init: Formula: (not (= v_place_holder_table_0.action_run_15 place_holder_table_0.action.NoAction_0))  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_15}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_15}  AuxVars[]  AssignedVars[] 10951#L914_T0_init [1697] L914_T0_init-->place_holder_table_0.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10953#place_holder_table_0.applyEXIT_T0_init >[2361] place_holder_table_0.applyEXIT_T0_init-->egressFINAL-D93: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11005#egressFINAL-D93 [2203] egressFINAL-D93-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11004#egressFINAL_T0_init [2056] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10933#egressEXIT_T0_init >[2322] egressEXIT_T0_init-->L832-D149: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10928#L832-D149 [2193] L832-D149-->L832_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10920#L832_T0_init [1481] L832_T0_init-->L832_T0_init-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10922#L832_T0_init-D37 [1812] L832_T0_init-D37-->computeChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10932#computeChecksumFINAL_T0_init [1964] computeChecksumFINAL_T0_init-->computeChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10919#computeChecksumEXIT_T0_init >[2268] computeChecksumEXIT_T0_init-->L833-D99: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10921#L833-D99 [1734] L833-D99-->L833_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10911#L833_T0_init [2045] L833_T0_init-->L834-1_T0_init: Formula: v_forward_31  InVars {forward=v_forward_31}  OutVars{forward=v_forward_31}  AuxVars[]  AssignedVars[] 10912#L834-1_T0_init [1961] L834-1_T0_init-->L838_T0_init: Formula: (let ((.cse0 (<= v_meta.paxos_metadata.round_24 v_hdr.paxos.rnd_26))) (or (and (not .cse0) (not v__p4ltl_0_7)) (and v__p4ltl_0_7 .cse0)))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_26, meta.paxos_metadata.round=v_meta.paxos_metadata.round_24}  OutVars{_p4ltl_0=v__p4ltl_0_7, hdr.paxos.rnd=v_hdr.paxos.rnd_26, meta.paxos_metadata.round=v_meta.paxos_metadata.round_24}  AuxVars[]  AssignedVars[_p4ltl_0] 10899#L838_T0_init [2174] L838_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= v__p4ltl_free_a_6 v_hdr.paxos.inst_32))) (or (and v__p4ltl_1_8 .cse0) (and (not .cse0) (not v__p4ltl_1_8))))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_32, _p4ltl_free_a=v__p4ltl_free_a_6}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_32, _p4ltl_1=v__p4ltl_1_8, _p4ltl_free_a=v__p4ltl_free_a_6}  AuxVars[]  AssignedVars[_p4ltl_1] 10900#mainFINAL_T0_init [1997] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10772#mainEXIT_T0_init >[2286] mainEXIT_T0_init-->L845-1-D111: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10773#L845-1-D111 [1765] L845-1-D111-->L845-1_accept_S2: Formula: (and v__p4ltl_1_6 (not v__p4ltl_0_6) v_hdr.ipv4.valid_21 (not v_drop_55) (not v_hdr.arp.valid_21) v_hdr.paxos.valid_25)  InVars {_p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6, hdr.ipv4.valid=v_hdr.ipv4.valid_21, drop=v_drop_55, hdr.paxos.valid=v_hdr.paxos.valid_25, hdr.arp.valid=v_hdr.arp.valid_21}  OutVars{_p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6, hdr.ipv4.valid=v_hdr.ipv4.valid_21, drop=v_drop_55, hdr.paxos.valid=v_hdr.paxos.valid_25, hdr.arp.valid=v_hdr.arp.valid_21}  AuxVars[]  AssignedVars[] 10476#L845-1_accept_S2 
[2023-02-06 19:10:17,479 INFO  L754   eck$LassoCheckResult]: Loop: 10476#L845-1_accept_S2 [2160] L845-1_accept_S2-->L845_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10371#L845_accept_S2 [1692] L845_accept_S2-->L845_accept_S2-D24: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10811#L845_accept_S2-D24 [1649] L845_accept_S2-D24-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10304#mainENTRY_accept_S2 [1815] mainENTRY_accept_S2-->mainENTRY_accept_S2-D30: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10372#mainENTRY_accept_S2-D30 [1587] mainENTRY_accept_S2-D30-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10738#havocProcedureENTRY_accept_S2 [1653] havocProcedureENTRY_accept_S2-->L642_accept_S2: Formula: (not v_drop_53)  InVars {}  OutVars{drop=v_drop_53}  AuxVars[]  AssignedVars[drop] 10813#L642_accept_S2 [2180] L642_accept_S2-->L643_accept_S2: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 10790#L643_accept_S2 [2034] L643_accept_S2-->L644_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 10791#L644_accept_S2 [2088] L644_accept_S2-->L645_accept_S2: Formula: (and (<= 0 v_standard_metadata.ingress_port_14) (< v_standard_metadata.ingress_port_14 512))  InVars {standard_metadata.ingress_port=v_standard_metadata.ingress_port_14}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_14}  AuxVars[]  AssignedVars[] 10846#L645_accept_S2 [1741] L645_accept_S2-->L646_accept_S2: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 10604#L646_accept_S2 [1538] L646_accept_S2-->L647_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 10605#L647_accept_S2 [1786] L647_accept_S2-->L648_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_11}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 10580#L648_accept_S2 [1908] L648_accept_S2-->L649_accept_S2: Formula: (and (<= 0 v_standard_metadata.instance_type_12) (< v_standard_metadata.instance_type_12 4294967296))  InVars {standard_metadata.instance_type=v_standard_metadata.instance_type_12}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_12}  AuxVars[]  AssignedVars[] 10581#L649_accept_S2 [1652] L649_accept_S2-->L650_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 10373#L650_accept_S2 [1816] L650_accept_S2-->L651_accept_S2: Formula: (and (<= 0 v_standard_metadata.packet_length_11) (< v_standard_metadata.packet_length_11 4294967296))  InVars {standard_metadata.packet_length=v_standard_metadata.packet_length_11}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_11}  AuxVars[]  AssignedVars[] 10374#L651_accept_S2 [2064] L651_accept_S2-->L652_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 10814#L652_accept_S2 [2178] L652_accept_S2-->L653_accept_S2: Formula: (and (< v_standard_metadata.enq_timestamp_11 4294967296) (<= 0 v_standard_metadata.enq_timestamp_11))  InVars {standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_11}  AuxVars[]  AssignedVars[] 10902#L653_accept_S2 [1774] L653_accept_S2-->L654_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 10558#L654_accept_S2 [1895] L654_accept_S2-->L655_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_11}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 10559#L655_accept_S2 [2199] L655_accept_S2-->L656_accept_S2: Formula: (and (< v_standard_metadata.deq_timedelta_12 4294967296) (<= 0 v_standard_metadata.deq_timedelta_12))  InVars {standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_12}  AuxVars[]  AssignedVars[] 10391#L656_accept_S2 [1824] L656_accept_S2-->L657_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_12}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 10303#L657_accept_S2 [1446] L657_accept_S2-->L658_accept_S2: Formula: (and (< v_standard_metadata.deq_qdepth_11 524288) (<= 0 v_standard_metadata.deq_qdepth_11))  InVars {standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_11}  AuxVars[]  AssignedVars[] 10305#L658_accept_S2 [1955] L658_accept_S2-->L659_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 10677#L659_accept_S2 [2022] L659_accept_S2-->L660_accept_S2: Formula: (and (<= 0 v_standard_metadata.ingress_global_timestamp_9) (< v_standard_metadata.ingress_global_timestamp_9 281474976710656))  InVars {standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[] 10626#L660_accept_S2 [1540] L660_accept_S2-->L661_accept_S2: Formula: true  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_12}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 10627#L661_accept_S2 [1773] L661_accept_S2-->L662_accept_S2: Formula: (and (< v_standard_metadata.egress_global_timestamp_9 281474976710656) (<= 0 v_standard_metadata.egress_global_timestamp_9))  InVars {standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[] 10906#L662_accept_S2 [2195] L662_accept_S2-->L663_accept_S2: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 10907#L663_accept_S2 [1788] L663_accept_S2-->L664_accept_S2: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 10896#L664_accept_S2 [2168] L664_accept_S2-->L665_accept_S2: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 10897#L665_accept_S2 [2215] L665_accept_S2-->L666_accept_S2: Formula: (= v_standard_metadata.parser_error_9 0)  InVars {}  OutVars{standard_metadata.parser_error=v_standard_metadata.parser_error_9}  AuxVars[]  AssignedVars[standard_metadata.parser_error] 10333#L666_accept_S2 [1453] L666_accept_S2-->L667_accept_S2: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 10334#L667_accept_S2 [2005] L667_accept_S2-->L668_accept_S2: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 10552#L668_accept_S2 [1523] L668_accept_S2-->L669_accept_S2: Formula: (= v_emit_27 (store v_emit_28 v_hdr.ethernet_2 false))  InVars {emit=v_emit_28, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_27, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 10553#L669_accept_S2 [1993] L669_accept_S2-->L670_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_26}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 10610#L670_accept_S2 [1923] L670_accept_S2-->L671_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_22}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 10611#L671_accept_S2 [1996] L671_accept_S2-->L672_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_15}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 10675#L672_accept_S2 [1954] L672_accept_S2-->L673_accept_S2: Formula: (and (< v_hdr.ethernet.etherType_16 65536) (<= 0 v_hdr.ethernet.etherType_16))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  AuxVars[]  AssignedVars[] 10467#L673_accept_S2 [1857] L673_accept_S2-->L674_accept_S2: Formula: (not v_hdr.arp.valid_18)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_18}  AuxVars[]  AssignedVars[hdr.arp.valid] 10468#L674_accept_S2 [2148] L674_accept_S2-->L675_accept_S2: Formula: (= v_emit_25 (store v_emit_26 v_hdr.arp_2 false))  InVars {emit=v_emit_26, hdr.arp=v_hdr.arp_2}  OutVars{emit=v_emit_25, hdr.arp=v_hdr.arp_2}  AuxVars[]  AssignedVars[emit] 10885#L675_accept_S2 [2173] L675_accept_S2-->L676_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_12}  AuxVars[]  AssignedVars[hdr.arp.hrd] 10644#L676_accept_S2 [1936] L676_accept_S2-->L677_accept_S2: Formula: (and (<= 0 v_hdr.arp.hrd_10) (< v_hdr.arp.hrd_10 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_10}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_10}  AuxVars[]  AssignedVars[] 10645#L677_accept_S2 [1957] L677_accept_S2-->L678_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_11}  AuxVars[]  AssignedVars[hdr.arp.pro] 10681#L678_accept_S2 [2204] L678_accept_S2-->L679_accept_S2: Formula: (and (< v_hdr.arp.pro_10 65536) (<= 0 v_hdr.arp.pro_10))  InVars {hdr.arp.pro=v_hdr.arp.pro_10}  OutVars{hdr.arp.pro=v_hdr.arp.pro_10}  AuxVars[]  AssignedVars[] 10771#L679_accept_S2 [2016] L679_accept_S2-->L680_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_11}  AuxVars[]  AssignedVars[hdr.arp.hln] 10690#L680_accept_S2 [1565] L680_accept_S2-->L681_accept_S2: Formula: (and (<= 0 v_hdr.arp.hln_10) (< v_hdr.arp.hln_10 256))  InVars {hdr.arp.hln=v_hdr.arp.hln_10}  OutVars{hdr.arp.hln=v_hdr.arp.hln_10}  AuxVars[]  AssignedVars[] 10691#L681_accept_S2 [1965] L681_accept_S2-->L682_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_11}  AuxVars[]  AssignedVars[hdr.arp.pln] 10694#L682_accept_S2 [2127] L682_accept_S2-->L683_accept_S2: Formula: (and (< v_hdr.arp.pln_9 256) (<= 0 v_hdr.arp.pln_9))  InVars {hdr.arp.pln=v_hdr.arp.pln_9}  OutVars{hdr.arp.pln=v_hdr.arp.pln_9}  AuxVars[]  AssignedVars[] 10502#L683_accept_S2 [1499] L683_accept_S2-->L684_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_18}  AuxVars[]  AssignedVars[hdr.arp.op] 10503#L684_accept_S2 [1546] L684_accept_S2-->L685_accept_S2: Formula: (and (<= 0 v_hdr.arp.op_16) (< v_hdr.arp.op_16 65536))  InVars {hdr.arp.op=v_hdr.arp.op_16}  OutVars{hdr.arp.op=v_hdr.arp.op_16}  AuxVars[]  AssignedVars[] 10637#L685_accept_S2 [1684] L685_accept_S2-->L686_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_20}  AuxVars[]  AssignedVars[hdr.arp.sha] 10842#L686_accept_S2 [2080] L686_accept_S2-->L687_accept_S2: Formula: (and (<= 0 v_hdr.arp.sha_18) (< v_hdr.arp.sha_18 281474976710656))  InVars {hdr.arp.sha=v_hdr.arp.sha_18}  OutVars{hdr.arp.sha=v_hdr.arp.sha_18}  AuxVars[]  AssignedVars[] 10843#L687_accept_S2 [1681] L687_accept_S2-->L688_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_18}  AuxVars[]  AssignedVars[hdr.arp.spa] 10851#L688_accept_S2 [1778] L688_accept_S2-->L689_accept_S2: Formula: (and (<= 0 v_hdr.arp.spa_20) (< v_hdr.arp.spa_20 4294967296))  InVars {hdr.arp.spa=v_hdr.arp.spa_20}  OutVars{hdr.arp.spa=v_hdr.arp.spa_20}  AuxVars[]  AssignedVars[] 10632#L689_accept_S2 [1932] L689_accept_S2-->L690_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_18}  AuxVars[]  AssignedVars[hdr.arp.tha] 10633#L690_accept_S2 [2010] L690_accept_S2-->L691_accept_S2: Formula: (and (< v_hdr.arp.tha_19 281474976710656) (<= 0 v_hdr.arp.tha_19))  InVars {hdr.arp.tha=v_hdr.arp.tha_19}  OutVars{hdr.arp.tha=v_hdr.arp.tha_19}  AuxVars[]  AssignedVars[] 10765#L691_accept_S2 [1731] L691_accept_S2-->L692_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_19}  AuxVars[]  AssignedVars[hdr.arp.tpa] 10740#L692_accept_S2 [1988] L692_accept_S2-->L693_accept_S2: Formula: (and (<= 0 v_hdr.arp.tpa_18) (< v_hdr.arp.tpa_18 4294967296))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_18}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_18}  AuxVars[]  AssignedVars[] 10533#L693_accept_S2 [1515] L693_accept_S2-->L694_accept_S2: Formula: (not v_hdr.ipv4.valid_18)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_18}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 10534#L694_accept_S2 [2111] L694_accept_S2-->L695_accept_S2: Formula: (= v_emit_19 (store v_emit_20 v_hdr.ipv4_2 false))  InVars {hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_20}  OutVars{hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_19}  AuxVars[]  AssignedVars[emit] 10861#L695_accept_S2 [1753] L695_accept_S2-->L696_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_11}  AuxVars[]  AssignedVars[hdr.ipv4.version] 10878#L696_accept_S2 [1717] L696_accept_S2-->L697_accept_S2: Formula: (and (< v_hdr.ipv4.version_10 16) (<= 0 v_hdr.ipv4.version_10))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_10}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_10}  AuxVars[]  AssignedVars[] 10404#L697_accept_S2 [1469] L697_accept_S2-->L698_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 10405#L698_accept_S2 [2092] L698_accept_S2-->L699_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.ihl_12) (< v_hdr.ipv4.ihl_12 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_12}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_12}  AuxVars[]  AssignedVars[] 10850#L699_accept_S2 [2165] L699_accept_S2-->L700_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 10895#L700_accept_S2 [1783] L700_accept_S2-->L701_accept_S2: Formula: (and (< v_hdr.ipv4.diffserv_9 256) (<= 0 v_hdr.ipv4.diffserv_9))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  AuxVars[]  AssignedVars[] 10782#L701_accept_S2 [2023] L701_accept_S2-->L702_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_10}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 10783#L702_accept_S2 [2102] L702_accept_S2-->L703_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.totalLen_9) (< v_hdr.ipv4.totalLen_9 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  AuxVars[]  AssignedVars[] 10739#L703_accept_S2 [1588] L703_accept_S2-->L704_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_9}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 10436#L704_accept_S2 [1848] L704_accept_S2-->L705_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.identification_12) (< v_hdr.ipv4.identification_12 65536))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_12}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_12}  AuxVars[]  AssignedVars[] 10437#L705_accept_S2 [1584] L705_accept_S2-->L706_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_9}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 10734#L706_accept_S2 [1673] L706_accept_S2-->L707_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.flags_12) (< v_hdr.ipv4.flags_12 8))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_12}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_12}  AuxVars[]  AssignedVars[] 10400#L707_accept_S2 [1828] L707_accept_S2-->L708_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_9}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 10401#L708_accept_S2 [1682] L708_accept_S2-->L709_accept_S2: Formula: (and (< v_hdr.ipv4.fragOffset_12 8192) (<= 0 v_hdr.ipv4.fragOffset_12))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  AuxVars[]  AssignedVars[] 10517#L709_accept_S2 [1508] L709_accept_S2-->L710_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 10518#L710_accept_S2 [1526] L710_accept_S2-->L711_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.ttl_10) (< v_hdr.ipv4.ttl_10 256))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_10}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_10}  AuxVars[]  AssignedVars[] 10560#L711_accept_S2 [2007] L711_accept_S2-->L712_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 10434#L712_accept_S2 [1846] L712_accept_S2-->L713_accept_S2: Formula: (and (< v_hdr.ipv4.protocol_13 256) (<= 0 v_hdr.ipv4.protocol_13))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_13}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_13}  AuxVars[]  AssignedVars[] 10435#L713_accept_S2 [1740] L713_accept_S2-->L714_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_10}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 10884#L714_accept_S2 [1784] L714_accept_S2-->L715_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.hdrChecksum_9) (< v_hdr.ipv4.hdrChecksum_9 65536))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_9}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_9}  AuxVars[]  AssignedVars[] 10392#L715_accept_S2 [1465] L715_accept_S2-->L716_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_16}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 10393#L716_accept_S2 [1504] L716_accept_S2-->L717_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_21}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 10508#L717_accept_S2 [1502] L717_accept_S2-->L718_accept_S2: Formula: (not v_hdr.icmp.valid_19)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_19}  AuxVars[]  AssignedVars[hdr.icmp.valid] 10509#L718_accept_S2 [1776] L718_accept_S2-->L719_accept_S2: Formula: (= v_emit_23 (store v_emit_24 v_hdr.icmp_2 false))  InVars {emit=v_emit_24, hdr.icmp=v_hdr.icmp_2}  OutVars{emit=v_emit_23, hdr.icmp=v_hdr.icmp_2}  AuxVars[]  AssignedVars[emit] 10510#L719_accept_S2 [1503] L719_accept_S2-->L720_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_19}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 10511#L720_accept_S2 [1612] L720_accept_S2-->L721_accept_S2: Formula: (and (<= 0 v_hdr.icmp.icmpType_16) (< v_hdr.icmp.icmpType_16 256))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_16}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_16}  AuxVars[]  AssignedVars[] 10616#L721_accept_S2 [1924] L721_accept_S2-->L722_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_9}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 10617#L722_accept_S2 [1690] L722_accept_S2-->L723_accept_S2: Formula: (and (< v_hdr.icmp.icmpCode_11 256) (<= 0 v_hdr.icmp.icmpCode_11))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_11}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_11}  AuxVars[]  AssignedVars[] 10845#L723_accept_S2 [2085] L723_accept_S2-->L724_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_17}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 10824#L724_accept_S2 [2069] L724_accept_S2-->L725_accept_S2: Formula: (and (<= 0 v_hdr.icmp.hdrChecksum_19) (< v_hdr.icmp.hdrChecksum_19 65536))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_19}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_19}  AuxVars[]  AssignedVars[] 10825#L725_accept_S2 [2213] L725_accept_S2-->L726_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_12}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 10723#L726_accept_S2 [1576] L726_accept_S2-->L727_accept_S2: Formula: (and (< v_hdr.icmp.identifier_11 65536) (<= 0 v_hdr.icmp.identifier_11))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_11}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_11}  AuxVars[]  AssignedVars[] 10724#L727_accept_S2 [2097] L727_accept_S2-->L728_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_11}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 10586#L728_accept_S2 [1914] L728_accept_S2-->L729_accept_S2: Formula: (and (<= 0 v_hdr.icmp.seqNumber_10) (< v_hdr.icmp.seqNumber_10 65536))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_10}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_10}  AuxVars[]  AssignedVars[] 10465#L729_accept_S2 [1486] L729_accept_S2-->L730_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_12}  AuxVars[]  AssignedVars[hdr.icmp.payload] 10466#L730_accept_S2 [2015] L730_accept_S2-->L731_accept_S2: Formula: (and (<= 0 v_hdr.icmp.payload_11) (< v_hdr.icmp.payload_11 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_11}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_11}  AuxVars[]  AssignedVars[] 10744#L731_accept_S2 [1994] L731_accept_S2-->L732_accept_S2: Formula: (not v_hdr.udp.valid_18)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_18}  AuxVars[]  AssignedVars[hdr.udp.valid] 10505#L732_accept_S2 [1873] L732_accept_S2-->L733_accept_S2: Formula: (= v_emit_29 (store v_emit_30 v_hdr.udp_2 false))  InVars {hdr.udp=v_hdr.udp_2, emit=v_emit_30}  OutVars{hdr.udp=v_hdr.udp_2, emit=v_emit_29}  AuxVars[]  AssignedVars[emit] 10506#L733_accept_S2 [2117] L733_accept_S2-->L734_accept_S2: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_12}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 10803#L734_accept_S2 [2051] L734_accept_S2-->L735_accept_S2: Formula: (and (<= 0 v_hdr.udp.srcPort_11) (< v_hdr.udp.srcPort_11 65536))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_11}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_11}  AuxVars[]  AssignedVars[] 10642#L735_accept_S2 [1548] L735_accept_S2-->L736_accept_S2: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_18}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 10643#L736_accept_S2 [1999] L736_accept_S2-->L737_accept_S2: Formula: (and (<= 0 v_hdr.udp.dstPort_19) (< v_hdr.udp.dstPort_19 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_19}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_19}  AuxVars[]  AssignedVars[] 10548#L737_accept_S2 [1519] L737_accept_S2-->L738_accept_S2: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__10}  AuxVars[]  AssignedVars[hdr.udp.length_] 10549#L738_accept_S2 [1606] L738_accept_S2-->L739_accept_S2: Formula: (and (<= 0 v_hdr.udp.length__9) (< v_hdr.udp.length__9 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__9}  OutVars{hdr.udp.length_=v_hdr.udp.length__9}  AuxVars[]  AssignedVars[] 10686#L739_accept_S2 [1564] L739_accept_S2-->L740_accept_S2: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_10}  AuxVars[]  AssignedVars[hdr.udp.checksum] 10687#L740_accept_S2 [1967] L740_accept_S2-->L741_accept_S2: Formula: (and (<= 0 v_hdr.udp.checksum_9) (< v_hdr.udp.checksum_9 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_9}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_9}  AuxVars[]  AssignedVars[] 10697#L741_accept_S2 [1710] L741_accept_S2-->L742_accept_S2: Formula: (not v_hdr.paxos.valid_21)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_21}  AuxVars[]  AssignedVars[hdr.paxos.valid] 10735#L742_accept_S2 [1585] L742_accept_S2-->L743_accept_S2: Formula: (= v_emit_21 (store v_emit_22 v_hdr.paxos_2 false))  InVars {emit=v_emit_22, hdr.paxos=v_hdr.paxos_2}  OutVars{emit=v_emit_21, hdr.paxos=v_hdr.paxos_2}  AuxVars[]  AssignedVars[emit] 10736#L743_accept_S2 [1779] L743_accept_S2-->L744_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_21}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 10786#L744_accept_S2 [1622] L744_accept_S2-->L745_accept_S2: Formula: (and (< v_hdr.paxos.msgtype_19 65536) (<= 0 v_hdr.paxos.msgtype_19))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_19}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_19}  AuxVars[]  AssignedVars[] 10787#L745_accept_S2 [2033] L745_accept_S2-->L746_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_24}  AuxVars[]  AssignedVars[hdr.paxos.inst] 10337#L746_accept_S2 [1810] L746_accept_S2-->L747_accept_S2: Formula: (and (< v_hdr.paxos.inst_22 4294967296) (<= 0 v_hdr.paxos.inst_22))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_22}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_22}  AuxVars[]  AssignedVars[] 10338#L747_accept_S2 [1507] L747_accept_S2-->L748_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_21}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 10313#L748_accept_S2 [1802] L748_accept_S2-->L749_accept_S2: Formula: (and (<= 0 v_hdr.paxos.rnd_20) (< v_hdr.paxos.rnd_20 65536))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_20}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_20}  AuxVars[]  AssignedVars[] 10314#L749_accept_S2 [1942] L749_accept_S2-->L750_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_17}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 10655#L750_accept_S2 [2166] L750_accept_S2-->L751_accept_S2: Formula: (and (< v_hdr.paxos.vrnd_18 65536) (<= 0 v_hdr.paxos.vrnd_18))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_18}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_18}  AuxVars[]  AssignedVars[] 10781#L751_accept_S2 [1620] L751_accept_S2-->L752_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_21}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 10700#L752_accept_S2 [1968] L752_accept_S2-->L753_accept_S2: Formula: (and (<= 0 v_hdr.paxos.acptid_19) (< v_hdr.paxos.acptid_19 65536))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_19}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_19}  AuxVars[]  AssignedVars[] 10701#L753_accept_S2 [2101] L753_accept_S2-->L754_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_12}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 10668#L754_accept_S2 [1950] L754_accept_S2-->L755_accept_S2: Formula: (and (< v_hdr.paxos.paxoslen_10 4294967296) (<= 0 v_hdr.paxos.paxoslen_10))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_10}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_10}  AuxVars[]  AssignedVars[] 10669#L755_accept_S2 [1777] L755_accept_S2-->L756_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_21}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 10716#L756_accept_S2 [1572] L756_accept_S2-->L757_accept_S2: Formula: (and (<= 0 v_hdr.paxos.paxosval_20) (< v_hdr.paxos.paxosval_20 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_20}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_20}  AuxVars[]  AssignedVars[] 10717#L757_accept_S2 [1780] L757_accept_S2-->L758_accept_S2: Formula: (= 0 v_meta.paxos_metadata.round_16)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_16}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 10769#L758_accept_S2 [2013] L758_accept_S2-->L759_accept_S2: Formula: (= v_meta.paxos_metadata.set_drop_9 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 10544#L759_accept_S2 [1893] L759_accept_S2-->L760_accept_S2: Formula: (= v_meta.paxos_metadata.ack_count_8 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 10545#L760_accept_S2 [2146] L760_accept_S2-->L761_accept_S2: Formula: (= v_meta.paxos_metadata.ack_acceptors_9 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 10623#L761_accept_S2 [1929] L761_accept_S2-->L762_accept_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_11}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 10624#L762_accept_S2 [1666] L762_accept_S2-->L763_accept_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_11}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 10606#L763_accept_S2 [1920] L763_accept_S2-->L764_accept_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_14}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 10607#L764_accept_S2 [2021] L764_accept_S2-->L765_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 10710#L765_accept_S2 [1974] L765_accept_S2-->L766_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 10585#L766_accept_S2 [1913] L766_accept_S2-->L767_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 10411#L767_accept_S2 [1835] L767_accept_S2-->L768_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 10412#L768_accept_S2 [1960] L768_accept_S2-->L769_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_12}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 10688#L769_accept_S2 [1760] L769_accept_S2-->L770_accept_S2: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_15}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 10888#L770_accept_S2 [2154] L770_accept_S2-->L771_accept_S2: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_15}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 10732#L771_accept_S2 [1981] L771_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_11}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 10733#havocProcedureFINAL_accept_S2 [2047] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10761#havocProcedureEXIT_accept_S2 >[2310] havocProcedureEXIT_accept_S2-->L828-D80: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10705#L828-D80 [1972] L828-D80-->L828_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10554#L828_accept_S2 [1524] L828_accept_S2-->L828_accept_S2-D50: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10555#L828_accept_S2-D50 [1927] L828_accept_S2-D50-->_parser_TopParserENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10387#_parser_TopParserENTRY_accept_S2 [1985] _parser_TopParserENTRY_accept_S2-->_parser_TopParserENTRY_accept_S2-D64: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10561#_parser_TopParserENTRY_accept_S2-D64 [1527] _parser_TopParserENTRY_accept_S2-D64-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10386#startENTRY_accept_S2 [1822] startENTRY_accept_S2-->L963_accept_S2: Formula: v_hdr.ethernet.valid_15  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 10388#L963_accept_S2 [1578] L963_accept_S2-->L966_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_22 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  AuxVars[]  AssignedVars[] 10725#L966_accept_S2 [1660] L966_accept_S2-->L967_accept_S2: Formula: (= v_hdr.ethernet.etherType_17 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 10316#L967_accept_S2 [1505] L967_accept_S2-->L967_accept_S2-D72: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10514#L967_accept_S2-D72 [1647] L967_accept_S2-D72-->parse_ipv4ENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10808#parse_ipv4ENTRY_accept_S2 [1718] parse_ipv4ENTRY_accept_S2-->L885_accept_S2: Formula: v_hdr.ipv4.valid_27  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_27}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 10860#L885_accept_S2 [1696] L885_accept_S2-->L888_accept_S2: Formula: (not (= v_hdr.ipv4.protocol_18 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_18}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_18}  AuxVars[]  AssignedVars[] 10858#L888_accept_S2 [2105] L888_accept_S2-->L889_accept_S2: Formula: (= v_hdr.ipv4.protocol_19 17)  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_19}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_19}  AuxVars[]  AssignedVars[] 10323#L889_accept_S2 [1638] L889_accept_S2-->L889_accept_S2-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10589#L889_accept_S2-D10 [1916] L889_accept_S2-D10-->parse_udpENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10590#parse_udpENTRY_accept_S2 [1749] parse_udpENTRY_accept_S2-->L906_accept_S2: Formula: v_hdr.udp.valid_19  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_19}  AuxVars[]  AssignedVars[hdr.udp.valid] 10579#L906_accept_S2 [1906] L906_accept_S2-->L907_accept_S2: Formula: (= v_hdr.udp.dstPort_24 34952)  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_24}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_24}  AuxVars[]  AssignedVars[] 10403#L907_accept_S2 [1596] L907_accept_S2-->L907_accept_S2-D16: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10593#L907_accept_S2-D16 [1917] L907_accept_S2-D16-->parse_paxosENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10594#parse_paxosENTRY_accept_S2 [1586] parse_paxosENTRY_accept_S2-->L898_accept_S2: Formula: v_hdr.paxos.valid_30  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_30}  AuxVars[]  AssignedVars[hdr.paxos.valid] 10737#L898_accept_S2 [1654] L898_accept_S2-->L898_accept_S2-D46: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10815#L898_accept_S2-D46 [2125] L898_accept_S2-D46-->acceptFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10871#acceptFINAL_accept_S2 [2177] acceptFINAL_accept_S2-->acceptEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10821#acceptEXIT_accept_S2 >[2321] acceptEXIT_accept_S2-->parse_paxosFINAL-D140: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10822#parse_paxosFINAL-D140 [2191] parse_paxosFINAL-D140-->parse_paxosFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10879#parse_paxosFINAL_accept_S2 [1723] parse_paxosFINAL_accept_S2-->parse_paxosEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10402#parse_paxosEXIT_accept_S2 >[2281] parse_paxosEXIT_accept_S2-->L906-1-D148: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10394#L906-1-D148 [1826] L906-1-D148-->L906-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10322#L906-1_accept_S2 [1450] L906-1_accept_S2-->parse_udpEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10324#parse_udpEXIT_accept_S2 >[2226] parse_udpEXIT_accept_S2-->L888-1-D134: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10315#L888-1-D134 [1803] L888-1-D134-->L888-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10317#L888-1_accept_S2 [1733] L888-1_accept_S2-->parse_ipv4EXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10531#parse_ipv4EXIT_accept_S2 >[2240] parse_ipv4EXIT_accept_S2-->L966-1-D120: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10532#L966-1-D120 [1766] L966-1-D120-->L966-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10903#L966-1_accept_S2 [1762] L966-1_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10602#startEXIT_accept_S2 >[2343] startEXIT_accept_S2-->_parser_TopParserFINAL-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10603#_parser_TopParserFINAL-D104 [2093] _parser_TopParserFINAL-D104-->_parser_TopParserFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10852#_parser_TopParserFINAL_accept_S2 [2094] _parser_TopParserFINAL_accept_S2-->_parser_TopParserEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10721#_parser_TopParserEXIT_accept_S2 >[2356] _parser_TopParserEXIT_accept_S2-->L829-D124: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10722#L829-D124 [2036] L829-D124-->L829_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10527#L829_accept_S2 [2147] L829_accept_S2-->L829_accept_S2-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10883#L829_accept_S2-D34 [1738] L829_accept_S2-D34-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10526#verifyChecksumFINAL_accept_S2 [1511] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10528#verifyChecksumEXIT_accept_S2 >[2247] verifyChecksumEXIT_accept_S2-->L830-D130: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10648#L830-D130 [2074] L830-D130-->L830_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10367#L830_accept_S2 [2190] L830_accept_S2-->L830_accept_S2-D66: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10877#L830_accept_S2-D66 [2129] L830_accept_S2-D66-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10804#ingressENTRY_accept_S2 [2053] ingressENTRY_accept_S2-->L797_accept_S2: Formula: (not v_hdr.arp.valid_25)  InVars {hdr.arp.valid=v_hdr.arp.valid_25}  OutVars{hdr.arp.valid=v_hdr.arp.valid_25}  AuxVars[]  AssignedVars[] 10796#L797_accept_S2 [2040] L797_accept_S2-->L798_accept_S2: Formula: v_hdr.ipv4.valid_24  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_24}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_24}  AuxVars[]  AssignedVars[] 10535#L798_accept_S2 [1516] L798_accept_S2-->L799_accept_S2: Formula: v_hdr.paxos.valid_26  InVars {hdr.paxos.valid=v_hdr.paxos.valid_26}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_26}  AuxVars[]  AssignedVars[] 10536#L799_accept_S2 [1714] L799_accept_S2-->L799_accept_S2-D58: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10874#L799_accept_S2-D58 [2181] L799_accept_S2-D58-->read_roundENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10859#read_roundENTRY_accept_S2 [1694] read_roundENTRY_accept_S2-->read_roundFINAL_accept_S2: Formula: (= (select v_registerRound_0_24 v_hdr.paxos.inst_29) v_meta.paxos_metadata.round_22)  InVars {registerRound_0=v_registerRound_0_24, hdr.paxos.inst=v_hdr.paxos.inst_29}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_29, meta.paxos_metadata.round=v_meta.paxos_metadata.round_22, registerRound_0=v_registerRound_0_24}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 10658#read_roundFINAL_accept_S2 [1555] read_roundFINAL_accept_S2-->read_roundEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10659#read_roundEXIT_accept_S2 >[2351] read_roundEXIT_accept_S2-->L799-1-D118: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10422#L799-1-D118 [1479] L799-1-D118-->L799-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10366#L799-1_accept_S2 [1462] L799-1_accept_S2-->L797-1_accept_S2: Formula: (not (<= v_meta.paxos_metadata.round_21 v_hdr.paxos.rnd_25))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_25, meta.paxos_metadata.round=v_meta.paxos_metadata.round_21}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_25, meta.paxos_metadata.round=v_meta.paxos_metadata.round_21}  AuxVars[]  AssignedVars[] 10368#L797-1_accept_S2 [1669] L797-1_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10832#ingressEXIT_accept_S2 >[2290] ingressEXIT_accept_S2-->L831-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10833#L831-D122 [2073] L831-D122-->L831_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10345#L831_accept_S2 [1863] L831_accept_S2-->L831_accept_S2-D70: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10481#L831_accept_S2-D70 [1978] L831_accept_S2-D70-->egressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10319#egressENTRY_accept_S2 [1925] egressENTRY_accept_S2-->egressENTRY_accept_S2-D62: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10615#egressENTRY_accept_S2-D62 [1609] egressENTRY_accept_S2-D62-->place_holder_table_0.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10318#place_holder_table_0.applyENTRY_accept_S2 [1805] place_holder_table_0.applyENTRY_accept_S2-->L914_accept_S2: Formula: (not (= v_place_holder_table_0.action_run_13 place_holder_table_0.action.NoAction_0))  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_13}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_13}  AuxVars[]  AssignedVars[] 10321#L914_accept_S2 [1559] L914_accept_S2-->place_holder_table_0.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10671#place_holder_table_0.applyEXIT_accept_S2 >[2261] place_holder_table_0.applyEXIT_accept_S2-->egressFINAL-D94: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10350#egressFINAL-D94 [1456] egressFINAL-D94-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10351#egressFINAL_accept_S2 [1552] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10344#egressEXIT_accept_S2 >[2350] egressEXIT_accept_S2-->L832-D150: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10346#L832-D150 [1685] L832-D150-->L832_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10529#L832_accept_S2 [1513] L832_accept_S2-->L832_accept_S2-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10530#L832_accept_S2-D38 [1553] L832_accept_S2-D38-->computeChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10556#computeChecksumFINAL_accept_S2 [1525] computeChecksumFINAL_accept_S2-->computeChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10557#computeChecksumEXIT_accept_S2 >[2251] computeChecksumEXIT_accept_S2-->L833-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10663#L833-D100 [1948] L833-D100-->L833_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10664#L833_accept_S2 [2060] L833_accept_S2-->L835_accept_S2: Formula: (not v_forward_28)  InVars {forward=v_forward_28}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[] 10539#L835_accept_S2 [1889] L835_accept_S2-->L834-1_accept_S2: Formula: v_drop_56  InVars {}  OutVars{drop=v_drop_56}  AuxVars[]  AssignedVars[drop] 10428#L834-1_accept_S2 [1844] L834-1_accept_S2-->L838_accept_S2: Formula: (let ((.cse0 (<= v_meta.paxos_metadata.round_25 v_hdr.paxos.rnd_27))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_27, meta.paxos_metadata.round=v_meta.paxos_metadata.round_25}  OutVars{_p4ltl_0=v__p4ltl_0_8, hdr.paxos.rnd=v_hdr.paxos.rnd_27, meta.paxos_metadata.round=v_meta.paxos_metadata.round_25}  AuxVars[]  AssignedVars[_p4ltl_0] 10429#L838_accept_S2 [1679] L838_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= v__p4ltl_free_a_5 v_hdr.paxos.inst_31))) (or (and (not .cse0) (not v__p4ltl_1_7)) (and v__p4ltl_1_7 .cse0)))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_31, _p4ltl_free_a=v__p4ltl_free_a_5}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_31, _p4ltl_1=v__p4ltl_1_7, _p4ltl_free_a=v__p4ltl_free_a_5}  AuxVars[]  AssignedVars[_p4ltl_1] 10682#mainFINAL_accept_S2 [1562] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10683#mainEXIT_accept_S2 >[2294] mainEXIT_accept_S2-->L845-1-D112: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10474#L845-1-D112 [1489] L845-1-D112-->L845-1_accept_S2: Formula: (and (not v_hdr.arp.valid_19) v_hdr.ipv4.valid_19 v_hdr.paxos.valid_23)  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_19, hdr.paxos.valid=v_hdr.paxos.valid_23, hdr.arp.valid=v_hdr.arp.valid_19}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_19, hdr.paxos.valid=v_hdr.paxos.valid_23, hdr.arp.valid=v_hdr.arp.valid_19}  AuxVars[]  AssignedVars[] 10476#L845-1_accept_S2 
[2023-02-06 19:10:17,479 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-02-06 19:10:17,479 INFO  L85        PathProgramCache]: Analyzing trace with hash 626154057, now seen corresponding path program 1 times
[2023-02-06 19:10:17,479 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-02-06 19:10:17,479 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1945265594]
[2023-02-06 19:10:17,479 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-02-06 19:10:17,479 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-02-06 19:10:17,491 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:17,565 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-06 19:10:17,577 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:17,636 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:10:17,640 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:17,650 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 137
[2023-02-06 19:10:17,652 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:17,657 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:10:17,658 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:17,664 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-06 19:10:17,665 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:17,670 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-06 19:10:17,671 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:17,676 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-06 19:10:17,677 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:17,678 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-02-06 19:10:17,678 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:17,679 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 176
[2023-02-06 19:10:17,680 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:17,693 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 181
[2023-02-06 19:10:17,697 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:17,704 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-02-06 19:10:17,705 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:17,712 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-02-06 19:10:17,714 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:17,722 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 19
[2023-02-06 19:10:17,724 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:17,733 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-02-06 19:10:17,734 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:17,735 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 222
[2023-02-06 19:10:17,736 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:17,738 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-02-06 19:10:17,738 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:17,739 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 233
[2023-02-06 19:10:17,740 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-02-06 19:10:17,742 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-02-06 19:10:17,742 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-02-06 19:10:17,742 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1945265594]
[2023-02-06 19:10:17,742 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1945265594] provided 1 perfect and 0 imperfect interpolant sequences
[2023-02-06 19:10:17,742 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-02-06 19:10:17,742 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [15] imperfect sequences [] total 15
[2023-02-06 19:10:17,743 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [444670162]
[2023-02-06 19:10:17,743 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-02-06 19:10:17,743 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-02-06 19:10:17,743 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-02-06 19:10:17,743 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 16 interpolants.
[2023-02-06 19:10:17,744 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=63, Invalid=177, Unknown=0, NotChecked=0, Total=240
[2023-02-06 19:10:17,744 INFO  L87              Difference]: Start difference. First operand 719 states and 744 transitions. cyclomatic complexity: 27 Second operand  has 16 states, 15 states have (on average 14.2) internal successors, (213), 4 states have internal predecessors, (213), 2 states have call successors, (18), 13 states have call predecessors, (18), 3 states have return successors, (17), 3 states have call predecessors, (17), 2 states have call successors, (17)
[2023-02-06 19:10:18,965 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-02-06 19:10:18,965 INFO  L93              Difference]: Finished difference Result 864 states and 906 transitions.
[2023-02-06 19:10:18,966 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 51 states. 
[2023-02-06 19:10:18,966 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 864 states and 906 transitions.
[2023-02-06 19:10:18,968 INFO  L131   ngComponentsAnalysis]: Automaton has 0 accepting balls. 0
[2023-02-06 19:10:18,968 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 864 states to 0 states and 0 transitions.
[2023-02-06 19:10:18,968 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 0
[2023-02-06 19:10:18,968 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 0
[2023-02-06 19:10:18,968 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 0 states and 0 transitions.
[2023-02-06 19:10:18,968 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-02-06 19:10:18,968 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 0 states and 0 transitions.
[2023-02-06 19:10:18,968 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 0 states and 0 transitions.
[2023-02-06 19:10:18,968 INFO  L399   stractBuchiCegarLoop]: Abstraction has 0 states and 0 transitions.
[2023-02-06 19:10:18,968 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 7 ============
[2023-02-06 19:10:18,968 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 0 states and 0 transitions.
[2023-02-06 19:10:18,968 INFO  L131   ngComponentsAnalysis]: Automaton has 0 accepting balls. 0
[2023-02-06 19:10:18,968 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is true
[2023-02-06 19:10:18,972 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer CFG 06.02 07:10:18 BasicIcfg
[2023-02-06 19:10:18,973 INFO  L132        PluginConnector]: ------------------------ END BuchiAutomizer----------------------------
[2023-02-06 19:10:18,973 INFO  L158              Benchmark]: Toolchain (without parser) took 9503.60ms. Allocated memory was 58.7MB in the beginning and 654.3MB in the end (delta: 595.6MB). Free memory was 34.4MB in the beginning and 483.9MB in the end (delta: -449.5MB). Peak memory consumption was 146.3MB. Max. memory is 4.3GB.
[2023-02-06 19:10:18,973 INFO  L158              Benchmark]: Boogie PL CUP Parser took 0.11ms. Allocated memory is still 58.7MB. Free memory was 38.8MB in the beginning and 38.8MB in the end (delta: 50.0kB). There was no memory consumed. Max. memory is 4.3GB.
[2023-02-06 19:10:18,973 INFO  L158              Benchmark]: Boogie Preprocessor took 45.21ms. Allocated memory is still 58.7MB. Free memory was 34.4MB in the beginning and 29.7MB in the end (delta: 4.7MB). Peak memory consumption was 5.2MB. Max. memory is 4.3GB.
[2023-02-06 19:10:18,973 INFO  L158              Benchmark]: ThufvSpecLang took 27.95ms. Allocated memory is still 58.7MB. Free memory was 29.7MB in the beginning and 41.7MB in the end (delta: -12.1MB). Peak memory consumption was 4.6MB. Max. memory is 4.3GB.
[2023-02-06 19:10:18,974 INFO  L158              Benchmark]: RCFGBuilder took 327.04ms. Allocated memory was 58.7MB in the beginning and 80.7MB in the end (delta: 22.0MB). Free memory was 41.6MB in the beginning and 52.4MB in the end (delta: -10.8MB). Peak memory consumption was 15.4MB. Max. memory is 4.3GB.
[2023-02-06 19:10:18,974 INFO  L158              Benchmark]: ThufvLTL2Aut took 44.22ms. Allocated memory is still 80.7MB. Free memory was 52.4MB in the beginning and 49.5MB in the end (delta: 2.9MB). Peak memory consumption was 3.1MB. Max. memory is 4.3GB.
[2023-02-06 19:10:18,974 INFO  L158              Benchmark]: Büchi Program Product took 255.78ms. Allocated memory is still 80.7MB. Free memory was 49.5MB in the beginning and 42.4MB in the end (delta: 7.1MB). Peak memory consumption was 19.8MB. Max. memory is 4.3GB.
[2023-02-06 19:10:18,974 INFO  L158              Benchmark]: BlockEncodingV2 took 111.99ms. Allocated memory was 80.7MB in the beginning and 104.9MB in the end (delta: 24.1MB). Free memory was 41.9MB in the beginning and 76.8MB in the end (delta: -34.9MB). Peak memory consumption was 17.0MB. Max. memory is 4.3GB.
[2023-02-06 19:10:18,974 INFO  L158              Benchmark]: BuchiAutomizer took 8687.81ms. Allocated memory was 104.9MB in the beginning and 654.3MB in the end (delta: 549.5MB). Free memory was 76.8MB in the beginning and 483.9MB in the end (delta: -407.1MB). Peak memory consumption was 142.3MB. Max. memory is 4.3GB.
[2023-02-06 19:10:18,976 INFO  L339   ainManager$Toolchain]: #######################  End [Toolchain 1] #######################
 --- Results ---
 * Results from de.uni_freiburg.informatik.ultimate.plugins.blockencoding:
  - StatisticsResult: Initial Icfg
    780 locations, 912 edges
  - StatisticsResult: Encoded RCFG
    772 locations, 901 edges
 * Results from de.uni_freiburg.informatik.ultimate.core:
  - StatisticsResult: Toolchain Benchmarks
    Benchmark results are:
 * Boogie PL CUP Parser took 0.11ms. Allocated memory is still 58.7MB. Free memory was 38.8MB in the beginning and 38.8MB in the end (delta: 50.0kB). There was no memory consumed. Max. memory is 4.3GB.
 * Boogie Preprocessor took 45.21ms. Allocated memory is still 58.7MB. Free memory was 34.4MB in the beginning and 29.7MB in the end (delta: 4.7MB). Peak memory consumption was 5.2MB. Max. memory is 4.3GB.
 * ThufvSpecLang took 27.95ms. Allocated memory is still 58.7MB. Free memory was 29.7MB in the beginning and 41.7MB in the end (delta: -12.1MB). Peak memory consumption was 4.6MB. Max. memory is 4.3GB.
 * RCFGBuilder took 327.04ms. Allocated memory was 58.7MB in the beginning and 80.7MB in the end (delta: 22.0MB). Free memory was 41.6MB in the beginning and 52.4MB in the end (delta: -10.8MB). Peak memory consumption was 15.4MB. Max. memory is 4.3GB.
 * ThufvLTL2Aut took 44.22ms. Allocated memory is still 80.7MB. Free memory was 52.4MB in the beginning and 49.5MB in the end (delta: 2.9MB). Peak memory consumption was 3.1MB. Max. memory is 4.3GB.
 * Büchi Program Product took 255.78ms. Allocated memory is still 80.7MB. Free memory was 49.5MB in the beginning and 42.4MB in the end (delta: 7.1MB). Peak memory consumption was 19.8MB. Max. memory is 4.3GB.
 * BlockEncodingV2 took 111.99ms. Allocated memory was 80.7MB in the beginning and 104.9MB in the end (delta: 24.1MB). Free memory was 41.9MB in the beginning and 76.8MB in the end (delta: -34.9MB). Peak memory consumption was 17.0MB. Max. memory is 4.3GB.
 * BuchiAutomizer took 8687.81ms. Allocated memory was 104.9MB in the beginning and 654.3MB in the end (delta: 549.5MB). Free memory was 76.8MB in the beginning and 483.9MB in the end (delta: -407.1MB). Peak memory consumption was 142.3MB. Max. memory is 4.3GB.
 * Results from de.uni_freiburg.informatik.ultimate.buchiprogramproduct:
  - StatisticsResult: Initial property automaton
    2 locations, 3 edges
  - StatisticsResult: Initial RCFG
    315 locations, 380 edges
  - StatisticsResult: BuchiProgram size
    780 locations, 912 edges
 * Results from de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction:
  - StatisticsResult: Constructed decomposition of program
    Your program was decomposed into 6 terminating modules (6 trivial, 0 deterministic, 0 nondeterministic). 6 modules have a trivial ranking function, the largest among these consists of 16 locations.
  - StatisticsResult: Timing statistics
    BüchiAutomizer plugin needed 8.6s and 7 iterations.  TraceHistogramMax:1. Analysis of lassos took 1.6s. Construction of modules took 4.5s. Büchi inclusion checks took 2.1s. Highest rank in rank-based complementation 0. Minimization of det autom 6. Minimization of nondet autom 0. Automata minimization 0.1s AutomataMinimizationTime, 5 MinimizatonAttempts, 323 StatesRemovedByMinimization, 5 NontrivialMinimizations. Non-live state removal took 0.0s Buchi closure took 0.0s. Biggest automaton had -1 states and ocurred in iteration -1.	Nontrivial modules had stage [0, 0, 0, 0, 0].	InterpolantCoveringCapabilityFinite: 0/0	InterpolantCoveringCapabilityBuchi: 0/0	HoareTripleCheckerStatistics: 0 mSolverCounterUnknown, 8772 SdHoareTripleChecker+Valid, 5.1s IncrementalHoareTripleChecker+Time, 0 mSdLazyCounter, 8669 mSDsluCounter, 9576 SdHoareTripleChecker+Invalid, 4.6s Time, 0 mProtectedAction, 0 SdHoareTripleChecker+Unchecked, 0 IncrementalHoareTripleChecker+Unchecked, 5868 mSDsCounter, 2890 IncrementalHoareTripleChecker+Valid, 0 mProtectedPredicate, 8812 IncrementalHoareTripleChecker+Invalid, 11702 SdHoareTripleChecker+Unknown, 0 mSolverCounterNotChecked, 2890 mSolverCounterUnsat, 3708 mSDtfsCounter, 8812 mSolverCounterSat, 0.1s SdHoareTripleChecker+Time, 0 IncrementalHoareTripleChecker+Unknown	LassoAnalysisResults: nont0 unkn0 SFLI0 SFLT0 conc0 concLT0 SILN0 SILU6 SILI0 SILT0 lasso0 LassoPreprocessingBenchmarks: LassoTerminationAnalysisBenchmarks: not availableLassoTerminationAnalysisBenchmarks: LassoNonterminationAnalysisSatFixpoint: 0	LassoNonterminationAnalysisSatUnbounded: 0	LassoNonterminationAnalysisUnsat: 0	LassoNonterminationAnalysisUnknown: 0	LassoNonterminationAnalysisTime: 0.0s	InitialAbstractionConstructionTime: 0.0s
  - AllSpecificationsHoldResult: All specifications hold
    Buchi Automizer proved that the LTL property !(( [](((hdr.ipv4.valid == true && hdr.paxos.valid == true) && !(hdr.arp.valid == true))) )) || ( ( []((_p4ltl_1 == true && !drop ==> _p4ltl_0 == true)) )) holds
RESULT: Ultimate proved your program to be correct!
Received shutdown request...
