Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0f62a9e668b943d5b349f18dd1998e58 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L myLib -L secureip --snapshot UARTv2Rx_tb_behav xil_defaultlib.UARTv2Rx_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package mylib.parapcr_p
Compiling architecture behavioral of entity xil_defaultlib.startDetect_Rx [startdetect_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.readClkv2_Rx [readclkv2_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.SMv2_Rx [smv2_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.RU_Rx [ru_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.UARTv2_Rx [uartv2_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.uartv2rx_tb
Built simulation snapshot UARTv2Rx_tb_behav
