
---------- Begin Simulation Statistics ----------
final_tick                                 3112397500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 240976                       # Simulator instruction rate (inst/s)
host_mem_usage                                 902896                       # Number of bytes of host memory used
host_op_rate                                   271628                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    41.50                       # Real time elapsed on the host
host_tick_rate                               75000873                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      11272041                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003112                       # Number of seconds simulated
sim_ticks                                  3112397500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.662938                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1249252                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1253477                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 19                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             19586                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1890356                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              99630                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          100695                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1065                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2917654                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  382892                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          528                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   5063199                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3961419                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             17904                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2769411                       # Number of branches committed
system.cpu.commit.bw_lim_events                458175                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             540                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          599684                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10003358                       # Number of instructions committed
system.cpu.commit.committedOps               11275399                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      6031024                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.869566                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.414820                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2575916     42.71%     42.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1014433     16.82%     59.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       823386     13.65%     73.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       332666      5.52%     78.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       428342      7.10%     85.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       202191      3.35%     89.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       144932      2.40%     91.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        50983      0.85%     92.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       458175      7.60%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      6031024                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               374505                       # Number of function calls committed.
system.cpu.commit.int_insts                   9770223                       # Number of committed integer instructions.
system.cpu.commit.loads                       1155697                       # Number of loads committed
system.cpu.commit.membars                         532                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           12      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          9136842     81.03%     81.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           40054      0.36%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               22      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              38      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              47      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              49      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             47      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1155697     10.25%     91.64% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         942590      8.36%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11275399                       # Class of committed instruction
system.cpu.commit.refs                        2098287                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       699                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      11272041                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.622480                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.622480                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                694493                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1703                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1238216                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               12007835                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  2434366                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2913048                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  17992                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  7403                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 53846                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2917654                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   2496786                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3542687                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  5814                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       10693999                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   39348                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.468715                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            2551384                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1731774                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.717968                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            6113745                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.977249                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.614225                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3066860     50.16%     50.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   356825      5.84%     56.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   843123     13.79%     69.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   479447      7.84%     77.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   326399      5.34%     82.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   132983      2.18%     85.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   199908      3.27%     88.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   228577      3.74%     92.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   479623      7.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6113745                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          111051                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                20015                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2843414                       # Number of branches executed
system.cpu.iew.exec_nop                          4055                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.906385                       # Inst execution rate
system.cpu.iew.exec_refs                      2310033                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1012500                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  303896                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1218026                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                593                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               630                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1029083                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11875964                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1297533                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             24491                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11866858                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1408                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1084                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  17992                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  5436                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            10070                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           50                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        86500                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        62328                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        86493                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             50                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        14230                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           5785                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  10946790                       # num instructions consuming a value
system.cpu.iew.wb_count                      11766251                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.504302                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5520488                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.890223                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11772095                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13409075                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8701351                       # number of integer regfile writes
system.cpu.ipc                               1.606478                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.606478                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                15      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               9536129     80.19%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                40060      0.34%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    26      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  1      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   50      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   61      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   61      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  54      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1299162     10.93%     91.46% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1015733      8.54%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11891352                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       40943                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.003443                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   30163     73.67%     73.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     73.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     73.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     73.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     73.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     73.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     73.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     73.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     73.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     73.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     73.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     73.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     73.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     73.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      4      0.01%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     73.69% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1523      3.72%     77.41% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  9251     22.59%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11931336                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           29935804                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11765433                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          12470376                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11871316                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11891352                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 593                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          599856                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               350                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             53                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       147276                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       6113745                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.945019                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.817166                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1485463     24.30%     24.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1472224     24.08%     48.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1317232     21.55%     69.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              803468     13.14%     83.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              355523      5.82%     88.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              348119      5.69%     94.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              177925      2.91%     97.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               86305      1.41%     98.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               67486      1.10%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6113745                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.910320                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    944                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               1935                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          818                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1439                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             28382                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            60965                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1218026                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1029083                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8232514                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   2121                       # number of misc regfile writes
system.cpu.numCycles                          6224796                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  455281                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              12203023                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 118440                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  2457877                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   3388                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  5157                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              18685758                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               11963951                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12859311                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2935850                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  16253                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  17992                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                155074                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   656267                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         13542613                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          91671                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               2152                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    216114                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            593                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             1254                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     17447282                       # The number of ROB reads
system.cpu.rob.rob_writes                    23832917                       # The number of ROB writes
system.cpu.timesIdled                            1371                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      930                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     264                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          8251                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        33464                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        68208                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               5683                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2414                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2414                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5683                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           154                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        16348                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  16348                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       518208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  518208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8251                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8251    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8251                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9894500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           42719750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3112397500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             32139                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         8305                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1766                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           23393                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2450                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2450                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2022                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        30117                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          155                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          155                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5810                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        97142                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                102952                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       242432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2615808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2858240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            34744                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000029                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005365                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  34743    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              34744                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           44175000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          48928499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3033499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3112397500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  497                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                25995                       # number of demand (read+write) hits
system.l2.demand_hits::total                    26492                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 497                       # number of overall hits
system.l2.overall_hits::.cpu.data               25995                       # number of overall hits
system.l2.overall_hits::total                   26492                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1525                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               6572                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8097                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1525                       # number of overall misses
system.l2.overall_misses::.cpu.data              6572                       # number of overall misses
system.l2.overall_misses::total                  8097                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    120453000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    494905500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        615358500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    120453000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    494905500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       615358500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2022                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            32567                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                34589                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2022                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           32567                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               34589                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.754204                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.201799                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.234092                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.754204                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.201799                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.234092                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78985.573770                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75305.158247                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75998.332716                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78985.573770                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75305.158247                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75998.332716                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1525                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          6572                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8097                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1525                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         6572                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8097                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    105203000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    429185500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    534388500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    105203000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    429185500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    534388500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.754204                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.201799                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.234092                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.754204                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.201799                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.234092                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68985.573770                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65305.158247                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65998.332716                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68985.573770                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65305.158247                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65998.332716                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         8305                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             8305                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         8305                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         8305                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1765                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1765                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1765                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1765                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                36                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    36                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2414                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2414                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    185137000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     185137000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          2450                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2450                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.985306                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.985306                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76693.040597                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76693.040597                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2414                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2414                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    160997000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    160997000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.985306                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.985306                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66693.040597                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66693.040597                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            497                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                497                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1525                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1525                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    120453000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    120453000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2022                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2022                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.754204                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.754204                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78985.573770                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78985.573770                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1525                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1525                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    105203000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    105203000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.754204                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.754204                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68985.573770                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68985.573770                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         25959                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             25959                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4158                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4158                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    309768500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    309768500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        30117                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         30117                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.138062                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.138062                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74499.398749                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74499.398749                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4158                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4158                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    268188500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    268188500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.138062                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.138062                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64499.398749                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64499.398749                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data          154                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             154                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          155                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           155                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.993548                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.993548                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          154                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          154                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      3237500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3237500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.993548                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.993548                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 21022.727273                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21022.727273                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3112397500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7267.734267                       # Cycle average of tags in use
system.l2.tags.total_refs                       68053                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      8252                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.246849                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     143.651658                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1469.954823                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      5654.127786                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001096                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.011215                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.043138                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.055448                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8251                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8251                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.062950                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    553908                       # Number of tag accesses
system.l2.tags.data_accesses                   553908                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3112397500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          97600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         420608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             518208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        97600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         97600                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1525                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6572                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8097                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          31358462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         135139551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             166498013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     31358462                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         31358462                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         31358462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        135139551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            166498013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1525.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6572.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000607500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               16915                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8097                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8097                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     50369000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   40485000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               202187750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6220.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24970.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     7146                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8097                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     790                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          951                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    544.908517                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   358.938533                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   396.927970                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          153     16.09%     16.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          173     18.19%     34.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           95      9.99%     44.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           71      7.47%     51.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           53      5.57%     57.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           29      3.05%     60.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           29      3.05%     63.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           29      3.05%     66.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          319     33.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          951                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 518208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  518208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       166.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    166.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1385830500                       # Total gap between requests
system.mem_ctrls.avgGap                     171153.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        97600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       420608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 31358462.407195739448                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 135139550.780387133360                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1525                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6572                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     42463000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    159724750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27844.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24303.83                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    88.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              3155880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1677390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            27096300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     245241360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        253508070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        981680160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1512359160                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        485.914527                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2548634500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    103740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    460023000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3634260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1931655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            30716280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     245241360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        317055090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        928166880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1526745525                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        490.536805                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2408716250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    103740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    599941250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3112397500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      2493969                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2493969                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2493969                       # number of overall hits
system.cpu.icache.overall_hits::total         2493969                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2817                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2817                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2817                       # number of overall misses
system.cpu.icache.overall_misses::total          2817                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    168712000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    168712000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    168712000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    168712000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2496786                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2496786                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2496786                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2496786                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001128                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001128                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001128                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001128                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59890.663827                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59890.663827                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59890.663827                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59890.663827                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1766                       # number of writebacks
system.cpu.icache.writebacks::total              1766                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          795                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          795                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          795                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          795                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2022                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2022                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2022                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2022                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    128925000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    128925000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    128925000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    128925000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000810                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000810                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000810                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000810                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63761.127596                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63761.127596                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63761.127596                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63761.127596                       # average overall mshr miss latency
system.cpu.icache.replacements                   1766                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2493969                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2493969                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2817                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2817                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    168712000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    168712000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2496786                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2496786                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001128                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001128                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59890.663827                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59890.663827                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          795                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          795                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2022                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2022                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    128925000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    128925000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000810                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000810                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63761.127596                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63761.127596                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3112397500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3112397500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.910085                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2495991                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2022                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1234.416914                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.910085                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995743                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995743                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4995594                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4995594                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3112397500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3112397500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3112397500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3112397500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3112397500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2076213                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2076213                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2076223                       # number of overall hits
system.cpu.dcache.overall_hits::total         2076223                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        63887                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          63887                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        63889                       # number of overall misses
system.cpu.dcache.overall_misses::total         63889                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2083022500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2083022500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2083022500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2083022500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2140100                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2140100                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2140112                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2140112                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029852                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029852                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029853                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029853                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 32604.794403                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32604.794403                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 32603.773733                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32603.773733                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8305                       # number of writebacks
system.cpu.dcache.writebacks::total              8305                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        31170                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        31170                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        31170                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        31170                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        32717                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        32717                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        32719                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        32719                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    821237500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    821237500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    821422000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    821422000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015288                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015288                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015288                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015288                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 25101.247058                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25101.247058                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 25105.351631                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25105.351631                       # average overall mshr miss latency
system.cpu.dcache.replacements                  31698                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1143381                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1143381                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        54646                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         54646                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1577343500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1577343500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1198027                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1198027                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.045613                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045613                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 28864.756798                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28864.756798                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        24534                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        24534                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        30112                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        30112                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    627006500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    627006500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.025135                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.025135                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20822.479410                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20822.479410                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       932820                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         932820                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         9102                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         9102                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    501013500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    501013500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       941922                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       941922                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009663                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009663                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55044.330916                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55044.330916                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         6636                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         6636                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2466                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2466                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    189704500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    189704500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002618                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002618                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76928.021087                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76928.021087                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           10                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            10                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           12                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           12                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.166667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.166667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           12                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           12                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          139                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          139                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      4665500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      4665500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          151                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          151                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.920530                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.920530                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 33564.748201                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 33564.748201                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          139                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          139                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      4526500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      4526500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.920530                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.920530                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 32564.748201                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 32564.748201                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          555                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          555                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       523000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       523000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          559                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          559                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.007156                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.007156                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       130750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       130750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       432500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       432500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.005367                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.005367                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 144166.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 144166.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          530                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          530                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          530                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          530                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3112397500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           987.958846                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2110030                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             32722                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.483528                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   987.958846                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.964804                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.964804                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          204                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          778                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4315124                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4315124                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3112397500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3112397500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
