Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Dec 11 00:45:08 2019
| Host         : DESKTOP-KOEBDED running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file riscv_top_timing_summary_postroute_physopted.rpt -pb riscv_top_timing_summary_postroute_physopted.pb -rpx riscv_top_timing_summary_postroute_physopted.rpx
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 3124 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.852    -3105.499                   3210                13062        0.032        0.000                      0                13062        0.833        0.000                       0                  3131  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
EXCLK                   {0.000 5.000}        10.000          100.000         
  clk_out6_clk_wiz_0    {0.000 2.083}        4.167           240.000         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out6_clk_wiz_0_1  {0.000 2.083}        4.167           240.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
EXCLK                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out6_clk_wiz_0         -3.852    -3105.499                   3210                12999        0.093        0.000                      0                12999        0.833        0.000                       0                  3127  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out6_clk_wiz_0_1       -3.851    -3103.100                   3210                12999        0.093        0.000                      0                12999        0.833        0.000                       0                  3127  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out6_clk_wiz_0_1  clk_out6_clk_wiz_0         -3.852    -3105.499                   3210                12999        0.032        0.000                      0                12999  
clk_out6_clk_wiz_0    clk_out6_clk_wiz_0_1       -3.852    -3105.499                   3210                12999        0.032        0.000                      0                12999  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out6_clk_wiz_0    clk_out6_clk_wiz_0          0.412        0.000                      0                   63        0.720        0.000                      0                   63  
**async_default**     clk_out6_clk_wiz_0_1  clk_out6_clk_wiz_0          0.412        0.000                      0                   63        0.660        0.000                      0                   63  
**async_default**     clk_out6_clk_wiz_0    clk_out6_clk_wiz_0_1        0.412        0.000                      0                   63        0.660        0.000                      0                   63  
**async_default**     clk_out6_clk_wiz_0_1  clk_out6_clk_wiz_0_1        0.413        0.000                      0                   63        0.720        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  EXCLK
  To Clock:  EXCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         EXCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out6_clk_wiz_0
  To Clock:  clk_out6_clk_wiz_0

Setup :         3210  Failing Endpoints,  Worst Slack       -3.852ns,  Total Violation    -3105.499ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.852ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.148ns  (logic 3.798ns (46.610%)  route 4.350ns (53.390%))
  Logic Levels:           17  (CARRY4=9 LUT2=2 LUT6=6)
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.667ns = ( 2.499 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          1.736    -2.283    cpu0/id_ex0/clk_out6_repN_alias
    SLICE_X24Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/id_ex0/ex_reg1_reg[0]_replica/Q
                         net (fo=8, routed)           0.627    -1.200    cpu0/id_ex0/ex_reg1[0]_repN
    SLICE_X27Y138        LUT2 (Prop_lut2_I0_O)        0.124    -1.076 r  cpu0/id_ex0/mem_rd_data[2]_i_24/O
                         net (fo=1, routed)           0.000    -1.076    cpu0/id_ex0/mem_rd_data[2]_i_24_n_0
    SLICE_X27Y138        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    -0.652 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_11/O[1]
                         net (fo=1, routed)           1.005     0.353    cpu0/id_ex0/ex0/data3[1]
    SLICE_X24Y135        LUT6 (Prop_lut6_I0_O)        0.303     0.656 r  cpu0/id_ex0/mem_rd_data[1]_i_7/O
                         net (fo=1, routed)           0.811     1.467    cpu0/id_ex0/mem_rd_data[1]_i_7_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I3_O)        0.124     1.591 f  cpu0/id_ex0/mem_rd_data[1]_i_3/O
                         net (fo=2, routed)           0.173     1.765    cpu0/id_ex0/mem_rd_data[1]_i_3_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I0_O)        0.124     1.889 r  cpu0/id_ex0/i_1_LOPT_REMAP_1/O
                         net (fo=1, routed)           0.294     2.183    cpu0/id_ex0/i_1/O_n_1
    SLICE_X22Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.307 r  cpu0/id_ex0/i_0_LOPT_REMAP_1/O
                         net (fo=3, routed)           0.526     2.833    cpu0/if_id0/ex_rd_data[0]
    SLICE_X30Y135        LUT6 (Prop_lut6_I4_O)        0.124     2.957 r  cpu0/if_id0/ex_reg1[1]_i_2/O
                         net (fo=2, routed)           0.411     3.368    cpu0/if_id0/id_reg1[1]
    SLICE_X33Y136        LUT2 (Prop_lut2_I0_O)        0.124     3.492 r  cpu0/if_id0/ex_jmp_addr[3]_i_10/O
                         net (fo=1, routed)           0.000     3.492    cpu0/if_id0/ex_jmp_addr[3]_i_10_n_0
    SLICE_X33Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.042 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.042    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X33Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.156 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.156    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X33Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.270 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.270    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X33Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.384 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.384    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.498 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.498    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.612 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.612    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.726 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.726    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.060 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.502     5.563    cpu0/if_id0/id0/jmp_addr1[29]
    SLICE_X30Y142        LUT6 (Prop_lut6_I3_O)        0.303     5.866 r  cpu0/if_id0/ex_jmp_addr[29]_i_1/O
                         net (fo=1, routed)           0.000     5.866    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[29]
    SLICE_X30Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.608     2.499    cpu0/id_ex0/clk_out6
    SLICE_X30Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/C
                         clock pessimism             -0.505     1.994    
                         clock uncertainty           -0.061     1.933    
    SLICE_X30Y142        FDRE (Setup_fdre_C_D)        0.081     2.014    cpu0/id_ex0/ex_jmp_addr_reg[29]
  -------------------------------------------------------------------
                         required time                          2.014    
                         arrival time                          -5.866    
  -------------------------------------------------------------------
                         slack                                 -3.852    

Slack (VIOLATED) :        -3.821ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/pc_reg0/npc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.963ns  (logic 3.638ns (45.684%)  route 4.325ns (54.316%))
  Logic Levels:           17  (CARRY4=8 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 2.498 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.050ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.719    -2.050    cpu0/pc_reg0/clk_out6
    SLICE_X21Y124        FDRE                                         r  cpu0/pc_reg0/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.594 r  cpu0/pc_reg0/pc_reg[2]/Q
                         net (fo=144, routed)         1.515    -0.079    cpu0/mem_ctrl0/cache0/id_inst[31]_i_4_0[0]
    SLICE_X24Y128        LUT6 (Prop_lut6_I4_O)        0.124     0.045 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_68/O
                         net (fo=1, routed)           0.000     0.045    cpu0/mem_ctrl0/cache0/_inst[31]_i_68_n_0
    SLICE_X24Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     0.262 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_32/O
                         net (fo=1, routed)           0.000     0.262    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_32_n_0
    SLICE_X24Y128        MUXF8 (Prop_muxf8_I1_O)      0.094     0.356 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_14/O
                         net (fo=1, routed)           0.869     1.226    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_14_n_0
    SLICE_X24Y125        LUT6 (Prop_lut6_I1_O)        0.316     1.542 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_9/O
                         net (fo=1, routed)           0.000     1.542    cpu0/mem_ctrl0/cache0/_inst[31]_i_9_n_0
    SLICE_X24Y125        MUXF7 (Prop_muxf7_I0_O)      0.238     1.780 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_6/O
                         net (fo=1, routed)           0.000     1.780    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_6_n_0
    SLICE_X24Y125        MUXF8 (Prop_muxf8_I0_O)      0.104     1.884 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.907     2.791    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X24Y129        LUT5 (Prop_lut5_I3_O)        0.316     3.107 f  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=37, routed)          0.212     3.318    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X24Y129        LUT6 (Prop_lut6_I0_O)        0.124     3.442 f  cpu0/mem_ctrl0/cache1/_stallreq_i_1/O
                         net (fo=6, routed)           0.341     3.784    cpu0/mem_ctrl0/cache1/status_if_reg[1]
    SLICE_X24Y127        LUT5 (Prop_lut5_I2_O)        0.124     3.908 r  cpu0/mem_ctrl0/cache1/npc[4]_i_2/O
                         net (fo=1, routed)           0.481     4.389    cpu0/id_ex0/DI[0]
    SLICE_X22Y127        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.896 r  cpu0/id_ex0/npc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.896    cpu0/id_ex0/npc_reg[4]_i_1_n_0
    SLICE_X22Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.010 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.010    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X22Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.124 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.124    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X22Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.238 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.238    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X22Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.352 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.352    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X22Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.466 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.466    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X22Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.580 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.580    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X22Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.914 r  cpu0/id_ex0/npc_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     5.914    cpu0/pc_reg0/D[30]
    SLICE_X22Y134        FDRE                                         r  cpu0/pc_reg0/npc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.607     2.498    cpu0/pc_reg0/clk_out6
    SLICE_X22Y134        FDRE                                         r  cpu0/pc_reg0/npc_reg[30]/C
                         clock pessimism             -0.406     2.092    
                         clock uncertainty           -0.061     2.031    
    SLICE_X22Y134        FDRE (Setup_fdre_C_D)        0.062     2.093    cpu0/pc_reg0/npc_reg[30]
  -------------------------------------------------------------------
                         required time                          2.093    
                         arrival time                          -5.914    
  -------------------------------------------------------------------
                         slack                                 -3.821    

Slack (VIOLATED) :        -3.764ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[9]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.393ns  (logic 1.836ns (24.834%)  route 5.557ns (75.166%))
  Logic Levels:           8  (CARRY4=3 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 2.265 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.034ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.735    -2.034    cpu0/id_ex0/clk_out6
    SLICE_X25Y138        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[9]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y138        FDRE (Prop_fdre_C_Q)         0.456    -1.578 r  cpu0/id_ex0/ex_reg1_reg[9]_replica_1/Q
                         net (fo=4, routed)           0.970    -0.607    cpu0/id_ex0/ex_reg1[9]_repN_1
    SLICE_X28Y137        LUT4 (Prop_lut4_I0_O)        0.124    -0.483 r  cpu0/id_ex0/_jmp_enable_i_90/O
                         net (fo=1, routed)           0.000    -0.483    cpu0/id_ex0/_jmp_enable_i_90_n_0
    SLICE_X28Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.049 r  cpu0/id_ex0/_jmp_enable_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     0.049    cpu0/id_ex0/_jmp_enable_reg_i_45_n_0
    SLICE_X28Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.163 r  cpu0/id_ex0/_jmp_enable_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.163    cpu0/id_ex0/_jmp_enable_reg_i_10_n_0
    SLICE_X28Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.277 f  cpu0/id_ex0/_jmp_enable_reg_i_5/CO[3]
                         net (fo=3, routed)           1.567     1.844    cpu0/id_ex0/_jmp_enable_reg_i_5_n_0
    SLICE_X21Y134        LUT5 (Prop_lut5_I1_O)        0.124     1.968 f  cpu0/id_ex0/_jmp_enable_i_3/O
                         net (fo=1, routed)           0.404     2.372    cpu0/id_ex0/_jmp_enable_i_3_n_0
    SLICE_X21Y133        LUT5 (Prop_lut5_I2_O)        0.124     2.496 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=87, routed)          0.478     2.974    cpu0/id_ex0/jmp_enable
    SLICE_X20Y133        LUT4 (Prop_lut4_I1_O)        0.124     3.098 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=113, routed)         1.431     4.529    cpu0/if_id0/ex_width_reg[0]
    SLICE_X26Y144        LUT4 (Prop_lut4_I3_O)        0.124     4.653 r  cpu0/if_id0/ex_reg1[12]_i_1/O
                         net (fo=1, routed)           0.706     5.360    cpu0/id_ex0/ex_reg1_reg[31]_0[11]
    SLICE_X25Y143        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          1.612     2.265    cpu0/id_ex0/clk_out6_repN_alias
    SLICE_X25Y143        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[12]/C
                         clock pessimism             -0.505     1.760    
                         clock uncertainty           -0.061     1.699    
    SLICE_X25Y143        FDRE (Setup_fdre_C_D)       -0.103     1.596    cpu0/id_ex0/ex_reg1_reg[12]
  -------------------------------------------------------------------
                         required time                          1.596    
                         arrival time                          -5.360    
  -------------------------------------------------------------------
                         slack                                 -3.764    

Slack (VIOLATED) :        -3.730ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.978ns  (logic 3.682ns (46.152%)  route 4.296ns (53.848%))
  Logic Levels:           17  (CARRY4=9 LUT2=2 LUT6=6)
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 2.500 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          1.736    -2.283    cpu0/id_ex0/clk_out6_repN_alias
    SLICE_X24Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/id_ex0/ex_reg1_reg[0]_replica/Q
                         net (fo=8, routed)           0.627    -1.200    cpu0/id_ex0/ex_reg1[0]_repN
    SLICE_X27Y138        LUT2 (Prop_lut2_I0_O)        0.124    -1.076 r  cpu0/id_ex0/mem_rd_data[2]_i_24/O
                         net (fo=1, routed)           0.000    -1.076    cpu0/id_ex0/mem_rd_data[2]_i_24_n_0
    SLICE_X27Y138        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    -0.652 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_11/O[1]
                         net (fo=1, routed)           1.005     0.353    cpu0/id_ex0/ex0/data3[1]
    SLICE_X24Y135        LUT6 (Prop_lut6_I0_O)        0.303     0.656 r  cpu0/id_ex0/mem_rd_data[1]_i_7/O
                         net (fo=1, routed)           0.811     1.467    cpu0/id_ex0/mem_rd_data[1]_i_7_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I3_O)        0.124     1.591 f  cpu0/id_ex0/mem_rd_data[1]_i_3/O
                         net (fo=2, routed)           0.173     1.765    cpu0/id_ex0/mem_rd_data[1]_i_3_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I0_O)        0.124     1.889 r  cpu0/id_ex0/i_1_LOPT_REMAP_1/O
                         net (fo=1, routed)           0.294     2.183    cpu0/id_ex0/i_1/O_n_1
    SLICE_X22Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.307 r  cpu0/id_ex0/i_0_LOPT_REMAP_1/O
                         net (fo=3, routed)           0.526     2.833    cpu0/if_id0/ex_rd_data[0]
    SLICE_X30Y135        LUT6 (Prop_lut6_I4_O)        0.124     2.957 r  cpu0/if_id0/ex_reg1[1]_i_2/O
                         net (fo=2, routed)           0.411     3.368    cpu0/if_id0/id_reg1[1]
    SLICE_X33Y136        LUT2 (Prop_lut2_I0_O)        0.124     3.492 r  cpu0/if_id0/ex_jmp_addr[3]_i_10/O
                         net (fo=1, routed)           0.000     3.492    cpu0/if_id0/ex_jmp_addr[3]_i_10_n_0
    SLICE_X33Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.042 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.042    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X33Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.156 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.156    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X33Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.270 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.270    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X33Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.384 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.384    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.498 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.498    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.612 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.612    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.726 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.726    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.948 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[0]
                         net (fo=1, routed)           0.448     5.397    cpu0/if_id0/id0/jmp_addr1[28]
    SLICE_X31Y146        LUT6 (Prop_lut6_I3_O)        0.299     5.696 r  cpu0/if_id0/ex_jmp_addr[28]_i_1/O
                         net (fo=1, routed)           0.000     5.696    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[28]
    SLICE_X31Y146        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.609     2.500    cpu0/id_ex0/clk_out6
    SLICE_X31Y146        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[28]/C
                         clock pessimism             -0.505     1.995    
                         clock uncertainty           -0.061     1.934    
    SLICE_X31Y146        FDRE (Setup_fdre_C_D)        0.031     1.965    cpu0/id_ex0/ex_jmp_addr_reg[28]
  -------------------------------------------------------------------
                         required time                          1.965    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                 -3.730    

Slack (VIOLATED) :        -3.726ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/pc_reg0/npc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.868ns  (logic 3.543ns (45.028%)  route 4.325ns (54.972%))
  Logic Levels:           17  (CARRY4=8 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 2.498 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.050ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.719    -2.050    cpu0/pc_reg0/clk_out6
    SLICE_X21Y124        FDRE                                         r  cpu0/pc_reg0/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.594 r  cpu0/pc_reg0/pc_reg[2]/Q
                         net (fo=144, routed)         1.515    -0.079    cpu0/mem_ctrl0/cache0/id_inst[31]_i_4_0[0]
    SLICE_X24Y128        LUT6 (Prop_lut6_I4_O)        0.124     0.045 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_68/O
                         net (fo=1, routed)           0.000     0.045    cpu0/mem_ctrl0/cache0/_inst[31]_i_68_n_0
    SLICE_X24Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     0.262 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_32/O
                         net (fo=1, routed)           0.000     0.262    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_32_n_0
    SLICE_X24Y128        MUXF8 (Prop_muxf8_I1_O)      0.094     0.356 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_14/O
                         net (fo=1, routed)           0.869     1.226    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_14_n_0
    SLICE_X24Y125        LUT6 (Prop_lut6_I1_O)        0.316     1.542 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_9/O
                         net (fo=1, routed)           0.000     1.542    cpu0/mem_ctrl0/cache0/_inst[31]_i_9_n_0
    SLICE_X24Y125        MUXF7 (Prop_muxf7_I0_O)      0.238     1.780 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_6/O
                         net (fo=1, routed)           0.000     1.780    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_6_n_0
    SLICE_X24Y125        MUXF8 (Prop_muxf8_I0_O)      0.104     1.884 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.907     2.791    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X24Y129        LUT5 (Prop_lut5_I3_O)        0.316     3.107 f  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=37, routed)          0.212     3.318    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X24Y129        LUT6 (Prop_lut6_I0_O)        0.124     3.442 f  cpu0/mem_ctrl0/cache1/_stallreq_i_1/O
                         net (fo=6, routed)           0.341     3.784    cpu0/mem_ctrl0/cache1/status_if_reg[1]
    SLICE_X24Y127        LUT5 (Prop_lut5_I2_O)        0.124     3.908 r  cpu0/mem_ctrl0/cache1/npc[4]_i_2/O
                         net (fo=1, routed)           0.481     4.389    cpu0/id_ex0/DI[0]
    SLICE_X22Y127        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.896 r  cpu0/id_ex0/npc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.896    cpu0/id_ex0/npc_reg[4]_i_1_n_0
    SLICE_X22Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.010 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.010    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X22Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.124 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.124    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X22Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.238 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.238    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X22Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.352 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.352    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X22Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.466 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.466    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X22Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.580 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.580    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X22Y134        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.819 r  cpu0/id_ex0/npc_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     5.819    cpu0/pc_reg0/D[31]
    SLICE_X22Y134        FDRE                                         r  cpu0/pc_reg0/npc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.607     2.498    cpu0/pc_reg0/clk_out6
    SLICE_X22Y134        FDRE                                         r  cpu0/pc_reg0/npc_reg[31]/C
                         clock pessimism             -0.406     2.092    
                         clock uncertainty           -0.061     2.031    
    SLICE_X22Y134        FDRE (Setup_fdre_C_D)        0.062     2.093    cpu0/pc_reg0/npc_reg[31]
  -------------------------------------------------------------------
                         required time                          2.093    
                         arrival time                          -5.819    
  -------------------------------------------------------------------
                         slack                                 -3.726    

Slack (VIOLATED) :        -3.718ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.966ns  (logic 3.684ns (46.248%)  route 4.282ns (53.752%))
  Logic Levels:           16  (CARRY4=8 LUT2=2 LUT6=6)
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.667ns = ( 2.499 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          1.736    -2.283    cpu0/id_ex0/clk_out6_repN_alias
    SLICE_X24Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/id_ex0/ex_reg1_reg[0]_replica/Q
                         net (fo=8, routed)           0.627    -1.200    cpu0/id_ex0/ex_reg1[0]_repN
    SLICE_X27Y138        LUT2 (Prop_lut2_I0_O)        0.124    -1.076 r  cpu0/id_ex0/mem_rd_data[2]_i_24/O
                         net (fo=1, routed)           0.000    -1.076    cpu0/id_ex0/mem_rd_data[2]_i_24_n_0
    SLICE_X27Y138        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    -0.652 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_11/O[1]
                         net (fo=1, routed)           1.005     0.353    cpu0/id_ex0/ex0/data3[1]
    SLICE_X24Y135        LUT6 (Prop_lut6_I0_O)        0.303     0.656 r  cpu0/id_ex0/mem_rd_data[1]_i_7/O
                         net (fo=1, routed)           0.811     1.467    cpu0/id_ex0/mem_rd_data[1]_i_7_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I3_O)        0.124     1.591 f  cpu0/id_ex0/mem_rd_data[1]_i_3/O
                         net (fo=2, routed)           0.173     1.765    cpu0/id_ex0/mem_rd_data[1]_i_3_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I0_O)        0.124     1.889 r  cpu0/id_ex0/i_1_LOPT_REMAP_1/O
                         net (fo=1, routed)           0.294     2.183    cpu0/id_ex0/i_1/O_n_1
    SLICE_X22Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.307 r  cpu0/id_ex0/i_0_LOPT_REMAP_1/O
                         net (fo=3, routed)           0.526     2.833    cpu0/if_id0/ex_rd_data[0]
    SLICE_X30Y135        LUT6 (Prop_lut6_I4_O)        0.124     2.957 r  cpu0/if_id0/ex_reg1[1]_i_2/O
                         net (fo=2, routed)           0.411     3.368    cpu0/if_id0/id_reg1[1]
    SLICE_X33Y136        LUT2 (Prop_lut2_I0_O)        0.124     3.492 r  cpu0/if_id0/ex_jmp_addr[3]_i_10/O
                         net (fo=1, routed)           0.000     3.492    cpu0/if_id0/ex_jmp_addr[3]_i_10_n_0
    SLICE_X33Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.042 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.042    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X33Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.156 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.156    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X33Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.270 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.270    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X33Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.384 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.384    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.498 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.498    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.612 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.612    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.946 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/O[1]
                         net (fo=1, routed)           0.434     5.380    cpu0/if_id0/id0/jmp_addr1[25]
    SLICE_X31Y142        LUT6 (Prop_lut6_I3_O)        0.303     5.683 r  cpu0/if_id0/ex_jmp_addr[25]_i_1/O
                         net (fo=1, routed)           0.000     5.683    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[25]
    SLICE_X31Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.608     2.499    cpu0/id_ex0/clk_out6
    SLICE_X31Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[25]/C
                         clock pessimism             -0.505     1.994    
                         clock uncertainty           -0.061     1.933    
    SLICE_X31Y142        FDRE (Setup_fdre_C_D)        0.032     1.965    cpu0/id_ex0/ex_jmp_addr_reg[25]
  -------------------------------------------------------------------
                         required time                          1.965    
                         arrival time                          -5.683    
  -------------------------------------------------------------------
                         slack                                 -3.718    

Slack (VIOLATED) :        -3.717ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.962ns  (logic 3.702ns (46.498%)  route 4.260ns (53.502%))
  Logic Levels:           17  (CARRY4=9 LUT2=2 LUT6=6)
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.667ns = ( 2.499 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          1.736    -2.283    cpu0/id_ex0/clk_out6_repN_alias
    SLICE_X24Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/id_ex0/ex_reg1_reg[0]_replica/Q
                         net (fo=8, routed)           0.627    -1.200    cpu0/id_ex0/ex_reg1[0]_repN
    SLICE_X27Y138        LUT2 (Prop_lut2_I0_O)        0.124    -1.076 r  cpu0/id_ex0/mem_rd_data[2]_i_24/O
                         net (fo=1, routed)           0.000    -1.076    cpu0/id_ex0/mem_rd_data[2]_i_24_n_0
    SLICE_X27Y138        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    -0.652 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_11/O[1]
                         net (fo=1, routed)           1.005     0.353    cpu0/id_ex0/ex0/data3[1]
    SLICE_X24Y135        LUT6 (Prop_lut6_I0_O)        0.303     0.656 r  cpu0/id_ex0/mem_rd_data[1]_i_7/O
                         net (fo=1, routed)           0.811     1.467    cpu0/id_ex0/mem_rd_data[1]_i_7_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I3_O)        0.124     1.591 f  cpu0/id_ex0/mem_rd_data[1]_i_3/O
                         net (fo=2, routed)           0.173     1.765    cpu0/id_ex0/mem_rd_data[1]_i_3_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I0_O)        0.124     1.889 r  cpu0/id_ex0/i_1_LOPT_REMAP_1/O
                         net (fo=1, routed)           0.294     2.183    cpu0/id_ex0/i_1/O_n_1
    SLICE_X22Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.307 r  cpu0/id_ex0/i_0_LOPT_REMAP_1/O
                         net (fo=3, routed)           0.526     2.833    cpu0/if_id0/ex_rd_data[0]
    SLICE_X30Y135        LUT6 (Prop_lut6_I4_O)        0.124     2.957 r  cpu0/if_id0/ex_reg1[1]_i_2/O
                         net (fo=2, routed)           0.411     3.368    cpu0/if_id0/id_reg1[1]
    SLICE_X33Y136        LUT2 (Prop_lut2_I0_O)        0.124     3.492 r  cpu0/if_id0/ex_jmp_addr[3]_i_10/O
                         net (fo=1, routed)           0.000     3.492    cpu0/if_id0/ex_jmp_addr[3]_i_10_n_0
    SLICE_X33Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.042 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.042    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X33Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.156 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.156    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X33Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.270 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.270    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X33Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.384 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.384    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.498 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.498    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.612 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.612    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.726 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.726    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.965 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[2]
                         net (fo=1, routed)           0.412     5.377    cpu0/if_id0/id0/jmp_addr1[30]
    SLICE_X31Y142        LUT6 (Prop_lut6_I3_O)        0.302     5.679 r  cpu0/if_id0/ex_jmp_addr[30]_i_1/O
                         net (fo=1, routed)           0.000     5.679    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[30]
    SLICE_X31Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.608     2.499    cpu0/id_ex0/clk_out6
    SLICE_X31Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[30]/C
                         clock pessimism             -0.505     1.994    
                         clock uncertainty           -0.061     1.933    
    SLICE_X31Y142        FDRE (Setup_fdre_C_D)        0.029     1.962    cpu0/id_ex0/ex_jmp_addr_reg[30]
  -------------------------------------------------------------------
                         required time                          1.962    
                         arrival time                          -5.679    
  -------------------------------------------------------------------
                         slack                                 -3.717    

Slack (VIOLATED) :        -3.710ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/pc_reg0/npc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.852ns  (logic 3.527ns (44.916%)  route 4.325ns (55.084%))
  Logic Levels:           17  (CARRY4=8 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 2.498 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.050ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.719    -2.050    cpu0/pc_reg0/clk_out6
    SLICE_X21Y124        FDRE                                         r  cpu0/pc_reg0/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.594 r  cpu0/pc_reg0/pc_reg[2]/Q
                         net (fo=144, routed)         1.515    -0.079    cpu0/mem_ctrl0/cache0/id_inst[31]_i_4_0[0]
    SLICE_X24Y128        LUT6 (Prop_lut6_I4_O)        0.124     0.045 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_68/O
                         net (fo=1, routed)           0.000     0.045    cpu0/mem_ctrl0/cache0/_inst[31]_i_68_n_0
    SLICE_X24Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     0.262 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_32/O
                         net (fo=1, routed)           0.000     0.262    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_32_n_0
    SLICE_X24Y128        MUXF8 (Prop_muxf8_I1_O)      0.094     0.356 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_14/O
                         net (fo=1, routed)           0.869     1.226    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_14_n_0
    SLICE_X24Y125        LUT6 (Prop_lut6_I1_O)        0.316     1.542 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_9/O
                         net (fo=1, routed)           0.000     1.542    cpu0/mem_ctrl0/cache0/_inst[31]_i_9_n_0
    SLICE_X24Y125        MUXF7 (Prop_muxf7_I0_O)      0.238     1.780 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_6/O
                         net (fo=1, routed)           0.000     1.780    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_6_n_0
    SLICE_X24Y125        MUXF8 (Prop_muxf8_I0_O)      0.104     1.884 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.907     2.791    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X24Y129        LUT5 (Prop_lut5_I3_O)        0.316     3.107 f  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=37, routed)          0.212     3.318    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X24Y129        LUT6 (Prop_lut6_I0_O)        0.124     3.442 f  cpu0/mem_ctrl0/cache1/_stallreq_i_1/O
                         net (fo=6, routed)           0.341     3.784    cpu0/mem_ctrl0/cache1/status_if_reg[1]
    SLICE_X24Y127        LUT5 (Prop_lut5_I2_O)        0.124     3.908 r  cpu0/mem_ctrl0/cache1/npc[4]_i_2/O
                         net (fo=1, routed)           0.481     4.389    cpu0/id_ex0/DI[0]
    SLICE_X22Y127        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.896 r  cpu0/id_ex0/npc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.896    cpu0/id_ex0/npc_reg[4]_i_1_n_0
    SLICE_X22Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.010 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.010    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X22Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.124 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.124    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X22Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.238 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.238    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X22Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.352 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.352    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X22Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.466 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.466    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X22Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.580 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.580    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X22Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.803 r  cpu0/id_ex0/npc_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     5.803    cpu0/pc_reg0/D[29]
    SLICE_X22Y134        FDRE                                         r  cpu0/pc_reg0/npc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.607     2.498    cpu0/pc_reg0/clk_out6
    SLICE_X22Y134        FDRE                                         r  cpu0/pc_reg0/npc_reg[29]/C
                         clock pessimism             -0.406     2.092    
                         clock uncertainty           -0.061     2.031    
    SLICE_X22Y134        FDRE (Setup_fdre_C_D)        0.062     2.093    cpu0/pc_reg0/npc_reg[29]
  -------------------------------------------------------------------
                         required time                          2.093    
                         arrival time                          -5.803    
  -------------------------------------------------------------------
                         slack                                 -3.710    

Slack (VIOLATED) :        -3.709ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.959ns  (logic 3.324ns (41.763%)  route 4.635ns (58.238%))
  Logic Levels:           13  (CARRY4=5 LUT2=2 LUT6=6)
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns = ( 2.503 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          1.736    -2.283    cpu0/id_ex0/clk_out6_repN_alias
    SLICE_X24Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/id_ex0/ex_reg1_reg[0]_replica/Q
                         net (fo=8, routed)           0.627    -1.200    cpu0/id_ex0/ex_reg1[0]_repN
    SLICE_X27Y138        LUT2 (Prop_lut2_I0_O)        0.124    -1.076 r  cpu0/id_ex0/mem_rd_data[2]_i_24/O
                         net (fo=1, routed)           0.000    -1.076    cpu0/id_ex0/mem_rd_data[2]_i_24_n_0
    SLICE_X27Y138        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    -0.652 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_11/O[1]
                         net (fo=1, routed)           1.005     0.353    cpu0/id_ex0/ex0/data3[1]
    SLICE_X24Y135        LUT6 (Prop_lut6_I0_O)        0.303     0.656 r  cpu0/id_ex0/mem_rd_data[1]_i_7/O
                         net (fo=1, routed)           0.811     1.467    cpu0/id_ex0/mem_rd_data[1]_i_7_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I3_O)        0.124     1.591 f  cpu0/id_ex0/mem_rd_data[1]_i_3/O
                         net (fo=2, routed)           0.173     1.765    cpu0/id_ex0/mem_rd_data[1]_i_3_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I0_O)        0.124     1.889 r  cpu0/id_ex0/i_1_LOPT_REMAP_1/O
                         net (fo=1, routed)           0.294     2.183    cpu0/id_ex0/i_1/O_n_1
    SLICE_X22Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.307 r  cpu0/id_ex0/i_0_LOPT_REMAP_1/O
                         net (fo=3, routed)           0.526     2.833    cpu0/if_id0/ex_rd_data[0]
    SLICE_X30Y135        LUT6 (Prop_lut6_I4_O)        0.124     2.957 r  cpu0/if_id0/ex_reg1[1]_i_2/O
                         net (fo=2, routed)           0.411     3.368    cpu0/if_id0/id_reg1[1]
    SLICE_X33Y136        LUT2 (Prop_lut2_I0_O)        0.124     3.492 r  cpu0/if_id0/ex_jmp_addr[3]_i_10/O
                         net (fo=1, routed)           0.000     3.492    cpu0/if_id0/ex_jmp_addr[3]_i_10_n_0
    SLICE_X33Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.042 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.042    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X33Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.156 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.156    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X33Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.270 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.270    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X33Y139        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.583 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/O[3]
                         net (fo=1, routed)           0.787     5.371    cpu0/if_id0/id0/jmp_addr1[15]
    SLICE_X21Y142        LUT6 (Prop_lut6_I3_O)        0.306     5.677 r  cpu0/if_id0/ex_jmp_addr[15]_i_1/O
                         net (fo=1, routed)           0.000     5.677    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[15]
    SLICE_X21Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.612     2.503    cpu0/id_ex0/clk_out6
    SLICE_X21Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[15]/C
                         clock pessimism             -0.505     1.998    
                         clock uncertainty           -0.061     1.937    
    SLICE_X21Y142        FDRE (Setup_fdre_C_D)        0.031     1.968    cpu0/id_ex0/ex_jmp_addr_reg[15]
  -------------------------------------------------------------------
                         required time                          1.968    
                         arrival time                          -5.677    
  -------------------------------------------------------------------
                         slack                                 -3.709    

Slack (VIOLATED) :        -3.708ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/pc_reg0/npc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.849ns  (logic 3.524ns (44.895%)  route 4.325ns (55.105%))
  Logic Levels:           16  (CARRY4=7 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.669ns = ( 2.497 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.050ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.719    -2.050    cpu0/pc_reg0/clk_out6
    SLICE_X21Y124        FDRE                                         r  cpu0/pc_reg0/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.594 r  cpu0/pc_reg0/pc_reg[2]/Q
                         net (fo=144, routed)         1.515    -0.079    cpu0/mem_ctrl0/cache0/id_inst[31]_i_4_0[0]
    SLICE_X24Y128        LUT6 (Prop_lut6_I4_O)        0.124     0.045 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_68/O
                         net (fo=1, routed)           0.000     0.045    cpu0/mem_ctrl0/cache0/_inst[31]_i_68_n_0
    SLICE_X24Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     0.262 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_32/O
                         net (fo=1, routed)           0.000     0.262    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_32_n_0
    SLICE_X24Y128        MUXF8 (Prop_muxf8_I1_O)      0.094     0.356 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_14/O
                         net (fo=1, routed)           0.869     1.226    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_14_n_0
    SLICE_X24Y125        LUT6 (Prop_lut6_I1_O)        0.316     1.542 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_9/O
                         net (fo=1, routed)           0.000     1.542    cpu0/mem_ctrl0/cache0/_inst[31]_i_9_n_0
    SLICE_X24Y125        MUXF7 (Prop_muxf7_I0_O)      0.238     1.780 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_6/O
                         net (fo=1, routed)           0.000     1.780    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_6_n_0
    SLICE_X24Y125        MUXF8 (Prop_muxf8_I0_O)      0.104     1.884 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.907     2.791    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X24Y129        LUT5 (Prop_lut5_I3_O)        0.316     3.107 f  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=37, routed)          0.212     3.318    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X24Y129        LUT6 (Prop_lut6_I0_O)        0.124     3.442 f  cpu0/mem_ctrl0/cache1/_stallreq_i_1/O
                         net (fo=6, routed)           0.341     3.784    cpu0/mem_ctrl0/cache1/status_if_reg[1]
    SLICE_X24Y127        LUT5 (Prop_lut5_I2_O)        0.124     3.908 r  cpu0/mem_ctrl0/cache1/npc[4]_i_2/O
                         net (fo=1, routed)           0.481     4.389    cpu0/id_ex0/DI[0]
    SLICE_X22Y127        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.896 r  cpu0/id_ex0/npc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.896    cpu0/id_ex0/npc_reg[4]_i_1_n_0
    SLICE_X22Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.010 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.010    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X22Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.124 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.124    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X22Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.238 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.238    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X22Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.352 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.352    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X22Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.466 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.466    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X22Y133        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.800 r  cpu0/id_ex0/npc_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.800    cpu0/pc_reg0/D[26]
    SLICE_X22Y133        FDRE                                         r  cpu0/pc_reg0/npc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.606     2.497    cpu0/pc_reg0/clk_out6
    SLICE_X22Y133        FDRE                                         r  cpu0/pc_reg0/npc_reg[26]/C
                         clock pessimism             -0.406     2.091    
                         clock uncertainty           -0.061     2.030    
    SLICE_X22Y133        FDRE (Setup_fdre_C_D)        0.062     2.092    cpu0/pc_reg0/npc_reg[26]
  -------------------------------------------------------------------
                         required time                          2.092    
                         arrival time                          -5.800    
  -------------------------------------------------------------------
                         slack                                 -3.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.567%)  route 0.279ns (66.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.642    -0.419    hci0/io_in_fifo/clk_out6
    SLICE_X35Y103        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.279     0.001    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.917    -0.176    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMA/CLK
                         clock pessimism             -0.226    -0.402    
    SLICE_X34Y101        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.092    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.567%)  route 0.279ns (66.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.642    -0.419    hci0/io_in_fifo/clk_out6
    SLICE_X35Y103        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.279     0.001    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.917    -0.176    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMB/CLK
                         clock pessimism             -0.226    -0.402    
    SLICE_X34Y101        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.092    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.567%)  route 0.279ns (66.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.642    -0.419    hci0/io_in_fifo/clk_out6
    SLICE_X35Y103        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.279     0.001    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.917    -0.176    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMC/CLK
                         clock pessimism             -0.226    -0.402    
    SLICE_X34Y101        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.092    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.567%)  route 0.279ns (66.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.642    -0.419    hci0/io_in_fifo/clk_out6
    SLICE_X35Y103        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.279     0.001    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.917    -0.176    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMD/CLK
                         clock pessimism             -0.226    -0.402    
    SLICE_X34Y101        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.092    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.749%)  route 0.214ns (60.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.647    -0.414    hci0/uart_blk/uart_tx_fifo/clk_out6
    SLICE_X13Y100        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.273 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.214    -0.059    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/ADDRD3
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.921    -0.172    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/WCLK
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMA/CLK
                         clock pessimism             -0.226    -0.398    
    SLICE_X12Y101        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.158    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.749%)  route 0.214ns (60.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.647    -0.414    hci0/uart_blk/uart_tx_fifo/clk_out6
    SLICE_X13Y100        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.273 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.214    -0.059    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/ADDRD3
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.921    -0.172    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/WCLK
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMB/CLK
                         clock pessimism             -0.226    -0.398    
    SLICE_X12Y101        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.158    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.749%)  route 0.214ns (60.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.647    -0.414    hci0/uart_blk/uart_tx_fifo/clk_out6
    SLICE_X13Y100        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.273 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.214    -0.059    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/ADDRD3
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.921    -0.172    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/WCLK
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMC/CLK
                         clock pessimism             -0.226    -0.398    
    SLICE_X12Y101        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.158    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.749%)  route 0.214ns (60.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.647    -0.414    hci0/uart_blk/uart_tx_fifo/clk_out6
    SLICE_X13Y100        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.273 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.214    -0.059    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/ADDRD3
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.921    -0.172    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/WCLK
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMD/CLK
                         clock pessimism             -0.226    -0.398    
    SLICE_X12Y101        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.158    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 hci0/q_cpu_cycle_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/q_cpu_cycle_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.433ns (77.980%)  route 0.122ns (22.020%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.562    -0.499    hci0/clk_out6
    SLICE_X29Y97         FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  hci0/q_cpu_cycle_cnt_reg[14]/Q
                         net (fo=2, routed)           0.122    -0.237    hci0/data2[6]
    SLICE_X29Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.077 r  hci0/q_cpu_cycle_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.077    hci0/q_cpu_cycle_cnt_reg[12]_i_1_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.038 r  hci0/q_cpu_cycle_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.038    hci0/q_cpu_cycle_cnt_reg[16]_i_1_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.001 r  hci0/q_cpu_cycle_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.002    hci0/q_cpu_cycle_cnt_reg[20]_i_1_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.056 r  hci0/q_cpu_cycle_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.056    hci0/q_cpu_cycle_cnt_reg[24]_i_1_n_7
    SLICE_X29Y100        FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.918    -0.175    hci0/clk_out6
    SLICE_X29Y100        FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[24]/C
                         clock pessimism              0.027    -0.148    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105    -0.043    hci0/q_cpu_cycle_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          0.043    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 hci0/q_cpu_cycle_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/q_cpu_cycle_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.444ns (78.408%)  route 0.122ns (21.592%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.562    -0.499    hci0/clk_out6
    SLICE_X29Y97         FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  hci0/q_cpu_cycle_cnt_reg[14]/Q
                         net (fo=2, routed)           0.122    -0.237    hci0/data2[6]
    SLICE_X29Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.077 r  hci0/q_cpu_cycle_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.077    hci0/q_cpu_cycle_cnt_reg[12]_i_1_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.038 r  hci0/q_cpu_cycle_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.038    hci0/q_cpu_cycle_cnt_reg[16]_i_1_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.001 r  hci0/q_cpu_cycle_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.002    hci0/q_cpu_cycle_cnt_reg[20]_i_1_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.067 r  hci0/q_cpu_cycle_cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.067    hci0/q_cpu_cycle_cnt_reg[24]_i_1_n_5
    SLICE_X29Y100        FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.918    -0.175    hci0/clk_out6
    SLICE_X29Y100        FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[26]/C
                         clock pessimism              0.027    -0.148    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105    -0.043    hci0/q_cpu_cycle_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          0.043    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out6_clk_wiz_0
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { clk_inst/inst/plle2_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X1Y16    ram0/ram_bram/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X0Y18    ram0/ram_bram/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X1Y17    ram0/ram_bram/ram_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X0Y19    ram0/ram_bram/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X2Y18    ram0/ram_bram/ram_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X0Y20    ram0/ram_bram/ram_reg_2_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X2Y19    ram0/ram_bram/ram_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X0Y21    ram0/ram_bram/ram_reg_3_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X2Y14    ram0/ram_bram/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X0Y12    ram0/ram_bram/ram_reg_0_7/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT5   n/a            160.000       4.167       155.833    PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKOUT5
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X38Y100   hci0/io_in_fifo/q_data_array_reg_448_511_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X38Y100   hci0/io_in_fifo/q_data_array_reg_448_511_6_6/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X38Y100   hci0/io_in_fifo/q_data_array_reg_448_511_7_7/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X38Y100   hci0/io_in_fifo/q_data_array_reg_448_511_7_7/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X30Y104   hci0/io_in_fifo/q_data_array_reg_512_575_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X30Y104   hci0/io_in_fifo/q_data_array_reg_512_575_6_6/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X30Y104   hci0/io_in_fifo/q_data_array_reg_512_575_7_7/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X30Y104   hci0/io_in_fifo/q_data_array_reg_512_575_7_7/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X34Y112   hci0/io_in_fifo/q_data_array_reg_640_703_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X34Y112   hci0/io_in_fifo/q_data_array_reg_640_703_0_2/RAMB/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.083       0.833      SLICE_X12Y129   cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.083       0.833      SLICE_X12Y129   cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.083       0.833      SLICE_X12Y129   cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.083       0.833      SLICE_X12Y129   cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.083       0.833      SLICE_X12Y128   cpu0/mem_ctrl0/cache0/tag_reg_0_255_2_2/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         2.083       0.833      SLICE_X12Y128   cpu0/mem_ctrl0/cache0/tag_reg_0_255_2_2/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.083       0.833      SLICE_X12Y128   cpu0/mem_ctrl0/cache0/tag_reg_0_255_2_2/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         2.083       0.833      SLICE_X12Y128   cpu0/mem_ctrl0/cache0/tag_reg_0_255_2_2/RAMS64E_B/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X38Y103   hci0/io_in_fifo/q_data_array_reg_384_447_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X38Y103   hci0/io_in_fifo/q_data_array_reg_384_447_7_7/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   clk_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out6_clk_wiz_0_1
  To Clock:  clk_out6_clk_wiz_0_1

Setup :         3210  Failing Endpoints,  Worst Slack       -3.851ns,  Total Violation    -3103.100ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.851ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.148ns  (logic 3.798ns (46.610%)  route 4.350ns (53.390%))
  Logic Levels:           17  (CARRY4=9 LUT2=2 LUT6=6)
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.667ns = ( 2.499 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          1.736    -2.283    cpu0/id_ex0/clk_out6_repN_alias
    SLICE_X24Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/id_ex0/ex_reg1_reg[0]_replica/Q
                         net (fo=8, routed)           0.627    -1.200    cpu0/id_ex0/ex_reg1[0]_repN
    SLICE_X27Y138        LUT2 (Prop_lut2_I0_O)        0.124    -1.076 r  cpu0/id_ex0/mem_rd_data[2]_i_24/O
                         net (fo=1, routed)           0.000    -1.076    cpu0/id_ex0/mem_rd_data[2]_i_24_n_0
    SLICE_X27Y138        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    -0.652 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_11/O[1]
                         net (fo=1, routed)           1.005     0.353    cpu0/id_ex0/ex0/data3[1]
    SLICE_X24Y135        LUT6 (Prop_lut6_I0_O)        0.303     0.656 r  cpu0/id_ex0/mem_rd_data[1]_i_7/O
                         net (fo=1, routed)           0.811     1.467    cpu0/id_ex0/mem_rd_data[1]_i_7_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I3_O)        0.124     1.591 f  cpu0/id_ex0/mem_rd_data[1]_i_3/O
                         net (fo=2, routed)           0.173     1.765    cpu0/id_ex0/mem_rd_data[1]_i_3_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I0_O)        0.124     1.889 r  cpu0/id_ex0/i_1_LOPT_REMAP_1/O
                         net (fo=1, routed)           0.294     2.183    cpu0/id_ex0/i_1/O_n_1
    SLICE_X22Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.307 r  cpu0/id_ex0/i_0_LOPT_REMAP_1/O
                         net (fo=3, routed)           0.526     2.833    cpu0/if_id0/ex_rd_data[0]
    SLICE_X30Y135        LUT6 (Prop_lut6_I4_O)        0.124     2.957 r  cpu0/if_id0/ex_reg1[1]_i_2/O
                         net (fo=2, routed)           0.411     3.368    cpu0/if_id0/id_reg1[1]
    SLICE_X33Y136        LUT2 (Prop_lut2_I0_O)        0.124     3.492 r  cpu0/if_id0/ex_jmp_addr[3]_i_10/O
                         net (fo=1, routed)           0.000     3.492    cpu0/if_id0/ex_jmp_addr[3]_i_10_n_0
    SLICE_X33Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.042 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.042    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X33Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.156 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.156    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X33Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.270 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.270    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X33Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.384 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.384    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.498 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.498    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.612 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.612    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.726 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.726    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.060 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.502     5.563    cpu0/if_id0/id0/jmp_addr1[29]
    SLICE_X30Y142        LUT6 (Prop_lut6_I3_O)        0.303     5.866 r  cpu0/if_id0/ex_jmp_addr[29]_i_1/O
                         net (fo=1, routed)           0.000     5.866    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[29]
    SLICE_X30Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.608     2.499    cpu0/id_ex0/clk_out6
    SLICE_X30Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/C
                         clock pessimism             -0.505     1.994    
                         clock uncertainty           -0.060     1.934    
    SLICE_X30Y142        FDRE (Setup_fdre_C_D)        0.081     2.015    cpu0/id_ex0/ex_jmp_addr_reg[29]
  -------------------------------------------------------------------
                         required time                          2.015    
                         arrival time                          -5.866    
  -------------------------------------------------------------------
                         slack                                 -3.851    

Slack (VIOLATED) :        -3.820ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/pc_reg0/npc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.963ns  (logic 3.638ns (45.684%)  route 4.325ns (54.316%))
  Logic Levels:           17  (CARRY4=8 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 2.498 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.050ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.719    -2.050    cpu0/pc_reg0/clk_out6
    SLICE_X21Y124        FDRE                                         r  cpu0/pc_reg0/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.594 r  cpu0/pc_reg0/pc_reg[2]/Q
                         net (fo=144, routed)         1.515    -0.079    cpu0/mem_ctrl0/cache0/id_inst[31]_i_4_0[0]
    SLICE_X24Y128        LUT6 (Prop_lut6_I4_O)        0.124     0.045 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_68/O
                         net (fo=1, routed)           0.000     0.045    cpu0/mem_ctrl0/cache0/_inst[31]_i_68_n_0
    SLICE_X24Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     0.262 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_32/O
                         net (fo=1, routed)           0.000     0.262    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_32_n_0
    SLICE_X24Y128        MUXF8 (Prop_muxf8_I1_O)      0.094     0.356 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_14/O
                         net (fo=1, routed)           0.869     1.226    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_14_n_0
    SLICE_X24Y125        LUT6 (Prop_lut6_I1_O)        0.316     1.542 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_9/O
                         net (fo=1, routed)           0.000     1.542    cpu0/mem_ctrl0/cache0/_inst[31]_i_9_n_0
    SLICE_X24Y125        MUXF7 (Prop_muxf7_I0_O)      0.238     1.780 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_6/O
                         net (fo=1, routed)           0.000     1.780    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_6_n_0
    SLICE_X24Y125        MUXF8 (Prop_muxf8_I0_O)      0.104     1.884 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.907     2.791    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X24Y129        LUT5 (Prop_lut5_I3_O)        0.316     3.107 f  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=37, routed)          0.212     3.318    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X24Y129        LUT6 (Prop_lut6_I0_O)        0.124     3.442 f  cpu0/mem_ctrl0/cache1/_stallreq_i_1/O
                         net (fo=6, routed)           0.341     3.784    cpu0/mem_ctrl0/cache1/status_if_reg[1]
    SLICE_X24Y127        LUT5 (Prop_lut5_I2_O)        0.124     3.908 r  cpu0/mem_ctrl0/cache1/npc[4]_i_2/O
                         net (fo=1, routed)           0.481     4.389    cpu0/id_ex0/DI[0]
    SLICE_X22Y127        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.896 r  cpu0/id_ex0/npc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.896    cpu0/id_ex0/npc_reg[4]_i_1_n_0
    SLICE_X22Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.010 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.010    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X22Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.124 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.124    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X22Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.238 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.238    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X22Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.352 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.352    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X22Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.466 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.466    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X22Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.580 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.580    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X22Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.914 r  cpu0/id_ex0/npc_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     5.914    cpu0/pc_reg0/D[30]
    SLICE_X22Y134        FDRE                                         r  cpu0/pc_reg0/npc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.607     2.498    cpu0/pc_reg0/clk_out6
    SLICE_X22Y134        FDRE                                         r  cpu0/pc_reg0/npc_reg[30]/C
                         clock pessimism             -0.406     2.092    
                         clock uncertainty           -0.060     2.032    
    SLICE_X22Y134        FDRE (Setup_fdre_C_D)        0.062     2.094    cpu0/pc_reg0/npc_reg[30]
  -------------------------------------------------------------------
                         required time                          2.094    
                         arrival time                          -5.914    
  -------------------------------------------------------------------
                         slack                                 -3.820    

Slack (VIOLATED) :        -3.763ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[9]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.393ns  (logic 1.836ns (24.834%)  route 5.557ns (75.166%))
  Logic Levels:           8  (CARRY4=3 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 2.265 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.034ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.735    -2.034    cpu0/id_ex0/clk_out6
    SLICE_X25Y138        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[9]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y138        FDRE (Prop_fdre_C_Q)         0.456    -1.578 r  cpu0/id_ex0/ex_reg1_reg[9]_replica_1/Q
                         net (fo=4, routed)           0.970    -0.607    cpu0/id_ex0/ex_reg1[9]_repN_1
    SLICE_X28Y137        LUT4 (Prop_lut4_I0_O)        0.124    -0.483 r  cpu0/id_ex0/_jmp_enable_i_90/O
                         net (fo=1, routed)           0.000    -0.483    cpu0/id_ex0/_jmp_enable_i_90_n_0
    SLICE_X28Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.049 r  cpu0/id_ex0/_jmp_enable_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     0.049    cpu0/id_ex0/_jmp_enable_reg_i_45_n_0
    SLICE_X28Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.163 r  cpu0/id_ex0/_jmp_enable_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.163    cpu0/id_ex0/_jmp_enable_reg_i_10_n_0
    SLICE_X28Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.277 f  cpu0/id_ex0/_jmp_enable_reg_i_5/CO[3]
                         net (fo=3, routed)           1.567     1.844    cpu0/id_ex0/_jmp_enable_reg_i_5_n_0
    SLICE_X21Y134        LUT5 (Prop_lut5_I1_O)        0.124     1.968 f  cpu0/id_ex0/_jmp_enable_i_3/O
                         net (fo=1, routed)           0.404     2.372    cpu0/id_ex0/_jmp_enable_i_3_n_0
    SLICE_X21Y133        LUT5 (Prop_lut5_I2_O)        0.124     2.496 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=87, routed)          0.478     2.974    cpu0/id_ex0/jmp_enable
    SLICE_X20Y133        LUT4 (Prop_lut4_I1_O)        0.124     3.098 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=113, routed)         1.431     4.529    cpu0/if_id0/ex_width_reg[0]
    SLICE_X26Y144        LUT4 (Prop_lut4_I3_O)        0.124     4.653 r  cpu0/if_id0/ex_reg1[12]_i_1/O
                         net (fo=1, routed)           0.706     5.360    cpu0/id_ex0/ex_reg1_reg[31]_0[11]
    SLICE_X25Y143        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          1.612     2.265    cpu0/id_ex0/clk_out6_repN_alias
    SLICE_X25Y143        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[12]/C
                         clock pessimism             -0.505     1.760    
                         clock uncertainty           -0.060     1.700    
    SLICE_X25Y143        FDRE (Setup_fdre_C_D)       -0.103     1.597    cpu0/id_ex0/ex_reg1_reg[12]
  -------------------------------------------------------------------
                         required time                          1.597    
                         arrival time                          -5.360    
  -------------------------------------------------------------------
                         slack                                 -3.763    

Slack (VIOLATED) :        -3.730ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.978ns  (logic 3.682ns (46.152%)  route 4.296ns (53.848%))
  Logic Levels:           17  (CARRY4=9 LUT2=2 LUT6=6)
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 2.500 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          1.736    -2.283    cpu0/id_ex0/clk_out6_repN_alias
    SLICE_X24Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/id_ex0/ex_reg1_reg[0]_replica/Q
                         net (fo=8, routed)           0.627    -1.200    cpu0/id_ex0/ex_reg1[0]_repN
    SLICE_X27Y138        LUT2 (Prop_lut2_I0_O)        0.124    -1.076 r  cpu0/id_ex0/mem_rd_data[2]_i_24/O
                         net (fo=1, routed)           0.000    -1.076    cpu0/id_ex0/mem_rd_data[2]_i_24_n_0
    SLICE_X27Y138        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    -0.652 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_11/O[1]
                         net (fo=1, routed)           1.005     0.353    cpu0/id_ex0/ex0/data3[1]
    SLICE_X24Y135        LUT6 (Prop_lut6_I0_O)        0.303     0.656 r  cpu0/id_ex0/mem_rd_data[1]_i_7/O
                         net (fo=1, routed)           0.811     1.467    cpu0/id_ex0/mem_rd_data[1]_i_7_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I3_O)        0.124     1.591 f  cpu0/id_ex0/mem_rd_data[1]_i_3/O
                         net (fo=2, routed)           0.173     1.765    cpu0/id_ex0/mem_rd_data[1]_i_3_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I0_O)        0.124     1.889 r  cpu0/id_ex0/i_1_LOPT_REMAP_1/O
                         net (fo=1, routed)           0.294     2.183    cpu0/id_ex0/i_1/O_n_1
    SLICE_X22Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.307 r  cpu0/id_ex0/i_0_LOPT_REMAP_1/O
                         net (fo=3, routed)           0.526     2.833    cpu0/if_id0/ex_rd_data[0]
    SLICE_X30Y135        LUT6 (Prop_lut6_I4_O)        0.124     2.957 r  cpu0/if_id0/ex_reg1[1]_i_2/O
                         net (fo=2, routed)           0.411     3.368    cpu0/if_id0/id_reg1[1]
    SLICE_X33Y136        LUT2 (Prop_lut2_I0_O)        0.124     3.492 r  cpu0/if_id0/ex_jmp_addr[3]_i_10/O
                         net (fo=1, routed)           0.000     3.492    cpu0/if_id0/ex_jmp_addr[3]_i_10_n_0
    SLICE_X33Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.042 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.042    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X33Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.156 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.156    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X33Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.270 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.270    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X33Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.384 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.384    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.498 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.498    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.612 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.612    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.726 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.726    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.948 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[0]
                         net (fo=1, routed)           0.448     5.397    cpu0/if_id0/id0/jmp_addr1[28]
    SLICE_X31Y146        LUT6 (Prop_lut6_I3_O)        0.299     5.696 r  cpu0/if_id0/ex_jmp_addr[28]_i_1/O
                         net (fo=1, routed)           0.000     5.696    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[28]
    SLICE_X31Y146        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.609     2.500    cpu0/id_ex0/clk_out6
    SLICE_X31Y146        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[28]/C
                         clock pessimism             -0.505     1.995    
                         clock uncertainty           -0.060     1.935    
    SLICE_X31Y146        FDRE (Setup_fdre_C_D)        0.031     1.966    cpu0/id_ex0/ex_jmp_addr_reg[28]
  -------------------------------------------------------------------
                         required time                          1.966    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                 -3.730    

Slack (VIOLATED) :        -3.725ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/pc_reg0/npc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.868ns  (logic 3.543ns (45.028%)  route 4.325ns (54.972%))
  Logic Levels:           17  (CARRY4=8 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 2.498 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.050ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.719    -2.050    cpu0/pc_reg0/clk_out6
    SLICE_X21Y124        FDRE                                         r  cpu0/pc_reg0/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.594 r  cpu0/pc_reg0/pc_reg[2]/Q
                         net (fo=144, routed)         1.515    -0.079    cpu0/mem_ctrl0/cache0/id_inst[31]_i_4_0[0]
    SLICE_X24Y128        LUT6 (Prop_lut6_I4_O)        0.124     0.045 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_68/O
                         net (fo=1, routed)           0.000     0.045    cpu0/mem_ctrl0/cache0/_inst[31]_i_68_n_0
    SLICE_X24Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     0.262 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_32/O
                         net (fo=1, routed)           0.000     0.262    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_32_n_0
    SLICE_X24Y128        MUXF8 (Prop_muxf8_I1_O)      0.094     0.356 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_14/O
                         net (fo=1, routed)           0.869     1.226    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_14_n_0
    SLICE_X24Y125        LUT6 (Prop_lut6_I1_O)        0.316     1.542 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_9/O
                         net (fo=1, routed)           0.000     1.542    cpu0/mem_ctrl0/cache0/_inst[31]_i_9_n_0
    SLICE_X24Y125        MUXF7 (Prop_muxf7_I0_O)      0.238     1.780 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_6/O
                         net (fo=1, routed)           0.000     1.780    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_6_n_0
    SLICE_X24Y125        MUXF8 (Prop_muxf8_I0_O)      0.104     1.884 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.907     2.791    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X24Y129        LUT5 (Prop_lut5_I3_O)        0.316     3.107 f  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=37, routed)          0.212     3.318    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X24Y129        LUT6 (Prop_lut6_I0_O)        0.124     3.442 f  cpu0/mem_ctrl0/cache1/_stallreq_i_1/O
                         net (fo=6, routed)           0.341     3.784    cpu0/mem_ctrl0/cache1/status_if_reg[1]
    SLICE_X24Y127        LUT5 (Prop_lut5_I2_O)        0.124     3.908 r  cpu0/mem_ctrl0/cache1/npc[4]_i_2/O
                         net (fo=1, routed)           0.481     4.389    cpu0/id_ex0/DI[0]
    SLICE_X22Y127        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.896 r  cpu0/id_ex0/npc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.896    cpu0/id_ex0/npc_reg[4]_i_1_n_0
    SLICE_X22Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.010 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.010    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X22Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.124 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.124    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X22Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.238 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.238    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X22Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.352 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.352    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X22Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.466 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.466    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X22Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.580 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.580    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X22Y134        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.819 r  cpu0/id_ex0/npc_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     5.819    cpu0/pc_reg0/D[31]
    SLICE_X22Y134        FDRE                                         r  cpu0/pc_reg0/npc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.607     2.498    cpu0/pc_reg0/clk_out6
    SLICE_X22Y134        FDRE                                         r  cpu0/pc_reg0/npc_reg[31]/C
                         clock pessimism             -0.406     2.092    
                         clock uncertainty           -0.060     2.032    
    SLICE_X22Y134        FDRE (Setup_fdre_C_D)        0.062     2.094    cpu0/pc_reg0/npc_reg[31]
  -------------------------------------------------------------------
                         required time                          2.094    
                         arrival time                          -5.819    
  -------------------------------------------------------------------
                         slack                                 -3.725    

Slack (VIOLATED) :        -3.717ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.966ns  (logic 3.684ns (46.248%)  route 4.282ns (53.752%))
  Logic Levels:           16  (CARRY4=8 LUT2=2 LUT6=6)
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.667ns = ( 2.499 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          1.736    -2.283    cpu0/id_ex0/clk_out6_repN_alias
    SLICE_X24Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/id_ex0/ex_reg1_reg[0]_replica/Q
                         net (fo=8, routed)           0.627    -1.200    cpu0/id_ex0/ex_reg1[0]_repN
    SLICE_X27Y138        LUT2 (Prop_lut2_I0_O)        0.124    -1.076 r  cpu0/id_ex0/mem_rd_data[2]_i_24/O
                         net (fo=1, routed)           0.000    -1.076    cpu0/id_ex0/mem_rd_data[2]_i_24_n_0
    SLICE_X27Y138        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    -0.652 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_11/O[1]
                         net (fo=1, routed)           1.005     0.353    cpu0/id_ex0/ex0/data3[1]
    SLICE_X24Y135        LUT6 (Prop_lut6_I0_O)        0.303     0.656 r  cpu0/id_ex0/mem_rd_data[1]_i_7/O
                         net (fo=1, routed)           0.811     1.467    cpu0/id_ex0/mem_rd_data[1]_i_7_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I3_O)        0.124     1.591 f  cpu0/id_ex0/mem_rd_data[1]_i_3/O
                         net (fo=2, routed)           0.173     1.765    cpu0/id_ex0/mem_rd_data[1]_i_3_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I0_O)        0.124     1.889 r  cpu0/id_ex0/i_1_LOPT_REMAP_1/O
                         net (fo=1, routed)           0.294     2.183    cpu0/id_ex0/i_1/O_n_1
    SLICE_X22Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.307 r  cpu0/id_ex0/i_0_LOPT_REMAP_1/O
                         net (fo=3, routed)           0.526     2.833    cpu0/if_id0/ex_rd_data[0]
    SLICE_X30Y135        LUT6 (Prop_lut6_I4_O)        0.124     2.957 r  cpu0/if_id0/ex_reg1[1]_i_2/O
                         net (fo=2, routed)           0.411     3.368    cpu0/if_id0/id_reg1[1]
    SLICE_X33Y136        LUT2 (Prop_lut2_I0_O)        0.124     3.492 r  cpu0/if_id0/ex_jmp_addr[3]_i_10/O
                         net (fo=1, routed)           0.000     3.492    cpu0/if_id0/ex_jmp_addr[3]_i_10_n_0
    SLICE_X33Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.042 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.042    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X33Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.156 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.156    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X33Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.270 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.270    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X33Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.384 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.384    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.498 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.498    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.612 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.612    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.946 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/O[1]
                         net (fo=1, routed)           0.434     5.380    cpu0/if_id0/id0/jmp_addr1[25]
    SLICE_X31Y142        LUT6 (Prop_lut6_I3_O)        0.303     5.683 r  cpu0/if_id0/ex_jmp_addr[25]_i_1/O
                         net (fo=1, routed)           0.000     5.683    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[25]
    SLICE_X31Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.608     2.499    cpu0/id_ex0/clk_out6
    SLICE_X31Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[25]/C
                         clock pessimism             -0.505     1.994    
                         clock uncertainty           -0.060     1.934    
    SLICE_X31Y142        FDRE (Setup_fdre_C_D)        0.032     1.966    cpu0/id_ex0/ex_jmp_addr_reg[25]
  -------------------------------------------------------------------
                         required time                          1.966    
                         arrival time                          -5.683    
  -------------------------------------------------------------------
                         slack                                 -3.717    

Slack (VIOLATED) :        -3.716ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.962ns  (logic 3.702ns (46.498%)  route 4.260ns (53.502%))
  Logic Levels:           17  (CARRY4=9 LUT2=2 LUT6=6)
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.667ns = ( 2.499 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          1.736    -2.283    cpu0/id_ex0/clk_out6_repN_alias
    SLICE_X24Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/id_ex0/ex_reg1_reg[0]_replica/Q
                         net (fo=8, routed)           0.627    -1.200    cpu0/id_ex0/ex_reg1[0]_repN
    SLICE_X27Y138        LUT2 (Prop_lut2_I0_O)        0.124    -1.076 r  cpu0/id_ex0/mem_rd_data[2]_i_24/O
                         net (fo=1, routed)           0.000    -1.076    cpu0/id_ex0/mem_rd_data[2]_i_24_n_0
    SLICE_X27Y138        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    -0.652 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_11/O[1]
                         net (fo=1, routed)           1.005     0.353    cpu0/id_ex0/ex0/data3[1]
    SLICE_X24Y135        LUT6 (Prop_lut6_I0_O)        0.303     0.656 r  cpu0/id_ex0/mem_rd_data[1]_i_7/O
                         net (fo=1, routed)           0.811     1.467    cpu0/id_ex0/mem_rd_data[1]_i_7_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I3_O)        0.124     1.591 f  cpu0/id_ex0/mem_rd_data[1]_i_3/O
                         net (fo=2, routed)           0.173     1.765    cpu0/id_ex0/mem_rd_data[1]_i_3_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I0_O)        0.124     1.889 r  cpu0/id_ex0/i_1_LOPT_REMAP_1/O
                         net (fo=1, routed)           0.294     2.183    cpu0/id_ex0/i_1/O_n_1
    SLICE_X22Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.307 r  cpu0/id_ex0/i_0_LOPT_REMAP_1/O
                         net (fo=3, routed)           0.526     2.833    cpu0/if_id0/ex_rd_data[0]
    SLICE_X30Y135        LUT6 (Prop_lut6_I4_O)        0.124     2.957 r  cpu0/if_id0/ex_reg1[1]_i_2/O
                         net (fo=2, routed)           0.411     3.368    cpu0/if_id0/id_reg1[1]
    SLICE_X33Y136        LUT2 (Prop_lut2_I0_O)        0.124     3.492 r  cpu0/if_id0/ex_jmp_addr[3]_i_10/O
                         net (fo=1, routed)           0.000     3.492    cpu0/if_id0/ex_jmp_addr[3]_i_10_n_0
    SLICE_X33Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.042 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.042    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X33Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.156 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.156    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X33Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.270 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.270    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X33Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.384 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.384    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.498 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.498    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.612 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.612    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.726 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.726    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.965 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[2]
                         net (fo=1, routed)           0.412     5.377    cpu0/if_id0/id0/jmp_addr1[30]
    SLICE_X31Y142        LUT6 (Prop_lut6_I3_O)        0.302     5.679 r  cpu0/if_id0/ex_jmp_addr[30]_i_1/O
                         net (fo=1, routed)           0.000     5.679    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[30]
    SLICE_X31Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.608     2.499    cpu0/id_ex0/clk_out6
    SLICE_X31Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[30]/C
                         clock pessimism             -0.505     1.994    
                         clock uncertainty           -0.060     1.934    
    SLICE_X31Y142        FDRE (Setup_fdre_C_D)        0.029     1.963    cpu0/id_ex0/ex_jmp_addr_reg[30]
  -------------------------------------------------------------------
                         required time                          1.963    
                         arrival time                          -5.679    
  -------------------------------------------------------------------
                         slack                                 -3.716    

Slack (VIOLATED) :        -3.709ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/pc_reg0/npc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.852ns  (logic 3.527ns (44.916%)  route 4.325ns (55.084%))
  Logic Levels:           17  (CARRY4=8 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 2.498 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.050ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.719    -2.050    cpu0/pc_reg0/clk_out6
    SLICE_X21Y124        FDRE                                         r  cpu0/pc_reg0/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.594 r  cpu0/pc_reg0/pc_reg[2]/Q
                         net (fo=144, routed)         1.515    -0.079    cpu0/mem_ctrl0/cache0/id_inst[31]_i_4_0[0]
    SLICE_X24Y128        LUT6 (Prop_lut6_I4_O)        0.124     0.045 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_68/O
                         net (fo=1, routed)           0.000     0.045    cpu0/mem_ctrl0/cache0/_inst[31]_i_68_n_0
    SLICE_X24Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     0.262 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_32/O
                         net (fo=1, routed)           0.000     0.262    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_32_n_0
    SLICE_X24Y128        MUXF8 (Prop_muxf8_I1_O)      0.094     0.356 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_14/O
                         net (fo=1, routed)           0.869     1.226    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_14_n_0
    SLICE_X24Y125        LUT6 (Prop_lut6_I1_O)        0.316     1.542 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_9/O
                         net (fo=1, routed)           0.000     1.542    cpu0/mem_ctrl0/cache0/_inst[31]_i_9_n_0
    SLICE_X24Y125        MUXF7 (Prop_muxf7_I0_O)      0.238     1.780 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_6/O
                         net (fo=1, routed)           0.000     1.780    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_6_n_0
    SLICE_X24Y125        MUXF8 (Prop_muxf8_I0_O)      0.104     1.884 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.907     2.791    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X24Y129        LUT5 (Prop_lut5_I3_O)        0.316     3.107 f  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=37, routed)          0.212     3.318    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X24Y129        LUT6 (Prop_lut6_I0_O)        0.124     3.442 f  cpu0/mem_ctrl0/cache1/_stallreq_i_1/O
                         net (fo=6, routed)           0.341     3.784    cpu0/mem_ctrl0/cache1/status_if_reg[1]
    SLICE_X24Y127        LUT5 (Prop_lut5_I2_O)        0.124     3.908 r  cpu0/mem_ctrl0/cache1/npc[4]_i_2/O
                         net (fo=1, routed)           0.481     4.389    cpu0/id_ex0/DI[0]
    SLICE_X22Y127        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.896 r  cpu0/id_ex0/npc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.896    cpu0/id_ex0/npc_reg[4]_i_1_n_0
    SLICE_X22Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.010 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.010    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X22Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.124 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.124    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X22Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.238 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.238    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X22Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.352 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.352    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X22Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.466 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.466    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X22Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.580 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.580    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X22Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.803 r  cpu0/id_ex0/npc_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     5.803    cpu0/pc_reg0/D[29]
    SLICE_X22Y134        FDRE                                         r  cpu0/pc_reg0/npc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.607     2.498    cpu0/pc_reg0/clk_out6
    SLICE_X22Y134        FDRE                                         r  cpu0/pc_reg0/npc_reg[29]/C
                         clock pessimism             -0.406     2.092    
                         clock uncertainty           -0.060     2.032    
    SLICE_X22Y134        FDRE (Setup_fdre_C_D)        0.062     2.094    cpu0/pc_reg0/npc_reg[29]
  -------------------------------------------------------------------
                         required time                          2.094    
                         arrival time                          -5.803    
  -------------------------------------------------------------------
                         slack                                 -3.709    

Slack (VIOLATED) :        -3.708ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.959ns  (logic 3.324ns (41.763%)  route 4.635ns (58.238%))
  Logic Levels:           13  (CARRY4=5 LUT2=2 LUT6=6)
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns = ( 2.503 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          1.736    -2.283    cpu0/id_ex0/clk_out6_repN_alias
    SLICE_X24Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/id_ex0/ex_reg1_reg[0]_replica/Q
                         net (fo=8, routed)           0.627    -1.200    cpu0/id_ex0/ex_reg1[0]_repN
    SLICE_X27Y138        LUT2 (Prop_lut2_I0_O)        0.124    -1.076 r  cpu0/id_ex0/mem_rd_data[2]_i_24/O
                         net (fo=1, routed)           0.000    -1.076    cpu0/id_ex0/mem_rd_data[2]_i_24_n_0
    SLICE_X27Y138        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    -0.652 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_11/O[1]
                         net (fo=1, routed)           1.005     0.353    cpu0/id_ex0/ex0/data3[1]
    SLICE_X24Y135        LUT6 (Prop_lut6_I0_O)        0.303     0.656 r  cpu0/id_ex0/mem_rd_data[1]_i_7/O
                         net (fo=1, routed)           0.811     1.467    cpu0/id_ex0/mem_rd_data[1]_i_7_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I3_O)        0.124     1.591 f  cpu0/id_ex0/mem_rd_data[1]_i_3/O
                         net (fo=2, routed)           0.173     1.765    cpu0/id_ex0/mem_rd_data[1]_i_3_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I0_O)        0.124     1.889 r  cpu0/id_ex0/i_1_LOPT_REMAP_1/O
                         net (fo=1, routed)           0.294     2.183    cpu0/id_ex0/i_1/O_n_1
    SLICE_X22Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.307 r  cpu0/id_ex0/i_0_LOPT_REMAP_1/O
                         net (fo=3, routed)           0.526     2.833    cpu0/if_id0/ex_rd_data[0]
    SLICE_X30Y135        LUT6 (Prop_lut6_I4_O)        0.124     2.957 r  cpu0/if_id0/ex_reg1[1]_i_2/O
                         net (fo=2, routed)           0.411     3.368    cpu0/if_id0/id_reg1[1]
    SLICE_X33Y136        LUT2 (Prop_lut2_I0_O)        0.124     3.492 r  cpu0/if_id0/ex_jmp_addr[3]_i_10/O
                         net (fo=1, routed)           0.000     3.492    cpu0/if_id0/ex_jmp_addr[3]_i_10_n_0
    SLICE_X33Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.042 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.042    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X33Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.156 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.156    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X33Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.270 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.270    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X33Y139        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.583 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/O[3]
                         net (fo=1, routed)           0.787     5.371    cpu0/if_id0/id0/jmp_addr1[15]
    SLICE_X21Y142        LUT6 (Prop_lut6_I3_O)        0.306     5.677 r  cpu0/if_id0/ex_jmp_addr[15]_i_1/O
                         net (fo=1, routed)           0.000     5.677    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[15]
    SLICE_X21Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.612     2.503    cpu0/id_ex0/clk_out6
    SLICE_X21Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[15]/C
                         clock pessimism             -0.505     1.998    
                         clock uncertainty           -0.060     1.938    
    SLICE_X21Y142        FDRE (Setup_fdre_C_D)        0.031     1.969    cpu0/id_ex0/ex_jmp_addr_reg[15]
  -------------------------------------------------------------------
                         required time                          1.969    
                         arrival time                          -5.677    
  -------------------------------------------------------------------
                         slack                                 -3.708    

Slack (VIOLATED) :        -3.707ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/pc_reg0/npc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.849ns  (logic 3.524ns (44.895%)  route 4.325ns (55.105%))
  Logic Levels:           16  (CARRY4=7 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.669ns = ( 2.497 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.050ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.719    -2.050    cpu0/pc_reg0/clk_out6
    SLICE_X21Y124        FDRE                                         r  cpu0/pc_reg0/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.594 r  cpu0/pc_reg0/pc_reg[2]/Q
                         net (fo=144, routed)         1.515    -0.079    cpu0/mem_ctrl0/cache0/id_inst[31]_i_4_0[0]
    SLICE_X24Y128        LUT6 (Prop_lut6_I4_O)        0.124     0.045 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_68/O
                         net (fo=1, routed)           0.000     0.045    cpu0/mem_ctrl0/cache0/_inst[31]_i_68_n_0
    SLICE_X24Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     0.262 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_32/O
                         net (fo=1, routed)           0.000     0.262    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_32_n_0
    SLICE_X24Y128        MUXF8 (Prop_muxf8_I1_O)      0.094     0.356 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_14/O
                         net (fo=1, routed)           0.869     1.226    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_14_n_0
    SLICE_X24Y125        LUT6 (Prop_lut6_I1_O)        0.316     1.542 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_9/O
                         net (fo=1, routed)           0.000     1.542    cpu0/mem_ctrl0/cache0/_inst[31]_i_9_n_0
    SLICE_X24Y125        MUXF7 (Prop_muxf7_I0_O)      0.238     1.780 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_6/O
                         net (fo=1, routed)           0.000     1.780    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_6_n_0
    SLICE_X24Y125        MUXF8 (Prop_muxf8_I0_O)      0.104     1.884 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.907     2.791    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X24Y129        LUT5 (Prop_lut5_I3_O)        0.316     3.107 f  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=37, routed)          0.212     3.318    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X24Y129        LUT6 (Prop_lut6_I0_O)        0.124     3.442 f  cpu0/mem_ctrl0/cache1/_stallreq_i_1/O
                         net (fo=6, routed)           0.341     3.784    cpu0/mem_ctrl0/cache1/status_if_reg[1]
    SLICE_X24Y127        LUT5 (Prop_lut5_I2_O)        0.124     3.908 r  cpu0/mem_ctrl0/cache1/npc[4]_i_2/O
                         net (fo=1, routed)           0.481     4.389    cpu0/id_ex0/DI[0]
    SLICE_X22Y127        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.896 r  cpu0/id_ex0/npc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.896    cpu0/id_ex0/npc_reg[4]_i_1_n_0
    SLICE_X22Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.010 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.010    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X22Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.124 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.124    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X22Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.238 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.238    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X22Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.352 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.352    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X22Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.466 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.466    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X22Y133        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.800 r  cpu0/id_ex0/npc_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.800    cpu0/pc_reg0/D[26]
    SLICE_X22Y133        FDRE                                         r  cpu0/pc_reg0/npc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.606     2.497    cpu0/pc_reg0/clk_out6
    SLICE_X22Y133        FDRE                                         r  cpu0/pc_reg0/npc_reg[26]/C
                         clock pessimism             -0.406     2.091    
                         clock uncertainty           -0.060     2.031    
    SLICE_X22Y133        FDRE (Setup_fdre_C_D)        0.062     2.093    cpu0/pc_reg0/npc_reg[26]
  -------------------------------------------------------------------
                         required time                          2.093    
                         arrival time                          -5.800    
  -------------------------------------------------------------------
                         slack                                 -3.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.567%)  route 0.279ns (66.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.642    -0.419    hci0/io_in_fifo/clk_out6
    SLICE_X35Y103        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.279     0.001    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.917    -0.176    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMA/CLK
                         clock pessimism             -0.226    -0.402    
    SLICE_X34Y101        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.092    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.567%)  route 0.279ns (66.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.642    -0.419    hci0/io_in_fifo/clk_out6
    SLICE_X35Y103        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.279     0.001    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.917    -0.176    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMB/CLK
                         clock pessimism             -0.226    -0.402    
    SLICE_X34Y101        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.092    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.567%)  route 0.279ns (66.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.642    -0.419    hci0/io_in_fifo/clk_out6
    SLICE_X35Y103        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.279     0.001    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.917    -0.176    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMC/CLK
                         clock pessimism             -0.226    -0.402    
    SLICE_X34Y101        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.092    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.567%)  route 0.279ns (66.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.642    -0.419    hci0/io_in_fifo/clk_out6
    SLICE_X35Y103        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.279     0.001    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.917    -0.176    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMD/CLK
                         clock pessimism             -0.226    -0.402    
    SLICE_X34Y101        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.092    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.749%)  route 0.214ns (60.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.647    -0.414    hci0/uart_blk/uart_tx_fifo/clk_out6
    SLICE_X13Y100        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.273 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.214    -0.059    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/ADDRD3
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.921    -0.172    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/WCLK
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMA/CLK
                         clock pessimism             -0.226    -0.398    
    SLICE_X12Y101        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.158    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.749%)  route 0.214ns (60.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.647    -0.414    hci0/uart_blk/uart_tx_fifo/clk_out6
    SLICE_X13Y100        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.273 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.214    -0.059    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/ADDRD3
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.921    -0.172    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/WCLK
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMB/CLK
                         clock pessimism             -0.226    -0.398    
    SLICE_X12Y101        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.158    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.749%)  route 0.214ns (60.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.647    -0.414    hci0/uart_blk/uart_tx_fifo/clk_out6
    SLICE_X13Y100        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.273 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.214    -0.059    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/ADDRD3
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.921    -0.172    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/WCLK
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMC/CLK
                         clock pessimism             -0.226    -0.398    
    SLICE_X12Y101        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.158    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.749%)  route 0.214ns (60.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.647    -0.414    hci0/uart_blk/uart_tx_fifo/clk_out6
    SLICE_X13Y100        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.273 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.214    -0.059    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/ADDRD3
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.921    -0.172    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/WCLK
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMD/CLK
                         clock pessimism             -0.226    -0.398    
    SLICE_X12Y101        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.158    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 hci0/q_cpu_cycle_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/q_cpu_cycle_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.433ns (77.980%)  route 0.122ns (22.020%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.562    -0.499    hci0/clk_out6
    SLICE_X29Y97         FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  hci0/q_cpu_cycle_cnt_reg[14]/Q
                         net (fo=2, routed)           0.122    -0.237    hci0/data2[6]
    SLICE_X29Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.077 r  hci0/q_cpu_cycle_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.077    hci0/q_cpu_cycle_cnt_reg[12]_i_1_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.038 r  hci0/q_cpu_cycle_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.038    hci0/q_cpu_cycle_cnt_reg[16]_i_1_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.001 r  hci0/q_cpu_cycle_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.002    hci0/q_cpu_cycle_cnt_reg[20]_i_1_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.056 r  hci0/q_cpu_cycle_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.056    hci0/q_cpu_cycle_cnt_reg[24]_i_1_n_7
    SLICE_X29Y100        FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.918    -0.175    hci0/clk_out6
    SLICE_X29Y100        FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[24]/C
                         clock pessimism              0.027    -0.148    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105    -0.043    hci0/q_cpu_cycle_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          0.043    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 hci0/q_cpu_cycle_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/q_cpu_cycle_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.444ns (78.408%)  route 0.122ns (21.592%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.562    -0.499    hci0/clk_out6
    SLICE_X29Y97         FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  hci0/q_cpu_cycle_cnt_reg[14]/Q
                         net (fo=2, routed)           0.122    -0.237    hci0/data2[6]
    SLICE_X29Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.077 r  hci0/q_cpu_cycle_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.077    hci0/q_cpu_cycle_cnt_reg[12]_i_1_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.038 r  hci0/q_cpu_cycle_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.038    hci0/q_cpu_cycle_cnt_reg[16]_i_1_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.001 r  hci0/q_cpu_cycle_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.002    hci0/q_cpu_cycle_cnt_reg[20]_i_1_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.067 r  hci0/q_cpu_cycle_cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.067    hci0/q_cpu_cycle_cnt_reg[24]_i_1_n_5
    SLICE_X29Y100        FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.918    -0.175    hci0/clk_out6
    SLICE_X29Y100        FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[26]/C
                         clock pessimism              0.027    -0.148    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105    -0.043    hci0/q_cpu_cycle_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          0.043    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out6_clk_wiz_0_1
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { clk_inst/inst/plle2_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X1Y16    ram0/ram_bram/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X0Y18    ram0/ram_bram/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X1Y17    ram0/ram_bram/ram_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X0Y19    ram0/ram_bram/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X2Y18    ram0/ram_bram/ram_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X0Y20    ram0/ram_bram/ram_reg_2_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X2Y19    ram0/ram_bram/ram_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X0Y21    ram0/ram_bram/ram_reg_3_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X2Y14    ram0/ram_bram/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         4.167       1.275      RAMB36_X0Y12    ram0/ram_bram/ram_reg_0_7/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT5   n/a            160.000       4.167       155.833    PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKOUT5
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X38Y100   hci0/io_in_fifo/q_data_array_reg_448_511_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X38Y100   hci0/io_in_fifo/q_data_array_reg_448_511_6_6/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X38Y100   hci0/io_in_fifo/q_data_array_reg_448_511_7_7/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X38Y100   hci0/io_in_fifo/q_data_array_reg_448_511_7_7/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X30Y104   hci0/io_in_fifo/q_data_array_reg_512_575_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X30Y104   hci0/io_in_fifo/q_data_array_reg_512_575_6_6/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X30Y104   hci0/io_in_fifo/q_data_array_reg_512_575_7_7/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X30Y104   hci0/io_in_fifo/q_data_array_reg_512_575_7_7/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X34Y112   hci0/io_in_fifo/q_data_array_reg_640_703_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X34Y112   hci0/io_in_fifo/q_data_array_reg_640_703_0_2/RAMB/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.083       0.833      SLICE_X12Y129   cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.083       0.833      SLICE_X12Y129   cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.083       0.833      SLICE_X12Y129   cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.083       0.833      SLICE_X12Y129   cpu0/mem_ctrl0/cache0/tag_reg_0_255_1_1/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.083       0.833      SLICE_X12Y128   cpu0/mem_ctrl0/cache0/tag_reg_0_255_2_2/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         2.083       0.833      SLICE_X12Y128   cpu0/mem_ctrl0/cache0/tag_reg_0_255_2_2/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         2.083       0.833      SLICE_X12Y128   cpu0/mem_ctrl0/cache0/tag_reg_0_255_2_2/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         2.083       0.833      SLICE_X12Y128   cpu0/mem_ctrl0/cache0/tag_reg_0_255_2_2/RAMS64E_B/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X38Y103   hci0/io_in_fifo/q_data_array_reg_384_447_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         2.083       0.833      SLICE_X38Y103   hci0/io_in_fifo/q_data_array_reg_384_447_7_7/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   clk_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out6_clk_wiz_0_1
  To Clock:  clk_out6_clk_wiz_0

Setup :         3210  Failing Endpoints,  Worst Slack       -3.852ns,  Total Violation    -3105.499ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.852ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.148ns  (logic 3.798ns (46.610%)  route 4.350ns (53.390%))
  Logic Levels:           17  (CARRY4=9 LUT2=2 LUT6=6)
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.667ns = ( 2.499 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          1.736    -2.283    cpu0/id_ex0/clk_out6_repN_alias
    SLICE_X24Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/id_ex0/ex_reg1_reg[0]_replica/Q
                         net (fo=8, routed)           0.627    -1.200    cpu0/id_ex0/ex_reg1[0]_repN
    SLICE_X27Y138        LUT2 (Prop_lut2_I0_O)        0.124    -1.076 r  cpu0/id_ex0/mem_rd_data[2]_i_24/O
                         net (fo=1, routed)           0.000    -1.076    cpu0/id_ex0/mem_rd_data[2]_i_24_n_0
    SLICE_X27Y138        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    -0.652 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_11/O[1]
                         net (fo=1, routed)           1.005     0.353    cpu0/id_ex0/ex0/data3[1]
    SLICE_X24Y135        LUT6 (Prop_lut6_I0_O)        0.303     0.656 r  cpu0/id_ex0/mem_rd_data[1]_i_7/O
                         net (fo=1, routed)           0.811     1.467    cpu0/id_ex0/mem_rd_data[1]_i_7_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I3_O)        0.124     1.591 f  cpu0/id_ex0/mem_rd_data[1]_i_3/O
                         net (fo=2, routed)           0.173     1.765    cpu0/id_ex0/mem_rd_data[1]_i_3_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I0_O)        0.124     1.889 r  cpu0/id_ex0/i_1_LOPT_REMAP_1/O
                         net (fo=1, routed)           0.294     2.183    cpu0/id_ex0/i_1/O_n_1
    SLICE_X22Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.307 r  cpu0/id_ex0/i_0_LOPT_REMAP_1/O
                         net (fo=3, routed)           0.526     2.833    cpu0/if_id0/ex_rd_data[0]
    SLICE_X30Y135        LUT6 (Prop_lut6_I4_O)        0.124     2.957 r  cpu0/if_id0/ex_reg1[1]_i_2/O
                         net (fo=2, routed)           0.411     3.368    cpu0/if_id0/id_reg1[1]
    SLICE_X33Y136        LUT2 (Prop_lut2_I0_O)        0.124     3.492 r  cpu0/if_id0/ex_jmp_addr[3]_i_10/O
                         net (fo=1, routed)           0.000     3.492    cpu0/if_id0/ex_jmp_addr[3]_i_10_n_0
    SLICE_X33Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.042 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.042    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X33Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.156 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.156    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X33Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.270 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.270    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X33Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.384 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.384    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.498 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.498    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.612 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.612    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.726 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.726    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.060 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.502     5.563    cpu0/if_id0/id0/jmp_addr1[29]
    SLICE_X30Y142        LUT6 (Prop_lut6_I3_O)        0.303     5.866 r  cpu0/if_id0/ex_jmp_addr[29]_i_1/O
                         net (fo=1, routed)           0.000     5.866    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[29]
    SLICE_X30Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.608     2.499    cpu0/id_ex0/clk_out6
    SLICE_X30Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/C
                         clock pessimism             -0.505     1.994    
                         clock uncertainty           -0.061     1.933    
    SLICE_X30Y142        FDRE (Setup_fdre_C_D)        0.081     2.014    cpu0/id_ex0/ex_jmp_addr_reg[29]
  -------------------------------------------------------------------
                         required time                          2.014    
                         arrival time                          -5.866    
  -------------------------------------------------------------------
                         slack                                 -3.852    

Slack (VIOLATED) :        -3.821ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/pc_reg0/npc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.963ns  (logic 3.638ns (45.684%)  route 4.325ns (54.316%))
  Logic Levels:           17  (CARRY4=8 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 2.498 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.050ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.719    -2.050    cpu0/pc_reg0/clk_out6
    SLICE_X21Y124        FDRE                                         r  cpu0/pc_reg0/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.594 r  cpu0/pc_reg0/pc_reg[2]/Q
                         net (fo=144, routed)         1.515    -0.079    cpu0/mem_ctrl0/cache0/id_inst[31]_i_4_0[0]
    SLICE_X24Y128        LUT6 (Prop_lut6_I4_O)        0.124     0.045 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_68/O
                         net (fo=1, routed)           0.000     0.045    cpu0/mem_ctrl0/cache0/_inst[31]_i_68_n_0
    SLICE_X24Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     0.262 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_32/O
                         net (fo=1, routed)           0.000     0.262    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_32_n_0
    SLICE_X24Y128        MUXF8 (Prop_muxf8_I1_O)      0.094     0.356 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_14/O
                         net (fo=1, routed)           0.869     1.226    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_14_n_0
    SLICE_X24Y125        LUT6 (Prop_lut6_I1_O)        0.316     1.542 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_9/O
                         net (fo=1, routed)           0.000     1.542    cpu0/mem_ctrl0/cache0/_inst[31]_i_9_n_0
    SLICE_X24Y125        MUXF7 (Prop_muxf7_I0_O)      0.238     1.780 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_6/O
                         net (fo=1, routed)           0.000     1.780    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_6_n_0
    SLICE_X24Y125        MUXF8 (Prop_muxf8_I0_O)      0.104     1.884 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.907     2.791    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X24Y129        LUT5 (Prop_lut5_I3_O)        0.316     3.107 f  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=37, routed)          0.212     3.318    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X24Y129        LUT6 (Prop_lut6_I0_O)        0.124     3.442 f  cpu0/mem_ctrl0/cache1/_stallreq_i_1/O
                         net (fo=6, routed)           0.341     3.784    cpu0/mem_ctrl0/cache1/status_if_reg[1]
    SLICE_X24Y127        LUT5 (Prop_lut5_I2_O)        0.124     3.908 r  cpu0/mem_ctrl0/cache1/npc[4]_i_2/O
                         net (fo=1, routed)           0.481     4.389    cpu0/id_ex0/DI[0]
    SLICE_X22Y127        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.896 r  cpu0/id_ex0/npc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.896    cpu0/id_ex0/npc_reg[4]_i_1_n_0
    SLICE_X22Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.010 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.010    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X22Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.124 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.124    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X22Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.238 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.238    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X22Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.352 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.352    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X22Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.466 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.466    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X22Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.580 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.580    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X22Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.914 r  cpu0/id_ex0/npc_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     5.914    cpu0/pc_reg0/D[30]
    SLICE_X22Y134        FDRE                                         r  cpu0/pc_reg0/npc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.607     2.498    cpu0/pc_reg0/clk_out6
    SLICE_X22Y134        FDRE                                         r  cpu0/pc_reg0/npc_reg[30]/C
                         clock pessimism             -0.406     2.092    
                         clock uncertainty           -0.061     2.031    
    SLICE_X22Y134        FDRE (Setup_fdre_C_D)        0.062     2.093    cpu0/pc_reg0/npc_reg[30]
  -------------------------------------------------------------------
                         required time                          2.093    
                         arrival time                          -5.914    
  -------------------------------------------------------------------
                         slack                                 -3.821    

Slack (VIOLATED) :        -3.764ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[9]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.393ns  (logic 1.836ns (24.834%)  route 5.557ns (75.166%))
  Logic Levels:           8  (CARRY4=3 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 2.265 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.034ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.735    -2.034    cpu0/id_ex0/clk_out6
    SLICE_X25Y138        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[9]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y138        FDRE (Prop_fdre_C_Q)         0.456    -1.578 r  cpu0/id_ex0/ex_reg1_reg[9]_replica_1/Q
                         net (fo=4, routed)           0.970    -0.607    cpu0/id_ex0/ex_reg1[9]_repN_1
    SLICE_X28Y137        LUT4 (Prop_lut4_I0_O)        0.124    -0.483 r  cpu0/id_ex0/_jmp_enable_i_90/O
                         net (fo=1, routed)           0.000    -0.483    cpu0/id_ex0/_jmp_enable_i_90_n_0
    SLICE_X28Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.049 r  cpu0/id_ex0/_jmp_enable_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     0.049    cpu0/id_ex0/_jmp_enable_reg_i_45_n_0
    SLICE_X28Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.163 r  cpu0/id_ex0/_jmp_enable_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.163    cpu0/id_ex0/_jmp_enable_reg_i_10_n_0
    SLICE_X28Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.277 f  cpu0/id_ex0/_jmp_enable_reg_i_5/CO[3]
                         net (fo=3, routed)           1.567     1.844    cpu0/id_ex0/_jmp_enable_reg_i_5_n_0
    SLICE_X21Y134        LUT5 (Prop_lut5_I1_O)        0.124     1.968 f  cpu0/id_ex0/_jmp_enable_i_3/O
                         net (fo=1, routed)           0.404     2.372    cpu0/id_ex0/_jmp_enable_i_3_n_0
    SLICE_X21Y133        LUT5 (Prop_lut5_I2_O)        0.124     2.496 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=87, routed)          0.478     2.974    cpu0/id_ex0/jmp_enable
    SLICE_X20Y133        LUT4 (Prop_lut4_I1_O)        0.124     3.098 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=113, routed)         1.431     4.529    cpu0/if_id0/ex_width_reg[0]
    SLICE_X26Y144        LUT4 (Prop_lut4_I3_O)        0.124     4.653 r  cpu0/if_id0/ex_reg1[12]_i_1/O
                         net (fo=1, routed)           0.706     5.360    cpu0/id_ex0/ex_reg1_reg[31]_0[11]
    SLICE_X25Y143        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          1.612     2.265    cpu0/id_ex0/clk_out6_repN_alias
    SLICE_X25Y143        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[12]/C
                         clock pessimism             -0.505     1.760    
                         clock uncertainty           -0.061     1.699    
    SLICE_X25Y143        FDRE (Setup_fdre_C_D)       -0.103     1.596    cpu0/id_ex0/ex_reg1_reg[12]
  -------------------------------------------------------------------
                         required time                          1.596    
                         arrival time                          -5.360    
  -------------------------------------------------------------------
                         slack                                 -3.764    

Slack (VIOLATED) :        -3.730ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.978ns  (logic 3.682ns (46.152%)  route 4.296ns (53.848%))
  Logic Levels:           17  (CARRY4=9 LUT2=2 LUT6=6)
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 2.500 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          1.736    -2.283    cpu0/id_ex0/clk_out6_repN_alias
    SLICE_X24Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/id_ex0/ex_reg1_reg[0]_replica/Q
                         net (fo=8, routed)           0.627    -1.200    cpu0/id_ex0/ex_reg1[0]_repN
    SLICE_X27Y138        LUT2 (Prop_lut2_I0_O)        0.124    -1.076 r  cpu0/id_ex0/mem_rd_data[2]_i_24/O
                         net (fo=1, routed)           0.000    -1.076    cpu0/id_ex0/mem_rd_data[2]_i_24_n_0
    SLICE_X27Y138        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    -0.652 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_11/O[1]
                         net (fo=1, routed)           1.005     0.353    cpu0/id_ex0/ex0/data3[1]
    SLICE_X24Y135        LUT6 (Prop_lut6_I0_O)        0.303     0.656 r  cpu0/id_ex0/mem_rd_data[1]_i_7/O
                         net (fo=1, routed)           0.811     1.467    cpu0/id_ex0/mem_rd_data[1]_i_7_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I3_O)        0.124     1.591 f  cpu0/id_ex0/mem_rd_data[1]_i_3/O
                         net (fo=2, routed)           0.173     1.765    cpu0/id_ex0/mem_rd_data[1]_i_3_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I0_O)        0.124     1.889 r  cpu0/id_ex0/i_1_LOPT_REMAP_1/O
                         net (fo=1, routed)           0.294     2.183    cpu0/id_ex0/i_1/O_n_1
    SLICE_X22Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.307 r  cpu0/id_ex0/i_0_LOPT_REMAP_1/O
                         net (fo=3, routed)           0.526     2.833    cpu0/if_id0/ex_rd_data[0]
    SLICE_X30Y135        LUT6 (Prop_lut6_I4_O)        0.124     2.957 r  cpu0/if_id0/ex_reg1[1]_i_2/O
                         net (fo=2, routed)           0.411     3.368    cpu0/if_id0/id_reg1[1]
    SLICE_X33Y136        LUT2 (Prop_lut2_I0_O)        0.124     3.492 r  cpu0/if_id0/ex_jmp_addr[3]_i_10/O
                         net (fo=1, routed)           0.000     3.492    cpu0/if_id0/ex_jmp_addr[3]_i_10_n_0
    SLICE_X33Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.042 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.042    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X33Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.156 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.156    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X33Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.270 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.270    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X33Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.384 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.384    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.498 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.498    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.612 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.612    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.726 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.726    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.948 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[0]
                         net (fo=1, routed)           0.448     5.397    cpu0/if_id0/id0/jmp_addr1[28]
    SLICE_X31Y146        LUT6 (Prop_lut6_I3_O)        0.299     5.696 r  cpu0/if_id0/ex_jmp_addr[28]_i_1/O
                         net (fo=1, routed)           0.000     5.696    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[28]
    SLICE_X31Y146        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.609     2.500    cpu0/id_ex0/clk_out6
    SLICE_X31Y146        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[28]/C
                         clock pessimism             -0.505     1.995    
                         clock uncertainty           -0.061     1.934    
    SLICE_X31Y146        FDRE (Setup_fdre_C_D)        0.031     1.965    cpu0/id_ex0/ex_jmp_addr_reg[28]
  -------------------------------------------------------------------
                         required time                          1.965    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                 -3.730    

Slack (VIOLATED) :        -3.726ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/pc_reg0/npc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.868ns  (logic 3.543ns (45.028%)  route 4.325ns (54.972%))
  Logic Levels:           17  (CARRY4=8 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 2.498 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.050ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.719    -2.050    cpu0/pc_reg0/clk_out6
    SLICE_X21Y124        FDRE                                         r  cpu0/pc_reg0/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.594 r  cpu0/pc_reg0/pc_reg[2]/Q
                         net (fo=144, routed)         1.515    -0.079    cpu0/mem_ctrl0/cache0/id_inst[31]_i_4_0[0]
    SLICE_X24Y128        LUT6 (Prop_lut6_I4_O)        0.124     0.045 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_68/O
                         net (fo=1, routed)           0.000     0.045    cpu0/mem_ctrl0/cache0/_inst[31]_i_68_n_0
    SLICE_X24Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     0.262 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_32/O
                         net (fo=1, routed)           0.000     0.262    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_32_n_0
    SLICE_X24Y128        MUXF8 (Prop_muxf8_I1_O)      0.094     0.356 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_14/O
                         net (fo=1, routed)           0.869     1.226    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_14_n_0
    SLICE_X24Y125        LUT6 (Prop_lut6_I1_O)        0.316     1.542 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_9/O
                         net (fo=1, routed)           0.000     1.542    cpu0/mem_ctrl0/cache0/_inst[31]_i_9_n_0
    SLICE_X24Y125        MUXF7 (Prop_muxf7_I0_O)      0.238     1.780 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_6/O
                         net (fo=1, routed)           0.000     1.780    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_6_n_0
    SLICE_X24Y125        MUXF8 (Prop_muxf8_I0_O)      0.104     1.884 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.907     2.791    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X24Y129        LUT5 (Prop_lut5_I3_O)        0.316     3.107 f  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=37, routed)          0.212     3.318    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X24Y129        LUT6 (Prop_lut6_I0_O)        0.124     3.442 f  cpu0/mem_ctrl0/cache1/_stallreq_i_1/O
                         net (fo=6, routed)           0.341     3.784    cpu0/mem_ctrl0/cache1/status_if_reg[1]
    SLICE_X24Y127        LUT5 (Prop_lut5_I2_O)        0.124     3.908 r  cpu0/mem_ctrl0/cache1/npc[4]_i_2/O
                         net (fo=1, routed)           0.481     4.389    cpu0/id_ex0/DI[0]
    SLICE_X22Y127        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.896 r  cpu0/id_ex0/npc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.896    cpu0/id_ex0/npc_reg[4]_i_1_n_0
    SLICE_X22Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.010 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.010    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X22Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.124 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.124    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X22Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.238 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.238    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X22Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.352 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.352    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X22Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.466 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.466    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X22Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.580 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.580    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X22Y134        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.819 r  cpu0/id_ex0/npc_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     5.819    cpu0/pc_reg0/D[31]
    SLICE_X22Y134        FDRE                                         r  cpu0/pc_reg0/npc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.607     2.498    cpu0/pc_reg0/clk_out6
    SLICE_X22Y134        FDRE                                         r  cpu0/pc_reg0/npc_reg[31]/C
                         clock pessimism             -0.406     2.092    
                         clock uncertainty           -0.061     2.031    
    SLICE_X22Y134        FDRE (Setup_fdre_C_D)        0.062     2.093    cpu0/pc_reg0/npc_reg[31]
  -------------------------------------------------------------------
                         required time                          2.093    
                         arrival time                          -5.819    
  -------------------------------------------------------------------
                         slack                                 -3.726    

Slack (VIOLATED) :        -3.718ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.966ns  (logic 3.684ns (46.248%)  route 4.282ns (53.752%))
  Logic Levels:           16  (CARRY4=8 LUT2=2 LUT6=6)
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.667ns = ( 2.499 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          1.736    -2.283    cpu0/id_ex0/clk_out6_repN_alias
    SLICE_X24Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/id_ex0/ex_reg1_reg[0]_replica/Q
                         net (fo=8, routed)           0.627    -1.200    cpu0/id_ex0/ex_reg1[0]_repN
    SLICE_X27Y138        LUT2 (Prop_lut2_I0_O)        0.124    -1.076 r  cpu0/id_ex0/mem_rd_data[2]_i_24/O
                         net (fo=1, routed)           0.000    -1.076    cpu0/id_ex0/mem_rd_data[2]_i_24_n_0
    SLICE_X27Y138        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    -0.652 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_11/O[1]
                         net (fo=1, routed)           1.005     0.353    cpu0/id_ex0/ex0/data3[1]
    SLICE_X24Y135        LUT6 (Prop_lut6_I0_O)        0.303     0.656 r  cpu0/id_ex0/mem_rd_data[1]_i_7/O
                         net (fo=1, routed)           0.811     1.467    cpu0/id_ex0/mem_rd_data[1]_i_7_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I3_O)        0.124     1.591 f  cpu0/id_ex0/mem_rd_data[1]_i_3/O
                         net (fo=2, routed)           0.173     1.765    cpu0/id_ex0/mem_rd_data[1]_i_3_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I0_O)        0.124     1.889 r  cpu0/id_ex0/i_1_LOPT_REMAP_1/O
                         net (fo=1, routed)           0.294     2.183    cpu0/id_ex0/i_1/O_n_1
    SLICE_X22Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.307 r  cpu0/id_ex0/i_0_LOPT_REMAP_1/O
                         net (fo=3, routed)           0.526     2.833    cpu0/if_id0/ex_rd_data[0]
    SLICE_X30Y135        LUT6 (Prop_lut6_I4_O)        0.124     2.957 r  cpu0/if_id0/ex_reg1[1]_i_2/O
                         net (fo=2, routed)           0.411     3.368    cpu0/if_id0/id_reg1[1]
    SLICE_X33Y136        LUT2 (Prop_lut2_I0_O)        0.124     3.492 r  cpu0/if_id0/ex_jmp_addr[3]_i_10/O
                         net (fo=1, routed)           0.000     3.492    cpu0/if_id0/ex_jmp_addr[3]_i_10_n_0
    SLICE_X33Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.042 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.042    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X33Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.156 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.156    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X33Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.270 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.270    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X33Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.384 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.384    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.498 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.498    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.612 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.612    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.946 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/O[1]
                         net (fo=1, routed)           0.434     5.380    cpu0/if_id0/id0/jmp_addr1[25]
    SLICE_X31Y142        LUT6 (Prop_lut6_I3_O)        0.303     5.683 r  cpu0/if_id0/ex_jmp_addr[25]_i_1/O
                         net (fo=1, routed)           0.000     5.683    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[25]
    SLICE_X31Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.608     2.499    cpu0/id_ex0/clk_out6
    SLICE_X31Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[25]/C
                         clock pessimism             -0.505     1.994    
                         clock uncertainty           -0.061     1.933    
    SLICE_X31Y142        FDRE (Setup_fdre_C_D)        0.032     1.965    cpu0/id_ex0/ex_jmp_addr_reg[25]
  -------------------------------------------------------------------
                         required time                          1.965    
                         arrival time                          -5.683    
  -------------------------------------------------------------------
                         slack                                 -3.718    

Slack (VIOLATED) :        -3.717ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.962ns  (logic 3.702ns (46.498%)  route 4.260ns (53.502%))
  Logic Levels:           17  (CARRY4=9 LUT2=2 LUT6=6)
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.667ns = ( 2.499 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          1.736    -2.283    cpu0/id_ex0/clk_out6_repN_alias
    SLICE_X24Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/id_ex0/ex_reg1_reg[0]_replica/Q
                         net (fo=8, routed)           0.627    -1.200    cpu0/id_ex0/ex_reg1[0]_repN
    SLICE_X27Y138        LUT2 (Prop_lut2_I0_O)        0.124    -1.076 r  cpu0/id_ex0/mem_rd_data[2]_i_24/O
                         net (fo=1, routed)           0.000    -1.076    cpu0/id_ex0/mem_rd_data[2]_i_24_n_0
    SLICE_X27Y138        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    -0.652 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_11/O[1]
                         net (fo=1, routed)           1.005     0.353    cpu0/id_ex0/ex0/data3[1]
    SLICE_X24Y135        LUT6 (Prop_lut6_I0_O)        0.303     0.656 r  cpu0/id_ex0/mem_rd_data[1]_i_7/O
                         net (fo=1, routed)           0.811     1.467    cpu0/id_ex0/mem_rd_data[1]_i_7_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I3_O)        0.124     1.591 f  cpu0/id_ex0/mem_rd_data[1]_i_3/O
                         net (fo=2, routed)           0.173     1.765    cpu0/id_ex0/mem_rd_data[1]_i_3_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I0_O)        0.124     1.889 r  cpu0/id_ex0/i_1_LOPT_REMAP_1/O
                         net (fo=1, routed)           0.294     2.183    cpu0/id_ex0/i_1/O_n_1
    SLICE_X22Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.307 r  cpu0/id_ex0/i_0_LOPT_REMAP_1/O
                         net (fo=3, routed)           0.526     2.833    cpu0/if_id0/ex_rd_data[0]
    SLICE_X30Y135        LUT6 (Prop_lut6_I4_O)        0.124     2.957 r  cpu0/if_id0/ex_reg1[1]_i_2/O
                         net (fo=2, routed)           0.411     3.368    cpu0/if_id0/id_reg1[1]
    SLICE_X33Y136        LUT2 (Prop_lut2_I0_O)        0.124     3.492 r  cpu0/if_id0/ex_jmp_addr[3]_i_10/O
                         net (fo=1, routed)           0.000     3.492    cpu0/if_id0/ex_jmp_addr[3]_i_10_n_0
    SLICE_X33Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.042 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.042    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X33Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.156 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.156    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X33Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.270 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.270    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X33Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.384 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.384    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.498 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.498    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.612 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.612    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.726 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.726    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.965 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[2]
                         net (fo=1, routed)           0.412     5.377    cpu0/if_id0/id0/jmp_addr1[30]
    SLICE_X31Y142        LUT6 (Prop_lut6_I3_O)        0.302     5.679 r  cpu0/if_id0/ex_jmp_addr[30]_i_1/O
                         net (fo=1, routed)           0.000     5.679    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[30]
    SLICE_X31Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.608     2.499    cpu0/id_ex0/clk_out6
    SLICE_X31Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[30]/C
                         clock pessimism             -0.505     1.994    
                         clock uncertainty           -0.061     1.933    
    SLICE_X31Y142        FDRE (Setup_fdre_C_D)        0.029     1.962    cpu0/id_ex0/ex_jmp_addr_reg[30]
  -------------------------------------------------------------------
                         required time                          1.962    
                         arrival time                          -5.679    
  -------------------------------------------------------------------
                         slack                                 -3.717    

Slack (VIOLATED) :        -3.710ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/pc_reg0/npc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.852ns  (logic 3.527ns (44.916%)  route 4.325ns (55.084%))
  Logic Levels:           17  (CARRY4=8 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 2.498 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.050ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.719    -2.050    cpu0/pc_reg0/clk_out6
    SLICE_X21Y124        FDRE                                         r  cpu0/pc_reg0/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.594 r  cpu0/pc_reg0/pc_reg[2]/Q
                         net (fo=144, routed)         1.515    -0.079    cpu0/mem_ctrl0/cache0/id_inst[31]_i_4_0[0]
    SLICE_X24Y128        LUT6 (Prop_lut6_I4_O)        0.124     0.045 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_68/O
                         net (fo=1, routed)           0.000     0.045    cpu0/mem_ctrl0/cache0/_inst[31]_i_68_n_0
    SLICE_X24Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     0.262 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_32/O
                         net (fo=1, routed)           0.000     0.262    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_32_n_0
    SLICE_X24Y128        MUXF8 (Prop_muxf8_I1_O)      0.094     0.356 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_14/O
                         net (fo=1, routed)           0.869     1.226    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_14_n_0
    SLICE_X24Y125        LUT6 (Prop_lut6_I1_O)        0.316     1.542 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_9/O
                         net (fo=1, routed)           0.000     1.542    cpu0/mem_ctrl0/cache0/_inst[31]_i_9_n_0
    SLICE_X24Y125        MUXF7 (Prop_muxf7_I0_O)      0.238     1.780 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_6/O
                         net (fo=1, routed)           0.000     1.780    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_6_n_0
    SLICE_X24Y125        MUXF8 (Prop_muxf8_I0_O)      0.104     1.884 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.907     2.791    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X24Y129        LUT5 (Prop_lut5_I3_O)        0.316     3.107 f  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=37, routed)          0.212     3.318    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X24Y129        LUT6 (Prop_lut6_I0_O)        0.124     3.442 f  cpu0/mem_ctrl0/cache1/_stallreq_i_1/O
                         net (fo=6, routed)           0.341     3.784    cpu0/mem_ctrl0/cache1/status_if_reg[1]
    SLICE_X24Y127        LUT5 (Prop_lut5_I2_O)        0.124     3.908 r  cpu0/mem_ctrl0/cache1/npc[4]_i_2/O
                         net (fo=1, routed)           0.481     4.389    cpu0/id_ex0/DI[0]
    SLICE_X22Y127        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.896 r  cpu0/id_ex0/npc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.896    cpu0/id_ex0/npc_reg[4]_i_1_n_0
    SLICE_X22Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.010 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.010    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X22Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.124 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.124    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X22Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.238 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.238    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X22Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.352 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.352    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X22Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.466 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.466    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X22Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.580 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.580    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X22Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.803 r  cpu0/id_ex0/npc_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     5.803    cpu0/pc_reg0/D[29]
    SLICE_X22Y134        FDRE                                         r  cpu0/pc_reg0/npc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.607     2.498    cpu0/pc_reg0/clk_out6
    SLICE_X22Y134        FDRE                                         r  cpu0/pc_reg0/npc_reg[29]/C
                         clock pessimism             -0.406     2.092    
                         clock uncertainty           -0.061     2.031    
    SLICE_X22Y134        FDRE (Setup_fdre_C_D)        0.062     2.093    cpu0/pc_reg0/npc_reg[29]
  -------------------------------------------------------------------
                         required time                          2.093    
                         arrival time                          -5.803    
  -------------------------------------------------------------------
                         slack                                 -3.710    

Slack (VIOLATED) :        -3.709ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.959ns  (logic 3.324ns (41.763%)  route 4.635ns (58.238%))
  Logic Levels:           13  (CARRY4=5 LUT2=2 LUT6=6)
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns = ( 2.503 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          1.736    -2.283    cpu0/id_ex0/clk_out6_repN_alias
    SLICE_X24Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/id_ex0/ex_reg1_reg[0]_replica/Q
                         net (fo=8, routed)           0.627    -1.200    cpu0/id_ex0/ex_reg1[0]_repN
    SLICE_X27Y138        LUT2 (Prop_lut2_I0_O)        0.124    -1.076 r  cpu0/id_ex0/mem_rd_data[2]_i_24/O
                         net (fo=1, routed)           0.000    -1.076    cpu0/id_ex0/mem_rd_data[2]_i_24_n_0
    SLICE_X27Y138        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    -0.652 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_11/O[1]
                         net (fo=1, routed)           1.005     0.353    cpu0/id_ex0/ex0/data3[1]
    SLICE_X24Y135        LUT6 (Prop_lut6_I0_O)        0.303     0.656 r  cpu0/id_ex0/mem_rd_data[1]_i_7/O
                         net (fo=1, routed)           0.811     1.467    cpu0/id_ex0/mem_rd_data[1]_i_7_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I3_O)        0.124     1.591 f  cpu0/id_ex0/mem_rd_data[1]_i_3/O
                         net (fo=2, routed)           0.173     1.765    cpu0/id_ex0/mem_rd_data[1]_i_3_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I0_O)        0.124     1.889 r  cpu0/id_ex0/i_1_LOPT_REMAP_1/O
                         net (fo=1, routed)           0.294     2.183    cpu0/id_ex0/i_1/O_n_1
    SLICE_X22Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.307 r  cpu0/id_ex0/i_0_LOPT_REMAP_1/O
                         net (fo=3, routed)           0.526     2.833    cpu0/if_id0/ex_rd_data[0]
    SLICE_X30Y135        LUT6 (Prop_lut6_I4_O)        0.124     2.957 r  cpu0/if_id0/ex_reg1[1]_i_2/O
                         net (fo=2, routed)           0.411     3.368    cpu0/if_id0/id_reg1[1]
    SLICE_X33Y136        LUT2 (Prop_lut2_I0_O)        0.124     3.492 r  cpu0/if_id0/ex_jmp_addr[3]_i_10/O
                         net (fo=1, routed)           0.000     3.492    cpu0/if_id0/ex_jmp_addr[3]_i_10_n_0
    SLICE_X33Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.042 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.042    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X33Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.156 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.156    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X33Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.270 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.270    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X33Y139        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.583 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/O[3]
                         net (fo=1, routed)           0.787     5.371    cpu0/if_id0/id0/jmp_addr1[15]
    SLICE_X21Y142        LUT6 (Prop_lut6_I3_O)        0.306     5.677 r  cpu0/if_id0/ex_jmp_addr[15]_i_1/O
                         net (fo=1, routed)           0.000     5.677    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[15]
    SLICE_X21Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.612     2.503    cpu0/id_ex0/clk_out6
    SLICE_X21Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[15]/C
                         clock pessimism             -0.505     1.998    
                         clock uncertainty           -0.061     1.937    
    SLICE_X21Y142        FDRE (Setup_fdre_C_D)        0.031     1.968    cpu0/id_ex0/ex_jmp_addr_reg[15]
  -------------------------------------------------------------------
                         required time                          1.968    
                         arrival time                          -5.677    
  -------------------------------------------------------------------
                         slack                                 -3.709    

Slack (VIOLATED) :        -3.708ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/pc_reg0/npc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.849ns  (logic 3.524ns (44.895%)  route 4.325ns (55.105%))
  Logic Levels:           16  (CARRY4=7 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.669ns = ( 2.497 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.050ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.719    -2.050    cpu0/pc_reg0/clk_out6
    SLICE_X21Y124        FDRE                                         r  cpu0/pc_reg0/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.594 r  cpu0/pc_reg0/pc_reg[2]/Q
                         net (fo=144, routed)         1.515    -0.079    cpu0/mem_ctrl0/cache0/id_inst[31]_i_4_0[0]
    SLICE_X24Y128        LUT6 (Prop_lut6_I4_O)        0.124     0.045 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_68/O
                         net (fo=1, routed)           0.000     0.045    cpu0/mem_ctrl0/cache0/_inst[31]_i_68_n_0
    SLICE_X24Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     0.262 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_32/O
                         net (fo=1, routed)           0.000     0.262    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_32_n_0
    SLICE_X24Y128        MUXF8 (Prop_muxf8_I1_O)      0.094     0.356 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_14/O
                         net (fo=1, routed)           0.869     1.226    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_14_n_0
    SLICE_X24Y125        LUT6 (Prop_lut6_I1_O)        0.316     1.542 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_9/O
                         net (fo=1, routed)           0.000     1.542    cpu0/mem_ctrl0/cache0/_inst[31]_i_9_n_0
    SLICE_X24Y125        MUXF7 (Prop_muxf7_I0_O)      0.238     1.780 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_6/O
                         net (fo=1, routed)           0.000     1.780    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_6_n_0
    SLICE_X24Y125        MUXF8 (Prop_muxf8_I0_O)      0.104     1.884 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.907     2.791    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X24Y129        LUT5 (Prop_lut5_I3_O)        0.316     3.107 f  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=37, routed)          0.212     3.318    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X24Y129        LUT6 (Prop_lut6_I0_O)        0.124     3.442 f  cpu0/mem_ctrl0/cache1/_stallreq_i_1/O
                         net (fo=6, routed)           0.341     3.784    cpu0/mem_ctrl0/cache1/status_if_reg[1]
    SLICE_X24Y127        LUT5 (Prop_lut5_I2_O)        0.124     3.908 r  cpu0/mem_ctrl0/cache1/npc[4]_i_2/O
                         net (fo=1, routed)           0.481     4.389    cpu0/id_ex0/DI[0]
    SLICE_X22Y127        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.896 r  cpu0/id_ex0/npc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.896    cpu0/id_ex0/npc_reg[4]_i_1_n_0
    SLICE_X22Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.010 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.010    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X22Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.124 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.124    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X22Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.238 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.238    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X22Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.352 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.352    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X22Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.466 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.466    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X22Y133        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.800 r  cpu0/id_ex0/npc_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.800    cpu0/pc_reg0/D[26]
    SLICE_X22Y133        FDRE                                         r  cpu0/pc_reg0/npc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.606     2.497    cpu0/pc_reg0/clk_out6
    SLICE_X22Y133        FDRE                                         r  cpu0/pc_reg0/npc_reg[26]/C
                         clock pessimism             -0.406     2.091    
                         clock uncertainty           -0.061     2.030    
    SLICE_X22Y133        FDRE (Setup_fdre_C_D)        0.062     2.092    cpu0/pc_reg0/npc_reg[26]
  -------------------------------------------------------------------
                         required time                          2.092    
                         arrival time                          -5.800    
  -------------------------------------------------------------------
                         slack                                 -3.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.567%)  route 0.279ns (66.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.642    -0.419    hci0/io_in_fifo/clk_out6
    SLICE_X35Y103        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.279     0.001    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.917    -0.176    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMA/CLK
                         clock pessimism             -0.226    -0.402    
                         clock uncertainty            0.061    -0.341    
    SLICE_X34Y101        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.031    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.567%)  route 0.279ns (66.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.642    -0.419    hci0/io_in_fifo/clk_out6
    SLICE_X35Y103        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.279     0.001    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.917    -0.176    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMB/CLK
                         clock pessimism             -0.226    -0.402    
                         clock uncertainty            0.061    -0.341    
    SLICE_X34Y101        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.031    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.567%)  route 0.279ns (66.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.642    -0.419    hci0/io_in_fifo/clk_out6
    SLICE_X35Y103        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.279     0.001    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.917    -0.176    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMC/CLK
                         clock pessimism             -0.226    -0.402    
                         clock uncertainty            0.061    -0.341    
    SLICE_X34Y101        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.031    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.567%)  route 0.279ns (66.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.642    -0.419    hci0/io_in_fifo/clk_out6
    SLICE_X35Y103        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.279     0.001    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.917    -0.176    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMD/CLK
                         clock pessimism             -0.226    -0.402    
                         clock uncertainty            0.061    -0.341    
    SLICE_X34Y101        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.031    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.749%)  route 0.214ns (60.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.647    -0.414    hci0/uart_blk/uart_tx_fifo/clk_out6
    SLICE_X13Y100        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.273 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.214    -0.059    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/ADDRD3
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.921    -0.172    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/WCLK
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMA/CLK
                         clock pessimism             -0.226    -0.398    
                         clock uncertainty            0.061    -0.337    
    SLICE_X12Y101        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.097    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.749%)  route 0.214ns (60.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.647    -0.414    hci0/uart_blk/uart_tx_fifo/clk_out6
    SLICE_X13Y100        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.273 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.214    -0.059    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/ADDRD3
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.921    -0.172    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/WCLK
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMB/CLK
                         clock pessimism             -0.226    -0.398    
                         clock uncertainty            0.061    -0.337    
    SLICE_X12Y101        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.097    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.749%)  route 0.214ns (60.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.647    -0.414    hci0/uart_blk/uart_tx_fifo/clk_out6
    SLICE_X13Y100        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.273 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.214    -0.059    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/ADDRD3
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.921    -0.172    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/WCLK
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMC/CLK
                         clock pessimism             -0.226    -0.398    
                         clock uncertainty            0.061    -0.337    
    SLICE_X12Y101        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.097    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.749%)  route 0.214ns (60.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.647    -0.414    hci0/uart_blk/uart_tx_fifo/clk_out6
    SLICE_X13Y100        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.273 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.214    -0.059    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/ADDRD3
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.921    -0.172    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/WCLK
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMD/CLK
                         clock pessimism             -0.226    -0.398    
                         clock uncertainty            0.061    -0.337    
    SLICE_X12Y101        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.097    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 hci0/q_cpu_cycle_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/q_cpu_cycle_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.433ns (77.980%)  route 0.122ns (22.020%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.027ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.562    -0.499    hci0/clk_out6
    SLICE_X29Y97         FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  hci0/q_cpu_cycle_cnt_reg[14]/Q
                         net (fo=2, routed)           0.122    -0.237    hci0/data2[6]
    SLICE_X29Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.077 r  hci0/q_cpu_cycle_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.077    hci0/q_cpu_cycle_cnt_reg[12]_i_1_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.038 r  hci0/q_cpu_cycle_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.038    hci0/q_cpu_cycle_cnt_reg[16]_i_1_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.001 r  hci0/q_cpu_cycle_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.002    hci0/q_cpu_cycle_cnt_reg[20]_i_1_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.056 r  hci0/q_cpu_cycle_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.056    hci0/q_cpu_cycle_cnt_reg[24]_i_1_n_7
    SLICE_X29Y100        FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.918    -0.175    hci0/clk_out6
    SLICE_X29Y100        FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[24]/C
                         clock pessimism              0.027    -0.148    
                         clock uncertainty            0.061    -0.087    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105     0.018    hci0/q_cpu_cycle_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 hci0/q_cpu_cycle_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/q_cpu_cycle_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.444ns (78.408%)  route 0.122ns (21.592%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.027ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.562    -0.499    hci0/clk_out6
    SLICE_X29Y97         FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  hci0/q_cpu_cycle_cnt_reg[14]/Q
                         net (fo=2, routed)           0.122    -0.237    hci0/data2[6]
    SLICE_X29Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.077 r  hci0/q_cpu_cycle_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.077    hci0/q_cpu_cycle_cnt_reg[12]_i_1_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.038 r  hci0/q_cpu_cycle_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.038    hci0/q_cpu_cycle_cnt_reg[16]_i_1_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.001 r  hci0/q_cpu_cycle_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.002    hci0/q_cpu_cycle_cnt_reg[20]_i_1_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.067 r  hci0/q_cpu_cycle_cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.067    hci0/q_cpu_cycle_cnt_reg[24]_i_1_n_5
    SLICE_X29Y100        FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.918    -0.175    hci0/clk_out6
    SLICE_X29Y100        FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[26]/C
                         clock pessimism              0.027    -0.148    
                         clock uncertainty            0.061    -0.087    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105     0.018    hci0/q_cpu_cycle_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.049    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out6_clk_wiz_0
  To Clock:  clk_out6_clk_wiz_0_1

Setup :         3210  Failing Endpoints,  Worst Slack       -3.852ns,  Total Violation    -3105.499ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.852ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.148ns  (logic 3.798ns (46.610%)  route 4.350ns (53.390%))
  Logic Levels:           17  (CARRY4=9 LUT2=2 LUT6=6)
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.667ns = ( 2.499 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          1.736    -2.283    cpu0/id_ex0/clk_out6_repN_alias
    SLICE_X24Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/id_ex0/ex_reg1_reg[0]_replica/Q
                         net (fo=8, routed)           0.627    -1.200    cpu0/id_ex0/ex_reg1[0]_repN
    SLICE_X27Y138        LUT2 (Prop_lut2_I0_O)        0.124    -1.076 r  cpu0/id_ex0/mem_rd_data[2]_i_24/O
                         net (fo=1, routed)           0.000    -1.076    cpu0/id_ex0/mem_rd_data[2]_i_24_n_0
    SLICE_X27Y138        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    -0.652 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_11/O[1]
                         net (fo=1, routed)           1.005     0.353    cpu0/id_ex0/ex0/data3[1]
    SLICE_X24Y135        LUT6 (Prop_lut6_I0_O)        0.303     0.656 r  cpu0/id_ex0/mem_rd_data[1]_i_7/O
                         net (fo=1, routed)           0.811     1.467    cpu0/id_ex0/mem_rd_data[1]_i_7_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I3_O)        0.124     1.591 f  cpu0/id_ex0/mem_rd_data[1]_i_3/O
                         net (fo=2, routed)           0.173     1.765    cpu0/id_ex0/mem_rd_data[1]_i_3_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I0_O)        0.124     1.889 r  cpu0/id_ex0/i_1_LOPT_REMAP_1/O
                         net (fo=1, routed)           0.294     2.183    cpu0/id_ex0/i_1/O_n_1
    SLICE_X22Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.307 r  cpu0/id_ex0/i_0_LOPT_REMAP_1/O
                         net (fo=3, routed)           0.526     2.833    cpu0/if_id0/ex_rd_data[0]
    SLICE_X30Y135        LUT6 (Prop_lut6_I4_O)        0.124     2.957 r  cpu0/if_id0/ex_reg1[1]_i_2/O
                         net (fo=2, routed)           0.411     3.368    cpu0/if_id0/id_reg1[1]
    SLICE_X33Y136        LUT2 (Prop_lut2_I0_O)        0.124     3.492 r  cpu0/if_id0/ex_jmp_addr[3]_i_10/O
                         net (fo=1, routed)           0.000     3.492    cpu0/if_id0/ex_jmp_addr[3]_i_10_n_0
    SLICE_X33Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.042 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.042    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X33Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.156 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.156    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X33Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.270 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.270    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X33Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.384 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.384    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.498 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.498    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.612 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.612    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.726 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.726    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.060 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.502     5.563    cpu0/if_id0/id0/jmp_addr1[29]
    SLICE_X30Y142        LUT6 (Prop_lut6_I3_O)        0.303     5.866 r  cpu0/if_id0/ex_jmp_addr[29]_i_1/O
                         net (fo=1, routed)           0.000     5.866    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[29]
    SLICE_X30Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.608     2.499    cpu0/id_ex0/clk_out6
    SLICE_X30Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/C
                         clock pessimism             -0.505     1.994    
                         clock uncertainty           -0.061     1.933    
    SLICE_X30Y142        FDRE (Setup_fdre_C_D)        0.081     2.014    cpu0/id_ex0/ex_jmp_addr_reg[29]
  -------------------------------------------------------------------
                         required time                          2.014    
                         arrival time                          -5.866    
  -------------------------------------------------------------------
                         slack                                 -3.852    

Slack (VIOLATED) :        -3.821ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/pc_reg0/npc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.963ns  (logic 3.638ns (45.684%)  route 4.325ns (54.316%))
  Logic Levels:           17  (CARRY4=8 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 2.498 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.050ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.719    -2.050    cpu0/pc_reg0/clk_out6
    SLICE_X21Y124        FDRE                                         r  cpu0/pc_reg0/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.594 r  cpu0/pc_reg0/pc_reg[2]/Q
                         net (fo=144, routed)         1.515    -0.079    cpu0/mem_ctrl0/cache0/id_inst[31]_i_4_0[0]
    SLICE_X24Y128        LUT6 (Prop_lut6_I4_O)        0.124     0.045 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_68/O
                         net (fo=1, routed)           0.000     0.045    cpu0/mem_ctrl0/cache0/_inst[31]_i_68_n_0
    SLICE_X24Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     0.262 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_32/O
                         net (fo=1, routed)           0.000     0.262    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_32_n_0
    SLICE_X24Y128        MUXF8 (Prop_muxf8_I1_O)      0.094     0.356 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_14/O
                         net (fo=1, routed)           0.869     1.226    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_14_n_0
    SLICE_X24Y125        LUT6 (Prop_lut6_I1_O)        0.316     1.542 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_9/O
                         net (fo=1, routed)           0.000     1.542    cpu0/mem_ctrl0/cache0/_inst[31]_i_9_n_0
    SLICE_X24Y125        MUXF7 (Prop_muxf7_I0_O)      0.238     1.780 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_6/O
                         net (fo=1, routed)           0.000     1.780    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_6_n_0
    SLICE_X24Y125        MUXF8 (Prop_muxf8_I0_O)      0.104     1.884 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.907     2.791    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X24Y129        LUT5 (Prop_lut5_I3_O)        0.316     3.107 f  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=37, routed)          0.212     3.318    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X24Y129        LUT6 (Prop_lut6_I0_O)        0.124     3.442 f  cpu0/mem_ctrl0/cache1/_stallreq_i_1/O
                         net (fo=6, routed)           0.341     3.784    cpu0/mem_ctrl0/cache1/status_if_reg[1]
    SLICE_X24Y127        LUT5 (Prop_lut5_I2_O)        0.124     3.908 r  cpu0/mem_ctrl0/cache1/npc[4]_i_2/O
                         net (fo=1, routed)           0.481     4.389    cpu0/id_ex0/DI[0]
    SLICE_X22Y127        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.896 r  cpu0/id_ex0/npc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.896    cpu0/id_ex0/npc_reg[4]_i_1_n_0
    SLICE_X22Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.010 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.010    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X22Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.124 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.124    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X22Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.238 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.238    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X22Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.352 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.352    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X22Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.466 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.466    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X22Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.580 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.580    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X22Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.914 r  cpu0/id_ex0/npc_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     5.914    cpu0/pc_reg0/D[30]
    SLICE_X22Y134        FDRE                                         r  cpu0/pc_reg0/npc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.607     2.498    cpu0/pc_reg0/clk_out6
    SLICE_X22Y134        FDRE                                         r  cpu0/pc_reg0/npc_reg[30]/C
                         clock pessimism             -0.406     2.092    
                         clock uncertainty           -0.061     2.031    
    SLICE_X22Y134        FDRE (Setup_fdre_C_D)        0.062     2.093    cpu0/pc_reg0/npc_reg[30]
  -------------------------------------------------------------------
                         required time                          2.093    
                         arrival time                          -5.914    
  -------------------------------------------------------------------
                         slack                                 -3.821    

Slack (VIOLATED) :        -3.764ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[9]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_reg1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.393ns  (logic 1.836ns (24.834%)  route 5.557ns (75.166%))
  Logic Levels:           8  (CARRY4=3 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 2.265 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.034ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.735    -2.034    cpu0/id_ex0/clk_out6
    SLICE_X25Y138        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[9]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y138        FDRE (Prop_fdre_C_Q)         0.456    -1.578 r  cpu0/id_ex0/ex_reg1_reg[9]_replica_1/Q
                         net (fo=4, routed)           0.970    -0.607    cpu0/id_ex0/ex_reg1[9]_repN_1
    SLICE_X28Y137        LUT4 (Prop_lut4_I0_O)        0.124    -0.483 r  cpu0/id_ex0/_jmp_enable_i_90/O
                         net (fo=1, routed)           0.000    -0.483    cpu0/id_ex0/_jmp_enable_i_90_n_0
    SLICE_X28Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.049 r  cpu0/id_ex0/_jmp_enable_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     0.049    cpu0/id_ex0/_jmp_enable_reg_i_45_n_0
    SLICE_X28Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.163 r  cpu0/id_ex0/_jmp_enable_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.163    cpu0/id_ex0/_jmp_enable_reg_i_10_n_0
    SLICE_X28Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.277 f  cpu0/id_ex0/_jmp_enable_reg_i_5/CO[3]
                         net (fo=3, routed)           1.567     1.844    cpu0/id_ex0/_jmp_enable_reg_i_5_n_0
    SLICE_X21Y134        LUT5 (Prop_lut5_I1_O)        0.124     1.968 f  cpu0/id_ex0/_jmp_enable_i_3/O
                         net (fo=1, routed)           0.404     2.372    cpu0/id_ex0/_jmp_enable_i_3_n_0
    SLICE_X21Y133        LUT5 (Prop_lut5_I2_O)        0.124     2.496 f  cpu0/id_ex0/_jmp_enable_i_1/O
                         net (fo=87, routed)          0.478     2.974    cpu0/id_ex0/jmp_enable
    SLICE_X20Y133        LUT4 (Prop_lut4_I1_O)        0.124     3.098 f  cpu0/id_ex0/_flush_id_i_1/O
                         net (fo=113, routed)         1.431     4.529    cpu0/if_id0/ex_width_reg[0]
    SLICE_X26Y144        LUT4 (Prop_lut4_I3_O)        0.124     4.653 r  cpu0/if_id0/ex_reg1[12]_i_1/O
                         net (fo=1, routed)           0.706     5.360    cpu0/id_ex0/ex_reg1_reg[31]_0[11]
    SLICE_X25Y143        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          1.612     2.265    cpu0/id_ex0/clk_out6_repN_alias
    SLICE_X25Y143        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[12]/C
                         clock pessimism             -0.505     1.760    
                         clock uncertainty           -0.061     1.699    
    SLICE_X25Y143        FDRE (Setup_fdre_C_D)       -0.103     1.596    cpu0/id_ex0/ex_reg1_reg[12]
  -------------------------------------------------------------------
                         required time                          1.596    
                         arrival time                          -5.360    
  -------------------------------------------------------------------
                         slack                                 -3.764    

Slack (VIOLATED) :        -3.730ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.978ns  (logic 3.682ns (46.152%)  route 4.296ns (53.848%))
  Logic Levels:           17  (CARRY4=9 LUT2=2 LUT6=6)
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 2.500 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          1.736    -2.283    cpu0/id_ex0/clk_out6_repN_alias
    SLICE_X24Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/id_ex0/ex_reg1_reg[0]_replica/Q
                         net (fo=8, routed)           0.627    -1.200    cpu0/id_ex0/ex_reg1[0]_repN
    SLICE_X27Y138        LUT2 (Prop_lut2_I0_O)        0.124    -1.076 r  cpu0/id_ex0/mem_rd_data[2]_i_24/O
                         net (fo=1, routed)           0.000    -1.076    cpu0/id_ex0/mem_rd_data[2]_i_24_n_0
    SLICE_X27Y138        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    -0.652 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_11/O[1]
                         net (fo=1, routed)           1.005     0.353    cpu0/id_ex0/ex0/data3[1]
    SLICE_X24Y135        LUT6 (Prop_lut6_I0_O)        0.303     0.656 r  cpu0/id_ex0/mem_rd_data[1]_i_7/O
                         net (fo=1, routed)           0.811     1.467    cpu0/id_ex0/mem_rd_data[1]_i_7_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I3_O)        0.124     1.591 f  cpu0/id_ex0/mem_rd_data[1]_i_3/O
                         net (fo=2, routed)           0.173     1.765    cpu0/id_ex0/mem_rd_data[1]_i_3_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I0_O)        0.124     1.889 r  cpu0/id_ex0/i_1_LOPT_REMAP_1/O
                         net (fo=1, routed)           0.294     2.183    cpu0/id_ex0/i_1/O_n_1
    SLICE_X22Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.307 r  cpu0/id_ex0/i_0_LOPT_REMAP_1/O
                         net (fo=3, routed)           0.526     2.833    cpu0/if_id0/ex_rd_data[0]
    SLICE_X30Y135        LUT6 (Prop_lut6_I4_O)        0.124     2.957 r  cpu0/if_id0/ex_reg1[1]_i_2/O
                         net (fo=2, routed)           0.411     3.368    cpu0/if_id0/id_reg1[1]
    SLICE_X33Y136        LUT2 (Prop_lut2_I0_O)        0.124     3.492 r  cpu0/if_id0/ex_jmp_addr[3]_i_10/O
                         net (fo=1, routed)           0.000     3.492    cpu0/if_id0/ex_jmp_addr[3]_i_10_n_0
    SLICE_X33Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.042 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.042    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X33Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.156 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.156    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X33Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.270 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.270    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X33Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.384 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.384    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.498 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.498    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.612 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.612    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.726 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.726    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.948 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[0]
                         net (fo=1, routed)           0.448     5.397    cpu0/if_id0/id0/jmp_addr1[28]
    SLICE_X31Y146        LUT6 (Prop_lut6_I3_O)        0.299     5.696 r  cpu0/if_id0/ex_jmp_addr[28]_i_1/O
                         net (fo=1, routed)           0.000     5.696    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[28]
    SLICE_X31Y146        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.609     2.500    cpu0/id_ex0/clk_out6
    SLICE_X31Y146        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[28]/C
                         clock pessimism             -0.505     1.995    
                         clock uncertainty           -0.061     1.934    
    SLICE_X31Y146        FDRE (Setup_fdre_C_D)        0.031     1.965    cpu0/id_ex0/ex_jmp_addr_reg[28]
  -------------------------------------------------------------------
                         required time                          1.965    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                 -3.730    

Slack (VIOLATED) :        -3.726ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/pc_reg0/npc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.868ns  (logic 3.543ns (45.028%)  route 4.325ns (54.972%))
  Logic Levels:           17  (CARRY4=8 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 2.498 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.050ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.719    -2.050    cpu0/pc_reg0/clk_out6
    SLICE_X21Y124        FDRE                                         r  cpu0/pc_reg0/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.594 r  cpu0/pc_reg0/pc_reg[2]/Q
                         net (fo=144, routed)         1.515    -0.079    cpu0/mem_ctrl0/cache0/id_inst[31]_i_4_0[0]
    SLICE_X24Y128        LUT6 (Prop_lut6_I4_O)        0.124     0.045 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_68/O
                         net (fo=1, routed)           0.000     0.045    cpu0/mem_ctrl0/cache0/_inst[31]_i_68_n_0
    SLICE_X24Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     0.262 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_32/O
                         net (fo=1, routed)           0.000     0.262    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_32_n_0
    SLICE_X24Y128        MUXF8 (Prop_muxf8_I1_O)      0.094     0.356 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_14/O
                         net (fo=1, routed)           0.869     1.226    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_14_n_0
    SLICE_X24Y125        LUT6 (Prop_lut6_I1_O)        0.316     1.542 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_9/O
                         net (fo=1, routed)           0.000     1.542    cpu0/mem_ctrl0/cache0/_inst[31]_i_9_n_0
    SLICE_X24Y125        MUXF7 (Prop_muxf7_I0_O)      0.238     1.780 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_6/O
                         net (fo=1, routed)           0.000     1.780    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_6_n_0
    SLICE_X24Y125        MUXF8 (Prop_muxf8_I0_O)      0.104     1.884 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.907     2.791    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X24Y129        LUT5 (Prop_lut5_I3_O)        0.316     3.107 f  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=37, routed)          0.212     3.318    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X24Y129        LUT6 (Prop_lut6_I0_O)        0.124     3.442 f  cpu0/mem_ctrl0/cache1/_stallreq_i_1/O
                         net (fo=6, routed)           0.341     3.784    cpu0/mem_ctrl0/cache1/status_if_reg[1]
    SLICE_X24Y127        LUT5 (Prop_lut5_I2_O)        0.124     3.908 r  cpu0/mem_ctrl0/cache1/npc[4]_i_2/O
                         net (fo=1, routed)           0.481     4.389    cpu0/id_ex0/DI[0]
    SLICE_X22Y127        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.896 r  cpu0/id_ex0/npc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.896    cpu0/id_ex0/npc_reg[4]_i_1_n_0
    SLICE_X22Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.010 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.010    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X22Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.124 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.124    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X22Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.238 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.238    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X22Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.352 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.352    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X22Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.466 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.466    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X22Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.580 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.580    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X22Y134        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.819 r  cpu0/id_ex0/npc_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     5.819    cpu0/pc_reg0/D[31]
    SLICE_X22Y134        FDRE                                         r  cpu0/pc_reg0/npc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.607     2.498    cpu0/pc_reg0/clk_out6
    SLICE_X22Y134        FDRE                                         r  cpu0/pc_reg0/npc_reg[31]/C
                         clock pessimism             -0.406     2.092    
                         clock uncertainty           -0.061     2.031    
    SLICE_X22Y134        FDRE (Setup_fdre_C_D)        0.062     2.093    cpu0/pc_reg0/npc_reg[31]
  -------------------------------------------------------------------
                         required time                          2.093    
                         arrival time                          -5.819    
  -------------------------------------------------------------------
                         slack                                 -3.726    

Slack (VIOLATED) :        -3.718ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.966ns  (logic 3.684ns (46.248%)  route 4.282ns (53.752%))
  Logic Levels:           16  (CARRY4=8 LUT2=2 LUT6=6)
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.667ns = ( 2.499 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          1.736    -2.283    cpu0/id_ex0/clk_out6_repN_alias
    SLICE_X24Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/id_ex0/ex_reg1_reg[0]_replica/Q
                         net (fo=8, routed)           0.627    -1.200    cpu0/id_ex0/ex_reg1[0]_repN
    SLICE_X27Y138        LUT2 (Prop_lut2_I0_O)        0.124    -1.076 r  cpu0/id_ex0/mem_rd_data[2]_i_24/O
                         net (fo=1, routed)           0.000    -1.076    cpu0/id_ex0/mem_rd_data[2]_i_24_n_0
    SLICE_X27Y138        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    -0.652 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_11/O[1]
                         net (fo=1, routed)           1.005     0.353    cpu0/id_ex0/ex0/data3[1]
    SLICE_X24Y135        LUT6 (Prop_lut6_I0_O)        0.303     0.656 r  cpu0/id_ex0/mem_rd_data[1]_i_7/O
                         net (fo=1, routed)           0.811     1.467    cpu0/id_ex0/mem_rd_data[1]_i_7_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I3_O)        0.124     1.591 f  cpu0/id_ex0/mem_rd_data[1]_i_3/O
                         net (fo=2, routed)           0.173     1.765    cpu0/id_ex0/mem_rd_data[1]_i_3_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I0_O)        0.124     1.889 r  cpu0/id_ex0/i_1_LOPT_REMAP_1/O
                         net (fo=1, routed)           0.294     2.183    cpu0/id_ex0/i_1/O_n_1
    SLICE_X22Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.307 r  cpu0/id_ex0/i_0_LOPT_REMAP_1/O
                         net (fo=3, routed)           0.526     2.833    cpu0/if_id0/ex_rd_data[0]
    SLICE_X30Y135        LUT6 (Prop_lut6_I4_O)        0.124     2.957 r  cpu0/if_id0/ex_reg1[1]_i_2/O
                         net (fo=2, routed)           0.411     3.368    cpu0/if_id0/id_reg1[1]
    SLICE_X33Y136        LUT2 (Prop_lut2_I0_O)        0.124     3.492 r  cpu0/if_id0/ex_jmp_addr[3]_i_10/O
                         net (fo=1, routed)           0.000     3.492    cpu0/if_id0/ex_jmp_addr[3]_i_10_n_0
    SLICE_X33Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.042 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.042    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X33Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.156 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.156    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X33Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.270 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.270    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X33Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.384 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.384    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.498 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.498    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.612 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.612    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.946 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/O[1]
                         net (fo=1, routed)           0.434     5.380    cpu0/if_id0/id0/jmp_addr1[25]
    SLICE_X31Y142        LUT6 (Prop_lut6_I3_O)        0.303     5.683 r  cpu0/if_id0/ex_jmp_addr[25]_i_1/O
                         net (fo=1, routed)           0.000     5.683    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[25]
    SLICE_X31Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.608     2.499    cpu0/id_ex0/clk_out6
    SLICE_X31Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[25]/C
                         clock pessimism             -0.505     1.994    
                         clock uncertainty           -0.061     1.933    
    SLICE_X31Y142        FDRE (Setup_fdre_C_D)        0.032     1.965    cpu0/id_ex0/ex_jmp_addr_reg[25]
  -------------------------------------------------------------------
                         required time                          1.965    
                         arrival time                          -5.683    
  -------------------------------------------------------------------
                         slack                                 -3.718    

Slack (VIOLATED) :        -3.717ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.962ns  (logic 3.702ns (46.498%)  route 4.260ns (53.502%))
  Logic Levels:           17  (CARRY4=9 LUT2=2 LUT6=6)
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.667ns = ( 2.499 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          1.736    -2.283    cpu0/id_ex0/clk_out6_repN_alias
    SLICE_X24Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/id_ex0/ex_reg1_reg[0]_replica/Q
                         net (fo=8, routed)           0.627    -1.200    cpu0/id_ex0/ex_reg1[0]_repN
    SLICE_X27Y138        LUT2 (Prop_lut2_I0_O)        0.124    -1.076 r  cpu0/id_ex0/mem_rd_data[2]_i_24/O
                         net (fo=1, routed)           0.000    -1.076    cpu0/id_ex0/mem_rd_data[2]_i_24_n_0
    SLICE_X27Y138        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    -0.652 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_11/O[1]
                         net (fo=1, routed)           1.005     0.353    cpu0/id_ex0/ex0/data3[1]
    SLICE_X24Y135        LUT6 (Prop_lut6_I0_O)        0.303     0.656 r  cpu0/id_ex0/mem_rd_data[1]_i_7/O
                         net (fo=1, routed)           0.811     1.467    cpu0/id_ex0/mem_rd_data[1]_i_7_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I3_O)        0.124     1.591 f  cpu0/id_ex0/mem_rd_data[1]_i_3/O
                         net (fo=2, routed)           0.173     1.765    cpu0/id_ex0/mem_rd_data[1]_i_3_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I0_O)        0.124     1.889 r  cpu0/id_ex0/i_1_LOPT_REMAP_1/O
                         net (fo=1, routed)           0.294     2.183    cpu0/id_ex0/i_1/O_n_1
    SLICE_X22Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.307 r  cpu0/id_ex0/i_0_LOPT_REMAP_1/O
                         net (fo=3, routed)           0.526     2.833    cpu0/if_id0/ex_rd_data[0]
    SLICE_X30Y135        LUT6 (Prop_lut6_I4_O)        0.124     2.957 r  cpu0/if_id0/ex_reg1[1]_i_2/O
                         net (fo=2, routed)           0.411     3.368    cpu0/if_id0/id_reg1[1]
    SLICE_X33Y136        LUT2 (Prop_lut2_I0_O)        0.124     3.492 r  cpu0/if_id0/ex_jmp_addr[3]_i_10/O
                         net (fo=1, routed)           0.000     3.492    cpu0/if_id0/ex_jmp_addr[3]_i_10_n_0
    SLICE_X33Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.042 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.042    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X33Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.156 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.156    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X33Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.270 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.270    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X33Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.384 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.384    cpu0/if_id0/ex_jmp_addr_reg[15]_i_3_n_0
    SLICE_X33Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.498 r  cpu0/if_id0/ex_jmp_addr_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.498    cpu0/if_id0/ex_jmp_addr_reg[19]_i_3_n_0
    SLICE_X33Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.612 r  cpu0/if_id0/ex_jmp_addr_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.612    cpu0/if_id0/ex_jmp_addr_reg[23]_i_3_n_0
    SLICE_X33Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.726 r  cpu0/if_id0/ex_jmp_addr_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.726    cpu0/if_id0/ex_jmp_addr_reg[27]_i_3_n_0
    SLICE_X33Y143        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.965 r  cpu0/if_id0/ex_jmp_addr_reg[31]_i_6/O[2]
                         net (fo=1, routed)           0.412     5.377    cpu0/if_id0/id0/jmp_addr1[30]
    SLICE_X31Y142        LUT6 (Prop_lut6_I3_O)        0.302     5.679 r  cpu0/if_id0/ex_jmp_addr[30]_i_1/O
                         net (fo=1, routed)           0.000     5.679    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[30]
    SLICE_X31Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.608     2.499    cpu0/id_ex0/clk_out6
    SLICE_X31Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[30]/C
                         clock pessimism             -0.505     1.994    
                         clock uncertainty           -0.061     1.933    
    SLICE_X31Y142        FDRE (Setup_fdre_C_D)        0.029     1.962    cpu0/id_ex0/ex_jmp_addr_reg[30]
  -------------------------------------------------------------------
                         required time                          1.962    
                         arrival time                          -5.679    
  -------------------------------------------------------------------
                         slack                                 -3.717    

Slack (VIOLATED) :        -3.710ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/pc_reg0/npc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.852ns  (logic 3.527ns (44.916%)  route 4.325ns (55.084%))
  Logic Levels:           17  (CARRY4=8 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 2.498 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.050ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.719    -2.050    cpu0/pc_reg0/clk_out6
    SLICE_X21Y124        FDRE                                         r  cpu0/pc_reg0/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.594 r  cpu0/pc_reg0/pc_reg[2]/Q
                         net (fo=144, routed)         1.515    -0.079    cpu0/mem_ctrl0/cache0/id_inst[31]_i_4_0[0]
    SLICE_X24Y128        LUT6 (Prop_lut6_I4_O)        0.124     0.045 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_68/O
                         net (fo=1, routed)           0.000     0.045    cpu0/mem_ctrl0/cache0/_inst[31]_i_68_n_0
    SLICE_X24Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     0.262 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_32/O
                         net (fo=1, routed)           0.000     0.262    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_32_n_0
    SLICE_X24Y128        MUXF8 (Prop_muxf8_I1_O)      0.094     0.356 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_14/O
                         net (fo=1, routed)           0.869     1.226    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_14_n_0
    SLICE_X24Y125        LUT6 (Prop_lut6_I1_O)        0.316     1.542 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_9/O
                         net (fo=1, routed)           0.000     1.542    cpu0/mem_ctrl0/cache0/_inst[31]_i_9_n_0
    SLICE_X24Y125        MUXF7 (Prop_muxf7_I0_O)      0.238     1.780 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_6/O
                         net (fo=1, routed)           0.000     1.780    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_6_n_0
    SLICE_X24Y125        MUXF8 (Prop_muxf8_I0_O)      0.104     1.884 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.907     2.791    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X24Y129        LUT5 (Prop_lut5_I3_O)        0.316     3.107 f  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=37, routed)          0.212     3.318    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X24Y129        LUT6 (Prop_lut6_I0_O)        0.124     3.442 f  cpu0/mem_ctrl0/cache1/_stallreq_i_1/O
                         net (fo=6, routed)           0.341     3.784    cpu0/mem_ctrl0/cache1/status_if_reg[1]
    SLICE_X24Y127        LUT5 (Prop_lut5_I2_O)        0.124     3.908 r  cpu0/mem_ctrl0/cache1/npc[4]_i_2/O
                         net (fo=1, routed)           0.481     4.389    cpu0/id_ex0/DI[0]
    SLICE_X22Y127        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.896 r  cpu0/id_ex0/npc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.896    cpu0/id_ex0/npc_reg[4]_i_1_n_0
    SLICE_X22Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.010 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.010    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X22Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.124 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.124    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X22Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.238 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.238    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X22Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.352 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.352    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X22Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.466 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.466    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X22Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.580 r  cpu0/id_ex0/npc_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.580    cpu0/id_ex0/npc_reg[28]_i_1_n_0
    SLICE_X22Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.803 r  cpu0/id_ex0/npc_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     5.803    cpu0/pc_reg0/D[29]
    SLICE_X22Y134        FDRE                                         r  cpu0/pc_reg0/npc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.607     2.498    cpu0/pc_reg0/clk_out6
    SLICE_X22Y134        FDRE                                         r  cpu0/pc_reg0/npc_reg[29]/C
                         clock pessimism             -0.406     2.092    
                         clock uncertainty           -0.061     2.031    
    SLICE_X22Y134        FDRE (Setup_fdre_C_D)        0.062     2.093    cpu0/pc_reg0/npc_reg[29]
  -------------------------------------------------------------------
                         required time                          2.093    
                         arrival time                          -5.803    
  -------------------------------------------------------------------
                         slack                                 -3.710    

Slack (VIOLATED) :        -3.709ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.959ns  (logic 3.324ns (41.763%)  route 4.635ns (58.238%))
  Logic Levels:           13  (CARRY4=5 LUT2=2 LUT6=6)
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns = ( 2.503 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          1.736    -2.283    cpu0/id_ex0/clk_out6_repN_alias
    SLICE_X24Y139        FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.827 r  cpu0/id_ex0/ex_reg1_reg[0]_replica/Q
                         net (fo=8, routed)           0.627    -1.200    cpu0/id_ex0/ex_reg1[0]_repN
    SLICE_X27Y138        LUT2 (Prop_lut2_I0_O)        0.124    -1.076 r  cpu0/id_ex0/mem_rd_data[2]_i_24/O
                         net (fo=1, routed)           0.000    -1.076    cpu0/id_ex0/mem_rd_data[2]_i_24_n_0
    SLICE_X27Y138        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    -0.652 r  cpu0/id_ex0/mem_rd_data_reg[2]_i_11/O[1]
                         net (fo=1, routed)           1.005     0.353    cpu0/id_ex0/ex0/data3[1]
    SLICE_X24Y135        LUT6 (Prop_lut6_I0_O)        0.303     0.656 r  cpu0/id_ex0/mem_rd_data[1]_i_7/O
                         net (fo=1, routed)           0.811     1.467    cpu0/id_ex0/mem_rd_data[1]_i_7_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I3_O)        0.124     1.591 f  cpu0/id_ex0/mem_rd_data[1]_i_3/O
                         net (fo=2, routed)           0.173     1.765    cpu0/id_ex0/mem_rd_data[1]_i_3_n_0
    SLICE_X20Y135        LUT6 (Prop_lut6_I0_O)        0.124     1.889 r  cpu0/id_ex0/i_1_LOPT_REMAP_1/O
                         net (fo=1, routed)           0.294     2.183    cpu0/id_ex0/i_1/O_n_1
    SLICE_X22Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.307 r  cpu0/id_ex0/i_0_LOPT_REMAP_1/O
                         net (fo=3, routed)           0.526     2.833    cpu0/if_id0/ex_rd_data[0]
    SLICE_X30Y135        LUT6 (Prop_lut6_I4_O)        0.124     2.957 r  cpu0/if_id0/ex_reg1[1]_i_2/O
                         net (fo=2, routed)           0.411     3.368    cpu0/if_id0/id_reg1[1]
    SLICE_X33Y136        LUT2 (Prop_lut2_I0_O)        0.124     3.492 r  cpu0/if_id0/ex_jmp_addr[3]_i_10/O
                         net (fo=1, routed)           0.000     3.492    cpu0/if_id0/ex_jmp_addr[3]_i_10_n_0
    SLICE_X33Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.042 r  cpu0/if_id0/ex_jmp_addr_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.042    cpu0/if_id0/ex_jmp_addr_reg[3]_i_3_n_0
    SLICE_X33Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.156 r  cpu0/if_id0/ex_jmp_addr_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.156    cpu0/if_id0/ex_jmp_addr_reg[7]_i_3_n_0
    SLICE_X33Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.270 r  cpu0/if_id0/ex_jmp_addr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.270    cpu0/if_id0/ex_jmp_addr_reg[11]_i_3_n_0
    SLICE_X33Y139        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.583 r  cpu0/if_id0/ex_jmp_addr_reg[15]_i_3/O[3]
                         net (fo=1, routed)           0.787     5.371    cpu0/if_id0/id0/jmp_addr1[15]
    SLICE_X21Y142        LUT6 (Prop_lut6_I3_O)        0.306     5.677 r  cpu0/if_id0/ex_jmp_addr[15]_i_1/O
                         net (fo=1, routed)           0.000     5.677    cpu0/id_ex0/ex_jmp_addr_reg[31]_1[15]
    SLICE_X21Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.612     2.503    cpu0/id_ex0/clk_out6
    SLICE_X21Y142        FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[15]/C
                         clock pessimism             -0.505     1.998    
                         clock uncertainty           -0.061     1.937    
    SLICE_X21Y142        FDRE (Setup_fdre_C_D)        0.031     1.968    cpu0/id_ex0/ex_jmp_addr_reg[15]
  -------------------------------------------------------------------
                         required time                          1.968    
                         arrival time                          -5.677    
  -------------------------------------------------------------------
                         slack                                 -3.709    

Slack (VIOLATED) :        -3.708ns  (required time - arrival time)
  Source:                 cpu0/pc_reg0/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            cpu0/pc_reg0/npc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.849ns  (logic 3.524ns (44.895%)  route 4.325ns (55.105%))
  Logic Levels:           16  (CARRY4=7 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.669ns = ( 2.497 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.050ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.719    -2.050    cpu0/pc_reg0/clk_out6
    SLICE_X21Y124        FDRE                                         r  cpu0/pc_reg0/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y124        FDRE (Prop_fdre_C_Q)         0.456    -1.594 r  cpu0/pc_reg0/pc_reg[2]/Q
                         net (fo=144, routed)         1.515    -0.079    cpu0/mem_ctrl0/cache0/id_inst[31]_i_4_0[0]
    SLICE_X24Y128        LUT6 (Prop_lut6_I4_O)        0.124     0.045 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_68/O
                         net (fo=1, routed)           0.000     0.045    cpu0/mem_ctrl0/cache0/_inst[31]_i_68_n_0
    SLICE_X24Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     0.262 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_32/O
                         net (fo=1, routed)           0.000     0.262    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_32_n_0
    SLICE_X24Y128        MUXF8 (Prop_muxf8_I1_O)      0.094     0.356 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_14/O
                         net (fo=1, routed)           0.869     1.226    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_14_n_0
    SLICE_X24Y125        LUT6 (Prop_lut6_I1_O)        0.316     1.542 r  cpu0/mem_ctrl0/cache0/_inst[31]_i_9/O
                         net (fo=1, routed)           0.000     1.542    cpu0/mem_ctrl0/cache0/_inst[31]_i_9_n_0
    SLICE_X24Y125        MUXF7 (Prop_muxf7_I0_O)      0.238     1.780 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_6/O
                         net (fo=1, routed)           0.000     1.780    cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_6_n_0
    SLICE_X24Y125        MUXF8 (Prop_muxf8_I0_O)      0.104     1.884 r  cpu0/mem_ctrl0/cache0/_inst_reg[31]_i_4/O
                         net (fo=36, routed)          0.907     2.791    cpu0/mem_ctrl0/cache1/isValid[0]_32
    SLICE_X24Y129        LUT5 (Prop_lut5_I3_O)        0.316     3.107 f  cpu0/mem_ctrl0/cache1/_rw_i_2/O
                         net (fo=37, routed)          0.212     3.318    cpu0/mem_ctrl0/cache1/_rw_i_2_n_0
    SLICE_X24Y129        LUT6 (Prop_lut6_I0_O)        0.124     3.442 f  cpu0/mem_ctrl0/cache1/_stallreq_i_1/O
                         net (fo=6, routed)           0.341     3.784    cpu0/mem_ctrl0/cache1/status_if_reg[1]
    SLICE_X24Y127        LUT5 (Prop_lut5_I2_O)        0.124     3.908 r  cpu0/mem_ctrl0/cache1/npc[4]_i_2/O
                         net (fo=1, routed)           0.481     4.389    cpu0/id_ex0/DI[0]
    SLICE_X22Y127        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.896 r  cpu0/id_ex0/npc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.896    cpu0/id_ex0/npc_reg[4]_i_1_n_0
    SLICE_X22Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.010 r  cpu0/id_ex0/npc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.010    cpu0/id_ex0/npc_reg[8]_i_1_n_0
    SLICE_X22Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.124 r  cpu0/id_ex0/npc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.124    cpu0/id_ex0/npc_reg[12]_i_1_n_0
    SLICE_X22Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.238 r  cpu0/id_ex0/npc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.238    cpu0/id_ex0/npc_reg[16]_i_1_n_0
    SLICE_X22Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.352 r  cpu0/id_ex0/npc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.352    cpu0/id_ex0/npc_reg[20]_i_1_n_0
    SLICE_X22Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.466 r  cpu0/id_ex0/npc_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.466    cpu0/id_ex0/npc_reg[24]_i_1_n_0
    SLICE_X22Y133        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.800 r  cpu0/id_ex0/npc_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.800    cpu0/pc_reg0/D[26]
    SLICE_X22Y133        FDRE                                         r  cpu0/pc_reg0/npc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.606     2.497    cpu0/pc_reg0/clk_out6
    SLICE_X22Y133        FDRE                                         r  cpu0/pc_reg0/npc_reg[26]/C
                         clock pessimism             -0.406     2.091    
                         clock uncertainty           -0.061     2.030    
    SLICE_X22Y133        FDRE (Setup_fdre_C_D)        0.062     2.092    cpu0/pc_reg0/npc_reg[26]
  -------------------------------------------------------------------
                         required time                          2.092    
                         arrival time                          -5.800    
  -------------------------------------------------------------------
                         slack                                 -3.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.567%)  route 0.279ns (66.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.642    -0.419    hci0/io_in_fifo/clk_out6
    SLICE_X35Y103        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.279     0.001    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.917    -0.176    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMA/CLK
                         clock pessimism             -0.226    -0.402    
                         clock uncertainty            0.061    -0.341    
    SLICE_X34Y101        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.031    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.567%)  route 0.279ns (66.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.642    -0.419    hci0/io_in_fifo/clk_out6
    SLICE_X35Y103        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.279     0.001    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.917    -0.176    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMB/CLK
                         clock pessimism             -0.226    -0.402    
                         clock uncertainty            0.061    -0.341    
    SLICE_X34Y101        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.031    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.567%)  route 0.279ns (66.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.642    -0.419    hci0/io_in_fifo/clk_out6
    SLICE_X35Y103        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.279     0.001    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.917    -0.176    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMC/CLK
                         clock pessimism             -0.226    -0.402    
                         clock uncertainty            0.061    -0.341    
    SLICE_X34Y101        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.031    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.567%)  route 0.279ns (66.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.642    -0.419    hci0/io_in_fifo/clk_out6
    SLICE_X35Y103        FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.278 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.279     0.001    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/ADDRD0
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.917    -0.176    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/WCLK
    SLICE_X34Y101        RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMD/CLK
                         clock pessimism             -0.226    -0.402    
                         clock uncertainty            0.061    -0.341    
    SLICE_X34Y101        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.031    hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.749%)  route 0.214ns (60.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.647    -0.414    hci0/uart_blk/uart_tx_fifo/clk_out6
    SLICE_X13Y100        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.273 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.214    -0.059    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/ADDRD3
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.921    -0.172    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/WCLK
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMA/CLK
                         clock pessimism             -0.226    -0.398    
                         clock uncertainty            0.061    -0.337    
    SLICE_X12Y101        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.097    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.749%)  route 0.214ns (60.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.647    -0.414    hci0/uart_blk/uart_tx_fifo/clk_out6
    SLICE_X13Y100        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.273 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.214    -0.059    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/ADDRD3
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.921    -0.172    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/WCLK
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMB/CLK
                         clock pessimism             -0.226    -0.398    
                         clock uncertainty            0.061    -0.337    
    SLICE_X12Y101        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.097    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.749%)  route 0.214ns (60.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.647    -0.414    hci0/uart_blk/uart_tx_fifo/clk_out6
    SLICE_X13Y100        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.273 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.214    -0.059    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/ADDRD3
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.921    -0.172    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/WCLK
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMC/CLK
                         clock pessimism             -0.226    -0.398    
                         clock uncertainty            0.061    -0.337    
    SLICE_X12Y101        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.097    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.749%)  route 0.214ns (60.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.647    -0.414    hci0/uart_blk/uart_tx_fifo/clk_out6
    SLICE_X13Y100        FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.273 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.214    -0.059    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/ADDRD3
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.921    -0.172    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/WCLK
    SLICE_X12Y101        RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMD/CLK
                         clock pessimism             -0.226    -0.398    
                         clock uncertainty            0.061    -0.337    
    SLICE_X12Y101        RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.097    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 hci0/q_cpu_cycle_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/q_cpu_cycle_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.433ns (77.980%)  route 0.122ns (22.020%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.027ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.562    -0.499    hci0/clk_out6
    SLICE_X29Y97         FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  hci0/q_cpu_cycle_cnt_reg[14]/Q
                         net (fo=2, routed)           0.122    -0.237    hci0/data2[6]
    SLICE_X29Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.077 r  hci0/q_cpu_cycle_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.077    hci0/q_cpu_cycle_cnt_reg[12]_i_1_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.038 r  hci0/q_cpu_cycle_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.038    hci0/q_cpu_cycle_cnt_reg[16]_i_1_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.001 r  hci0/q_cpu_cycle_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.002    hci0/q_cpu_cycle_cnt_reg[20]_i_1_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.056 r  hci0/q_cpu_cycle_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.056    hci0/q_cpu_cycle_cnt_reg[24]_i_1_n_7
    SLICE_X29Y100        FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.918    -0.175    hci0/clk_out6
    SLICE_X29Y100        FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[24]/C
                         clock pessimism              0.027    -0.148    
                         clock uncertainty            0.061    -0.087    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105     0.018    hci0/q_cpu_cycle_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 hci0/q_cpu_cycle_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/q_cpu_cycle_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out6_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.444ns (78.408%)  route 0.122ns (21.592%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.027ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.562    -0.499    hci0/clk_out6
    SLICE_X29Y97         FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  hci0/q_cpu_cycle_cnt_reg[14]/Q
                         net (fo=2, routed)           0.122    -0.237    hci0/data2[6]
    SLICE_X29Y97         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.077 r  hci0/q_cpu_cycle_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.077    hci0/q_cpu_cycle_cnt_reg[12]_i_1_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.038 r  hci0/q_cpu_cycle_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.038    hci0/q_cpu_cycle_cnt_reg[16]_i_1_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.001 r  hci0/q_cpu_cycle_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.002    hci0/q_cpu_cycle_cnt_reg[20]_i_1_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.067 r  hci0/q_cpu_cycle_cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.067    hci0/q_cpu_cycle_cnt_reg[24]_i_1_n_5
    SLICE_X29Y100        FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.918    -0.175    hci0/clk_out6
    SLICE_X29Y100        FDRE                                         r  hci0/q_cpu_cycle_cnt_reg[26]/C
                         clock pessimism              0.027    -0.148    
                         clock uncertainty            0.061    -0.087    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105     0.018    hci0/q_cpu_cycle_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.049    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out6_clk_wiz_0
  To Clock:  clk_out6_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.412ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.720ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 0.456ns (13.797%)  route 2.849ns (86.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 2.501 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.042ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.727    -2.042    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.456    -1.586 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         2.849     1.264    hci0/uart_blk/uart_rx_blk/rst_repN_12_alias
    SLICE_X17Y112        FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.610     2.501    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X17Y112        FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/C
                         clock pessimism             -0.406     2.095    
                         clock uncertainty           -0.061     2.034    
    SLICE_X17Y112        FDPE (Recov_fdpe_C_PRE)     -0.359     1.675    hci0/uart_blk/uart_rx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          1.675    
                         arrival time                          -1.264    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.027ns  (logic 0.456ns (15.066%)  route 2.571ns (84.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns = ( 2.503 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.042ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.727    -2.042    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.456    -1.586 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         2.571     0.985    hci0/uart_blk/uart_rx_blk/rst_repN_12_alias
    SLICE_X16Y110        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.612     2.503    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X16Y110        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/C
                         clock pessimism             -0.406     2.097    
                         clock uncertainty           -0.061     2.036    
    SLICE_X16Y110        FDCE (Recov_fdce_C_CLR)     -0.405     1.631    hci0/uart_blk/uart_rx_blk/q_done_tick_reg
  -------------------------------------------------------------------
                         required time                          1.631    
                         arrival time                          -0.985    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.008ns  (logic 0.456ns (15.158%)  route 2.552ns (84.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 2.501 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.042ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.727    -2.042    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.456    -1.586 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         2.552     0.967    hci0/uart_blk/uart_rx_blk/rst_repN_12_alias
    SLICE_X18Y112        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.610     2.501    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X18Y112        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/C
                         clock pessimism             -0.406     2.095    
                         clock uncertainty           -0.061     2.034    
    SLICE_X18Y112        FDCE (Recov_fdce_C_CLR)     -0.405     1.629    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          1.629    
                         arrival time                          -0.967    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.008ns  (logic 0.456ns (15.158%)  route 2.552ns (84.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 2.501 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.042ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.727    -2.042    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.456    -1.586 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         2.552     0.967    hci0/uart_blk/uart_rx_blk/rst_repN_12_alias
    SLICE_X18Y112        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.610     2.501    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X18Y112        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/C
                         clock pessimism             -0.406     2.095    
                         clock uncertainty           -0.061     2.034    
    SLICE_X18Y112        FDCE (Recov_fdce_C_CLR)     -0.405     1.629    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          1.629    
                         arrival time                          -0.967    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.008ns  (logic 0.456ns (15.158%)  route 2.552ns (84.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 2.501 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.042ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.727    -2.042    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.456    -1.586 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         2.552     0.967    hci0/uart_blk/uart_rx_blk/rst_repN_12_alias
    SLICE_X18Y112        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.610     2.501    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X18Y112        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/C
                         clock pessimism             -0.406     2.095    
                         clock uncertainty           -0.061     2.034    
    SLICE_X18Y112        FDCE (Recov_fdce_C_CLR)     -0.405     1.629    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          1.629    
                         arrival time                          -0.967    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.816ns  (required time - arrival time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.855ns  (logic 0.456ns (15.969%)  route 2.399ns (84.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.664ns = ( 2.502 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.042ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.727    -2.042    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.456    -1.586 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         2.399     0.814    hci0/uart_blk/uart_rx_blk/rst_repN_12_alias
    SLICE_X18Y111        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.611     2.502    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X18Y111        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/C
                         clock pessimism             -0.406     2.096    
                         clock uncertainty           -0.061     2.035    
    SLICE_X18Y111        FDCE (Recov_fdce_C_CLR)     -0.405     1.630    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          1.630    
                         arrival time                          -0.814    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.822ns  (required time - arrival time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.852ns  (logic 0.456ns (15.990%)  route 2.396ns (84.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 2.504 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.042ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.727    -2.042    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.456    -1.586 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         2.396     0.810    hci0/uart_blk/uart_rx_blk/rst_repN_12_alias
    SLICE_X16Y108        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.613     2.504    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X16Y108        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism             -0.406     2.098    
                         clock uncertainty           -0.061     2.037    
    SLICE_X16Y108        FDCE (Recov_fdce_C_CLR)     -0.405     1.632    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          1.632    
                         arrival time                          -0.810    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.518ns (20.556%)  route 2.002ns (79.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.838ns = ( 2.329 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.045ns
    Clock Pessimism Removal (CPR):    -0.486ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.724    -2.045    clk
    SLICE_X30Y130        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y130        FDPE (Prop_fdpe_C_Q)         0.518    -1.527 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          2.002     0.475    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X41Y99         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.438     2.329    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X41Y99         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/C
                         clock pessimism             -0.486     1.842    
                         clock uncertainty           -0.061     1.782    
    SLICE_X41Y99         FDCE (Recov_fdce_C_CLR)     -0.405     1.377    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          1.377    
                         arrival time                          -0.475    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.518ns (20.556%)  route 2.002ns (79.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.838ns = ( 2.329 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.045ns
    Clock Pessimism Removal (CPR):    -0.486ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.724    -2.045    clk
    SLICE_X30Y130        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y130        FDPE (Prop_fdpe_C_Q)         0.518    -1.527 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          2.002     0.475    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X41Y99         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.438     2.329    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X41Y99         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/C
                         clock pessimism             -0.486     1.842    
                         clock uncertainty           -0.061     1.782    
    SLICE_X41Y99         FDCE (Recov_fdce_C_CLR)     -0.405     1.377    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          1.377    
                         arrival time                          -0.475    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.518ns (20.556%)  route 2.002ns (79.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.838ns = ( 2.329 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.045ns
    Clock Pessimism Removal (CPR):    -0.486ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.724    -2.045    clk
    SLICE_X30Y130        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y130        FDPE (Prop_fdpe_C_Q)         0.518    -1.527 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          2.002     0.475    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X41Y99         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.438     2.329    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X41Y99         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/C
                         clock pessimism             -0.486     1.842    
                         clock uncertainty           -0.061     1.782    
    SLICE_X41Y99         FDCE (Recov_fdce_C_CLR)     -0.405     1.377    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          1.377    
                         arrival time                          -0.475    
  -------------------------------------------------------------------
                         slack                                  0.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.141ns (20.973%)  route 0.531ns (79.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.637    -0.424    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.283 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.531     0.248    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X24Y100        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.919    -0.174    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X24Y100        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.206    -0.380    
    SLICE_X24Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.472    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.141ns (20.973%)  route 0.531ns (79.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.637    -0.424    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.283 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.531     0.248    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X24Y100        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.919    -0.174    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X24Y100        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism             -0.206    -0.380    
    SLICE_X24Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.472    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.141ns (20.973%)  route 0.531ns (79.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.637    -0.424    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.283 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.531     0.248    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X24Y100        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.919    -0.174    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X24Y100        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism             -0.206    -0.380    
    SLICE_X24Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.472    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.141ns (19.647%)  route 0.577ns (80.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.173ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.637    -0.424    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.283 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.577     0.294    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X21Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.920    -0.173    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X21Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism             -0.206    -0.379    
    SLICE_X21Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.471    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.529%)  route 0.581ns (80.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.173ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.637    -0.424    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.283 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.581     0.298    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.920    -0.173    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism             -0.206    -0.379    
    SLICE_X20Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.471    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.529%)  route 0.581ns (80.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.173ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.637    -0.424    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.283 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.581     0.298    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.920    -0.173    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism             -0.206    -0.379    
    SLICE_X20Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.471    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.529%)  route 0.581ns (80.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.173ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.637    -0.424    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.283 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.581     0.298    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.920    -0.173    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism             -0.206    -0.379    
    SLICE_X20Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.471    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.529%)  route 0.581ns (80.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.173ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.637    -0.424    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.283 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.581     0.298    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X20Y101        FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.920    -0.173    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X20Y101        FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/C
                         clock pessimism             -0.206    -0.379    
    SLICE_X20Y101        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.474    hci0/uart_blk/uart_tx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.164ns (17.178%)  route 0.791ns (82.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.635    -0.426    clk
    SLICE_X30Y130        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y130        FDPE (Prop_fdpe_C_Q)         0.164    -0.262 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          0.791     0.529    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X41Y100        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.917    -0.176    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X41Y100        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/C
                         clock pessimism              0.023    -0.153    
    SLICE_X41Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.245    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                           0.529    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.164ns (17.178%)  route 0.791ns (82.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.635    -0.426    clk
    SLICE_X30Y130        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y130        FDPE (Prop_fdpe_C_Q)         0.164    -0.262 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          0.791     0.529    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X41Y100        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.917    -0.176    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X41Y100        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/C
                         clock pessimism              0.023    -0.153    
    SLICE_X41Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.245    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                           0.529    
  -------------------------------------------------------------------
                         slack                                  0.774    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out6_clk_wiz_0_1
  To Clock:  clk_out6_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.412ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.660ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 0.456ns (13.797%)  route 2.849ns (86.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 2.501 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.042ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.727    -2.042    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.456    -1.586 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         2.849     1.264    hci0/uart_blk/uart_rx_blk/rst_repN_12_alias
    SLICE_X17Y112        FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.610     2.501    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X17Y112        FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/C
                         clock pessimism             -0.406     2.095    
                         clock uncertainty           -0.061     2.034    
    SLICE_X17Y112        FDPE (Recov_fdpe_C_PRE)     -0.359     1.675    hci0/uart_blk/uart_rx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          1.675    
                         arrival time                          -1.264    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.027ns  (logic 0.456ns (15.066%)  route 2.571ns (84.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns = ( 2.503 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.042ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.727    -2.042    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.456    -1.586 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         2.571     0.985    hci0/uart_blk/uart_rx_blk/rst_repN_12_alias
    SLICE_X16Y110        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.612     2.503    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X16Y110        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/C
                         clock pessimism             -0.406     2.097    
                         clock uncertainty           -0.061     2.036    
    SLICE_X16Y110        FDCE (Recov_fdce_C_CLR)     -0.405     1.631    hci0/uart_blk/uart_rx_blk/q_done_tick_reg
  -------------------------------------------------------------------
                         required time                          1.631    
                         arrival time                          -0.985    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.008ns  (logic 0.456ns (15.158%)  route 2.552ns (84.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 2.501 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.042ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.727    -2.042    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.456    -1.586 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         2.552     0.967    hci0/uart_blk/uart_rx_blk/rst_repN_12_alias
    SLICE_X18Y112        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.610     2.501    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X18Y112        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/C
                         clock pessimism             -0.406     2.095    
                         clock uncertainty           -0.061     2.034    
    SLICE_X18Y112        FDCE (Recov_fdce_C_CLR)     -0.405     1.629    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          1.629    
                         arrival time                          -0.967    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.008ns  (logic 0.456ns (15.158%)  route 2.552ns (84.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 2.501 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.042ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.727    -2.042    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.456    -1.586 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         2.552     0.967    hci0/uart_blk/uart_rx_blk/rst_repN_12_alias
    SLICE_X18Y112        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.610     2.501    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X18Y112        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/C
                         clock pessimism             -0.406     2.095    
                         clock uncertainty           -0.061     2.034    
    SLICE_X18Y112        FDCE (Recov_fdce_C_CLR)     -0.405     1.629    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          1.629    
                         arrival time                          -0.967    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.008ns  (logic 0.456ns (15.158%)  route 2.552ns (84.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 2.501 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.042ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.727    -2.042    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.456    -1.586 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         2.552     0.967    hci0/uart_blk/uart_rx_blk/rst_repN_12_alias
    SLICE_X18Y112        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.610     2.501    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X18Y112        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/C
                         clock pessimism             -0.406     2.095    
                         clock uncertainty           -0.061     2.034    
    SLICE_X18Y112        FDCE (Recov_fdce_C_CLR)     -0.405     1.629    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          1.629    
                         arrival time                          -0.967    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.816ns  (required time - arrival time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.855ns  (logic 0.456ns (15.969%)  route 2.399ns (84.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.664ns = ( 2.502 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.042ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.727    -2.042    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.456    -1.586 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         2.399     0.814    hci0/uart_blk/uart_rx_blk/rst_repN_12_alias
    SLICE_X18Y111        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.611     2.502    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X18Y111        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/C
                         clock pessimism             -0.406     2.096    
                         clock uncertainty           -0.061     2.035    
    SLICE_X18Y111        FDCE (Recov_fdce_C_CLR)     -0.405     1.630    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          1.630    
                         arrival time                          -0.814    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.822ns  (required time - arrival time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.852ns  (logic 0.456ns (15.990%)  route 2.396ns (84.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 2.504 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.042ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.727    -2.042    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.456    -1.586 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         2.396     0.810    hci0/uart_blk/uart_rx_blk/rst_repN_12_alias
    SLICE_X16Y108        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.613     2.504    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X16Y108        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism             -0.406     2.098    
                         clock uncertainty           -0.061     2.037    
    SLICE_X16Y108        FDCE (Recov_fdce_C_CLR)     -0.405     1.632    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          1.632    
                         arrival time                          -0.810    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.518ns (20.556%)  route 2.002ns (79.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.838ns = ( 2.329 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.045ns
    Clock Pessimism Removal (CPR):    -0.486ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.724    -2.045    clk
    SLICE_X30Y130        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y130        FDPE (Prop_fdpe_C_Q)         0.518    -1.527 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          2.002     0.475    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X41Y99         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.438     2.329    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X41Y99         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/C
                         clock pessimism             -0.486     1.842    
                         clock uncertainty           -0.061     1.782    
    SLICE_X41Y99         FDCE (Recov_fdce_C_CLR)     -0.405     1.377    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          1.377    
                         arrival time                          -0.475    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.518ns (20.556%)  route 2.002ns (79.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.838ns = ( 2.329 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.045ns
    Clock Pessimism Removal (CPR):    -0.486ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.724    -2.045    clk
    SLICE_X30Y130        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y130        FDPE (Prop_fdpe_C_Q)         0.518    -1.527 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          2.002     0.475    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X41Y99         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.438     2.329    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X41Y99         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/C
                         clock pessimism             -0.486     1.842    
                         clock uncertainty           -0.061     1.782    
    SLICE_X41Y99         FDCE (Recov_fdce_C_CLR)     -0.405     1.377    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          1.377    
                         arrival time                          -0.475    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.518ns (20.556%)  route 2.002ns (79.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.838ns = ( 2.329 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.045ns
    Clock Pessimism Removal (CPR):    -0.486ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.724    -2.045    clk
    SLICE_X30Y130        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y130        FDPE (Prop_fdpe_C_Q)         0.518    -1.527 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          2.002     0.475    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X41Y99         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.438     2.329    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X41Y99         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/C
                         clock pessimism             -0.486     1.842    
                         clock uncertainty           -0.061     1.782    
    SLICE_X41Y99         FDCE (Recov_fdce_C_CLR)     -0.405     1.377    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          1.377    
                         arrival time                          -0.475    
  -------------------------------------------------------------------
                         slack                                  0.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.141ns (20.973%)  route 0.531ns (79.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.637    -0.424    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.283 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.531     0.248    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X24Y100        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.919    -0.174    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X24Y100        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.206    -0.380    
                         clock uncertainty            0.061    -0.319    
    SLICE_X24Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.411    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.141ns (20.973%)  route 0.531ns (79.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.637    -0.424    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.283 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.531     0.248    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X24Y100        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.919    -0.174    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X24Y100        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism             -0.206    -0.380    
                         clock uncertainty            0.061    -0.319    
    SLICE_X24Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.411    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.141ns (20.973%)  route 0.531ns (79.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.637    -0.424    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.283 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.531     0.248    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X24Y100        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.919    -0.174    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X24Y100        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism             -0.206    -0.380    
                         clock uncertainty            0.061    -0.319    
    SLICE_X24Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.411    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.141ns (19.647%)  route 0.577ns (80.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.173ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.637    -0.424    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.283 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.577     0.294    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X21Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.920    -0.173    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X21Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism             -0.206    -0.379    
                         clock uncertainty            0.061    -0.318    
    SLICE_X21Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.410    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.529%)  route 0.581ns (80.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.173ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.637    -0.424    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.283 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.581     0.298    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.920    -0.173    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism             -0.206    -0.379    
                         clock uncertainty            0.061    -0.318    
    SLICE_X20Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.410    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.529%)  route 0.581ns (80.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.173ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.637    -0.424    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.283 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.581     0.298    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.920    -0.173    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism             -0.206    -0.379    
                         clock uncertainty            0.061    -0.318    
    SLICE_X20Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.410    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.529%)  route 0.581ns (80.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.173ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.637    -0.424    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.283 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.581     0.298    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.920    -0.173    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism             -0.206    -0.379    
                         clock uncertainty            0.061    -0.318    
    SLICE_X20Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.410    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.529%)  route 0.581ns (80.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.173ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.637    -0.424    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.283 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.581     0.298    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X20Y101        FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.920    -0.173    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X20Y101        FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/C
                         clock pessimism             -0.206    -0.379    
                         clock uncertainty            0.061    -0.318    
    SLICE_X20Y101        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.413    hci0/uart_blk/uart_tx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.164ns (17.178%)  route 0.791ns (82.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    -0.023ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.635    -0.426    clk
    SLICE_X30Y130        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y130        FDPE (Prop_fdpe_C_Q)         0.164    -0.262 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          0.791     0.529    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X41Y100        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.917    -0.176    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X41Y100        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/C
                         clock pessimism              0.023    -0.153    
                         clock uncertainty            0.061    -0.092    
    SLICE_X41Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.184    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                           0.529    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.164ns (17.178%)  route 0.791ns (82.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    -0.023ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.635    -0.426    clk
    SLICE_X30Y130        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y130        FDPE (Prop_fdpe_C_Q)         0.164    -0.262 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          0.791     0.529    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X41Y100        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.917    -0.176    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X41Y100        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/C
                         clock pessimism              0.023    -0.153    
                         clock uncertainty            0.061    -0.092    
    SLICE_X41Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.184    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                           0.529    
  -------------------------------------------------------------------
                         slack                                  0.713    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out6_clk_wiz_0
  To Clock:  clk_out6_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.412ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.660ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 0.456ns (13.797%)  route 2.849ns (86.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 2.501 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.042ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.727    -2.042    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.456    -1.586 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         2.849     1.264    hci0/uart_blk/uart_rx_blk/rst_repN_12_alias
    SLICE_X17Y112        FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.610     2.501    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X17Y112        FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/C
                         clock pessimism             -0.406     2.095    
                         clock uncertainty           -0.061     2.034    
    SLICE_X17Y112        FDPE (Recov_fdpe_C_PRE)     -0.359     1.675    hci0/uart_blk/uart_rx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          1.675    
                         arrival time                          -1.264    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.027ns  (logic 0.456ns (15.066%)  route 2.571ns (84.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns = ( 2.503 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.042ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.727    -2.042    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.456    -1.586 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         2.571     0.985    hci0/uart_blk/uart_rx_blk/rst_repN_12_alias
    SLICE_X16Y110        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.612     2.503    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X16Y110        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/C
                         clock pessimism             -0.406     2.097    
                         clock uncertainty           -0.061     2.036    
    SLICE_X16Y110        FDCE (Recov_fdce_C_CLR)     -0.405     1.631    hci0/uart_blk/uart_rx_blk/q_done_tick_reg
  -------------------------------------------------------------------
                         required time                          1.631    
                         arrival time                          -0.985    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.008ns  (logic 0.456ns (15.158%)  route 2.552ns (84.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 2.501 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.042ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.727    -2.042    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.456    -1.586 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         2.552     0.967    hci0/uart_blk/uart_rx_blk/rst_repN_12_alias
    SLICE_X18Y112        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.610     2.501    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X18Y112        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/C
                         clock pessimism             -0.406     2.095    
                         clock uncertainty           -0.061     2.034    
    SLICE_X18Y112        FDCE (Recov_fdce_C_CLR)     -0.405     1.629    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          1.629    
                         arrival time                          -0.967    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.008ns  (logic 0.456ns (15.158%)  route 2.552ns (84.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 2.501 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.042ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.727    -2.042    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.456    -1.586 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         2.552     0.967    hci0/uart_blk/uart_rx_blk/rst_repN_12_alias
    SLICE_X18Y112        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.610     2.501    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X18Y112        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/C
                         clock pessimism             -0.406     2.095    
                         clock uncertainty           -0.061     2.034    
    SLICE_X18Y112        FDCE (Recov_fdce_C_CLR)     -0.405     1.629    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          1.629    
                         arrival time                          -0.967    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.008ns  (logic 0.456ns (15.158%)  route 2.552ns (84.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 2.501 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.042ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.727    -2.042    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.456    -1.586 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         2.552     0.967    hci0/uart_blk/uart_rx_blk/rst_repN_12_alias
    SLICE_X18Y112        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.610     2.501    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X18Y112        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/C
                         clock pessimism             -0.406     2.095    
                         clock uncertainty           -0.061     2.034    
    SLICE_X18Y112        FDCE (Recov_fdce_C_CLR)     -0.405     1.629    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          1.629    
                         arrival time                          -0.967    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.816ns  (required time - arrival time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.855ns  (logic 0.456ns (15.969%)  route 2.399ns (84.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.664ns = ( 2.502 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.042ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.727    -2.042    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.456    -1.586 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         2.399     0.814    hci0/uart_blk/uart_rx_blk/rst_repN_12_alias
    SLICE_X18Y111        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.611     2.502    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X18Y111        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/C
                         clock pessimism             -0.406     2.096    
                         clock uncertainty           -0.061     2.035    
    SLICE_X18Y111        FDCE (Recov_fdce_C_CLR)     -0.405     1.630    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          1.630    
                         arrival time                          -0.814    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.822ns  (required time - arrival time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.852ns  (logic 0.456ns (15.990%)  route 2.396ns (84.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 2.504 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.042ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.727    -2.042    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.456    -1.586 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         2.396     0.810    hci0/uart_blk/uart_rx_blk/rst_repN_12_alias
    SLICE_X16Y108        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.613     2.504    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X16Y108        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism             -0.406     2.098    
                         clock uncertainty           -0.061     2.037    
    SLICE_X16Y108        FDCE (Recov_fdce_C_CLR)     -0.405     1.632    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          1.632    
                         arrival time                          -0.810    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.518ns (20.556%)  route 2.002ns (79.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.838ns = ( 2.329 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.045ns
    Clock Pessimism Removal (CPR):    -0.486ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.724    -2.045    clk
    SLICE_X30Y130        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y130        FDPE (Prop_fdpe_C_Q)         0.518    -1.527 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          2.002     0.475    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X41Y99         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.438     2.329    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X41Y99         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/C
                         clock pessimism             -0.486     1.842    
                         clock uncertainty           -0.061     1.782    
    SLICE_X41Y99         FDCE (Recov_fdce_C_CLR)     -0.405     1.377    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          1.377    
                         arrival time                          -0.475    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.518ns (20.556%)  route 2.002ns (79.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.838ns = ( 2.329 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.045ns
    Clock Pessimism Removal (CPR):    -0.486ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.724    -2.045    clk
    SLICE_X30Y130        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y130        FDPE (Prop_fdpe_C_Q)         0.518    -1.527 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          2.002     0.475    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X41Y99         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.438     2.329    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X41Y99         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/C
                         clock pessimism             -0.486     1.842    
                         clock uncertainty           -0.061     1.782    
    SLICE_X41Y99         FDCE (Recov_fdce_C_CLR)     -0.405     1.377    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          1.377    
                         arrival time                          -0.475    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.518ns (20.556%)  route 2.002ns (79.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.838ns = ( 2.329 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.045ns
    Clock Pessimism Removal (CPR):    -0.486ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.724    -2.045    clk
    SLICE_X30Y130        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y130        FDPE (Prop_fdpe_C_Q)         0.518    -1.527 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          2.002     0.475    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X41Y99         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.438     2.329    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X41Y99         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/C
                         clock pessimism             -0.486     1.842    
                         clock uncertainty           -0.061     1.782    
    SLICE_X41Y99         FDCE (Recov_fdce_C_CLR)     -0.405     1.377    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          1.377    
                         arrival time                          -0.475    
  -------------------------------------------------------------------
                         slack                                  0.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.141ns (20.973%)  route 0.531ns (79.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.637    -0.424    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.283 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.531     0.248    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X24Y100        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.919    -0.174    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X24Y100        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.206    -0.380    
                         clock uncertainty            0.061    -0.319    
    SLICE_X24Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.411    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.141ns (20.973%)  route 0.531ns (79.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.637    -0.424    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.283 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.531     0.248    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X24Y100        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.919    -0.174    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X24Y100        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism             -0.206    -0.380    
                         clock uncertainty            0.061    -0.319    
    SLICE_X24Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.411    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.141ns (20.973%)  route 0.531ns (79.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.637    -0.424    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.283 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.531     0.248    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X24Y100        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.919    -0.174    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X24Y100        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism             -0.206    -0.380    
                         clock uncertainty            0.061    -0.319    
    SLICE_X24Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.411    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.141ns (19.647%)  route 0.577ns (80.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.173ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.637    -0.424    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.283 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.577     0.294    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X21Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.920    -0.173    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X21Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism             -0.206    -0.379    
                         clock uncertainty            0.061    -0.318    
    SLICE_X21Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.410    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.529%)  route 0.581ns (80.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.173ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.637    -0.424    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.283 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.581     0.298    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.920    -0.173    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism             -0.206    -0.379    
                         clock uncertainty            0.061    -0.318    
    SLICE_X20Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.410    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.529%)  route 0.581ns (80.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.173ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.637    -0.424    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.283 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.581     0.298    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.920    -0.173    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism             -0.206    -0.379    
                         clock uncertainty            0.061    -0.318    
    SLICE_X20Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.410    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.529%)  route 0.581ns (80.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.173ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.637    -0.424    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.283 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.581     0.298    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.920    -0.173    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism             -0.206    -0.379    
                         clock uncertainty            0.061    -0.318    
    SLICE_X20Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.410    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.529%)  route 0.581ns (80.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.173ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.637    -0.424    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.283 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.581     0.298    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X20Y101        FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.920    -0.173    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X20Y101        FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/C
                         clock pessimism             -0.206    -0.379    
                         clock uncertainty            0.061    -0.318    
    SLICE_X20Y101        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.413    hci0/uart_blk/uart_tx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.164ns (17.178%)  route 0.791ns (82.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    -0.023ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.635    -0.426    clk
    SLICE_X30Y130        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y130        FDPE (Prop_fdpe_C_Q)         0.164    -0.262 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          0.791     0.529    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X41Y100        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.917    -0.176    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X41Y100        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/C
                         clock pessimism              0.023    -0.153    
                         clock uncertainty            0.061    -0.092    
    SLICE_X41Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.184    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                           0.529    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.164ns (17.178%)  route 0.791ns (82.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    -0.023ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.635    -0.426    clk
    SLICE_X30Y130        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y130        FDPE (Prop_fdpe_C_Q)         0.164    -0.262 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          0.791     0.529    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X41Y100        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.917    -0.176    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X41Y100        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/C
                         clock pessimism              0.023    -0.153    
                         clock uncertainty            0.061    -0.092    
    SLICE_X41Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.184    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                           0.529    
  -------------------------------------------------------------------
                         slack                                  0.713    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out6_clk_wiz_0_1
  To Clock:  clk_out6_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.413ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.720ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 0.456ns (13.797%)  route 2.849ns (86.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 2.501 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.042ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.727    -2.042    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.456    -1.586 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         2.849     1.264    hci0/uart_blk/uart_rx_blk/rst_repN_12_alias
    SLICE_X17Y112        FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.610     2.501    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X17Y112        FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[0]/C
                         clock pessimism             -0.406     2.095    
                         clock uncertainty           -0.060     2.035    
    SLICE_X17Y112        FDPE (Recov_fdpe_C_PRE)     -0.359     1.676    hci0/uart_blk/uart_rx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          1.676    
                         arrival time                          -1.264    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.027ns  (logic 0.456ns (15.066%)  route 2.571ns (84.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.663ns = ( 2.503 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.042ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.727    -2.042    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.456    -1.586 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         2.571     0.985    hci0/uart_blk/uart_rx_blk/rst_repN_12_alias
    SLICE_X16Y110        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.612     2.503    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X16Y110        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/C
                         clock pessimism             -0.406     2.097    
                         clock uncertainty           -0.060     2.037    
    SLICE_X16Y110        FDCE (Recov_fdce_C_CLR)     -0.405     1.632    hci0/uart_blk/uart_rx_blk/q_done_tick_reg
  -------------------------------------------------------------------
                         required time                          1.632    
                         arrival time                          -0.985    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.008ns  (logic 0.456ns (15.158%)  route 2.552ns (84.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 2.501 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.042ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.727    -2.042    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.456    -1.586 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         2.552     0.967    hci0/uart_blk/uart_rx_blk/rst_repN_12_alias
    SLICE_X18Y112        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.610     2.501    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X18Y112        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/C
                         clock pessimism             -0.406     2.095    
                         clock uncertainty           -0.060     2.035    
    SLICE_X18Y112        FDCE (Recov_fdce_C_CLR)     -0.405     1.630    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          1.630    
                         arrival time                          -0.967    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.008ns  (logic 0.456ns (15.158%)  route 2.552ns (84.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 2.501 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.042ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.727    -2.042    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.456    -1.586 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         2.552     0.967    hci0/uart_blk/uart_rx_blk/rst_repN_12_alias
    SLICE_X18Y112        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.610     2.501    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X18Y112        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/C
                         clock pessimism             -0.406     2.095    
                         clock uncertainty           -0.060     2.035    
    SLICE_X18Y112        FDCE (Recov_fdce_C_CLR)     -0.405     1.630    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          1.630    
                         arrival time                          -0.967    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.008ns  (logic 0.456ns (15.158%)  route 2.552ns (84.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 2.501 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.042ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.727    -2.042    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.456    -1.586 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         2.552     0.967    hci0/uart_blk/uart_rx_blk/rst_repN_12_alias
    SLICE_X18Y112        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.610     2.501    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X18Y112        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/C
                         clock pessimism             -0.406     2.095    
                         clock uncertainty           -0.060     2.035    
    SLICE_X18Y112        FDCE (Recov_fdce_C_CLR)     -0.405     1.630    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          1.630    
                         arrival time                          -0.967    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.855ns  (logic 0.456ns (15.969%)  route 2.399ns (84.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.664ns = ( 2.502 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.042ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.727    -2.042    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.456    -1.586 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         2.399     0.814    hci0/uart_blk/uart_rx_blk/rst_repN_12_alias
    SLICE_X18Y111        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.611     2.502    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X18Y111        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/C
                         clock pessimism             -0.406     2.096    
                         clock uncertainty           -0.060     2.036    
    SLICE_X18Y111        FDCE (Recov_fdce_C_CLR)     -0.405     1.631    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          1.631    
                         arrival time                          -0.814    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.823ns  (required time - arrival time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.852ns  (logic 0.456ns (15.990%)  route 2.396ns (84.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.662ns = ( 2.504 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.042ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.727    -2.042    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.456    -1.586 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         2.396     0.810    hci0/uart_blk/uart_rx_blk/rst_repN_12_alias
    SLICE_X16Y108        FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.613     2.504    hci0/uart_blk/uart_rx_blk/clk_out6
    SLICE_X16Y108        FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism             -0.406     2.098    
                         clock uncertainty           -0.060     2.038    
    SLICE_X16Y108        FDCE (Recov_fdce_C_CLR)     -0.405     1.633    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          1.633    
                         arrival time                          -0.810    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.518ns (20.556%)  route 2.002ns (79.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.838ns = ( 2.329 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.045ns
    Clock Pessimism Removal (CPR):    -0.486ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.724    -2.045    clk
    SLICE_X30Y130        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y130        FDPE (Prop_fdpe_C_Q)         0.518    -1.527 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          2.002     0.475    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X41Y99         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.438     2.329    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X41Y99         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/C
                         clock pessimism             -0.486     1.842    
                         clock uncertainty           -0.060     1.782    
    SLICE_X41Y99         FDCE (Recov_fdce_C_CLR)     -0.405     1.377    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          1.377    
                         arrival time                          -0.475    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.518ns (20.556%)  route 2.002ns (79.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.838ns = ( 2.329 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.045ns
    Clock Pessimism Removal (CPR):    -0.486ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.724    -2.045    clk
    SLICE_X30Y130        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y130        FDPE (Prop_fdpe_C_Q)         0.518    -1.527 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          2.002     0.475    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X41Y99         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.438     2.329    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X41Y99         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/C
                         clock pessimism             -0.486     1.842    
                         clock uncertainty           -0.060     1.782    
    SLICE_X41Y99         FDCE (Recov_fdce_C_CLR)     -0.405     1.377    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          1.377    
                         arrival time                          -0.475    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out6_clk_wiz_0_1 rise@4.167ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.518ns (20.556%)  route 2.002ns (79.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.838ns = ( 2.329 - 4.167 ) 
    Source Clock Delay      (SCD):    -2.045ns
    Clock Pessimism Removal (CPR):    -0.486ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -8.482    -5.770 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.655    -4.115    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.154    -3.865    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.769 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.724    -2.045    clk
    SLICE_X30Y130        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y130        FDPE (Prop_fdpe_C_Q)         0.518    -1.527 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          2.002     0.475    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X41Y99         FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      4.167     4.167 r  
    W5                                                0.000     4.167 r  EXCLK (IN)
                         net (fo=0)                   0.000     4.167    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     5.555 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.736    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -7.750    -1.014 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.576     0.562    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     0.653 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.147     0.800    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.891 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        1.438     2.329    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X41Y99         FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/C
                         clock pessimism             -0.486     1.842    
                         clock uncertainty           -0.060     1.782    
    SLICE_X41Y99         FDCE (Recov_fdce_C_CLR)     -0.405     1.377    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          1.377    
                         arrival time                          -0.475    
  -------------------------------------------------------------------
                         slack                                  0.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.141ns (20.973%)  route 0.531ns (79.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.637    -0.424    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.283 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.531     0.248    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X24Y100        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.919    -0.174    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X24Y100        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.206    -0.380    
    SLICE_X24Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.472    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.141ns (20.973%)  route 0.531ns (79.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.637    -0.424    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.283 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.531     0.248    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X24Y100        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.919    -0.174    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X24Y100        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism             -0.206    -0.380    
    SLICE_X24Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.472    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.141ns (20.973%)  route 0.531ns (79.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.637    -0.424    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.283 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.531     0.248    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X24Y100        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.919    -0.174    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X24Y100        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism             -0.206    -0.380    
    SLICE_X24Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.472    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.141ns (19.647%)  route 0.577ns (80.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.173ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.637    -0.424    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.283 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.577     0.294    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X21Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.920    -0.173    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X21Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism             -0.206    -0.379    
    SLICE_X21Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.471    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.529%)  route 0.581ns (80.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.173ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.637    -0.424    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.283 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.581     0.298    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.920    -0.173    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism             -0.206    -0.379    
    SLICE_X20Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.471    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.529%)  route 0.581ns (80.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.173ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.637    -0.424    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.283 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.581     0.298    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.920    -0.173    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism             -0.206    -0.379    
    SLICE_X20Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.471    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.529%)  route 0.581ns (80.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.173ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.637    -0.424    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.283 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.581     0.298    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X20Y101        FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.920    -0.173    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X20Y101        FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism             -0.206    -0.379    
    SLICE_X20Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.471    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 rst_reg_replica_12/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.529%)  route 0.581ns (80.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.173ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.637    -0.424    clk
    SLICE_X33Y117        FDPE                                         r  rst_reg_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDPE (Prop_fdpe_C_Q)         0.141    -0.283 f  rst_reg_replica_12/Q
                         net (fo=189, routed)         0.581     0.298    hci0/uart_blk/uart_tx_blk/rst_repN_12_alias
    SLICE_X20Y101        FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.920    -0.173    hci0/uart_blk/uart_tx_blk/clk_out6
    SLICE_X20Y101        FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/C
                         clock pessimism             -0.206    -0.379    
    SLICE_X20Y101        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.474    hci0/uart_blk/uart_tx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.164ns (17.178%)  route 0.791ns (82.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.635    -0.426    clk
    SLICE_X30Y130        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y130        FDPE (Prop_fdpe_C_Q)         0.164    -0.262 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          0.791     0.529    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X41Y100        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.917    -0.176    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X41Y100        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/C
                         clock pessimism              0.023    -0.153    
    SLICE_X41Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.245    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                           0.529    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 rst_reg_replica_10/C
                            (rising edge-triggered cell FDPE clocked by clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out6_clk_wiz_0_1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0_1 rise@0.000ns - clk_out6_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.164ns (17.178%)  route 0.791ns (82.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.176ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.322    -1.656 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.501    -1.155    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.042    -1.087    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.061 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.635    -0.426    clk
    SLICE_X30Y130        FDPE                                         r  rst_reg_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y130        FDPE (Prop_fdpe_C_Q)         0.164    -0.262 f  rst_reg_replica_10/Q
                         net (fo=78, routed)          0.791     0.529    hci0/uart_blk/uart_baud_clk_blk/rst_repN_10_alias
    SLICE_X41Y100        FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                     -2.638    -1.743 r  clk_inst/inst/plle2_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.546    -1.197    clk_inst/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_inst/inst/clkout6_buf_replica/O
                         net (fo=57, routed)          0.046    -1.122    clk_inst/inst/clk_out6_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.093 r  clk_inst/inst/clkout6_buf/O
                         net (fo=3068, routed)        0.917    -0.176    hci0/uart_blk/uart_baud_clk_blk/clk_out6
    SLICE_X41Y100        FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/C
                         clock pessimism              0.023    -0.153    
    SLICE_X41Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.245    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                           0.529    
  -------------------------------------------------------------------
                         slack                                  0.774    





