[{"DBLP title": "X Marks the Spot: Scan-Flip-Flop Clustering for Faster-than-at-Speed Test.", "DBLP authors": ["Matthias Kampmann", "Sybille Hellebrand"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.20", "OA papers": [{"PaperId": "https://openalex.org/W2561468639", "PaperTitle": "X Marks the Spot: Scan-Flip-Flop Clustering for Faster-than-at-Speed Test", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Paderborn University": 2.0}, "Authors": ["Matthias Kampmann", "Sybille Hellebrand"]}]}, {"DBLP title": "Crypt-Delay: Encrypting IP Cores with Capabilities for Gate-level Logic and Delay Simulations.", "DBLP authors": ["Parameswaran Ramanathan", "Kewal K. Saluja"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.47", "OA papers": [{"PaperId": "https://openalex.org/W2566081789", "PaperTitle": "Crypt-Delay: Encrypting IP Cores with Capabilities for Gate-level Logic and Delay Simulations", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0}, "Authors": ["Parameswaran Ramanathan", "Kewal K. Saluja"]}]}, {"DBLP title": "On the Switching Activity in Faulty Circuits During Test Application.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.12", "OA papers": [{"PaperId": "https://openalex.org/W2563760267", "PaperTitle": "On the Switching Activity in Faulty Circuits During Test Application", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Purdue University West Lafayette": 1.0, "University of Iowa": 1.0}, "Authors": ["Irith Pomeranz", "Sudhakar M. Reddy"]}]}, {"DBLP title": "Timing-Accurate Estimation of IR-Drop Impact on Logic- and Clock-Paths During At-Speed Scan Test.", "DBLP authors": ["Stefan Holst", "Eric Schneider", "Xiaoqing Wen", "Seiji Kajihara", "Yuta Yamato", "Hans-Joachim Wunderlich", "Michael A. Kochte"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.49", "OA papers": [{"PaperId": "https://openalex.org/W2562368479", "PaperTitle": "Timing-Accurate Estimation of IR-Drop Impact on Logic- and Clock-Paths During At-Speed Scan Test", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Kyushu Institute of Technology": 3.0, "University of Stuttgart": 3.0, "Nara Institute of Science and Technology": 1.0}, "Authors": ["Stefan Holst", "Eric C. Schneider", "Xiaoqing Wen", "Seiji Kajihara", "Yuta Yamato", "Hans-Joachim Wunderlich", "Michael A. Kochte"]}]}, {"DBLP title": "Repairable Cell-Based Chip Design for Simultaneous Yield Enhancement and Fault Diagnosis.", "DBLP authors": ["Sheng-Lin Lin", "Cheng-Hung Wu", "Kuen-Jong Lee"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.27", "OA papers": [{"PaperId": "https://openalex.org/W2562269381", "PaperTitle": "Repairable Cell-Based Chip Design for Simultaneous Yield Enhancement and Fault Diagnosis", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Cheng Kung University": 2.0, "Department of Electrical Engineering": 1.0}, "Authors": ["Shenglin Lin", "Cheng-Hung Wu", "Kuen-Jong Lee"]}]}, {"DBLP title": "A New Approach for Debugging Logic Circuits without Explicitly Debugging Their Functionality.", "DBLP authors": ["Amir Masoud Gharehbaghi", "Masahiro Fujita"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.54", "OA papers": [{"PaperId": "https://openalex.org/W2564787410", "PaperTitle": "A New Approach for Debugging Logic Circuits without Explicitly Debugging Their Functionality", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"The University of Tokyo": 2.0}, "Authors": ["Amir Masoud Gharehbaghi", "Masahiro Fujita"]}]}, {"DBLP title": "A Verification Guided Approach for Selective Program Transformations for Approximate Computing.", "DBLP authors": ["Sayandeep Mitra", "Moumita Das", "Ansuman Banerjee", "Kausik Datta", "Tsung-Yi Ho"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.28", "OA papers": [{"PaperId": "https://openalex.org/W2561669752", "PaperTitle": "A Verification Guided Approach for Selective Program Transformations for Approximate Computing", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Statistical Research (United States)": 2.0, "Meghnad Saha Institute of Technology, Kolkata, West Bengal, IN": 1.0, "National Tsing Hua University": 1.0}, "Authors": ["Sayandeep Mitra", "Moumita Das", "Ansuman Banerjee", "Kausik Datta", "Tsung-Yi Ho"]}]}, {"DBLP title": "Property Coverage Analysis Based Trustworthiness Verification for Potential Threats from EDA Tools.", "DBLP authors": ["Yingxin Qiu", "Huawei Li", "Tiancheng Wang", "Bo Liu", "Yingke Gao", "Xiaowei Li"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.45", "OA papers": [{"PaperId": "https://openalex.org/W2561538670", "PaperTitle": "Property Coverage Analysis Based Trustworthiness Verification for Potential Threats from EDA Tools", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Chinese Academy of Sciences": 3.0}, "Authors": ["Yingxin Qiu", "Huawei Li", "Tiancheng Wang", "Bo Liu", "Yingke Gao", "Xiaowei Li"]}]}, {"DBLP title": "Efficient Attack on Non-linear Current Mirror PUF with Genetic Algorithm.", "DBLP authors": ["Qingli Guo", "Jing Ye", "Yue Gong", "Yu Hu", "Xiaowei Li"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.21", "OA papers": [{"PaperId": "https://openalex.org/W2563847778", "PaperTitle": "Efficient Attack on Non-linear Current Mirror PUF with Genetic Algorithm", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Chinese Academy of Sciences": 5.0}, "Authors": ["Qingli Guo", "Jing Yong Ye", "Yue Gong", "Yu Hu", "Xiaowei Li"]}]}, {"DBLP title": "Noise-Resilient SRAM Physically Unclonable Function Design for Security.", "DBLP authors": ["Sujay Pandey", "Sabyasachi Deyati", "Adit D. Singh", "Abhijit Chatterjee"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.65", "OA papers": [{"PaperId": "https://openalex.org/W2567543349", "PaperTitle": "Noise-Resilient SRAM Physically Unclonable Function Design for Security", "Year": 2016, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Georgia Institute of Technology": 3.0, "Auburn University": 1.0}, "Authors": ["Sujay Pandey", "Sabyasachi Deyati", "Adit D. Singh", "Abhijit Chatterjee"]}]}, {"DBLP title": "On Test Points Enhancing Hardware Security.", "DBLP authors": ["Elham K. Moghaddam", "Nilanjan Mukherjee", "Janusz Rajski", "Jerzy Tyszer", "Justyna Zawada"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.24", "OA papers": [{"PaperId": "https://openalex.org/W2567189449", "PaperTitle": "On Test Points Enhancing Hardware Security", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Siemens (Hungary)": 3.0, "Pozna\u0144 University of Technology": 2.0}, "Authors": ["Elham Moghaddam", "Nilanjan Mukherjee", "Janusz Rajski", "Jerzy Tyszer", "Justyna Zawada"]}]}, {"DBLP title": "Side-Channel Attack on Flipped Scan Chains.", "DBLP authors": ["Sying-Jyan Wang", "Ting-Jui Choi", "Katherine Shu-Min Li"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.43", "OA papers": [{"PaperId": "https://openalex.org/W2566605123", "PaperTitle": "Side-Channel Attack on Flipped Scan Chains", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Dept. of Comput. Sci. &amp; Eng., Nat. Chung Hsing Univ., Taichung, Taiwan": 1.0, "National Chung Hsing University": 1.0, "National Sun Yat-sen University": 1.0}, "Authors": ["Sying-Jyan Wang", "Ting-Jui Choi", "Katherine Shu-Min Li"]}]}, {"DBLP title": "Testing of Interposer-Based 2.5D Integrated Circuits: Challenges and Solutions.", "DBLP authors": ["Ran Wang", "Krishnendu Chakrabarty"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.50", "OA papers": [{"PaperId": "https://openalex.org/W2563920886", "PaperTitle": "Testing of Interposer-Based 2.5D Integrated Circuits: Challenges and Solutions", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Nvidia (United Kingdom)": 1.0, "Duke University": 1.0}, "Authors": ["Ran Wang", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Pre-Bond and Post-Bond Testing of TSVs and Die-to-Die Interconnects.", "DBLP authors": ["Shi-Yu Huang"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.67", "OA papers": [{"PaperId": "https://openalex.org/W2566053576", "PaperTitle": "Pre-Bond and Post-Bond Testing of TSVs and Die-to-Die Interconnects", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Tsing Hua University": 1.0}, "Authors": ["Shi-Yu Huang"]}]}, {"DBLP title": "Multicast Test Architecture and Test Scheduling for Interposer-Based 2.5D ICs.", "DBLP authors": ["Shengcheng Wang", "Ran Wang", "Krishnendu Chakrabarty", "Mehdi Baradaran Tahoori"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.42", "OA papers": [{"PaperId": "https://openalex.org/W2566209436", "PaperTitle": "Multicast Test Architecture and Test Scheduling for Interposer-Based 2.5D ICs", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Karlsruhe Institute of Technology": 2.0, "Duke University": 2.0}, "Authors": ["Shengcheng Wang", "Ran Wang", "Krishnendu Chakrabarty", "Mehdi B. Tahoori"]}]}, {"DBLP title": "A Study on the Transfer Function Based Analog Fault Model for Linear and Time-Invariant Continuous-Time Analog Circuits.", "DBLP authors": ["Hao-Chiao Hong", "Long-Yi Lin"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.38", "OA papers": [{"PaperId": "https://openalex.org/W2565590386", "PaperTitle": "A Study on the Transfer Function Based Analog Fault Model for Linear and Time-Invariant Continuous-Time Analog Circuits", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Department of Electrical and Computer Engineering": 1.0, "NATIONAL YANG MING CHIAO TUNG UNIVERSITY": 1.0}, "Authors": ["Hao-Chiao Hong", "Long-Yi Lin"]}]}, {"DBLP title": "Concurrent Stimulus and Defect Magnitude Optimization for Detection of Weakest Shorts and Opens in Analog Circuits.", "DBLP authors": ["Barry John Muldrey", "Sabyasachi Deyati", "Abhijit Chatterjee"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.61", "OA papers": [{"PaperId": "https://openalex.org/W2562890362", "PaperTitle": "Concurrent Stimulus and Defect Magnitude Optimization for Detection of Weakest Shorts and Opens in Analog Circuits", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Barry J. Muldrey", "Sabyasachi Deyati", "Abhijit Chatterjee"]}]}, {"DBLP title": "Model-Free Testing of Analog Circuits.", "DBLP authors": ["Mehrdad Heydarzadeh", "Hao Luo", "Mehrdad Nourani"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.19", "OA papers": [{"PaperId": "https://openalex.org/W2565573282", "PaperTitle": "Model-Free Testing of Analog Circuits", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Texas at Dallas": 2.0, "Electrical Engineering": 1.0}, "Authors": ["Mehrdad Heydarzadeh", "Hao Luo", "Mehrdad Nourani"]}]}, {"DBLP title": "Scan Chain Adaptation through ECO.", "DBLP authors": ["Jasvir Singh", "Anuj Grover", "Mausumi Pohit", "Anurag Singh Baghel", "Gurjit Kaur", "Shalini Pathak"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.16", "OA papers": [{"PaperId": "https://openalex.org/W2567087206", "PaperTitle": "Scan Chain Adaptation through ECO", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"STMicroelectronics (Switzerland)": 2.0, "Gautam Buddha University": 1.0}, "Authors": ["Jasvir Singh", "Anuj Grover", "Mausumi Pohit", "Anurag Singh Baghel", "Gurjit Kaur", "Shalini Pathak"]}]}, {"DBLP title": "Test Strategies for Reconfigurable Scan Networks.", "DBLP authors": ["Michael A. Kochte", "Rafal Baranowski", "Marcel Schaal", "Hans-Joachim Wunderlich"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.35", "OA papers": [{"PaperId": "https://openalex.org/W2562395208", "PaperTitle": "Test Strategies for Reconfigurable Scan Networks", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Stuttgart": 3.0}, "Authors": ["Michael A. Kochte", "Rafa\u0142 Baranowski", "Marcel Schaal", "Hans-Joachim Wunderlich"]}]}, {"DBLP title": "Test Time Minimization in Reconfigurable Scan Networks.", "DBLP authors": ["Riccardo Cantoro", "Marco Palena", "Paolo Pasini", "Matteo Sonza Reorda"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.58", "OA papers": [{"PaperId": "https://openalex.org/W2567151940", "PaperTitle": "Test Time Minimization in Reconfigurable Scan Networks", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Polytechnic University of Turin": 4.0}, "Authors": ["Paolo Bernardi", "Marco Palena", "Paolo Pasini", "Matteo Sonza Reorda"]}]}, {"DBLP title": "On Achieving Maximal Chain Diagnosis Resolution through Test Pattern Selection.", "DBLP authors": ["Xijiang Lin", "Sudhakar M. Reddy", "Wu-Tung Cheng"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.22", "OA papers": [{"PaperId": "https://openalex.org/W2564872756", "PaperTitle": "On Achieving Maximal Chain Diagnosis Resolution through Test Pattern Selection", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Mentor Technologies": 2.0, "University of Iowa": 1.0}, "Authors": ["Xijiang Lin", "Sudhakar M. Reddy", "Wu-Tung Cheng"]}]}, {"DBLP title": "A Joint Diagnostic Test Generation Procedure with Dynamic Test Compaction.", "DBLP authors": ["M. Enamul Amyeen", "Irith Pomeranz", "Srikanth Venkataraman"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.15", "OA papers": [{"PaperId": "https://openalex.org/W2566629133", "PaperTitle": "A Joint Diagnostic Test Generation Procedure with Dynamic Test Compaction", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Intel (United States)": 2.0, "Purdue University West Lafayette": 1.0}, "Authors": ["M. Enamul Amyeen", "Irith Pomeranz", "Srikanth Venkataraman"]}]}, {"DBLP title": "A Neural-Network-Based Fault Classifier.", "DBLP authors": ["Laura Rodr\u00edguez G\u00f3mez", "Hans-Joachim Wunderlich"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.46", "OA papers": [{"PaperId": "https://openalex.org/W2566117353", "PaperTitle": "A Neural-Network-Based Fault Classifier", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Stuttgart": 2.0}, "Authors": ["Laura G\u00f3mez", "Hans-Joachim Wunderlich"]}]}, {"DBLP title": "High-Throughput Transistor-Level Fault Simulation on GPUs.", "DBLP authors": ["Eric Schneider", "Hans-Joachim Wunderlich"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.9", "OA papers": [{"PaperId": "https://openalex.org/W2566658637", "PaperTitle": "High-Throughput Transistor-Level Fault Simulation on GPUs", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Stuttgart": 2.0}, "Authors": ["Eric C. Schneider", "Hans-Joachim Wunderlich"]}]}, {"DBLP title": "Layout-Oriented Defect Set Reduction for Fast Circuit Simulation in Cell-Aware Test.", "DBLP authors": ["Hsuan-Wei Liu", "Bing-Yang Lin", "Cheng-Wen Wu"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.25", "OA papers": [{"PaperId": "https://openalex.org/W2564566827", "PaperTitle": "Layout-Oriented Defect Set Reduction for Fast Circuit Simulation in Cell-Aware Test", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Tsing Hua University": 3.0}, "Authors": ["Hsuan-Wei Liu", "Bing-Yang Lin", "Cheng-Wen Wu"]}]}, {"DBLP title": "Reliability Assessment and Quantitative Evaluation of Soft-Error Resilient 3D Network-on-Chip Systems.", "DBLP authors": ["Khanh N. Dang", "Michael Conrad Meyer", "Yuichi Okuyama", "Abderazek Ben Abdallah"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.37", "OA papers": [{"PaperId": "https://openalex.org/W3104267050", "PaperTitle": "Reliability Assessment and Quantitative Evaluation of Soft-Error Resilient 3D Network-on-Chip Systems", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Aizu": 4.0}, "Authors": ["Khanh Dang", "Michael Meyer", "Yuichi Okuyama", "Abderazek Ben Abdallah"]}]}, {"DBLP title": "An IR-Drop Aware Test Pattern Generator for Scan-Based At-Speed Testing.", "DBLP authors": ["Po-Fan Hou", "Yi-Tsung Lin", "Jiun-Lang Huang", "Ann Shih", "Zoe F. Conroy"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.23", "OA papers": [{"PaperId": "https://openalex.org/W2567616493", "PaperTitle": "An IR-Drop Aware Test Pattern Generator for Scan-Based At-Speed Testing", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Taiwan University": 3.0, "Cisco Systems (United States)": 2.0}, "Authors": ["Po-Fan Hou", "Yi Lin", "Jiun-Lang Huang", "Ann T. Shih", "Zoe Conroy"]}]}, {"DBLP title": "Formal Test Point Insertion for Region-based Low-Capture-Power Compact At-Speed Scan Test.", "DBLP authors": ["Stephan Eggersgl\u00fc\u00df", "Stefan Holst", "Daniel Tille", "Kohei Miyase", "Xiaoqing Wen"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.41", "OA papers": [{"PaperId": "https://openalex.org/W2563331787", "PaperTitle": "Formal Test Point Insertion for Region-based Low-Capture-Power Compact At-Speed Scan Test", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Kyushu Institute of Technology": 3.0, "Infineon Technologies (Germany)": 1.0}, "Authors": ["Stephan EggersgluB", "Stefan Holst", "Daniel Tille", "Kohei Miyase", "Xiaoqing Wen"]}]}, {"DBLP title": "On Optimal Power-Aware Path Sensitization.", "DBLP authors": ["Matthias Sauer", "Jie Jiang", "Sven Reimer", "Kohei Miyase", "Xiaoqing Wen", "Bernd Becker", "Ilia Polian"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.63", "OA papers": [{"PaperId": "https://openalex.org/W2566606333", "PaperTitle": "On Optimal Power-Aware Path Sensitization", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Freiburg": 3.0, "University of Passau": 2.0, "Kyushu Institute of Technology": 2.0}, "Authors": ["Matthias Sauer", "Jie Jiang", "Sven Reimer", "Kohei Miyase", "Xiaoqing Wen", "Bernd Becker", "Ilia Polian"]}]}, {"DBLP title": "Automated Optimization of Scan Chain Structure for Test Compression-Based Designs.", "DBLP authors": ["Harshad Dhotre", "Mehdi Dehbashi", "Ulrike Pfannkuchen", "Klaus Hofmann"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.60", "OA papers": [{"PaperId": "https://openalex.org/W2561352134", "PaperTitle": "Automated Optimization of Scan Chain Structure for Test Compression-Based Designs", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Bremen": 1.0, "Infineon Technologies (Germany)": 2.0}, "Authors": ["Harshad Dhotre", "Mehdi Dehbashi", "Ulrike Pfannkuchen", "Klaus Hofmann"]}]}, {"DBLP title": "Critical-Area-Aware Test Pattern Generation and Reordering.", "DBLP authors": ["Shingo Inuyama", "Masayuki Arai", "Kazuhiko Iwasaki"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.48", "OA papers": [{"PaperId": "https://openalex.org/W2564549138", "PaperTitle": "Critical-Area-Aware Test Pattern Generation and Reordering", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tokyo Metropolitan University": 2.0, "College of Industrial Technology": 1.0}, "Authors": ["Shingo Inuyama", "Masayuki Arai", "Kazuhiko Iwasaki"]}]}, {"DBLP title": "Efficient Cell-Aware Fault Modeling by Switch-Level Test Generation.", "DBLP authors": ["Harry H. Chen", "Simon Y.-H. Chen", "Po-Yao Chuang", "Cheng-Wen Wu"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.33", "OA papers": [{"PaperId": "https://openalex.org/W2564408197", "PaperTitle": "Efficient Cell-Aware Fault Modeling by Switch-Level Test Generation", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"MediaTek (Taiwan)": 2.0, "National Tsing Hua University": 2.0}, "Authors": ["Harry Chen", "Simon D.M. Chen", "Po-Yao Chuang", "Cheng-Wen Wu"]}]}, {"DBLP title": "A Flexible Power Control Method for Right Power Testing of Scan-Based Logic BIST.", "DBLP authors": ["Takaaki Kato", "Senling Wang", "Yasuo Sato", "Seiji Kajihara", "Xiaoqing Wen"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.59", "OA papers": [{"PaperId": "https://openalex.org/W2562031594", "PaperTitle": "A Flexible Power Control Method for Right Power Testing of Scan-Based Logic BIST", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Kyushu Kogyo Daigaku, Kitakyushu, Fukuoka, JP": 4.0, "Ehime University": 1.0}, "Authors": ["Takaaki Kato", "Senling Wang", "Yasuo Sato", "Seiji Kajihara", "Xiaoqing Wen"]}]}, {"DBLP title": "Structure-Based Methods for Selecting Fault-Detection-Strengthened FF under Multi-cycle Test with Sequential Observation.", "DBLP authors": ["Senling Wang", "Hanan T. Al-Awadhi", "Soh Hamada", "Yoshinobu Higami", "Hiroshi Takahashi", "Hiroyuki Iwata", "Jun Matsushima"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.40", "OA papers": [{"PaperId": "https://openalex.org/W2565213352", "PaperTitle": "Structure-Based Methods for Selecting Fault-Detection-Strengthened FF under Multi-cycle Test with Sequential Observation", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Ehime University": 5.0, "Renesas Electronics (Japan)": 2.0}, "Authors": ["Senling Wang", "Hanan T. Al-Awadhi", "Soh Hamada", "Yoshinobu Higami", "Hiroshi Takahashi", "Hiroyuki Iwata", "Jun Matsushima"]}]}, {"DBLP title": "Autonomous Testing for 3D-ICs with IEEE Std. 1687.", "DBLP authors": ["Jin-Cun Ye", "Michael A. Kochte", "Kuen-Jong Lee", "Hans-Joachim Wunderlich"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.56", "OA papers": [{"PaperId": "https://openalex.org/W2563789031", "PaperTitle": "Autonomous Testing for 3D-ICs with IEEE Std. 1687", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Cheng Kung University": 3.0, "University of Stuttgart": 1.0}, "Authors": ["Jin-Cun Ye", "Michael A. Kochte", "Kuen-Jong Lee", "Hans-Joachim Wunderlich"]}]}, {"DBLP title": "Die-to-Die Clock Skew Characterization and Tuning for 2.5D ICs.", "DBLP authors": ["Shi-Yu Huang", "Chih-Chieh Zheng"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.11", "OA papers": [{"PaperId": "https://openalex.org/W2566100731", "PaperTitle": "Die-to-Die Clock Skew Characterization and Tuning for 2.5D ICs", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Tsing Hua University": 2.0}, "Authors": ["Shi-Yu Huang", "Chih-Chieh Zheng"]}]}, {"DBLP title": "Highly Dependable Multi-processor SoCs Employing Lifetime Prediction Based on Health Monitors.", "DBLP authors": ["Yong Zhao", "Hans G. Kerkhoff"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.30", "OA papers": [{"PaperId": "https://openalex.org/W2562163660", "PaperTitle": "Highly Dependable Multi-processor SoCs Employing Lifetime Prediction Based on Health Monitors", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Twente": 2.0}, "Authors": ["Yong Zhao", "Hans G. Kerkhoff"]}]}, {"DBLP title": "Runtime NBTI Mitigation for Processor Lifespan Extension via Selective Node Control.", "DBLP authors": ["Song Bian", "Michihiro Shintani", "Zheng Wang", "Masayuki Hiromoto", "Anupam Chattopadhyay", "Takashi Sato"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.31", "OA papers": [{"PaperId": "https://openalex.org/W2562805216", "PaperTitle": "Runtime NBTI Mitigation for Processor Lifespan Extension via Selective Node Control", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Kyoto University": 4.0, "Nanyang Technological University": 2.0}, "Authors": ["Song Bian", "Michihiro Shintani", "Zheng Wang", "Masayuki Hiromoto", "Anupam Chattopadhyay", "Takashi Sato"]}]}, {"DBLP title": "Modeling Residual Lifetime of an IC Considering Spatial and Inter-Temporal Temperature Variations.", "DBLP authors": ["Md. Nazmul Islam", "Sandip Kundu"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.29", "OA papers": [{"PaperId": "https://openalex.org/W2567654478", "PaperTitle": "Modeling Residual Lifetime of an IC Considering Spatial and Inter-Temporal Temperature Variations", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Massachusetts Amherst": 2.0}, "Authors": ["Nazmul Islam", "Sandip Kundu"]}]}, {"DBLP title": "Functional Diagnosis for Graceful Degradation of NoC Switches.", "DBLP authors": ["Atefe Dalirsani", "Hans-Joachim Wunderlich"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.18", "OA papers": [{"PaperId": "https://openalex.org/W2562132250", "PaperTitle": "Functional Diagnosis for Graceful Degradation of NoC Switches", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Stuttgart": 2.0}, "Authors": ["Atefe Dalirsani", "Hans-Joachim Wunderlich"]}]}, {"DBLP title": "Novel Low Cost and Double Node Upset Tolerant Latch Design for Nanoscale CMOS Technology.", "DBLP authors": ["Aibin Yan", "Zhengfeng Huang", "Xiangsheng Fang", "Xiaolin Xu", "Huaguo Liang"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.17", "OA papers": [{"PaperId": "https://openalex.org/W2561166089", "PaperTitle": "Novel Low Cost and Double Node Upset Tolerant Latch Design for Nanoscale CMOS Technology", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Anhui University": 1.0, "Hefei University of Technology": 4.0}, "Authors": ["Aibin Yan", "Zhengfeng Huang", "Xiangsheng Fang", "Xiaolin Xu", "Huaguo Liang"]}]}, {"DBLP title": "Quality Aware Error Detection in 2-D Separable Linear Transformation.", "DBLP authors": ["Shih-Hsin Hu", "Jacob A. Abraham"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.10", "OA papers": [{"PaperId": "https://openalex.org/W2566449414", "PaperTitle": "Quality Aware Error Detection in 2-D Separable Linear Transformation", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"The University of Texas at Austin": 2.0}, "Authors": ["Shih-Hsin Jason Hu", "Jacob A. Abraham"]}]}, {"DBLP title": "An Optical Interconnection Test Method Applicable to 100-Gb/s Transceivers Using an ATE Based Hardware.", "DBLP authors": ["Kazuki Shirahata", "Takeshi Mizushima", "Tasuku Fujibe", "Hidenobu Matsumura", "Tomoyuki Itakura", "Masahiro Ishida", "Daisuke Watanabe", "Shin Masuda"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.53", "OA papers": [{"PaperId": "https://openalex.org/W2563819804", "PaperTitle": "An Optical Interconnection Test Method Applicable to 100-Gb/s Transceivers Using an ATE Based Hardware", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Advantest (Japan)": 8.0}, "Authors": ["Kazuki Shirahata", "Takeshi Mizushima", "Tasuku Fujibe", "Hidenobu Matsumura", "Tomoyuki Itakura", "Masahiro Ishida", "Daisuke Watanabe", "Shin Masuda"]}]}, {"DBLP title": "An Ultra-High-Speed Test Module and FPGA-Based Development Platform.", "DBLP authors": ["Te-Hui Chen", "David C. Keezer"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.26", "OA papers": [{"PaperId": "https://openalex.org/W2565650363", "PaperTitle": "An Ultra-High-Speed Test Module and FPGA-Based Development Platform", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Te-Hui Chen", "David Keezer"]}]}, {"DBLP title": "Parametric Fault Detection in Analog Circuits: A Statistical Approach.", "DBLP authors": ["Supriyo Srimani", "Kasturi Ghosh", "Hafizur Rahaman"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.55", "OA papers": [{"PaperId": "https://openalex.org/W2567193607", "PaperTitle": "Parametric Fault Detection in Analog Circuits: A Statistical Approach", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["Supriyo Srimani", "Kasturi Ghosh", "Hafizur Rahaman"]}]}, {"DBLP title": "A Test Method for Finding Boundary Currents of 1T1R Memristor Memories.", "DBLP authors": ["Tzu-Ying Lin", "Yong-Xiao Chen", "Jin-Fu Li", "Chih-Yen Lo", "Ding-Ming Kwai", "Yung-Fa Chou"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.44", "OA papers": [{"PaperId": "https://openalex.org/W2564717980", "PaperTitle": "A Test Method for Finding Boundary Currents of 1T1R Memristor Memories", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Central University": 2.0, "Department of Electrical Engineering": 1.0, "ITRI International": 3.0}, "Authors": ["Tzu-Ying Lin", "Yong-Xiao Chen", "Jin-Fu Li", "Chih-Yen Lo", "Ding-Ming Kwai", "Yung-Fa Chou"]}]}, {"DBLP title": "Adaptive ECC Techniques for Yield and Reliability Enhancement of Flash Memories.", "DBLP authors": ["Shyue-Kung Lu", "Shang-Xiu Zhong", "Masaki Hashizume"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.64", "OA papers": [{"PaperId": "https://openalex.org/W2566916692", "PaperTitle": "Adaptive ECC Techniques for Yield and Reliability Enhancement of Flash Memories", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Taiwan University of Science and Technology": 3.0}, "Authors": ["Shyue-Kung Lu", "Shang-Xiu Zhong", "Masaki Hashizume"]}]}, {"DBLP title": "Evaluation Technique for Soft-Error Rate in Terrestrial Environment Utilizing Low-Energy Neutron Irradiation.", "DBLP authors": ["Takumi Uezono", "Tadanobu Toba", "Ken-ichi Shimbo", "Fumihiko Nagasaki", "Kenji Kawamura"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.36", "OA papers": [{"PaperId": "https://openalex.org/W2563336185", "PaperTitle": "Evaluation Technique for Soft-Error Rate in Terrestrial Environment Utilizing Low-Energy Neutron Irradiation", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Kyoto University": 1.0, "Hitachi (Japan)": 4.0}, "Authors": ["Takumi Uezono", "Tadanobu Toba", "Kenichi Shimbo", "Fumihiko Nagasaki", "Kenji Kawamura"]}]}, {"DBLP title": "Aging-Leakage Tradeoffs Using Multi-Vth Cell Library.", "DBLP authors": ["Hao Luo", "Mehrdad Heydarzadeh", "Mehrdad Nourani"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.13", "OA papers": [{"PaperId": "https://openalex.org/W2562086301", "PaperTitle": "Aging-Leakage Tradeoffs Using Multi-Vth Cell Library", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"The University of Texas at Dallas": 3.0}, "Authors": ["Hao Luo", "Mehrdad Heydarzadeh", "Mehrdad Nourani"]}]}, {"DBLP title": "Rejuvenation of NBTI-Impacted Processors Using Evolutionary Generation of Assembler Programs.", "DBLP authors": ["Francesco Pellerey", "Maksim Jenihhin", "Giovanni Squillero", "Jaan Raik", "Matteo Sonza Reorda", "Valentin Tihhomirov", "Raimund Ubar"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.57", "OA papers": [{"PaperId": "https://openalex.org/W2563483851", "PaperTitle": "Rejuvenation of NBTI-Impacted Processors Using Evolutionary Generation of Assembler Programs", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Polytechnic University of Turin": 3.0, "Tallinn University of Technology": 4.0}, "Authors": ["Francesco Pellerey", "Maksim Jenihhin", "Giovanni Squillero", "Jaan Raik", "Matteo Sonza Reorda", "Valentin Tihhomirov", "Raimund Ubar"]}]}, {"DBLP title": "Combined Impact of BTI and Temperature Effect Inversion on Circuit Performance.", "DBLP authors": ["Warin Sootkaneung", "Sasithorn Chookaew", "Suppachai Howimanporn"], "year": 2016, "doi": "https://doi.org/10.1109/ATS.2016.34", "OA papers": [{"PaperId": "https://openalex.org/W2565375122", "PaperTitle": "Combined Impact of BTI and Temperature Effect Inversion on Circuit Performance", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Rajamangala University of Technology Isan": 1.0, "King Mongkut's University of Technology North Bangkok": 2.0}, "Authors": ["Warin Sootkaneung", "Sasithorn Chookaew", "Suppachai Howimanporn"]}]}]