[Ramulator::Base] [debug] Registering interface MemorySystem...
[Ramulator::Base] [debug] Registering interface Frontend...
[Ramulator::Base] [debug] Registering interface TestIfce...
[Ramulator::Base] [debug] Registering implementation TestImpl2 to interface TestIfce...
[Ramulator::Base] [debug] Registering implementation TestImpl to interface TestIfce...
[Ramulator::Base] [debug] Registering implementation LoadStoreTrace to interface Frontend...
[Ramulator::Base] [debug] Registering implementation ReadWriteTrace to interface Frontend...
[Ramulator::Base] [debug] Registering interface Translation...
[Ramulator::Base] [debug] Registering implementation SimpleO3 to interface Frontend...
[Ramulator::Base] [debug] Registering interface DRAM...
[Ramulator::Base] [debug] Registering interface BHMemorySystem...
[Ramulator::Base] [debug] Registering implementation BHO3 to interface Frontend...
[Ramulator::Base] [debug] Registering implementation GEM5 to interface Frontend...
[Ramulator::Base] [debug] Registering implementation NoTranslation to interface Translation...
[Ramulator::Base] [debug] Registering implementation RandomTranslation to interface Translation...
[Ramulator::Base] [debug] Registering interface BHScheduler...
[Ramulator::Base] [debug] Registering interface Scheduler...
[Ramulator::Base] [debug] Registering interface ControllerPlugin...
[Ramulator::Base] [debug] Registering interface RefreshManager...
[Ramulator::Base] [debug] Registering interface RowPolicy...
[Ramulator::Base] [debug] Registering interface Controller...
[Ramulator::Base] [debug] Registering interface BHDRAMController...
[Ramulator::Base] [debug] Registering interface AddrMapper...
[Ramulator::Base] [debug] Registering implementation BHDRAMSystem to interface MemorySystem...
[Ramulator::Base] [debug] Registering implementation DummyMemorySystem to interface MemorySystem...
[Ramulator::Base] [debug] Registering implementation GenericDRAM to interface MemorySystem...
[Ramulator::Base] [debug] Registering implementation ChRaBaRoCo to interface AddrMapper...
[Ramulator::Base] [debug] Registering implementation RoBaRaCoCh to interface AddrMapper...
[Ramulator::Base] [debug] Registering implementation MOP4CLXOR to interface AddrMapper...
[Ramulator::Base] [debug] Registering implementation ChRaBaRoCo_with_rit to interface AddrMapper...
[Ramulator::Base] [debug] Registering implementation RoBaRaCoCh_with_rit to interface AddrMapper...
[Ramulator::Base] [debug] Registering implementation MOP4CLXOR_with_rit to interface AddrMapper...
[Ramulator::Base] [debug] Registering implementation DDR3 to interface DRAM...
[Ramulator::Base] [debug] Registering implementation DDR4 to interface DRAM...
[Ramulator::Base] [debug] Registering implementation DDR4-VRR to interface DRAM...
[Ramulator::Base] [debug] Registering implementation DDR4-RVRR to interface DRAM...
[Ramulator::Base] [debug] Registering implementation DDR5 to interface DRAM...
[Ramulator::Base] [debug] Registering implementation DDR5-VRR to interface DRAM...
[Ramulator::Base] [debug] Registering implementation DDR5-RVRR to interface DRAM...
[Ramulator::Base] [debug] Registering implementation LPDDR5 to interface DRAM...
[Ramulator::Base] [debug] Registering implementation HBM to interface DRAM...
[Ramulator::Base] [debug] Registering implementation HBM2 to interface DRAM...
[Ramulator::Base] [debug] Registering implementation HBM3 to interface DRAM...
[Ramulator::Base] [debug] Registering implementation BHDRAMController to interface BHDRAMController...
[Ramulator::Base] [debug] Registering implementation DummyController to interface Controller...
[Ramulator::Base] [debug] Registering implementation Generic to interface Controller...
[Ramulator::Base] [debug] Registering implementation PRACDRAMController to interface BHDRAMController...
[Ramulator::Base] [debug] Registering implementation BHScheduler to interface BHScheduler...
[Ramulator::Base] [debug] Registering implementation BlockingScheduler to interface BHScheduler...
[Ramulator::Base] [debug] Registering implementation FRFCFS to interface Scheduler...
[Ramulator::Base] [debug] Registering implementation FCFS to interface Scheduler...
[Ramulator::Base] [debug] Registering implementation BLISS to interface BHScheduler...
[Ramulator::Base] [debug] Registering implementation PRACScheduler to interface BHScheduler...
[Ramulator::Base] [debug] Registering implementation AllBank to interface RefreshManager...
[Ramulator::Base] [debug] Registering implementation OpenRowPolicy to interface RowPolicy...
[Ramulator::Base] [debug] Registering implementation ClosedRowPolicy to interface RowPolicy...
[Ramulator::Base] [debug] Registering implementation TraceRecorder to interface ControllerPlugin...
[Ramulator::Base] [debug] Registering implementation CommandCounter to interface ControllerPlugin...
[Ramulator::Base] [debug] Registering implementation PARA to interface ControllerPlugin...
[Ramulator::Base] [debug] Registering implementation Graphene to interface ControllerPlugin...
[Ramulator::Base] [debug] Registering implementation OracleRH to interface ControllerPlugin...
[Ramulator::Base] [debug] Registering implementation TWiCe-Ideal to interface ControllerPlugin...
[Ramulator::Base] [debug] Registering implementation Hydra to interface ControllerPlugin...
[Ramulator::Base] [debug] Registering implementation RRS to interface ControllerPlugin...
[Ramulator::Base] [debug] Registering implementation AQUA to interface ControllerPlugin...
[Ramulator::Base] [debug] Registering implementation RFMManager to interface ControllerPlugin...
[Ramulator::Base] [debug] Registering implementation BlockHammer to interface ControllerPlugin...
[Ramulator::Base] [debug] Registering implementation BLISS to interface ControllerPlugin...
[Ramulator::Base] [debug] Registering implementation PRAC to interface ControllerPlugin...
[Ramulator::Base] [debug] Registering interface ExampleInterface...
[Ramulator::Base] [debug] Creating an implementation of interface Frontend...
[Ramulator::LoadStoreTrace] [info] Loading trace file ../ld_st_trace.trace ...
[Ramulator::LoadStoreTrace] [info] Loaded 20000 lines.
[Ramulator::Base] [debug] Creating an implementation of interface MemorySystem...
[Ramulator::Base] [debug] Creating implementation DDR4 of interface DRAM...
[Ramulator::Base] [debug] Creating implementation RoBaRaCoCh of interface AddrMapper...
[Ramulator::Base] [debug] Creating implementation Generic of interface Controller...
[Ramulator::Base] [debug] Creating implementation FCFS of interface Scheduler...
[Ramulator::Base] [debug] Creating implementation AllBank of interface RefreshManager...
[Ramulator::Base] [debug] Creating implementation OpenRowPolicy of interface RowPolicy...
Frontend:
  impl: LoadStoreTrace

MemorySystem:
  impl: GenericDRAM
  total_num_other_requests: 0
  total_num_write_requests: 10081
  total_num_read_requests: 9919
  memory_system_cycles: 363810

  DRAM:
    impl: DDR4
    idle_cycles_rank0: 899
    active_cycles_rank0: 346265
    pre_background_energy_rank0: 75.853125000000006
    act_background_energy_rank0: 31813.096874999999
    total_energy_rank0: 44131.028118192502
    total_cmd_energy_rank0: 12242.078118192499
    total_energy: 44131.028118192502
    total_cmd_energy: 12242.078118192499
    total_background_energy_rank0: 31888.950000000001
    total_background_energy: 31888.950000000001
  AddrMapper:
    impl: RoBaRaCoCh


  Controller:
    impl: Generic
    id: Channel 0
    avg_read_latency_0: 12.6893206
    read_queue_len_avg_0: 33.3792801
    write_queue_len_0: 5806333
    queue_len_0: 17951352
    num_other_reqs_0: 0
    num_write_reqs_0: 10223
    read_latency_0: 12180936
    priority_queue_len_avg_0: 0.00358153973
    row_hits_0: 3
    priority_queue_len_0: 1303
    row_misses_0: 302
    row_conflicts_0: 19639
    read_row_misses_0: 83
    queue_len_avg_0: 49.3426552
    read_row_conflicts_core_0: 0
    read_row_hits_0: 0
    write_queue_len_avg_0: 15.959795
    read_row_conflicts_0: 9803
    write_row_misses_0: 219
    write_row_conflicts_0: 9836
    read_queue_len_0: 12143716
    write_row_hits_0: 3
    read_row_hits_core_0: 0
    read_row_misses_core_0: 0
    num_read_reqs_0: 959936
    Scheduler:
      impl: FCFS
    RefreshManager:
      impl: AllBank
    RowPolicy:
      impl: OpenRowPolicy



