
*** Running vivado
    with args -log reassembler_service.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source reassembler_service.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source reassembler_service.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2461.176 ; gain = 132.984 ; free physical = 70693 ; free virtual = 226537
Command: read_checkpoint -auto_incremental -incremental /home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/utils_1/imports/synth_1/flow_table.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/utils_1/imports/synth_1/flow_table.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top reassembler_service -part xczu19eg-ffvc1760-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Vivado_Tcl 4-1810] synth_design options have changed between reference and incremental; A full resynthesis will be run
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 121121
INFO: [Synth 8-11241] undeclared symbol 'in_almost_full_0', assumed default net type 'wire' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/arb_2_wrapper.sv:86]
INFO: [Synth 8-11241] undeclared symbol 'in_almost_full_1', assumed default net type 'wire' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/arb_2_wrapper.sv:112]
INFO: [Synth 8-11241] undeclared symbol 'update', assumed default net type 'wire' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table.sv:405]
INFO: [Synth 8-11241] undeclared symbol 'update_q', assumed default net type 'wire' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table.sv:406]
INFO: [Synth 8-11241] undeclared symbol 'delete', assumed default net type 'wire' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table.sv:421]
INFO: [Synth 8-11241] undeclared symbol 'h0_stall', assumed default net type 'wire' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table_wrapper.sv:339]
INFO: [Synth 8-11241] undeclared symbol 'h1_stall', assumed default net type 'wire' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table_wrapper.sv:340]
INFO: [Synth 8-11241] undeclared symbol 'h2_stall', assumed default net type 'wire' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table_wrapper.sv:341]
INFO: [Synth 8-11241] undeclared symbol 'h3_stall', assumed default net type 'wire' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table_wrapper.sv:342]
INFO: [Synth 8-11241] undeclared symbol 'in_empty', assumed default net type 'wire' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/unified_fifo.sv:129]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2893.680 ; gain = 385.637 ; free physical = 70123 ; free virtual = 225964
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'reassembler_service' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/reassembler_service.sv:5]
INFO: [Synth 8-6157] synthesizing module 'server' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/active_msg.vh:8]
INFO: [Synth 8-6155] done synthesizing module 'server' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/active_msg.vh:8]
INFO: [Synth 8-6157] synthesizing module 'server' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/active_msg.vh:8]
INFO: [Synth 8-6155] done synthesizing module 'server' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/active_msg.vh:8]
INFO: [Synth 8-6157] synthesizing module 'server' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/active_msg.vh:8]
INFO: [Synth 8-6155] done synthesizing module 'server' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/active_msg.vh:8]
INFO: [Synth 8-6157] synthesizing module 'server' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/active_msg.vh:8]
INFO: [Synth 8-6155] done synthesizing module 'server' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/active_msg.vh:8]
INFO: [Synth 8-6157] synthesizing module 'server' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/active_msg.vh:8]
INFO: [Synth 8-6155] done synthesizing module 'server' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/active_msg.vh:8]
INFO: [Synth 8-6157] synthesizing module 'server' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/active_msg.vh:8]
INFO: [Synth 8-6155] done synthesizing module 'server' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/active_msg.vh:8]
INFO: [Synth 8-6157] synthesizing module 'server' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/active_msg.vh:8]
INFO: [Synth 8-6155] done synthesizing module 'server' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/active_msg.vh:8]
INFO: [Synth 8-6157] synthesizing module 'server' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/active_msg.vh:8]
INFO: [Synth 8-6155] done synthesizing module 'server' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/active_msg.vh:8]
INFO: [Synth 8-6157] synthesizing module 'server' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/active_msg.vh:8]
INFO: [Synth 8-6155] done synthesizing module 'server' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/active_msg.vh:8]
INFO: [Synth 8-6157] synthesizing module 'server' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/active_msg.vh:8]
INFO: [Synth 8-6155] done synthesizing module 'server' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/active_msg.vh:8]
INFO: [Synth 8-6157] synthesizing module 'server__parameterized0' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/active_msg.vh:8]
	Parameter DATA_BITS bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'server__parameterized0' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/active_msg.vh:8]
INFO: [Synth 8-6157] synthesizing module 'server__parameterized1' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/active_msg.vh:8]
	Parameter DATA_BITS bound to: 252 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'server__parameterized1' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/active_msg.vh:8]
INFO: [Synth 8-6157] synthesizing module 'server__parameterized2' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/active_msg.vh:8]
	Parameter DATA_BITS bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'server__parameterized2' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/active_msg.vh:8]
INFO: [Synth 8-6157] synthesizing module 'server__parameterized2' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/active_msg.vh:8]
	Parameter DATA_BITS bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'server__parameterized2' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/active_msg.vh:8]
INFO: [Synth 8-6157] synthesizing module 'server__parameterized1' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/active_msg.vh:8]
	Parameter DATA_BITS bound to: 252 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'server__parameterized1' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/active_msg.vh:8]
INFO: [Synth 8-6157] synthesizing module 'server__parameterized1' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/active_msg.vh:8]
	Parameter DATA_BITS bound to: 252 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'server__parameterized1' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/active_msg.vh:8]
INFO: [Synth 8-6157] synthesizing module 'server__parameterized1' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/active_msg.vh:8]
	Parameter DATA_BITS bound to: 252 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'server__parameterized1' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/active_msg.vh:8]
INFO: [Synth 8-6157] synthesizing module 'server__parameterized1' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/active_msg.vh:8]
	Parameter DATA_BITS bound to: 252 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'server__parameterized1' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/active_msg.vh:8]
INFO: [Synth 8-6157] synthesizing module 'server__parameterized1' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/active_msg.vh:8]
	Parameter DATA_BITS bound to: 252 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'server__parameterized1' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/active_msg.vh:8]
INFO: [Synth 8-6157] synthesizing module 'server__parameterized1' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/active_msg.vh:8]
	Parameter DATA_BITS bound to: 252 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'server__parameterized1' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/active_msg.vh:8]
INFO: [Synth 8-6157] synthesizing module 'server__parameterized1' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/active_msg.vh:8]
	Parameter DATA_BITS bound to: 252 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'server__parameterized1' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/active_msg.vh:8]
INFO: [Synth 8-6157] synthesizing module 'server__parameterized1' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/active_msg.vh:8]
	Parameter DATA_BITS bound to: 252 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'server__parameterized1' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/active_msg.vh:8]
INFO: [Synth 8-6157] synthesizing module 'input_comp_client' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/input_comp_client.sv:5]
INFO: [Synth 8-6157] synthesizing module 'channel_if' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_if' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
INFO: [Synth 8-6157] synthesizing module 'channel_if' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_if' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
INFO: [Synth 8-6157] synthesizing module 'channel_if' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
	Parameter WIDTH bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_if' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
INFO: [Synth 8-6157] synthesizing module 'channel_if' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
	Parameter WIDTH bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_if' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
INFO: [Synth 8-6157] synthesizing module 'channel_if' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
	Parameter WIDTH bound to: 252 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_if' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
INFO: [Synth 8-6157] synthesizing module 'channel_if' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
	Parameter WIDTH bound to: 252 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_if' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
INFO: [Synth 8-6157] synthesizing module 'client_epig_shim' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:10]
	Parameter DATA_BITS bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FIFO2' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/FIFO2.v:51]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FIFO2_Reg' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/FIFO2.v:113]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2_Reg' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/FIFO2.v:113]
INFO: [Synth 8-6155] done synthesizing module 'FIFO2' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/FIFO2.v:51]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized0' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/FIFO2.v:51]
	Parameter width bound to: 10 - type: integer 
	Parameter guarded bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FIFO2_Reg__parameterized0' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/FIFO2.v:113]
	Parameter width bound to: 10 - type: integer 
	Parameter guarded bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2_Reg__parameterized0' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/FIFO2.v:113]
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized0' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/FIFO2.v:51]
WARNING: [Synth 8-689] width (202) of port connection 'D_OUT' does not match port width (10) of module 'FIFO2__parameterized0' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'client_epig_shim' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:10]
INFO: [Synth 8-6157] synthesizing module 'input_comp' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/parser/input_comp.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'input_comp' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/parser/input_comp.sv:2]
INFO: [Synth 8-6157] synthesizing module 'server_epig_shim' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:78]
	Parameter DATA_BITS bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'server_epig_shim' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:78]
INFO: [Synth 8-6157] synthesizing module 'server_epig_shim__parameterized0' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:78]
	Parameter DATA_BITS bound to: 252 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'server_epig_shim__parameterized0' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:78]
INFO: [Synth 8-6157] synthesizing module 'stats_cnt' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/stats_cnt.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'stats_cnt' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/stats_cnt.sv:4]
WARNING: [Synth 8-7071] port 'sop' of module 'stats_cnt' is unconnected for instance 'out_meta_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/input_comp_client.sv:83]
WARNING: [Synth 8-7071] port 'eop' of module 'stats_cnt' is unconnected for instance 'out_meta_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/input_comp_client.sv:83]
WARNING: [Synth 8-7071] port 'stats_pkt' of module 'stats_cnt' is unconnected for instance 'out_meta_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/input_comp_client.sv:83]
WARNING: [Synth 8-7071] port 'stats_pkt_sop' of module 'stats_cnt' is unconnected for instance 'out_meta_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/input_comp_client.sv:83]
WARNING: [Synth 8-7023] instance 'out_meta_inst' of module 'stats_cnt' has 9 connections declared, but only 5 given [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/input_comp_client.sv:83]
INFO: [Synth 8-6155] done synthesizing module 'input_comp_client' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/input_comp_client.sv:5]
INFO: [Synth 8-6157] synthesizing module 'parser_client' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/parser_client.sv:5]
INFO: [Synth 8-6157] synthesizing module 'channel_if' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
	Parameter WIDTH bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_if' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
INFO: [Synth 8-6157] synthesizing module 'channel_if' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
	Parameter WIDTH bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_if' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
INFO: [Synth 8-6157] synthesizing module 'channel_if' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
	Parameter WIDTH bound to: 252 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_if' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
INFO: [Synth 8-6157] synthesizing module 'channel_if' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
	Parameter WIDTH bound to: 252 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_if' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
INFO: [Synth 8-6157] synthesizing module 'channel_if' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
	Parameter WIDTH bound to: 252 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_if' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
INFO: [Synth 8-6157] synthesizing module 'channel_if' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
	Parameter WIDTH bound to: 252 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_if' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
INFO: [Synth 8-6157] synthesizing module 'client_epig_shim__parameterized0' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:10]
	Parameter DATA_BITS bound to: 512 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized1' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/FIFO2.v:51]
	Parameter width bound to: 512 - type: integer 
	Parameter guarded bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FIFO2_LUTRAM' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/FIFO2.v:244]
	Parameter width bound to: 512 - type: integer 
	Parameter guarded bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2_LUTRAM' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/FIFO2.v:244]
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized1' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/FIFO2.v:51]
WARNING: [Synth 8-689] width (704) of port connection 'D_OUT' does not match port width (512) of module 'FIFO2__parameterized1' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'client_epig_shim__parameterized0' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:10]
INFO: [Synth 8-6157] synthesizing module 'client_epig_shim__parameterized1' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:10]
	Parameter DATA_BITS bound to: 252 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized2' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/FIFO2.v:51]
	Parameter width bound to: 252 - type: integer 
	Parameter guarded bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FIFO2_LUTRAM__parameterized0' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/FIFO2.v:244]
	Parameter width bound to: 252 - type: integer 
	Parameter guarded bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFO2_LUTRAM__parameterized0' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/FIFO2.v:244]
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized2' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/FIFO2.v:51]
WARNING: [Synth 8-689] width (444) of port connection 'D_OUT' does not match port width (252) of module 'FIFO2__parameterized2' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'client_epig_shim__parameterized1' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:10]
INFO: [Synth 8-6157] synthesizing module 'parser' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/parser/parser.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'parser' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/parser/parser.sv:5]
INFO: [Synth 8-6157] synthesizing module 'server_epig_shim__parameterized1' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:78]
	Parameter DATA_BITS bound to: 252 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'server_epig_shim__parameterized1' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:78]
WARNING: [Synth 8-7071] port 'sop' of module 'stats_cnt' is unconnected for instance 'out_meta_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/parser_client.sv:70]
WARNING: [Synth 8-7071] port 'eop' of module 'stats_cnt' is unconnected for instance 'out_meta_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/parser_client.sv:70]
WARNING: [Synth 8-7071] port 'stats_pkt' of module 'stats_cnt' is unconnected for instance 'out_meta_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/parser_client.sv:70]
WARNING: [Synth 8-7071] port 'stats_pkt_sop' of module 'stats_cnt' is unconnected for instance 'out_meta_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/parser_client.sv:70]
WARNING: [Synth 8-7023] instance 'out_meta_inst' of module 'stats_cnt' has 9 connections declared, but only 5 given [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/parser_client.sv:70]
INFO: [Synth 8-6155] done synthesizing module 'parser_client' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/parser_client.sv:5]
INFO: [Synth 8-6157] synthesizing module 'unified_fifo_service' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/unified_fifo_service.sv:4]
	Parameter FIFO_NAME bound to: [top] parser_out_FIFO - type: string 
	Parameter MEM_TYPE bound to: M20K - type: string 
	Parameter DUAL_CLOCK bound to: 0 - type: integer 
	Parameter USE_ALMOST_FULL bound to: 0 - type: integer 
	Parameter FULL_LEVEL bound to: 450 - type: integer 
	Parameter SYMBOLS_PER_BEAT bound to: 1 - type: integer 
	Parameter BITS_PER_SYMBOL bound to: 252 - type: integer 
	Parameter FIFO_DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'channel_if' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
	Parameter WIDTH bound to: 252 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_if' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
INFO: [Synth 8-6157] synthesizing module 'channel_if' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
	Parameter WIDTH bound to: 252 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_if' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
INFO: [Synth 8-6157] synthesizing module 'channel_if' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
	Parameter WIDTH bound to: 252 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_if' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
INFO: [Synth 8-6157] synthesizing module 'channel_if' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
	Parameter WIDTH bound to: 252 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_if' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
INFO: [Synth 8-6157] synthesizing module 'server_epig_shim__parameterized2' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:78]
	Parameter DATA_BITS bound to: 252 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'server_epig_shim__parameterized2' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:78]
WARNING: [Synth 8-7071] port 'sop' of module 'stats_cnt' is unconnected for instance 'out_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/unified_fifo_service.sv:103]
WARNING: [Synth 8-7071] port 'eop' of module 'stats_cnt' is unconnected for instance 'out_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/unified_fifo_service.sv:103]
WARNING: [Synth 8-7071] port 'stats_pkt' of module 'stats_cnt' is unconnected for instance 'out_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/unified_fifo_service.sv:103]
WARNING: [Synth 8-7071] port 'stats_pkt_sop' of module 'stats_cnt' is unconnected for instance 'out_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/unified_fifo_service.sv:103]
WARNING: [Synth 8-7023] instance 'out_inst' of module 'stats_cnt' has 9 connections declared, but only 5 given [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/unified_fifo_service.sv:103]
INFO: [Synth 8-6157] synthesizing module 'client_epig_shim__parameterized2' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:10]
	Parameter DATA_BITS bound to: 252 - type: integer 
WARNING: [Synth 8-689] width (444) of port connection 'D_OUT' does not match port width (252) of module 'FIFO2__parameterized2' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'client_epig_shim__parameterized2' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:10]
INFO: [Synth 8-6157] synthesizing module 'unified_fifo' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/unified_fifo.sv:9]
	Parameter FIFO_NAME bound to: [top] parser_out_FIFO - type: string 
	Parameter MEM_TYPE bound to: M20K - type: string 
	Parameter DUAL_CLOCK bound to: 0 - type: integer 
	Parameter USE_ALMOST_FULL bound to: 0 - type: integer 
	Parameter FULL_LEVEL bound to: 450 - type: integer 
	Parameter SYMBOLS_PER_BEAT bound to: 1 - type: integer 
	Parameter BITS_PER_SYMBOL bound to: 252 - type: integer 
	Parameter FIFO_DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_wrapper_infill' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/new/fifo_wrapper_infill.v:6]
	Parameter SYMBOLS_PER_BEAT bound to: 1 - type: integer 
	Parameter BITS_PER_SYMBOL bound to: 252 - type: integer 
	Parameter FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter USE_PACKETS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_core_infill' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/new/fifo_core_infill.v:21]
	Parameter SYMBOLS_PER_BEAT bound to: 1 - type: integer 
	Parameter BITS_PER_SYMBOL bound to: 252 - type: integer 
	Parameter FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter CHANNEL_WIDTH bound to: 0 - type: integer 
	Parameter ERROR_WIDTH bound to: 0 - type: integer 
	Parameter USE_PACKETS bound to: 1 - type: integer 
	Parameter USE_FILL_LEVEL bound to: 1 - type: integer 
	Parameter USE_STORE_FORWARD bound to: 0 - type: integer 
	Parameter USE_ALMOST_FULL_IF bound to: 0 - type: integer 
	Parameter USE_ALMOST_EMPTY_IF bound to: 0 - type: integer 
	Parameter SYNC_RESET bound to: 0 - type: integer 
	Parameter EMPTY_LATENCY bound to: 3 - type: integer 
	Parameter USE_MEMORY_BLOCKS bound to: 1 - type: integer 
	Parameter EMPTY_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_core_infill' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/new/fifo_core_infill.v:21]
INFO: [Synth 8-6155] done synthesizing module 'fifo_wrapper_infill' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/new/fifo_wrapper_infill.v:6]
INFO: [Synth 8-6155] done synthesizing module 'unified_fifo' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/unified_fifo.sv:9]
WARNING: [Synth 8-689] width (32) of port connection 'overflow' does not match port width (1) of module 'unified_fifo' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/unified_fifo_service.sv:65]
WARNING: [Synth 8-7071] port 'sop' of module 'stats_cnt' is unconnected for instance 'in_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/unified_fifo_service.sv:68]
WARNING: [Synth 8-7071] port 'eop' of module 'stats_cnt' is unconnected for instance 'in_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/unified_fifo_service.sv:68]
WARNING: [Synth 8-7071] port 'stats_pkt' of module 'stats_cnt' is unconnected for instance 'in_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/unified_fifo_service.sv:68]
WARNING: [Synth 8-7071] port 'stats_pkt_sop' of module 'stats_cnt' is unconnected for instance 'in_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/unified_fifo_service.sv:68]
WARNING: [Synth 8-7023] instance 'in_inst' of module 'stats_cnt' has 9 connections declared, but only 5 given [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/unified_fifo_service.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'unified_fifo_service' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/unified_fifo_service.sv:4]
INFO: [Synth 8-6157] synthesizing module 'flow_table_client' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/flow_table_client.sv:5]
INFO: [Synth 8-6157] synthesizing module 'channel_if' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
	Parameter WIDTH bound to: 252 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_if' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
INFO: [Synth 8-6157] synthesizing module 'channel_if' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
	Parameter WIDTH bound to: 252 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_if' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
INFO: [Synth 8-6157] synthesizing module 'channel_if' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
	Parameter WIDTH bound to: 252 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_if' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
INFO: [Synth 8-6157] synthesizing module 'channel_if' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
	Parameter WIDTH bound to: 252 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_if' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
INFO: [Synth 8-6157] synthesizing module 'channel_if' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
	Parameter WIDTH bound to: 252 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_if' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
INFO: [Synth 8-6157] synthesizing module 'channel_if' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
	Parameter WIDTH bound to: 252 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_if' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
INFO: [Synth 8-6157] synthesizing module 'channel_if' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
	Parameter WIDTH bound to: 252 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_if' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
INFO: [Synth 8-6157] synthesizing module 'channel_if' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
	Parameter WIDTH bound to: 252 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_if' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
INFO: [Synth 8-6157] synthesizing module 'client_epig_shim__parameterized3' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:10]
	Parameter DATA_BITS bound to: 252 - type: integer 
WARNING: [Synth 8-689] width (444) of port connection 'D_OUT' does not match port width (252) of module 'FIFO2__parameterized2' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'client_epig_shim__parameterized3' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:10]
INFO: [Synth 8-6157] synthesizing module 'flow_table_wrapper' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table_wrapper.sv:3]
INFO: [Synth 8-6157] synthesizing module 'hash_func' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/hash_func.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'hash_func' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/hash_func.sv:5]
INFO: [Synth 8-6157] synthesizing module 'flow_table' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table.sv:772]
INFO: [Synth 8-6157] synthesizing module 'bram_true2port' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/new/bram_true2port.sv:1]
	Parameter DWIDTH bound to: 249 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter DEPTH bound to: 2048 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bram_true2port' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/new/bram_true2port.sv:1]
INFO: [Synth 8-6157] synthesizing module 'para_Q' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/para_Q.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'para_Q' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/para_Q.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rr_arbiter_4' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/rr_arbiter_4.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'rr_arbiter_4' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/rr_arbiter_4.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'flow_table' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table.sv:3]
INFO: [Synth 8-6157] synthesizing module 'unified_fifo__parameterized0' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/unified_fifo.sv:9]
	Parameter FIFO_NAME bound to: [flow_table_wrapper] ooo_meta_FIFO - type: string 
	Parameter MEM_TYPE bound to: M20K - type: string 
	Parameter DUAL_CLOCK bound to: 0 - type: integer 
	Parameter USE_ALMOST_FULL bound to: 0 - type: integer 
	Parameter FULL_LEVEL bound to: 480 - type: integer 
	Parameter SYMBOLS_PER_BEAT bound to: 1 - type: integer 
	Parameter BITS_PER_SYMBOL bound to: 252 - type: integer 
	Parameter FIFO_DEPTH bound to: 512 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_wrapper_infill__parameterized0' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/new/fifo_wrapper_infill.v:6]
	Parameter SYMBOLS_PER_BEAT bound to: 1 - type: integer 
	Parameter BITS_PER_SYMBOL bound to: 252 - type: integer 
	Parameter FIFO_DEPTH bound to: 512 - type: integer 
	Parameter USE_PACKETS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_core_infill__parameterized0' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/new/fifo_core_infill.v:21]
	Parameter SYMBOLS_PER_BEAT bound to: 1 - type: integer 
	Parameter BITS_PER_SYMBOL bound to: 252 - type: integer 
	Parameter FIFO_DEPTH bound to: 512 - type: integer 
	Parameter CHANNEL_WIDTH bound to: 0 - type: integer 
	Parameter ERROR_WIDTH bound to: 0 - type: integer 
	Parameter USE_PACKETS bound to: 1 - type: integer 
	Parameter USE_FILL_LEVEL bound to: 1 - type: integer 
	Parameter USE_STORE_FORWARD bound to: 0 - type: integer 
	Parameter USE_ALMOST_FULL_IF bound to: 0 - type: integer 
	Parameter USE_ALMOST_EMPTY_IF bound to: 0 - type: integer 
	Parameter SYNC_RESET bound to: 0 - type: integer 
	Parameter EMPTY_LATENCY bound to: 3 - type: integer 
	Parameter USE_MEMORY_BLOCKS bound to: 1 - type: integer 
	Parameter EMPTY_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_core_infill__parameterized0' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/new/fifo_core_infill.v:21]
INFO: [Synth 8-6155] done synthesizing module 'fifo_wrapper_infill__parameterized0' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/new/fifo_wrapper_infill.v:6]
INFO: [Synth 8-6155] done synthesizing module 'unified_fifo__parameterized0' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/unified_fifo.sv:9]
INFO: [Synth 8-6157] synthesizing module 'unified_fifo__parameterized1' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/unified_fifo.sv:9]
	Parameter FIFO_NAME bound to: [flow_table_wrapper] ooo_fce_FIFO - type: string 
	Parameter MEM_TYPE bound to: M20K - type: string 
	Parameter DUAL_CLOCK bound to: 0 - type: integer 
	Parameter USE_ALMOST_FULL bound to: 1 - type: integer 
	Parameter FULL_LEVEL bound to: 480 - type: integer 
	Parameter SYMBOLS_PER_BEAT bound to: 1 - type: integer 
	Parameter BITS_PER_SYMBOL bound to: 249 - type: integer 
	Parameter FIFO_DEPTH bound to: 512 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_wrapper_infill__parameterized1' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/new/fifo_wrapper_infill.v:6]
	Parameter SYMBOLS_PER_BEAT bound to: 1 - type: integer 
	Parameter BITS_PER_SYMBOL bound to: 249 - type: integer 
	Parameter FIFO_DEPTH bound to: 512 - type: integer 
	Parameter USE_PACKETS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_core_infill__parameterized1' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/new/fifo_core_infill.v:21]
	Parameter SYMBOLS_PER_BEAT bound to: 1 - type: integer 
	Parameter BITS_PER_SYMBOL bound to: 249 - type: integer 
	Parameter FIFO_DEPTH bound to: 512 - type: integer 
	Parameter CHANNEL_WIDTH bound to: 0 - type: integer 
	Parameter ERROR_WIDTH bound to: 0 - type: integer 
	Parameter USE_PACKETS bound to: 1 - type: integer 
	Parameter USE_FILL_LEVEL bound to: 1 - type: integer 
	Parameter USE_STORE_FORWARD bound to: 0 - type: integer 
	Parameter USE_ALMOST_FULL_IF bound to: 0 - type: integer 
	Parameter USE_ALMOST_EMPTY_IF bound to: 0 - type: integer 
	Parameter SYNC_RESET bound to: 0 - type: integer 
	Parameter EMPTY_LATENCY bound to: 3 - type: integer 
	Parameter USE_MEMORY_BLOCKS bound to: 1 - type: integer 
	Parameter EMPTY_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_core_infill__parameterized1' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/new/fifo_core_infill.v:21]
INFO: [Synth 8-6155] done synthesizing module 'fifo_wrapper_infill__parameterized1' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/new/fifo_wrapper_infill.v:6]
INFO: [Synth 8-6155] done synthesizing module 'unified_fifo__parameterized1' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/unified_fifo.sv:9]
INFO: [Synth 8-6157] synthesizing module 'flow_reassembly' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_reassembly.sv:3]
INFO: [Synth 8-6157] synthesizing module 'linked_list' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/linked_list.sv:3]
INFO: [Synth 8-6157] synthesizing module 'bram_simple2port' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/new/bram_simple2port.sv:2]
	Parameter DWIDTH bound to: 132 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter DEPTH bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bram_simple2port' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/new/bram_simple2port.sv:2]
WARNING: [Synth 8-689] width (130) of port connection 'q' does not match port width (132) of module 'bram_simple2port' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/linked_list.sv:361]
INFO: [Synth 8-6157] synthesizing module 'unified_fifo__parameterized2' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/unified_fifo.sv:9]
	Parameter FIFO_NAME bound to: [linked_list] l1_emptylist_FIFO - type: string 
	Parameter MEM_TYPE bound to: M20K - type: string 
	Parameter DUAL_CLOCK bound to: 0 - type: integer 
	Parameter USE_ALMOST_FULL bound to: 0 - type: integer 
	Parameter FULL_LEVEL bound to: 450 - type: integer 
	Parameter SYMBOLS_PER_BEAT bound to: 1 - type: integer 
	Parameter BITS_PER_SYMBOL bound to: 9 - type: integer 
	Parameter FIFO_DEPTH bound to: 512 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_wrapper_infill__parameterized2' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/new/fifo_wrapper_infill.v:6]
	Parameter SYMBOLS_PER_BEAT bound to: 1 - type: integer 
	Parameter BITS_PER_SYMBOL bound to: 9 - type: integer 
	Parameter FIFO_DEPTH bound to: 512 - type: integer 
	Parameter USE_PACKETS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_core_infill__parameterized2' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/new/fifo_core_infill.v:21]
	Parameter SYMBOLS_PER_BEAT bound to: 1 - type: integer 
	Parameter BITS_PER_SYMBOL bound to: 9 - type: integer 
	Parameter FIFO_DEPTH bound to: 512 - type: integer 
	Parameter CHANNEL_WIDTH bound to: 0 - type: integer 
	Parameter ERROR_WIDTH bound to: 0 - type: integer 
	Parameter USE_PACKETS bound to: 1 - type: integer 
	Parameter USE_FILL_LEVEL bound to: 1 - type: integer 
	Parameter USE_STORE_FORWARD bound to: 0 - type: integer 
	Parameter USE_ALMOST_FULL_IF bound to: 0 - type: integer 
	Parameter USE_ALMOST_EMPTY_IF bound to: 0 - type: integer 
	Parameter SYNC_RESET bound to: 0 - type: integer 
	Parameter EMPTY_LATENCY bound to: 3 - type: integer 
	Parameter USE_MEMORY_BLOCKS bound to: 1 - type: integer 
	Parameter EMPTY_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_core_infill__parameterized2' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/new/fifo_core_infill.v:21]
INFO: [Synth 8-6155] done synthesizing module 'fifo_wrapper_infill__parameterized2' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/new/fifo_wrapper_infill.v:6]
INFO: [Synth 8-6155] done synthesizing module 'unified_fifo__parameterized2' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/unified_fifo.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'linked_list' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/linked_list.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'flow_reassembly' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_reassembly.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'flow_table_wrapper' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table_wrapper.sv:3]
INFO: [Synth 8-6157] synthesizing module 'server_epig_shim__parameterized3' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:78]
	Parameter DATA_BITS bound to: 252 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'server_epig_shim__parameterized3' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:78]
INFO: [Synth 8-6157] synthesizing module 'server_epig_shim__parameterized4' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:78]
	Parameter DATA_BITS bound to: 252 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'server_epig_shim__parameterized4' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:78]
INFO: [Synth 8-6157] synthesizing module 'server_epig_shim__parameterized5' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:78]
	Parameter DATA_BITS bound to: 252 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'server_epig_shim__parameterized5' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:78]
WARNING: [Synth 8-7071] port 'sop' of module 'stats_cnt' is unconnected for instance 'in_meta_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/flow_table_client.sv:91]
WARNING: [Synth 8-7071] port 'eop' of module 'stats_cnt' is unconnected for instance 'in_meta_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/flow_table_client.sv:91]
WARNING: [Synth 8-7071] port 'stats_pkt' of module 'stats_cnt' is unconnected for instance 'in_meta_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/flow_table_client.sv:91]
WARNING: [Synth 8-7071] port 'stats_pkt_sop' of module 'stats_cnt' is unconnected for instance 'in_meta_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/flow_table_client.sv:91]
WARNING: [Synth 8-7023] instance 'in_meta_inst' of module 'stats_cnt' has 9 connections declared, but only 5 given [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/flow_table_client.sv:91]
WARNING: [Synth 8-7071] port 'sop' of module 'stats_cnt' is unconnected for instance 'out_meta_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/flow_table_client.sv:98]
WARNING: [Synth 8-7071] port 'eop' of module 'stats_cnt' is unconnected for instance 'out_meta_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/flow_table_client.sv:98]
WARNING: [Synth 8-7071] port 'stats_pkt' of module 'stats_cnt' is unconnected for instance 'out_meta_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/flow_table_client.sv:98]
WARNING: [Synth 8-7071] port 'stats_pkt_sop' of module 'stats_cnt' is unconnected for instance 'out_meta_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/flow_table_client.sv:98]
WARNING: [Synth 8-7023] instance 'out_meta_inst' of module 'stats_cnt' has 9 connections declared, but only 5 given [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/flow_table_client.sv:98]
WARNING: [Synth 8-7071] port 'sop' of module 'stats_cnt' is unconnected for instance 'forward_meta_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/flow_table_client.sv:105]
WARNING: [Synth 8-7071] port 'eop' of module 'stats_cnt' is unconnected for instance 'forward_meta_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/flow_table_client.sv:105]
WARNING: [Synth 8-7071] port 'stats_pkt' of module 'stats_cnt' is unconnected for instance 'forward_meta_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/flow_table_client.sv:105]
WARNING: [Synth 8-7071] port 'stats_pkt_sop' of module 'stats_cnt' is unconnected for instance 'forward_meta_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/flow_table_client.sv:105]
WARNING: [Synth 8-7023] instance 'forward_meta_inst' of module 'stats_cnt' has 9 connections declared, but only 5 given [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/flow_table_client.sv:105]
WARNING: [Synth 8-7071] port 'sop' of module 'stats_cnt' is unconnected for instance 'reorder_meta_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/flow_table_client.sv:112]
WARNING: [Synth 8-7071] port 'eop' of module 'stats_cnt' is unconnected for instance 'reorder_meta_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/flow_table_client.sv:112]
WARNING: [Synth 8-7071] port 'stats_pkt' of module 'stats_cnt' is unconnected for instance 'reorder_meta_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/flow_table_client.sv:112]
WARNING: [Synth 8-7071] port 'stats_pkt_sop' of module 'stats_cnt' is unconnected for instance 'reorder_meta_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/flow_table_client.sv:112]
WARNING: [Synth 8-7023] instance 'reorder_meta_inst' of module 'stats_cnt' has 9 connections declared, but only 5 given [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/flow_table_client.sv:112]
INFO: [Synth 8-6155] done synthesizing module 'flow_table_client' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/flow_table_client.sv:5]
INFO: [Synth 8-6157] synthesizing module 'arb_2_af_service' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/arb_2_af_service.sv:4]
	Parameter DWIDTH bound to: 252 - type: integer 
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter FULL_LEVEL bound to: 480 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'channel_if' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
	Parameter WIDTH bound to: 252 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_if' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
INFO: [Synth 8-6157] synthesizing module 'channel_if' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
	Parameter WIDTH bound to: 252 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_if' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
INFO: [Synth 8-6157] synthesizing module 'channel_if' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
	Parameter WIDTH bound to: 252 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_if' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
INFO: [Synth 8-6157] synthesizing module 'channel_if' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter WIDTH bound to: 252 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_if' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
	Parameter WIDTH bound to: 252 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_if' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
	Parameter WIDTH bound to: 252 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_if' (0#1) [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:8]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DATA_BITS bound to: 252 - type: integer 
WARNING: [Synth 8-689] width (444) of port connection 'D_OUT' does not match port width (252) of module 'FIFO2__parameterized2' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:73]
	Parameter DATA_BITS bound to: 252 - type: integer 
WARNING: [Synth 8-689] width (444) of port connection 'D_OUT' does not match port width (252) of module 'FIFO2__parameterized2' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:73]
	Parameter DWIDTH bound to: 252 - type: integer 
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter FULL_LEVEL bound to: 480 - type: integer 
	Parameter DWIDTH bound to: 252 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/new/st_multiplexer.sv:123]
INFO: [Synth 8-226] default block is never used [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/new/st_multiplexer.sv:161]
INFO: [Synth 8-226] default block is never used [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/new/st_multiplexer.sv:187]
	Parameter PAYLOAD_WIDTH bound to: 253 - type: integer 
	Parameter FIFO_NAME bound to: [arb_2_wrapper_infill] in_fifo_0 - type: string 
	Parameter MEM_TYPE bound to: M20K - type: string 
	Parameter DUAL_CLOCK bound to: 0 - type: integer 
	Parameter USE_ALMOST_FULL bound to: 1 - type: integer 
	Parameter FULL_LEVEL bound to: 480 - type: integer 
	Parameter SYMBOLS_PER_BEAT bound to: 1 - type: integer 
	Parameter BITS_PER_SYMBOL bound to: 252 - type: integer 
	Parameter FIFO_DEPTH bound to: 512 - type: integer 
	Parameter FIFO_NAME bound to: [arb_2_wrapper_infill] in_fifo_1 - type: string 
	Parameter MEM_TYPE bound to: M20K - type: string 
	Parameter DUAL_CLOCK bound to: 0 - type: integer 
	Parameter USE_ALMOST_FULL bound to: 1 - type: integer 
	Parameter FULL_LEVEL bound to: 480 - type: integer 
	Parameter SYMBOLS_PER_BEAT bound to: 1 - type: integer 
	Parameter BITS_PER_SYMBOL bound to: 252 - type: integer 
	Parameter FIFO_DEPTH bound to: 512 - type: integer 
	Parameter FIFO_NAME bound to: [arb_2_wrapper_infill] out_fifo_0 - type: string 
	Parameter MEM_TYPE bound to: M20K - type: string 
	Parameter DUAL_CLOCK bound to: 0 - type: integer 
	Parameter USE_ALMOST_FULL bound to: 0 - type: integer 
	Parameter FULL_LEVEL bound to: 480 - type: integer 
	Parameter SYMBOLS_PER_BEAT bound to: 1 - type: integer 
	Parameter BITS_PER_SYMBOL bound to: 252 - type: integer 
	Parameter FIFO_DEPTH bound to: 512 - type: integer 
	Parameter DATA_BITS bound to: 252 - type: integer 
	Parameter DWIDTH bound to: 252 - type: integer 
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter WIDTH bound to: 252 - type: integer 
	Parameter WIDTH bound to: 252 - type: integer 
	Parameter WIDTH bound to: 252 - type: integer 
	Parameter WIDTH bound to: 252 - type: integer 
	Parameter WIDTH bound to: 252 - type: integer 
	Parameter WIDTH bound to: 252 - type: integer 
	Parameter DATA_BITS bound to: 252 - type: integer 
WARNING: [Synth 8-689] width (444) of port connection 'D_OUT' does not match port width (252) of module 'FIFO2__parameterized2' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:73]
	Parameter DATA_BITS bound to: 252 - type: integer 
WARNING: [Synth 8-689] width (444) of port connection 'D_OUT' does not match port width (252) of module 'FIFO2__parameterized2' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:73]
	Parameter DWIDTH bound to: 252 - type: integer 
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter FIFO_NAME bound to: [arb_2_wrapper] in_fifo_0 - type: string 
	Parameter MEM_TYPE bound to: M20K - type: string 
	Parameter DUAL_CLOCK bound to: 0 - type: integer 
	Parameter USE_ALMOST_FULL bound to: 1 - type: integer 
	Parameter FULL_LEVEL bound to: 450 - type: integer 
	Parameter SYMBOLS_PER_BEAT bound to: 1 - type: integer 
	Parameter BITS_PER_SYMBOL bound to: 252 - type: integer 
	Parameter FIFO_DEPTH bound to: 512 - type: integer 
	Parameter FIFO_NAME bound to: [arb_2_wrapper] in_fifo_1 - type: string 
	Parameter MEM_TYPE bound to: M20K - type: string 
	Parameter DUAL_CLOCK bound to: 0 - type: integer 
	Parameter USE_ALMOST_FULL bound to: 1 - type: integer 
	Parameter FULL_LEVEL bound to: 450 - type: integer 
	Parameter SYMBOLS_PER_BEAT bound to: 1 - type: integer 
	Parameter BITS_PER_SYMBOL bound to: 252 - type: integer 
	Parameter FIFO_DEPTH bound to: 512 - type: integer 
	Parameter FIFO_NAME bound to: [arb_2_wrapper] out_fifo_0 - type: string 
	Parameter MEM_TYPE bound to: M20K - type: string 
	Parameter DUAL_CLOCK bound to: 0 - type: integer 
	Parameter USE_ALMOST_FULL bound to: 0 - type: integer 
	Parameter FULL_LEVEL bound to: 450 - type: integer 
	Parameter SYMBOLS_PER_BEAT bound to: 1 - type: integer 
	Parameter BITS_PER_SYMBOL bound to: 252 - type: integer 
	Parameter FIFO_DEPTH bound to: 512 - type: integer 
	Parameter DATA_BITS bound to: 252 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
	Parameter WIDTH bound to: 512 - type: integer 
	Parameter WIDTH bound to: 512 - type: integer 
	Parameter WIDTH bound to: 512 - type: integer 
	Parameter WIDTH bound to: 512 - type: integer 
	Parameter WIDTH bound to: 252 - type: integer 
	Parameter WIDTH bound to: 252 - type: integer 
	Parameter WIDTH bound to: 252 - type: integer 
	Parameter WIDTH bound to: 252 - type: integer 
	Parameter DATA_BITS bound to: 252 - type: integer 
WARNING: [Synth 8-689] width (444) of port connection 'D_OUT' does not match port width (252) of module 'FIFO2__parameterized2' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:73]
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter NUM_PIPES bound to: 3 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter NUM_PIPES bound to: 3 - type: integer 
	Parameter DATA_BITS bound to: 10 - type: integer 
	Parameter DATA_BITS bound to: 512 - type: integer 
	Parameter DATA_BITS bound to: 512 - type: integer 
	Parameter DATA_BITS bound to: 252 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/data_mover_service.sv:136]
WARNING: [Synth 8-7071] port 'sop' of module 'stats_cnt' is unconnected for instance 'in_meta_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/data_mover_service.sv:147]
WARNING: [Synth 8-7071] port 'eop' of module 'stats_cnt' is unconnected for instance 'in_meta_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/data_mover_service.sv:147]
WARNING: [Synth 8-7071] port 'stats_pkt' of module 'stats_cnt' is unconnected for instance 'in_meta_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/data_mover_service.sv:147]
WARNING: [Synth 8-7071] port 'stats_pkt_sop' of module 'stats_cnt' is unconnected for instance 'in_meta_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/data_mover_service.sv:147]
WARNING: [Synth 8-7023] instance 'in_meta_inst' of module 'stats_cnt' has 9 connections declared, but only 5 given [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/data_mover_service.sv:147]
WARNING: [Synth 8-7071] port 'sop' of module 'stats_cnt' is unconnected for instance 'out_meta_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/data_mover_service.sv:154]
WARNING: [Synth 8-7071] port 'eop' of module 'stats_cnt' is unconnected for instance 'out_meta_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/data_mover_service.sv:154]
WARNING: [Synth 8-7071] port 'stats_pkt' of module 'stats_cnt' is unconnected for instance 'out_meta_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/data_mover_service.sv:154]
WARNING: [Synth 8-7071] port 'stats_pkt_sop' of module 'stats_cnt' is unconnected for instance 'out_meta_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/data_mover_service.sv:154]
WARNING: [Synth 8-7023] instance 'out_meta_inst' of module 'stats_cnt' has 9 connections declared, but only 5 given [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/data_mover_service.sv:154]
WARNING: [Synth 8-7071] port 'sop' of module 'stats_cnt' is unconnected for instance 'nopayload_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/data_mover_service.sv:162]
WARNING: [Synth 8-7071] port 'stats_flit' of module 'stats_cnt' is unconnected for instance 'nopayload_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/data_mover_service.sv:162]
WARNING: [Synth 8-7071] port 'stats_pkt_sop' of module 'stats_cnt' is unconnected for instance 'nopayload_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/data_mover_service.sv:162]
WARNING: [Synth 8-7023] instance 'nopayload_inst' of module 'stats_cnt' has 9 connections declared, but only 6 given [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/data_mover_service.sv:162]
WARNING: [Synth 8-7071] port 'sop' of module 'stats_cnt' is unconnected for instance 'check_pkt_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/data_mover_service.sv:171]
WARNING: [Synth 8-7071] port 'stats_flit' of module 'stats_cnt' is unconnected for instance 'check_pkt_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/data_mover_service.sv:171]
WARNING: [Synth 8-7071] port 'stats_pkt_sop' of module 'stats_cnt' is unconnected for instance 'check_pkt_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/data_mover_service.sv:171]
WARNING: [Synth 8-7023] instance 'check_pkt_inst' of module 'stats_cnt' has 9 connections declared, but only 6 given [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/data_mover_service.sv:171]
	Parameter FIFO_NAME bound to: [top] pktbuf_emptylist_FIFO - type: string 
	Parameter MEM_TYPE bound to: M20K - type: string 
	Parameter DUAL_CLOCK bound to: 0 - type: integer 
	Parameter USE_ALMOST_FULL bound to: 0 - type: integer 
	Parameter FULL_LEVEL bound to: 450 - type: integer 
	Parameter SYMBOLS_PER_BEAT bound to: 1 - type: integer 
	Parameter BITS_PER_SYMBOL bound to: 10 - type: integer 
	Parameter FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
	Parameter DATA_BITS bound to: 10 - type: integer 
WARNING: [Synth 8-7071] port 'sop' of module 'stats_cnt' is unconnected for instance 'out_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/unified_fifo_service.sv:103]
WARNING: [Synth 8-7071] port 'eop' of module 'stats_cnt' is unconnected for instance 'out_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/unified_fifo_service.sv:103]
WARNING: [Synth 8-7071] port 'stats_pkt' of module 'stats_cnt' is unconnected for instance 'out_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/unified_fifo_service.sv:103]
WARNING: [Synth 8-7071] port 'stats_pkt_sop' of module 'stats_cnt' is unconnected for instance 'out_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/unified_fifo_service.sv:103]
WARNING: [Synth 8-7023] instance 'out_inst' of module 'stats_cnt' has 9 connections declared, but only 5 given [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/unified_fifo_service.sv:103]
	Parameter DATA_BITS bound to: 10 - type: integer 
WARNING: [Synth 8-689] width (202) of port connection 'D_OUT' does not match port width (10) of module 'FIFO2__parameterized0' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:73]
	Parameter FIFO_NAME bound to: [top] pktbuf_emptylist_FIFO - type: string 
	Parameter MEM_TYPE bound to: M20K - type: string 
	Parameter DUAL_CLOCK bound to: 0 - type: integer 
	Parameter USE_ALMOST_FULL bound to: 0 - type: integer 
	Parameter FULL_LEVEL bound to: 450 - type: integer 
	Parameter SYMBOLS_PER_BEAT bound to: 1 - type: integer 
	Parameter BITS_PER_SYMBOL bound to: 10 - type: integer 
	Parameter FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter SYMBOLS_PER_BEAT bound to: 1 - type: integer 
	Parameter BITS_PER_SYMBOL bound to: 10 - type: integer 
	Parameter FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter USE_PACKETS bound to: 1 - type: integer 
	Parameter SYMBOLS_PER_BEAT bound to: 1 - type: integer 
	Parameter BITS_PER_SYMBOL bound to: 10 - type: integer 
	Parameter FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter CHANNEL_WIDTH bound to: 0 - type: integer 
	Parameter ERROR_WIDTH bound to: 0 - type: integer 
	Parameter USE_PACKETS bound to: 1 - type: integer 
	Parameter USE_FILL_LEVEL bound to: 1 - type: integer 
	Parameter USE_STORE_FORWARD bound to: 0 - type: integer 
	Parameter USE_ALMOST_FULL_IF bound to: 0 - type: integer 
	Parameter USE_ALMOST_EMPTY_IF bound to: 0 - type: integer 
	Parameter SYNC_RESET bound to: 0 - type: integer 
	Parameter EMPTY_LATENCY bound to: 3 - type: integer 
	Parameter USE_MEMORY_BLOCKS bound to: 1 - type: integer 
	Parameter EMPTY_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'overflow' does not match port width (1) of module 'unified_fifo__parameterized9' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/unified_fifo_service.sv:65]
WARNING: [Synth 8-7071] port 'sop' of module 'stats_cnt' is unconnected for instance 'in_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/unified_fifo_service.sv:68]
WARNING: [Synth 8-7071] port 'eop' of module 'stats_cnt' is unconnected for instance 'in_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/unified_fifo_service.sv:68]
WARNING: [Synth 8-7071] port 'stats_pkt' of module 'stats_cnt' is unconnected for instance 'in_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/unified_fifo_service.sv:68]
WARNING: [Synth 8-7071] port 'stats_pkt_sop' of module 'stats_cnt' is unconnected for instance 'in_inst' [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/unified_fifo_service.sv:68]
WARNING: [Synth 8-7023] instance 'in_inst' of module 'stats_cnt' has 9 connections declared, but only 5 given [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/unified_fifo_service.sv:68]
WARNING: [Synth 8-3848] Net svr2fl\.rxP[rx_msg][head][srcid] in module/entity client_epig_shim does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:15]
WARNING: [Synth 8-3848] Net svr2fl\.rxP[rx_msg][head][dstid] in module/entity client_epig_shim does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:15]
WARNING: [Synth 8-3848] Net svr2fl\.rxP[rx_msg][head][arg0] in module/entity client_epig_shim does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:15]
WARNING: [Synth 8-3848] Net svr2fl\.rxP[rx_msg][head][arg1] in module/entity client_epig_shim does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:15]
WARNING: [Synth 8-3936] Found unconnected internal register 'eth_data_r_reg' and it is trimmed from '512' to '56' bits. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/parser/input_comp.sv:131]
WARNING: [Synth 8-6014] Unused sequential element meta_valid_reg was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/parser/input_comp.sv:88]
WARNING: [Synth 8-3848] Net fl2clt\.txP[tx_msg][head][srcid] in module/entity server_epig_shim does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:83]
WARNING: [Synth 8-3848] Net fl2clt\.txP[tx_msg][head][dstid] in module/entity server_epig_shim does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:83]
WARNING: [Synth 8-3848] Net fl2clt\.txP[tx_msg][head][arg0] in module/entity server_epig_shim does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:83]
WARNING: [Synth 8-3848] Net fl2clt\.txP[tx_msg][head][arg1] in module/entity server_epig_shim does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:83]
WARNING: [Synth 8-3848] Net fl2clt\.txP[tx_msg][head][srcid] in module/entity server_epig_shim__parameterized0 does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:83]
WARNING: [Synth 8-3848] Net fl2clt\.txP[tx_msg][head][dstid] in module/entity server_epig_shim__parameterized0 does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:83]
WARNING: [Synth 8-3848] Net fl2clt\.txP[tx_msg][head][arg0] in module/entity server_epig_shim__parameterized0 does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:83]
WARNING: [Synth 8-3848] Net fl2clt\.txP[tx_msg][head][arg1] in module/entity server_epig_shim__parameterized0 does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:83]
WARNING: [Synth 8-3848] Net port_empty\.almost_full in module/entity input_comp_client does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:20]
WARNING: [Synth 8-3848] Net blank_empty\.data in module/entity input_comp_client does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:14]
WARNING: [Synth 8-3848] Net blank_empty\.valid in module/entity input_comp_client does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:15]
WARNING: [Synth 8-3848] Net blank_empty\.sop in module/entity input_comp_client does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:17]
WARNING: [Synth 8-3848] Net blank_empty\.eop in module/entity input_comp_client does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:18]
WARNING: [Synth 8-3848] Net blank_empty\.empty in module/entity input_comp_client does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:19]
WARNING: [Synth 8-3848] Net blank_empty\.channel in module/entity input_comp_client does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:21]
WARNING: [Synth 8-3848] Net blank\.ready in module/entity input_comp_client does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:16]
WARNING: [Synth 8-3848] Net blank\.almost_full in module/entity input_comp_client does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:20]
WARNING: [Synth 8-3848] Net port\.channel in module/entity input_comp_client does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:21]
WARNING: [Synth 8-3848] Net blank_meta\.ready in module/entity input_comp_client does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:16]
WARNING: [Synth 8-3848] Net blank_meta\.almost_full in module/entity input_comp_client does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:20]
WARNING: [Synth 8-3848] Net port_meta\.sop in module/entity input_comp_client does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:17]
WARNING: [Synth 8-3848] Net port_meta\.eop in module/entity input_comp_client does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:18]
WARNING: [Synth 8-3848] Net port_meta\.empty in module/entity input_comp_client does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:19]
WARNING: [Synth 8-3848] Net port_meta\.channel in module/entity input_comp_client does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:21]
WARNING: [Synth 8-3848] Net svr2fl\.rxP[rx_msg][head][srcid] in module/entity client_epig_shim__parameterized0 does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:15]
WARNING: [Synth 8-3848] Net svr2fl\.rxP[rx_msg][head][dstid] in module/entity client_epig_shim__parameterized0 does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:15]
WARNING: [Synth 8-3848] Net svr2fl\.rxP[rx_msg][head][arg0] in module/entity client_epig_shim__parameterized0 does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:15]
WARNING: [Synth 8-3848] Net svr2fl\.rxP[rx_msg][head][arg1] in module/entity client_epig_shim__parameterized0 does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:15]
WARNING: [Synth 8-3848] Net svr2fl\.rxP[rx_msg][head][srcid] in module/entity client_epig_shim__parameterized1 does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:15]
WARNING: [Synth 8-3848] Net svr2fl\.rxP[rx_msg][head][dstid] in module/entity client_epig_shim__parameterized1 does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:15]
WARNING: [Synth 8-3848] Net svr2fl\.rxP[rx_msg][head][arg0] in module/entity client_epig_shim__parameterized1 does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:15]
WARNING: [Synth 8-3848] Net svr2fl\.rxP[rx_msg][head][arg1] in module/entity client_epig_shim__parameterized1 does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:15]
WARNING: [Synth 8-3848] Net out_pkt_data in module/entity parser does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/parser/parser.sv:14]
WARNING: [Synth 8-3848] Net out_pkt_sop in module/entity parser does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/parser/parser.sv:17]
WARNING: [Synth 8-3848] Net out_pkt_eop in module/entity parser does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/parser/parser.sv:18]
WARNING: [Synth 8-3848] Net out_pkt_empty in module/entity parser does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/parser/parser.sv:19]
WARNING: [Synth 8-3848] Net fl2clt\.txP[tx_msg][head][srcid] in module/entity server_epig_shim__parameterized1 does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:83]
WARNING: [Synth 8-3848] Net fl2clt\.txP[tx_msg][head][dstid] in module/entity server_epig_shim__parameterized1 does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:83]
WARNING: [Synth 8-3848] Net fl2clt\.txP[tx_msg][head][arg0] in module/entity server_epig_shim__parameterized1 does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:83]
WARNING: [Synth 8-3848] Net fl2clt\.txP[tx_msg][head][arg1] in module/entity server_epig_shim__parameterized1 does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:83]
WARNING: [Synth 8-3848] Net port_meta\.almost_full in module/entity parser_client does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:20]
WARNING: [Synth 8-3848] Net blank_meta\.data in module/entity parser_client does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:14]
WARNING: [Synth 8-3848] Net blank_meta\.valid in module/entity parser_client does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:15]
WARNING: [Synth 8-3848] Net blank_meta\.sop in module/entity parser_client does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:17]
WARNING: [Synth 8-3848] Net blank_meta\.eop in module/entity parser_client does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:18]
WARNING: [Synth 8-3848] Net blank_meta\.empty in module/entity parser_client does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:19]
WARNING: [Synth 8-3848] Net blank_meta\.channel in module/entity parser_client does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:21]
WARNING: [Synth 8-3848] Net port\.almost_full in module/entity parser_client does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:20]
WARNING: [Synth 8-3848] Net blank\.data in module/entity parser_client does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:14]
WARNING: [Synth 8-3848] Net blank\.valid in module/entity parser_client does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:15]
WARNING: [Synth 8-3848] Net blank\.sop in module/entity parser_client does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:17]
WARNING: [Synth 8-3848] Net blank\.eop in module/entity parser_client does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:18]
WARNING: [Synth 8-3848] Net blank\.empty in module/entity parser_client does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:19]
WARNING: [Synth 8-3848] Net blank\.channel in module/entity parser_client does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:21]
WARNING: [Synth 8-3848] Net blank_meta\.ready in module/entity parser_client does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:16]
WARNING: [Synth 8-3848] Net blank_meta\.almost_full in module/entity parser_client does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:20]
WARNING: [Synth 8-3848] Net port_meta\.sop in module/entity parser_client does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:17]
WARNING: [Synth 8-3848] Net port_meta\.eop in module/entity parser_client does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:18]
WARNING: [Synth 8-3848] Net port_meta\.empty in module/entity parser_client does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:19]
WARNING: [Synth 8-3848] Net port_meta\.channel in module/entity parser_client does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:21]
WARNING: [Synth 8-3848] Net fl2clt\.txP[tx_msg][head][srcid] in module/entity server_epig_shim__parameterized2 does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:83]
WARNING: [Synth 8-3848] Net fl2clt\.txP[tx_msg][head][dstid] in module/entity server_epig_shim__parameterized2 does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:83]
WARNING: [Synth 8-3848] Net fl2clt\.txP[tx_msg][head][arg0] in module/entity server_epig_shim__parameterized2 does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:83]
WARNING: [Synth 8-3848] Net fl2clt\.txP[tx_msg][head][arg1] in module/entity server_epig_shim__parameterized2 does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:83]
WARNING: [Synth 8-3848] Net svr2fl\.rxP[rx_msg][head][srcid] in module/entity client_epig_shim__parameterized2 does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:15]
WARNING: [Synth 8-3848] Net svr2fl\.rxP[rx_msg][head][dstid] in module/entity client_epig_shim__parameterized2 does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:15]
WARNING: [Synth 8-3848] Net svr2fl\.rxP[rx_msg][head][arg0] in module/entity client_epig_shim__parameterized2 does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:15]
WARNING: [Synth 8-3848] Net svr2fl\.rxP[rx_msg][head][arg1] in module/entity client_epig_shim__parameterized2 does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:15]
WARNING: [Synth 8-6014] Unused sequential element internal_sclr_reg was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/new/fifo_core_infill.v:175]
WARNING: [Synth 8-3848] Net almost_full_data in module/entity fifo_core_infill does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/new/fifo_core_infill.v:91]
WARNING: [Synth 8-3848] Net blank\.data in module/entity unified_fifo_service does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:14]
WARNING: [Synth 8-3848] Net blank\.valid in module/entity unified_fifo_service does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:15]
WARNING: [Synth 8-3848] Net blank\.sop in module/entity unified_fifo_service does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:17]
WARNING: [Synth 8-3848] Net blank\.eop in module/entity unified_fifo_service does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:18]
WARNING: [Synth 8-3848] Net blank\.empty in module/entity unified_fifo_service does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:19]
WARNING: [Synth 8-3848] Net blank\.channel in module/entity unified_fifo_service does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:21]
WARNING: [Synth 8-3848] Net blank\.ready in module/entity unified_fifo_service does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:16]
WARNING: [Synth 8-3848] Net blank\.almost_full in module/entity unified_fifo_service does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:20]
WARNING: [Synth 8-3848] Net port\.sop in module/entity unified_fifo_service does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:17]
WARNING: [Synth 8-3848] Net port\.eop in module/entity unified_fifo_service does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:18]
WARNING: [Synth 8-3848] Net port\.empty in module/entity unified_fifo_service does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:19]
WARNING: [Synth 8-3848] Net port\.channel in module/entity unified_fifo_service does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/services/channel_if.vh:21]
WARNING: [Synth 8-3848] Net svr2fl\.rxP[rx_msg][head][srcid] in module/entity client_epig_shim__parameterized3 does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:15]
WARNING: [Synth 8-3848] Net svr2fl\.rxP[rx_msg][head][dstid] in module/entity client_epig_shim__parameterized3 does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:15]
WARNING: [Synth 8-3848] Net svr2fl\.rxP[rx_msg][head][arg0] in module/entity client_epig_shim__parameterized3 does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:15]
WARNING: [Synth 8-3848] Net svr2fl\.rxP[rx_msg][head][arg1] in module/entity client_epig_shim__parameterized3 does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/common_usr/service_converter.sv:15]
WARNING: [Synth 8-6014] Unused sequential element a6_reg was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/hash_func.sv:86]
WARNING: [Synth 8-6014] Unused sequential element q_deque_en_r_reg was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table.sv:283]
WARNING: [Synth 8-6014] Unused sequential element ch3_data_r_reg[slow_cnt] was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table.sv:531]
WARNING: [Synth 8-3848] Net ft1_data_a_r2[slow_cnt] in module/entity flow_table does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table.sv:74]
WARNING: [Synth 8-3848] Net ft2_data_a_r2[slow_cnt] in module/entity flow_table does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table.sv:98]
WARNING: [Synth 8-3848] Net ft3_data_a_r2[slow_cnt] in module/entity flow_table does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table.sv:122]
WARNING: [Synth 8-3848] Net q_data_a_r2[slow_cnt] in module/entity flow_table does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table.sv:186]
WARNING: [Synth 8-3848] Net ft1_data_a_r2[valid] in module/entity flow_table does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table.sv:74]
WARNING: [Synth 8-3848] Net ft2_data_a_r2[valid] in module/entity flow_table does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table.sv:98]
WARNING: [Synth 8-3848] Net ft3_data_a_r2[valid] in module/entity flow_table does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table.sv:122]
WARNING: [Synth 8-3848] Net q_data_a_r2[valid] in module/entity flow_table does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table.sv:186]
WARNING: [Synth 8-3848] Net ft1_data_a_r2[tuple][sIP] in module/entity flow_table does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table.sv:74]
WARNING: [Synth 8-3848] Net ft2_data_a_r2[tuple][sIP] in module/entity flow_table does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table.sv:98]
WARNING: [Synth 8-3848] Net ft3_data_a_r2[tuple][sIP] in module/entity flow_table does not have driver. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table.sv:122]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element internal_sclr_reg was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/new/fifo_core_infill.v:175]
WARNING: [Synth 8-6014] Unused sequential element internal_sclr_reg was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/new/fifo_core_infill.v:175]
WARNING: [Synth 8-6014] Unused sequential element internal_sclr_reg was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/new/fifo_core_infill.v:175]
WARNING: [Synth 8-6014] Unused sequential element prev_entry_reg[next] was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/linked_list.sv:78]
WARNING: [Synth 8-6014] Unused sequential element init_start_reg was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/linked_list.sv:81]
WARNING: [Synth 8-6014] Unused sequential element done_reg was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_reassembly.sv:90]
WARNING: [Synth 8-6014] Unused sequential element start_p_reg was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_reassembly.sv:132]
WARNING: [Synth 8-6014] Unused sequential element fce_data_r_reg[valid] was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_reassembly.sv:153]
WARNING: [Synth 8-6014] Unused sequential element fce_data_r_reg[tuple][sIP] was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_reassembly.sv:153]
WARNING: [Synth 8-6014] Unused sequential element fce_data_r_reg[tuple][dIP] was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_reassembly.sv:153]
WARNING: [Synth 8-6014] Unused sequential element fce_data_r_reg[tuple][sPort] was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_reassembly.sv:153]
WARNING: [Synth 8-6014] Unused sequential element fce_data_r_reg[tuple][dPort] was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_reassembly.sv:153]
WARNING: [Synth 8-6014] Unused sequential element fce_data_r_reg[slow_cnt] was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_reassembly.sv:153]
WARNING: [Synth 8-6014] Unused sequential element fce_data_r_reg[last_7_bytes] was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_reassembly.sv:153]
WARNING: [Synth 8-6014] Unused sequential element fce_data_r_reg[addr0] was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_reassembly.sv:153]
WARNING: [Synth 8-6014] Unused sequential element fce_data_r_reg[addr1] was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_reassembly.sv:153]
WARNING: [Synth 8-6014] Unused sequential element fce_data_r_reg[addr2] was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_reassembly.sv:153]
WARNING: [Synth 8-6014] Unused sequential element fce_data_r_reg[addr3] was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_reassembly.sv:153]
WARNING: [Synth 8-6014] Unused sequential element ch0_meta_r1_reg[tuple][sIP] was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table_wrapper.sv:151]
WARNING: [Synth 8-6014] Unused sequential element ch0_meta_r1_reg[tuple][dIP] was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table_wrapper.sv:151]
WARNING: [Synth 8-6014] Unused sequential element ch0_meta_r1_reg[tuple][sPort] was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table_wrapper.sv:151]
WARNING: [Synth 8-6014] Unused sequential element ch0_meta_r1_reg[tuple][dPort] was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table_wrapper.sv:151]
WARNING: [Synth 8-6014] Unused sequential element ch0_meta_r1_reg[opcode] was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table_wrapper.sv:151]
WARNING: [Synth 8-6014] Unused sequential element ch0_meta_r2_reg[tuple][sIP] was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table_wrapper.sv:152]
WARNING: [Synth 8-6014] Unused sequential element ch0_meta_r2_reg[tuple][dIP] was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table_wrapper.sv:152]
WARNING: [Synth 8-6014] Unused sequential element ch0_meta_r2_reg[tuple][sPort] was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table_wrapper.sv:152]
WARNING: [Synth 8-6014] Unused sequential element ch0_meta_r2_reg[tuple][dPort] was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table_wrapper.sv:152]
WARNING: [Synth 8-6014] Unused sequential element ch0_meta_r2_reg[opcode] was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table_wrapper.sv:152]
WARNING: [Synth 8-6014] Unused sequential element ch0_meta_r3_reg[tuple][sIP] was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table_wrapper.sv:153]
WARNING: [Synth 8-6014] Unused sequential element ch0_meta_r3_reg[tuple][dIP] was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table_wrapper.sv:153]
WARNING: [Synth 8-6014] Unused sequential element ch0_meta_r3_reg[tuple][sPort] was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table_wrapper.sv:153]
WARNING: [Synth 8-6014] Unused sequential element ch0_meta_r3_reg[tuple][dPort] was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table_wrapper.sv:153]
WARNING: [Synth 8-6014] Unused sequential element ch0_meta_r3_reg[opcode] was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table_wrapper.sv:153]
WARNING: [Synth 8-6014] Unused sequential element m0_reg[pkt_flags] was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table_wrapper.sv:306]
WARNING: [Synth 8-6014] Unused sequential element m1_reg[pkt_flags] was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table_wrapper.sv:307]
WARNING: [Synth 8-6014] Unused sequential element m2_reg[pkt_flags] was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table_wrapper.sv:308]
WARNING: [Synth 8-6014] Unused sequential element m3_reg[pkt_flags] was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table_wrapper.sv:309]
WARNING: [Synth 8-6014] Unused sequential element m4_reg[pkt_flags] was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table_wrapper.sv:310]
WARNING: [Synth 8-6014] Unused sequential element m5_reg[pkt_flags] was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table_wrapper.sv:311]
WARNING: [Synth 8-6014] Unused sequential element m6_reg[pkt_flags] was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table_wrapper.sv:312]
WARNING: [Synth 8-6014] Unused sequential element m7_reg[pkt_flags] was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table_wrapper.sv:146]
WARNING: [Synth 8-6014] Unused sequential element m8_reg[pkt_flags] was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table_wrapper.sv:316]
WARNING: [Synth 8-6014] Unused sequential element m9_reg[pkt_flags] was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table_wrapper.sv:317]
WARNING: [Synth 8-6014] Unused sequential element m10_reg[pkt_flags] was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/flow_table_wrapper.sv:318]
WARNING: [Synth 8-6014] Unused sequential element in_ready1_reg was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/new/st_multiplexer.sv:244]
WARNING: [Synth 8-6014] Unused sequential element internal_sclr_reg was removed.  [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/new/fifo_core_infill.v:175]
WARNING: [Synth 8-3917] design reassembler_service has port eth\.txFull driven by constant 0
WARNING: [Synth 8-7129] Port almost_full_data in module fifo_core_infill__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_write in module fifo_core_infill__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_writedata[31] in module fifo_core_infill__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_writedata[30] in module fifo_core_infill__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_writedata[29] in module fifo_core_infill__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_writedata[28] in module fifo_core_infill__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_writedata[27] in module fifo_core_infill__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_writedata[26] in module fifo_core_infill__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_writedata[25] in module fifo_core_infill__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_writedata[24] in module fifo_core_infill__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_writedata[23] in module fifo_core_infill__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_writedata[22] in module fifo_core_infill__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_writedata[21] in module fifo_core_infill__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_writedata[20] in module fifo_core_infill__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_writedata[19] in module fifo_core_infill__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_writedata[18] in module fifo_core_infill__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_writedata[17] in module fifo_core_infill__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_writedata[16] in module fifo_core_infill__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_writedata[15] in module fifo_core_infill__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_writedata[14] in module fifo_core_infill__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_writedata[13] in module fifo_core_infill__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_writedata[12] in module fifo_core_infill__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_writedata[11] in module fifo_core_infill__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_writedata[10] in module fifo_core_infill__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_writedata[9] in module fifo_core_infill__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_writedata[8] in module fifo_core_infill__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_writedata[7] in module fifo_core_infill__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_writedata[6] in module fifo_core_infill__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_writedata[5] in module fifo_core_infill__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_writedata[4] in module fifo_core_infill__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_writedata[3] in module fifo_core_infill__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_writedata[2] in module fifo_core_infill__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_writedata[1] in module fifo_core_infill__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_writedata[0] in module fifo_core_infill__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_clk in module unified_fifo__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_reset in module unified_fifo__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][srcid][31] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][srcid][30] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][srcid][29] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][srcid][28] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][srcid][27] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][srcid][26] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][srcid][25] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][srcid][24] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][srcid][23] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][srcid][22] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][srcid][21] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][srcid][20] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][srcid][19] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][srcid][18] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][srcid][17] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][srcid][16] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][srcid][15] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][srcid][14] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][srcid][13] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][srcid][12] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][srcid][11] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][srcid][10] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][srcid][9] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][srcid][8] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][srcid][7] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][srcid][6] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][srcid][5] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][srcid][4] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][srcid][3] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][srcid][2] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][srcid][1] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][srcid][0] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][dstid][31] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][dstid][30] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][dstid][29] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][dstid][28] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][dstid][27] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][dstid][26] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][dstid][25] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][dstid][24] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][dstid][23] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][dstid][22] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][dstid][21] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][dstid][20] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][dstid][19] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][dstid][18] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][dstid][17] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][dstid][16] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][dstid][15] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][dstid][14] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][dstid][13] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][dstid][12] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][dstid][11] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][dstid][10] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][dstid][9] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][dstid][8] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][dstid][7] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][dstid][6] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][dstid][5] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][dstid][4] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][dstid][3] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][dstid][2] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][dstid][1] in module client_epig_shim__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port svr2fl\.rxP[rx_msg][head][dstid][0] in module client_epig_shim__parameterized9 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 3079.398 ; gain = 571.355 ; free physical = 69980 ; free virtual = 225828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 3085.336 ; gain = 577.293 ; free physical = 70001 ; free virtual = 225849
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu19eg-ffvc1760-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 3093.340 ; gain = 585.297 ; free physical = 70001 ; free virtual = 225849
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu19eg-ffvc1760-2-i
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 3093.340 ; gain = 585.297 ; free physical = 69998 ; free virtual = 225849
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 3093.340 ; gain = 585.297 ; free physical = 69998 ; free virtual = 225849
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'p_state_reg' in module 'flow_table'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'linked_list'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'flow_reassembly'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'data_mover'
INFO: [Synth 8-6794] RAM ("fifo_core_infill:/gen_blk9.gen_blk10_else.infer_mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("fifo_core_infill:/gen_blk9.gen_blk10_else.infer_mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"fifo_core_infill:/gen_blk9.gen_blk10_else.infer_mem_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "bram_true2port:/data_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "bram_true2port:/data_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "bram_true2port:/data_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "bram_true2port:/data_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "bram_true2port:/data_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "bram_true2port:/data_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "bram_true2port:/data_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 15 for RAM "bram_true2port:/data_reg"
INFO: [Synth 8-3971] The signal "bram_true2port:/data_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   P_ARB |                              000 | 00000000000000000000000000000000
                P_LOOKUP |                              001 | 00000000000000000000000000000001
                  P_EVIC |                              010 | 00000000000000000000000000000011
                  P_FILL |                              011 | 00000000000000000000000000000010
        SLOW_UPDATE_WAIT |                              100 | 00000000000000000000000000000101
             SLOW_UPDATE |                              101 | 00000000000000000000000000000100
        SLOW_LOOKUP_WAIT |                              110 | 00000000000000000000000000000110
             SLOW_LOOKUP |                              111 | 00000000000000000000000000000111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'p_state_reg' using encoding 'sequential' in module 'flow_table'
INFO: [Synth 8-6794] RAM ("fifo_core_infill__parameterized0:/gen_blk9.gen_blk10_else.infer_mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("fifo_core_infill__parameterized0:/gen_blk9.gen_blk10_else.infer_mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"fifo_core_infill__parameterized0:/gen_blk9.gen_blk10_else.infer_mem_reg"'.
INFO: [Synth 8-6794] RAM ("bram_simple2port:/ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("bram_simple2port:/ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"bram_simple2port:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "fifo_core_infill__parameterized2:/gen_blk9.gen_blk10_else.infer_mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                              000 | 00000000000000000000000000000000
                    IDLE |                              001 | 00000000000000000000000000000001
                    READ |                              010 | 00000000000000000000000000000010
              READ_VALID |                              011 | 00000000000000000000000000000011
                 COMPARE |                              100 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'linked_list'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 | 00000000000000000000000000000000
                 GET_FCE |                               01 | 00000000000000000000000000000001
                 COMPARE |                               10 | 00000000000000000000000000000010
           WAIT_WR_READY |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'flow_reassembly'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           WAIT_STATABLE |                            00001 | 00000000000000000000000000000000
                    INIT |                            00010 | 00000000000000000000000000000001
                    IDLE |                            00100 | 00000000000000000000000000000010
                   FIRST |                            01000 | 00000000000000000000000000000011
                  MIDDLE |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'data_mover'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 13 for RAM "fifo_core_infill__parameterized3:/gen_blk9.gen_blk10_else.infer_mem_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 3363.082 ; gain = 855.039 ; free physical = 69581 ; free virtual = 225433
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : synth_design options have changed between reference and incremental


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 43    
	   2 Input   32 Bit       Adders := 5     
	   4 Input   16 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 2     
	   3 Input   10 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 18    
	   2 Input    9 Bit       Adders := 37    
	   3 Input    9 Bit       Adders := 9     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 21    
+---XORs : 
	   2 Input     32 Bit         XORs := 28    
+---Registers : 
	              512 Bit    Registers := 4     
	              255 Bit    Registers := 16    
	              253 Bit    Registers := 2     
	              252 Bit    Registers := 2     
	              249 Bit    Registers := 8     
	              132 Bit    Registers := 1     
	               56 Bit    Registers := 57    
	               32 Bit    Registers := 310   
	               16 Bit    Registers := 134   
	               15 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 150   
	               10 Bit    Registers := 76    
	                9 Bit    Registers := 101   
	                8 Bit    Registers := 21    
	                6 Bit    Registers := 21    
	                5 Bit    Registers := 28    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 13    
	                2 Bit    Registers := 30    
	                1 Bit    Registers := 323   
+---RAMs : 
	             498K Bit	(2048 X 249 bit)          RAMs := 4     
	             255K Bit	(1024 X 255 bit)          RAMs := 1     
	             127K Bit	(512 X 255 bit)          RAMs := 7     
	             126K Bit	(512 X 252 bit)          RAMs := 1     
	              66K Bit	(512 X 132 bit)          RAMs := 1     
	              13K Bit	(1024 X 13 bit)          RAMs := 1     
	               6K Bit	(512 X 12 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  252 Bit        Muxes := 2     
	   2 Input   56 Bit        Muxes := 71    
	  10 Input   56 Bit        Muxes := 2     
	   8 Input   56 Bit        Muxes := 1     
	   4 Input   56 Bit        Muxes := 7     
	   5 Input   56 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 190   
	  10 Input   32 Bit        Muxes := 6     
	   8 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 10    
	   5 Input   32 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 128   
	  10 Input   16 Bit        Muxes := 4     
	   8 Input   16 Bit        Muxes := 2     
	   4 Input   16 Bit        Muxes := 6     
	   5 Input   16 Bit        Muxes := 3     
	   2 Input   15 Bit        Muxes := 1     
	   5 Input   15 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 244   
	  10 Input   11 Bit        Muxes := 8     
	   3 Input   11 Bit        Muxes := 4     
	   8 Input   11 Bit        Muxes := 4     
	   4 Input   11 Bit        Muxes := 4     
	   2 Input   10 Bit        Muxes := 103   
	  10 Input   10 Bit        Muxes := 2     
	   8 Input   10 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 6     
	   5 Input   10 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 112   
	  10 Input    9 Bit        Muxes := 2     
	   8 Input    9 Bit        Muxes := 1     
	   4 Input    9 Bit        Muxes := 10    
	   5 Input    9 Bit        Muxes := 7     
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 7     
	  10 Input    8 Bit        Muxes := 3     
	   5 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 2     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 6     
	   6 Input    5 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 17    
	   4 Input    5 Bit        Muxes := 3     
	   5 Input    5 Bit        Muxes := 5     
	  10 Input    4 Bit        Muxes := 8     
	   2 Input    4 Bit        Muxes := 2     
	   8 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 12    
	  10 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 34    
	   4 Input    2 Bit        Muxes := 6     
	   3 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 423   
	  10 Input    1 Bit        Muxes := 9     
	   7 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 9     
	   4 Input    1 Bit        Muxes := 93    
	   6 Input    1 Bit        Muxes := 10    
	   8 Input    1 Bit        Muxes := 33    
	   5 Input    1 Bit        Muxes := 47    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1968 (col length:264)
BRAMs: 1968 (col length: RAMB18 264 RAMB36 132)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'hash0/hashed_reg' and it is trimmed from '32' to '11' bits. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/hash_func.sv:90]
WARNING: [Synth 8-3936] Found unconnected internal register 'hash0/c6_reg' and it is trimmed from '32' to '11' bits. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/hash_func.sv:88]
WARNING: [Synth 8-3936] Found unconnected internal register 'hash0/c5_reg' and it is trimmed from '32' to '11' bits. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/hash_func.sv:84]
WARNING: [Synth 8-3936] Found unconnected internal register 'hash1/hashed_reg' and it is trimmed from '32' to '11' bits. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/hash_func.sv:90]
WARNING: [Synth 8-3936] Found unconnected internal register 'hash1/c6_reg' and it is trimmed from '32' to '11' bits. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/hash_func.sv:88]
WARNING: [Synth 8-3936] Found unconnected internal register 'hash1/c5_reg' and it is trimmed from '32' to '11' bits. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/hash_func.sv:84]
WARNING: [Synth 8-3936] Found unconnected internal register 'hash2/hashed_reg' and it is trimmed from '32' to '11' bits. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/hash_func.sv:90]
WARNING: [Synth 8-3936] Found unconnected internal register 'hash2/c6_reg' and it is trimmed from '32' to '11' bits. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/hash_func.sv:88]
WARNING: [Synth 8-3936] Found unconnected internal register 'hash2/c5_reg' and it is trimmed from '32' to '11' bits. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/hash_func.sv:84]
WARNING: [Synth 8-3936] Found unconnected internal register 'hash3/hashed_reg' and it is trimmed from '32' to '11' bits. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/hash_func.sv:90]
WARNING: [Synth 8-3936] Found unconnected internal register 'hash3/c6_reg' and it is trimmed from '32' to '11' bits. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/hash_func.sv:88]
WARNING: [Synth 8-3936] Found unconnected internal register 'hash3/c5_reg' and it is trimmed from '32' to '11' bits. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/imports/reassembly/hash_func.sv:84]
WARNING: [Synth 8-3917] design reassembler_service has port eth\.txFull driven by constant 0
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "reassembler_service/ft_3/data_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "reassembler_service/ft_3/data_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "reassembler_service/ft_3/data_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "reassembler_service/ft_3/data_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "reassembler_service/ft_3/data_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "reassembler_service/ft_3/data_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "reassembler_service/ft_3/data_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 15 for RAM "reassembler_service/ft_3/data_reg"
INFO: [Synth 8-3971] The signal "reassembler_service/ft_3/data_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "reassembler_service/ft_2/data_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "reassembler_service/ft_2/data_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "reassembler_service/ft_2/data_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "reassembler_service/ft_2/data_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "reassembler_service/ft_2/data_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "reassembler_service/ft_2/data_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "reassembler_service/ft_2/data_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 15 for RAM "reassembler_service/ft_2/data_reg"
INFO: [Synth 8-3971] The signal "reassembler_service/ft_2/data_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "reassembler_service/ft_1/data_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "reassembler_service/ft_1/data_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "reassembler_service/ft_1/data_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "reassembler_service/ft_1/data_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "reassembler_service/ft_1/data_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "reassembler_service/ft_1/data_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "reassembler_service/ft_1/data_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 15 for RAM "reassembler_service/ft_1/data_reg"
INFO: [Synth 8-3971] The signal "reassembler_service/ft_1/data_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "reassembler_service/ft_0/data_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "reassembler_service/ft_0/data_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "reassembler_service/ft_0/data_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "reassembler_service/ft_0/data_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "reassembler_service/ft_0/data_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 36 for RAM "reassembler_service/ft_0/data_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 18 for RAM "reassembler_service/ft_0/data_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 15 for RAM "reassembler_service/ft_0/data_reg"
INFO: [Synth 8-3971] The signal "reassembler_service/ft_0/data_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5784] Optimized 3 bits of RAM "ooo_meta_fifo/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg" due to constant propagation. Old ram width 255 bits, new ram width 252 bits.
RAM ("reassembler_service/ooo_meta_fifo/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5784] Optimized 3 bits of RAM "ooo_fce_fifo/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg" due to constant propagation. Old ram width 252 bits, new ram width 249 bits.
RAM ("reassembler_service/ooo_fce_fifo/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
WARNING: [Synth 8-3936] Found unconnected internal register 'linked_list_mem/q_reg' and it is trimmed from '132' to '130' bits. [/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.srcs/sources_1/new/bram_simple2port.sv:21]
INFO: [Synth 8-5784] Optimized 0 bits of RAM "linked_list_mem/ram_reg" due to constant propagation. Old ram width 130 bits, new ram width 130 bits.
RAM ("flow_reassembly_inst/ll_inst/linked_list_mem/ram_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5784] Optimized 3 bits of RAM "ll_emptylist/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg" due to constant propagation. Old ram width 12 bits, new ram width 9 bits.
RAM ("flow_reassembly_inst/ll_inst/ll_emptylist/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "flow_reassembly_inst/ll_inst/ll_emptylist/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg"
INFO: [Synth 8-5784] Optimized 3 bits of RAM "my_FIFO/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg" due to constant propagation. Old ram width 255 bits, new ram width 252 bits.
RAM ("parser_out_fifo/my_FIFO/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "parser_out_fifo/my_FIFO/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "parser_out_fifo/my_FIFO/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "parser_out_fifo/my_FIFO/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "parser_out_fifo/my_FIFO/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "parser_out_fifo/my_FIFO/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "parser_out_fifo/my_FIFO/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "parser_out_fifo/my_FIFO/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg"
INFO: [Synth 8-5784] Optimized 3 bits of RAM "arb_forward/in_fifo_0/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg" due to constant propagation. Old ram width 255 bits, new ram width 252 bits.
RAM ("arb_inorder_ooo/arb_forward/in_fifo_0/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5784] Optimized 3 bits of RAM "arb_forward/in_fifo_1/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg" due to constant propagation. Old ram width 255 bits, new ram width 252 bits.
RAM ("arb_inorder_ooo/arb_forward/in_fifo_1/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5784] Optimized 3 bits of RAM "arb_forward/out_fifo_0/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg" due to constant propagation. Old ram width 255 bits, new ram width 252 bits.
RAM ("arb_inorder_ooo/arb_forward/out_fifo_0/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5784] Optimized 3 bits of RAM "arb_forward/in_fifo_0/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg" due to constant propagation. Old ram width 255 bits, new ram width 252 bits.
RAM ("arb_forward/arb_forward/in_fifo_0/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5784] Optimized 3 bits of RAM "arb_forward/in_fifo_1/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg" due to constant propagation. Old ram width 255 bits, new ram width 252 bits.
RAM ("arb_forward/arb_forward/in_fifo_1/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5784] Optimized 3 bits of RAM "arb_forward/out_fifo_0/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg" due to constant propagation. Old ram width 255 bits, new ram width 252 bits.
RAM ("arb_forward/arb_forward/out_fifo_0/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5784] Optimized 3 bits of RAM "my_FIFO/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg" due to constant propagation. Old ram width 13 bits, new ram width 10 bits.
RAM ("pktbuf_emptylist/my_FIFO/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "pktbuf_emptylist/my_FIFO/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg"
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:25 ; elapsed = 00:02:14 . Memory (MB): peak = 4313.410 ; gain = 1805.367 ; free physical = 68550 ; free virtual = 224440
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-----------------------------+----------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                  | RTL Object                                                                                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------------+----------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|reassembler_service          | ft_3/data_reg                                                                                | 2 K x 249(READ_FIRST)  | W | R | 2 K x 249(READ_FIRST)  | W | R | Port A and B     | 0      | 14     | 2,2,2,2,2,2,1,1 | 
|reassembler_service          | ft_2/data_reg                                                                                | 2 K x 249(READ_FIRST)  | W | R | 2 K x 249(READ_FIRST)  | W | R | Port A and B     | 0      | 14     | 2,2,2,2,2,2,1,1 | 
|reassembler_service          | ft_1/data_reg                                                                                | 2 K x 249(READ_FIRST)  | W | R | 2 K x 249(READ_FIRST)  | W | R | Port A and B     | 0      | 14     | 2,2,2,2,2,2,1,1 | 
|reassembler_service          | ft_0/data_reg                                                                                | 2 K x 249(READ_FIRST)  | W | R | 2 K x 249(READ_FIRST)  | W | R | Port A and B     | 0      | 14     | 2,2,2,2,2,2,1,1 | 
|reassembler_service          | ooo_meta_fifo/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg          | 512 x 255(READ_FIRST)  | W |   | 512 x 255(WRITE_FIRST) |   | R | Port A and B     | 1      | 3      |                 | 
|reassembler_service          | ooo_fce_fifo/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg           | 512 x 252(READ_FIRST)  | W |   | 512 x 252(WRITE_FIRST) |   | R | Port A and B     | 1      | 3      |                 | 
|flow_reassembly_inst/ll_inst | linked_list_mem/ram_reg                                                                      | 512 x 130(READ_FIRST)  | W |   | 512 x 130(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|flow_reassembly_inst/ll_inst | ll_emptylist/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg           | 512 x 12(WRITE_FIRST)  |   | R | 512 x 12(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|parser_out_fifo              | my_FIFO/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg                | 1 K x 255(READ_FIRST)  | W |   | 1 K x 255(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 1,1,1,1,1,1,1   | 
|arb_inorder_ooo              | arb_forward/in_fifo_0/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg  | 512 x 255(READ_FIRST)  | W |   | 512 x 255(WRITE_FIRST) |   | R | Port A and B     | 1      | 3      |                 | 
|arb_inorder_ooo              | arb_forward/in_fifo_1/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg  | 512 x 255(READ_FIRST)  | W |   | 512 x 255(WRITE_FIRST) |   | R | Port A and B     | 1      | 3      |                 | 
|arb_inorder_ooo              | arb_forward/out_fifo_0/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg | 512 x 255(READ_FIRST)  | W |   | 512 x 255(WRITE_FIRST) |   | R | Port A and B     | 1      | 3      |                 | 
|arb_forward                  | arb_forward/in_fifo_0/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg  | 512 x 255(READ_FIRST)  | W |   | 512 x 255(WRITE_FIRST) |   | R | Port A and B     | 1      | 3      |                 | 
|arb_forward                  | arb_forward/in_fifo_1/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg  | 512 x 255(READ_FIRST)  | W |   | 512 x 255(WRITE_FIRST) |   | R | Port A and B     | 1      | 3      |                 | 
|arb_forward                  | arb_forward/out_fifo_0/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg | 512 x 255(READ_FIRST)  | W |   | 512 x 255(WRITE_FIRST) |   | R | Port A and B     | 1      | 3      |                 | 
|pktbuf_emptylist             | my_FIFO/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg                | 1 K x 13(READ_FIRST)   | W |   | 1 K x 13(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
+-----------------------------+----------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:02:15 . Memory (MB): peak = 4313.410 ; gain = 1805.367 ; free physical = 68716 ; free virtual = 224607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-----------------------------+----------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                  | RTL Object                                                                                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------------+----------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|reassembler_service          | ft_3/data_reg                                                                                | 2 K x 249(READ_FIRST)  | W | R | 2 K x 249(READ_FIRST)  | W | R | Port A and B     | 0      | 14     | 2,2,2,2,2,2,1,1 | 
|reassembler_service          | ft_2/data_reg                                                                                | 2 K x 249(READ_FIRST)  | W | R | 2 K x 249(READ_FIRST)  | W | R | Port A and B     | 0      | 14     | 2,2,2,2,2,2,1,1 | 
|reassembler_service          | ft_1/data_reg                                                                                | 2 K x 249(READ_FIRST)  | W | R | 2 K x 249(READ_FIRST)  | W | R | Port A and B     | 0      | 14     | 2,2,2,2,2,2,1,1 | 
|reassembler_service          | ft_0/data_reg                                                                                | 2 K x 249(READ_FIRST)  | W | R | 2 K x 249(READ_FIRST)  | W | R | Port A and B     | 0      | 14     | 2,2,2,2,2,2,1,1 | 
|reassembler_service          | ooo_meta_fifo/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg          | 512 x 255(READ_FIRST)  | W |   | 512 x 255(WRITE_FIRST) |   | R | Port A and B     | 1      | 3      |                 | 
|reassembler_service          | ooo_fce_fifo/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg           | 512 x 252(READ_FIRST)  | W |   | 512 x 252(WRITE_FIRST) |   | R | Port A and B     | 1      | 3      |                 | 
|flow_reassembly_inst/ll_inst | linked_list_mem/ram_reg                                                                      | 512 x 130(READ_FIRST)  | W |   | 512 x 130(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      |                 | 
|flow_reassembly_inst/ll_inst | ll_emptylist/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg           | 512 x 12(WRITE_FIRST)  |   | R | 512 x 12(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|parser_out_fifo              | my_FIFO/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg                | 1 K x 255(READ_FIRST)  | W |   | 1 K x 255(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 1,1,1,1,1,1,1   | 
|arb_inorder_ooo              | arb_forward/in_fifo_0/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg  | 512 x 255(READ_FIRST)  | W |   | 512 x 255(WRITE_FIRST) |   | R | Port A and B     | 1      | 3      |                 | 
|arb_inorder_ooo              | arb_forward/in_fifo_1/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg  | 512 x 255(READ_FIRST)  | W |   | 512 x 255(WRITE_FIRST) |   | R | Port A and B     | 1      | 3      |                 | 
|arb_inorder_ooo              | arb_forward/out_fifo_0/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg | 512 x 255(READ_FIRST)  | W |   | 512 x 255(WRITE_FIRST) |   | R | Port A and B     | 1      | 3      |                 | 
|arb_forward                  | arb_forward/in_fifo_0/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg  | 512 x 255(READ_FIRST)  | W |   | 512 x 255(WRITE_FIRST) |   | R | Port A and B     | 1      | 3      |                 | 
|arb_forward                  | arb_forward/in_fifo_1/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg  | 512 x 255(READ_FIRST)  | W |   | 512 x 255(WRITE_FIRST) |   | R | Port A and B     | 1      | 3      |                 | 
|arb_forward                  | arb_forward/out_fifo_0/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg | 512 x 255(READ_FIRST)  | W |   | 512 x 255(WRITE_FIRST) |   | R | Port A and B     | 1      | 3      |                 | 
|pktbuf_emptylist             | my_FIFO/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg                | 1 K x 13(READ_FIRST)   | W |   | 1 K x 13(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
+-----------------------------+----------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_3/data_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_3/data_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_3/data_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_3/data_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_3/data_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_3/data_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_3/data_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_3/data_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_3/data_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_3/data_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_3/data_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_3/data_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_3/data_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_3/data_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_3/data_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_3/data_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_2/data_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_2/data_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_2/data_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_2/data_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_2/data_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_2/data_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_2/data_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_2/data_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_2/data_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_2/data_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_2/data_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_2/data_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_2/data_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_2/data_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_2/data_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_2/data_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_1/data_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_1/data_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_1/data_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_1/data_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_1/data_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_1/data_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_1/data_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_1/data_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_1/data_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_1/data_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_1/data_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_1/data_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_1/data_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_1/data_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_1/data_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_1/data_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_0/data_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_0/data_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_0/data_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_0/data_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_0/data_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_0/data_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_0/data_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_0/data_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_0/data_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_0/data_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_0/data_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_0/data_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_0/data_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_0/data_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_0/data_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_table_inst/ft_0/data_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/ooo_meta_fifo/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/ooo_meta_fifo/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/ooo_meta_fifo/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/ooo_meta_fifo/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/ooo_fce_fifo/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/ooo_fce_fifo/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/ooo_fce_fifo/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_reassembly_inst/ll_inst/linked_list_mem/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_reassembly_inst/ll_inst/linked_list_mem/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ftw_inst/ftw_inst/flow_reassembly_inst/ll_inst/ll_emptylist/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance parser_out_fifo/my_FIFO/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance parser_out_fifo/my_FIFO/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance parser_out_fifo/my_FIFO/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance parser_out_fifo/my_FIFO/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance parser_out_fifo/my_FIFO/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance parser_out_fifo/my_FIFO/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance parser_out_fifo/my_FIFO/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance arb_inorder_ooo/arb_forward/in_fifo_0/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance arb_inorder_ooo/arb_forward/in_fifo_0/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance arb_inorder_ooo/arb_forward/in_fifo_0/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance arb_inorder_ooo/arb_forward/in_fifo_0/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance arb_inorder_ooo/arb_forward/in_fifo_1/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance arb_inorder_ooo/arb_forward/in_fifo_1/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance arb_inorder_ooo/arb_forward/in_fifo_1/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance arb_inorder_ooo/arb_forward/in_fifo_1/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance arb_inorder_ooo/arb_forward/out_fifo_0/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance arb_inorder_ooo/arb_forward/out_fifo_0/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance arb_inorder_ooo/arb_forward/out_fifo_0/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance arb_inorder_ooo/arb_forward/out_fifo_0/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance arb_forward/arb_forward/in_fifo_0/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance arb_forward/arb_forward/in_fifo_0/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance arb_forward/arb_forward/in_fifo_0/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance arb_forward/arb_forward/in_fifo_0/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance arb_forward/arb_forward/in_fifo_1/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance arb_forward/arb_forward/in_fifo_1/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance arb_forward/arb_forward/in_fifo_1/sc_pkt_fifo/fifo_wrapper_infill/gen_blk9.gen_blk10_else.infer_mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:33 ; elapsed = 00:02:39 . Memory (MB): peak = 4313.410 ; gain = 1805.367 ; free physical = 68552 ; free virtual = 224443
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:40 ; elapsed = 00:02:47 . Memory (MB): peak = 4313.410 ; gain = 1805.367 ; free physical = 68743 ; free virtual = 224634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:40 ; elapsed = 00:02:47 . Memory (MB): peak = 4313.410 ; gain = 1805.367 ; free physical = 68742 ; free virtual = 224633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:42 ; elapsed = 00:02:54 . Memory (MB): peak = 4313.410 ; gain = 1805.367 ; free physical = 68550 ; free virtual = 224441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:42 ; elapsed = 00:02:55 . Memory (MB): peak = 4313.410 ; gain = 1805.367 ; free physical = 68541 ; free virtual = 224432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:46 ; elapsed = 00:03:00 . Memory (MB): peak = 4313.410 ; gain = 1805.367 ; free physical = 68723 ; free virtual = 224615
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:46 ; elapsed = 00:03:00 . Memory (MB): peak = 4313.410 ; gain = 1805.367 ; free physical = 68724 ; free virtual = 224615
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------+--------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name         | RTL Name                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------+--------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|reassembler_service | ftw_inst/ftw_inst/m7_reg[last_7_bytes][55]             | 8      | 153   | NO           | NO                 | NO                | 153    | 0       | 
|reassembler_service | ftw_inst/ftw_inst/m10_reg[last_7_bytes][55]            | 3      | 107   | NO           | NO                 | YES               | 107    | 0       | 
|reassembler_service | ftw_inst/ftw_inst/m10_reg[pdu_flag][1]                 | 3      | 46    | NO           | NO                 | NO                | 46     | 0       | 
|reassembler_service | ftw_inst/ftw_inst/m7_reg[tuple][dPort][15]             | 8      | 93    | NO           | NO                 | YES               | 93     | 0       | 
|reassembler_service | ftw_inst/ftw_inst/m7_reg[tuple][dPort][0]              | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|reassembler_service | ftw_inst/ftw_inst/m7_reg[tuple][dIP][16]               | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|reassembler_service | ftw_inst/ftw_inst/m7_reg[tuple][sIP][0]                | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|reassembler_service | ftw_inst/ftw_inst/ch0_meta_r3_reg[addr0][10]           | 3      | 44    | NO           | NO                 | YES               | 44     | 0       | 
|reassembler_service | ftw_inst/ftw_inst/hash0/hashed_valid_reg               | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|reassembler_service | dm_inst/data_mover_inst/hp_flags/hregs[2].hp_reg[2][2] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+--------------------+--------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY8   |   444|
|3     |LUT1     |   340|
|4     |LUT2     |  2015|
|5     |LUT3     |  2953|
|6     |LUT4     |  1142|
|7     |LUT5     |  1670|
|8     |LUT6     |  8038|
|9     |MUXF7    |   168|
|10    |RAMB18E2 |    10|
|11    |RAMB36E2 |    88|
|12    |SRL16E   |   449|
|13    |FDCE     |  2978|
|14    |FDPE     |    11|
|15    |FDRE     | 15720|
|16    |FDSE     |     2|
|17    |IBUF     |  1049|
|18    |OBUF     |  3183|
|19    |OBUFT    |  1412|
+------+---------+------+

Report Instance Areas: 
+------+----------------------------------+----------------------------------------------------------+------+
|      |Instance                          |Module                                                    |Cells |
+------+----------------------------------+----------------------------------------------------------+------+
|1     |top                               |                                                          | 41673|
|2     |  arb_forward                     |arb_2_service                                             |  1470|
|3     |    arb_forward                   |arb_2_wrapper                                             |  1469|
|4     |      in_fifo_0                   |unified_fifo__parameterized6                              |   315|
|5     |        sc_pkt_fifo               |fifo_wrapper_infill__parameterized0_29                    |   315|
|6     |          fifo_wrapper_infill     |fifo_core_infill__parameterized0_30                       |   315|
|7     |      in_fifo_1                   |unified_fifo__parameterized7                              |   567|
|8     |        sc_pkt_fifo               |fifo_wrapper_infill__parameterized0_27                    |   567|
|9     |          fifo_wrapper_infill     |fifo_core_infill__parameterized0_28                       |   567|
|10    |      multiplexer                 |st_multiplexer_23                                         |   266|
|11    |        outpipe                   |st_multiplexer_multiplexer_191_l5kkgty_1stage_pipeline_26 |   260|
|12    |      out_fifo_0                  |unified_fifo__parameterized8                              |   321|
|13    |        sc_pkt_fifo               |fifo_wrapper_infill__parameterized0_24                    |   321|
|14    |          fifo_wrapper_infill     |fifo_core_infill__parameterized0_25                       |   321|
|15    |  arb_inorder_ooo                 |arb_2_af_service                                          |  1552|
|16    |    arb_forward                   |arb_2_wrapper_infill                                      |  1552|
|17    |      in_fifo_0                   |unified_fifo__parameterized3                              |   361|
|18    |        sc_pkt_fifo               |fifo_wrapper_infill__parameterized0_21                    |   359|
|19    |          fifo_wrapper_infill     |fifo_core_infill__parameterized0_22                       |   359|
|20    |      in_fifo_1                   |unified_fifo__parameterized4                              |   613|
|21    |        sc_pkt_fifo               |fifo_wrapper_infill__parameterized0_19                    |   611|
|22    |          fifo_wrapper_infill     |fifo_core_infill__parameterized0_20                       |   611|
|23    |      multiplexer                 |st_multiplexer                                            |   260|
|24    |        outpipe                   |st_multiplexer_multiplexer_191_l5kkgty_1stage_pipeline    |   259|
|25    |      out_fifo_0                  |unified_fifo__parameterized5                              |   318|
|26    |        sc_pkt_fifo               |fifo_wrapper_infill__parameterized0_17                    |   318|
|27    |          fifo_wrapper_infill     |fifo_core_infill__parameterized0_18                       |   318|
|28    |  dm_inst                         |data_mover_service                                        |  1300|
|29    |    check_pkt_inst                |stats_cnt_13                                              |    37|
|30    |    data_mover_inst               |data_mover                                                |   967|
|31    |      hp_flags                    |hyper_pipe                                                |    16|
|32    |    in_meta_inst                  |stats_cnt_14                                              |    37|
|33    |    nopayload_inst                |stats_cnt_15                                              |    37|
|34    |    out_meta_inst                 |stats_cnt_16                                              |    37|
|35    |  ftw_inst                        |flow_table_client                                         | 28523|
|36    |    forward_meta_inst             |stats_cnt_3                                               |   102|
|37    |    ftw_inst                      |flow_table_wrapper                                        | 28277|
|38    |      flow_reassembly_inst        |flow_reassembly                                           |  3474|
|39    |        ll_inst                   |linked_list                                               |  1702|
|40    |          linked_list_mem         |bram_simple2port                                          |   253|
|41    |          ll_emptylist            |unified_fifo__parameterized2                              |   109|
|42    |            sc_pkt_fifo           |fifo_wrapper_infill__parameterized2                       |   109|
|43    |              fifo_wrapper_infill |fifo_core_infill__parameterized2                          |   109|
|44    |      flow_table_inst             |flow_table                                                | 18733|
|45    |        ft_0                      |bram_true2port                                            |   613|
|46    |        ft_1                      |bram_true2port_10                                         |   145|
|47    |        ft_2                      |bram_true2port_11                                         |   102|
|48    |        ft_3                      |bram_true2port_12                                         |  1104|
|49    |        para_q_inst               |para_Q                                                    | 12004|
|50    |        port_b_arb                |rr_arbiter_4                                              |    23|
|51    |      hash0                       |hash_func                                                 |  1014|
|52    |      hash1                       |hash_func_7                                               |   988|
|53    |      hash2                       |hash_func_8                                               |   980|
|54    |      hash3                       |hash_func_9                                               |   987|
|55    |      ooo_fce_fifo                |unified_fifo__parameterized1                              |   254|
|56    |        sc_pkt_fifo               |fifo_wrapper_infill__parameterized1                       |   252|
|57    |          fifo_wrapper_infill     |fifo_core_infill__parameterized1                          |   252|
|58    |      ooo_meta_fifo               |unified_fifo__parameterized0                              |   341|
|59    |        sc_pkt_fifo               |fifo_wrapper_infill__parameterized0                       |   341|
|60    |          fifo_wrapper_infill     |fifo_core_infill__parameterized0                          |   341|
|61    |    in_meta_inst                  |stats_cnt_4                                               |    37|
|62    |    out_meta_inst                 |stats_cnt_5                                               |    38|
|63    |    reorder_meta_inst             |stats_cnt_6                                               |    37|
|64    |  incomp                          |input_comp_client                                         |  2000|
|65    |    input_comp_inst               |input_comp                                                |  1963|
|66    |    out_meta_inst                 |stats_cnt_2                                               |    37|
|67    |  my_parser                       |parser_client                                             |   289|
|68    |    out_meta_inst                 |stats_cnt_1                                               |    37|
|69    |    parser_inst                   |parser                                                    |   252|
|70    |  parser_out_fifo                 |unified_fifo_service                                      |   723|
|71    |    my_FIFO                       |unified_fifo                                              |   723|
|72    |      sc_pkt_fifo                 |fifo_wrapper_infill                                       |   723|
|73    |        fifo_wrapper_infill       |fifo_core_infill                                          |   723|
|74    |  pktbuf_emptylist                |unified_fifo_service__parameterized0                      |   171|
|75    |    in_inst                       |stats_cnt                                                 |    37|
|76    |    my_FIFO                       |unified_fifo__parameterized9                              |    97|
|77    |      sc_pkt_fifo                 |fifo_wrapper_infill__parameterized3                       |    97|
|78    |        fifo_wrapper_infill       |fifo_core_infill__parameterized3                          |    97|
|79    |    out_inst                      |stats_cnt_0                                               |    37|
+------+----------------------------------+----------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:46 ; elapsed = 00:03:00 . Memory (MB): peak = 4313.410 ; gain = 1805.367 ; free physical = 68740 ; free virtual = 224631
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14500 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:46 ; elapsed = 00:03:00 . Memory (MB): peak = 4313.410 ; gain = 1805.367 ; free physical = 68742 ; free virtual = 224634
Synthesis Optimization Complete : Time (s): cpu = 00:01:46 ; elapsed = 00:03:00 . Memory (MB): peak = 4313.418 ; gain = 1805.367 ; free physical = 68743 ; free virtual = 224634
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:01 . Memory (MB): peak = 4313.418 ; gain = 0.000 ; free physical = 68980 ; free virtual = 224877
INFO: [Netlist 29-17] Analyzing 1662 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4369.438 ; gain = 0.000 ; free physical = 68975 ; free virtual = 224872
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1050 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 1049 instances

Synth Design complete | Checksum: 68d3bcc9
INFO: [Common 17-83] Releasing license: Synthesis
422 Infos, 350 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:02 ; elapsed = 00:04:49 . Memory (MB): peak = 4369.438 ; gain = 1884.449 ; free physical = 68920 ; free virtual = 224817
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 4041.763; main = 3576.065; forked = 518.481
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5284.777; main = 4369.441; forked = 971.363
INFO: [Common 17-1381] The checkpoint '/home/gabriel/Desktop/go_workspace/github_repo/HPRC-PigasusXilinx/pigasus_xilinx/reassembler_service/reassembler_service/reassembler_service.runs/synth_1/reassembler_service.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file reassembler_service_utilization_synth.rpt -pb reassembler_service_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul  8 13:06:01 2024...
