{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1658474216926 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1658474216927 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 22 12:46:56 2022 " "Processing started: Fri Jul 22 12:46:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1658474216927 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658474216927 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off D_latch -c D_latch " "Command: quartus_map --read_settings_files=on --write_settings_files=off D_latch -c D_latch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658474216927 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1658474217377 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1658474217377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_latch-struc " "Found design unit 1: D_latch-struc" {  } { { "D_latch.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/D_latch.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658474227752 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_latch " "Found entity 1: D_latch" {  } { { "D_latch.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/D_latch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658474227752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658474227752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nand_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_3-df " "Found design unit 1: nand_3-df" {  } { { "nand_3.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658474227754 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_3 " "Found entity 1: nand_3" {  } { { "nand_3.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658474227754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658474227754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nand_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_2-df " "Found design unit 1: nand_2-df" {  } { { "nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658474227755 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_2 " "Found entity 1: nand_2" {  } { { "nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658474227755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658474227755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_bench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_bench-tb " "Found design unit 1: test_bench-tb" {  } { { "Test_Bench.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/Test_Bench.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658474227757 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_bench " "Found entity 1: test_bench" {  } { { "Test_Bench.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/Test_Bench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658474227757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658474227757 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "D_latch " "Elaborating entity \"D_latch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1658474227789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand_2 nand_2:nand0 " "Elaborating entity \"nand_2\" for hierarchy \"nand_2:nand0\"" {  } { { "D_latch.vhd" "nand0" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/D_latch.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658474227793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand_3 nand_3:nand3 " "Elaborating entity \"nand_3\" for hierarchy \"nand_3:nand3\"" {  } { { "D_latch.vhd" "nand3" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/D_latch.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658474227799 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1658474228494 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1658474228983 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658474228983 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1658474229067 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1658474229067 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1658474229067 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1658474229067 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1658474229095 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 22 12:47:09 2022 " "Processing ended: Fri Jul 22 12:47:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1658474229095 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1658474229095 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1658474229095 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1658474229095 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1658474230761 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1658474230762 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 22 12:47:10 2022 " "Processing started: Fri Jul 22 12:47:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1658474230762 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1658474230762 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off D_latch -c D_latch " "Command: quartus_fit --read_settings_files=off --write_settings_files=off D_latch -c D_latch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1658474230762 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1658474230976 ""}
{ "Info" "0" "" "Project  = D_latch" {  } {  } 0 0 "Project  = D_latch" 0 0 "Fitter" 0 0 1658474230977 ""}
{ "Info" "0" "" "Revision = D_latch" {  } {  } 0 0 "Revision = D_latch" 0 0 "Fitter" 0 0 1658474230978 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1658474231070 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1658474231071 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "D_latch EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design D_latch" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1658474231208 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1658474231245 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1658474231246 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1658474231443 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1658474231455 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C6 " "Device EP4CE10E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1658474231648 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C6 " "Device EP4CE15E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1658474231648 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C6 " "Device EP4CE22E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1658474231648 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1658474231648 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1658474231651 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1658474231651 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1658474231651 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1658474231651 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1658474231651 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1658474231651 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1658474231653 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 5 " "No exact pin location assignment(s) for 5 pins of 5 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1658474231828 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "D_latch.sdc " "Synopsys Design Constraints File file not found: 'D_latch.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1658474231953 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1658474231953 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1658474231953 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "nand2\|F~1\|combout " "Node \"nand2\|F~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658474231954 ""} { "Warning" "WSTA_SCC_NODE" "nand2\|F~1\|datac " "Node \"nand2\|F~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658474231954 ""}  } { { "nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1658474231954 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1658474231954 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1658474231954 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1658474231954 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1658474231955 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1658474231955 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1658474231956 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1658474231956 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1658474231956 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1658474231956 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1658474231956 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1658474231956 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1658474231956 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1658474231956 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1658474231956 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1658474231956 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "5 unused 2.5V 3 2 0 " "Number of I/O pins in group: 5 (unused VREF, 2.5V VCCIO, 3 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1658474231957 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1658474231957 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1658474231957 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 7 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1658474231957 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1658474231957 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1658474231957 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1658474231957 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1658474231957 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1658474231957 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1658474231957 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1658474231957 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1658474231957 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1658474231957 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1658474231961 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1658474231964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1658474232315 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1658474232347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1658474232360 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1658474232492 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1658474232493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1658474232832 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 12 { 0 ""} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1658474233160 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1658474233160 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1658474233220 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1658474233220 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1658474233220 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1658474233224 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.07 " "Total time spent on timing analysis during the Fitter is 0.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1658474233443 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1658474233452 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1658474233700 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1658474233700 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1658474234245 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1658474234620 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/output_files/D_latch.fit.smsg " "Generated suppressed messages file C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/output_files/D_latch.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1658474234831 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5484 " "Peak virtual memory: 5484 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1658474235219 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 22 12:47:15 2022 " "Processing ended: Fri Jul 22 12:47:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1658474235219 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1658474235219 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1658474235219 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1658474235219 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1658474236564 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1658474236565 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 22 12:47:16 2022 " "Processing started: Fri Jul 22 12:47:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1658474236565 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1658474236565 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off D_latch -c D_latch " "Command: quartus_asm --read_settings_files=off --write_settings_files=off D_latch -c D_latch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1658474236565 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1658474237065 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1658474237344 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1658474237368 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1658474237575 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 22 12:47:17 2022 " "Processing ended: Fri Jul 22 12:47:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1658474237575 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1658474237575 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1658474237575 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1658474237575 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1658474238236 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1658474239080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1658474239080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 22 12:47:18 2022 " "Processing started: Fri Jul 22 12:47:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1658474239080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1658474239080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta D_latch -c D_latch " "Command: quartus_sta D_latch -c D_latch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1658474239080 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1658474239362 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1658474239610 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1658474239610 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1658474239689 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1658474239689 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "D_latch.sdc " "Synopsys Design Constraints File file not found: 'D_latch.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1658474239829 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1658474239829 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1658474239829 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "nand2\|F~1\|combout " "Node \"nand2\|F~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658474239829 ""} { "Warning" "WSTA_SCC_NODE" "nand2\|F~1\|datad " "Node \"nand2\|F~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658474239829 ""}  } { { "nand_2.vhd" "" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/nand_2.vhd" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1658474239829 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1658474239831 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1658474239831 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1658474239831 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1658474239832 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1658474239839 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1658474239842 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1658474239844 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1658474239856 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1658474239859 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1658474239864 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1658474239868 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1658474239872 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1658474239877 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1658474239911 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1658474240308 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1658474240347 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1658474240347 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1658474240347 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1658474240348 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1658474240350 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1658474240361 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1658474240365 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1658474240371 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1658474240377 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1658474240382 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1658474240389 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1658474240510 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1658474240510 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1658474240510 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1658474240510 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1658474240525 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1658474240531 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1658474240536 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1658474240542 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1658474240547 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1658474241180 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1658474241180 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1658474241256 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 22 12:47:21 2022 " "Processing ended: Fri Jul 22 12:47:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1658474241256 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1658474241256 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1658474241256 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1658474241256 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1658474242653 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1658474242654 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 22 12:47:22 2022 " "Processing started: Fri Jul 22 12:47:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1658474242654 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1658474242654 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off D_latch -c D_latch " "Command: quartus_eda --read_settings_files=off --write_settings_files=off D_latch -c D_latch" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1658474242654 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1658474243139 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "D_latch.vho C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/simulation/modelsim/ simulation " "Generated file D_latch.vho in folder \"C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1658474243223 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4638 " "Peak virtual memory: 4638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1658474243278 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 22 12:47:23 2022 " "Processing ended: Fri Jul 22 12:47:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1658474243278 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1658474243278 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1658474243278 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1658474243278 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1658474244817 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1658474244818 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 22 12:47:24 2022 " "Processing started: Fri Jul 22 12:47:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1658474244818 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1658474244818 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui D_latch D_latch " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui D_latch D_latch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1658474244818 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui D_latch D_latch " "Quartus(args): --block_on_gui D_latch D_latch" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1658474244818 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1658474244983 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1658474245084 ""}
{ "Warning" "0" "" "Warning: File D_latch_run_msim_gate_vhdl.do already exists - backing up current file as D_latch_run_msim_gate_vhdl.do.bak4" {  } {  } 0 0 "Warning: File D_latch_run_msim_gate_vhdl.do already exists - backing up current file as D_latch_run_msim_gate_vhdl.do.bak4" 0 0 "Shell" 0 0 1658474245236 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/simulation/modelsim/D_latch_run_msim_gate_vhdl.do" {  } { { "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/simulation/modelsim/D_latch_run_msim_gate_vhdl.do" "0" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/simulation/modelsim/D_latch_run_msim_gate_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/simulation/modelsim/D_latch_run_msim_gate_vhdl.do" 0 0 "Shell" 0 0 1658474245247 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Shell" 0 0 1658474294523 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Reading pref.tcl" {  } {  } 0 0 "ModelSim-Altera Info: # Reading pref.tcl" 0 0 "Shell" 0 0 1658474294524 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # do D_latch_run_msim_gate_vhdl.do" {  } {  } 0 0 "ModelSim-Altera Info: # do D_latch_run_msim_gate_vhdl.do" 0 0 "Shell" 0 0 1658474294524 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Shell" 0 0 1658474294524 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim-Altera Info: #     vdel -lib gate_work -all" 0 0 "Shell" 0 0 1658474294524 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \}" {  } {  } 0 0 "ModelSim-Altera Info: # \}" 0 0 "Shell" 0 0 1658474294524 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlib gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vlib gate_work" 0 0 "Shell" 0 0 1658474294524 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work" 0 0 "Shell" 0 0 1658474294524 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1658474294525 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work " {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work " 0 0 "Shell" 0 0 1658474294525 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" 0 0 "Shell" 0 0 1658474294525 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1658474294525 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1658474294525 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vcom -93 -work work \{D_latch.vho\}" {  } {  } 0 0 "ModelSim-Altera Info: # vcom -93 -work work \{D_latch.vho\}" 0 0 "Shell" 0 0 1658474294525 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1658474294525 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 12:47:37 on Jul 22,2022" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 12:47:37 on Jul 22,2022" 0 0 "Shell" 0 0 1658474294525 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vcom -reportprogress 300 -93 -work work D_latch.vho " {  } {  } 0 0 "ModelSim-Altera Info: # vcom -reportprogress 300 -93 -work work D_latch.vho " 0 0 "Shell" 0 0 1658474294525 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package STANDARD" 0 0 "Shell" 0 0 1658474294525 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package TEXTIO" 0 0 "Shell" 0 0 1658474294526 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package std_logic_1164" 0 0 "Shell" 0 0 1658474294526 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package VITAL_Timing" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package VITAL_Timing" 0 0 "Shell" 0 0 1658474294526 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package VITAL_Primitives" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package VITAL_Primitives" 0 0 "Shell" 0 0 1658474294526 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package cycloneive_atom_pack" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package cycloneive_atom_pack" 0 0 "Shell" 0 0 1658474294526 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package cycloneive_components" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package cycloneive_components" 0 0 "Shell" 0 0 1658474294526 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling entity hard_block" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling entity hard_block" 0 0 "Shell" 0 0 1658474294526 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling architecture structure of hard_block" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling architecture structure of hard_block" 0 0 "Shell" 0 0 1658474294526 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling entity D_latch" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling entity D_latch" 0 0 "Shell" 0 0 1658474294527 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling architecture structure of D_latch" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling architecture structure of D_latch" 0 0 "Shell" 0 0 1658474294527 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 12:47:37 on Jul 22,2022, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 12:47:37 on Jul 22,2022, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1658474294527 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1658474294527 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1658474294527 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vcom -93 -work work \{C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/Test_Bench.vhd\}" {  } {  } 0 0 "ModelSim-Altera Info: # vcom -93 -work work \{C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/Test_Bench.vhd\}" 0 0 "Shell" 0 0 1658474294527 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1658474294527 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 12:47:38 on Jul 22,2022" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 12:47:38 on Jul 22,2022" 0 0 "Shell" 0 0 1658474294527 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vcom -reportprogress 300 -93 -work work C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/Test_Bench.vhd " {  } {  } 0 0 "ModelSim-Altera Info: # vcom -reportprogress 300 -93 -work work C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/Test_Bench.vhd " 0 0 "Shell" 0 0 1658474294527 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package STANDARD" 0 0 "Shell" 0 0 1658474294528 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package TEXTIO" 0 0 "Shell" 0 0 1658474294528 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package std_logic_1164" 0 0 "Shell" 0 0 1658474294528 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling entity test_bench" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling entity test_bench" 0 0 "Shell" 0 0 1658474294528 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling architecture tb of test_bench" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling architecture tb of test_bench" 0 0 "Shell" 0 0 1658474294528 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package VITAL_Timing" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package VITAL_Timing" 0 0 "Shell" 0 0 1658474294528 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package VITAL_Primitives" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package VITAL_Primitives" 0 0 "Shell" 0 0 1658474294528 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package cycloneive_atom_pack" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package cycloneive_atom_pack" 0 0 "Shell" 0 0 1658474294529 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package cycloneive_components" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package cycloneive_components" 0 0 "Shell" 0 0 1658474294529 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading entity D_latch" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading entity D_latch" 0 0 "Shell" 0 0 1658474294529 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 12:47:38 on Jul 22,2022, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 12:47:38 on Jul 22,2022, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1658474294529 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1658474294529 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1658474294529 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps -L altera -L cycloneive -L gate_work -L work -voptargs=\"+acc\"  Test_Bench" {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps -L altera -L cycloneive -L gate_work -L work -voptargs=\"+acc\"  Test_Bench" 0 0 "Shell" 0 0 1658474294529 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps -L altera -L cycloneive -L gate_work -L work -voptargs=\"\"+acc\"\" Test_Bench " {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps -L altera -L cycloneive -L gate_work -L work -voptargs=\"\"+acc\"\" Test_Bench " 0 0 "Shell" 0 0 1658474294530 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 12:47:38 on Jul 22,2022" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 12:47:38 on Jul 22,2022" 0 0 "Shell" 0 0 1658474294531 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading std.standard" {  } {  } 0 0 "ModelSim-Altera Info: # Loading std.standard" 0 0 "Shell" 0 0 1658474294531 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading std.textio(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading std.textio(body)" 0 0 "Shell" 0 0 1658474294531 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)" 0 0 "Shell" 0 0 1658474294531 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.vital_timing(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.vital_timing(body)" 0 0 "Shell" 0 0 1658474294531 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.vital_primitives(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.vital_primitives(body)" 0 0 "Shell" 0 0 1658474294531 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneive.cycloneive_atom_pack(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneive.cycloneive_atom_pack(body)" 0 0 "Shell" 0 0 1658474294531 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneive.cycloneive_components" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneive.cycloneive_components" 0 0 "Shell" 0 0 1658474294531 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.test_bench(tb)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.test_bench(tb)" 0 0 "Shell" 0 0 1658474294532 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.d_latch(structure)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.d_latch(structure)" 0 0 "Shell" 0 0 1658474294532 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.hard_block(structure)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.hard_block(structure)" 0 0 "Shell" 0 0 1658474294532 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)" 0 0 "Shell" 0 0 1658474294532 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneive.cycloneive_io_obuf(arch)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneive.cycloneive_io_obuf(arch)" 0 0 "Shell" 0 0 1658474294532 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneive.cycloneive_io_ibuf(arch)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneive.cycloneive_io_ibuf(arch)" 0 0 "Shell" 0 0 1658474294532 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)" 0 0 "Shell" 0 0 1658474294532 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1658474294533 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # add wave *" {  } {  } 0 0 "ModelSim-Altera Info: # add wave *" 0 0 "Shell" 0 0 1658474294533 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # view structure" {  } {  } 0 0 "ModelSim-Altera Info: # view structure" 0 0 "Shell" 0 0 1658474294533 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct" 0 0 "Shell" 0 0 1658474294533 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # view signals" {  } {  } 0 0 "ModelSim-Altera Info: # view signals" 0 0 "Shell" 0 0 1658474294533 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree" 0 0 "Shell" 0 0 1658474294533 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # run -all" {  } {  } 0 0 "ModelSim-Altera Info: # run -all" 0 0 "Shell" 0 0 1658474294533 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #############  Autofindloop Analysis  ###############" {  } {  } 0 0 "ModelSim-Altera Info: #############  Autofindloop Analysis  ###############" 0 0 "Shell" 0 0 1658474294533 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #############  Loop found at time 1 ns ###############" {  } {  } 0 0 "ModelSim-Altera Info: #############  Loop found at time 1 ns ###############" 0 0 "Shell" 0 0 1658474294533 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #   1164Event process: /test_bench/uut/line__138 @ sub-iteration 0 to value HiZ" {  } {  } 0 0 "ModelSim-Altera Info: #   1164Event process: /test_bench/uut/line__138 @ sub-iteration 0 to value HiZ" 0 0 "Shell" 0 0 1658474294534 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     Source: C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/Test_Bench.vhd:10" {  } {  } 0 0 "ModelSim-Altera Info: #     Source: C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/Test_Bench.vhd:10" 0 0 "Shell" 0 0 1658474294534 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #   1164Event process: /test_bench/uut/line__139 @ sub-iteration 0 to value HiX" {  } {  } 0 0 "ModelSim-Altera Info: #   1164Event process: /test_bench/uut/line__139 @ sub-iteration 0 to value HiX" 0 0 "Shell" 0 0 1658474294534 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     Source: C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/Test_Bench.vhd:10" {  } {  } 0 0 "ModelSim-Altera Info: #     Source: C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/Test_Bench.vhd:10" 0 0 "Shell" 0 0 1658474294534 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #   ByteEvent process: /test_bench/uut/\\nand3\|F~0\\/VITALtiming @ sub-iteration 1 to value HiZ" {  } {  } 0 0 "ModelSim-Altera Info: #   ByteEvent process: /test_bench/uut/\\nand3\|F~0\\/VITALtiming @ sub-iteration 1 to value HiZ" 0 0 "Shell" 0 0 1658474294534 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     Source: D_latch.vho:235" {  } {  } 0 0 "ModelSim-Altera Info: #     Source: D_latch.vho:235" 0 0 "Shell" 0 0 1658474294535 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #   ByteEvent process: /test_bench/uut/\\nand2\|F~1\\/VITALtiming @ sub-iteration 1 to value HiX" {  } {  } 0 0 "ModelSim-Altera Info: #   ByteEvent process: /test_bench/uut/\\nand2\|F~1\\/VITALtiming @ sub-iteration 1 to value HiX" 0 0 "Shell" 0 0 1658474294535 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     Source: D_latch.vho:218" {  } {  } 0 0 "ModelSim-Altera Info: #     Source: D_latch.vho:218" 0 0 "Shell" 0 0 1658474294535 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #   ByteEvent process: /test_bench/uut/\\Q1~output\\/line__7352 @ sub-iteration 1 to value HiX" {  } {  } 0 0 "ModelSim-Altera Info: #   ByteEvent process: /test_bench/uut/\\Q1~output\\/line__7352 @ sub-iteration 1 to value HiX" 0 0 "Shell" 0 0 1658474294535 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     Source: D_latch.vho:168" {  } {  } 0 0 "ModelSim-Altera Info: #     Source: D_latch.vho:168" 0 0 "Shell" 0 0 1658474294535 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #   ByteEvent process: /test_bench/uut/\\Q1~output\\/line__7352 @ sub-iteration 1 to value HiZ" {  } {  } 0 0 "ModelSim-Altera Info: #   ByteEvent process: /test_bench/uut/\\Q1~output\\/line__7352 @ sub-iteration 1 to value HiZ" 0 0 "Shell" 0 0 1658474294535 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     Source: D_latch.vho:168" {  } {  } 0 0 "ModelSim-Altera Info: #     Source: D_latch.vho:168" 0 0 "Shell" 0 0 1658474294535 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #   ByteEvent process: /test_bench/uut/\\Q~output\\/line__7352 @ sub-iteration 1 to value HiZ" {  } {  } 0 0 "ModelSim-Altera Info: #   ByteEvent process: /test_bench/uut/\\Q~output\\/line__7352 @ sub-iteration 1 to value HiZ" 0 0 "Shell" 0 0 1658474294535 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     Source: D_latch.vho:156" {  } {  } 0 0 "ModelSim-Altera Info: #     Source: D_latch.vho:156" 0 0 "Shell" 0 0 1658474294535 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #   ByteEvent process: /test_bench/uut/\\Q~output\\/line__7352 @ sub-iteration 1 to value HiX" {  } {  } 0 0 "ModelSim-Altera Info: #   ByteEvent process: /test_bench/uut/\\Q~output\\/line__7352 @ sub-iteration 1 to value HiX" 0 0 "Shell" 0 0 1658474294535 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     Source: D_latch.vho:156" {  } {  } 0 0 "ModelSim-Altera Info: #     Source: D_latch.vho:156" 0 0 "Shell" 0 0 1658474294536 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #   1164Event process: /test_bench/uut/line__138 @ sub-iteration 2 to value HiX" {  } {  } 0 0 "ModelSim-Altera Info: #   1164Event process: /test_bench/uut/line__138 @ sub-iteration 2 to value HiX" 0 0 "Shell" 0 0 1658474294536 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     Source: C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/Test_Bench.vhd:10" {  } {  } 0 0 "ModelSim-Altera Info: #     Source: C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/Test_Bench.vhd:10" 0 0 "Shell" 0 0 1658474294536 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #   1164Event process: /test_bench/uut/line__139 @ sub-iteration 2 to value HiZ" {  } {  } 0 0 "ModelSim-Altera Info: #   1164Event process: /test_bench/uut/line__139 @ sub-iteration 2 to value HiZ" 0 0 "Shell" 0 0 1658474294536 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     Source: C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/Test_Bench.vhd:10" {  } {  } 0 0 "ModelSim-Altera Info: #     Source: C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/Test_Bench.vhd:10" 0 0 "Shell" 0 0 1658474294536 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #   ByteEvent process: /test_bench/uut/\\nand3\|F~0\\/VITALtiming @ sub-iteration 3 to value HiX" {  } {  } 0 0 "ModelSim-Altera Info: #   ByteEvent process: /test_bench/uut/\\nand3\|F~0\\/VITALtiming @ sub-iteration 3 to value HiX" 0 0 "Shell" 0 0 1658474294536 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     Source: D_latch.vho:235" {  } {  } 0 0 "ModelSim-Altera Info: #     Source: D_latch.vho:235" 0 0 "Shell" 0 0 1658474294536 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #   ByteEvent process: /test_bench/uut/\\nand2\|F~1\\/VITALtiming @ sub-iteration 3 to value HiZ" {  } {  } 0 0 "ModelSim-Altera Info: #   ByteEvent process: /test_bench/uut/\\nand2\|F~1\\/VITALtiming @ sub-iteration 3 to value HiZ" 0 0 "Shell" 0 0 1658474294536 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     Source: D_latch.vho:218" {  } {  } 0 0 "ModelSim-Altera Info: #     Source: D_latch.vho:218" 0 0 "Shell" 0 0 1658474294537 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #   ByteEvent process: /test_bench/uut/\\Q1~output\\/line__7352 @ sub-iteration 3 to value HiZ" {  } {  } 0 0 "ModelSim-Altera Info: #   ByteEvent process: /test_bench/uut/\\Q1~output\\/line__7352 @ sub-iteration 3 to value HiZ" 0 0 "Shell" 0 0 1658474294537 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     Source: D_latch.vho:168" {  } {  } 0 0 "ModelSim-Altera Info: #     Source: D_latch.vho:168" 0 0 "Shell" 0 0 1658474294537 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #   ByteEvent process: /test_bench/uut/\\Q1~output\\/line__7352 @ sub-iteration 3 to value HiX" {  } {  } 0 0 "ModelSim-Altera Info: #   ByteEvent process: /test_bench/uut/\\Q1~output\\/line__7352 @ sub-iteration 3 to value HiX" 0 0 "Shell" 0 0 1658474294537 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     Source: D_latch.vho:168" {  } {  } 0 0 "ModelSim-Altera Info: #     Source: D_latch.vho:168" 0 0 "Shell" 0 0 1658474294537 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #   ByteEvent process: /test_bench/uut/\\Q~output\\/line__7352 @ sub-iteration 3 to value HiX" {  } {  } 0 0 "ModelSim-Altera Info: #   ByteEvent process: /test_bench/uut/\\Q~output\\/line__7352 @ sub-iteration 3 to value HiX" 0 0 "Shell" 0 0 1658474294537 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     Source: D_latch.vho:156" {  } {  } 0 0 "ModelSim-Altera Info: #     Source: D_latch.vho:156" 0 0 "Shell" 0 0 1658474294537 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #   ByteEvent process: /test_bench/uut/\\Q~output\\/line__7352 @ sub-iteration 3 to value HiZ" {  } {  } 0 0 "ModelSim-Altera Info: #   ByteEvent process: /test_bench/uut/\\Q~output\\/line__7352 @ sub-iteration 3 to value HiZ" 0 0 "Shell" 0 0 1658474294537 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     Source: D_latch.vho:156" {  } {  } 0 0 "ModelSim-Altera Info: #     Source: D_latch.vho:156" 0 0 "Shell" 0 0 1658474294537 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #   1164Event process: /test_bench/uut/line__138 @ sub-iteration 4 to value HiZ" {  } {  } 0 0 "ModelSim-Altera Info: #   1164Event process: /test_bench/uut/line__138 @ sub-iteration 4 to value HiZ" 0 0 "Shell" 0 0 1658474294538 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     Source: C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/Test_Bench.vhd:10" {  } {  } 0 0 "ModelSim-Altera Info: #     Source: C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/Test_Bench.vhd:10" 0 0 "Shell" 0 0 1658474294538 ""}
{ "Info" "0" "" "ModelSim-Altera Info: ################# END OF LOOP #################" {  } {  } 0 0 "ModelSim-Altera Info: ################# END OF LOOP #################" 0 0 "Shell" 0 0 1658474294538 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 1 ns." {  } {  } 0 0 "ModelSim-Altera Info: # ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 1 ns." 0 0 "Shell" 0 0 1658474294538 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 12:48:12 on Jul 22,2022, Elapsed time: 0:00:34" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 12:48:12 on Jul 22,2022, Elapsed time: 0:00:34" 0 0 "Shell" 0 0 1658474294538 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 1, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 1, Warnings: 0" 0 0 "Shell" 0 0 1658474294538 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1658474294649 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/D_latch_nativelink_simulation.rpt" {  } { { "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/D_latch_nativelink_simulation.rpt" "0" { Text "C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/D_latch_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/HP/Documents/PROJECT_PROCESSOR/D_LATCH/D_latch_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1658474294649 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1658474294650 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1658474294652 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 22 12:48:14 2022 " "Processing ended: Fri Jul 22 12:48:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1658474294652 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1658474294652 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1658474294652 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1658474294652 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 21 s " "Quartus Prime Full Compilation was successful. 0 errors, 21 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1658474297190 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1658474301031 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1658474301032 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 22 12:48:20 2022 " "Processing started: Fri Jul 22 12:48:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1658474301032 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1658474301032 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp D_latch -c D_latch --netlist_type=sgate " "Command: quartus_npp D_latch -c D_latch --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1658474301032 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1658474301370 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4545 " "Peak virtual memory: 4545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1658474301382 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 22 12:48:21 2022 " "Processing ended: Fri Jul 22 12:48:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1658474301382 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1658474301382 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1658474301382 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1658474301382 ""}
