Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Dec  2 22:48:34 2024
| Host         : ECE-PHO115-12 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                           Violations  
---------  ----------------  ----------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                           84          
TIMING-18  Warning           Missing input or output delay                         1           
XDCC-4     Warning           User Clock constraint overwritten with the same name  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (84)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (158)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (84)
-------------------------
 There are 37 register/latch pins with no clock driven by root clock pin: clkDiv/tempClk_reg/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: clkDiv2/divided_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (158)
--------------------------------------------------
 There are 158 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.964        0.000                      0                   36        0.367        0.000                      0                   36        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.964        0.000                      0                   36        0.367        0.000                      0                   36        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.367ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.964ns  (required time - arrival time)
  Source:                 clkDiv2/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 2.550ns (63.851%)  route 1.444ns (36.149%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.630     5.233    clkDiv2/CLK
    SLICE_X50Y90         FDCE                                         r  clkDiv2/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDCE (Prop_fdce_C_Q)         0.478     5.711 r  clkDiv2/cnt_reg[0]/Q
                         net (fo=3, routed)           0.639     6.350    clkDiv2/cnt_reg_n_0_[0]
    SLICE_X49Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.751     7.101 r  clkDiv2/cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.101    clkDiv2/cnt_reg[4]_i_2_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.215 r  clkDiv2/cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.215    clkDiv2/cnt_reg[8]_i_2_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  clkDiv2/cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.329    clkDiv2/cnt_reg[12]_i_2_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  clkDiv2/cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.443    clkDiv2/cnt_reg[16]_i_2_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  clkDiv2/cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.557    clkDiv2/cnt_reg[20]_i_2_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.671 r  clkDiv2/cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.671    clkDiv2/cnt_reg[24]_i_2_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.785 r  clkDiv2/cnt_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.785    clkDiv2/cnt_reg[28]_i_2_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.119 r  clkDiv2/cnt_reg[32]_i_6/O[1]
                         net (fo=1, routed)           0.805     8.923    clkDiv2/data0[30]
    SLICE_X48Y96         LUT5 (Prop_lut5_I4_O)        0.303     9.226 r  clkDiv2/cnt[30]_i_1/O
                         net (fo=1, routed)           0.000     9.226    clkDiv2/cnt[30]
    SLICE_X48Y96         FDCE                                         r  clkDiv2/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.513    14.936    clkDiv2/CLK
    SLICE_X48Y96         FDCE                                         r  clkDiv2/cnt_reg[30]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X48Y96         FDCE (Setup_fdce_C_D)        0.031    15.190    clkDiv2/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                          -9.226    
  -------------------------------------------------------------------
                         slack                                  5.964    

Slack (MET) :             6.016ns  (required time - arrival time)
  Source:                 clkDiv2/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 2.434ns (61.778%)  route 1.506ns (38.222%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.630     5.233    clkDiv2/CLK
    SLICE_X50Y90         FDCE                                         r  clkDiv2/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDCE (Prop_fdce_C_Q)         0.478     5.711 r  clkDiv2/cnt_reg[0]/Q
                         net (fo=3, routed)           0.639     6.350    clkDiv2/cnt_reg_n_0_[0]
    SLICE_X49Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.751     7.101 r  clkDiv2/cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.101    clkDiv2/cnt_reg[4]_i_2_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.215 r  clkDiv2/cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.215    clkDiv2/cnt_reg[8]_i_2_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  clkDiv2/cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.329    clkDiv2/cnt_reg[12]_i_2_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  clkDiv2/cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.443    clkDiv2/cnt_reg[16]_i_2_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  clkDiv2/cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.557    clkDiv2/cnt_reg[20]_i_2_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.671 r  clkDiv2/cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.671    clkDiv2/cnt_reg[24]_i_2_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.785 r  clkDiv2/cnt_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.785    clkDiv2/cnt_reg[28]_i_2_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.007 r  clkDiv2/cnt_reg[32]_i_6/O[0]
                         net (fo=1, routed)           0.867     8.874    clkDiv2/data0[29]
    SLICE_X48Y96         LUT5 (Prop_lut5_I4_O)        0.299     9.173 r  clkDiv2/cnt[29]_i_1/O
                         net (fo=1, routed)           0.000     9.173    clkDiv2/cnt[29]
    SLICE_X48Y96         FDCE                                         r  clkDiv2/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.513    14.936    clkDiv2/CLK
    SLICE_X48Y96         FDCE                                         r  clkDiv2/cnt_reg[29]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X48Y96         FDCE (Setup_fdce_C_D)        0.029    15.188    clkDiv2/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -9.173    
  -------------------------------------------------------------------
                         slack                                  6.016    

Slack (MET) :             6.057ns  (required time - arrival time)
  Source:                 clkDiv2/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 2.454ns (62.907%)  route 1.447ns (37.093%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.630     5.233    clkDiv2/CLK
    SLICE_X50Y90         FDCE                                         r  clkDiv2/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDCE (Prop_fdce_C_Q)         0.478     5.711 r  clkDiv2/cnt_reg[0]/Q
                         net (fo=3, routed)           0.639     6.350    clkDiv2/cnt_reg_n_0_[0]
    SLICE_X49Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.751     7.101 r  clkDiv2/cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.101    clkDiv2/cnt_reg[4]_i_2_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.215 r  clkDiv2/cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.215    clkDiv2/cnt_reg[8]_i_2_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  clkDiv2/cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.329    clkDiv2/cnt_reg[12]_i_2_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  clkDiv2/cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.443    clkDiv2/cnt_reg[16]_i_2_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  clkDiv2/cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.557    clkDiv2/cnt_reg[20]_i_2_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.671 r  clkDiv2/cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.671    clkDiv2/cnt_reg[24]_i_2_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.785 r  clkDiv2/cnt_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.785    clkDiv2/cnt_reg[28]_i_2_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.024 r  clkDiv2/cnt_reg[32]_i_6/O[2]
                         net (fo=1, routed)           0.808     8.832    clkDiv2/data0[31]
    SLICE_X48Y96         LUT5 (Prop_lut5_I4_O)        0.302     9.134 r  clkDiv2/cnt[31]_i_1/O
                         net (fo=1, routed)           0.000     9.134    clkDiv2/cnt[31]
    SLICE_X48Y96         FDCE                                         r  clkDiv2/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.513    14.936    clkDiv2/CLK
    SLICE_X48Y96         FDCE                                         r  clkDiv2/cnt_reg[31]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X48Y96         FDCE (Setup_fdce_C_D)        0.031    15.190    clkDiv2/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                  6.057    

Slack (MET) :             6.100ns  (required time - arrival time)
  Source:                 clkDiv2/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/cnt_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 2.532ns (65.622%)  route 1.326ns (34.378%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.630     5.233    clkDiv2/CLK
    SLICE_X50Y90         FDCE                                         r  clkDiv2/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDCE (Prop_fdce_C_Q)         0.478     5.711 r  clkDiv2/cnt_reg[0]/Q
                         net (fo=3, routed)           0.639     6.350    clkDiv2/cnt_reg_n_0_[0]
    SLICE_X49Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.751     7.101 r  clkDiv2/cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.101    clkDiv2/cnt_reg[4]_i_2_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.215 r  clkDiv2/cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.215    clkDiv2/cnt_reg[8]_i_2_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  clkDiv2/cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.329    clkDiv2/cnt_reg[12]_i_2_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  clkDiv2/cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.443    clkDiv2/cnt_reg[16]_i_2_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  clkDiv2/cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.557    clkDiv2/cnt_reg[20]_i_2_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.671 r  clkDiv2/cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.671    clkDiv2/cnt_reg[24]_i_2_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.785 r  clkDiv2/cnt_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.785    clkDiv2/cnt_reg[28]_i_2_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.098 r  clkDiv2/cnt_reg[32]_i_6/O[3]
                         net (fo=1, routed)           0.687     8.785    clkDiv2/data0[32]
    SLICE_X48Y96         LUT5 (Prop_lut5_I4_O)        0.306     9.091 r  clkDiv2/cnt[32]_i_1/O
                         net (fo=1, routed)           0.000     9.091    clkDiv2/cnt[32]
    SLICE_X48Y96         FDCE                                         r  clkDiv2/cnt_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.513    14.936    clkDiv2/CLK
    SLICE_X48Y96         FDCE                                         r  clkDiv2/cnt_reg[32]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X48Y96         FDCE (Setup_fdce_C_D)        0.032    15.191    clkDiv2/cnt_reg[32]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -9.091    
  -------------------------------------------------------------------
                         slack                                  6.100    

Slack (MET) :             6.192ns  (required time - arrival time)
  Source:                 clkDiv2/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 2.322ns (61.663%)  route 1.444ns (38.337%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.630     5.233    clkDiv2/CLK
    SLICE_X50Y90         FDCE                                         r  clkDiv2/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDCE (Prop_fdce_C_Q)         0.478     5.711 r  clkDiv2/cnt_reg[0]/Q
                         net (fo=3, routed)           0.639     6.350    clkDiv2/cnt_reg_n_0_[0]
    SLICE_X49Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.751     7.101 r  clkDiv2/cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.101    clkDiv2/cnt_reg[4]_i_2_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.215 r  clkDiv2/cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.215    clkDiv2/cnt_reg[8]_i_2_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  clkDiv2/cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.329    clkDiv2/cnt_reg[12]_i_2_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  clkDiv2/cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.443    clkDiv2/cnt_reg[16]_i_2_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  clkDiv2/cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.557    clkDiv2/cnt_reg[20]_i_2_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.891 r  clkDiv2/cnt_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.805     8.695    clkDiv2/data0[22]
    SLICE_X48Y94         LUT5 (Prop_lut5_I4_O)        0.303     8.998 r  clkDiv2/cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     8.998    clkDiv2/cnt[22]
    SLICE_X48Y94         FDCE                                         r  clkDiv2/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.513    14.936    clkDiv2/CLK
    SLICE_X48Y94         FDCE                                         r  clkDiv2/cnt_reg[22]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X48Y94         FDCE (Setup_fdce_C_D)        0.031    15.190    clkDiv2/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                  6.192    

Slack (MET) :             6.202ns  (required time - arrival time)
  Source:                 clkDiv2/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 2.436ns (63.758%)  route 1.385ns (36.242%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.630     5.233    clkDiv2/CLK
    SLICE_X50Y90         FDCE                                         r  clkDiv2/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDCE (Prop_fdce_C_Q)         0.478     5.711 r  clkDiv2/cnt_reg[0]/Q
                         net (fo=3, routed)           0.639     6.350    clkDiv2/cnt_reg_n_0_[0]
    SLICE_X49Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.751     7.101 r  clkDiv2/cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.101    clkDiv2/cnt_reg[4]_i_2_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.215 r  clkDiv2/cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.215    clkDiv2/cnt_reg[8]_i_2_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  clkDiv2/cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.329    clkDiv2/cnt_reg[12]_i_2_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  clkDiv2/cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.443    clkDiv2/cnt_reg[16]_i_2_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  clkDiv2/cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.557    clkDiv2/cnt_reg[20]_i_2_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.671 r  clkDiv2/cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.671    clkDiv2/cnt_reg[24]_i_2_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.005 r  clkDiv2/cnt_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.746     8.750    clkDiv2/data0[26]
    SLICE_X50Y95         LUT5 (Prop_lut5_I4_O)        0.303     9.053 r  clkDiv2/cnt[26]_i_1/O
                         net (fo=1, routed)           0.000     9.053    clkDiv2/cnt[26]
    SLICE_X50Y95         FDCE                                         r  clkDiv2/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.511    14.934    clkDiv2/CLK
    SLICE_X50Y95         FDCE                                         r  clkDiv2/cnt_reg[26]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X50Y95         FDCE (Setup_fdce_C_D)        0.081    15.255    clkDiv2/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                  6.202    

Slack (MET) :             6.227ns  (required time - arrival time)
  Source:                 clkDiv2/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 2.320ns (61.187%)  route 1.472ns (38.813%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.630     5.233    clkDiv2/CLK
    SLICE_X50Y90         FDCE                                         r  clkDiv2/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDCE (Prop_fdce_C_Q)         0.478     5.711 r  clkDiv2/cnt_reg[0]/Q
                         net (fo=3, routed)           0.639     6.350    clkDiv2/cnt_reg_n_0_[0]
    SLICE_X49Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.751     7.101 r  clkDiv2/cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.101    clkDiv2/cnt_reg[4]_i_2_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.215 r  clkDiv2/cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.215    clkDiv2/cnt_reg[8]_i_2_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  clkDiv2/cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.329    clkDiv2/cnt_reg[12]_i_2_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  clkDiv2/cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.443    clkDiv2/cnt_reg[16]_i_2_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  clkDiv2/cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.557    clkDiv2/cnt_reg[20]_i_2_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.671 r  clkDiv2/cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.671    clkDiv2/cnt_reg[24]_i_2_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.893 r  clkDiv2/cnt_reg[28]_i_2/O[0]
                         net (fo=1, routed)           0.833     8.725    clkDiv2/data0[25]
    SLICE_X50Y95         LUT5 (Prop_lut5_I4_O)        0.299     9.024 r  clkDiv2/cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     9.024    clkDiv2/cnt[25]
    SLICE_X50Y95         FDCE                                         r  clkDiv2/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.511    14.934    clkDiv2/CLK
    SLICE_X50Y95         FDCE                                         r  clkDiv2/cnt_reg[25]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X50Y95         FDCE (Setup_fdce_C_D)        0.077    15.251    clkDiv2/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                          -9.024    
  -------------------------------------------------------------------
                         slack                                  6.227    

Slack (MET) :             6.239ns  (required time - arrival time)
  Source:                 clkDiv2/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 2.418ns (65.019%)  route 1.301ns (34.981%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.630     5.233    clkDiv2/CLK
    SLICE_X50Y90         FDCE                                         r  clkDiv2/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDCE (Prop_fdce_C_Q)         0.478     5.711 r  clkDiv2/cnt_reg[0]/Q
                         net (fo=3, routed)           0.639     6.350    clkDiv2/cnt_reg_n_0_[0]
    SLICE_X49Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.751     7.101 r  clkDiv2/cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.101    clkDiv2/cnt_reg[4]_i_2_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.215 r  clkDiv2/cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.215    clkDiv2/cnt_reg[8]_i_2_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  clkDiv2/cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.329    clkDiv2/cnt_reg[12]_i_2_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  clkDiv2/cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.443    clkDiv2/cnt_reg[16]_i_2_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  clkDiv2/cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.557    clkDiv2/cnt_reg[20]_i_2_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.671 r  clkDiv2/cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.671    clkDiv2/cnt_reg[24]_i_2_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.984 r  clkDiv2/cnt_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.662     8.646    clkDiv2/data0[28]
    SLICE_X48Y95         LUT5 (Prop_lut5_I4_O)        0.306     8.952 r  clkDiv2/cnt[28]_i_1/O
                         net (fo=1, routed)           0.000     8.952    clkDiv2/cnt[28]
    SLICE_X48Y95         FDCE                                         r  clkDiv2/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.513    14.936    clkDiv2/CLK
    SLICE_X48Y95         FDCE                                         r  clkDiv2/cnt_reg[28]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X48Y95         FDCE (Setup_fdce_C_D)        0.031    15.190    clkDiv2/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                          -8.952    
  -------------------------------------------------------------------
                         slack                                  6.239    

Slack (MET) :             6.244ns  (required time - arrival time)
  Source:                 clkDiv2/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 2.206ns (59.431%)  route 1.506ns (40.569%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.630     5.233    clkDiv2/CLK
    SLICE_X50Y90         FDCE                                         r  clkDiv2/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDCE (Prop_fdce_C_Q)         0.478     5.711 r  clkDiv2/cnt_reg[0]/Q
                         net (fo=3, routed)           0.639     6.350    clkDiv2/cnt_reg_n_0_[0]
    SLICE_X49Y89         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.751     7.101 r  clkDiv2/cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.101    clkDiv2/cnt_reg[4]_i_2_n_0
    SLICE_X49Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.215 r  clkDiv2/cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.215    clkDiv2/cnt_reg[8]_i_2_n_0
    SLICE_X49Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  clkDiv2/cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.329    clkDiv2/cnt_reg[12]_i_2_n_0
    SLICE_X49Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  clkDiv2/cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.443    clkDiv2/cnt_reg[16]_i_2_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  clkDiv2/cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.557    clkDiv2/cnt_reg[20]_i_2_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.779 r  clkDiv2/cnt_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.867     8.646    clkDiv2/data0[21]
    SLICE_X48Y94         LUT5 (Prop_lut5_I4_O)        0.299     8.945 r  clkDiv2/cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     8.945    clkDiv2/cnt[21]
    SLICE_X48Y94         FDCE                                         r  clkDiv2/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.513    14.936    clkDiv2/CLK
    SLICE_X48Y94         FDCE                                         r  clkDiv2/cnt_reg[21]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X48Y94         FDCE (Setup_fdce_C_D)        0.029    15.188    clkDiv2/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                  6.244    

Slack (MET) :             6.245ns  (required time - arrival time)
  Source:                 clkDiv2/cnt_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 0.828ns (22.237%)  route 2.896ns (77.763%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.634     5.237    clkDiv2/CLK
    SLICE_X48Y96         FDCE                                         r  clkDiv2/cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  clkDiv2/cnt_reg[31]/Q
                         net (fo=2, routed)           1.153     6.845    clkDiv2/cnt_reg_n_0_[31]
    SLICE_X50Y90         LUT5 (Prop_lut5_I1_O)        0.124     6.969 r  clkDiv2/cnt[32]_i_8/O
                         net (fo=1, routed)           0.312     7.281    clkDiv2/cnt[32]_i_8_n_0
    SLICE_X48Y90         LUT5 (Prop_lut5_I0_O)        0.124     7.405 r  clkDiv2/cnt[32]_i_3/O
                         net (fo=33, routed)          1.431     8.836    clkDiv2/cnt[32]_i_3_n_0
    SLICE_X48Y95         LUT5 (Prop_lut5_I1_O)        0.124     8.960 r  clkDiv2/cnt[27]_i_1/O
                         net (fo=1, routed)           0.000     8.960    clkDiv2/cnt[27]
    SLICE_X48Y95         FDCE                                         r  clkDiv2/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.513    14.936    clkDiv2/CLK
    SLICE_X48Y95         FDCE                                         r  clkDiv2/cnt_reg[27]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X48Y95         FDCE (Setup_fdce_C_D)        0.029    15.205    clkDiv2/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                          -8.960    
  -------------------------------------------------------------------
                         slack                                  6.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 clkDiv2/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.231ns (48.573%)  route 0.245ns (51.427%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.565     1.484    clkDiv2/CLK
    SLICE_X48Y92         FDCE                                         r  clkDiv2/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDCE (Prop_fdce_C_Q)         0.141     1.625 f  clkDiv2/cnt_reg[16]/Q
                         net (fo=2, routed)           0.126     1.751    clkDiv2/cnt_reg_n_0_[16]
    SLICE_X48Y93         LUT5 (Prop_lut5_I3_O)        0.045     1.796 r  clkDiv2/cnt[32]_i_5/O
                         net (fo=33, routed)          0.118     1.915    clkDiv2/cnt[32]_i_5_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I3_O)        0.045     1.960 r  clkDiv2/cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     1.960    clkDiv2/cnt[20]
    SLICE_X48Y93         FDCE                                         r  clkDiv2/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.837     2.002    clkDiv2/CLK
    SLICE_X48Y93         FDCE                                         r  clkDiv2/cnt_reg[20]/C
                         clock pessimism             -0.500     1.501    
    SLICE_X48Y93         FDCE (Hold_fdce_C_D)         0.092     1.593    clkDiv2/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 clkDiv2/cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.231ns (48.579%)  route 0.245ns (51.421%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.566     1.485    clkDiv2/CLK
    SLICE_X48Y94         FDCE                                         r  clkDiv2/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  clkDiv2/cnt_reg[24]/Q
                         net (fo=2, routed)           0.126     1.752    clkDiv2/cnt_reg_n_0_[24]
    SLICE_X48Y95         LUT5 (Prop_lut5_I3_O)        0.045     1.797 r  clkDiv2/cnt[32]_i_4/O
                         net (fo=33, routed)          0.118     1.916    clkDiv2/cnt[32]_i_4_n_0
    SLICE_X48Y95         LUT5 (Prop_lut5_I2_O)        0.045     1.961 r  clkDiv2/cnt[28]_i_1/O
                         net (fo=1, routed)           0.000     1.961    clkDiv2/cnt[28]
    SLICE_X48Y95         FDCE                                         r  clkDiv2/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.837     2.002    clkDiv2/CLK
    SLICE_X48Y95         FDCE                                         r  clkDiv2/cnt_reg[28]/C
                         clock pessimism             -0.500     1.501    
    SLICE_X48Y95         FDCE (Hold_fdce_C_D)         0.092     1.593    clkDiv2/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 clkDiv2/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.231ns (48.471%)  route 0.246ns (51.529%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.565     1.484    clkDiv2/CLK
    SLICE_X48Y92         FDCE                                         r  clkDiv2/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDCE (Prop_fdce_C_Q)         0.141     1.625 f  clkDiv2/cnt_reg[16]/Q
                         net (fo=2, routed)           0.126     1.751    clkDiv2/cnt_reg_n_0_[16]
    SLICE_X48Y93         LUT5 (Prop_lut5_I3_O)        0.045     1.796 r  clkDiv2/cnt[32]_i_5/O
                         net (fo=33, routed)          0.119     1.916    clkDiv2/cnt[32]_i_5_n_0
    SLICE_X48Y93         LUT5 (Prop_lut5_I3_O)        0.045     1.961 r  clkDiv2/cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     1.961    clkDiv2/cnt[19]
    SLICE_X48Y93         FDCE                                         r  clkDiv2/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.837     2.002    clkDiv2/CLK
    SLICE_X48Y93         FDCE                                         r  clkDiv2/cnt_reg[19]/C
                         clock pessimism             -0.500     1.501    
    SLICE_X48Y93         FDCE (Hold_fdce_C_D)         0.091     1.592    clkDiv2/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 clkDiv2/cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.231ns (48.477%)  route 0.246ns (51.523%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.566     1.485    clkDiv2/CLK
    SLICE_X48Y94         FDCE                                         r  clkDiv2/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  clkDiv2/cnt_reg[24]/Q
                         net (fo=2, routed)           0.126     1.752    clkDiv2/cnt_reg_n_0_[24]
    SLICE_X48Y95         LUT5 (Prop_lut5_I3_O)        0.045     1.797 r  clkDiv2/cnt[32]_i_4/O
                         net (fo=33, routed)          0.119     1.917    clkDiv2/cnt[32]_i_4_n_0
    SLICE_X48Y95         LUT5 (Prop_lut5_I2_O)        0.045     1.962 r  clkDiv2/cnt[27]_i_1/O
                         net (fo=1, routed)           0.000     1.962    clkDiv2/cnt[27]
    SLICE_X48Y95         FDCE                                         r  clkDiv2/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.837     2.002    clkDiv2/CLK
    SLICE_X48Y95         FDCE                                         r  clkDiv2/cnt_reg[27]/C
                         clock pessimism             -0.500     1.501    
    SLICE_X48Y95         FDCE (Hold_fdce_C_D)         0.091     1.592    clkDiv2/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 clkDiv2/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.254ns (50.501%)  route 0.249ns (49.499%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.564     1.483    clkDiv2/CLK
    SLICE_X50Y91         FDCE                                         r  clkDiv2/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDCE (Prop_fdce_C_Q)         0.164     1.647 r  clkDiv2/cnt_reg[7]/Q
                         net (fo=2, routed)           0.131     1.778    clkDiv2/cnt_reg_n_0_[7]
    SLICE_X48Y91         LUT5 (Prop_lut5_I2_O)        0.045     1.823 r  clkDiv2/cnt[32]_i_2/O
                         net (fo=33, routed)          0.118     1.941    clkDiv2/cnt[32]_i_2_n_0
    SLICE_X48Y91         LUT5 (Prop_lut5_I0_O)        0.045     1.986 r  clkDiv2/cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     1.986    clkDiv2/cnt[10]
    SLICE_X48Y91         FDCE                                         r  clkDiv2/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.836     2.001    clkDiv2/CLK
    SLICE_X48Y91         FDCE                                         r  clkDiv2/cnt_reg[10]/C
                         clock pessimism             -0.479     1.521    
    SLICE_X48Y91         FDCE (Hold_fdce_C_D)         0.092     1.613    clkDiv2/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 clkDiv2/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.254ns (50.401%)  route 0.250ns (49.599%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.564     1.483    clkDiv2/CLK
    SLICE_X50Y91         FDCE                                         r  clkDiv2/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDCE (Prop_fdce_C_Q)         0.164     1.647 r  clkDiv2/cnt_reg[7]/Q
                         net (fo=2, routed)           0.131     1.778    clkDiv2/cnt_reg_n_0_[7]
    SLICE_X48Y91         LUT5 (Prop_lut5_I2_O)        0.045     1.823 r  clkDiv2/cnt[32]_i_2/O
                         net (fo=33, routed)          0.119     1.942    clkDiv2/cnt[32]_i_2_n_0
    SLICE_X48Y91         LUT5 (Prop_lut5_I0_O)        0.045     1.987 r  clkDiv2/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.987    clkDiv2/cnt[9]
    SLICE_X48Y91         FDCE                                         r  clkDiv2/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.836     2.001    clkDiv2/CLK
    SLICE_X48Y91         FDCE                                         r  clkDiv2/cnt_reg[9]/C
                         clock pessimism             -0.479     1.521    
    SLICE_X48Y91         FDCE (Hold_fdce_C_D)         0.091     1.612    clkDiv2/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 clkDiv2/divided_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/divided_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.209ns (37.165%)  route 0.353ns (62.835%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.565     1.484    clkDiv2/CLK
    SLICE_X50Y96         FDCE                                         r  clkDiv2/divided_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  clkDiv2/divided_clk_reg/Q
                         net (fo=2, routed)           0.353     2.002    clkDiv2/newClk2
    SLICE_X50Y96         LUT5 (Prop_lut5_I4_O)        0.045     2.047 r  clkDiv2/divided_clk_i_1/O
                         net (fo=1, routed)           0.000     2.047    clkDiv2/divided_clk_i_1_n_0
    SLICE_X50Y96         FDCE                                         r  clkDiv2/divided_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.835     2.000    clkDiv2/CLK
    SLICE_X50Y96         FDCE                                         r  clkDiv2/divided_clk_reg/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y96         FDCE (Hold_fdce_C_D)         0.120     1.604    clkDiv2/divided_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 clkDiv2/cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.231ns (41.423%)  route 0.327ns (58.577%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.566     1.485    clkDiv2/CLK
    SLICE_X48Y94         FDCE                                         r  clkDiv2/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  clkDiv2/cnt_reg[24]/Q
                         net (fo=2, routed)           0.126     1.752    clkDiv2/cnt_reg_n_0_[24]
    SLICE_X48Y95         LUT5 (Prop_lut5_I3_O)        0.045     1.797 r  clkDiv2/cnt[32]_i_4/O
                         net (fo=33, routed)          0.201     1.998    clkDiv2/cnt[32]_i_4_n_0
    SLICE_X48Y96         LUT5 (Prop_lut5_I2_O)        0.045     2.043 r  clkDiv2/cnt[30]_i_1/O
                         net (fo=1, routed)           0.000     2.043    clkDiv2/cnt[30]
    SLICE_X48Y96         FDCE                                         r  clkDiv2/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.837     2.002    clkDiv2/CLK
    SLICE_X48Y96         FDCE                                         r  clkDiv2/cnt_reg[30]/C
                         clock pessimism             -0.500     1.501    
    SLICE_X48Y96         FDCE (Hold_fdce_C_D)         0.092     1.593    clkDiv2/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 clkDiv2/cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.231ns (41.349%)  route 0.328ns (58.651%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.566     1.485    clkDiv2/CLK
    SLICE_X48Y94         FDCE                                         r  clkDiv2/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  clkDiv2/cnt_reg[24]/Q
                         net (fo=2, routed)           0.126     1.752    clkDiv2/cnt_reg_n_0_[24]
    SLICE_X48Y95         LUT5 (Prop_lut5_I3_O)        0.045     1.797 r  clkDiv2/cnt[32]_i_4/O
                         net (fo=33, routed)          0.202     1.999    clkDiv2/cnt[32]_i_4_n_0
    SLICE_X48Y96         LUT5 (Prop_lut5_I2_O)        0.045     2.044 r  clkDiv2/cnt[29]_i_1/O
                         net (fo=1, routed)           0.000     2.044    clkDiv2/cnt[29]
    SLICE_X48Y96         FDCE                                         r  clkDiv2/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.837     2.002    clkDiv2/CLK
    SLICE_X48Y96         FDCE                                         r  clkDiv2/cnt_reg[29]/C
                         clock pessimism             -0.500     1.501    
    SLICE_X48Y96         FDCE (Hold_fdce_C_D)         0.091     1.592    clkDiv2/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 clkDiv2/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.231ns (40.697%)  route 0.337ns (59.303%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.565     1.484    clkDiv2/CLK
    SLICE_X48Y92         FDCE                                         r  clkDiv2/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDCE (Prop_fdce_C_Q)         0.141     1.625 f  clkDiv2/cnt_reg[16]/Q
                         net (fo=2, routed)           0.126     1.751    clkDiv2/cnt_reg_n_0_[16]
    SLICE_X48Y93         LUT5 (Prop_lut5_I3_O)        0.045     1.796 r  clkDiv2/cnt[32]_i_5/O
                         net (fo=33, routed)          0.210     2.007    clkDiv2/cnt[32]_i_5_n_0
    SLICE_X48Y94         LUT5 (Prop_lut5_I3_O)        0.045     2.052 r  clkDiv2/cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     2.052    clkDiv2/cnt[22]
    SLICE_X48Y94         FDCE                                         r  clkDiv2/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.837     2.002    clkDiv2/CLK
    SLICE_X48Y94         FDCE                                         r  clkDiv2/cnt_reg[22]/C
                         clock pessimism             -0.500     1.501    
    SLICE_X48Y94         FDCE (Hold_fdce_C_D)         0.092     1.593    clkDiv2/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.459    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    clkDiv/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    clkDiv/tempClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y90    clkDiv2/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y91    clkDiv2/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y91    clkDiv2/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y91    clkDiv2/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y92    clkDiv2/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y92    clkDiv2/cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y92    clkDiv2/cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/tempClk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/tempClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y90    clkDiv2/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y90    clkDiv2/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y91    clkDiv2/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y91    clkDiv2/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y91    clkDiv2/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y91    clkDiv2/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/tempClk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clkDiv/tempClk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y90    clkDiv2/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y90    clkDiv2/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y91    clkDiv2/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y91    clkDiv2/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y91    clkDiv2/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y91    clkDiv2/cnt_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           172 Endpoints
Min Delay           172 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            puck/ball_y_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.508ns  (logic 3.287ns (26.275%)  route 9.222ns (73.725%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=90, routed)          5.527     7.004    physics/rst_IBUF
    SLICE_X85Y87         LUT2 (Prop_lut2_I0_O)        0.152     7.156 r  physics/ball_x0_carry__0_i_5/O
                         net (fo=1, routed)           0.808     7.964    physics/ball_x0_carry__0_i_5_n_0
    SLICE_X86Y87         LUT6 (Prop_lut6_I0_O)        0.326     8.290 r  physics/ball_x0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.290    puck/ball_x_reg[7]_0[1]
    SLICE_X86Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.840 r  puck/ball_x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.840    puck/ball_x0_carry__0_n_0
    SLICE_X86Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.075 f  puck/ball_x0_carry__1/O[0]
                         net (fo=3, routed)           0.816     9.891    puck/ball_x0_carry__1_n_7
    SLICE_X88Y87         LUT6 (Prop_lut6_I1_O)        0.299    10.190 f  puck/ball_x[9]_i_5/O
                         net (fo=1, routed)           0.162    10.352    puck/ball_x[9]_i_5_n_0
    SLICE_X88Y87         LUT6 (Prop_lut6_I1_O)        0.124    10.476 r  puck/ball_x[9]_i_3/O
                         net (fo=1, routed)           0.655    11.131    puck/ball_x[9]_i_3_n_0
    SLICE_X89Y87         LUT3 (Prop_lut3_I2_O)        0.124    11.255 r  puck/ball_x[9]_i_1/O
                         net (fo=20, routed)          1.253    12.508    puck/ball_x[9]_i_1_n_0
    SLICE_X84Y96         FDRE                                         r  puck/ball_y_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            puck/ball_y_reg[9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.508ns  (logic 3.287ns (26.275%)  route 9.222ns (73.725%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=90, routed)          5.527     7.004    physics/rst_IBUF
    SLICE_X85Y87         LUT2 (Prop_lut2_I0_O)        0.152     7.156 r  physics/ball_x0_carry__0_i_5/O
                         net (fo=1, routed)           0.808     7.964    physics/ball_x0_carry__0_i_5_n_0
    SLICE_X86Y87         LUT6 (Prop_lut6_I0_O)        0.326     8.290 r  physics/ball_x0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.290    puck/ball_x_reg[7]_0[1]
    SLICE_X86Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.840 r  puck/ball_x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.840    puck/ball_x0_carry__0_n_0
    SLICE_X86Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.075 f  puck/ball_x0_carry__1/O[0]
                         net (fo=3, routed)           0.816     9.891    puck/ball_x0_carry__1_n_7
    SLICE_X88Y87         LUT6 (Prop_lut6_I1_O)        0.299    10.190 f  puck/ball_x[9]_i_5/O
                         net (fo=1, routed)           0.162    10.352    puck/ball_x[9]_i_5_n_0
    SLICE_X88Y87         LUT6 (Prop_lut6_I1_O)        0.124    10.476 r  puck/ball_x[9]_i_3/O
                         net (fo=1, routed)           0.655    11.131    puck/ball_x[9]_i_3_n_0
    SLICE_X89Y87         LUT3 (Prop_lut3_I2_O)        0.124    11.255 r  puck/ball_x[9]_i_1/O
                         net (fo=20, routed)          1.253    12.508    puck/ball_x[9]_i_1_n_0
    SLICE_X84Y96         FDRE                                         r  puck/ball_y_reg[9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            puck/ball_y_reg[4]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.279ns  (logic 3.287ns (26.766%)  route 8.992ns (73.234%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=90, routed)          5.527     7.004    physics/rst_IBUF
    SLICE_X85Y87         LUT2 (Prop_lut2_I0_O)        0.152     7.156 r  physics/ball_x0_carry__0_i_5/O
                         net (fo=1, routed)           0.808     7.964    physics/ball_x0_carry__0_i_5_n_0
    SLICE_X86Y87         LUT6 (Prop_lut6_I0_O)        0.326     8.290 r  physics/ball_x0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.290    puck/ball_x_reg[7]_0[1]
    SLICE_X86Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.840 r  puck/ball_x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.840    puck/ball_x0_carry__0_n_0
    SLICE_X86Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.075 f  puck/ball_x0_carry__1/O[0]
                         net (fo=3, routed)           0.816     9.891    puck/ball_x0_carry__1_n_7
    SLICE_X88Y87         LUT6 (Prop_lut6_I1_O)        0.299    10.190 f  puck/ball_x[9]_i_5/O
                         net (fo=1, routed)           0.162    10.352    puck/ball_x[9]_i_5_n_0
    SLICE_X88Y87         LUT6 (Prop_lut6_I1_O)        0.124    10.476 r  puck/ball_x[9]_i_3/O
                         net (fo=1, routed)           0.655    11.131    puck/ball_x[9]_i_3_n_0
    SLICE_X89Y87         LUT3 (Prop_lut3_I2_O)        0.124    11.255 r  puck/ball_x[9]_i_1/O
                         net (fo=20, routed)          1.024    12.279    puck/ball_x[9]_i_1_n_0
    SLICE_X84Y95         FDSE                                         r  puck/ball_y_reg[4]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            puck/ball_y_reg[5]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.279ns  (logic 3.287ns (26.766%)  route 8.992ns (73.234%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=90, routed)          5.527     7.004    physics/rst_IBUF
    SLICE_X85Y87         LUT2 (Prop_lut2_I0_O)        0.152     7.156 r  physics/ball_x0_carry__0_i_5/O
                         net (fo=1, routed)           0.808     7.964    physics/ball_x0_carry__0_i_5_n_0
    SLICE_X86Y87         LUT6 (Prop_lut6_I0_O)        0.326     8.290 r  physics/ball_x0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.290    puck/ball_x_reg[7]_0[1]
    SLICE_X86Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.840 r  puck/ball_x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.840    puck/ball_x0_carry__0_n_0
    SLICE_X86Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.075 f  puck/ball_x0_carry__1/O[0]
                         net (fo=3, routed)           0.816     9.891    puck/ball_x0_carry__1_n_7
    SLICE_X88Y87         LUT6 (Prop_lut6_I1_O)        0.299    10.190 f  puck/ball_x[9]_i_5/O
                         net (fo=1, routed)           0.162    10.352    puck/ball_x[9]_i_5_n_0
    SLICE_X88Y87         LUT6 (Prop_lut6_I1_O)        0.124    10.476 r  puck/ball_x[9]_i_3/O
                         net (fo=1, routed)           0.655    11.131    puck/ball_x[9]_i_3_n_0
    SLICE_X89Y87         LUT3 (Prop_lut3_I2_O)        0.124    11.255 r  puck/ball_x[9]_i_1/O
                         net (fo=20, routed)          1.024    12.279    puck/ball_x[9]_i_1_n_0
    SLICE_X84Y95         FDSE                                         r  puck/ball_y_reg[5]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            puck/ball_y_reg[6]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.279ns  (logic 3.287ns (26.766%)  route 8.992ns (73.234%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=90, routed)          5.527     7.004    physics/rst_IBUF
    SLICE_X85Y87         LUT2 (Prop_lut2_I0_O)        0.152     7.156 r  physics/ball_x0_carry__0_i_5/O
                         net (fo=1, routed)           0.808     7.964    physics/ball_x0_carry__0_i_5_n_0
    SLICE_X86Y87         LUT6 (Prop_lut6_I0_O)        0.326     8.290 r  physics/ball_x0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.290    puck/ball_x_reg[7]_0[1]
    SLICE_X86Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.840 r  puck/ball_x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.840    puck/ball_x0_carry__0_n_0
    SLICE_X86Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.075 f  puck/ball_x0_carry__1/O[0]
                         net (fo=3, routed)           0.816     9.891    puck/ball_x0_carry__1_n_7
    SLICE_X88Y87         LUT6 (Prop_lut6_I1_O)        0.299    10.190 f  puck/ball_x[9]_i_5/O
                         net (fo=1, routed)           0.162    10.352    puck/ball_x[9]_i_5_n_0
    SLICE_X88Y87         LUT6 (Prop_lut6_I1_O)        0.124    10.476 r  puck/ball_x[9]_i_3/O
                         net (fo=1, routed)           0.655    11.131    puck/ball_x[9]_i_3_n_0
    SLICE_X89Y87         LUT3 (Prop_lut3_I2_O)        0.124    11.255 r  puck/ball_x[9]_i_1/O
                         net (fo=20, routed)          1.024    12.279    puck/ball_x[9]_i_1_n_0
    SLICE_X84Y95         FDSE                                         r  puck/ball_y_reg[6]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            puck/ball_y_reg[7]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.279ns  (logic 3.287ns (26.766%)  route 8.992ns (73.234%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=90, routed)          5.527     7.004    physics/rst_IBUF
    SLICE_X85Y87         LUT2 (Prop_lut2_I0_O)        0.152     7.156 r  physics/ball_x0_carry__0_i_5/O
                         net (fo=1, routed)           0.808     7.964    physics/ball_x0_carry__0_i_5_n_0
    SLICE_X86Y87         LUT6 (Prop_lut6_I0_O)        0.326     8.290 r  physics/ball_x0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.290    puck/ball_x_reg[7]_0[1]
    SLICE_X86Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.840 r  puck/ball_x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.840    puck/ball_x0_carry__0_n_0
    SLICE_X86Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.075 f  puck/ball_x0_carry__1/O[0]
                         net (fo=3, routed)           0.816     9.891    puck/ball_x0_carry__1_n_7
    SLICE_X88Y87         LUT6 (Prop_lut6_I1_O)        0.299    10.190 f  puck/ball_x[9]_i_5/O
                         net (fo=1, routed)           0.162    10.352    puck/ball_x[9]_i_5_n_0
    SLICE_X88Y87         LUT6 (Prop_lut6_I1_O)        0.124    10.476 r  puck/ball_x[9]_i_3/O
                         net (fo=1, routed)           0.655    11.131    puck/ball_x[9]_i_3_n_0
    SLICE_X89Y87         LUT3 (Prop_lut3_I2_O)        0.124    11.255 r  puck/ball_x[9]_i_1/O
                         net (fo=20, routed)          1.024    12.279    puck/ball_x[9]_i_1_n_0
    SLICE_X84Y95         FDSE                                         r  puck/ball_y_reg[7]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            puck/ball_y_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.979ns  (logic 3.287ns (27.435%)  route 8.693ns (72.565%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=90, routed)          5.527     7.004    physics/rst_IBUF
    SLICE_X85Y87         LUT2 (Prop_lut2_I0_O)        0.152     7.156 r  physics/ball_x0_carry__0_i_5/O
                         net (fo=1, routed)           0.808     7.964    physics/ball_x0_carry__0_i_5_n_0
    SLICE_X86Y87         LUT6 (Prop_lut6_I0_O)        0.326     8.290 r  physics/ball_x0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.290    puck/ball_x_reg[7]_0[1]
    SLICE_X86Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.840 r  puck/ball_x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.840    puck/ball_x0_carry__0_n_0
    SLICE_X86Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.075 f  puck/ball_x0_carry__1/O[0]
                         net (fo=3, routed)           0.816     9.891    puck/ball_x0_carry__1_n_7
    SLICE_X88Y87         LUT6 (Prop_lut6_I1_O)        0.299    10.190 f  puck/ball_x[9]_i_5/O
                         net (fo=1, routed)           0.162    10.352    puck/ball_x[9]_i_5_n_0
    SLICE_X88Y87         LUT6 (Prop_lut6_I1_O)        0.124    10.476 r  puck/ball_x[9]_i_3/O
                         net (fo=1, routed)           0.655    11.131    puck/ball_x[9]_i_3_n_0
    SLICE_X89Y87         LUT3 (Prop_lut3_I2_O)        0.124    11.255 r  puck/ball_x[9]_i_1/O
                         net (fo=20, routed)          0.724    11.979    puck/ball_x[9]_i_1_n_0
    SLICE_X84Y94         FDRE                                         r  puck/ball_y_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            puck/ball_y_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.979ns  (logic 3.287ns (27.435%)  route 8.693ns (72.565%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=90, routed)          5.527     7.004    physics/rst_IBUF
    SLICE_X85Y87         LUT2 (Prop_lut2_I0_O)        0.152     7.156 r  physics/ball_x0_carry__0_i_5/O
                         net (fo=1, routed)           0.808     7.964    physics/ball_x0_carry__0_i_5_n_0
    SLICE_X86Y87         LUT6 (Prop_lut6_I0_O)        0.326     8.290 r  physics/ball_x0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.290    puck/ball_x_reg[7]_0[1]
    SLICE_X86Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.840 r  puck/ball_x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.840    puck/ball_x0_carry__0_n_0
    SLICE_X86Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.075 f  puck/ball_x0_carry__1/O[0]
                         net (fo=3, routed)           0.816     9.891    puck/ball_x0_carry__1_n_7
    SLICE_X88Y87         LUT6 (Prop_lut6_I1_O)        0.299    10.190 f  puck/ball_x[9]_i_5/O
                         net (fo=1, routed)           0.162    10.352    puck/ball_x[9]_i_5_n_0
    SLICE_X88Y87         LUT6 (Prop_lut6_I1_O)        0.124    10.476 r  puck/ball_x[9]_i_3/O
                         net (fo=1, routed)           0.655    11.131    puck/ball_x[9]_i_3_n_0
    SLICE_X89Y87         LUT3 (Prop_lut3_I2_O)        0.124    11.255 r  puck/ball_x[9]_i_1/O
                         net (fo=20, routed)          0.724    11.979    puck/ball_x[9]_i_1_n_0
    SLICE_X84Y94         FDRE                                         r  puck/ball_y_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            puck/ball_y_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.979ns  (logic 3.287ns (27.435%)  route 8.693ns (72.565%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=90, routed)          5.527     7.004    physics/rst_IBUF
    SLICE_X85Y87         LUT2 (Prop_lut2_I0_O)        0.152     7.156 r  physics/ball_x0_carry__0_i_5/O
                         net (fo=1, routed)           0.808     7.964    physics/ball_x0_carry__0_i_5_n_0
    SLICE_X86Y87         LUT6 (Prop_lut6_I0_O)        0.326     8.290 r  physics/ball_x0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.290    puck/ball_x_reg[7]_0[1]
    SLICE_X86Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.840 r  puck/ball_x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.840    puck/ball_x0_carry__0_n_0
    SLICE_X86Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.075 f  puck/ball_x0_carry__1/O[0]
                         net (fo=3, routed)           0.816     9.891    puck/ball_x0_carry__1_n_7
    SLICE_X88Y87         LUT6 (Prop_lut6_I1_O)        0.299    10.190 f  puck/ball_x[9]_i_5/O
                         net (fo=1, routed)           0.162    10.352    puck/ball_x[9]_i_5_n_0
    SLICE_X88Y87         LUT6 (Prop_lut6_I1_O)        0.124    10.476 r  puck/ball_x[9]_i_3/O
                         net (fo=1, routed)           0.655    11.131    puck/ball_x[9]_i_3_n_0
    SLICE_X89Y87         LUT3 (Prop_lut3_I2_O)        0.124    11.255 r  puck/ball_x[9]_i_1/O
                         net (fo=20, routed)          0.724    11.979    puck/ball_x[9]_i_1_n_0
    SLICE_X84Y94         FDRE                                         r  puck/ball_y_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            puck/ball_y_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.979ns  (logic 3.287ns (27.435%)  route 8.693ns (72.565%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT2=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  rst_IBUF_inst/O
                         net (fo=90, routed)          5.527     7.004    physics/rst_IBUF
    SLICE_X85Y87         LUT2 (Prop_lut2_I0_O)        0.152     7.156 r  physics/ball_x0_carry__0_i_5/O
                         net (fo=1, routed)           0.808     7.964    physics/ball_x0_carry__0_i_5_n_0
    SLICE_X86Y87         LUT6 (Prop_lut6_I0_O)        0.326     8.290 r  physics/ball_x0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.290    puck/ball_x_reg[7]_0[1]
    SLICE_X86Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.840 r  puck/ball_x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.840    puck/ball_x0_carry__0_n_0
    SLICE_X86Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.075 f  puck/ball_x0_carry__1/O[0]
                         net (fo=3, routed)           0.816     9.891    puck/ball_x0_carry__1_n_7
    SLICE_X88Y87         LUT6 (Prop_lut6_I1_O)        0.299    10.190 f  puck/ball_x[9]_i_5/O
                         net (fo=1, routed)           0.162    10.352    puck/ball_x[9]_i_5_n_0
    SLICE_X88Y87         LUT6 (Prop_lut6_I1_O)        0.124    10.476 r  puck/ball_x[9]_i_3/O
                         net (fo=1, routed)           0.655    11.131    puck/ball_x[9]_i_3_n_0
    SLICE_X89Y87         LUT3 (Prop_lut3_I2_O)        0.124    11.255 r  puck/ball_x[9]_i_1/O
                         net (fo=20, routed)          0.724    11.979    puck/ball_x[9]_i_1_n_0
    SLICE_X84Y94         FDRE                                         r  puck/ball_y_reg[3]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_con/led_on_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/led_on_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.876%)  route 0.120ns (39.124%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y88         FDRE                         0.000     0.000 r  vga_con/led_on_reg[2]/C
    SLICE_X85Y88         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_con/led_on_reg[2]/Q
                         net (fo=4, routed)           0.120     0.261    vga_con/puck/ledOn[0]
    SLICE_X85Y88         LUT6 (Prop_lut6_I5_O)        0.045     0.306 r  vga_con/puck/led_on[2]_i_1/O
                         net (fo=1, routed)           0.000     0.306    vga_con/puck_n_2
    SLICE_X85Y88         FDRE                                         r  vga_con/led_on_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/widthPos_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/widthPos_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.186ns (55.759%)  route 0.148ns (44.241%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y90         FDRE                         0.000     0.000 r  vga_con/widthPos_reg[5]/C
    SLICE_X87Y90         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_con/widthPos_reg[5]/Q
                         net (fo=15, routed)          0.148     0.289    vga_con/widthPos_reg[5]
    SLICE_X87Y90         LUT6 (Prop_lut6_I0_O)        0.045     0.334 r  vga_con/widthPos[5]_i_1/O
                         net (fo=1, routed)           0.000     0.334    vga_con/widthPos[5]_i_1_n_0
    SLICE_X87Y90         FDRE                                         r  vga_con/widthPos_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 physics/velocity_y_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            puck/ball_y_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.256ns (76.340%)  route 0.079ns (23.660%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y95         FDRE                         0.000     0.000 r  physics/velocity_y_reg[4]/C
    SLICE_X85Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  physics/velocity_y_reg[4]/Q
                         net (fo=8, routed)           0.079     0.220    puck/ball_y_reg[7]_3[2]
    SLICE_X84Y95         LUT2 (Prop_lut2_I1_O)        0.045     0.265 r  puck/ball_y0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.265    puck/ball_y0_carry__0_i_4_n_0
    SLICE_X84Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.335 r  puck/ball_y0_carry__0/O[0]
                         net (fo=1, routed)           0.000     0.335    puck/ball_y0[4]
    SLICE_X84Y95         FDSE                                         r  puck/ball_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_con/heightPos_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_con/heightPos_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.209ns (61.899%)  route 0.129ns (38.101%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y89         FDRE                         0.000     0.000 r  vga_con/heightPos_reg[1]/C
    SLICE_X84Y89         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga_con/heightPos_reg[1]/Q
                         net (fo=23, routed)          0.129     0.293    vga_con/heightPos_reg[1]
    SLICE_X85Y89         LUT6 (Prop_lut6_I2_O)        0.045     0.338 r  vga_con/heightPos[5]_i_1/O
                         net (fo=1, routed)           0.000     0.338    vga_con/heightPos[5]_i_1_n_0
    SLICE_X85Y89         FDRE                                         r  vga_con/heightPos_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 padR/paddle_y_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            padR/paddle_y_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y89         FDRE                         0.000     0.000 r  padR/paddle_y_reg[1]/C
    SLICE_X81Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  padR/paddle_y_reg[1]/Q
                         net (fo=7, routed)           0.079     0.220    padR/Q[0]
    SLICE_X81Y89         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  padR/paddle_y0__2_carry/O[1]
                         net (fo=1, routed)           0.000     0.344    padR/p_0_in__0[2]
    SLICE_X81Y89         FDRE                                         r  padR/paddle_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 padR/paddle_y_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            padR/paddle_y_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           2  (CARRY4=1 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y90         FDSE                         0.000     0.000 r  padR/paddle_y_reg[5]/C
    SLICE_X81Y90         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  padR/paddle_y_reg[5]/Q
                         net (fo=8, routed)           0.079     0.220    padR/Q[4]
    SLICE_X81Y90         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  padR/paddle_y0__2_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.344    padR/p_0_in__0[6]
    SLICE_X81Y90         FDSE                                         r  padR/paddle_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 puck/ball_x_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            puck/ball_x_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.265ns (76.879%)  route 0.080ns (23.121%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y87         FDRE                         0.000     0.000 r  puck/ball_x_reg[4]/C
    SLICE_X86Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  puck/ball_x_reg[4]/Q
                         net (fo=6, routed)           0.080     0.221    puck/Q[4]
    SLICE_X86Y87         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.345 r  puck/ball_x0_carry__0/O[1]
                         net (fo=3, routed)           0.000     0.345    puck/ball_x0_carry__0_n_6
    SLICE_X86Y87         FDRE                                         r  puck/ball_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 padR/paddle_y_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            padR/paddle_y_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y89         FDRE                         0.000     0.000 r  padR/paddle_y_reg[3]/C
    SLICE_X81Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  padR/paddle_y_reg[3]/Q
                         net (fo=8, routed)           0.079     0.220    padR/Q[2]
    SLICE_X81Y89         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.347 r  padR/paddle_y0__2_carry/O[3]
                         net (fo=1, routed)           0.000     0.347    padR/p_0_in__0[4]
    SLICE_X81Y89         FDSE                                         r  padR/paddle_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 padL/paddle_y_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            padL/paddle_y_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.268ns (76.560%)  route 0.082ns (23.440%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y90         FDRE                         0.000     0.000 r  padL/paddle_y_reg[3]/C
    SLICE_X82Y90         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  padL/paddle_y_reg[3]/Q
                         net (fo=8, routed)           0.082     0.223    padL/Q[2]
    SLICE_X82Y90         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.350 r  padL/paddle_y0__2_carry/O[3]
                         net (fo=1, routed)           0.000     0.350    padL/p_0_in[4]
    SLICE_X82Y90         FDSE                                         r  padL/paddle_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 physics/velocity_x_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            physics/velocity_x_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.226ns (63.395%)  route 0.130ns (36.605%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDRE                         0.000     0.000 r  physics/velocity_x_reg[3]/C
    SLICE_X85Y87         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  physics/velocity_x_reg[3]/Q
                         net (fo=6, routed)           0.130     0.258    physics/ball_vx[3]
    SLICE_X85Y87         LUT6 (Prop_lut6_I1_O)        0.098     0.356 r  physics/velocity_x[4]_i_1/O
                         net (fo=1, routed)           0.000     0.356    physics/velocity_x[4]_i_1_n_0
    SLICE_X85Y87         FDRE                                         r  physics/velocity_x_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clkDiv/tempClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.333ns  (logic 1.627ns (30.499%)  route 3.707ns (69.501%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=90, routed)          3.707     5.183    clkDiv/rst_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.150     5.333 r  clkDiv/tempClk_i_1/O
                         net (fo=1, routed)           0.000     5.333    clkDiv/tempClk_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clkDiv/tempClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.504     4.927    clkDiv/CLK
    SLICE_X52Y96         FDRE                                         r  clkDiv/tempClk_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clkDiv/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.307ns  (logic 1.601ns (30.158%)  route 3.707ns (69.842%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=90, routed)          3.707     5.183    clkDiv/rst_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     5.307 r  clkDiv/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.307    clkDiv/cnt[0]_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.504     4.927    clkDiv/CLK
    SLICE_X52Y96         FDRE                                         r  clkDiv/cnt_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clkDiv2/divided_clk_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.969ns  (logic 1.477ns (29.713%)  route 3.493ns (70.287%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=90, routed)          3.493     4.969    clkDiv2/rst_IBUF
    SLICE_X50Y96         FDCE                                         f  clkDiv2/divided_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.511     4.934    clkDiv2/CLK
    SLICE_X50Y96         FDCE                                         r  clkDiv2/divided_clk_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clkDiv2/cnt_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.941ns  (logic 1.477ns (29.883%)  route 3.465ns (70.117%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=90, routed)          3.465     4.941    clkDiv2/rst_IBUF
    SLICE_X48Y96         FDCE                                         f  clkDiv2/cnt_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.513     4.936    clkDiv2/CLK
    SLICE_X48Y96         FDCE                                         r  clkDiv2/cnt_reg[29]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clkDiv2/cnt_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.941ns  (logic 1.477ns (29.883%)  route 3.465ns (70.117%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=90, routed)          3.465     4.941    clkDiv2/rst_IBUF
    SLICE_X48Y96         FDCE                                         f  clkDiv2/cnt_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.513     4.936    clkDiv2/CLK
    SLICE_X48Y96         FDCE                                         r  clkDiv2/cnt_reg[30]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clkDiv2/cnt_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.941ns  (logic 1.477ns (29.883%)  route 3.465ns (70.117%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=90, routed)          3.465     4.941    clkDiv2/rst_IBUF
    SLICE_X48Y96         FDCE                                         f  clkDiv2/cnt_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.513     4.936    clkDiv2/CLK
    SLICE_X48Y96         FDCE                                         r  clkDiv2/cnt_reg[31]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clkDiv2/cnt_reg[32]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.941ns  (logic 1.477ns (29.883%)  route 3.465ns (70.117%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=90, routed)          3.465     4.941    clkDiv2/rst_IBUF
    SLICE_X48Y96         FDCE                                         f  clkDiv2/cnt_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.513     4.936    clkDiv2/CLK
    SLICE_X48Y96         FDCE                                         r  clkDiv2/cnt_reg[32]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clkDiv2/cnt_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.809ns  (logic 1.477ns (30.705%)  route 3.332ns (69.295%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=90, routed)          3.332     4.809    clkDiv2/rst_IBUF
    SLICE_X50Y95         FDCE                                         f  clkDiv2/cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.511     4.934    clkDiv2/CLK
    SLICE_X50Y95         FDCE                                         r  clkDiv2/cnt_reg[25]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clkDiv2/cnt_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.809ns  (logic 1.477ns (30.705%)  route 3.332ns (69.295%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=90, routed)          3.332     4.809    clkDiv2/rst_IBUF
    SLICE_X50Y95         FDCE                                         f  clkDiv2/cnt_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.511     4.934    clkDiv2/CLK
    SLICE_X50Y95         FDCE                                         r  clkDiv2/cnt_reg[26]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clkDiv2/cnt_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.781ns  (logic 1.477ns (30.887%)  route 3.304ns (69.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=90, routed)          3.304     4.781    clkDiv2/rst_IBUF
    SLICE_X48Y95         FDCE                                         f  clkDiv2/cnt_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.513     4.936    clkDiv2/CLK
    SLICE_X48Y95         FDCE                                         r  clkDiv2/cnt_reg[27]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clkDiv2/cnt_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.298ns  (logic 0.244ns (18.829%)  route 1.054ns (81.171%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=90, routed)          1.054     1.298    clkDiv2/rst_IBUF
    SLICE_X48Y90         FDCE                                         f  clkDiv2/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.836     2.001    clkDiv2/CLK
    SLICE_X48Y90         FDCE                                         r  clkDiv2/cnt_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clkDiv2/cnt_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.298ns  (logic 0.244ns (18.829%)  route 1.054ns (81.171%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=90, routed)          1.054     1.298    clkDiv2/rst_IBUF
    SLICE_X48Y90         FDCE                                         f  clkDiv2/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.836     2.001    clkDiv2/CLK
    SLICE_X48Y90         FDCE                                         r  clkDiv2/cnt_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clkDiv2/cnt_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.298ns  (logic 0.244ns (18.829%)  route 1.054ns (81.171%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=90, routed)          1.054     1.298    clkDiv2/rst_IBUF
    SLICE_X48Y90         FDCE                                         f  clkDiv2/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.836     2.001    clkDiv2/CLK
    SLICE_X48Y90         FDCE                                         r  clkDiv2/cnt_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clkDiv2/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.307ns  (logic 0.244ns (18.710%)  route 1.062ns (81.290%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=90, routed)          1.062     1.307    clkDiv2/rst_IBUF
    SLICE_X50Y90         FDCE                                         f  clkDiv2/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.834     1.999    clkDiv2/CLK
    SLICE_X50Y90         FDCE                                         r  clkDiv2/cnt_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clkDiv2/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.307ns  (logic 0.244ns (18.710%)  route 1.062ns (81.290%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=90, routed)          1.062     1.307    clkDiv2/rst_IBUF
    SLICE_X50Y90         FDCE                                         f  clkDiv2/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.834     1.999    clkDiv2/CLK
    SLICE_X50Y90         FDCE                                         r  clkDiv2/cnt_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clkDiv2/cnt_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.307ns  (logic 0.244ns (18.710%)  route 1.062ns (81.290%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=90, routed)          1.062     1.307    clkDiv2/rst_IBUF
    SLICE_X50Y90         FDCE                                         f  clkDiv2/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.834     1.999    clkDiv2/CLK
    SLICE_X50Y90         FDCE                                         r  clkDiv2/cnt_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clkDiv2/cnt_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.307ns  (logic 0.244ns (18.710%)  route 1.062ns (81.290%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=90, routed)          1.062     1.307    clkDiv2/rst_IBUF
    SLICE_X50Y90         FDCE                                         f  clkDiv2/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.834     1.999    clkDiv2/CLK
    SLICE_X50Y90         FDCE                                         r  clkDiv2/cnt_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clkDiv2/cnt_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.390ns  (logic 0.244ns (17.590%)  route 1.145ns (82.410%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=90, routed)          1.145     1.390    clkDiv2/rst_IBUF
    SLICE_X50Y91         FDCE                                         f  clkDiv2/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.834     1.999    clkDiv2/CLK
    SLICE_X50Y91         FDCE                                         r  clkDiv2/cnt_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clkDiv2/cnt_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.390ns  (logic 0.244ns (17.590%)  route 1.145ns (82.410%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=90, routed)          1.145     1.390    clkDiv2/rst_IBUF
    SLICE_X50Y91         FDCE                                         f  clkDiv2/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.834     1.999    clkDiv2/CLK
    SLICE_X50Y91         FDCE                                         r  clkDiv2/cnt_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clkDiv2/cnt_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.390ns  (logic 0.244ns (17.590%)  route 1.145ns (82.410%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  rst_IBUF_inst/O
                         net (fo=90, routed)          1.145     1.390    clkDiv2/rst_IBUF
    SLICE_X50Y91         FDCE                                         f  clkDiv2/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.834     1.999    clkDiv2/CLK
    SLICE_X50Y91         FDCE                                         r  clkDiv2/cnt_reg[7]/C





