Info: Generated by version: 19.2 build 57
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ddr_board.qsys --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ddr_board --family="Arria 10" --part=10AX115N2F40E2LG
Progress: Loading build/ddr_board.qsys
Progress: Reading input file
Progress: Adding ase_inst_0 [altera_generic_component 1.0]
Progress: Parameterizing module ase_inst_0
Progress: Adding ddr4a_cross_to_host [altera_generic_component 1.0]
Progress: Parameterizing module ddr4a_cross_to_host
Progress: Adding ddr4a_cross_to_kernel [altera_generic_component 1.0]
Progress: Parameterizing module ddr4a_cross_to_kernel
Progress: Adding ddr4a_pipe_0 [altera_generic_component 1.0]
Progress: Parameterizing module ddr4a_pipe_0
Progress: Adding ddr4a_pipe_1_burst16 [altera_generic_component 1.0]
Progress: Parameterizing module ddr4a_pipe_1_burst16
Progress: Adding ddr4b_cross_to_host [altera_generic_component 1.0]
Progress: Parameterizing module ddr4b_cross_to_host
Progress: Adding ddr4b_cross_to_kernel [altera_generic_component 1.0]
Progress: Parameterizing module ddr4b_cross_to_kernel
Progress: Adding ddr4b_pipe_0 [altera_generic_component 1.0]
Progress: Parameterizing module ddr4b_pipe_0
Progress: Adding ddr4b_pipe_1_burst16 [altera_generic_component 1.0]
Progress: Parameterizing module ddr4b_pipe_1_burst16
Progress: Adding ddr_board_acl_memory_bank_divider_0 [altera_generic_component 1.0]
Progress: Parameterizing module ddr_board_acl_memory_bank_divider_0
Progress: Adding ddr_clk_a [altera_generic_component 1.0]
Progress: Parameterizing module ddr_clk_a
Progress: Adding ddr_clk_b [altera_generic_component 1.0]
Progress: Parameterizing module ddr_clk_b
Progress: Adding dma_host_rd_pipe [altera_generic_component 1.0]
Progress: Parameterizing module dma_host_rd_pipe
Progress: Adding dma_host_wr_pipe [altera_generic_component 1.0]
Progress: Parameterizing module dma_host_wr_pipe
Progress: Adding global_reset [altera_generic_component 1.0]
Progress: Parameterizing module global_reset
Progress: Adding host_clk [altera_generic_component 1.0]
Progress: Parameterizing module host_clk
Progress: Adding kernel_clk [altera_generic_component 1.0]
Progress: Parameterizing module kernel_clk
Progress: Adding kernel_reset [altera_generic_component 1.0]
Progress: Parameterizing module kernel_reset
Progress: Adding msgdma_bbb_inst_rd [altera_generic_component 1.0]
Progress: Parameterizing module msgdma_bbb_inst_rd
Progress: Adding msgdma_bbb_inst_wr [altera_generic_component 1.0]
Progress: Parameterizing module msgdma_bbb_inst_wr
Progress: Adding null_dfh_afu_id [altera_generic_component 1.0]
Progress: Parameterizing module null_dfh_afu_id
Progress: Adding pipe_stage_ase [altera_generic_component 1.0]
Progress: Parameterizing module pipe_stage_ase
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: ddr_board.ddr4b_cross_to_host: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Component Instantiation Warning: ddr_board.ddr_board_acl_memory_bank_divider_0: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Component Instantiation Warning: ddr_board.ddr_board_acl_memory_bank_divider_0: Warnings found in IP parameterization.
Component Instantiation Warning: ddr_board.ddr_clk_a: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Component Instantiation Warning: ddr_board.ddr_clk_b: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Component Instantiation Warning: ddr_board.dma_host_rd_pipe: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Component Instantiation Warning: ddr_board.dma_host_wr_pipe: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Component Instantiation Warning: ddr_board.host_clk: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Component Instantiation Warning: ddr_board.pipe_stage_ase: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Component Instantiation Warning: ddr_board.msgdma_bbb_inst_rd.pipe_stage_host_rd: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Component Instantiation Warning: ddr_board.msgdma_bbb_inst_rd.pipe_stage_host_wr: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Warning: ddr_board.msgdma_bbb_inst_rd.host_wr: msgdma_bbb_inst_rd.host_wr must be connected to an Avalon-MM slave or exported
Warning: ddr_board.msgdma_bbb_inst_wr.host_rd: msgdma_bbb_inst_wr.host_rd must be connected to an Avalon-MM slave or exported
Info: ddr_board: "Transforming system: ddr_board"
Info: Interconnect is inserted between master ase_inst_0.expanded_master and slave pipe_stage_ase.s0 because the master has address signal 48 bit wide, but the slave is 33 bit wide.
Info: Interconnect is inserted between master ase_inst_0.expanded_master and slave pipe_stage_ase.s0 because the master has burstcount signal 4 bit wide, but the slave is 5 bit wide.
Info: Interconnect is inserted between master ddr4a_pipe_1_burst16.m0 and slave ddr4a_pipe_0.s0 because the master has burstcount signal 5 bit wide, but the slave is 7 bit wide.
Info: Interconnect is inserted between master ddr4b_pipe_1_burst16.m0 and slave ddr4b_pipe_0.s0 because the master has burstcount signal 5 bit wide, but the slave is 7 bit wide.
Info: ddr_board: "Naming system components in system: ddr_board"
Info: ddr_board: "Processing generation queue"
Info: ddr_board: "Generating: ddr_board"
Info: ddr_board: "Generating: ddr_board_mm_clock_crossing_bridge_1"
Info: ddr_board: "Generating: ddr_board_mm_clock_crossing_bridge_0"
Info: ddr_board: "Generating: ddr_board_mm_bridge_2"
Info: ddr_board: "Generating: ddr_board_mm_bridge_3"
Info: ddr_board: "Generating: ddr_board_mm_clock_crossing_bridge_4"
Info: ddr_board: "Generating: ddr_board_mm_clock_crossing_bridge_2"
Info: ddr_board: "Generating: ddr_board_mm_bridge_4"
Info: ddr_board: "Generating: ddr_board_mm_bridge_5"
Info: ddr_board: "Generating: ddr_board_acl_memory_bank_divider_0"
Info: ddr_board: "Generating: ddr_board_clock_bridge_0"
Info: ddr_board: "Generating: ddr_board_clock_bridge_1"
Info: ddr_board: "Generating: ddr_board_mm_bridge_6"
Info: ddr_board: "Generating: ddr_board_mm_bridge_7"
Info: ddr_board: "Generating: ddr_board_reset_bridge_0"
Info: ddr_board: "Generating: ddr_clk"
Info: ddr_board: "Generating: kernel_clk"
Info: ddr_board: "Generating: ddr_board_reset_bridge_1"
Info: ddr_board: "Generating: ddr_board_afu_id_avmm_slave_0"
Info: ddr_board: "Generating: ddr4b_pipe_to_bankdiv_0"
Info: ddr_board: "Generating: ddr_board_altera_mm_interconnect_191_2tormkq"
Info: ddr_board: "Generating: ddr_board_altera_mm_interconnect_191_g4uwyui"
Info: ddr_board: "Generating: ddr_board_altera_mm_interconnect_191_4cea3xq"
Info: ddr_board: "Generating: ddr_board_altera_mm_interconnect_191_cxkivqy"
Info: ddr_board: "Generating: ddr_board_altera_mm_interconnect_191_xijtqqi"
Info: ddr_board: "Generating: ddr_board_altera_mm_interconnect_191_bae5eky"
Info: ddr_board: "Generating: ddr_board_altera_mm_interconnect_191_f25fkey"
Info: ddr_board: "Generating: ddr_board_altera_mm_interconnect_191_rcnfcta"
Info: ddr_board: "Generating: altera_reset_controller"
Info: ddr_board: "Generating: ddr_board_altera_merlin_master_translator_191_g7h47bq"
Info: ddr_board: "Generating: ddr_board_altera_merlin_slave_translator_191_x56fcki"
Info: ddr_board: "Generating: ddr_board_altera_merlin_master_agent_191_mpbm6tq"
Info: ddr_board: "Generating: ddr_board_altera_merlin_slave_agent_191_ncfkfri"
Info: ddr_board: "Generating: ddr_board_altera_avalon_sc_fifo_191_e5eqkcq"
Info: ddr_board: "Generating: ddr_board_altera_merlin_router_191_qfigrbq"
Info: ddr_board: "Generating: ddr_board_altera_merlin_router_191_h7jkvay"
Info: ddr_board: "Generating: ddr_board_altera_merlin_demultiplexer_191_4wrpmgy"
Info: ddr_board: "Generating: ddr_board_altera_merlin_multiplexer_191_rftjjzi"
Info: ddr_board: "Generating: ddr_board_altera_merlin_multiplexer_191_42s6yza"
Info: ddr_board: "Generating: ddr_board_altera_merlin_router_191_emm7zpa"
Info: ddr_board: "Generating: ddr_board_altera_merlin_router_191_qwymgjq"
Info: ddr_board: "Generating: ddr_board_altera_merlin_demultiplexer_191_e3sazai"
Info: ddr_board: "Generating: ddr_board_altera_merlin_multiplexer_191_43m5vua"
Info: ddr_board: "Generating: ddr_board_altera_merlin_demultiplexer_191_ib7wi7q"
Info: ddr_board: "Generating: ddr_board_altera_merlin_multiplexer_191_ibleqzy"
Info: ddr_board: "Generating: ddr_board_altera_merlin_router_191_7wxjf3y"
Info: ddr_board: "Generating: ddr_board_altera_merlin_router_191_dapnnai"
Info: ddr_board: "Generating: ddr_board_altera_merlin_demultiplexer_191_kviacpq"
Info: ddr_board: "Generating: ddr_board_altera_merlin_multiplexer_191_scoxmki"
Info: ddr_board: "Generating: ddr_board_altera_merlin_multiplexer_191_qkzdoaa"
Info: ddr_board: "Generating: ddr_board_altera_merlin_router_191_n3jyaya"
Info: ddr_board: "Generating: ddr_board_altera_merlin_router_191_gppop5a"
Info: ddr_board: "Generating: ddr_board_altera_merlin_demultiplexer_191_2o5jfji"
Info: ddr_board: "Generating: ddr_board_altera_merlin_multiplexer_191_4skcclq"
Info: ddr_board: "Generating: ddr_board_altera_merlin_demultiplexer_191_blr3uci"
Info: ddr_board: "Generating: ddr_board_altera_merlin_multiplexer_191_nwm5asy"
Info: ddr_board: Done "ddr_board" with 58 modules, 48 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
