// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ISPPipeline_accel_rb_kernel_ap_uint_16_6_s (
        ap_clk,
        ap_rst,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        p_read22,
        p_read23,
        p_read24,
        p_read25,
        p_read26,
        p_read27,
        p_read28,
        p_read29,
        loop_r,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [15:0] p_read;
input  [15:0] p_read1;
input  [15:0] p_read2;
input  [15:0] p_read3;
input  [15:0] p_read4;
input  [15:0] p_read5;
input  [15:0] p_read6;
input  [15:0] p_read7;
input  [15:0] p_read8;
input  [15:0] p_read9;
input  [15:0] p_read10;
input  [15:0] p_read11;
input  [15:0] p_read12;
input  [15:0] p_read13;
input  [15:0] p_read14;
input  [15:0] p_read15;
input  [15:0] p_read16;
input  [15:0] p_read17;
input  [15:0] p_read18;
input  [15:0] p_read19;
input  [15:0] p_read20;
input  [15:0] p_read21;
input  [15:0] p_read22;
input  [15:0] p_read23;
input  [15:0] p_read24;
input  [15:0] p_read25;
input  [15:0] p_read26;
input  [15:0] p_read27;
input  [15:0] p_read28;
input  [15:0] p_read29;
input  [0:0] loop_r;
output  [18:0] ap_return;
input   ap_ce;

reg[18:0] ap_return;

wire   [17:0] ret_13_fu_440_p2;
reg   [17:0] ret_13_reg_758;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_pp0_stage0_11001;
wire   [16:0] ret_14_fu_506_p2;
reg   [16:0] ret_14_reg_764;
wire   [16:0] add_ln1525_11_fu_556_p2;
reg   [16:0] add_ln1525_11_reg_769;
wire   [15:0] tmp_fu_562_p8;
reg   [15:0] tmp_reg_774;
reg   [15:0] tmp_reg_774_pp0_iter1_reg;
wire   [20:0] sub_ln79_fu_638_p2;
reg   [20:0] sub_ln79_reg_780;
wire   [21:0] add_ln80_fu_679_p2;
reg   [21:0] add_ln80_reg_785;
reg   [0:0] tmp_63_reg_790;
reg   [18:0] trunc_ln80_2_reg_795;
wire    ap_block_pp0_stage0;
wire   [1:0] or_ln_fu_308_p3;
wire   [2:0] zext_ln225_fu_316_p1;
wire   [15:0] lhs_fu_320_p8;
wire   [2:0] rhs_fu_346_p7;
wire   [15:0] rhs_fu_346_p8;
wire   [16:0] zext_ln225_23_fu_364_p1;
wire   [16:0] zext_ln225_21_fu_338_p1;
wire   [16:0] ret_fu_368_p2;
wire   [2:0] rhs_13_fu_386_p7;
wire   [15:0] rhs_13_fu_386_p8;
wire   [15:0] rhs_14_fu_408_p8;
wire   [16:0] zext_ln1525_fu_404_p1;
wire   [16:0] zext_ln1525_23_fu_426_p1;
wire   [16:0] add_ln1525_fu_430_p2;
wire   [17:0] zext_ln1525_24_fu_436_p1;
wire   [17:0] zext_ln225_24_fu_374_p1;
wire   [2:0] select_ln225_fu_446_p3;
wire   [15:0] lhs_15_fu_454_p8;
wire   [2:0] select_ln225_3_fu_476_p3;
wire   [15:0] rhs_15_fu_484_p8;
wire   [16:0] zext_ln225_26_fu_502_p1;
wire   [16:0] zext_ln225_25_fu_472_p1;
wire   [15:0] rhs_16_fu_512_p8;
wire   [15:0] rhs_17_fu_534_p8;
wire   [16:0] zext_ln1525_25_fu_530_p1;
wire   [16:0] zext_ln1525_26_fu_552_p1;
wire   [19:0] shl_ln_fu_583_p3;
wire   [20:0] zext_ln75_fu_590_p1;
wire   [20:0] zext_ln74_fu_580_p1;
wire   [20:0] sub_ln75_fu_594_p2;
wire   [19:0] trunc_ln_fu_600_p4;
wire   [17:0] zext_ln1525_27_fu_617_p1;
wire   [17:0] zext_ln225_27_fu_614_p1;
wire   [17:0] ret_15_fu_620_p2;
wire   [18:0] t2_1_fu_626_p3;
wire   [20:0] zext_ln76_fu_634_p1;
wire  signed [20:0] sext_ln225_fu_610_p1;
wire   [18:0] shl_ln3_fu_644_p3;
wire   [16:0] shl_ln78_1_fu_655_p3;
wire   [19:0] zext_ln78_fu_651_p1;
wire   [19:0] zext_ln78_1_fu_662_p1;
wire   [19:0] t3_fu_666_p2;
wire  signed [21:0] sext_ln79_1_fu_672_p1;
wire  signed [21:0] sext_ln79_fu_675_p1;
wire   [21:0] sub_ln80_fu_703_p2;
wire   [18:0] trunc_ln80_1_fu_708_p4;
wire   [19:0] zext_ln80_fu_718_p1;
wire   [19:0] sub_ln80_1_fu_722_p2;
wire   [19:0] zext_ln80_1_fu_728_p1;
wire   [19:0] res_fu_731_p3;
wire   [0:0] tmp_64_fu_742_p3;
wire   [18:0] trunc_ln79_fu_738_p1;
wire   [18:0] select_ln81_fu_750_p3;
reg    ap_ce_reg;
reg   [15:0] p_read_int_reg;
reg   [15:0] p_read1_int_reg;
reg   [15:0] p_read2_int_reg;
reg   [15:0] p_read3_int_reg;
reg   [15:0] p_read4_int_reg;
reg   [15:0] p_read5_int_reg;
reg   [15:0] p_read6_int_reg;
reg   [15:0] p_read7_int_reg;
reg   [15:0] p_read8_int_reg;
reg   [15:0] p_read9_int_reg;
reg   [15:0] p_read10_int_reg;
reg   [15:0] p_read11_int_reg;
reg   [15:0] p_read12_int_reg;
reg   [15:0] p_read13_int_reg;
reg   [15:0] p_read14_int_reg;
reg   [15:0] p_read15_int_reg;
reg   [15:0] p_read16_int_reg;
reg   [15:0] p_read17_int_reg;
reg   [15:0] p_read18_int_reg;
reg   [15:0] p_read19_int_reg;
reg   [15:0] p_read20_int_reg;
reg   [15:0] p_read21_int_reg;
reg   [15:0] p_read22_int_reg;
reg   [15:0] p_read23_int_reg;
reg   [15:0] p_read24_int_reg;
reg   [15:0] p_read25_int_reg;
reg   [15:0] p_read26_int_reg;
reg   [15:0] p_read27_int_reg;
reg   [15:0] p_read28_int_reg;
reg   [15:0] p_read29_int_reg;
reg   [0:0] loop_r_int_reg;
reg   [18:0] ap_return_int_reg;

ISPPipeline_accel_mux_63_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_63_16_1_0_U113(
    .din0(p_read_int_reg),
    .din1(p_read1_int_reg),
    .din2(p_read2_int_reg),
    .din3(p_read3_int_reg),
    .din4(p_read4_int_reg),
    .din5(p_read5_int_reg),
    .din6(zext_ln225_fu_316_p1),
    .dout(lhs_fu_320_p8)
);

ISPPipeline_accel_mux_63_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_63_16_1_0_U114(
    .din0(p_read12_int_reg),
    .din1(p_read13_int_reg),
    .din2(p_read14_int_reg),
    .din3(p_read15_int_reg),
    .din4(p_read16_int_reg),
    .din5(p_read17_int_reg),
    .din6(rhs_fu_346_p7),
    .dout(rhs_fu_346_p8)
);

ISPPipeline_accel_mux_63_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_63_16_1_0_U115(
    .din0(p_read12_int_reg),
    .din1(p_read13_int_reg),
    .din2(p_read14_int_reg),
    .din3(p_read15_int_reg),
    .din4(p_read16_int_reg),
    .din5(p_read17_int_reg),
    .din6(rhs_13_fu_386_p7),
    .dout(rhs_13_fu_386_p8)
);

ISPPipeline_accel_mux_63_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_63_16_1_0_U116(
    .din0(p_read24_int_reg),
    .din1(p_read25_int_reg),
    .din2(p_read26_int_reg),
    .din3(p_read27_int_reg),
    .din4(p_read28_int_reg),
    .din5(p_read29_int_reg),
    .din6(zext_ln225_fu_316_p1),
    .dout(rhs_14_fu_408_p8)
);

ISPPipeline_accel_mux_63_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_63_16_1_0_U117(
    .din0(p_read6_int_reg),
    .din1(p_read7_int_reg),
    .din2(p_read8_int_reg),
    .din3(p_read9_int_reg),
    .din4(p_read10_int_reg),
    .din5(p_read11_int_reg),
    .din6(select_ln225_fu_446_p3),
    .dout(lhs_15_fu_454_p8)
);

ISPPipeline_accel_mux_63_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_63_16_1_0_U118(
    .din0(p_read6_int_reg),
    .din1(p_read7_int_reg),
    .din2(p_read8_int_reg),
    .din3(p_read9_int_reg),
    .din4(p_read10_int_reg),
    .din5(p_read11_int_reg),
    .din6(select_ln225_3_fu_476_p3),
    .dout(rhs_15_fu_484_p8)
);

ISPPipeline_accel_mux_63_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_63_16_1_0_U119(
    .din0(p_read18_int_reg),
    .din1(p_read19_int_reg),
    .din2(p_read20_int_reg),
    .din3(p_read21_int_reg),
    .din4(p_read22_int_reg),
    .din5(p_read23_int_reg),
    .din6(select_ln225_fu_446_p3),
    .dout(rhs_16_fu_512_p8)
);

ISPPipeline_accel_mux_63_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_63_16_1_0_U120(
    .din0(p_read18_int_reg),
    .din1(p_read19_int_reg),
    .din2(p_read20_int_reg),
    .din3(p_read21_int_reg),
    .din4(p_read22_int_reg),
    .din5(p_read23_int_reg),
    .din6(select_ln225_3_fu_476_p3),
    .dout(rhs_17_fu_534_p8)
);

ISPPipeline_accel_mux_63_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mux_63_16_1_0_U121(
    .din0(p_read12_int_reg),
    .din1(p_read13_int_reg),
    .din2(p_read14_int_reg),
    .din3(p_read15_int_reg),
    .din4(p_read16_int_reg),
    .din5(p_read17_int_reg),
    .din6(zext_ln225_fu_316_p1),
    .dout(tmp_fu_562_p8)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        add_ln1525_11_reg_769 <= add_ln1525_11_fu_556_p2;
        add_ln80_reg_785 <= add_ln80_fu_679_p2;
        ret_13_reg_758 <= ret_13_fu_440_p2;
        ret_14_reg_764 <= ret_14_fu_506_p2;
        sub_ln79_reg_780 <= sub_ln79_fu_638_p2;
        tmp_63_reg_790 <= add_ln80_fu_679_p2[32'd21];
        tmp_reg_774 <= tmp_fu_562_p8;
        tmp_reg_774_pp0_iter1_reg <= tmp_reg_774;
        trunc_ln80_2_reg_795 <= {{add_ln80_fu_679_p2[21:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_int_reg <= select_ln81_fu_750_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        loop_r_int_reg <= loop_r;
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read21_int_reg <= p_read21;
        p_read22_int_reg <= p_read22;
        p_read23_int_reg <= p_read23;
        p_read24_int_reg <= p_read24;
        p_read25_int_reg <= p_read25;
        p_read26_int_reg <= p_read26;
        p_read27_int_reg <= p_read27;
        p_read28_int_reg <= p_read28;
        p_read29_int_reg <= p_read29;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
        p_read_int_reg <= p_read;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return = ap_return_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return = select_ln81_fu_750_p3;
    end else begin
        ap_return = 'bx;
    end
end

assign add_ln1525_11_fu_556_p2 = (zext_ln1525_25_fu_530_p1 + zext_ln1525_26_fu_552_p1);

assign add_ln1525_fu_430_p2 = (zext_ln1525_fu_404_p1 + zext_ln1525_23_fu_426_p1);

assign add_ln80_fu_679_p2 = ($signed(sext_ln79_1_fu_672_p1) + $signed(sext_ln79_fu_675_p1));

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign or_ln_fu_308_p3 = {{1'd1}, {loop_r_int_reg}};

assign res_fu_731_p3 = ((tmp_63_reg_790[0:0] == 1'b1) ? sub_ln80_1_fu_722_p2 : zext_ln80_1_fu_728_p1);

assign ret_13_fu_440_p2 = (zext_ln1525_24_fu_436_p1 + zext_ln225_24_fu_374_p1);

assign ret_14_fu_506_p2 = (zext_ln225_26_fu_502_p1 + zext_ln225_25_fu_472_p1);

assign ret_15_fu_620_p2 = (zext_ln1525_27_fu_617_p1 + zext_ln225_27_fu_614_p1);

assign ret_fu_368_p2 = (zext_ln225_23_fu_364_p1 + zext_ln225_21_fu_338_p1);

assign rhs_13_fu_386_p7 = {{2'd2}, {loop_r_int_reg}};

assign rhs_fu_346_p7 = loop_r_int_reg;

assign select_ln225_3_fu_476_p3 = ((loop_r_int_reg[0:0] == 1'b1) ? 3'd4 : 3'd3);

assign select_ln225_fu_446_p3 = ((loop_r_int_reg[0:0] == 1'b1) ? 3'd2 : 3'd1);

assign select_ln81_fu_750_p3 = ((tmp_64_fu_742_p3[0:0] == 1'b1) ? 19'd0 : trunc_ln79_fu_738_p1);

assign sext_ln225_fu_610_p1 = $signed(trunc_ln_fu_600_p4);

assign sext_ln79_1_fu_672_p1 = $signed(sub_ln79_reg_780);

assign sext_ln79_fu_675_p1 = $signed(t3_fu_666_p2);

assign shl_ln3_fu_644_p3 = {{tmp_reg_774_pp0_iter1_reg}, {3'd0}};

assign shl_ln78_1_fu_655_p3 = {{tmp_reg_774_pp0_iter1_reg}, {1'd0}};

assign shl_ln_fu_583_p3 = {{ret_13_reg_758}, {2'd0}};

assign sub_ln75_fu_594_p2 = (zext_ln75_fu_590_p1 - zext_ln74_fu_580_p1);

assign sub_ln79_fu_638_p2 = ($signed(zext_ln76_fu_634_p1) - $signed(sext_ln225_fu_610_p1));

assign sub_ln80_1_fu_722_p2 = (20'd0 - zext_ln80_fu_718_p1);

assign sub_ln80_fu_703_p2 = (22'd0 - add_ln80_reg_785);

assign t2_1_fu_626_p3 = {{ret_15_fu_620_p2}, {1'd0}};

assign t3_fu_666_p2 = (zext_ln78_fu_651_p1 - zext_ln78_1_fu_662_p1);

assign tmp_64_fu_742_p3 = res_fu_731_p3[32'd19];

assign trunc_ln79_fu_738_p1 = res_fu_731_p3[18:0];

assign trunc_ln80_1_fu_708_p4 = {{sub_ln80_fu_703_p2[21:3]}};

assign trunc_ln_fu_600_p4 = {{sub_ln75_fu_594_p2[20:1]}};

assign zext_ln1525_23_fu_426_p1 = rhs_14_fu_408_p8;

assign zext_ln1525_24_fu_436_p1 = add_ln1525_fu_430_p2;

assign zext_ln1525_25_fu_530_p1 = rhs_16_fu_512_p8;

assign zext_ln1525_26_fu_552_p1 = rhs_17_fu_534_p8;

assign zext_ln1525_27_fu_617_p1 = add_ln1525_11_reg_769;

assign zext_ln1525_fu_404_p1 = rhs_13_fu_386_p8;

assign zext_ln225_21_fu_338_p1 = lhs_fu_320_p8;

assign zext_ln225_23_fu_364_p1 = rhs_fu_346_p8;

assign zext_ln225_24_fu_374_p1 = ret_fu_368_p2;

assign zext_ln225_25_fu_472_p1 = lhs_15_fu_454_p8;

assign zext_ln225_26_fu_502_p1 = rhs_15_fu_484_p8;

assign zext_ln225_27_fu_614_p1 = ret_14_reg_764;

assign zext_ln225_fu_316_p1 = or_ln_fu_308_p3;

assign zext_ln74_fu_580_p1 = ret_13_reg_758;

assign zext_ln75_fu_590_p1 = shl_ln_fu_583_p3;

assign zext_ln76_fu_634_p1 = t2_1_fu_626_p3;

assign zext_ln78_1_fu_662_p1 = shl_ln78_1_fu_655_p3;

assign zext_ln78_fu_651_p1 = shl_ln3_fu_644_p3;

assign zext_ln80_1_fu_728_p1 = trunc_ln80_2_reg_795;

assign zext_ln80_fu_718_p1 = trunc_ln80_1_fu_708_p4;

endmodule //ISPPipeline_accel_rb_kernel_ap_uint_16_6_s
