VPR FPGA Placement and Routing.
Version: 8.1.0-dev+unkown
Revision: unkown
Compiled: 2025-02-16T14:22:44
Compiler: GNU 11.4.0 on Linux-6.8.0-47-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratix10_arch.timing.xml /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/sqrt.blif --route_chan_width 250

Using up to 1 parallel worker(s)

Architecture file: /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratix10_arch.timing.xml
Circuit name: sqrt

# Loading Architecture Description
Warning 1: Model 'fourteennm_fp_mac.opmode{sp_mult_add}.input_type{comb}.output_type{comb}' output port 'dftout' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 2: Model 'fourteennm_fp_mac.opmode{sp_vector1}.input_type{comb}.output_type{comb}' output port 'dftout' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'fourteennm_fp_mac.opmode{sp_vector2}.input_type{comb}.output_type{comb}' output port 'dftout' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
# Loading Architecture Description took 0.40 seconds (max_rss 47.2 MiB, delta_rss +31.7 MiB)

Timing analysis: ON
Circuit netlist file: sqrt.net
Circuit placement file: sqrt.place
Circuit routing file: sqrt.route
Circuit SDC file: sqrt.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 250
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 250
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 4: MLAB[0].control_in[0] unconnected pin in architecture.
Warning 5: MLAB[0].control_in[1] unconnected pin in architecture.
Warning 6: MLAB[0].control_in[2] unconnected pin in architecture.
Warning 7: MLAB[0].control_in[3] unconnected pin in architecture.
Warning 8: MLAB[0].control_in[4] unconnected pin in architecture.
Warning 9: MLAB[0].cin[0] unconnected pin in architecture.
Warning 10: MLAB[0].cout[0] unconnected pin in architecture.
# Building complex block graph took 1.84 seconds (max_rss 336.1 MiB, delta_rss +288.9 MiB)
Circuit file: /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/sqrt.blif
# Load circuit
# Load circuit took 0.08 seconds (max_rss 336.1 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 336.1 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.01 seconds (max_rss 336.5 MiB, delta_rss +0.3 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 336.5 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 5912
    .input :     128
    .output:      64
    6-LUT  :    5720
  Nets  : 5848
    Avg Fanout:     4.6
    Max Fanout:   219.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 32843
  Timing Graph Edges: 53926
  Timing Graph Levels: 2068
# Build Timing Graph took 0.04 seconds (max_rss 342.3 MiB, delta_rss +5.8 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'sqrt.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 342.3 MiB, delta_rss +0.0 MiB)
# Packing
Warning 11: Block type 'DSP' grid location specification startx (20 = 20) falls outside device horizontal range [0,9]
Begin packing '/media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/sqrt.blif'.

After removing unused inputs...
	total blocks: 5912, total nets: 5848, total inputs: 128, total outputs: 64
Begin prepacking.

There is one chain in this architecture called "LAB_carry_chain" with the following starting points:
	LAB[0]/alm[0]/comb_block[0]/lut[0]/lcell_comb[0].cin[0]
	LAB[0]/alm[0]/comb_block[0]/lut[0]/lcell_comb[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 7.12e-10
âœ… Final Pin Utilization: io:1.00,1.00 LAB:0.80,1.00
Packing with pin utilization targets: iolane:1,1 LAB:0.8,1 LABMLAB:1,1 PLL_OCT_CLK_CTRL:1,1 DSP:1,1 M20K:1,1
Packing with high fanout thresholds: iolane:128 LAB:32 LABMLAB:128 PLL_OCT_CLK_CTRL:128 DSP:128 M20K:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
   236/5912      3%                           24    10 x 7     
   472/5912      7%                           48    12 x 9     
   708/5912     11%                           71    14 x 10    
   944/5912     15%                           95    16 x 12    
  1180/5912     19%                          118    17 x 13    
  1416/5912     23%                          142    19 x 14    
  1652/5912     27%                          166    19 x 14    
  1888/5912     31%                          189    21 x 16    
  2124/5912     35%                          213    21 x 16    
  2360/5912     39%                          236    23 x 17    
  2596/5912     43%                          260    24 x 18    
  2832/5912     47%                          284    25 x 19    
  3068/5912     51%                          307    25 x 19    
  3304/5912     55%                          331    25 x 19    
  3540/5912     59%                          354    26 x 19    
  3776/5912     63%                          378    28 x 21    
  4012/5912     67%                          402    28 x 21    
  4248/5912     71%                          425    30 x 22    
  4484/5912     75%                          449    31 x 23    
  4720/5912     79%                          472    31 x 23    
  4956/5912     83%                          496    32 x 24    
  5192/5912     87%                          520    32 x 24    
  5428/5912     91%                          543    32 x 24    
  5664/5912     95%                          572    34 x 25    
  5900/5912     99%                          779   101 x 75    

Logic Element (alm) detailed count:
  Total number of Logic Elements used : 5720
  LEs used for logic and registers    : 0
  LEs used for logic only             : 5720
  LEs used for registers only         : 0

Incr Slack updates 1 in 0.000461323 sec
Full Max Req/Worst Slack updates 1 in 2.955e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.000808261 sec
FPGA sized to 104 x 77 (auto)
Device Utilization: 0.09 (target 1.00)
	Block Utilization: 0.09 Type: LAB
	Block Utilization: 1.00 Type: io_cell

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
       PLL          0                                      0                            0   
clock_gate          0                                      0                            0   
 clock_div          0                                      0                            0   
       LAB        600                                25.7967                      9.53333   
      MLAB          0                                      0                            0   
       OCT          0                                      0                            0   
   io_cell        192                               0.333333                     0.666667   
       DSP          0                                      0                            0   
      M20K          0                                      0                            0   
Absorbed logical nets 0 out of 5848 nets, 5848 nets not absorbed.

Netlist conversion complete.

# Packing took 5.16 seconds (max_rss 395.5 MiB, delta_rss +52.9 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'sqrt.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.497841 seconds).
Warning 12: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.54 seconds (max_rss 434.9 MiB, delta_rss +39.4 MiB)
Warning 13: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 5848
Netlist num_blocks: 792
Netlist EMPTY blocks: 0.
Netlist PLL blocks: 0.
Netlist clock_gate blocks: 0.
Netlist clock_div blocks: 0.
Netlist LAB blocks: 600.
Netlist MLAB blocks: 0.
Netlist OCT blocks: 0.
Netlist io_cell blocks: 192.
Netlist DSP blocks: 0.
Netlist M20K blocks: 0.
Netlist inputs pins: 128
Netlist output pins: 64

Pb types usage...
  LAB             : 600
   alm            : 5720
    comb_block    : 5720
     lut          : 5720
      lut6        : 5720
       lut        : 5720
  io_cell         : 192
   pad            : 192
    inpad         : 128
    outpad        : 64

# Create Device
## Build Device Grid
FPGA sized to 104 x 77: 8008 grid tiles (auto)

Resource usage...
	Netlist
		0	blocks of type: PLL
	Architecture
		16	blocks of type: PLL_OCT_CLK_CTRL
	Netlist
		0	blocks of type: clock_gate
	Architecture
		16	blocks of type: PLL_OCT_CLK_CTRL
	Netlist
		0	blocks of type: clock_div
	Architecture
		16	blocks of type: PLL_OCT_CLK_CTRL
	Netlist
		600	blocks of type: LAB
	Architecture
		5034	blocks of type: LAB
		1433	blocks of type: LABMLAB
	Netlist
		0	blocks of type: MLAB
	Architecture
		1433	blocks of type: LABMLAB
	Netlist
		0	blocks of type: OCT
	Architecture
		16	blocks of type: PLL_OCT_CLK_CTRL
	Netlist
		192	blocks of type: io_cell
	Architecture
		192	blocks of type: iolane
	Netlist
		0	blocks of type: DSP
	Architecture
		299	blocks of type: DSP
	Netlist
		0	blocks of type: M20K
	Architecture
		740	blocks of type: M20K

Device Utilization: 0.09 (target 1.00)
	Physical Tile iolane:
	Block Utilization: 1.00 Logical Block: io_cell
	Physical Tile LAB:
	Block Utilization: 0.12 Logical Block: LAB
	Physical Tile LABMLAB:
	Block Utilization: 0.00 Logical Block: MLAB
	Block Utilization: 0.42 Logical Block: LAB
	Physical Tile PLL_OCT_CLK_CTRL:
	Block Utilization: 0.00 Logical Block: OCT
	Block Utilization: 0.00 Logical Block: clock_gate
	Block Utilization: 0.00 Logical Block: clock_div
	Block Utilization: 0.00 Logical Block: PLL
	Physical Tile DSP:
	Block Utilization: 0.00 Logical Block: DSP
	Physical Tile M20K:
	Block Utilization: 0.00 Logical Block: M20K

FPGA size limited by block type(s): io_cell

## Build Device Grid took 0.04 seconds (max_rss 439.4 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:984547
OPIN->CHANX/CHANY edge count before creating direct connections: 5672872
OPIN->CHANX/CHANY edge count after creating direct connections: 6326618
CHAN->CHAN type edge count:13824391
## Build routing resource graph took 19.79 seconds (max_rss 1017.9 MiB, delta_rss +578.5 MiB)
  RR Graph Nodes: 1938242
  RR Graph Edges: 21135556
# Create Device took 20.31 seconds (max_rss 1017.9 MiB, delta_rss +578.5 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 457.71 seconds (max_rss 1017.9 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead# Computing placement delta delay look-up took 5.32 seconds (max_rss 1017.9 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 1017.9 MiB, delta_rss +0.0 MiB)

There are 15542 point to point connections in this circuit.


BB estimate of min-di.32 seconds (max_rss 1017.9 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 1017.9 MiB, delta_rss +0.0 MiB)

There are 15542 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 241905

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 1430.66 td_cost: 6.2133e-06
Initial placement estimated Critical Path Delay (CPD): 861.5 ns
Initial placement estimated setup Total Negative Slack (sTNS): -20029.8 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -861.5 ns

Initial placement estimated setup slack histogram:
[ -8.6e-07: -7.8e-07)  4 (  6.2%) |**********
[ -7.8e-07: -6.9e-07)  4 (  6.2%) |**********
[ -6.9e-07:   -6e-07)  4 (  6.2%) |**********
[   -6e-07: -5.2e-07)  4 (  6.2%) |**********
[ -5.2e-07: -4.3e-07)  5 (  7.8%) |*************
[ -4.3e-07: -3.5e-07)  6 (  9.4%) |***************
[ -3.5e-07: -2.6e-07)  5 (  7.8%) |*************
[ -2.6e-07: -1.7e-07)  5 (  7.8%) |*************
[ -1.7e-07: -8.8e-08)  8 ( 12.5%) |********************
[ -8.8e-08: -1.9e-09) 19 ( 29.7%) |************************************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 3663
Warning 14: Starting t: 300 of 792 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Ex   2    0.1 7.6e-04   0.931     692.26 4.1554e-06 734.702   -1.7e+04 -734.702   0.659  0.0379  103.0     1.00      7326  0.950
   3    0.1 7.2e-04   0.939     603.13 3.8443e-06 716.049  -1.64e+04 -716.049   0.631  0.0329  103.0     1.00     10989  0.950
   4    0.1 6.9e-04   0.981     547.92 3.6266e-06 697.462   -1.6e+04 -697.462   0.584  0.0056  103.0     1.00     14652  0.950
   5    0.1 6.5e-04   0.964     518.93 3.5326e-06 691.861  -1.59e+04 -691.861   0.587  0.0168  103.0     1.00     18315  0.950
   6    0.1 6.2e-04   0.994     499.85 3.4429e-06 680.046  -1.56e+04 -680.046   0.564  0.0057  103.0     1.00     21978  0.950
   7    0.1 5.9e-04   0.985     483.70 3.3539e-06 674.513  -1.55e+04 -674.513   0.538  0.0053  103.0     1.00     25641  0.950
   8    0.1 5.6e-04   1.003     478.57 3.3288e-06 664.969  -1.52e+04 -664.969   0.534  0.0050  103.0     1.00     29304  0.950
   9    0.1 5.3e-04   0.984     469.46 3.3074e-06 671.776  -1.53e+04 -671.776   0.526  0.0114  103.0     1.00     32967  0.950
  10    0.1 5.0e-04   0.980     456.79 3.244e-06  668.319  -1.54e+04 -668.319   0.514  0.0091  103.0     1.00     36630  0.950
  11    0.1 4.8e-04   0.988     449.34 3.1892e-06 665.247  -1.53e+04 -665.247   0.507  0.0069  103.0     1.00     40293  0.950
  12    0.1 4.5e-04   0.988     443.36 3.1642e-06 663.263  -1.52e+04 -663.263   0.473  0.0069  103.0     1.00     43956  0.950
  13    0.1 4.3e-04   0.985     435.32 3.1279e-06 652.524  -1.49e+04 -652.524   0.467  0.0103  103.0     1.00     47619  0.950
  14    0.1 4.1e-04   0.991     427.10 3.0441e-06 654.065  -1.48e+04 -654.065   0.448  0.0066  103.0     1.00     51282  0.950
  15    0.1 3.9e-04   0.999     419.15 2.998e-06  641.938  -1.46e+04 -641.938   0.426  0.0022  103.0     1.00     54945  0.950
  16    0.1 3.7e-04   0.987     411.65 2.9255e-06 647.562  -1.47e+04 -647.562   0.435  0.0070  101.5     1.10     58608  0.950
  17    0.1 3.5e-04   0.990     403.09 2.8687e-06 636.638  -1.45e+04 -636.638   0.404  0.0063  101.1     1.13     62271  0.950
  18    0.1 3.3e-04   0.995     393.13 2.7292e-06 636.190  -1.44e+04 -636.190   0.371  0.0036   97.4     1.38     65934  0.950
  19    0.1 3.2e-04   0.990     384.47 2.5709e-06 634.807  -1.44e+04 -634.807   0.376  0.0084   90.7     1.84     69597  0.950
  20    0.1 3.0e-04   0.999     378.20 2.4472e-06 629.655  -1.42e+04 -629.655   0.356  0.0024   84.9     2.24     73260  0.950
  21    0.1 2.9e-04   0.995     375.13 2.3395e-06 626.075  -1.41e+04 -626.075   0.335  0.0039   77.8     2.73     76923  0.950
  22    0.1 2.7e-04   0.992     367.45 2.2345e-06 623.768  -1.41e+04 -623.768   0.318  0.0048   69.6     3.29     80586  0.950
  23    0.1 2.6e-04   0.987     358.80 2.1118e-06 617.390  -1.39e+04 -617.390   0.303  0.0060   61.1     3.87     84249  0.950
  24    0.1 2.5e-04   0.996     353.94 2.024e-06  616.039  -1.39e+04 -616.039   0.277  0.0030   52.8     4.45     87912  0.950
  25    0.1 2.3e-04   0.998     352.33 1.9681e-06 612.649  -1.37e+04 -612.649   0.258  0.0037   44.2     5.04     91575  0.950
  26    0.1 2.2e-04   0.989     347.28 1.8847e-06 609.314  -1.36e+04 -609.314   0.251  0.0054   36.2     5.59     95238  0.950
  27    0.1 2.1e-04   0.992     342.31 1.8178e-06 606.193  -1.36e+04 -606.193   0.238  0.0046   29.3     6.06     98901  0.950
  28    0.1 2.0e-04   0.996     338.52 1.7736e-06 605.249  -1.36e+04 -605.249   0.225  0.0022   23.4     6.46    102564  0.950
  29    0.1 1.9e-04   0.988     333.63 1.7275e-06 600.774  -1.35e+04 -600.774   0.195  0.0057   18.4     6.81    106227  0.950
  30    0.1 1.8e-04   0.987     328.36 1.6764e-06 597.222  -1.34e+04 -597.222   0.240  0.0054   13.9     7.12    109890  0.950
  31    0.1 1.7e-04   0.986     322.69 1.6194e-06 591.187  -1.32e+04 -591.187   0.207  0.0067   11.1     7.31    113553  0.950
  32    0.1 1.6e-04   0.993     315.92 1.5853e-06 588.153  -1.31e+04 -588.153   0.185  0.0061    8.5     7.48    117216  0.950
  33    0.1 1.5e-04   0.999     313.22 1.5634e-06 586.813  -1.31e+04 -586.813   0.181  0.0023    6.3     7.63    120879  0.950
  34    0.1 1.5e-04   0.993     310.83 1.5366e-06 586.943  -1.31e+04 -586.943   0.182  0.0051    4.7     7.75    124542  0.950
  35    0.1 1.4e-04   0.996     307.90 1.5112e-06 585.497  -1.31e+04 -585.497   0.175  0.0022    3.5     7.83    128205  0.950
  36    0.1 1.3e-04   0.996     305.82 1.4965e-06 585.333  -1.31e+04 -585.333   0.212  0.0014    2.6     7.89    131868  0.950
  37    0.1 1.3e-04   0.990     302.78 1.4768e-06 583.303   -1.3e+04 -583.303   0.265  0.0039    2.0     7.93    135531  0.950
  38    0.1 1.2e-04   0.998     300.87 1.4618e-06 581.593  -1.29e+04 -581.593   0.269  0.0013    1.6     7.96    139194  0.950
  39    0.1 1.1e-04   0.997     300.26 1.452e-06  579.893  -1.29e+04 -579.893   0.235  0.0026    1.4     7.98    142857  0.950
  40    0.1 1.1e-04   0.999     299.35 1.4429e-06 580.168  -1.29e+04 -580.168   0.235  0.0007    1.1     7.99    146520  0.950
  41    0.1 1.0e-04   0.998     299.05 1.4368e-06 580.877   -1.3e+04 -580.877   0.210  0.0010    1.0     8.00    150183  0.950
  42    0.1 9.8e-05   0.997     298.74 1.4296e-06 579.585  -1.29e+04 -579.585   0.196  0.0020    1.0     8.00    153846  0.950
  43    0.1 9.3e-05   1.000     298.21 1.4241e-06 579.973  -1.29e+04 -579.973   0.200  0.0008    1.0     8.00    157509  0.950
  44    0.1 8.8e-05   0.998     297.77 1.4165e-06 577.661  -1.28e+04 -577.661   0.158  0.0007    1.0     8.00    161172  0.950
  45    0.1 8.4e-05   0.998     297.23 1.4123e-06 576.254  -1.28e+04 -576.254   0.170  0.0009    1.0     8.00    164835  0.950
  46    0.1 8.0e-05   1.000     297.31 1.4177e-06 576.737  -1.28e+04 -576.737   0.167  0.0007    1.0     8.00    168498  0.950
  47    0.1 7.6e-05   0.998     296.44 1.4071e-06 577.372  -1.28e+04 -577.372   0.136  0.0014    1.0     8.00    172161  0.950
  48    0.1 6.0e-05   0.998     294.74 1.4036e-06 575.934  -1.28e+04 -575.934   0.122  0.0013    1.0     8.00    175824  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=294.101, TD costs=1.40078e-06, CPD=576.490 (ns) 
  49    0.1 4.8e-05   0.998     294.13 1.3962e-06 576.490  -1.28e+04 -576.490   0.086  0.0013    1.0     8.00    179487  0.800
Checkpoint saved: bb_costs=293.585, TD costs=1.39184e-06, CPD=574.784 (ns) 
  50    0.1 3.9e-05   0.999     293.48 1.3908e-06 574.784  -1.28e+04 -574.784   0.064  0.0005    1.0     8.00    183150  0.800
  51    0.1 3.1e-05   0.999     292.89 1.3876e-06 575.493  -1.28e+04 -575.493   0.064  0.0007    1.0     8.00    186813  0.800
  52    0.1 2.5e-05   0.999     292.40 1.3843e-06 575.274  -1.28e+04 -575.274   0.044  0.0002    1.0     8.00    190476  0.800
  53    0.1 2.0e-05   0.999     291.90 1.3837e-06 575.199  -1.28e+04 -575.199   0.041  0.0003    1.0     8.00    194139  0.800
Checkpoint saved: bb_costs=291.822, TD costs=1.383e-06, CPD=574.617 (ns) 
  54    0.1 1.6e-05   1.000     291.65 1.3832e-06 574.617  -1.28e+04 -574.617   0.042  0.0002    1.0     8.00    197802  0.800
  55    0.1 1.3e-05   0.999     291.16 1.3829e-06 574.650  -1.28e+04 -574.650   0.042  0.0004    1.0     8.00    201465  0.800
  56    0.1 1.0e-05   0.999     290.79 1.3808e-06 574.655  -1.27e+04 -574.655   0.033  0.0003    1.0     8.00    205128  0.800
  57    0.1 8.1e-06   1.000     290.48 1.3792e-06 574.953  -1.28e+04 -574.953   0.031  0.0003    1.0     8.00    208791  0.800
  58    0.1 6.5e-06   1.000     290.32 1.3783e-06 575.334  -1.28e+04 -575.334   0.024  0.0002    1.0     8.00    212454  0.800
  59    0.1 5.2e-06   1.000     290.13 1.3773e-06 575.263  -1.28e+04 -575.263   0.029  0.0002    1.0     8.00    216117  0.800
  60    0.1 4.2e-06   1.000     289.88 1.3774e-06 575.235  -1.28e+04 -575.235   0.026  0.0001    1.0     8.00    219780  0.800
  61    0.1 3.3e-06   1.000     289.85 1.3772e-06 575.324  -1.28e+04 -575.324   0.026  0.0000    1.0     8.00    223443  0.800
  62    0.1 2.7e-06   1.000     289.66 1.3776e-06 575.141  -1.28e+04 -575.141   0.018  0.0001    1.0     8.00    227106  0.800
  63    0.1 2.1e-06   1.000     289.58 1.3775e-06 574.988  -1.28e+04 -574.988   0.016  0.0000    1.0     8.00    230769  0.800
  64    0.1 1.7e-06   1.000     289.60 1.3773e-06 574.982  -1.28e+04 -574.982   0.023  0.0001    1.0     8.00    234432  0.800
  65    0.1 1.4e-06   1.000     289.51 1.377e-06  574.982  -1.28e+04 -574.982   0.016  0.0001    1.0     8.00    238095  0.800
  66    0.1 1.1e-06   1.000     289.33 1.3772e-06 574.805  -1.28e+04 -574.805   0.020  0.0001    1.0     8.00    241758  0.800
  67    0.1 8.7e-07   1.000     289.23 1.3772e-06 574.798  -1.28e+04 -574.798   0.016  0.0001    1.0     8.00    245421  0.800
  68    0.1 0.0e+00   1.000     289.17 1.3772e-06 574.798  -1.28e+04 -574.798   0.006  0.0000    1.0     8.00    249084  0.800
## Placement Quench took 0.07 seconds (max_rss 1017.9 MiB)
post-quench CPD = 574.798 (ns) 

Checkpoint restored

BB estimate of min-dist (placement) wire length: 49392

Completed placement consistency check successfully.

Swaps called: 249876

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 574.617 ns, Fmax: 1.74029 MHz
Placement estimated setup Wor## Placement Quench took 0.07 seconds (max_rss 1017.9 MiB)
post-quench CPD = 574.798 (ns) 

Checkpoint restored

BB estimate of min-dist (placement) wire length: 49392

Completed placement consistency check successfully.

Swaps called: 249876

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 574.617 ns, Fmax: 1.74029 MHz
Placement estimated setup Worst Negative Slack (sWNS): -574.617 ns
Placement estimated setup Total Negative Slack (sTNS): -12751.1 ns

Placement estimated setup slack histogram:
[ -5.7e-07: -5.2e-07)  4 (  6.2%) |**********
[ -5.2e-07: -4.6e-07)  3 (  4.7%) |********
[ -4.6e-07:   -4e-07)  4 (  6.2%) |**********
[   -4e-07: -3.5e-07)  4 (  6.2%) |**********
[ -3.5e-07: -2.9e-07)  4 (  6.2%) |**********
[ -2.9e-07: -2.3e-07)  5 (  7.8%) |*************
[ -2.3e-07: -1.7e-07)  6 (  9.4%) |***************
[ -1.7e-07: -1.2e-07)  6 (  9.4%) |***************
[ -1.2e-07: -5.9e-08)  9 ( 14.1%) |***********************
[ -5.9e-08: -1.5e-09) 19 ( 29.7%) |************************************************

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 1, bb_cost: 291.822, td_cost: 1.383e-06, 

Placement resource usage:
  LAB     implemented as LAB    : 468
  LAB     implemented as LABMLAB: 132
  io_cell implemented as iolane : 192

Placement number of temperatures: 68
Placement total # of swap attempts: 249876
	Swaps accepted:  62281 (24.9 %)
	Swaps rejected: 166994 (66.8 %)
	Swaps aborted:  20601 ( 8.2 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
LAB                Uniform                16.33            4.46            95.54          0.00         
                   Median                 16.67            28.80           68.19          3.01         
                   Centroid               16.59            25.84           70.66          3.50         
                   W. Centroid            16.65            28.46           67.71          3.82         
                   W. Median              3.21             1.32            90.62          8.05         
                   Crit. Uniform          4.11             0.78            99.22          0.00         
                   Feasible Region        4.17             1.00            96.32          2.69         

io_cell            Uniform                5.39             56.56           43.44          0.00         
                   Median                 5.23             32.53           15.58          51.90        
                   Centroid               5.27             51.01           23.21          25.79        
                   W. Centroid            5.36             51.04           23.27          25.69        
                   W. Median              0.97             7.79            20.04          72.16        
                   Crit. Uniform          0.03             15.19           84.81          0.00         
                   Feasible Region        0.03             12.50           66.25          21.25        


Placement Quench timing analysis took 0.0249179 seconds (0.0233571 STA, 0.00156085 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 1.99556 seconds (1.70513 STA, 0.290434 slack) (71 full update[      0.1:      0.2)   165 (  1.1%) |*
[      0.2:      0.3)   232 (  1.5%) |*
[      0.3:      0.4)   251 (  1.6%) |*
[      0.4:      0.5)   292 (  1.9%) |*
[      0.5:      0.6)   341 (  2.2%) |*
[      0.6:      0.7)   372 (  2.4%) |*
[      0.7:      0.8)   447 (  2.9%) |**
[      0.8:      0.9)   521 (  3.4%) |**
[      0.9:        1) 12790 ( 82.3%) |*********************************************
## Initi   0.2)   165 (  1.1%) |*
[      0.2:      0.3)   232 (  1.5%) |*
[      0.3:      0.4)   251 (  1.6%) |*
[      0.4:      0.5)   292 (  1.9%) |*
[      0.5:      0.6)   341 (  2.2%) |*
[      0.6:      0.7)   372 (  2.4%) |*
[      0.7:      0.8)   447 (  2.9%) |**
[      0.8:      0.9)   521 (  3.4%) |**
[      0.9:        1) 12790 ( 82.3%) |*********************************************
## Initializing router criticalities took 0.19 seconds (max_rss 1017.9 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push   Incr Slack updates 71 in 0.0496916 sec
Full Max Req/Worst Slack updates 52 in 0.000199375 sec
Incr Max Req/Worst Slack updates 19 in 0.000158213 sec
Incr Criticality updates 3 in 0.00302851 sec
Full Criticality updates 68 in 0.233689 sec
   2    0.7     0.5    6 6139069    4983   13432    3422 ( 0.177%)   52990 ( 1.8%)  578.293 -1.288e+04   -578.293      0.000      0.000      N/A
   3    0.5     0.6    3 4207273    2456    8200    2197 ( 0.113%)   52927 ( 1.8%)  578.350 -1.288e+04   -578.350      0.000      0.000      N/A
   4    0.4     0.8    3 3434921    1988    6580    1817 ( 0.094%)   53352 ( 1.9%)  578.458 -1.288e+04   -578.458      0.000      0.000      N/A
   5    0.4     1.1    0 2864316    1660    5343    1417 ( 0.073%)   53592 ( 1.9%)  578.753 -1.289e+04   -578.753      0.000      0.000      N/A
   6    0.3     1.4    0 2488481    1416    4527    1188 ( 0.061%)   54089 ( 1.9%)  578.804 -1.289e+04   -578.804      0.000      0.000      N/A
   7    0.3     1.9    0 2107884    1204    3760     925 ( 0.048%)   54269 ( 1.9%)  579.041 -1.290e+04   -579.041      0.000      0.000      N/A
   8    0.3     2.4    1 1760257    1013    3077     691 ( 0.036%)   54399 ( 1.9%)  579.321 -1.290e+04   -579.321      0.000      0.000      N/A
   9    0.2     3.1    0 1430900     810    2435     537 ( 0.028%)   54550 ( 1.9%)  579.584 -1.291e+04   -579.584      0.000      0.000      N/A
  10    0.2     4.1    0 1035724     618    1815     375 ( 0.019%)   54738 ( 1.9%)  579.961 -1.292e+04   -579.961      0.000      0.000       34
  11    0.2     5.3    0  795433     464    1351     241 ( 0.012%)   54865 ( 1.9%)  579.973 -1.292e+04   -579.973      0.000      0.000       31
  12    0.1     6.9    0  498927     296     863     142 ( 0.007%)   55115 ( 1.9%)  580.370 -1.293e+04   -580.370      0.000      0.000       29
  13    0.1     9.0    0  306675     187     574      68 ( 0.004%)   55171 ( 1.9%)  580.516 -1.293e+04   -580.516      0.000      0.000       26
  14    0.1    11.6    0  162389      98     266      37 ( 0.002%)   55208 ( 1.9%)  580.618 -1.294e+04   -580.618      0.000      0.000       24
  15    0.1    15.1    0   83737      51     139      11 ( 0.001%)   55242 ( 1.9%)  580.662 -1.294e+04   -580.662      0.000      0.000       22
  16    0.1    19.7    0   21761      14      34       0 ( 0.000%)   55248 ( 1.9%)  580.675 -1.294e+04   -580.675      0.000      0.000       20
Restoring best routing
Critical path: 580.675 ns
Successfully routed after 16 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)   126 (  0.8%) |
[      0.1:      0.2)   168 (  1.1%) |*
[      0.2:      0.3)   229 (  1.5%) |*
[      0.3:      0.4)   254 (  1.6%) |*
[      0.4:      0.5)   292 (  1.9%) |*
[      0.5:      0.6)   343 (  2.2%) |*
[      0.6:      0.Restoring best routing
Critical path: 580.675 ns
Successfully routed after 16 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)   126 (  0.8%) |
[      0.1:      0.2)   168 (  1.1%) |*
[      0.2:      0.3)   229 (  1.5%) |*
[      0.3:      0.4)   254 (  1.6%) |*
[      0.4:      0.5)   292 (  1.9%) |*
[      0.5:      0.6)   343 (  2.2%) |*
[      0.6:      0.7)   386 (  2.5%) |*
[      0.7:      0.8)   431 (  2.8%) |**
[      0.8:      0.9)   536 (  3.4%) |**
[      0.9:        1) 12777 ( 82.2%) |*********************************************
Router Stats: total_nets_routed: 23106 total_connections_routed: 67938 total_heap_pushes: 34393649 total_heap_pops: 3603164 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 34393649 total_external_heap_pops: 3603164 total_external_SOURCE_pushes: 60699 total_external_SOURCE_pops: 52484 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 60699 rt_node_SOURCE_high_fanout_pushes: 1020 rt_node_SOURCE_entire_tree_pushes: 59679 total_external_SINK_pushes: 148154 total_external_SINK_pops: 86773 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 191754 total_external_IPIN_pops: 148209 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 2067533 total_external_OPIN_pops: 1584963 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 80114 rt_node_OPIN_high_fanout_pushes: 4944 rt_node_OPIN_entire_tree_pushes: 75170 total_external_CHANX_pushes: 17337439 total_external_CHANX_pops: 1500557 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 208912 rt_node_CHANX_high_fanout_pushes: 42876 rt_node_CHANX_entire_tree_pushes: 166036 total_external_CHANY_pushes: 14588070 total_external_CHANY_pops: 230178 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 357391 rt_node_CHANY_high_fanout_pushes: 78657 rt_node_CHANY_entire_tree_pushes: 278734 total_number_of_adding_all_rt: 1346498 total_number_of_adding_high_fanout_rt: 8325 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 15067 
# Routing took 5.12 seconds (max_rss 1017.9 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.14 seconds (max_rss 1017.9 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 253785565
Circuit successfully routed with a channel width factor of 250.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.01 seconds (max_rss 1017.9 MiB, delta_rss +0.0 MiB)
Found 34492 mismatches between routing and packing results.
Fixed 15247 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.16 seconds (max_rss 1017.9 MiB, delta_rss +0.       PLL          0                                      0                            0   
clock_gate          0                                      0                            0   
 clock_div          0                                      0                            0   
       LAB        600                                25.7967                      9.53333   
      MLAB          0                                      0                            0   
       OCT          0                                      0                            0   
   io_cell        192                               0.333333                     0.666667   
       DSP          0                                      0                            0   
      M20K          0                                      0                            0   
Absorbed logical nets 0 out of 5848 nets, 5848 nets not absorbed.


Average number of bends per net: 0.719562  Maximum # of bends: 55

Number of global nets: 0
Number of routed nets (nonglobal): 5848
Wire length results (in units of 1 clb segments)...
	Total wirelength: 55248, average net length: 9.44733
	Maximum net length: 481

Wire length results in terms of physical segments...
	Total wiring sAbsorbed logical nets 0 out of 5848 nets, 5848 nets not absorbed.


Average number of bends per net: 0.719562  Maximum # of bends: 55

Number of global nets: 0
Number of routed nets (nonglobal): 5848
Wire length results (in units of 1 clb segments)...
	Total wirelength: 55248, average net length: 9.44733
	Maximum net length: 481

Wire length results in terms of physical segments...
	Total wiring segments used: 13649, average wire segments per net: 2.33396
	Maximum segments used by a net: 135
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 2035

Routing channel utilization histogram:
[        1:      inf)     0 (  0.0%) |
[      0.9:        1)     0 (  0.0%) |
[      0.8:      0.9)     0 (  0.0%) |
[      0.7:      0.8)     0 (  0.0%) |
[      0.5:      0.6)     0 (  0.0%) |
[      0.4:      0.5)     0 (  0.0%) |
[      0.3:      0.4)     0 (  0.0%) |
[      0.2:      0.3)    52 (  0.3%) |
[      0.1:      0.2)   856 (  5.5%) |***
[        0:      0.1) 14748 ( 94.2%) |*********************************************
Maximum routing channel utilization:      0.29 at (51,44)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      250
                         1       0   0.000      250
                         2       0   0.000      250
                         3       0   0.000      250
                         4       0   0.000      250
                         5       0   0.000      250
                         6       0   0.000      250
                         7       0   0.000      250
                         8       0   0.000      250
                         9       0   0.000      250
                        10       0   0.000      250
                        11       0   0.000      250
                        12       3   0.423      250
                        13       1   0.269      250
                        14       5   1.212      250
                        15       3   0.538      250
                        16       6   1.942      250
                        17      41   4.615      250
                        18      42   7.423      250
                        19      39   6.269      250
                        20      41   8.038      250
                        21      45   7.231      250
                        22      50   9.577      250
                        23      41   6.981      250
                        24      52  11.231      250
                        25      35   7.096      250
                        26      39   8.635      250
                        27      49   6.635      250
                        28      39   8.615      250
                        29      53  10.942      250
                        30      50  10.962      250
                        31      42   8.019      250
                        32      44  11.712      250
                        33      37   6.462      250
                        34      49  11.077      250
                        35      47  10.250      250
                        36      50   9.500      250
                        37      41   9.519      250
                        38      53  11.231      250
                        39      52   7.942      250
                        40      44   7.346      250
                        41      64   9.154      250
                        42      40   7.692      250
                        43      38   6.192      250
                        44      73  13.077      250
                        45      28   3.654      250
                        46      17   2.385      250
                                        55       2   0.404      250
                        56       4   0.673      250
                        57       2   0.615      250
                        58       2   0.519      250
                        59       1   0.038      250
                        60       5   0.962      250
                        61       2   0.077      250
                        62       5   0.788      250
        55       2   0.404      250
                        56       4   0.673      250
                        57       2   0.615      250
                        58       2   0.519      250
                        59       1   0.038      250
                        60       5   0.962      250
                        61       2   0.077      250
                        62       5   0.788      250
                        63       2   0.231      250
                        64       4   0.788      250
                        65       2   0.269      250
                        66       4   0.615      250
                        67       1   0.135      250
                        68       4   0.885      250
                        69       0   0.000      250
                        70       4   0.346      250
                        71       1   0.038      250
                        72       4   1.038      250
                        73       0   0.000      250
                        74       4   0.750      250
                        75       0   0.000      250
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      120
                         1       0   0.000      120
                         2       0   0.000      120
                         3       0   0.000      120
                         4       0   0.000      120
                         5       0   0.000      120
                         6       0   0.000      120
                         7       0   0.000      120
                         8       0   0.000      120
                         9       0   0.000      120
                        10       0   0.000      120
                        11       0   0.000      120
                        12       0   0.000      120
                        13       0   0.000      120
                        14       0   0.000      120
                        15       0   0.000      120
                        16       3   1.247      120
                        17       3   0.312      120
                        18       4   0.662      120
                        19       8   2.403      120
                        20       7   1.792      120
                        21       3   0.416      120
                        22       4   0.688      120
                        23       3   0.753      120
                        24       1   0.234      120
                        25       0   0.000      120
                        26       1   0.039      120
                        27       1   0.247      120
                        28       1   0.026      120
                        29       3   0.494      120
                        30      14   1.286      120
                        31      40   3.766      120
                        32      42   6.805      120
                        33      45   8.909      120
                        34      35   5.701      120
                        35      42   7.649      120
                        36      57  12.390      120
                        37      56  13.675      120
                        38      50  12.896      120
                        39      24   5.766      120
                        40      31   7.143      120
                        41      52  12.195      120
                        42      45  13.078      120
                        43      49  14.312      120
                        44      34   8.091      120
                        45      34   8.870      120
                        46      48  15.143      120
                        47      48  16.675      120
                                        56      49  13.130      120
                        57      64  16.377      120
                        58      48   9.948      120
                        59      29   3.987      120
                        60      27   2.857      120
                        61      38   3.896      120
                        62      21   1.442      120
                        63       3   0.31                   56      49  13.130      120
                        57      64  16.377      120
                        58      48   9.948      120
                        59      29   3.987      120
                        60      27   2.857      120
                        61      38   3.896      120
                        62      21   1.442      120
                        63       3   0.312      120
                        64       0   0.000      120
                        65       0   0.000      120
                        66       1   0.208      120
                        67       1   0.052      120
                        68       0   0.000      120
                        69       1   0.208      120
                        70       1   0.208      120
                        71       0   0.000      120
                        72       1   0.416      120
                        73       1   0.091      120
                        74       1   0.078      120
                        75       3   1.117      120
                        76       0   0.000      120
                        77       4   1.351      120
                        78       2   0.260      120
                        79       3   0.922      120
                        80       6   1.299      120
                        81       8   3.260      120
                        82       6   1.208      120
                        83       4   1.636      120
                        84       1   0.208      120
                        85       4   1.117      120
                        86       2   0.416      120
                        87       2   0.416      120
                        88       0   0.000      120
                        89       0   0.000      120
                        90       0   0.000      120
                        91       0   0.000      120
                        92       0   0.000      120
                        93       0   0.000      120
                        94       0   0.000      120
                        95       0   0.000      120
                        96       0   0.000      120
                        97       0   0.000      120
                        98       0   0.000      120
                        99       0   0.000      120
                       100       0   0.000      120
                       101       0   0.000      120
                       102       0   0.000      120

Total tracks in x-direction: 19000, in y-direction: 12360

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 0
	Total used logic block area: 0

Routing area (in minimum width transistor areas)...
	Total routing area: 1.10297e+08, per logic tile: 13773.4

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      2 101764
                                                      Y      2  62624
                                                      Y      3 116322
                                                      X      4 139650
                                                      Y      4  80340
                                                      X     10 104604
                                                      Y     16  11608
                                                      X     24  11870

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                                                     3     0.00979
                                             4       0.039
                                            16      0.0193

Segment occupancy by length: Length utilization
                             ------ -----------
                             L2           0.033
                             L3         0.00979
                             L4          0.0256
                           3     0.00979
                                             4       0.039
                                            16      0.0193

Segment occupancy by length: Length utilization
                             ------ -----------
                             L2           0.033
                             L3         0.00979
                             L4          0.0256
                             L10          0.0101
                             L16          0.0193
                             L24          0.0151

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             H2    0      0.0157
                             H4    1      0.0179
                            H10    2      0.0101
                            H24    3      0.0151
                             V2    4      0.0609
                             V3    5     0.00979
                             V4    6       0.039
                            V16    7      0.0193

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  2.2e-09:  2.5e-09)  1 (  1.6%) |****
[  2.5e-09:  2.8e-09)  6 (  9.4%) |**********************
[  2.8e-09:    3e-09)  5 (  7.8%) |******************
[    3e-09:  3.3e-09) 13 ( 20.3%) |************************************************
[  3.3e-09:  3.6e-09) 11 ( 17.2%) |*****************************************
[  3.6e-09:  3.9e-09)  5 (  7.8%) |******************
[  3.9e-09:  4.1e-09)  9 ( 14.1%) |*********************************
[  4.1e-09:  4.4e-09)  7 ( 10.9%) |**************************
[  4.4e-09:  4.7e-09)  3 (  4.7%) |***********
[  4.7e-09:  4.9e-09)  4 (  6.2%) |***************

Final critical path delay (least slack): 580.675 ns, Fmax: 1.72213 MHz
Final setup Worst Negative Slack (sWNS): -580.675 ns
Final setup Total Negative Slack (sTNS): -12939.2 ns

Final setup slack histogram:
[ -5.8e-07: -5.2e-07)  4 (  6.2%) |**********
[ -5.2e-07: -4.7e-07)  3 (  4.7%) |********
[ -4.7e-07: -4.1e-07)  4 (  6.2%) |**********
[ -4.1e-07: -3.5e-07)  4 (  6.2%) |**********
[ -3.5e-07: -2.9e-07)  4 (  6.2%) |**********
[ -2.9e-07: -2.3e-07)  5 (  7.8%) |*************
[ -2.3e-07: -1.8e-07)  6 (  9.4%) |***************
[ -1.8e-07: -1.2e-07)  6 (  9.4%) |***************
[ -1.2e-07: -6.1e-08)  9 ( 14.1%) |***********************
[ -6.1e-08: -2.9e-09) 19 ( 29.7%) |************************************************

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 0.00153733 sec
Full Max Req/Worst Slack updates 1 in 7.193e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.00743794 sec
Flow timing analysis took 3.07893 seconds (2.64708 STA, 0.431843 slack) (90 full updates: 72 setup, 0 hold, 18 combined).
VPR succeeded
The entire flow of VPR took 503.49 seconds (max_rss 1017.9 MiB)
Incr Slack updates 17 in 0.0162089 sec
Full Max Req/Worst Slack updates 1 in 4.518e-06 sec
Incr Max Req/Worst Slack updates 16 in 0.000726859 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 17 in 0.0927736 sec
