# Computer-Architecture

These are all the verilog programs done as part of this lab. We implemented carry look ahead adder, wallace tree multiplier, floating point adder, floating point multiplier, pipeling of the first 2 assignments, instruction fetch unit, register file and split cache.
