{
  "creator": "Yosys 0.59+0 (git sha1 UNKNOWN, g++ 11.4.0-1ubuntu1~22.04.2 -fPIC -O3)",
  "modules": {
    "synth_counter": {
      "attributes": {
        "hdlname": "synth_counter",
        "top": "00000000000000000000000000000001",
        "src": "/workspace/synth_counter.v:2.1-9.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "count": {
          "direction": "output",
          "bits": [ 4, 5, 6, 7 ]
        }
      },
      "cells": {
        "$auto$alumacc.cc:512:replace_alu$5475": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/workspace/synth_counter.v:7.22-7.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 4, 5, 6, 7 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 8, 9, 10, 11 ],
            "X": [ 12, 13, 14, 15 ],
            "Y": [ 16, 17, 18, 19 ]
          }
        },
        "$procdff$5474": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/workspace/synth_counter.v:3.5-8.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 16, 17, 18, 19 ],
            "Q": [ 4, 5, 6, 7 ]
          }
        }
      },
      "netnames": {
        "$0\\count[3:0]": {
          "hide_name": 1,
          "bits": [ 16, 17, 18, 19 ],
          "attributes": {
            "src": "/workspace/synth_counter.v:3.5-8.8"
          }
        },
        "$auto$alumacc.cc:528:replace_alu$5476": {
          "hide_name": 1,
          "bits": [ 12, 13, 14, 15 ],
          "attributes": {
            "unused_bits": "0 1 2 3"
          }
        },
        "$auto$alumacc.cc:529:replace_alu$5477": {
          "hide_name": 1,
          "bits": [ 8, 9, 10, 11 ],
          "attributes": {
            "unused_bits": "0 1 2 3"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/workspace/synth_counter.v:2.28-2.31"
          }
        },
        "count": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7 ],
          "attributes": {
            "src": "/workspace/synth_counter.v:2.61-2.66"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/workspace/synth_counter.v:2.39-2.42"
          }
        }
      }
    }
  }
}
