Synthesis report
Thu May 27 18:19:06 2021
Quartus Prime Version 21.1.0 Build 169 03/24/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Synthesis Summary
  2. Synthesis Settings
  3. Synthesis Source Files Read
  4. Synthesis IP Cores Summary
  5. Synthesis Partition Summary
  6. Parameter Settings for User Entity Instance: genclk_u0|iopll_0|altera_iopll_i
  7. Parameter Settings for User Entity Instance: d_sw_inst0
  8. Parameter Settings for User Entity Instance: d_sw_inst1
  9. Partition "root_partition" Resource Utilization by Entity
 10. Registers Removed During Synthesis
 11. General Register Statistics for Partition "root_partition"
 12. Inverted Register Statistics
 13. Post-Synthesis Netlist Statistics for Partition "root_partition"
 14. Synthesis Resource Usage Summary for Partition "root_partition"
 15. Partition "auto_fab_0" Resource Utilization by Entity
 16. Registers Protected by Synthesis
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics for Partition "auto_fab_0"
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Post-Synthesis Netlist Statistics for Partition "auto_fab_0"
 23. Synthesis Resource Usage Summary for Partition "auto_fab_0"
 24. Synthesis RAM Summary for Partition "auto_fab_0"
 25. Connections to In-System Debugging Instance "auto_signaltap_0"
 26. Synthesis Messages



+---------------------------------------------------------------+
; Synthesis Summary                                             ;
+-----------------------+---------------------------------------+
; Synthesis Status      ; Successful - Thu May 27 18:19:05 2021 ;
; Revision Name         ; test1280M                             ;
; Top-level Entity Name ; test1280M                             ;
; Family                ; Cyclone 10 GX                         ;
+-----------------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Synthesis Settings                                                                                                        ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 10CX220YF780E5G    ;                    ;
; Top-level entity name                                                           ; test1280M          ; test1280M          ;
; Family name                                                                     ; Cyclone 10 GX      ; Cyclone 10 GX      ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Design Assistant include IP blocks                                              ; Off                ; Off                ;
; High fanout net threshold for RAM inference                                     ; 15                 ; 15                 ;
; Design Assistant limit on reported violations per rule                          ; 5000               ; 5000               ;
; Optimization Mode                                                               ; Balanced           ; Balanced           ;
; Allow Register Merging                                                          ; On                 ; On                 ;
; Allow Register Duplication                                                      ; On                 ; On                 ;
; Allow Register Retiming                                                         ; On                 ; On                 ;
; Allow RAM Retiming                                                              ; Off                ; Off                ;
; Allow DSP Retiming                                                              ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Auto               ; Auto               ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Number of Protected Registers Reported in Synthesis Report                      ; 100                ; 100                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
; Disable DSP Negate Inferencing                                                  ; Off                ; Off                ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Parameter Settings to ASCII                                              ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Source Assignments to ASCII                                              ; On                 ; On                 ;
; Report Resource Utilization by Entity to ASCII                                  ; On                 ; On                 ;
; Size of the Latch Report                                                        ; 100                ; 100                ;
; Enable VHDL static assertion support                                            ; Off                ; Off                ;
; Enable SystemVerilog static assertion support                                   ; Off                ; Off                ;
; Enable State Machines Inference                                                 ; On                 ; On                 ;
; Enable formal verification support during compilation                           ; Off                ; Off                ;
; Size of the PR Initial Conditions Report                                        ; 100                ; 100                ;
; Number of Registers with Ignored Power-Up Settings Reported in Synthesis Report ; 500                ; 500                ;
; Report PR Initial Values as Errors                                              ; Off                ; Off                ;
; Fractal Synthesis                                                               ; Off                ; Off                ;
; Synthesis Available Resource Multiplier                                         ; 1                  ; 1                  ;
; Message Level for Unconnected Output Ports                                      ; Warning            ; Warning            ;
; Pack Barrelshifters into Carry Chains for Better Area                           ; Auto               ; Auto               ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+----------------------------------+
; File Name with User-Entered Path                                                                                                                                                                          ; File Type                              ; File Name with Absolute Path                                                                                                                                                                                                                                                               ; Library                                              ; MD5                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+----------------------------------+
; src/test1280M.sdc                                                                                                                                                                                         ; User Synopsys Design Constraints File  ; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc                                                                                                                                                                                         ;                                                      ; 743e896391a1d062d7a868503a9805eb ;
; src/genclktree.ip                                                                                                                                                                                         ; User File                              ; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/genclktree.ip                                                                                                                                                                                         ;                                                      ; a799d53f4d76bc44f9212430f2e3a1db ;
; src/genclktree/altera_iopll_1931/synth/genclktree_altera_iopll_1931_rsaixoa.v                                                                                                                             ; User Verilog HDL File                  ; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/genclktree/altera_iopll_1931/synth/genclktree_altera_iopll_1931_rsaixoa.v                                                                                                                             ; altera_iopll_1931                                    ; dd873c5ce8b710de88048c7805205137 ;
; src/genclktree/synth/genclktree.v                                                                                                                                                                         ; User Verilog HDL File                  ; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/genclktree/synth/genclktree.v                                                                                                                                                                         ; genclktree                                           ; 7f21c3e318dee0cabe35a4f17fa320cc ;
; src/genclkRB.ip                                                                                                                                                                                           ; User File                              ; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/genclkRB.ip                                                                                                                                                                                           ;                                                      ; b365ef2963a780e3a72ac972e97e5ca5 ;
; src/genclkRB/altera_iopll_1931/synth/genclkRB_altera_iopll_1931_n5xoe5y.v                                                                                                                                 ; User Verilog HDL File                  ; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/genclkRB/altera_iopll_1931/synth/genclkRB_altera_iopll_1931_n5xoe5y.v                                                                                                                                 ; altera_iopll_1931                                    ; e4f8be1cf7cc9606e8199816547d4d28 ;
; src/genclkRB/synth/genclkRB.v                                                                                                                                                                             ; User Verilog HDL File                  ; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/genclkRB/synth/genclkRB.v                                                                                                                                                                             ; genclkRB                                             ; 9b45030d5f6fb4cc1d6ad4ddc1e1d2a0 ;
; src/DataSerializer.v                                                                                                                                                                                      ; User Verilog HDL File                  ; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/DataSerializer.v                                                                                                                                                                                      ;                                                      ; 0af6c96c261a0c777047c3de33f0d19a ;
; src/DataDeSerializer.v                                                                                                                                                                                    ; User Verilog HDL File                  ; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/DataDeSerializer.v                                                                                                                                                                                    ;                                                      ; 26d71197195d6615c822bc1c340cf0a0 ;
; src/test1280M.v                                                                                                                                                                                           ; User Verilog HDL File                  ; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.v                                                                                                                                                                                           ;                                                      ; d4add9e680dfdacb8267c739e7a38332 ;
; src/stp1.stp                                                                                                                                                                                              ; User Signal Tap Logic Analyzer File    ; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/stp1.stp                                                                                                                                                                                              ;                                                      ; bde338d70f1445159d6143642b20d453 ;
; src/counter_source.v                                                                                                                                                                                      ; User Verilog HDL File                  ; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/counter_source.v                                                                                                                                                                                      ;                                                      ; c1c6fe3ecd4590eb5e7a4f9191c42c03 ;
; src/prbs_source.v                                                                                                                                                                                         ; User Verilog HDL File                  ; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/prbs_source.v                                                                                                                                                                                         ;                                                      ; da4c0ff524b6157fe115d42becf45189 ;
; src/source_genv.v                                                                                                                                                                                         ; User Verilog HDL File                  ; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/source_genv.v                                                                                                                                                                                         ;                                                      ; db811fc26ca4f4571d2bee874e2c965a ;
; src/const_source.v                                                                                                                                                                                        ; User Verilog HDL File                  ; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/const_source.v                                                                                                                                                                                        ;                                                      ; 27a9009a6b640ee1b9398aeb3768ca80 ;
; src/sw_debouncer.v                                                                                                                                                                                        ; User Verilog HDL File                  ; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/sw_debouncer.v                                                                                                                                                                                        ;                                                      ; a3b35ba3c6aeeeacf47082eeeb65a58d ;
; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/altera_iopll.v                                                                                                                                      ; Megafunction                           ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/altera_iopll.v                                                                                                                                                                                                                       ; altera_work                                          ; 3a16434f8b25f041d38881a647826db6 ;
; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/altera_iopll_rotation_lcells.v                                                                                                                      ; Megafunction                           ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/altera_iopll_rotation_lcells.v                                                                                                                                                                                                       ; altera_work                                          ; ed80be4e5e0412e7644867006f73bea8 ;
; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/iopll_bootstrap.sv                                                                                                                                  ; Megafunction                           ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/iopll_bootstrap.sv                                                                                                                                                                                                                   ; altera_work                                          ; fba367974b2ccae7de3fa02076431c22 ;
; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/twentynm_iopll_ip.v                                                                                                                                 ; Megafunction                           ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/twentynm_iopll_ip.v                                                                                                                                                                                                                  ; altera_work                                          ; b0e83aec4247f6f595ca24a3046cad18 ;
; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/cyclone10gx_iopll_ip.v                                                                                                                              ; Megafunction                           ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/cyclone10gx_iopll_ip.v                                                                                                                                                                                                               ; altera_work                                          ; a4907e175cba6c6676693c00008a9f52 ;
; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/altera_pll_dps_lcell_comb.v                                                                                                                         ; Megafunction                           ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/altera_pll_dps_lcell_comb.v                                                                                                                                                                                                          ; altera_work                                          ; 1ab78b0be5f892f264a1c61ee335bafc ;
; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                                         ; Encrypted Auto-Generated Megafunction  ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                                                                                                                          ; altera_sld                                           ; 72ca6081e6c47d8f463676508e7dc901 ;
; qdb/.t/60b0287f2251.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/alt_sld_fab_0_10/synth/alt_sld_fab_0_alt_sld_fab_0_10_mgvf7lq.v                                                               ; Encrypted Auto-Generated Megafunction  ; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/qdb/.t/60b0287f2251.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/alt_sld_fab_0_10/synth/alt_sld_fab_0_alt_sld_fab_0_10_mgvf7lq.v                                                               ; alt_sld_fab_0_10                                     ; c09f04e08bc9f5b3de18fd9cb5a1ff6f ;
; qdb/.t/60b0287f2251.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/alt_sld_fab_1920/synth/alt_sld_fab_0_alt_sld_fab_1920_s7khtgi.v                                                               ; Encrypted Auto-Generated Megafunction  ; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/qdb/.t/60b0287f2251.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/alt_sld_fab_1920/synth/alt_sld_fab_0_alt_sld_fab_1920_s7khtgi.v                                                               ; alt_sld_fab_1920                                     ; 3da591f36ae3e958bf02d853dc4aa914 ;
; qdb/.t/60b0287f2251.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_connection_identification_hub_1920/synth/alt_sld_fab_0_altera_connection_identification_hub_1920_z46jrxi.sv            ; Auto-Generated Megafunction            ; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/qdb/.t/60b0287f2251.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_connection_identification_hub_1920/synth/alt_sld_fab_0_altera_connection_identification_hub_1920_z46jrxi.sv            ; altera_connection_identification_hub_1920            ; a71739b8d277043cf72ef852d3645262 ;
; qdb/.t/60b0287f2251.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_jtag_wys_atom_1920/synth/altera_jtag_wys_atom.sv                                                                       ; Encrypted Auto-Generated Megafunction  ; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/qdb/.t/60b0287f2251.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_jtag_wys_atom_1920/synth/altera_jtag_wys_atom.sv                                                                       ; altera_jtag_wys_atom_1920                            ; 2155d9c2c0fa0b4a79c5350e95690369 ;
; qdb/.t/60b0287f2251.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_signaltap_agent_1920/synth/altera_signaltap_agent_wrapper.sv                                                           ; Auto-Generated Megafunction            ; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/qdb/.t/60b0287f2251.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_signaltap_agent_1920/synth/altera_signaltap_agent_wrapper.sv                                                           ; altera_signaltap_agent_1920                          ; 2586ea561f76339d8511be9e25756533 ;
; qdb/.t/60b0287f2251.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_sld_jtag_hub_1920/synth/alt_sld_fab_0_altera_sld_jtag_hub_1920_aw4y6oq.vhd                                             ; Encrypted Auto-Generated Megafunction  ; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/qdb/.t/60b0287f2251.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_sld_jtag_hub_1920/synth/alt_sld_fab_0_altera_sld_jtag_hub_1920_aw4y6oq.vhd                                             ; altera_sld_jtag_hub_1920                             ; 38222a5b5756f28ae70c889b0fbe5fd7 ;
; qdb/.t/60b0287f2251.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/intel_configuration_debug_reset_release_hub_203/synth/alt_sld_fab_0_intel_configuration_debug_reset_release_hub_203_nlkpsuq.v ; Auto-Generated Megafunction            ; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/qdb/.t/60b0287f2251.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/intel_configuration_debug_reset_release_hub_203/synth/alt_sld_fab_0_intel_configuration_debug_reset_release_hub_203_nlkpsuq.v ; intel_configuration_debug_reset_release_hub_203      ; dec886dc98e0bd0129b681f06c1aac45 ;
; qdb/.t/60b0287f2251.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/intel_configuration_debug_reset_release_hub_203/synth/conf_reset_src.v                                                        ; Auto-Generated Megafunction            ; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/qdb/.t/60b0287f2251.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/intel_configuration_debug_reset_release_hub_203/synth/conf_reset_src.v                                                        ; intel_configuration_debug_reset_release_hub_203      ; c97401d1b0a16a02db2a9edb1a1442cb ;
; qdb/.t/60b0287f2251.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/intel_configuration_debug_reset_release_hub_203/synth/grounded_conf_reset_src.v                                               ; Auto-Generated Megafunction            ; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/qdb/.t/60b0287f2251.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/intel_configuration_debug_reset_release_hub_203/synth/grounded_conf_reset_src.v                                               ; intel_configuration_debug_reset_release_hub_203      ; 6d8d84e16a264b175cfeaeaba4daa41c ;
; qdb/.t/60b0287f2251.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/intel_configuration_reset_release_for_debug_203/synth/intel_configuration_reset_release_for_debug.v                           ; Auto-Generated Megafunction            ; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/qdb/.t/60b0287f2251.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/intel_configuration_reset_release_for_debug_203/synth/intel_configuration_reset_release_for_debug.v                           ; intel_configuration_reset_release_for_debug_203      ; 24fb8ce555ab11492acb82d509362511 ;
; qdb/.t/60b0287f2251.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/intel_configuration_reset_release_to_debug_logic_203/synth/intel_configuration_reset_release_to_debug_logic.v                 ; Auto-Generated Megafunction            ; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/qdb/.t/60b0287f2251.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/intel_configuration_reset_release_to_debug_logic_203/synth/intel_configuration_reset_release_to_debug_logic.v                 ; intel_configuration_reset_release_to_debug_logic_203 ; c1706f91e1d4f6caf45a8cbfc40db2fa ;
; qdb/.t/60b0287f2251.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/synth/alt_sld_fab_0.v                                                                                                         ; Auto-Generated Megafunction            ; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/qdb/.t/60b0287f2251.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/synth/alt_sld_fab_0.v                                                                                                         ; alt_sld_fab_0                                        ; be9869ce6169d673ee0faa5f58eafeeb ;
; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                                                    ; Encrypted Megafunction                 ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                                                                                                                                     ; altera_work                                          ; edcd4e1adf14528c8c0bb58c793d82c3 ;
; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                                                                   ; Megafunction                           ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                                                                                                                                                    ; altera_work                                          ; 6075c858104451a5aa18de5adb01f1a6 ;
; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/altera_debug_config_reset_release_source_endpoint.v                                                                                                 ; Encrypted Megafunction                 ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/altera_debug_config_reset_release_source_endpoint.v                                                                                                                                                                                  ; altera_work                                          ; 9cb63aa9a926a4e031a9ae0fbf8ecbfb ;
; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                                      ; Encrypted Megafunction                 ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                                                                                                                       ; altera_work                                          ; d592572380ae23bd1e6f1e27e7bffda8 ;
; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                                                              ; Encrypted Megafunction                 ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                                                                                                                                               ; altera_work                                          ; fd938e336bdd5dcfdfccce8f11561940 ;
; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                                       ; Encrypted Megafunction                 ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                                                                                                                        ; altera_work                                          ; ad7af6ae7c6e86bded095cbb015fb6e8 ;
; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/altera_debug_config_reset_release_endpoint.vhd                                                                                                      ; Megafunction                           ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/altera_debug_config_reset_release_endpoint.vhd                                                                                                                                                                                       ; altera_work                                          ; d3e5e646e839d3fab2a319154d3838fd ;
; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_stp_acq_core.vhd                                                                                                                                ; Encrypted Megafunction                 ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_stp_acq_core.vhd                                                                                                                                                                                                                 ; altera_work                                          ; 491075598043591321bb090f34a52590 ;
; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_stp_comm_acq_domain_xing.vhd                                                                                                                    ; Encrypted Megafunction                 ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_stp_comm_acq_domain_xing.vhd                                                                                                                                                                                                     ; altera_work                                          ; d0c9ec0eff6971e09f6e3e4a2ad43a50 ;
; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_stp_comm_jtag.vhd                                                                                                                               ; Encrypted Megafunction                 ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_stp_comm_jtag.vhd                                                                                                                                                                                                                ; altera_work                                          ; b6092348131c3a92a1676daccfd1ee08 ;
; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                                                   ; Encrypted Megafunction                 ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                                                                                                                                    ; altera_work                                          ; dfd097c794a02aebb286919869463e56 ;
; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                                                                                          ; Megafunction                           ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                                                                                                                                                                           ; altera_work                                          ; 85cf4ff7c8359e231d69f0e352dda128 ;
; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                                                                 ; Encrypted Megafunction                 ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                                                                                                                                                  ; altera_work                                          ; 107d832599eb7fecd22b47a22091eb2a ;
; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                                                              ; Encrypted Megafunction                 ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                                                                                                                                               ; altera_work                                          ; 0eeee2ab069b0fc8a45301ebd722d284 ;
; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_gap_detector.vhd                                                                                                                                ; Encrypted Megafunction                 ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_gap_detector.vhd                                                                                                                                                                                                                 ; altera_work                                          ; f706f6c61762bbcb89411d3377a35a6d ;
; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/intel_stp_status_bits_cdc.vhd                                                                                                                       ; Encrypted Megafunction                 ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/intel_stp_status_bits_cdc.vhd                                                                                                                                                                                                        ; altera_work                                          ; 1c41c9571a87377fd7a1c44fae2ba2d2 ;
; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_reset_synchronizer.v                                                                                                                            ; Encrypted Megafunction                 ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_reset_synchronizer.v                                                                                                                                                                                                             ; altera_work                                          ; 5eda8e5a566c7105bfb7839445d5033b ;
; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                                                                                                       ; Megafunction                           ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                                                                                                                                                                                        ; altera_work                                          ; 5a6910163a547797d1427a655535be72 ;
; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_hps_interface_cross_trigger.v                                                                                                                   ; Encrypted Megafunction                 ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_hps_interface_cross_trigger.v                                                                                                                                                                                                    ; altera_work                                          ; 5baec2a69249edc9ac033154e78f7143 ;
; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_hps_interface_stm_event.v                                                                                                                       ; Encrypted Megafunction                 ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_hps_interface_stm_event.v                                                                                                                                                                                                        ; altera_work                                          ; ab0356d80953b6340b2a24e6ae6500db ;
; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                                                       ; Encrypted Megafunction                 ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                                                                                                                                        ; altera_work                                          ; 82f2181673127959dd3cb46c56804d19 ;
; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_start_stop.vhd                                                                                                                                  ; Encrypted Megafunction                 ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_start_stop.vhd                                                                                                                                                                                                                   ; altera_work                                          ; 78a620eb58ba133aa7cab20af1c6d1a0 ;
; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_transition_detector.vhd                                                                                                                         ; Encrypted Megafunction                 ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_transition_detector.vhd                                                                                                                                                                                                          ; altera_work                                          ; 6de6e9185e0476bad18f3110f77bbbae ;
; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                                                        ; Encrypted Megafunction                 ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                                                                                                                                         ; altera_work                                          ; ae3e9f5ed516494c06deb5bebfa27812 ;
; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                                                                    ; Megafunction                           ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                                                                                                                                                     ; lpm                                                  ;                                  ;
; lpm_constant.inc                                                                                                                                                                                          ; Auto-Found AHDL File                   ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                                                                                                                                     ;                                                      ;                                  ;
; dffeea.inc                                                                                                                                                                                                ; Auto-Found AHDL File                   ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/dffeea.inc                                                                                                                                                                                                                           ;                                                      ;                                  ;
; aglobal211.inc                                                                                                                                                                                            ; Auto-Found AHDL File                   ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/aglobal211.inc                                                                                                                                                                                                                       ;                                                      ;                                  ;
; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                                      ; Megafunction                           ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                                                                                                                       ; altera_mf                                            ;                                  ;
; stratix_ram_block.inc                                                                                                                                                                                     ; Auto-Found AHDL File                   ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                                                                                                                                ;                                                      ;                                  ;
; lpm_mux.inc                                                                                                                                                                                               ; Auto-Found AHDL File                   ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                                                                                                                          ;                                                      ;                                  ;
; lpm_decode.inc                                                                                                                                                                                            ; Auto-Found AHDL File                   ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                                                                                                                       ;                                                      ;                                  ;
; a_rdenreg.inc                                                                                                                                                                                             ; Auto-Found AHDL File                   ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                                                                                                                        ;                                                      ;                                  ;
; altrom.inc                                                                                                                                                                                                ; Auto-Found AHDL File                   ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/altrom.inc                                                                                                                                                                                                                           ;                                                      ;                                  ;
; altram.inc                                                                                                                                                                                                ; Auto-Found AHDL File                   ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/altram.inc                                                                                                                                                                                                                           ;                                                      ;                                  ;
; altdpram.inc                                                                                                                                                                                              ; Auto-Found AHDL File                   ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                                                                                                                                         ;                                                      ;                                  ;
; cbx.lst                                                                                                                                                                                                   ; Auto-Found Unspecified File            ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/cbx.lst                                                                                                                                                                                                                              ;                                                      ;                                  ;
; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/tmp-clearbox/test1280M/12320/altsyncram_3aq2.tdf                                                                         ; Auto-Generated Megafunction            ; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/tmp-clearbox/test1280M/12320/altsyncram_3aq2.tdf                                                                                                                                                          ;                                                      ;                                  ;
; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/tmp-clearbox/test1280M/12320/decode_fsa.tdf                                                                              ; Auto-Generated Megafunction            ; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/tmp-clearbox/test1280M/12320/decode_fsa.tdf                                                                                                                                                               ;                                                      ;                                  ;
; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/tmp-clearbox/test1280M/12320/mux_lob.tdf                                                                                 ; Auto-Generated Megafunction            ; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/tmp-clearbox/test1280M/12320/mux_lob.tdf                                                                                                                                                                  ;                                                      ;                                  ;
; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                                                                        ; Megafunction                           ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                                                                                                                                                         ; altera_mf                                            ;                                  ;
; memmodes.inc                                                                                                                                                                                              ; Auto-Found AHDL File                   ; c:/intelfpga_pro/21.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                                                                                                                                       ;                                                      ;                                  ;
; a_hdffe.inc                                                                                                                                                                                               ; Auto-Found AHDL File                   ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                                                                                                                                          ;                                                      ;                                  ;
; alt_le_rden_reg.inc                                                                                                                                                                                       ; Auto-Found AHDL File                   ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                                                                                                                                                  ;                                                      ;                                  ;
; altsyncram.inc                                                                                                                                                                                            ; Auto-Found AHDL File                   ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                                                                                                                                                       ;                                                      ;                                  ;
; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                                                         ; Megafunction                           ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                                                                                                                                          ; altera_mf                                            ;                                  ;
; muxlut.inc                                                                                                                                                                                                ; Auto-Found AHDL File                   ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/muxlut.inc                                                                                                                                                                                                                           ;                                                      ;                                  ;
; bypassff.inc                                                                                                                                                                                              ; Auto-Found AHDL File                   ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/bypassff.inc                                                                                                                                                                                                                         ;                                                      ;                                  ;
; altshift.inc                                                                                                                                                                                              ; Auto-Found AHDL File                   ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/altshift.inc                                                                                                                                                                                                                         ;                                                      ;                                  ;
; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/tmp-clearbox/test1280M/12320/mux_76a.tdf                                                                                 ; Auto-Generated Megafunction            ; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/tmp-clearbox/test1280M/12320/mux_76a.tdf                                                                                                                                                                  ;                                                      ;                                  ;
; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                                                      ; Megafunction                           ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                                                                                                                                       ; altera_mf                                            ;                                  ;
; declut.inc                                                                                                                                                                                                ; Auto-Found AHDL File                   ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/declut.inc                                                                                                                                                                                                                           ;                                                      ;                                  ;
; lpm_compare.inc                                                                                                                                                                                           ; Auto-Found AHDL File                   ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                                                                                                                                      ;                                                      ;                                  ;
; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/tmp-clearbox/test1280M/12320/decode_d7b.tdf                                                                              ; Auto-Generated Megafunction            ; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/tmp-clearbox/test1280M/12320/decode_d7b.tdf                                                                                                                                                               ;                                                      ;                                  ;
; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                                                     ; Megafunction                           ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                                                                                                                                      ; lpm                                                  ;                                  ;
; lpm_add_sub.inc                                                                                                                                                                                           ; Auto-Found AHDL File                   ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                                                                                                                                      ;                                                      ;                                  ;
; cmpconst.inc                                                                                                                                                                                              ; Auto-Found AHDL File                   ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                                                                                                                                                         ;                                                      ;                                  ;
; lpm_counter.inc                                                                                                                                                                                           ; Auto-Found AHDL File                   ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                                                                                                                                      ;                                                      ;                                  ;
; alt_counter_stratix.inc                                                                                                                                                                                   ; Auto-Found AHDL File                   ; c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                                                                                                                                              ;                                                      ;                                  ;
; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/tmp-clearbox/test1280M/12320/cmpr_pgc.tdf                                                                                ; Auto-Generated Megafunction            ; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/tmp-clearbox/test1280M/12320/cmpr_pgc.tdf                                                                                                                                                                 ;                                                      ;                                  ;
; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/tmp-clearbox/test1280M/12320/cntr_9fg.tdf                                                                                ; Auto-Generated Megafunction            ; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/tmp-clearbox/test1280M/12320/cntr_9fg.tdf                                                                                                                                                                 ;                                                      ;                                  ;
; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/tmp-clearbox/test1280M/12320/cntr_klg.tdf                                                                                ; Auto-Generated Megafunction            ; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/tmp-clearbox/test1280M/12320/cntr_klg.tdf                                                                                                                                                                 ;                                                      ;                                  ;
; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/tmp-clearbox/test1280M/12320/cmpr_ngc.tdf                                                                                ; Auto-Generated Megafunction            ; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/tmp-clearbox/test1280M/12320/cmpr_ngc.tdf                                                                                                                                                                 ;                                                      ;                                  ;
; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/tmp-clearbox/test1280M/12320/cntr_teg.tdf                                                                                ; Auto-Generated Megafunction            ; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/tmp-clearbox/test1280M/12320/cntr_teg.tdf                                                                                                                                                                 ;                                                      ;                                  ;
; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/tmp-clearbox/test1280M/12320/cmpr_jgc.tdf                                                                                ; Auto-Generated Megafunction            ; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/tmp-clearbox/test1280M/12320/cmpr_jgc.tdf                                                                                                                                                                 ;                                                      ;                                  ;
; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/tmp-clearbox/test1280M/12320/cntr_6dg.tdf                                                                                ; Auto-Generated Megafunction            ; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/tmp-clearbox/test1280M/12320/cntr_6dg.tdf                                                                                                                                                                 ;                                                      ;                                  ;
; qdb/.t/60b0287f2251.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_signaltap_agent_1920/synth/intel_signal_tap.sdc                                                                        ; User Synopsys Design Constraints File  ; qdb/.t/60b0287f2251.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_signaltap_agent_1920/synth/intel_signal_tap.sdc                                                                                                                                                         ;                                                      ; 0cc61c5123d3b24f103bf116c91e591b ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis IP Cores Summary                                                                                                                                                                                                                                         ;
+-------------------+---------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------+--------------------------------------------------------------------------------+
; Vendor            ; IP Core Name                                ; Version ; Release Date ; License Type ; Entity Instance                                                         ; IP Include File                                                                ;
+-------------------+---------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------+--------------------------------------------------------------------------------+
; Intel Corporation ; altera_iopll                                ; 19.3.1  ; N/A          ; N/A          ; genclk_u0                                                               ; src/genclktree.ip                                                              ;
; Intel Corporation ; alt_sld_fab                                 ; 19.2.0  ; N/A          ; N/A          ; auto_fab_0                                                              ; qdb/.t/60b0287f2251.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0.ip ;
; Intel FPGA        ; Signal Tap                                  ; N/A     ; N/A          ; Licensed     ; auto_fab_0|alt_sld_fab_0                                                ;                                                                                ;
; Intel FPGA        ; Signal Tap                                  ; N/A     ; N/A          ; Licensed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0                                  ;                                                                                ;
; Intel FPGA        ; Signal Tap                                  ; N/A     ; N/A          ; Licensed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins                         ;                                                                                ;
; Intel FPGA        ; Signal Tap                                  ; N/A     ; N/A          ; Licensed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_mod_inst           ;                                                                                ;
; Intel FPGA        ; Signal Tap                                  ; N/A     ; N/A          ; Licensed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst               ;                                                                                ;
; Intel Corporation ; altera_signaltap_agent                      ; 19.2.0  ; N/A          ; N/A          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0  ; qdb/.t/60b0287f2251.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0.ip ;
; Intel FPGA        ; Signal Tap                                  ; N/A     ; N/A          ; Licensed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric                        ;                                                                                ;
; Intel Corporation ; intel_configuration_debug_reset_release_hub ; 20.3    ; N/A          ; N/A          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric                ; qdb/.t/60b0287f2251.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0.ip ;
; Intel Corporation ; intel_configuration_reset_release_for_debug ; 20.3    ; N/A          ; N/A          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src ; qdb/.t/60b0287f2251.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0.ip ;
+-------------------+---------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Synthesis Partition Summary                                                                ;
+----------------+----------------+---------+--------------+-------+-------------------------+
; Partition Name ; Hierarchy Path ; Type    ; Preservation ; Empty ; Partition Database File ;
+----------------+----------------+---------+--------------+-------+-------------------------+
; root_partition ; |              ; Default ;              ;       ;                         ;
;  auto_fab_0    ; auto_fab_0     ; Default ;              ;       ;                         ;
+----------------+----------------+---------+--------------+-------+-------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: genclk_u0|iopll_0|altera_iopll_i ;
+---------------------------+---------------------------+-----------------------+
; Parameter Name            ; Value                     ; Type                  ;
+---------------------------+---------------------------+-----------------------+
; prot_mode                 ; BASIC                     ; String                ;
; reference_clock_frequency ; 40.0 MHz                  ; String                ;
; pll_type                  ; Cyclone 10 GX             ; String                ;
; pll_subtype               ; General                   ; String                ;
; number_of_clocks          ; 2                         ; Signed Integer        ;
; operation_mode            ; direct                    ; String                ;
; output_clock_frequency0   ; 40.0 MHz                  ; String                ;
; phase_shift0              ; 0 ps                      ; String                ;
; duty_cycle0               ; 50                        ; Signed Integer        ;
; output_clock_frequency1   ; 40.0 MHz                  ; String                ;
; phase_shift1              ; 0 ps                      ; String                ;
; duty_cycle1               ; 50                        ; Signed Integer        ;
; output_clock_frequency2   ; 0 ps                      ; String                ;
; phase_shift2              ; 0 ps                      ; String                ;
; duty_cycle2               ; 50                        ; Signed Integer        ;
; output_clock_frequency3   ; 0 ps                      ; String                ;
; phase_shift3              ; 0 ps                      ; String                ;
; duty_cycle3               ; 50                        ; Signed Integer        ;
; output_clock_frequency4   ; 0 ps                      ; String                ;
; phase_shift4              ; 0 ps                      ; String                ;
; duty_cycle4               ; 50                        ; Signed Integer        ;
; output_clock_frequency5   ; 0 ps                      ; String                ;
; phase_shift5              ; 0 ps                      ; String                ;
; duty_cycle5               ; 50                        ; Signed Integer        ;
; output_clock_frequency6   ; 0 ps                      ; String                ;
; phase_shift6              ; 0 ps                      ; String                ;
; duty_cycle6               ; 50                        ; Signed Integer        ;
; output_clock_frequency7   ; 0 ps                      ; String                ;
; phase_shift7              ; 0 ps                      ; String                ;
; duty_cycle7               ; 50                        ; Signed Integer        ;
; output_clock_frequency8   ; 0 ps                      ; String                ;
; phase_shift8              ; 0 ps                      ; String                ;
; duty_cycle8               ; 50                        ; Signed Integer        ;
; clock_name_0              ; outclk0                   ; String                ;
; clock_name_1              ; outclk1                   ; String                ;
; clock_name_2              ;                           ; String                ;
; clock_name_3              ;                           ; String                ;
; clock_name_4              ;                           ; String                ;
; clock_name_5              ;                           ; String                ;
; clock_name_6              ;                           ; String                ;
; clock_name_7              ;                           ; String                ;
; clock_name_8              ;                           ; String                ;
; clock_name_global_0       ; false                     ; String                ;
; clock_name_global_1       ; false                     ; String                ;
; clock_name_global_2       ; false                     ; String                ;
; clock_name_global_3       ; false                     ; String                ;
; clock_name_global_4       ; false                     ; String                ;
; clock_name_global_5       ; false                     ; String                ;
; clock_name_global_6       ; false                     ; String                ;
; clock_name_global_7       ; false                     ; String                ;
; clock_name_global_8       ; false                     ; String                ;
; m_cnt_hi_div              ; 8                         ; Signed Integer        ;
; m_cnt_lo_div              ; 7                         ; Signed Integer        ;
; m_cnt_bypass_en           ; false                     ; String                ;
; m_cnt_odd_div_duty_en     ; true                      ; String                ;
; n_cnt_hi_div              ; 256                       ; Signed Integer        ;
; n_cnt_lo_div              ; 256                       ; Signed Integer        ;
; n_cnt_bypass_en           ; true                      ; String                ;
; n_cnt_odd_div_duty_en     ; false                     ; String                ;
; c_cnt_hi_div0             ; 8                         ; Signed Integer        ;
; c_cnt_lo_div0             ; 7                         ; Signed Integer        ;
; c_cnt_bypass_en0          ; false                     ; String                ;
; c_cnt_in_src0             ; c_m_cnt_in_src_ph_mux_clk ; String                ;
; c_cnt_odd_div_duty_en0    ; true                      ; String                ;
; c_cnt_prst0               ; 1                         ; Signed Integer        ;
; c_cnt_ph_mux_prst0        ; 0                         ; Signed Integer        ;
; c_cnt_hi_div1             ; 8                         ; Signed Integer        ;
; c_cnt_lo_div1             ; 7                         ; Signed Integer        ;
; c_cnt_bypass_en1          ; false                     ; String                ;
; c_cnt_in_src1             ; c_m_cnt_in_src_ph_mux_clk ; String                ;
; c_cnt_odd_div_duty_en1    ; true                      ; String                ;
; c_cnt_prst1               ; 1                         ; Signed Integer        ;
; c_cnt_ph_mux_prst1        ; 0                         ; Signed Integer        ;
; c_cnt_hi_div2             ; 256                       ; Signed Integer        ;
; c_cnt_lo_div2             ; 256                       ; Signed Integer        ;
; c_cnt_bypass_en2          ; true                      ; String                ;
; c_cnt_in_src2             ; c_m_cnt_in_src_ph_mux_clk ; String                ;
; c_cnt_odd_div_duty_en2    ; false                     ; String                ;
; c_cnt_prst2               ; 1                         ; Signed Integer        ;
; c_cnt_ph_mux_prst2        ; 0                         ; Signed Integer        ;
; c_cnt_hi_div3             ; 256                       ; Signed Integer        ;
; c_cnt_lo_div3             ; 256                       ; Signed Integer        ;
; c_cnt_bypass_en3          ; true                      ; String                ;
; c_cnt_in_src3             ; c_m_cnt_in_src_ph_mux_clk ; String                ;
; c_cnt_odd_div_duty_en3    ; false                     ; String                ;
; c_cnt_prst3               ; 1                         ; Signed Integer        ;
; c_cnt_ph_mux_prst3        ; 0                         ; Signed Integer        ;
; c_cnt_hi_div4             ; 256                       ; Signed Integer        ;
; c_cnt_lo_div4             ; 256                       ; Signed Integer        ;
; c_cnt_bypass_en4          ; true                      ; String                ;
; c_cnt_in_src4             ; c_m_cnt_in_src_ph_mux_clk ; String                ;
; c_cnt_odd_div_duty_en4    ; false                     ; String                ;
; c_cnt_prst4               ; 1                         ; Signed Integer        ;
; c_cnt_ph_mux_prst4        ; 0                         ; Signed Integer        ;
; c_cnt_hi_div5             ; 256                       ; Signed Integer        ;
; c_cnt_lo_div5             ; 256                       ; Signed Integer        ;
; c_cnt_bypass_en5          ; true                      ; String                ;
; c_cnt_in_src5             ; c_m_cnt_in_src_ph_mux_clk ; String                ;
; c_cnt_odd_div_duty_en5    ; false                     ; String                ;
; c_cnt_prst5               ; 1                         ; Signed Integer        ;
; c_cnt_ph_mux_prst5        ; 0                         ; Signed Integer        ;
; c_cnt_hi_div6             ; 256                       ; Signed Integer        ;
; c_cnt_lo_div6             ; 256                       ; Signed Integer        ;
; c_cnt_bypass_en6          ; true                      ; String                ;
; c_cnt_in_src6             ; c_m_cnt_in_src_ph_mux_clk ; String                ;
; c_cnt_odd_div_duty_en6    ; false                     ; String                ;
; c_cnt_prst6               ; 1                         ; Signed Integer        ;
; c_cnt_ph_mux_prst6        ; 0                         ; Signed Integer        ;
; c_cnt_hi_div7             ; 256                       ; Signed Integer        ;
; c_cnt_lo_div7             ; 256                       ; Signed Integer        ;
; c_cnt_bypass_en7          ; true                      ; String                ;
; c_cnt_in_src7             ; c_m_cnt_in_src_ph_mux_clk ; String                ;
; c_cnt_odd_div_duty_en7    ; false                     ; String                ;
; c_cnt_prst7               ; 1                         ; Signed Integer        ;
; c_cnt_ph_mux_prst7        ; 0                         ; Signed Integer        ;
; c_cnt_hi_div8             ; 256                       ; Signed Integer        ;
; c_cnt_lo_div8             ; 256                       ; Signed Integer        ;
; c_cnt_bypass_en8          ; true                      ; String                ;
; c_cnt_in_src8             ; c_m_cnt_in_src_ph_mux_clk ; String                ;
; c_cnt_odd_div_duty_en8    ; false                     ; String                ;
; c_cnt_prst8               ; 1                         ; Signed Integer        ;
; c_cnt_ph_mux_prst8        ; 0                         ; Signed Integer        ;
; clock_to_compensate       ; 0                         ; Signed Integer        ;
; pll_slf_rst               ; false                     ; String                ;
; pll_bw_sel                ; Low                       ; String                ;
; pll_output_clk_frequency  ; 600.0 MHz                 ; String                ;
; pll_cp_current            ; pll_cp_setting14          ; String                ;
; pll_bwctrl                ; pll_bw_res_setting3       ; String                ;
; pll_fbclk_mux_1           ; pll_fbclk_mux_1_glb       ; String                ;
; pll_fbclk_mux_2           ; pll_fbclk_mux_2_m_cnt     ; String                ;
; pll_m_cnt_in_src          ; c_m_cnt_in_src_ph_mux_clk ; String                ;
; pll_clkin_0_src           ; clk_0                     ; String                ;
; pll_clkin_1_src           ; clk_0                     ; String                ;
; pll_clk_loss_sw_en        ; false                     ; String                ;
; pll_auto_clk_sw_en        ; false                     ; String                ;
; pll_manu_clk_sw_en        ; false                     ; String                ;
; pll_clk_sw_dly            ; 0                         ; Signed Integer        ;
; pll_extclk_0_cnt_src      ; pll_extclk_cnt_src_vss    ; String                ;
; pll_extclk_1_cnt_src      ; pll_extclk_cnt_src_vss    ; String                ;
; refclk1_frequency         ; 0 MHz                     ; String                ;
+---------------------------+---------------------------+-----------------------+


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: d_sw_inst0 ;
+------------------+--------+-----------------------------+
; Parameter Name   ; Value  ; Type                        ;
+------------------+--------+-----------------------------+
; c_DEBOUNCE_LIMIT ; 250000 ; Signed Integer              ;
+------------------+--------+-----------------------------+


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: d_sw_inst1 ;
+------------------+--------+-----------------------------+
; Parameter Name   ; Value  ; Type                        ;
+------------------+--------+-----------------------------+
; c_DEBOUNCE_LIMIT ; 250000 ; Signed Integer              ;
+------------------+--------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "root_partition" Resource Utilization by Entity                                                                                                                                                                                            ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------+--------------------------------------------+--------------------------------------+-------------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; IOPLLs ; Full Hierarchy Name                        ; Entity Name                          ; Library Name      ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------+--------------------------------------------+--------------------------------------+-------------------+
; |                          ; 163 (5)             ; 203 (4)                   ; 0                 ; 0          ; 0    ; 0            ; 1 (0)  ; |                                          ; test1280M                            ; altera_work       ;
;    |d_sw_inst0|            ; 26 (26)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; d_sw_inst0                                 ; Debounce_Switch                      ; altera_work       ;
;    |d_sw_inst1|            ; 26 (26)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; d_sw_inst1                                 ; Debounce_Switch                      ; altera_work       ;
;    |genclk_u0|             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 1 (0)  ; genclk_u0                                  ; genclktree                           ; genclktree        ;
;       |iopll_0|            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 1 (0)  ; genclk_u0|iopll_0                          ; genclktree_altera_iopll_1931_rsaixoa ; altera_iopll_1931 ;
;          |altera_iopll_i|  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 1 (0)  ; genclk_u0|iopll_0|altera_iopll_i           ; altera_iopll                         ; altera_work       ;
;             |c10gx_pll|    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 1 (1)  ; genclk_u0|iopll_0|altera_iopll_i|c10gx_pll ; cyclone10gx_iopll_ip                 ; altera_work       ;
;    |prbs_source_inst0|     ; 74 (74)             ; 127 (127)                 ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; prbs_source_inst0                          ; prbs_source                          ; altera_work       ;
;    |simple_counter_inst0|  ; 16 (16)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; simple_counter_inst0                       ; simple_counter                       ; altera_work       ;
;    |source_gen_inst0|      ; 16 (16)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; source_gen_inst0                           ; source_gen                           ; altera_work       ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------+--------------------------------------------+--------------------------------------+-------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; const_source_inst0|const[14]           ; Stuck at GND due to stuck port data_in ;
; const_source_inst0|const[10..13]       ; Stuck at VCC due to stuck port data_in ;
; const_source_inst0|const[7..9]         ; Stuck at GND due to stuck port data_in ;
; const_source_inst0|const[6]            ; Stuck at VCC due to stuck port data_in ;
; const_source_inst0|const[5]            ; Stuck at GND due to stuck port data_in ;
; const_source_inst0|const[2..4]         ; Stuck at VCC due to stuck port data_in ;
; const_source_inst0|const[0,1]          ; Stuck at GND due to stuck port data_in ;
; const_source_inst0|const_bar[14,15]    ; Stuck at VCC due to stuck port data_in ;
; const_source_inst0|const_bar[10..13]   ; Stuck at GND due to stuck port data_in ;
; const_source_inst0|const_bar[7..9]     ; Stuck at VCC due to stuck port data_in ;
; const_source_inst0|const_bar[6]        ; Stuck at GND due to stuck port data_in ;
; const_source_inst0|const_bar[5]        ; Stuck at VCC due to stuck port data_in ;
; const_source_inst0|const_bar[2..4]     ; Stuck at GND due to stuck port data_in ;
; const_source_inst0|const_bar[0,1]      ; Stuck at VCC due to stuck port data_in ;
; const_source_inst0|const[15]           ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 32 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------------+
; General Register Statistics for Partition "root_partition" ;
+----------------------------------------------+-------------+
; Statistic                                    ; Value       ;
+----------------------------------------------+-------------+
; Total registers                              ; 203         ;
; Number of registers using Synchronous Clear  ; 36          ;
; Number of registers using Synchronous Load   ; 16          ;
; Number of registers using Asynchronous Clear ; 0           ;
; Number of registers using Asynchronous Load  ; 0           ;
; Number of registers using Clock Enable       ; 0           ;
; Number of registers using Preset             ; 0           ;
+----------------------------------------------+-------------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; prbs_source_inst0|prbs71[89]            ; 3       ;
; prbs_source_inst0|prbs71[93]            ; 3       ;
; prbs_source_inst0|prbs71[94]            ; 3       ;
; prbs_source_inst0|prbs71[80]            ; 3       ;
; prbs_source_inst0|prbs71[81]            ; 3       ;
; prbs_source_inst0|prbs71[83]            ; 3       ;
; prbs_source_inst0|prbs71[84]            ; 3       ;
; prbs_source_inst0|prbs71[85]            ; 3       ;
; prbs_source_inst0|prbs71[86]            ; 3       ;
; prbs_source_inst0|prbs71[88]            ; 3       ;
; prbs_source_inst0|prbs71[111]           ; 1       ;
; prbs_source_inst0|prbs71[121]           ; 1       ;
; prbs_source_inst0|prbs71[122]           ; 1       ;
; prbs_source_inst0|prbs71[123]           ; 1       ;
; prbs_source_inst0|prbs71[124]           ; 1       ;
; prbs_source_inst0|prbs71[125]           ; 1       ;
; prbs_source_inst0|dframe[31]            ; 1       ;
; prbs_source_inst0|prbs71[114]           ; 1       ;
; prbs_source_inst0|prbs71[116]           ; 1       ;
; prbs_source_inst0|prbs71[118]           ; 1       ;
; prbs_source_inst0|prbs71[120]           ; 1       ;
; prbs_source_inst0|prbs71[26]            ; 1       ;
; prbs_source_inst0|prbs71[27]            ; 1       ;
; prbs_source_inst0|prbs71[30]            ; 1       ;
; prbs_source_inst0|prbs71[18]            ; 1       ;
; prbs_source_inst0|prbs71[20]            ; 1       ;
; prbs_source_inst0|prbs71[24]            ; 1       ;
; prbs_source_inst0|prbs71[25]            ; 1       ;
; prbs_source_inst0|prbs71[60]            ; 1       ;
; prbs_source_inst0|prbs71[61]            ; 1       ;
; prbs_source_inst0|prbs71[62]            ; 1       ;
; prbs_source_inst0|prbs71[49]            ; 1       ;
; prbs_source_inst0|prbs71[50]            ; 1       ;
; prbs_source_inst0|prbs71[51]            ; 1       ;
; prbs_source_inst0|prbs71[52]            ; 1       ;
; prbs_source_inst0|prbs71[53]            ; 1       ;
; prbs_source_inst0|prbs71[55]            ; 1       ;
; prbs_source_inst0|prbs71[96]            ; 1       ;
; prbs_source_inst0|prbs71[34]            ; 1       ;
; prbs_source_inst0|prbs71[66]            ; 1       ;
; prbs_source_inst0|prbs71[99]            ; 1       ;
; prbs_source_inst0|prbs71[36]            ; 1       ;
; prbs_source_inst0|prbs71[37]            ; 1       ;
; prbs_source_inst0|prbs71[69]            ; 1       ;
; prbs_source_inst0|prbs71[101]           ; 1       ;
; prbs_source_inst0|prbs71[6]             ; 1       ;
; prbs_source_inst0|prbs71[102]           ; 1       ;
; prbs_source_inst0|prbs71[103]           ; 1       ;
; prbs_source_inst0|prbs71[40]            ; 1       ;
; prbs_source_inst0|prbs71[72]            ; 1       ;
; prbs_source_inst0|prbs71[41]            ; 1       ;
; prbs_source_inst0|prbs71[73]            ; 1       ;
; prbs_source_inst0|prbs71[105]           ; 1       ;
; prbs_source_inst0|prbs71[42]            ; 1       ;
; prbs_source_inst0|prbs71[106]           ; 1       ;
; prbs_source_inst0|prbs71[75]            ; 1       ;
; prbs_source_inst0|prbs71[107]           ; 1       ;
; prbs_source_inst0|prbs71[12]            ; 1       ;
; prbs_source_inst0|prbs71[44]            ; 1       ;
; prbs_source_inst0|prbs71[76]            ; 1       ;
; prbs_source_inst0|prbs71[13]            ; 1       ;
; prbs_source_inst0|prbs71[46]            ; 1       ;
; prbs_source_inst0|prbs71[78]            ; 1       ;
; prbs_source_inst0|prbs71[110]           ; 1       ;
; Total number of inverted registers = 64 ;         ;
+-----------------------------------------+---------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition "root_partition" ;
+------------------------+-----------------------------------------+
; Type                   ; Count                                   ;
+------------------------+-----------------------------------------+
;                        ;                                         ;
; Number of carry chains ; 0                                       ;
; Max carry chain length ; 0                                       ;
;                        ;                                         ;
; Max LUT depth          ; 0.00                                    ;
; Average LUT depth      ; 0.00                                    ;
+------------------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Synthesis Resource Usage Summary for Partition "root_partition"                                       ;
+---------------------------------------------+---------------------------------------------------------+
; Resource                                    ; Usage                                                   ;
+---------------------------------------------+---------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 108                                                     ;
;                                             ;                                                         ;
; Combinational ALUT usage for logic          ; 163                                                     ;
;     -- 7 input functions                    ; 0                                                       ;
;     -- 6 input functions                    ; 6                                                       ;
;     -- 5 input functions                    ; 2                                                       ;
;     -- 4 input functions                    ; 4                                                       ;
;     -- <=3 input functions                  ; 151                                                     ;
;                                             ;                                                         ;
; Dedicated logic registers                   ; 203                                                     ;
;                                             ;                                                         ;
; I/O pins                                    ; 28                                                      ;
;                                             ;                                                         ;
; Total DSP Blocks                            ; 0                                                       ;
;     -- [A] Total Fixed Point DSP Blocks     ; 0                                                       ;
;     -- [B] Total Floating Point DSP Blocks  ; 0                                                       ;
;                                             ;                                                         ;
; Total PLLs                                  ; 1                                                       ;
;     -- IOPLLs                               ; 1                                                       ;
;                                             ;                                                         ;
; Maximum fan-out node                        ; genclk_u0|iopll_0|altera_iopll_i|c10gx_pll|block_select ;
; Maximum fan-out                             ; 204                                                     ;
; Total fan-out                               ; 857                                                     ;
; Average fan-out                             ; 2.17                                                    ;
+---------------------------------------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "auto_fab_0" Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------+
; Compilation Hierarchy Node                                                            ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; IOPLLs ; Full Hierarchy Name                                                                                                                                                                                                                                                                        ; Entity Name                                                           ; Library Name                                    ;
+---------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------+
; |                                                                                     ; 540 (0)             ; 1696 (0)                  ; 2818048           ; 0          ; 0    ; 0            ; 0 (0)  ; |                                                                                                                                                                                                                                                                                          ; test1280M                                                             ; alt_sld_fab_0                                   ;
;    |auto_fab_0|                                                                       ; 540 (2)             ; 1696 (0)                  ; 2818048           ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0                                                                                                                                                                                                                                                                                 ; alt_sld_fab_0                                                         ; N/A                                             ;
;       |alt_sld_fab_0|                                                                 ; 538 (0)             ; 1696 (0)                  ; 2818048           ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0                                                                                                                                                                                                                                                                   ; alt_sld_fab_0_alt_sld_fab_0_10_mgvf7lq                                ; alt_sld_fab_0_10                                ;
;          |alt_sld_fab_0|                                                              ; 538 (0)             ; 1696 (0)                  ; 2818048           ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0                                                                                                                                                                                                                                                     ; alt_sld_fab_0_alt_sld_fab_1920_s7khtgi                                ; alt_sld_fab_1920                                ;
;             |auto_signaltap_auto_signaltap_0|                                         ; 452 (0)             ; 1606 (0)                  ; 2818048           ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0                                                                                                                                                                                                                     ; altera_signaltap_agent_wrapper                                        ; altera_signaltap_agent_1920                     ;
;                |sld_signaltap_inst|                                                   ; 452 (0)             ; 1606 (170)                ; 2818048           ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst                                                                                                                                                                                                  ; sld_signaltap                                                         ; altera_work                                     ;
;                   |sld_signaltap_body|                                                ; 452 (0)             ; 1436 (0)                  ; 2818048           ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body                                                                                                                                                                               ; sld_signaltap_impl                                                    ; altera_work                                     ;
;                      |sld_signaltap_body|                                             ; 452 (0)             ; 1436 (0)                  ; 2818048           ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body                                                                                                                                                            ; sld_signaltap_jtag                                                    ; altera_work                                     ;
;                         |acq_core|                                                    ; 207 (11)            ; 1047 (500)                ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core                                                                                                                                                   ; sld_stp_acq_core                                                      ; altera_work                                     ;
;                            |ela_control|                                              ; 105 (2)             ; 446 (5)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control                                                                                                                                       ; sld_ela_control                                                       ; altera_work                                     ;
;                               |basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|   ; 85 (0)              ; 425 (0)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm                                                                                   ; sld_ela_basic_multi_level_trigger                                     ; altera_work                                     ;
;                                  |trigger_condition_deserialize|                      ; 0 (0)               ; 255 (255)                 ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize                                                     ; LPM_SHIFTREG                                                          ; lpm                                             ;
;                                  |trigger_modules_gen[0].trigger_match|               ; 85 (0)              ; 170 (0)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match                                              ; sld_mbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[0].sm1|     ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[0].sm1  ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[10].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[10].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[11].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[11].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[12].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[12].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[13].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[13].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[14].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[14].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[15].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[15].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[16].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[16].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[17].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[17].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[18].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[18].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[19].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[19].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[1].sm1|     ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[1].sm1  ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[20].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[20].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[21].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[21].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[22].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[22].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[23].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[23].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[24].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[24].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[25].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[25].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[26].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[26].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[27].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[27].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[28].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[28].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[29].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[29].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[2].sm1|     ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[2].sm1  ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[30].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[30].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[31].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[31].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[32].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[32].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[33].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[33].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[34].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[34].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[35].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[35].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[36].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[36].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[37].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[37].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[38].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[38].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[39].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[39].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[3].sm1|     ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[3].sm1  ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[40].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[40].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[41].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[41].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[42].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[42].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[43].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[43].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[44].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[44].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[45].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[45].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[46].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[46].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[47].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[47].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[48].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[48].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[49].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[49].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[4].sm1|     ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[4].sm1  ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[50].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[50].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[51].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[51].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[52].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[52].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[53].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[53].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[54].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[54].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[55].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[55].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[56].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[56].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[57].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[57].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[58].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[58].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[59].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[59].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[5].sm1|     ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[5].sm1  ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[60].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[60].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[61].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[61].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[62].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[62].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[63].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[63].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[64].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[64].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[65].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[65].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[66].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[66].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[67].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[67].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[68].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[68].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[69].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[69].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[6].sm1|     ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[6].sm1  ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[70].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[70].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[71].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[71].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[72].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[72].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[73].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[73].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[74].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[74].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[75].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[75].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[76].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[76].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[77].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[77].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[78].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[78].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[79].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[79].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[7].sm1|     ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[7].sm1  ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[80].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[80].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[81].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[81].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[82].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[82].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[83].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[83].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[84].sm1|    ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[84].sm1 ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[8].sm1|     ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[8].sm1  ; sld_sbpmg                                                             ; altera_work                                     ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[9].sm1|     ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[9].sm1  ; sld_sbpmg                                                             ; altera_work                                     ;
;                               |builtin.ela_trigger_flow_mgr_entity|                   ; 18 (18)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|builtin.ela_trigger_flow_mgr_entity                                                                                                   ; sld_ela_trigger_flow_mgr                                              ; altera_work                                     ;
;                                  |trigger_config_deserialize|                         ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|builtin.ela_trigger_flow_mgr_entity|trigger_config_deserialize                                                                        ; LPM_SHIFTREG                                                          ; lpm                                             ;
;                               |storage_on_enable_bit.trigger_condition_deserialize|   ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|storage_on_enable_bit.trigger_condition_deserialize                                                                                   ; LPM_SHIFTREG                                                          ; lpm                                             ;
;                               |trigger_config_deserialize|                            ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|trigger_config_deserialize                                                                                                            ; LPM_SHIFTREG                                                          ; lpm                                             ;
;                            |segment_offset_config_deserialize|                        ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_offset_config_deserialize                                                                                                                 ; LPM_SHIFTREG                                                          ; lpm                                             ;
;                            |sld_buffer_manager_inst|                                  ; 90 (90)             ; 84 (84)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst                                                                                                                           ; sld_buffer_manager                                                    ; altera_work                                     ;
;                            |stp_non_zero_ram_gen.gap_detect_on.gap_detector|          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|stp_non_zero_ram_gen.gap_detect_on.gap_detector                                                                                                   ; sld_gap_detector                                                      ; altera_work                                     ;
;                         |jtag_acq_clk_xing|                                           ; 21 (0)              ; 125 (0)                   ; 2818048           ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing                                                                                                                                          ; sld_stp_comm_acq_domain_xing                                          ; altera_work                                     ;
;                            |intel_stp_status_bits_cdc_u1|                             ; 17 (17)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1                                                                                                             ; intel_stp_status_bits_cdc                                             ; altera_work                                     ;
;                            |reset_all_sync|                                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync                                                                                                                           ; sld_reset_synchronizer                                                ; altera_work                                     ;
;                            |stp_non_zero_ram_gen.attribute_mem_gen.attribute_mem|     ; 2 (0)               ; 94 (94)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.attribute_mem_gen.attribute_mem                                                                                     ; altdpram                                                              ; altera_mf                                       ;
;                               |wdecoder|                                              ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.attribute_mem_gen.attribute_mem|wdecoder                                                                            ; lpm_decode                                                            ; altera_mf                                       ;
;                                  |auto_generated|                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.attribute_mem_gen.attribute_mem|wdecoder|auto_generated                                                             ; decode_d7b                                                            ; altera_mf                                       ;
;                            |stp_non_zero_ram_gen.stp_buffer_ram|                      ; 2 (0)               ; 1 (0)                     ; 2818048           ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram                                                                                                      ; altsyncram                                                            ; altera_mf                                       ;
;                               |auto_generated|                                        ; 2 (0)               ; 1 (1)                     ; 2818048           ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated                                                                                       ; altsyncram_3aq2                                                       ; altera_mf                                       ;
;                                  |decode2|                                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|decode2                                                                               ; decode_fsa                                                            ; altera_work                                     ;
;                         |jtag_comm|                                                   ; 224 (60)            ; 264 (50)                  ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm                                                                                                                                                  ; sld_stp_comm_jtag                                                     ; altera_work                                     ;
;                            |crc_rom_sr|                                               ; 11 (11)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|crc_rom_sr                                                                                                                                       ; sld_rom_sr                                                            ; altera_work                                     ;
;                            |status_register|                                          ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register                                                                                                                                  ; LPM_SHIFTREG                                                          ; lpm                                             ;
;                            |stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst| ; 132 (11)            ; 176 (0)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst                                                                                         ; sld_offload_buffer_mgr                                                ; altera_work                                     ;
;                               |adv_point_3_and_more.advance_pointer_counter|          ; 9 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|adv_point_3_and_more.advance_pointer_counter                                            ; LPM_COUNTER                                                           ; lpm                                             ;
;                                  |auto_generated|                                     ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|adv_point_3_and_more.advance_pointer_counter|auto_generated                             ; cntr_9fg                                                              ; lpm                                             ;
;                               |info_data_shift_out|                                   ; 0 (0)               ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out                                                                     ; LPM_SHIFTREG                                                          ; lpm                                             ;
;                               |ram_data_shift_out|                                    ; 86 (86)             ; 86 (86)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out                                                                      ; LPM_SHIFTREG                                                          ; lpm                                             ;
;                               |read_pointer_counter|                                  ; 15 (0)              ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter                                                                    ; LPM_COUNTER                                                           ; lpm                                             ;
;                                  |auto_generated|                                     ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated                                                     ; cntr_klg                                                              ; lpm                                             ;
;                               |status_advance_pointer_counter|                        ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|status_advance_pointer_counter                                                          ; LPM_COUNTER                                                           ; lpm                                             ;
;                                  |auto_generated|                                     ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated                                           ; cntr_teg                                                              ; lpm                                             ;
;                               |status_data_shift_out|                                 ; 1 (1)               ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|status_data_shift_out                                                                   ; LPM_SHIFTREG                                                          ; lpm                                             ;
;                               |status_read_pointer_counter|                           ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|status_read_pointer_counter                                                             ; LPM_COUNTER                                                           ; lpm                                             ;
;                                  |auto_generated|                                     ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated                                              ; cntr_6dg                                                              ; lpm                                             ;
;                            |tdo_crc_gen.tdo_crc_calc|                                 ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc                                                                                                                         ; serial_crc_16                                                         ; altera_work                                     ;
;             |configresetfabric|                                                       ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric                                                                                                                                                                                                                                   ; alt_sld_fab_0_intel_configuration_debug_reset_release_hub_203_nlkpsuq ; intel_configuration_debug_reset_release_hub_203 ;
;                |conf_reset_src|                                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src                                                                                                                                                                                                                    ; intel_configuration_reset_release_for_debug                           ; intel_configuration_reset_release_for_debug_203 ;
;             |jtagpins|                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins                                                                                                                                                                                                                                            ; altera_jtag_wys_atom                                                  ; altera_jtag_wys_atom_1920                       ;
;                |atom_inst|                                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst                                                                                                                                                                                                                                  ; altera_jtag_wys_atom_bare                                             ; altera_jtag_wys_atom_1920                       ;
;             |sldfabric|                                                               ; 85 (0)              ; 89 (0)                    ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric                                                                                                                                                                                                                                           ; alt_sld_fab_0_altera_sld_jtag_hub_1920_aw4y6oq                        ; altera_sld_jtag_hub_1920                        ;
;                |jtag_hub_gen.real_sld_jtag_hub|                                       ; 85 (54)             ; 89 (61)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub                                                                                                                                                                                                            ; sld_jtag_hub                                                          ; altera_work                                     ;
;                   |hub_info_reg|                                                      ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_info_reg                                                                                                                                                                                               ; sld_rom_sr                                                            ; altera_work                                     ;
;                   |shadow_jsm|                                                        ; 17 (17)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm                                                                                                                                                                                                 ; sld_shadow_jsm                                                        ; altera_sld                                      ;
+---------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+----------------------------------------------------------------------------+
; Register Name                                                                                                                                                                                        ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ; Cannot be Retimed (Protected by Synthesis Attribute or Quartus Assignment) ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+----------------------------------------------------------------------------+
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ; yes                                                                        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ; yes                                                                        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain[2] ; yes                                                              ; yes                                        ; yes                                                                        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain[3] ; yes                                                              ; yes                                        ; yes                                                                        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain[4] ; yes                                                              ; yes                                        ; yes                                                                        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain[5] ; yes                                                              ; yes                                        ; yes                                                                        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain[6] ; yes                                                              ; yes                                        ; yes                                                                        ;
; Total number of protected registers is 7                                                                                                                                                             ;                                                                  ;                                            ;                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                       ; Reason for Removal                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|final_trigger_processed                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_enable_delayed                                                ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena                                                     ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|storage_qualifier_buffer_manager.next_address[14]  ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|storage_qualifier_buffer_manager.offset_count[14] ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|storage_qualifier_buffer_manager.next_address[13]  ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|storage_qualifier_buffer_manager.offset_count[13] ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|storage_qualifier_buffer_manager.next_address[12]  ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|storage_qualifier_buffer_manager.offset_count[12] ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|storage_qualifier_buffer_manager.next_address[11]  ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|storage_qualifier_buffer_manager.offset_count[11] ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|storage_qualifier_buffer_manager.next_address[10]  ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|storage_qualifier_buffer_manager.offset_count[10] ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|storage_qualifier_buffer_manager.next_address[9]   ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|storage_qualifier_buffer_manager.offset_count[9]  ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|storage_qualifier_buffer_manager.next_address[8]   ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|storage_qualifier_buffer_manager.offset_count[8]  ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|storage_qualifier_buffer_manager.next_address[7]   ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|storage_qualifier_buffer_manager.offset_count[7]  ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|storage_qualifier_buffer_manager.next_address[6]   ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|storage_qualifier_buffer_manager.offset_count[6]  ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|storage_qualifier_buffer_manager.next_address[5]   ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|storage_qualifier_buffer_manager.offset_count[5]  ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|storage_qualifier_buffer_manager.next_address[4]   ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|storage_qualifier_buffer_manager.offset_count[4]  ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|storage_qualifier_buffer_manager.next_address[3]   ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|storage_qualifier_buffer_manager.offset_count[3]  ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|storage_qualifier_buffer_manager.next_address[2]   ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|storage_qualifier_buffer_manager.offset_count[2]  ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|storage_qualifier_buffer_manager.next_address[1]   ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|storage_qualifier_buffer_manager.offset_count[1]  ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|storage_qualifier_buffer_manager.next_address[0]   ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|storage_qualifier_buffer_manager.offset_count[0]  ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_in_reg_acq[3,5..15]  ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_in_reg_acq[16]      ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[14]                                           ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|current_offset_delayed[14]                                                ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[13]                                           ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|current_offset_delayed[13]                                                ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[12]                                           ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|current_offset_delayed[12]                                                ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[11]                                           ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|current_offset_delayed[11]                                                ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[10]                                           ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|current_offset_delayed[10]                                                ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[9]                                            ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|current_offset_delayed[9]                                                 ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[8]                                            ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|current_offset_delayed[8]                                                 ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[7]                                            ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|current_offset_delayed[7]                                                 ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[6]                                            ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|current_offset_delayed[6]                                                 ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[5]                                            ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|current_offset_delayed[5]                                                 ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[4]                                            ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|current_offset_delayed[4]                                                 ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[3]                                            ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|current_offset_delayed[3]                                                 ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[2]                                            ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|current_offset_delayed[2]                                                 ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[1]                                            ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|current_offset_delayed[1]                                                 ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed[0]                                            ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|current_offset_delayed[0]                                                 ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_shift_clk_ena_pipe_reg[0]                                          ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_enable_delayed_pipe_reg[0]                                   ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_out_reg_tck[3,5..15] ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_out_reg_tck[16]     ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|status_data_pipe_reg[0][30]                                                ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed_pipe_reg[0][14]                              ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|status_data_pipe_reg[0][29]                                                ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed_pipe_reg[0][13]                              ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|status_data_pipe_reg[0][28]                                                ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed_pipe_reg[0][12]                              ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|status_data_pipe_reg[0][27]                                                ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed_pipe_reg[0][11]                              ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|status_data_pipe_reg[0][26]                                                ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed_pipe_reg[0][10]                              ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|status_data_pipe_reg[0][25]                                                ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed_pipe_reg[0][9]                               ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|status_data_pipe_reg[0][24]                                                ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed_pipe_reg[0][8]                               ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|status_data_pipe_reg[0][23]                                                ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed_pipe_reg[0][7]                               ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|status_data_pipe_reg[0][22]                                                ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed_pipe_reg[0][6]                               ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|status_data_pipe_reg[0][21]                                                ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed_pipe_reg[0][5]                               ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|status_data_pipe_reg[0][20]                                                ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed_pipe_reg[0][4]                               ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|status_data_pipe_reg[0][19]                                                ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed_pipe_reg[0][3]                               ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|status_data_pipe_reg[0][18]                                                ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed_pipe_reg[0][2]                               ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|status_data_pipe_reg[0][17]                                                ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed_pipe_reg[0][1]                               ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|status_data_pipe_reg[0][16]                                                ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|buffer_write_address_delayed_pipe_reg[0][0]                               ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_in_reg_acq[16]       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[15]                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_out_reg_tck[16]      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[13,14]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[15]                            ; Merged with auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|final_trigger_set                                 ;
; Total Number of Removed Registers = 78                                                                                                                                                                              ;                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[15]                                   ; Stuck at GND              ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[14],                                   ;
;                                                                                                                                                                                                               ; due to stuck port data_in ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[13]                                    ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_in_reg_acq[16] ; Stuck at GND              ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_out_reg_tck[16] ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; General Register Statistics for Partition "auto_fab_0" ;
+----------------------------------------------+---------+
; Statistic                                    ; Value   ;
+----------------------------------------------+---------+
; Total registers                              ; 1696    ;
; Number of registers using Synchronous Clear  ; 127     ;
; Number of registers using Synchronous Load   ; 159     ;
; Number of registers using Asynchronous Clear ; 550     ;
; Number of registers using Asynchronous Load  ; 0       ;
; Number of registers using Clock Enable       ; 795     ;
; Number of registers using Preset             ; 0       ;
+----------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                     ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain_out ; 362     ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain[0]  ; 1       ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                        ; 3       ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                        ; 2       ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain[1]  ; 1       ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[12]              ; 1       ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[13]              ; 1       ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[14]              ; 1       ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[9]               ; 1       ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[10]              ; 1       ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[11]              ; 1       ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[6]               ; 1       ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[7]               ; 1       ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[8]               ; 1       ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[0]               ; 1       ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[1]               ; 1       ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[2]               ; 1       ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[3]               ; 1       ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[4]               ; 1       ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|modified_post_count[5]               ; 1       ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain[2]  ; 1       ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|status_valid_acq       ; 2       ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain[3]  ; 1       ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain[4]  ; 1       ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain[5]  ; 1       ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain[6]  ; 1       ;
; Total number of inverted registers = 26                                                                                                                                                               ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                     ; Restructuring Performed ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                           ; Yes                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                           ; Yes                     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_val_shift_reg[2]                                                             ; Yes                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_val_shift_reg[13]                                                            ; Yes                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[7]                                                                                                                                    ; Yes                     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc|lfsr[0]                                                     ; Yes                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_out_reg_tck[4]                  ; Yes                     ;
; 3:1                ; 85 bits   ; 170 LEs       ; 170 LEs              ; 0 LEs                  ; Yes        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[58] ; Yes                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_len_reg[11]                                                                  ; Yes                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|counter[14]                                                   ; Yes                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                                                     ; Yes                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_info_reg|word_counter[1]                                                                                                                   ; Yes                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|crc_rom_sr|word_counter[3]                                                           ; Yes                     ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|design_hash_reg[2]                                                                                                                             ; Yes                     ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|crc_rom_sr|WORD_SR[1]                                                                ; Yes                     ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_info_reg|WORD_SR[2]                                                                                                                        ; Yes                     ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst|i141                                                          ; Yes                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+


+--------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition "auto_fab_0" ;
+------------------------+-------------------------------------+
; Type                   ; Count                               ;
+------------------------+-------------------------------------+
; boundary_port          ; 178                                 ;
; cyclone10gx_ff         ; 1696                                ;
;     CLR                ; 17                                  ;
;     ENA                ; 130                                 ;
;     ENA CLR            ; 432                                 ;
;     ENA CLR SCLR       ; 31                                  ;
;     ENA CLR SLD        ; 70                                  ;
;     ENA SCLR           ; 43                                  ;
;     ENA SCLR SLD       ; 45                                  ;
;     ENA SLD            ; 44                                  ;
;     SCLR               ; 8                                   ;
;     plain              ; 876                                 ;
; cyclone10gx_jtag       ; 1                                   ;
; cyclone10gx_lcell_comb ; 538                                 ;
;     arith              ; 94                                  ;
;         0 data inputs  ; 3                                   ;
;         1 data inputs  ; 91                                  ;
;     extend             ; 87                                  ;
;         7 data inputs  ; 87                                  ;
;     normal             ; 357                                 ;
;         0 data inputs  ; 1                                   ;
;         1 data inputs  ; 18                                  ;
;         2 data inputs  ; 46                                  ;
;         3 data inputs  ; 37                                  ;
;         4 data inputs  ; 36                                  ;
;         5 data inputs  ; 131                                 ;
;         6 data inputs  ; 88                                  ;
; cyclone10gx_ram_block  ; 172                                 ;
;                        ;                                     ;
; Number of carry chains ; 7                                   ;
; Max carry chain length ; 32                                  ;
;                        ;                                     ;
; Max LUT depth          ; 4.20                                ;
; Average LUT depth      ; 1.06                                ;
+------------------------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Resource Usage Summary for Partition "auto_fab_0"                                                                                                 ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                         ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 939                                                                                                           ;
;                                             ;                                                                                                               ;
; Combinational ALUT usage for logic          ; 540                                                                                                           ;
;     -- 7 input functions                    ; 87                                                                                                            ;
;     -- 6 input functions                    ; 88                                                                                                            ;
;     -- 5 input functions                    ; 131                                                                                                           ;
;     -- 4 input functions                    ; 36                                                                                                            ;
;     -- <=3 input functions                  ; 198                                                                                                           ;
;                                             ;                                                                                                               ;
; Dedicated logic registers                   ; 1696                                                                                                          ;
;                                             ;                                                                                                               ;
; I/O pins                                    ; 297                                                                                                           ;
; Total MLAB memory bits                      ; 0                                                                                                             ;
; Total block memory bits                     ; 2818048                                                                                                       ;
;                                             ;                                                                                                               ;
; Total DSP Blocks                            ; 0                                                                                                             ;
;     -- [A] Total Fixed Point DSP Blocks     ; 0                                                                                                             ;
;     -- [B] Total Floating Point DSP Blocks  ; 0                                                                                                             ;
;                                             ;                                                                                                               ;
; Maximum fan-out node                        ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_auto_signaltap_auto_signaltap_0_sld_signaltap_inst_acq_clk ;
; Maximum fan-out                             ; 1187                                                                                                          ;
; Total fan-out                               ; 13186                                                                                                         ;
; Average fan-out                             ; 4.87                                                                                                          ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis RAM Summary for Partition "auto_fab_0"                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32768        ; 86           ; 32768        ; 86           ; 2818048 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+----------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                 ;
+----------------+---------------+-----------+----------------+-------------------+--------------------+---------+
; Name           ; Type          ; Status    ; Partition Name ; Actual Connection ; Debug Port         ; Details ;
+----------------+---------------+-----------+----------------+-------------------+--------------------+---------+
; FMCAclk1280    ; Pre-Synthesis ; Connected ; root_partition ; FMCAclk1280       ; acq_clk            ; N/A     ;
; FMCAclk40      ; Pre-Synthesis ; Connected ; root_partition ; FMCAclk40         ; acq_data_in[0]     ; N/A     ;
; ch1[3]         ; Pre-Synthesis ; Connected ; root_partition ; ch1[3]            ; acq_data_in[10]    ; N/A     ;
; ch1[4]         ; Pre-Synthesis ; Connected ; root_partition ; ch1[4]            ; acq_data_in[11]    ; N/A     ;
; ch1[5]         ; Pre-Synthesis ; Connected ; root_partition ; ch1[5]            ; acq_data_in[12]    ; N/A     ;
; ch1[6]         ; Pre-Synthesis ; Connected ; root_partition ; ch1[6]            ; acq_data_in[13]    ; N/A     ;
; ch1[7]         ; Pre-Synthesis ; Connected ; root_partition ; ch1[7]            ; acq_data_in[14]    ; N/A     ;
; ch1[8]         ; Pre-Synthesis ; Connected ; root_partition ; ch1[8]            ; acq_data_in[15]    ; N/A     ;
; ch1[9]         ; Pre-Synthesis ; Connected ; root_partition ; ch1[9]            ; acq_data_in[16]    ; N/A     ;
; ch2[0]         ; Pre-Synthesis ; Connected ; root_partition ; ch2[0]            ; acq_data_in[17]    ; N/A     ;
; ch2[10]        ; Pre-Synthesis ; Connected ; root_partition ; ch2[10]           ; acq_data_in[18]    ; N/A     ;
; ch2[11]        ; Pre-Synthesis ; Connected ; root_partition ; ch2[11]           ; acq_data_in[19]    ; N/A     ;
; ch1[0]         ; Pre-Synthesis ; Connected ; root_partition ; ch1[0]            ; acq_data_in[1]     ; N/A     ;
; ch2[12]        ; Pre-Synthesis ; Connected ; root_partition ; ch2[12]           ; acq_data_in[20]    ; N/A     ;
; ch2[13]        ; Pre-Synthesis ; Connected ; root_partition ; ch2[13]           ; acq_data_in[21]    ; N/A     ;
; ch2[14]        ; Pre-Synthesis ; Connected ; root_partition ; ch2[14]           ; acq_data_in[22]    ; N/A     ;
; ch2[15]        ; Pre-Synthesis ; Connected ; root_partition ; ch2[15]           ; acq_data_in[23]    ; N/A     ;
; ch2[1]         ; Pre-Synthesis ; Connected ; root_partition ; ch2[1]            ; acq_data_in[24]    ; N/A     ;
; ch2[2]         ; Pre-Synthesis ; Connected ; root_partition ; ch2[2]            ; acq_data_in[25]    ; N/A     ;
; ch2[3]         ; Pre-Synthesis ; Connected ; root_partition ; ch2[3]            ; acq_data_in[26]    ; N/A     ;
; ch2[4]         ; Pre-Synthesis ; Connected ; root_partition ; ch2[4]            ; acq_data_in[27]    ; N/A     ;
; ch2[5]         ; Pre-Synthesis ; Connected ; root_partition ; ch2[5]            ; acq_data_in[28]    ; N/A     ;
; ch2[6]         ; Pre-Synthesis ; Connected ; root_partition ; ch2[6]            ; acq_data_in[29]    ; N/A     ;
; ch1[10]        ; Pre-Synthesis ; Connected ; root_partition ; ch1[10]           ; acq_data_in[2]     ; N/A     ;
; ch2[7]         ; Pre-Synthesis ; Connected ; root_partition ; ch2[7]            ; acq_data_in[30]    ; N/A     ;
; ch2[8]         ; Pre-Synthesis ; Connected ; root_partition ; ch2[8]            ; acq_data_in[31]    ; N/A     ;
; ch2[9]         ; Pre-Synthesis ; Connected ; root_partition ; ch2[9]            ; acq_data_in[32]    ; N/A     ;
; ch3[0]         ; Pre-Synthesis ; Connected ; root_partition ; ch3[0]            ; acq_data_in[33]    ; N/A     ;
; ch3[10]        ; Pre-Synthesis ; Connected ; root_partition ; ch3[10]           ; acq_data_in[34]    ; N/A     ;
; ch3[11]        ; Pre-Synthesis ; Connected ; root_partition ; ch3[11]           ; acq_data_in[35]    ; N/A     ;
; ch3[12]        ; Pre-Synthesis ; Connected ; root_partition ; ch3[12]           ; acq_data_in[36]    ; N/A     ;
; ch3[13]        ; Pre-Synthesis ; Connected ; root_partition ; ch3[13]           ; acq_data_in[37]    ; N/A     ;
; ch3[14]        ; Pre-Synthesis ; Connected ; root_partition ; ch3[14]           ; acq_data_in[38]    ; N/A     ;
; ch3[15]        ; Pre-Synthesis ; Connected ; root_partition ; ch3[15]           ; acq_data_in[39]    ; N/A     ;
; ch1[11]        ; Pre-Synthesis ; Connected ; root_partition ; ch1[11]           ; acq_data_in[3]     ; N/A     ;
; ch3[1]         ; Pre-Synthesis ; Connected ; root_partition ; ch3[1]            ; acq_data_in[40]    ; N/A     ;
; ch3[2]         ; Pre-Synthesis ; Connected ; root_partition ; ch3[2]            ; acq_data_in[41]    ; N/A     ;
; ch3[3]         ; Pre-Synthesis ; Connected ; root_partition ; ch3[3]            ; acq_data_in[42]    ; N/A     ;
; ch3[4]         ; Pre-Synthesis ; Connected ; root_partition ; ch3[4]            ; acq_data_in[43]    ; N/A     ;
; ch3[5]         ; Pre-Synthesis ; Connected ; root_partition ; ch3[5]            ; acq_data_in[44]    ; N/A     ;
; ch3[6]         ; Pre-Synthesis ; Connected ; root_partition ; ch3[6]            ; acq_data_in[45]    ; N/A     ;
; ch3[7]         ; Pre-Synthesis ; Connected ; root_partition ; ch3[7]            ; acq_data_in[46]    ; N/A     ;
; ch3[8]         ; Pre-Synthesis ; Connected ; root_partition ; ch3[8]            ; acq_data_in[47]    ; N/A     ;
; ch3[9]         ; Pre-Synthesis ; Connected ; root_partition ; ch3[9]            ; acq_data_in[48]    ; N/A     ;
; ch4[0]         ; Pre-Synthesis ; Connected ; root_partition ; ch4[0]            ; acq_data_in[49]    ; N/A     ;
; ch1[12]        ; Pre-Synthesis ; Connected ; root_partition ; ch1[12]           ; acq_data_in[4]     ; N/A     ;
; ch4[10]        ; Pre-Synthesis ; Connected ; root_partition ; ch4[10]           ; acq_data_in[50]    ; N/A     ;
; ch4[11]        ; Pre-Synthesis ; Connected ; root_partition ; ch4[11]           ; acq_data_in[51]    ; N/A     ;
; ch4[12]        ; Pre-Synthesis ; Connected ; root_partition ; ch4[12]           ; acq_data_in[52]    ; N/A     ;
; ch4[13]        ; Pre-Synthesis ; Connected ; root_partition ; ch4[13]           ; acq_data_in[53]    ; N/A     ;
; ch4[14]        ; Pre-Synthesis ; Connected ; root_partition ; ch4[14]           ; acq_data_in[54]    ; N/A     ;
; ch4[15]        ; Pre-Synthesis ; Connected ; root_partition ; ch4[15]           ; acq_data_in[55]    ; N/A     ;
; ch4[1]         ; Pre-Synthesis ; Connected ; root_partition ; ch4[1]            ; acq_data_in[56]    ; N/A     ;
; ch4[2]         ; Pre-Synthesis ; Connected ; root_partition ; ch4[2]            ; acq_data_in[57]    ; N/A     ;
; ch4[3]         ; Pre-Synthesis ; Connected ; root_partition ; ch4[3]            ; acq_data_in[58]    ; N/A     ;
; ch4[4]         ; Pre-Synthesis ; Connected ; root_partition ; ch4[4]            ; acq_data_in[59]    ; N/A     ;
; ch1[13]        ; Pre-Synthesis ; Connected ; root_partition ; ch1[13]           ; acq_data_in[5]     ; N/A     ;
; ch4[5]         ; Pre-Synthesis ; Connected ; root_partition ; ch4[5]            ; acq_data_in[60]    ; N/A     ;
; ch4[6]         ; Pre-Synthesis ; Connected ; root_partition ; ch4[6]            ; acq_data_in[61]    ; N/A     ;
; ch4[7]         ; Pre-Synthesis ; Connected ; root_partition ; ch4[7]            ; acq_data_in[62]    ; N/A     ;
; ch4[8]         ; Pre-Synthesis ; Connected ; root_partition ; ch4[8]            ; acq_data_in[63]    ; N/A     ;
; ch4[9]         ; Pre-Synthesis ; Connected ; root_partition ; ch4[9]            ; acq_data_in[64]    ; N/A     ;
; led[0]         ; Pre-Synthesis ; Connected ; root_partition ; led[0]            ; acq_data_in[65]    ; N/A     ;
; led[1]         ; Pre-Synthesis ; Connected ; root_partition ; led[1]            ; acq_data_in[66]    ; N/A     ;
; pb[0]          ; Pre-Synthesis ; Connected ; root_partition ; pb[0]             ; acq_data_in[67]    ; N/A     ;
; pb[1]          ; Pre-Synthesis ; Connected ; root_partition ; pb[1]             ; acq_data_in[68]    ; N/A     ;
; source_out[0]  ; Pre-Synthesis ; Connected ; root_partition ; source_out[0]     ; acq_data_in[69]    ; N/A     ;
; ch1[14]        ; Pre-Synthesis ; Connected ; root_partition ; ch1[14]           ; acq_data_in[6]     ; N/A     ;
; source_out[10] ; Pre-Synthesis ; Connected ; root_partition ; source_out[10]    ; acq_data_in[70]    ; N/A     ;
; source_out[11] ; Pre-Synthesis ; Connected ; root_partition ; source_out[11]    ; acq_data_in[71]    ; N/A     ;
; source_out[12] ; Pre-Synthesis ; Connected ; root_partition ; source_out[12]    ; acq_data_in[72]    ; N/A     ;
; source_out[13] ; Pre-Synthesis ; Connected ; root_partition ; source_out[13]    ; acq_data_in[73]    ; N/A     ;
; source_out[14] ; Pre-Synthesis ; Connected ; root_partition ; source_out[14]    ; acq_data_in[74]    ; N/A     ;
; source_out[15] ; Pre-Synthesis ; Connected ; root_partition ; source_out[15]    ; acq_data_in[75]    ; N/A     ;
; source_out[1]  ; Pre-Synthesis ; Connected ; root_partition ; source_out[1]     ; acq_data_in[76]    ; N/A     ;
; source_out[2]  ; Pre-Synthesis ; Connected ; root_partition ; source_out[2]     ; acq_data_in[77]    ; N/A     ;
; source_out[3]  ; Pre-Synthesis ; Connected ; root_partition ; source_out[3]     ; acq_data_in[78]    ; N/A     ;
; source_out[4]  ; Pre-Synthesis ; Connected ; root_partition ; source_out[4]     ; acq_data_in[79]    ; N/A     ;
; ch1[15]        ; Pre-Synthesis ; Connected ; root_partition ; ch1[15]           ; acq_data_in[7]     ; N/A     ;
; source_out[5]  ; Pre-Synthesis ; Connected ; root_partition ; source_out[5]     ; acq_data_in[80]    ; N/A     ;
; source_out[6]  ; Pre-Synthesis ; Connected ; root_partition ; source_out[6]     ; acq_data_in[81]    ; N/A     ;
; source_out[7]  ; Pre-Synthesis ; Connected ; root_partition ; source_out[7]     ; acq_data_in[82]    ; N/A     ;
; source_out[8]  ; Pre-Synthesis ; Connected ; root_partition ; source_out[8]     ; acq_data_in[83]    ; N/A     ;
; source_out[9]  ; Pre-Synthesis ; Connected ; root_partition ; source_out[9]     ; acq_data_in[84]    ; N/A     ;
; ch1[1]         ; Pre-Synthesis ; Connected ; root_partition ; ch1[1]            ; acq_data_in[8]     ; N/A     ;
; ch1[2]         ; Pre-Synthesis ; Connected ; root_partition ; ch1[2]            ; acq_data_in[9]     ; N/A     ;
; FMCAclk40      ; Pre-Synthesis ; Connected ; root_partition ; FMCAclk40         ; acq_trigger_in[0]  ; N/A     ;
; ch1[3]         ; Pre-Synthesis ; Connected ; root_partition ; ch1[3]            ; acq_trigger_in[10] ; N/A     ;
; ch1[4]         ; Pre-Synthesis ; Connected ; root_partition ; ch1[4]            ; acq_trigger_in[11] ; N/A     ;
; ch1[5]         ; Pre-Synthesis ; Connected ; root_partition ; ch1[5]            ; acq_trigger_in[12] ; N/A     ;
; ch1[6]         ; Pre-Synthesis ; Connected ; root_partition ; ch1[6]            ; acq_trigger_in[13] ; N/A     ;
; ch1[7]         ; Pre-Synthesis ; Connected ; root_partition ; ch1[7]            ; acq_trigger_in[14] ; N/A     ;
; ch1[8]         ; Pre-Synthesis ; Connected ; root_partition ; ch1[8]            ; acq_trigger_in[15] ; N/A     ;
; ch1[9]         ; Pre-Synthesis ; Connected ; root_partition ; ch1[9]            ; acq_trigger_in[16] ; N/A     ;
; ch2[0]         ; Pre-Synthesis ; Connected ; root_partition ; ch2[0]            ; acq_trigger_in[17] ; N/A     ;
; ch2[10]        ; Pre-Synthesis ; Connected ; root_partition ; ch2[10]           ; acq_trigger_in[18] ; N/A     ;
; ch2[11]        ; Pre-Synthesis ; Connected ; root_partition ; ch2[11]           ; acq_trigger_in[19] ; N/A     ;
; ch1[0]         ; Pre-Synthesis ; Connected ; root_partition ; ch1[0]            ; acq_trigger_in[1]  ; N/A     ;
; ch2[12]        ; Pre-Synthesis ; Connected ; root_partition ; ch2[12]           ; acq_trigger_in[20] ; N/A     ;
; ch2[13]        ; Pre-Synthesis ; Connected ; root_partition ; ch2[13]           ; acq_trigger_in[21] ; N/A     ;
; ch2[14]        ; Pre-Synthesis ; Connected ; root_partition ; ch2[14]           ; acq_trigger_in[22] ; N/A     ;
; ch2[15]        ; Pre-Synthesis ; Connected ; root_partition ; ch2[15]           ; acq_trigger_in[23] ; N/A     ;
; ch2[1]         ; Pre-Synthesis ; Connected ; root_partition ; ch2[1]            ; acq_trigger_in[24] ; N/A     ;
; ch2[2]         ; Pre-Synthesis ; Connected ; root_partition ; ch2[2]            ; acq_trigger_in[25] ; N/A     ;
; ch2[3]         ; Pre-Synthesis ; Connected ; root_partition ; ch2[3]            ; acq_trigger_in[26] ; N/A     ;
; ch2[4]         ; Pre-Synthesis ; Connected ; root_partition ; ch2[4]            ; acq_trigger_in[27] ; N/A     ;
; ch2[5]         ; Pre-Synthesis ; Connected ; root_partition ; ch2[5]            ; acq_trigger_in[28] ; N/A     ;
; ch2[6]         ; Pre-Synthesis ; Connected ; root_partition ; ch2[6]            ; acq_trigger_in[29] ; N/A     ;
; ch1[10]        ; Pre-Synthesis ; Connected ; root_partition ; ch1[10]           ; acq_trigger_in[2]  ; N/A     ;
; ch2[7]         ; Pre-Synthesis ; Connected ; root_partition ; ch2[7]            ; acq_trigger_in[30] ; N/A     ;
; ch2[8]         ; Pre-Synthesis ; Connected ; root_partition ; ch2[8]            ; acq_trigger_in[31] ; N/A     ;
; ch2[9]         ; Pre-Synthesis ; Connected ; root_partition ; ch2[9]            ; acq_trigger_in[32] ; N/A     ;
; ch3[0]         ; Pre-Synthesis ; Connected ; root_partition ; ch3[0]            ; acq_trigger_in[33] ; N/A     ;
; ch3[10]        ; Pre-Synthesis ; Connected ; root_partition ; ch3[10]           ; acq_trigger_in[34] ; N/A     ;
; ch3[11]        ; Pre-Synthesis ; Connected ; root_partition ; ch3[11]           ; acq_trigger_in[35] ; N/A     ;
; ch3[12]        ; Pre-Synthesis ; Connected ; root_partition ; ch3[12]           ; acq_trigger_in[36] ; N/A     ;
; ch3[13]        ; Pre-Synthesis ; Connected ; root_partition ; ch3[13]           ; acq_trigger_in[37] ; N/A     ;
; ch3[14]        ; Pre-Synthesis ; Connected ; root_partition ; ch3[14]           ; acq_trigger_in[38] ; N/A     ;
; ch3[15]        ; Pre-Synthesis ; Connected ; root_partition ; ch3[15]           ; acq_trigger_in[39] ; N/A     ;
; ch1[11]        ; Pre-Synthesis ; Connected ; root_partition ; ch1[11]           ; acq_trigger_in[3]  ; N/A     ;
; ch3[1]         ; Pre-Synthesis ; Connected ; root_partition ; ch3[1]            ; acq_trigger_in[40] ; N/A     ;
; ch3[2]         ; Pre-Synthesis ; Connected ; root_partition ; ch3[2]            ; acq_trigger_in[41] ; N/A     ;
; ch3[3]         ; Pre-Synthesis ; Connected ; root_partition ; ch3[3]            ; acq_trigger_in[42] ; N/A     ;
; ch3[4]         ; Pre-Synthesis ; Connected ; root_partition ; ch3[4]            ; acq_trigger_in[43] ; N/A     ;
; ch3[5]         ; Pre-Synthesis ; Connected ; root_partition ; ch3[5]            ; acq_trigger_in[44] ; N/A     ;
; ch3[6]         ; Pre-Synthesis ; Connected ; root_partition ; ch3[6]            ; acq_trigger_in[45] ; N/A     ;
; ch3[7]         ; Pre-Synthesis ; Connected ; root_partition ; ch3[7]            ; acq_trigger_in[46] ; N/A     ;
; ch3[8]         ; Pre-Synthesis ; Connected ; root_partition ; ch3[8]            ; acq_trigger_in[47] ; N/A     ;
; ch3[9]         ; Pre-Synthesis ; Connected ; root_partition ; ch3[9]            ; acq_trigger_in[48] ; N/A     ;
; ch4[0]         ; Pre-Synthesis ; Connected ; root_partition ; ch4[0]            ; acq_trigger_in[49] ; N/A     ;
; ch1[12]        ; Pre-Synthesis ; Connected ; root_partition ; ch1[12]           ; acq_trigger_in[4]  ; N/A     ;
; ch4[10]        ; Pre-Synthesis ; Connected ; root_partition ; ch4[10]           ; acq_trigger_in[50] ; N/A     ;
; ch4[11]        ; Pre-Synthesis ; Connected ; root_partition ; ch4[11]           ; acq_trigger_in[51] ; N/A     ;
; ch4[12]        ; Pre-Synthesis ; Connected ; root_partition ; ch4[12]           ; acq_trigger_in[52] ; N/A     ;
; ch4[13]        ; Pre-Synthesis ; Connected ; root_partition ; ch4[13]           ; acq_trigger_in[53] ; N/A     ;
; ch4[14]        ; Pre-Synthesis ; Connected ; root_partition ; ch4[14]           ; acq_trigger_in[54] ; N/A     ;
; ch4[15]        ; Pre-Synthesis ; Connected ; root_partition ; ch4[15]           ; acq_trigger_in[55] ; N/A     ;
; ch4[1]         ; Pre-Synthesis ; Connected ; root_partition ; ch4[1]            ; acq_trigger_in[56] ; N/A     ;
; ch4[2]         ; Pre-Synthesis ; Connected ; root_partition ; ch4[2]            ; acq_trigger_in[57] ; N/A     ;
; ch4[3]         ; Pre-Synthesis ; Connected ; root_partition ; ch4[3]            ; acq_trigger_in[58] ; N/A     ;
; ch4[4]         ; Pre-Synthesis ; Connected ; root_partition ; ch4[4]            ; acq_trigger_in[59] ; N/A     ;
; ch1[13]        ; Pre-Synthesis ; Connected ; root_partition ; ch1[13]           ; acq_trigger_in[5]  ; N/A     ;
; ch4[5]         ; Pre-Synthesis ; Connected ; root_partition ; ch4[5]            ; acq_trigger_in[60] ; N/A     ;
; ch4[6]         ; Pre-Synthesis ; Connected ; root_partition ; ch4[6]            ; acq_trigger_in[61] ; N/A     ;
; ch4[7]         ; Pre-Synthesis ; Connected ; root_partition ; ch4[7]            ; acq_trigger_in[62] ; N/A     ;
; ch4[8]         ; Pre-Synthesis ; Connected ; root_partition ; ch4[8]            ; acq_trigger_in[63] ; N/A     ;
; ch4[9]         ; Pre-Synthesis ; Connected ; root_partition ; ch4[9]            ; acq_trigger_in[64] ; N/A     ;
; led[0]         ; Pre-Synthesis ; Connected ; root_partition ; led[0]            ; acq_trigger_in[65] ; N/A     ;
; led[1]         ; Pre-Synthesis ; Connected ; root_partition ; led[1]            ; acq_trigger_in[66] ; N/A     ;
; pb[0]          ; Pre-Synthesis ; Connected ; root_partition ; pb[0]             ; acq_trigger_in[67] ; N/A     ;
; pb[1]          ; Pre-Synthesis ; Connected ; root_partition ; pb[1]             ; acq_trigger_in[68] ; N/A     ;
; source_out[0]  ; Pre-Synthesis ; Connected ; root_partition ; source_out[0]     ; acq_trigger_in[69] ; N/A     ;
; ch1[14]        ; Pre-Synthesis ; Connected ; root_partition ; ch1[14]           ; acq_trigger_in[6]  ; N/A     ;
; source_out[10] ; Pre-Synthesis ; Connected ; root_partition ; source_out[10]    ; acq_trigger_in[70] ; N/A     ;
; source_out[11] ; Pre-Synthesis ; Connected ; root_partition ; source_out[11]    ; acq_trigger_in[71] ; N/A     ;
; source_out[12] ; Pre-Synthesis ; Connected ; root_partition ; source_out[12]    ; acq_trigger_in[72] ; N/A     ;
; source_out[13] ; Pre-Synthesis ; Connected ; root_partition ; source_out[13]    ; acq_trigger_in[73] ; N/A     ;
; source_out[14] ; Pre-Synthesis ; Connected ; root_partition ; source_out[14]    ; acq_trigger_in[74] ; N/A     ;
; source_out[15] ; Pre-Synthesis ; Connected ; root_partition ; source_out[15]    ; acq_trigger_in[75] ; N/A     ;
; source_out[1]  ; Pre-Synthesis ; Connected ; root_partition ; source_out[1]     ; acq_trigger_in[76] ; N/A     ;
; source_out[2]  ; Pre-Synthesis ; Connected ; root_partition ; source_out[2]     ; acq_trigger_in[77] ; N/A     ;
; source_out[3]  ; Pre-Synthesis ; Connected ; root_partition ; source_out[3]     ; acq_trigger_in[78] ; N/A     ;
; source_out[4]  ; Pre-Synthesis ; Connected ; root_partition ; source_out[4]     ; acq_trigger_in[79] ; N/A     ;
; ch1[15]        ; Pre-Synthesis ; Connected ; root_partition ; ch1[15]           ; acq_trigger_in[7]  ; N/A     ;
; source_out[5]  ; Pre-Synthesis ; Connected ; root_partition ; source_out[5]     ; acq_trigger_in[80] ; N/A     ;
; source_out[6]  ; Pre-Synthesis ; Connected ; root_partition ; source_out[6]     ; acq_trigger_in[81] ; N/A     ;
; source_out[7]  ; Pre-Synthesis ; Connected ; root_partition ; source_out[7]     ; acq_trigger_in[82] ; N/A     ;
; source_out[8]  ; Pre-Synthesis ; Connected ; root_partition ; source_out[8]     ; acq_trigger_in[83] ; N/A     ;
; source_out[9]  ; Pre-Synthesis ; Connected ; root_partition ; source_out[9]     ; acq_trigger_in[84] ; N/A     ;
; ch1[1]         ; Pre-Synthesis ; Connected ; root_partition ; ch1[1]            ; acq_trigger_in[8]  ; N/A     ;
; ch1[2]         ; Pre-Synthesis ; Connected ; root_partition ; ch1[2]            ; acq_trigger_in[9]  ; N/A     ;
+----------------+---------------+-----------+----------------+-------------------+--------------------+---------+


+--------------------+
; Synthesis Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Synthesis
    Info: Version 21.1.0 Build 169 03/24/2021 SC Pro Edition
    Info: Processing started: Thu May 27 18:15:32 2021
    Info: System process ID: 12320
Info: Command: quartus_syn --read_settings_files=on --write_settings_files=off test1280M -c test1280M --recompile
Info: qis_default_flow_script.tcl version: #2
Info: Initializing Synthesis...
Info: Project = "test1280M"
Info: Revision = "test1280M"
Info: Recompile enabled
Info: Analyzing source files
Warning (16924): Verilog HDL warning at test1280M.v(81): redeclaration of ansi port FMCAclk40 is not allowed File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.v Line: 81
Warning (16746): Verilog HDL warning at test1280M.v(101): ch1 is already implicitly declared on line 98 File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.v Line: 101
Warning (16746): Verilog HDL warning at test1280M.v(107): ch2 is already implicitly declared on line 105 File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.v Line: 107
Warning (16746): Verilog HDL warning at test1280M.v(116): ch3 is already implicitly declared on line 112 File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.v Line: 116
Warning (16746): Verilog HDL warning at test1280M.v(117): ch4 is already implicitly declared on line 113 File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.v Line: 117
Warning (16924): Verilog HDL warning at test1280M.v(121): redeclaration of ansi port pb is not allowed File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.v Line: 121
Warning (16924): Verilog HDL warning at test1280M.v(122): redeclaration of ansi port led is not allowed File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.v Line: 122
Warning (16924): Verilog HDL warning at test1280M.v(123): redeclaration of ansi port trigger is not allowed File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.v Line: 123
Warning (16924): Verilog HDL warning at test1280M.v(136): redeclaration of ansi port source_out is not allowed File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.v Line: 136
Warning (16746): Verilog HDL warning at test1280M.v(138): to_led is already implicitly declared on line 130 File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.v Line: 138
Info: Elaborating from top-level entity "test1280M"
Info (18235): Library search order is as follows: "altera_iopll_1931; genclktree; genclkRB". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER.
Warning (13469): Verilog HDL assignment warning at counter_source.v(13): truncated value with size 17 to match size of target (16) File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/counter_source.v Line: 13
Warning (13469): Verilog HDL assignment warning at sw_debouncer.v(20): truncated value with size 19 to match size of target (18) File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/sw_debouncer.v Line: 20
Warning (21610): Output port "trigger" in top-level entity "test1280M" does not have a driver. Connecting to the default value "gnd". File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.v Line: 23
Info: Found 20 design entities
Info: There are 11 partitions after elaboration.
Info: Creating instance-specific data models and dissolving soft partitions
Info (18299): Expanding entity and wildcard assignments.
Info (18300): Expanded entity and wildcard assignments. Elapsed time: 00:00:00
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab_0.
Info (11172): Alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Deploying alt_sld_fab_0 to C:\Users\L\Desktop\Reasearch_Lab\Dr_Ye_pt_2\datao_lily_PAM4\testcyclone10GX1280M\qdb\.t\60b0287f2251.tmp\.temp\sld_fabrics\ipgen\alt_sld_fab_0\alt_sld_fab_0.ip
Info (11172): ***************************************************************
Info (11172): Quartus is a registered trademark of Intel Corporation in the
Info (11172): US and other countries.  Portions of the Quartus Prime software
Info (11172): Code, and other portions of the code included in this download
Info (11172): Or on this DVD, are licensed to Intel Corporation and are the
Info (11172): Copyrighted property of third parties. For license details,
Info (11172): Refer to the End User License Agreement at
Info (11172): Http://fpgasoftware.intel.com/eula.
Info (11172): ***************************************************************
Info (11172): Saving generation log to C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/qdb/.t/60b0287f2251.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/alt_sld_fab_0_generation.rpt
Info (11172): Generated by version: 21.1 build 169
Info (11172): Starting: Create HDL design files for synthesis
Info (11172): Qsys-generate C:\Users\L\Desktop\Reasearch_Lab\Dr_Ye_pt_2\datao_lily_PAM4\testcyclone10GX1280M\qdb\.t\60b0287f2251.tmp\.temp\sld_fabrics\ipgen\alt_sld_fab_0\alt_sld_fab_0.ip --synthesis=VERILOG --output-directory=C:\Users\L\Desktop\Reasearch_Lab\Dr_Ye_pt_2\datao_lily_PAM4\testcyclone10GX1280M\qdb\.t\60b0287f2251.tmp\.temp\sld_fabrics\ipgen\alt_sld_fab_0\alt_sld_fab_0 --family="Cyclone 10 GX" --part=10CX220YF780E5G
Info (11172): Alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab_0: "Transforming system: alt_sld_fab_0"
Info (11172): Alt_sld_fab_0: "Naming system components in system: alt_sld_fab_0"
Info (11172): Alt_sld_fab_0: "Processing generation queue"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0_alt_sld_fab_0_10_mgvf7lq"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0_alt_sld_fab_1920_s7khtgi"
Info (11172): Alt_sld_fab_0: "Generating: altera_signaltap_agent_wrapper"
Info (11172): Alt_sld_fab_0: "Generating: altera_jtag_wys_atom"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_sld_jtag_hub_1920_aw4y6oq"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_connection_identification_hub_1920_z46jrxi"
Info (11172): Alt_sld_fab_0: "Generating: alt_sld_fab_0_intel_configuration_debug_reset_release_hub_203_nlkpsuq"
Info (11172): Conf_reset_src: "Generating: conf_reset_src"
Info (11172): Grounded_conf_reset_src: "Generating: grounded_conf_reset_src"
Info (11172): Alt_sld_fab_0: "Generating: conf_reset_src"
Info (11172): Alt_sld_fab_0: "Generating: grounded_conf_reset_src"
Info (11172): Alt_sld_fab_0: "Generating: intel_configuration_reset_release_for_debug"
Info (11172): Alt_sld_fab_0: "Generating: intel_configuration_reset_release_to_debug_logic"
Info (11172): Alt_sld_fab_0: Done "alt_sld_fab_0" with 12 modules, 13 files
Info (11172): Qsys-generate succeeded.
Info (11172): Finished: Create HDL design files for synthesis
Info (11172): ***************************************************************
Info (11172): Quartus is a registered trademark of Intel Corporation in the
Info (11172): US and other countries.  Portions of the Quartus Prime software
Info (11172): Code, and other portions of the code included in this download
Info (11172): Or on this DVD, are licensed to Intel Corporation and are the
Info (11172): Copyrighted property of third parties. For license details,
Info (11172): Refer to the End User License Agreement at
Info (11172): Http://fpgasoftware.intel.com/eula.
Info (11172): ***************************************************************
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab_0.
Info (19337): VHDL info at sld_signaltap.vhd(39): executing entity "sld_signaltap(sld_node_info=805334528,sld_section_id="auto_signaltap_0",sld_data_bits=85,sld_trigger_bits=85,sld_node_crc_hiword=7343,sld_node_crc_loword=45188,sld_sample_depth=32768,sld_segment_size=32768,sld_trigger_level=1,sld_advanced_trigger_entity="basic,1,",sld_ram_pipeline=1,sld_inversion_mask_length=285,sld_inversion_mask="000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",sld_current_resource_width=1,sld_storage_qualifier_bits=85,sld_storage_qualifier_gap_record=1,sld_storage_qualifier_mode="PORT",sld_storage_qualifier_inversion_mask_length=1,sld_create_monitor_interface=1,sld_use_jtag_signal_adapter=0)(1,13)(1,16)(1,4)(1,8)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(0,284)(1,25)(1,3)(1,4)(1,5)" with architecture "rtl" File: c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 39
Info (19337): VHDL info at sld_signaltap_impl.vhd(167): executing entity "sld_signaltap_impl(sld_data_bits=85,sld_trigger_bits=85,sld_node_crc_hiword=7343,sld_node_crc_loword=45188,sld_sample_depth=32768,sld_segment_size=32768,sld_state_bits=11,sld_trigger_level=1,sld_advanced_trigger_entity="basic,1,",sld_inversion_mask_length=285,sld_inversion_mask="000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",sld_current_resource_width=1,sld_storage_qualifier_bits=85,sld_storage_qualifier_gap_record=1,sld_storage_qualifier_mode="PORT",sld_storage_qualifier_inversion_mask_length=1,sld_trigger_pipeline=0,sld_ram_pipeline=1,sld_counter_pipeline=0)(1,13)(1,4)(1,8)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(0,284)(1,25)(1,3)(1,4)(1,5)" with architecture "rtl" File: c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 167
Info (19337): VHDL info at sld_signaltap_impl.vhd(522): executing entity "sld_signaltap_jtag(sld_data_bits=85,sld_trigger_bits=85,sld_node_crc_hiword=7343,sld_node_crc_loword=45188,sld_sample_depth=32768,sld_segment_size=32768,sld_state_bits=11,sld_buffer_full_stop=1,sld_trigger_in_enabled=0,sld_advanced_trigger_entity="basic,1,",sld_inversion_mask_length=285,sld_inversion_mask="000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",sld_state_flow_mgr_entity="state_flow_mgr_entity.vhd",sld_current_resource_width=1,sld_storage_qualifier_bits=85,sld_storage_qualifier_gap_record=1,sld_storage_qualifier_mode="PORT",sld_storage_qualifier_inversion_mask_length=1,sld_ram_pipeline=1)(1,4)(1,8)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(0,284)(1,25)(1,3)(1,4)(1,5)" with architecture "rtl" File: c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 522
Info (19337): VHDL info at sld_stp_acq_core.vhd(16): executing entity "sld_stp_acq_core(sld_data_bits=85,sld_trigger_bits=85,sld_node_crc_hiword=7343,sld_node_crc_loword=45188,sld_sample_depth=32768,sld_segment_size=32768,sld_state_bits=11,sld_buffer_full_stop=1,sld_trigger_in_enabled=0,sld_advanced_trigger_entity="basic,1,",sld_inversion_mask_length=285,sld_inversion_mask="000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",sld_state_flow_mgr_entity="state_flow_mgr_entity.vhd",sld_current_resource_width=1,sld_storage_qualifier_bits=85,sld_storage_qualifier_gap_record=1,sld_storage_qualifier_mode="PORT",sld_storage_qualifier_inversion_mask_length=1,sld_ram_pipeline=1)(14,0)(14,0)(14,0)(30,0)(0,0)(16,0)(1,4)(1,8)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(0,284)(1,25)(1,3)(1,4)(1,5)" with architecture "rtl" File: c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_stp_acq_core.vhd Line: 16
Info (19337): VHDL info at sld_ela_control.vhd(72): executing entity "sld_ela_control(ip_major_version=6,trigger_input_width=85,advanced_trigger_entity="basic,1,",mem_address_bits=15,sample_depth=32768,state_bits=11,segment_size_bits=15,state_flow_mgr_entity="state_flow_mgr_entity.vhd",storage_qualifier_width=85,storage_qualifier_mode="PORT",storage_qualifier_inversion_mask_length=0,storage_qualifier_advanced_condition_entity="basic")(1,8)(284,284)(1,25)(1,4)(1,5)" with architecture "rtl" File: c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_ela_control.vhd Line: 72
Info (19337): VHDL info at sld_ela_control.vhd(1174): executing entity "sld_ela_basic_multi_level_trigger(ip_major_version=6,data_bits=85)(0,0)" with architecture "rtl" File: c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_ela_control.vhd Line: 1174
Info (19337): VHDL info at sld_mbpmg.vhd(37): executing entity "sld_mbpmg(ip_major_version=6,data_bits=85)" with architecture "rtl" File: c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_mbpmg.vhd Line: 37
Info (19337): VHDL info at sld_mbpmg.vhd(257): executing entity "sld_sbpmg(ip_major_version=6)" with architecture "rtl" File: c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_mbpmg.vhd Line: 257
Info (19337): VHDL info at sld_ela_trigger_flow_mgr.vhd(10): executing entity "sld_ela_trigger_flow_mgr(ip_major_version=6,trigger_level=1,segment_size_bits=15)(0,0)" with architecture "rtl" File: c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd Line: 10
Info (19337): VHDL info at sld_buffer_manager.vhd(47): executing entity "sld_buffer_manager(ip_major_version=6,address_bits=15,segment_size_bits=15,num_segments_bits=1,storage_qualifier_mode="PORT")(1,4)" with architecture "rtl" File: c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 47
Info (19337): VHDL info at sld_gap_detector.vhd(7): executing entity "sld_gap_detector(ip_major_version=6)" with architecture "rtl" File: c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_gap_detector.vhd Line: 7
Warning (13752): VHDL Subtype or Type Declaration warning at sld_stp_acq_core.vhd(906): subtype or type has null range File: c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_stp_acq_core.vhd Line: 906
Info (19337): VHDL info at sld_stp_comm_acq_domain_xing.vhd(21): executing entity "sld_stp_comm_acq_domain_xing(sld_data_bits=85,sld_trigger_bits=85,sld_node_crc_hiword=7343,sld_node_crc_loword=45188,sld_sample_depth=32768,sld_segment_size=32768,sld_state_bits=11,sld_buffer_full_stop=1,sld_trigger_in_enabled=0,sld_advanced_trigger_entity="basic,1,",sld_inversion_mask_length=285,sld_inversion_mask="000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",sld_state_flow_mgr_entity="state_flow_mgr_entity.vhd",sld_current_resource_width=1,sld_storage_qualifier_bits=85,sld_storage_qualifier_gap_record=1,sld_storage_qualifier_mode="PORT",sld_storage_qualifier_inversion_mask_length=1,sld_ram_pipeline=1)(14,0)(30,0)(0,0)(16,0)(14,0)(14,0)(14,0)(14,0)(14,0)(30,0)(0,0)(16,0)(1,4)(1,8)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(0,284)(1,25)(1,3)(1,4)(1,5)" with architecture "rtl" File: c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_stp_comm_acq_domain_xing.vhd Line: 21
Info (19337): VHDL info at intel_stp_status_bits_cdc.vhd(26): executing entity "intel_stp_status_bits_cdc(stp_status_bits_width=17)" with architecture "rtl" File: c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/intel_stp_status_bits_cdc.vhd Line: 26
Info (19337): VHDL info at sld_stp_comm_jtag.vhd(16): executing entity "sld_stp_comm_jtag(sld_data_bits=85,sld_trigger_bits=85,sld_node_crc_hiword=7343,sld_node_crc_loword=45188,sld_sample_depth=32768,sld_segment_size=32768,sld_state_bits=11,sld_buffer_full_stop=1,sld_trigger_in_enabled=0,sld_advanced_trigger_entity="basic,1,",sld_inversion_mask_length=285,sld_inversion_mask="000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",sld_state_flow_mgr_entity="state_flow_mgr_entity.vhd",sld_current_resource_width=1,sld_storage_qualifier_bits=85,sld_storage_qualifier_gap_record=1,sld_storage_qualifier_mode="PORT",sld_storage_qualifier_inversion_mask_length=1,sld_ram_pipeline=1)(14,0)(14,0)(14,0)(30,0)(0,0)(16,0)(1,4)(1,8)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(1,4)(0,284)(1,25)(1,3)(1,4)(1,5)" with architecture "rtl" File: c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_stp_comm_jtag.vhd Line: 16
Info (19337): VHDL info at sld_buffer_manager.vhd(563): executing entity "sld_offload_buffer_mgr(ip_major_version=6,buffer_depth=32768,segment_count=1,mem_address_bits=15,data_bits=86,status_bits=31,data_bit_cntr_bits=7,status_bit_cntr_bits=5,ela_status_bits=4)" with architecture "rtl" File: c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 563
Info (19337): VHDL info at sld_rom_sr.vhd(5): executing entity "sld_rom_sr" with architecture "INFO_REG" File: c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_rom_sr.vhd Line: 5
Info (19337): VHDL info at sld_stp_comm_jtag.vhd(789): executing entity "serial_crc_16" with architecture "rtl" File: c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_stp_comm_jtag.vhd Line: 789
Info (19337): VHDL info at alt_sld_fab_0_altera_sld_jtag_hub_1920_aw4y6oq.vhd(13): executing entity "alt_sld_fab_0_altera_sld_jtag_hub_1920_aw4y6oq(device_family="Cyclone 10 GX",count=1,n_sel_bits=1,n_node_ir_bits=10,node_info="00110000000000000110111000000000",compilation_mode=0,broadcast_feature=0,force_pre_1_4_feature=0,negedge_tdo_latch=0,bridge_start_index=2)(1,13)(1,0)(1,32)" with architecture "rtl" File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/qdb/.t/60b0287f2251.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_sld_jtag_hub_1920/synth/alt_sld_fab_0_altera_sld_jtag_hub_1920_aw4y6oq.vhd Line: 13
Info (19337): VHDL info at sld_jtag_hub.vhd(89): executing entity "sld_jtag_hub(device_family="Cyclone 10 GX",n_nodes=1,n_sel_bits=1,n_node_ir_bits=10,node_info="00110000000000000110111000000000",broadcast_feature=0,force_pre_1_4_feature=0,negedge_tdo_latch=0,bridge_start_index=2)(1,13)(31,0)" with architecture "rtl" File: c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 89
Info (19337): VHDL info at sld_hub.vhd(1554): executing entity "sld_shadow_jsm(ip_major_version=1,ip_minor_version=5)" with architecture "rtl" File: c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 1554
Info (19337): VHDL info at sld_rom_sr.vhd(5): executing entity "sld_rom_sr(n_bits=64)" with architecture "INFO_REG" File: c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_rom_sr.vhd Line: 5
Warning (21610): Output port "current_resource_value[0]" in instance "auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control" of entity "sld_ela_control" does not have a driver. Connecting to the default value "gnd". File: c:/intelfpga_pro/21.1/quartus/libraries/megafunctions/sld_ela_control.vhd Line: 142
Info: found pre-synthesis snapshots for 2 partition(s)
Info: Synthesizing partition "root_partition"
Info (21057): Implemented 0 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 0 input pins
    Info (21059): Implemented 0 output pins
Info: Successfully synthesized partition
Info: Synthesizing partition "auto_fab_0"
Info (21057): Implemented 2204 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 176 input pins
    Info (21059): Implemented 2 output pins
    Info (21061): Implemented 1853 logic cells
    Info (21064): Implemented 172 RAM segments
Info: Successfully synthesized partition
Info: Saving post-synthesis snapshots for 2 partition(s)
Info: Quartus Prime Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 656 megabytes
    Info: Processing ended: Thu May 27 18:19:06 2021
    Info: Elapsed time: 00:03:34
    Info: System process ID: 12320


