Date: Tue, 21 Sep 1999 03:44:19 -0400 (EDT)
From: Ingo Molnar <>
Subject: Re: SMP patch
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Lkml-Link: https://lkml.org/lkml/1999/9/21/11

On Mon, 20 Sep 1999, Manfred Spraul wrote:
> Ingo,
> I noticed that you perform the RDTSC synchonization only if the kernel
> was compiled with "CONFIG_X86_TSC".
> I think this is a bad idea:
> RDTSC is available to user space, an unsynchronized RDTSC might confuse
> user mode programs.
> Couldn't you convert the code from the #define to ".x86_capability &
> TSC"?
good idea, i've just fixed this in my tree, thanks. If the CPU has an
unreliable TSC then the CPU boot code should disable both the TSC and the
bit in x86_capability.
> I've tested your patch on a
> 	Gigabyte BXD, Dual PII/350 Deschutes [intel 440BX]
> 	APIC Version 17
> 	IO-APIC Version 17
> 
> Everything seems fine.
> I noticed that if the computer is idle, then there is a strong bias of
> the timer interrupts to CPU1 (19,343 interupts on CPU0, 84415 interrupts
> on CPU1).
> [this bias is also present with 2.2.12]
> 
> The bias goes away under load [ie constant flood ping].
(i'm debugging this bias problem right now, it has been reported by others
as well.)  Does the bias go away if you add 'nmi_watchdog = 0' to your
LILO boot parameters?
-- mingo
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.rutgers.edu
Please read the FAQ at 
http://www.tux.org/lkml/