module seq_detector(x,clk,reset,z);
input x,clk,reset;
output reg z;

parameter s0=0,s1=1,s2=2,s3=3;
reg[0:1] PS,NS;

always@(posedge clk, posedge reset)
begin
if(reset)
PS<=s0;
else
PS<=NS;
end

always@(PS,x)
case(PS)
S0: begin
z=x?0:0;
NS=x?S0:S1;
end

S1: begin
z=x?0:0;
NS=x?S2:S1;
end

S2: begin
z=x?0:0;
NS=x?S3:S1;
end

S3: begin
z=x?0:1;
NS=x?S0:S1;
end

endcase

endmodule
