#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x173c6e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x173c360 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x1762ea0 .functor NOT 1, L_0x178d280, C4<0>, C4<0>, C4<0>;
L_0x178cb40 .functor XOR 2, L_0x178cf90, L_0x178d030, C4<00>, C4<00>;
L_0x178d170 .functor XOR 2, L_0x178cb40, L_0x178d0d0, C4<00>, C4<00>;
v0x178a270_0 .net "Y2_dut", 0 0, L_0x178bf10;  1 drivers
v0x178a330_0 .net "Y2_ref", 0 0, L_0x1755e00;  1 drivers
v0x178a3d0_0 .net "Y4_dut", 0 0, L_0x178cd10;  1 drivers
v0x178a4a0_0 .net "Y4_ref", 0 0, L_0x178b950;  1 drivers
v0x178a570_0 .net *"_ivl_10", 1 0, L_0x178d0d0;  1 drivers
v0x178a660_0 .net *"_ivl_12", 1 0, L_0x178d170;  1 drivers
v0x178a700_0 .net *"_ivl_2", 1 0, L_0x178cef0;  1 drivers
v0x178a7c0_0 .net *"_ivl_4", 1 0, L_0x178cf90;  1 drivers
v0x178a8a0_0 .net *"_ivl_6", 1 0, L_0x178d030;  1 drivers
v0x178a980_0 .net *"_ivl_8", 1 0, L_0x178cb40;  1 drivers
v0x178aa60_0 .var "clk", 0 0;
v0x178ab00_0 .var/2u "stats1", 223 0;
v0x178abc0_0 .var/2u "strobe", 0 0;
v0x178ac80_0 .net "tb_match", 0 0, L_0x178d280;  1 drivers
v0x178ad50_0 .net "tb_mismatch", 0 0, L_0x1762ea0;  1 drivers
v0x178adf0_0 .net "w", 0 0, v0x17886d0_0;  1 drivers
v0x178ae90_0 .net "y", 6 1, v0x1788770_0;  1 drivers
L_0x178cef0 .concat [ 1 1 0 0], L_0x178b950, L_0x1755e00;
L_0x178cf90 .concat [ 1 1 0 0], L_0x178b950, L_0x1755e00;
L_0x178d030 .concat [ 1 1 0 0], L_0x178cd10, L_0x178bf10;
L_0x178d0d0 .concat [ 1 1 0 0], L_0x178b950, L_0x1755e00;
L_0x178d280 .cmp/eeq 2, L_0x178cef0, L_0x178d170;
S_0x1755130 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x173c360;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
L_0x1740a50 .functor NOT 1, v0x17886d0_0, C4<0>, C4<0>, C4<0>;
L_0x1755e00 .functor AND 1, L_0x178b0b0, L_0x1740a50, C4<1>, C4<1>;
L_0x1762f10 .functor OR 1, L_0x178b2a0, L_0x178b340, C4<0>, C4<0>;
L_0x178b550 .functor OR 1, L_0x1762f10, L_0x178b480, C4<0>, C4<0>;
L_0x178b840 .functor OR 1, L_0x178b550, L_0x178b690, C4<0>, C4<0>;
L_0x178b950 .functor AND 1, L_0x178b840, v0x17886d0_0, C4<1>, C4<1>;
v0x1763010_0 .net "Y2", 0 0, L_0x1755e00;  alias, 1 drivers
v0x17630b0_0 .net "Y4", 0 0, L_0x178b950;  alias, 1 drivers
v0x1740b60_0 .net *"_ivl_1", 0 0, L_0x178b0b0;  1 drivers
v0x1740c30_0 .net *"_ivl_10", 0 0, L_0x1762f10;  1 drivers
v0x17876e0_0 .net *"_ivl_13", 0 0, L_0x178b480;  1 drivers
v0x1787810_0 .net *"_ivl_14", 0 0, L_0x178b550;  1 drivers
v0x17878f0_0 .net *"_ivl_17", 0 0, L_0x178b690;  1 drivers
v0x17879d0_0 .net *"_ivl_18", 0 0, L_0x178b840;  1 drivers
v0x1787ab0_0 .net *"_ivl_2", 0 0, L_0x1740a50;  1 drivers
v0x1787c20_0 .net *"_ivl_7", 0 0, L_0x178b2a0;  1 drivers
v0x1787d00_0 .net *"_ivl_9", 0 0, L_0x178b340;  1 drivers
v0x1787de0_0 .net "w", 0 0, v0x17886d0_0;  alias, 1 drivers
v0x1787ea0_0 .net "y", 6 1, v0x1788770_0;  alias, 1 drivers
L_0x178b0b0 .part v0x1788770_0, 0, 1;
L_0x178b2a0 .part v0x1788770_0, 1, 1;
L_0x178b340 .part v0x1788770_0, 2, 1;
L_0x178b480 .part v0x1788770_0, 4, 1;
L_0x178b690 .part v0x1788770_0, 5, 1;
S_0x1788000 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0x173c360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0x1788260_0 .net "clk", 0 0, v0x178aa60_0;  1 drivers
v0x1788340_0 .var/2s "errored1", 31 0;
v0x1788420_0 .var/2s "onehot_error", 31 0;
v0x17884e0_0 .net "tb_match", 0 0, L_0x178d280;  alias, 1 drivers
v0x17885a0_0 .var/2s "temp", 31 0;
v0x17886d0_0 .var "w", 0 0;
v0x1788770_0 .var "y", 6 1;
E_0x174f420/0 .event negedge, v0x1788260_0;
E_0x174f420/1 .event posedge, v0x1788260_0;
E_0x174f420 .event/or E_0x174f420/0, E_0x174f420/1;
S_0x1788870 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x173c360;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
L_0x178baa0 .functor NOT 1, v0x17886d0_0, C4<0>, C4<0>, C4<0>;
L_0x178bbb0 .functor AND 1, L_0x178baa0, L_0x178bb10, C4<1>, C4<1>;
L_0x178bcc0 .functor NOT 1, v0x17886d0_0, C4<0>, C4<0>, C4<0>;
L_0x178bdd0 .functor AND 1, L_0x178bcc0, L_0x178bd30, C4<1>, C4<1>;
L_0x178bf10 .functor OR 1, L_0x178bbb0, L_0x178bdd0, C4<0>, C4<0>;
L_0x178c110 .functor AND 1, v0x17886d0_0, L_0x178c070, C4<1>, C4<1>;
L_0x178c3f0 .functor AND 1, v0x17886d0_0, L_0x178c320, C4<1>, C4<1>;
L_0x178c4b0 .functor OR 1, L_0x178c110, L_0x178c3f0, C4<0>, C4<0>;
L_0x178c6b0 .functor AND 1, v0x17886d0_0, L_0x178c610, C4<1>, C4<1>;
L_0x178c770 .functor OR 1, L_0x178c4b0, L_0x178c6b0, C4<0>, C4<0>;
L_0x178c9c0 .functor AND 1, v0x17886d0_0, L_0x178c8e0, C4<1>, C4<1>;
L_0x178ca30 .functor OR 1, L_0x178c770, L_0x178c9c0, C4<0>, C4<0>;
L_0x178cc50 .functor AND 1, v0x17886d0_0, L_0x178cbb0, C4<1>, C4<1>;
L_0x178cd10 .functor OR 1, L_0x178ca30, L_0x178cc50, C4<0>, C4<0>;
v0x1788b10_0 .net "Y2", 0 0, L_0x178bf10;  alias, 1 drivers
v0x1788bd0_0 .net "Y4", 0 0, L_0x178cd10;  alias, 1 drivers
v0x1788c90_0 .net *"_ivl_0", 0 0, L_0x178baa0;  1 drivers
v0x1788d80_0 .net *"_ivl_10", 0 0, L_0x178bdd0;  1 drivers
v0x1788e60_0 .net *"_ivl_15", 0 0, L_0x178c070;  1 drivers
v0x1788f90_0 .net *"_ivl_16", 0 0, L_0x178c110;  1 drivers
v0x1789070_0 .net *"_ivl_19", 0 0, L_0x178c320;  1 drivers
v0x1789150_0 .net *"_ivl_20", 0 0, L_0x178c3f0;  1 drivers
v0x1789230_0 .net *"_ivl_22", 0 0, L_0x178c4b0;  1 drivers
v0x17893a0_0 .net *"_ivl_25", 0 0, L_0x178c610;  1 drivers
v0x1789480_0 .net *"_ivl_26", 0 0, L_0x178c6b0;  1 drivers
v0x1789560_0 .net *"_ivl_28", 0 0, L_0x178c770;  1 drivers
v0x1789640_0 .net *"_ivl_3", 0 0, L_0x178bb10;  1 drivers
v0x1789720_0 .net *"_ivl_31", 0 0, L_0x178c8e0;  1 drivers
v0x1789800_0 .net *"_ivl_32", 0 0, L_0x178c9c0;  1 drivers
v0x17898e0_0 .net *"_ivl_34", 0 0, L_0x178ca30;  1 drivers
v0x17899c0_0 .net *"_ivl_37", 0 0, L_0x178cbb0;  1 drivers
v0x1789aa0_0 .net *"_ivl_38", 0 0, L_0x178cc50;  1 drivers
v0x1789b80_0 .net *"_ivl_4", 0 0, L_0x178bbb0;  1 drivers
v0x1789c60_0 .net *"_ivl_6", 0 0, L_0x178bcc0;  1 drivers
v0x1789d40_0 .net *"_ivl_9", 0 0, L_0x178bd30;  1 drivers
v0x1789e20_0 .net "w", 0 0, v0x17886d0_0;  alias, 1 drivers
v0x1789ec0_0 .net "y", 6 1, v0x1788770_0;  alias, 1 drivers
L_0x178bb10 .part v0x1788770_0, 0, 1;
L_0x178bd30 .part v0x1788770_0, 1, 1;
L_0x178c070 .part v0x1788770_0, 1, 1;
L_0x178c320 .part v0x1788770_0, 2, 1;
L_0x178c610 .part v0x1788770_0, 3, 1;
L_0x178c8e0 .part v0x1788770_0, 4, 1;
L_0x178cbb0 .part v0x1788770_0, 5, 1;
S_0x178a050 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x173c360;
 .timescale -12 -12;
E_0x174ef70 .event anyedge, v0x178abc0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x178abc0_0;
    %nor/r;
    %assign/vec4 v0x178abc0_0, 0;
    %wait E_0x174ef70;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1788000;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1788340_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1788420_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x1788000;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x174f420;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1788770_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x17886d0_0, 0;
    %load/vec4 v0x17884e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1788420_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1788420_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1788340_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x174f420;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0x17885a0_0, 0, 32;
T_2.7 ;
    %load/vec4 v0x17885a0_0;
    %parti/s 2, 5, 4;
    %load/vec4 v0x17885a0_0;
    %parti/s 2, 2, 3;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0x17885a0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x17885a0_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0x17885a0_0;
    %parti/s 6, 1, 2;
    %assign/vec4 v0x1788770_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x17886d0_0, 0;
    %load/vec4 v0x17884e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1788340_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1788340_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x1788420_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x1788340_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0x1788420_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x1788340_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x173c360;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x178aa60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x178abc0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x173c360;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x178aa60_0;
    %inv;
    %store/vec4 v0x178aa60_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x173c360;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1788260_0, v0x178ad50_0, v0x178ae90_0, v0x178adf0_0, v0x178a330_0, v0x178a270_0, v0x178a4a0_0, v0x178a3d0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x173c360;
T_6 ;
    %load/vec4 v0x178ab00_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x178ab00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x178ab00_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y2", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y2" {0 0 0};
T_6.1 ;
    %load/vec4 v0x178ab00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x178ab00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x178ab00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y4", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y4" {0 0 0};
T_6.3 ;
    %load/vec4 v0x178ab00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x178ab00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x178ab00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x178ab00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x173c360;
T_7 ;
    %wait E_0x174f420;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x178ab00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x178ab00_0, 4, 32;
    %load/vec4 v0x178ac80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x178ab00_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x178ab00_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x178ab00_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x178ab00_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x178a330_0;
    %load/vec4 v0x178a330_0;
    %load/vec4 v0x178a270_0;
    %xor;
    %load/vec4 v0x178a330_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x178ab00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x178ab00_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x178ab00_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x178ab00_0, 4, 32;
T_7.4 ;
    %load/vec4 v0x178a4a0_0;
    %load/vec4 v0x178a4a0_0;
    %load/vec4 v0x178a3d0_0;
    %xor;
    %load/vec4 v0x178a4a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0x178ab00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x178ab00_0, 4, 32;
T_7.10 ;
    %load/vec4 v0x178ab00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x178ab00_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q6c/m2014_q6c_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/m2014_q6c/iter0/response21/top_module.sv";
