============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Oct 17 2025  02:49:07 pm
  Module:                 alu
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (5666 ps) Setup Check with Pin flag_zero_reg/CK->D
          Group: clk
     Startpoint: (F) A[0]
          Clock: (R) clk
       Endpoint: (R) flag_zero_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0           15     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000           15     
                                              
             Setup:-     197                  
     Required Time:=    9803                  
      Launch Clock:-      15                  
       Input Delay:-    2000                  
         Data Path:-    2122                  
             Slack:=    5666                  

Exceptions/Constraints:
  input_delay             2000            constraint_input.sdc_line_15_7_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  A[0]            -       -     F     (arrival)      7 14.8    15     0    2015    (-,-) 
  g5350__1617/Y   -       A->Y  R     NOR2XL         3  6.2   206   161    2176    (-,-) 
  g5318__8246/Y   -       B->Y  F     NAND2XL        3  7.3   212   191    2367    (-,-) 
  g5277__9945/Y   -       B->Y  R     NOR2XL         3  6.2   220   211    2578    (-,-) 
  g5254__1617/Y   -       B->Y  F     NAND2XL        3  6.2   193   176    2755    (-,-) 
  g5234__7410/Y   -       B->Y  R     NOR2XL         3  7.2   243   225    2980    (-,-) 
  g5210__1705/Y   -       B->Y  F     NAND2XL        3  8.2   239   214    3194    (-,-) 
  g5177__9945/Y   -       S0->Y R     MXI2XL         1  1.6   116   106    3300    (-,-) 
  g5155__7098/Y   -       B1->Y F     OAI222XL       1  2.8   228   201    3501    (-,-) 
  g5148__6783/Y   -       C0->Y R     AOI221X1       1  2.8   239   174    3675    (-,-) 
  g5145__6260/Y   -       B0->Y F     OAI211X1       2  3.4   155   160    3835    (-,-) 
  g5372/Y         -       AN->Y F     NAND3BX1       1  2.7   136   188    4023    (-,-) 
  g5140__2398/Y   -       B->Y  R     NOR3X1         1  1.6   123   114    4137    (-,-) 
  flag_zero_reg/D <<<     -     R     DFFQX1         1    -     -     0    4137    (-,-) 
#----------------------------------------------------------------------------------------

