

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_32_3'
================================================================
* Date:           Sun Sep 15 02:59:37 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_iris
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.391 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       92|       92|  0.920 us|  0.920 us|   92|   92|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_32_3  |       90|       90|        30|         30|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 30, depth = 30


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 1
  Pipeline-0 : II = 30, D = 30, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.57>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 33 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln34_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln34_1"   --->   Operation 34 'read' 'sext_ln34_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln34_1_cast = sext i16 %sext_ln34_1_read"   --->   Operation 35 'sext' 'sext_ln34_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.61ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body24.i"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%i_2 = load i2 %i" [nn.cpp:32->nn.cpp:103]   --->   Operation 38 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%icmp_ln32 = icmp_eq  i2 %i_2, i2 3" [nn.cpp:32->nn.cpp:103]   --->   Operation 39 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%add_ln32 = add i2 %i_2, i2 1" [nn.cpp:32->nn.cpp:103]   --->   Operation 40 'add' 'add_ln32' <Predicate = true> <Delay = 1.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %for.body24.i.split, void %_Z7softmaxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_i.exit.exitStub" [nn.cpp:32->nn.cpp:103]   --->   Operation 41 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%output_0_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %output_0" [nn.cpp:34->nn.cpp:103]   --->   Operation 42 'read' 'output_0_read' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%output_1_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %output_1" [nn.cpp:34->nn.cpp:103]   --->   Operation 43 'read' 'output_1_read' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%output_2_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %output_2" [nn.cpp:34->nn.cpp:103]   --->   Operation 44 'read' 'output_2_read' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.64ns)   --->   "%tmp_5 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %output_0_read, i16 %output_1_read, i16 %output_2_read, i2 %i_2" [nn.cpp:34->nn.cpp:103]   --->   Operation 45 'mux' 'tmp_5' <Predicate = (!icmp_ln32)> <Delay = 1.64> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_5, i8 0" [nn.cpp:34->nn.cpp:103]   --->   Operation 46 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i24 %shl_ln3" [nn.cpp:34->nn.cpp:103]   --->   Operation 47 'sext' 'sext_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 48 [29/29] (3.93ns)   --->   "%sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast" [nn.cpp:34->nn.cpp:103]   --->   Operation 48 'sdiv' 'sdiv_ln34' <Predicate = (!icmp_ln32)> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 100 'ret' 'ret_ln0' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.93>
ST_2 : Operation 49 [28/29] (3.93ns)   --->   "%sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast" [nn.cpp:34->nn.cpp:103]   --->   Operation 49 'sdiv' 'sdiv_ln34' <Predicate = true> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.93>
ST_3 : Operation 50 [27/29] (3.93ns)   --->   "%sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast" [nn.cpp:34->nn.cpp:103]   --->   Operation 50 'sdiv' 'sdiv_ln34' <Predicate = true> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.93>
ST_4 : Operation 51 [26/29] (3.93ns)   --->   "%sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast" [nn.cpp:34->nn.cpp:103]   --->   Operation 51 'sdiv' 'sdiv_ln34' <Predicate = true> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.93>
ST_5 : Operation 52 [25/29] (3.93ns)   --->   "%sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast" [nn.cpp:34->nn.cpp:103]   --->   Operation 52 'sdiv' 'sdiv_ln34' <Predicate = true> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.93>
ST_6 : Operation 53 [24/29] (3.93ns)   --->   "%sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast" [nn.cpp:34->nn.cpp:103]   --->   Operation 53 'sdiv' 'sdiv_ln34' <Predicate = true> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.93>
ST_7 : Operation 54 [23/29] (3.93ns)   --->   "%sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast" [nn.cpp:34->nn.cpp:103]   --->   Operation 54 'sdiv' 'sdiv_ln34' <Predicate = true> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.93>
ST_8 : Operation 55 [22/29] (3.93ns)   --->   "%sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast" [nn.cpp:34->nn.cpp:103]   --->   Operation 55 'sdiv' 'sdiv_ln34' <Predicate = true> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.93>
ST_9 : Operation 56 [21/29] (3.93ns)   --->   "%sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast" [nn.cpp:34->nn.cpp:103]   --->   Operation 56 'sdiv' 'sdiv_ln34' <Predicate = true> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.93>
ST_10 : Operation 57 [20/29] (3.93ns)   --->   "%sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast" [nn.cpp:34->nn.cpp:103]   --->   Operation 57 'sdiv' 'sdiv_ln34' <Predicate = true> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.93>
ST_11 : Operation 58 [19/29] (3.93ns)   --->   "%sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast" [nn.cpp:34->nn.cpp:103]   --->   Operation 58 'sdiv' 'sdiv_ln34' <Predicate = true> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.93>
ST_12 : Operation 59 [18/29] (3.93ns)   --->   "%sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast" [nn.cpp:34->nn.cpp:103]   --->   Operation 59 'sdiv' 'sdiv_ln34' <Predicate = true> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.93>
ST_13 : Operation 60 [17/29] (3.93ns)   --->   "%sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast" [nn.cpp:34->nn.cpp:103]   --->   Operation 60 'sdiv' 'sdiv_ln34' <Predicate = true> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.93>
ST_14 : Operation 61 [16/29] (3.93ns)   --->   "%sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast" [nn.cpp:34->nn.cpp:103]   --->   Operation 61 'sdiv' 'sdiv_ln34' <Predicate = true> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.93>
ST_15 : Operation 62 [15/29] (3.93ns)   --->   "%sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast" [nn.cpp:34->nn.cpp:103]   --->   Operation 62 'sdiv' 'sdiv_ln34' <Predicate = true> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.93>
ST_16 : Operation 63 [14/29] (3.93ns)   --->   "%sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast" [nn.cpp:34->nn.cpp:103]   --->   Operation 63 'sdiv' 'sdiv_ln34' <Predicate = true> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.93>
ST_17 : Operation 64 [13/29] (3.93ns)   --->   "%sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast" [nn.cpp:34->nn.cpp:103]   --->   Operation 64 'sdiv' 'sdiv_ln34' <Predicate = true> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.93>
ST_18 : Operation 65 [12/29] (3.93ns)   --->   "%sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast" [nn.cpp:34->nn.cpp:103]   --->   Operation 65 'sdiv' 'sdiv_ln34' <Predicate = true> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.93>
ST_19 : Operation 66 [11/29] (3.93ns)   --->   "%sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast" [nn.cpp:34->nn.cpp:103]   --->   Operation 66 'sdiv' 'sdiv_ln34' <Predicate = true> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.93>
ST_20 : Operation 67 [10/29] (3.93ns)   --->   "%sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast" [nn.cpp:34->nn.cpp:103]   --->   Operation 67 'sdiv' 'sdiv_ln34' <Predicate = true> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.93>
ST_21 : Operation 68 [9/29] (3.93ns)   --->   "%sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast" [nn.cpp:34->nn.cpp:103]   --->   Operation 68 'sdiv' 'sdiv_ln34' <Predicate = true> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.93>
ST_22 : Operation 69 [8/29] (3.93ns)   --->   "%sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast" [nn.cpp:34->nn.cpp:103]   --->   Operation 69 'sdiv' 'sdiv_ln34' <Predicate = true> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.93>
ST_23 : Operation 70 [7/29] (3.93ns)   --->   "%sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast" [nn.cpp:34->nn.cpp:103]   --->   Operation 70 'sdiv' 'sdiv_ln34' <Predicate = true> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.93>
ST_24 : Operation 71 [6/29] (3.93ns)   --->   "%sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast" [nn.cpp:34->nn.cpp:103]   --->   Operation 71 'sdiv' 'sdiv_ln34' <Predicate = true> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.93>
ST_25 : Operation 72 [5/29] (3.93ns)   --->   "%sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast" [nn.cpp:34->nn.cpp:103]   --->   Operation 72 'sdiv' 'sdiv_ln34' <Predicate = true> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.93>
ST_26 : Operation 73 [4/29] (3.93ns)   --->   "%sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast" [nn.cpp:34->nn.cpp:103]   --->   Operation 73 'sdiv' 'sdiv_ln34' <Predicate = true> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.93>
ST_27 : Operation 74 [3/29] (3.93ns)   --->   "%sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast" [nn.cpp:34->nn.cpp:103]   --->   Operation 74 'sdiv' 'sdiv_ln34' <Predicate = true> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.93>
ST_28 : Operation 75 [2/29] (3.93ns)   --->   "%sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast" [nn.cpp:34->nn.cpp:103]   --->   Operation 75 'sdiv' 'sdiv_ln34' <Predicate = true> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.39>
ST_29 : Operation 76 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [nn.cpp:33->nn.cpp:103]   --->   Operation 76 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 77 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [nn.cpp:32->nn.cpp:103]   --->   Operation 77 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [nn.cpp:32->nn.cpp:103]   --->   Operation 78 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 79 [1/29] (3.93ns)   --->   "%sdiv_ln34 = sdiv i25 %sext_ln34, i25 %sext_ln34_1_cast" [nn.cpp:34->nn.cpp:103]   --->   Operation 79 'sdiv' 'sdiv_ln34' <Predicate = true> <Delay = 3.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 3.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 80 [1/1] (2.45ns)   --->   "%icmp_ln34 = icmp_eq  i25 %sdiv_ln34, i25 0" [nn.cpp:34->nn.cpp:103]   --->   Operation 80 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 2.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %if.end.i.i.i, void %if.then.i.i.i" [nn.cpp:34->nn.cpp:103]   --->   Operation 81 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 82 [1/1] (1.84ns)   --->   "%switch_ln34 = switch i2 %i_2, void %V42.i.i.i.i71.i6.case.213, i2 0, void %V42.i.i.i.i71.i6.case.011, i2 1, void %V42.i.i.i.i71.i6.case.112" [nn.cpp:34->nn.cpp:103]   --->   Operation 82 'switch' 'switch_ln34' <Predicate = (icmp_ln34)> <Delay = 1.84>
ST_29 : Operation 83 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_1, i16 0" [nn.cpp:34->nn.cpp:103]   --->   Operation 83 'write' 'write_ln34' <Predicate = (icmp_ln34 & i_2 == 1)> <Delay = 0.00>
ST_29 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln34 = br void %V42.i.i.i.i71.i6.exit10" [nn.cpp:34->nn.cpp:103]   --->   Operation 84 'br' 'br_ln34' <Predicate = (icmp_ln34 & i_2 == 1)> <Delay = 0.00>
ST_29 : Operation 85 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_0, i16 0" [nn.cpp:34->nn.cpp:103]   --->   Operation 85 'write' 'write_ln34' <Predicate = (icmp_ln34 & i_2 == 0)> <Delay = 0.00>
ST_29 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln34 = br void %V42.i.i.i.i71.i6.exit10" [nn.cpp:34->nn.cpp:103]   --->   Operation 86 'br' 'br_ln34' <Predicate = (icmp_ln34 & i_2 == 0)> <Delay = 0.00>
ST_29 : Operation 87 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_2, i16 0" [nn.cpp:34->nn.cpp:103]   --->   Operation 87 'write' 'write_ln34' <Predicate = (icmp_ln34 & i_2 != 0 & i_2 != 1)> <Delay = 0.00>
ST_29 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln34 = br void %V42.i.i.i.i71.i6.exit10" [nn.cpp:34->nn.cpp:103]   --->   Operation 88 'br' 'br_ln34' <Predicate = (icmp_ln34 & i_2 != 0 & i_2 != 1)> <Delay = 0.00>
ST_29 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln34 = br void %if.end.i.i.i" [nn.cpp:34->nn.cpp:103]   --->   Operation 89 'br' 'br_ln34' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_29 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i25 %sdiv_ln34" [nn.cpp:34->nn.cpp:103]   --->   Operation 90 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 91 [1/1] (1.84ns)   --->   "%switch_ln34 = switch i2 %i_2, void %V42.i.i.i.i71.i6.case.2, i2 0, void %V42.i.i.i.i71.i6.case.0, i2 1, void %V42.i.i.i.i71.i6.case.1" [nn.cpp:34->nn.cpp:103]   --->   Operation 91 'switch' 'switch_ln34' <Predicate = true> <Delay = 1.84>

State 30 <SV = 29> <Delay = 1.61>
ST_30 : Operation 92 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_1, i16 %trunc_ln34" [nn.cpp:34->nn.cpp:103]   --->   Operation 92 'write' 'write_ln34' <Predicate = (!icmp_ln32 & i_2 == 1)> <Delay = 0.00>
ST_30 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln34 = br void %V42.i.i.i.i71.i6.exit" [nn.cpp:34->nn.cpp:103]   --->   Operation 93 'br' 'br_ln34' <Predicate = (!icmp_ln32 & i_2 == 1)> <Delay = 0.00>
ST_30 : Operation 94 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_0, i16 %trunc_ln34" [nn.cpp:34->nn.cpp:103]   --->   Operation 94 'write' 'write_ln34' <Predicate = (!icmp_ln32 & i_2 == 0)> <Delay = 0.00>
ST_30 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln34 = br void %V42.i.i.i.i71.i6.exit" [nn.cpp:34->nn.cpp:103]   --->   Operation 95 'br' 'br_ln34' <Predicate = (!icmp_ln32 & i_2 == 0)> <Delay = 0.00>
ST_30 : Operation 96 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_2, i16 %trunc_ln34" [nn.cpp:34->nn.cpp:103]   --->   Operation 96 'write' 'write_ln34' <Predicate = (!icmp_ln32 & i_2 != 0 & i_2 != 1)> <Delay = 0.00>
ST_30 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln34 = br void %V42.i.i.i.i71.i6.exit" [nn.cpp:34->nn.cpp:103]   --->   Operation 97 'br' 'br_ln34' <Predicate = (!icmp_ln32 & i_2 != 0 & i_2 != 1)> <Delay = 0.00>
ST_30 : Operation 98 [1/1] (1.61ns)   --->   "%store_ln32 = store i2 %add_ln32, i2 %i" [nn.cpp:32->nn.cpp:103]   --->   Operation 98 'store' 'store_ln32' <Predicate = (!icmp_ln32)> <Delay = 1.61>
ST_30 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.body24.i" [nn.cpp:32->nn.cpp:103]   --->   Operation 99 'br' 'br_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.574ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0.000 ns)
	'load' operation ('i', nn.cpp:32->nn.cpp:103) on local variable 'i' [11]  (0.000 ns)
	'mux' operation ('tmp_5', nn.cpp:34->nn.cpp:103) [22]  (1.642 ns)
	'sdiv' operation ('sdiv_ln34', nn.cpp:34->nn.cpp:103) [25]  (3.932 ns)

 <State 2>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln34', nn.cpp:34->nn.cpp:103) [25]  (3.932 ns)

 <State 3>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln34', nn.cpp:34->nn.cpp:103) [25]  (3.932 ns)

 <State 4>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln34', nn.cpp:34->nn.cpp:103) [25]  (3.932 ns)

 <State 5>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln34', nn.cpp:34->nn.cpp:103) [25]  (3.932 ns)

 <State 6>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln34', nn.cpp:34->nn.cpp:103) [25]  (3.932 ns)

 <State 7>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln34', nn.cpp:34->nn.cpp:103) [25]  (3.932 ns)

 <State 8>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln34', nn.cpp:34->nn.cpp:103) [25]  (3.932 ns)

 <State 9>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln34', nn.cpp:34->nn.cpp:103) [25]  (3.932 ns)

 <State 10>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln34', nn.cpp:34->nn.cpp:103) [25]  (3.932 ns)

 <State 11>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln34', nn.cpp:34->nn.cpp:103) [25]  (3.932 ns)

 <State 12>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln34', nn.cpp:34->nn.cpp:103) [25]  (3.932 ns)

 <State 13>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln34', nn.cpp:34->nn.cpp:103) [25]  (3.932 ns)

 <State 14>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln34', nn.cpp:34->nn.cpp:103) [25]  (3.932 ns)

 <State 15>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln34', nn.cpp:34->nn.cpp:103) [25]  (3.932 ns)

 <State 16>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln34', nn.cpp:34->nn.cpp:103) [25]  (3.932 ns)

 <State 17>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln34', nn.cpp:34->nn.cpp:103) [25]  (3.932 ns)

 <State 18>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln34', nn.cpp:34->nn.cpp:103) [25]  (3.932 ns)

 <State 19>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln34', nn.cpp:34->nn.cpp:103) [25]  (3.932 ns)

 <State 20>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln34', nn.cpp:34->nn.cpp:103) [25]  (3.932 ns)

 <State 21>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln34', nn.cpp:34->nn.cpp:103) [25]  (3.932 ns)

 <State 22>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln34', nn.cpp:34->nn.cpp:103) [25]  (3.932 ns)

 <State 23>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln34', nn.cpp:34->nn.cpp:103) [25]  (3.932 ns)

 <State 24>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln34', nn.cpp:34->nn.cpp:103) [25]  (3.932 ns)

 <State 25>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln34', nn.cpp:34->nn.cpp:103) [25]  (3.932 ns)

 <State 26>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln34', nn.cpp:34->nn.cpp:103) [25]  (3.932 ns)

 <State 27>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln34', nn.cpp:34->nn.cpp:103) [25]  (3.932 ns)

 <State 28>: 3.932ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln34', nn.cpp:34->nn.cpp:103) [25]  (3.932 ns)

 <State 29>: 6.391ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln34', nn.cpp:34->nn.cpp:103) [25]  (3.932 ns)
	'icmp' operation ('icmp_ln34', nn.cpp:34->nn.cpp:103) [26]  (2.459 ns)

 <State 30>: 1.610ns
The critical path consists of the following:
	'store' operation ('store_ln32', nn.cpp:32->nn.cpp:103) of variable 'add_ln32', nn.cpp:32->nn.cpp:103 on local variable 'i' [54]  (1.610 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
