{
  "design": {
    "design_info": {
      "boundary_crc": "0xB30A2ACE725592BE",
      "device": "xc7a200tfbg484-2",
      "gen_directory": "../../../../pl_system.gen/sources_1/bd/pl_system",
      "name": "pl_system",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.1",
      "validated": "true"
    },
    "design_tree": {
      "hls_system": {
        "invert_reset": "",
        "slice_gpio": "",
        "blink": ""
      },
      "mb_system": {
        "localmem": {
          "ilmb_bram_if_cntlr": "",
          "ilmb_v10": "",
          "lmb_bram": "",
          "dlmb_bram_if_cntlr": "",
          "dlmb_v10": ""
        },
        "rstgen": "",
        "intc": "",
        "gpio": "",
        "intx": {
          "xbar": "",
          "s00_couplers": {},
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {}
        },
        "mb": "",
        "mdm": ""
      },
      "blink": ""
    },
    "interface_ports": {
      "mb_gpio": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      }
    },
    "ports": {
      "clk_200": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "pl_system_clk_200",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "arst_n": {
        "direction": "I",
        "parameters": {
          "PortType": {
            "value": "rst",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      },
      "rtl_gpio": {
        "direction": "O"
      },
      "clk_400": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "pl_system_clk_400",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "400000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "clk_100": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "pl_system_clk_100",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "hls_gpio": {
        "direction": "O",
        "left": "0",
        "right": "0"
      }
    },
    "components": {
      "hls_system": {
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "arst_n": {
            "type": "rst",
            "direction": "I"
          },
          "gpio": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "invert_reset": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "pl_system_S5QD1CS",
            "xci_path": "ip/pl_system_S5QD1CS/pl_system_S5QD1CS.xci",
            "inst_hier_path": "hls_system/invert_reset",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              }
            }
          },
          "slice_gpio": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "pl_system_TVACWX6",
            "xci_path": "ip/pl_system_TVACWX6/pl_system_TVACWX6.xci",
            "inst_hier_path": "hls_system/slice_gpio"
          },
          "blink": {
            "vlnv": "xilinx.com:hls:blink:1.0",
            "xci_name": "pl_system_P9PZLU1",
            "xci_path": "ip/pl_system_P9PZLU1/pl_system_P9PZLU1.xci",
            "inst_hier_path": "hls_system/blink",
            "parameters": {
              "Component_Name": {
                "value": "pl_system_blink_0_1"
              }
            }
          }
        },
        "nets": {
          "arst_n": {
            "ports": [
              "arst_n",
              "invert_reset/Op1"
            ]
          },
          "blink_gpio_out": {
            "ports": [
              "blink/gpio_out",
              "slice_gpio/Din"
            ]
          },
          "clk": {
            "ports": [
              "clk",
              "blink/ap_clk"
            ]
          },
          "invert_reset_Res": {
            "ports": [
              "invert_reset/Res",
              "blink/ap_rst"
            ]
          },
          "slice_gpio_Dout": {
            "ports": [
              "slice_gpio/Dout",
              "gpio"
            ]
          }
        }
      },
      "mb_system": {
        "interface_ports": {
          "gpio": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
            "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "arst_n": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "localmem": {
            "interface_ports": {
              "DLMB": {
                "mode": "MirroredMaster",
                "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
              },
              "ILMB": {
                "mode": "MirroredMaster",
                "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
              }
            },
            "ports": {
              "sys_clk": {
                "type": "clk",
                "direction": "I"
              },
              "SYS_Rst": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "ilmb_bram_if_cntlr": {
                "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
                "xci_name": "pl_system_EPHJZLS",
                "xci_path": "ip/pl_system_EPHJZLS/pl_system_EPHJZLS.xci",
                "inst_hier_path": "mb_system/localmem/ilmb_bram_if_cntlr",
                "parameters": {
                  "C_ECC": {
                    "value": "0"
                  }
                }
              },
              "ilmb_v10": {
                "vlnv": "xilinx.com:ip:lmb_v10:3.0",
                "xci_name": "pl_system_GBPFRZA",
                "xci_path": "ip/pl_system_GBPFRZA/pl_system_GBPFRZA.xci",
                "inst_hier_path": "mb_system/localmem/ilmb_v10",
                "parameters": {
                  "Component_Name": {
                    "value": "pl_system_GBPFRZA"
                  }
                },
                "interface_ports": {
                  "LMB_M": {
                    "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                    "mode": "MirroredMaster",
                    "bridges": [
                      "LMB_Sl_0"
                    ]
                  }
                }
              },
              "lmb_bram": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "pl_system_K9H63S2",
                "xci_path": "ip/pl_system_K9H63S2/pl_system_K9H63S2.xci",
                "inst_hier_path": "mb_system/localmem/lmb_bram",
                "parameters": {
                  "Enable_B": {
                    "value": "Use_ENB_Pin"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Port_B_Write_Rate": {
                    "value": "50"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  },
                  "use_bram_block": {
                    "value": "BRAM_Controller"
                  }
                }
              },
              "dlmb_bram_if_cntlr": {
                "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
                "xci_name": "pl_system_UTFA5E1",
                "xci_path": "ip/pl_system_UTFA5E1/pl_system_UTFA5E1.xci",
                "inst_hier_path": "mb_system/localmem/dlmb_bram_if_cntlr",
                "parameters": {
                  "C_ECC": {
                    "value": "0"
                  }
                },
                "hdl_attributes": {
                  "BMM_INFO_ADDRESS_SPACE": {
                    "value": "byte  0x00000000 32 > pl_system mb_system/localmem/lmb_bram",
                    "value_src": "default"
                  },
                  "KEEP_HIERARCHY": {
                    "value": "yes",
                    "value_src": "default"
                  }
                }
              },
              "dlmb_v10": {
                "vlnv": "xilinx.com:ip:lmb_v10:3.0",
                "xci_name": "pl_system_WF5HAMU",
                "xci_path": "ip/pl_system_WF5HAMU/pl_system_WF5HAMU.xci",
                "inst_hier_path": "mb_system/localmem/dlmb_v10",
                "parameters": {
                  "Component_Name": {
                    "value": "pl_system_WF5HAMU"
                  }
                },
                "interface_ports": {
                  "LMB_M": {
                    "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                    "mode": "MirroredMaster",
                    "bridges": [
                      "LMB_Sl_0"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "microblaze_0_dlmb": {
                "interface_ports": [
                  "DLMB",
                  "dlmb_v10/LMB_M"
                ]
              },
              "microblaze_0_dlmb_bus": {
                "interface_ports": [
                  "dlmb_v10/LMB_Sl_0",
                  "dlmb_bram_if_cntlr/SLMB"
                ]
              },
              "microblaze_0_dlmb_cntlr": {
                "interface_ports": [
                  "dlmb_bram_if_cntlr/BRAM_PORT",
                  "lmb_bram/BRAM_PORTA"
                ]
              },
              "microblaze_0_ilmb": {
                "interface_ports": [
                  "ILMB",
                  "ilmb_v10/LMB_M"
                ]
              },
              "microblaze_0_ilmb_bus": {
                "interface_ports": [
                  "ilmb_v10/LMB_Sl_0",
                  "ilmb_bram_if_cntlr/SLMB"
                ]
              },
              "microblaze_0_ilmb_cntlr": {
                "interface_ports": [
                  "ilmb_bram_if_cntlr/BRAM_PORT",
                  "lmb_bram/BRAM_PORTB"
                ]
              }
            },
            "nets": {
              "SYS_Rst_1": {
                "ports": [
                  "SYS_Rst",
                  "ilmb_bram_if_cntlr/LMB_Rst",
                  "ilmb_v10/SYS_Rst",
                  "dlmb_bram_if_cntlr/LMB_Rst",
                  "dlmb_v10/SYS_Rst"
                ]
              },
              "microblaze_0_Clk": {
                "ports": [
                  "sys_clk",
                  "ilmb_bram_if_cntlr/LMB_Clk",
                  "ilmb_v10/LMB_Clk",
                  "dlmb_bram_if_cntlr/LMB_Clk",
                  "dlmb_v10/LMB_Clk"
                ]
              }
            }
          },
          "rstgen": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "pl_system_T4Z71QG",
            "xci_path": "ip/pl_system_T4Z71QG/pl_system_T4Z71QG.xci",
            "inst_hier_path": "mb_system/rstgen"
          },
          "intc": {
            "vlnv": "xilinx.com:ip:axi_intc:4.1",
            "xci_name": "pl_system_6DFLDVE",
            "xci_path": "ip/pl_system_6DFLDVE/pl_system_6DFLDVE.xci",
            "inst_hier_path": "mb_system/intc",
            "parameters": {
              "C_HAS_FAST": {
                "value": "1"
              },
              "Component_Name": {
                "value": "pl_system_6DFLDVE"
              }
            }
          },
          "gpio": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "pl_system_7WDCF4B",
            "xci_path": "ip/pl_system_7WDCF4B/pl_system_7WDCF4B.xci",
            "inst_hier_path": "mb_system/gpio",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "Component_Name": {
                "value": "pl_system_7WDCF4B"
              }
            }
          },
          "intx": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip/pl_system_BHPG4WJ/pl_system_BHPG4WJ.xci",
            "inst_hier_path": "mb_system/intx",
            "xci_name": "pl_system_BHPG4WJ",
            "parameters": {
              "Component_Name": {
                "value": "pl_system_axi_interconnect_0_2"
              },
              "NUM_MI": {
                "value": "3"
              },
              "STRATEGY": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "pl_system_2ZS3FYA",
                "xci_path": "ip/pl_system_2ZS3FYA/pl_system_2ZS3FYA.xci",
                "inst_hier_path": "mb_system/intx/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "3"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "1"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "intx_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_intx": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "m01_couplers_to_intx": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "m02_couplers_to_intx": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "M00_ACLK_1": {
                "ports": [
                  "M00_ACLK",
                  "m00_couplers/M_ACLK"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "M00_ARESETN",
                  "m00_couplers/M_ARESETN"
                ]
              },
              "M01_ACLK_1": {
                "ports": [
                  "M01_ACLK",
                  "m01_couplers/M_ACLK"
                ]
              },
              "M01_ARESETN_1": {
                "ports": [
                  "M01_ARESETN",
                  "m01_couplers/M_ARESETN"
                ]
              },
              "M02_ACLK_1": {
                "ports": [
                  "M02_ACLK",
                  "m02_couplers/M_ACLK"
                ]
              },
              "M02_ARESETN_1": {
                "ports": [
                  "M02_ARESETN",
                  "m02_couplers/M_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "intx_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK"
                ]
              },
              "intx_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN"
                ]
              }
            }
          },
          "mb": {
            "vlnv": "xilinx.com:ip:microblaze:11.0",
            "xci_name": "pl_system_KJTTI2M",
            "xci_path": "ip/pl_system_KJTTI2M/pl_system_KJTTI2M.xci",
            "inst_hier_path": "mb_system/mb",
            "parameters": {
              "C_ADDR_TAG_BITS": {
                "value": "0"
              },
              "C_AREA_OPTIMIZED": {
                "value": "1"
              },
              "C_DCACHE_ADDR_TAG": {
                "value": "0"
              },
              "C_DEBUG_ENABLED": {
                "value": "1"
              },
              "C_D_AXI": {
                "value": "1"
              },
              "C_D_LMB": {
                "value": "1"
              },
              "C_I_LMB": {
                "value": "1"
              },
              "C_USE_BARREL": {
                "value": "1"
              },
              "C_USE_HW_MUL": {
                "value": "1"
              },
              "C_USE_MSR_INSTR": {
                "value": "1"
              },
              "C_USE_PCMP_INSTR": {
                "value": "1"
              },
              "C_USE_REORDER_INSTR": {
                "value": "0"
              },
              "Component_Name": {
                "value": "pl_system_KJTTI2M"
              },
              "G_TEMPLATE_LIST": {
                "value": "8"
              }
            },
            "interface_ports": {
              "DLMB": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              },
              "ILMB": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Instruction",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              },
              "M_AXI_DP": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "Data": {
                  "range": "4G",
                  "width": "32"
                },
                "Instruction": {
                  "range": "4G",
                  "width": "32"
                }
              }
            },
            "hdl_attributes": {
              "BMM_INFO_PROCESSOR": {
                "value": "microblaze-le > pl_system mb_system/localmem/dlmb_bram_if_cntlr",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "mdm": {
            "vlnv": "xilinx.com:ip:mdm:3.2",
            "xci_name": "pl_system_XAJP356",
            "xci_path": "ip/pl_system_XAJP356/pl_system_XAJP356.xci",
            "inst_hier_path": "mb_system/mdm",
            "parameters": {
              "C_ADDR_SIZE": {
                "value": "32"
              },
              "C_M_AXI_ADDR_WIDTH": {
                "value": "32"
              },
              "C_USE_UART": {
                "value": "1"
              }
            }
          }
        },
        "interface_nets": {
          "gpio_gpio": {
            "interface_ports": [
              "gpio",
              "gpio/GPIO"
            ]
          },
          "intx_M00_AXI": {
            "interface_ports": [
              "intx/M00_AXI",
              "intc/s_axi"
            ]
          },
          "intx_M01_AXI": {
            "interface_ports": [
              "intx/M01_AXI",
              "mdm/S_AXI"
            ]
          },
          "intx_M02_AXI": {
            "interface_ports": [
              "intx/M02_AXI",
              "gpio/S_AXI"
            ]
          },
          "intx_interrupt": {
            "interface_ports": [
              "intc/interrupt",
              "mb/INTERRUPT"
            ]
          },
          "mb_DLMB": {
            "interface_ports": [
              "mb/DLMB",
              "localmem/DLMB"
            ]
          },
          "mb_ILMB": {
            "interface_ports": [
              "mb/ILMB",
              "localmem/ILMB"
            ]
          },
          "mb_M_AXI_DP": {
            "interface_ports": [
              "mb/M_AXI_DP",
              "intx/S00_AXI"
            ]
          },
          "mdm_MBDEBUG_0": {
            "interface_ports": [
              "mb/DEBUG",
              "mdm/MBDEBUG_0"
            ]
          }
        },
        "nets": {
          "arst_n": {
            "ports": [
              "arst_n",
              "rstgen/ext_reset_in"
            ]
          },
          "clk": {
            "ports": [
              "clk",
              "localmem/sys_clk",
              "rstgen/slowest_sync_clk",
              "intc/s_axi_aclk",
              "intc/processor_clk",
              "gpio/s_axi_aclk",
              "intx/ACLK",
              "intx/S00_ACLK",
              "intx/M00_ACLK",
              "intx/M01_ACLK",
              "intx/M02_ACLK",
              "mb/Clk",
              "mdm/S_AXI_ACLK"
            ]
          },
          "mdm_Debug_SYS_Rst": {
            "ports": [
              "mdm/Debug_SYS_Rst",
              "rstgen/mb_debug_sys_rst"
            ]
          },
          "rstgen_bus_struct_reset": {
            "ports": [
              "rstgen/bus_struct_reset",
              "localmem/SYS_Rst"
            ]
          },
          "rstgen_interconnect_aresetn": {
            "ports": [
              "rstgen/interconnect_aresetn",
              "intx/ARESETN"
            ]
          },
          "rstgen_mb_reset": {
            "ports": [
              "rstgen/mb_reset",
              "intc/processor_rst",
              "mb/Reset"
            ]
          },
          "rstgen_peripheral_aresetn": {
            "ports": [
              "rstgen/peripheral_aresetn",
              "intc/s_axi_aresetn",
              "gpio/s_axi_aresetn",
              "intx/S00_ARESETN",
              "intx/M00_ARESETN",
              "intx/M01_ARESETN",
              "intx/M02_ARESETN",
              "mdm/S_AXI_ARESETN"
            ]
          }
        }
      },
      "blink": {
        "vlnv": "xilinx.com:module_ref:blink:1.0",
        "xci_name": "pl_system_59B5VT8",
        "xci_path": "ip/pl_system_59B5VT8/pl_system_59B5VT8.xci",
        "inst_hier_path": "blink",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "blink",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "pl_system_clk_200",
                "value_src": "default_prop"
              }
            }
          },
          "arst_n": {
            "direction": "I",
            "parameters": {
              "PortType": {
                "value": "rst",
                "value_src": "ip_prop"
              },
              "PortType.PROP_SRC": {
                "value": "false",
                "value_src": "ip_prop"
              }
            }
          },
          "gpio_out": {
            "direction": "O"
          }
        }
      }
    },
    "interface_nets": {
      "mb_gpio": {
        "interface_ports": [
          "mb_gpio",
          "mb_system/gpio"
        ]
      }
    },
    "nets": {
      "arst_n": {
        "ports": [
          "arst_n",
          "hls_system/arst_n",
          "mb_system/arst_n",
          "blink/arst_n"
        ]
      },
      "clk_100": {
        "ports": [
          "clk_100",
          "hls_system/clk"
        ]
      },
      "clk_200": {
        "ports": [
          "clk_200",
          "mb_system/clk",
          "blink/clk"
        ]
      },
      "hls_system_Dout_0": {
        "ports": [
          "hls_system/gpio",
          "hls_gpio"
        ]
      },
      "rtl_gpio": {
        "ports": [
          "blink/gpio_out",
          "rtl_gpio"
        ]
      }
    },
    "addressing": {
      "/mb_system/mb": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/mb_system/gpio/S_AXI/Reg",
                "offset": "0x00080000",
                "range": "4K"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/mb_system/localmem/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "64K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_mdm_1_Reg": {
                "address_block": "/mb_system/mdm/S_AXI/Reg",
                "offset": "0x00050000",
                "range": "4K"
              },
              "SEG_microblaze_0_axi_intc_Reg": {
                "address_block": "/mb_system/intc/S_AXI/Reg",
                "offset": "0x00040000",
                "range": "4K"
              }
            }
          },
          "Instruction": {
            "segments": {
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/mb_system/localmem/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "64K",
                "offset_high_param": "C_HIGHADDR"
              }
            }
          }
        }
      }
    }
  }
}