/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [5:0] _06_;
  wire [20:0] _07_;
  wire [16:0] _08_;
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [27:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [14:0] celloutsig_0_13z;
  wire [18:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [10:0] celloutsig_0_30z;
  wire [14:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [5:0] celloutsig_0_36z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [7:0] celloutsig_0_44z;
  wire [15:0] celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire [2:0] celloutsig_0_55z;
  wire celloutsig_0_58z;
  wire [9:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_62z;
  wire celloutsig_0_63z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [12:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [8:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(_00_ & _01_);
  assign celloutsig_0_7z = ~(celloutsig_0_4z & celloutsig_0_0z[6]);
  assign celloutsig_1_5z = ~in_data[139];
  assign celloutsig_0_35z = celloutsig_0_7z | ~(celloutsig_0_26z);
  assign celloutsig_0_18z = _02_ | ~(celloutsig_0_5z[2]);
  assign celloutsig_0_20z = celloutsig_0_8z | ~(in_data[77]);
  assign celloutsig_1_19z = celloutsig_1_15z[7] | celloutsig_1_3z;
  assign celloutsig_0_26z = _05_ | celloutsig_0_3z;
  assign celloutsig_0_29z = celloutsig_0_22z | in_data[80];
  assign celloutsig_1_9z = ~(celloutsig_1_6z[1] ^ celloutsig_1_8z);
  assign celloutsig_1_10z = ~(celloutsig_1_5z ^ celloutsig_1_8z);
  assign celloutsig_0_15z = ~(celloutsig_0_4z ^ celloutsig_0_8z);
  assign celloutsig_0_25z = ~(celloutsig_0_7z ^ celloutsig_0_13z[4]);
  reg [5:0] _22_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _22_ <= 6'h00;
    else _22_ <= { in_data[84], celloutsig_0_28z, celloutsig_0_29z, celloutsig_0_35z, celloutsig_0_19z, celloutsig_0_23z };
  assign { _06_[5:3], _04_, _06_[1:0] } = _22_;
  reg [16:0] _23_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _23_ <= 17'h00000;
    else _23_ <= in_data[16:0];
  assign { _02_, _08_[15:8], _00_, _03_, _08_[5:3], _01_, _08_[1:0] } = _23_;
  reg [20:0] _24_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _24_ <= 21'h000000;
    else _24_ <= { celloutsig_0_11z[8:1], celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_18z };
  assign { _07_[20:6], _05_, _07_[4:0] } = _24_;
  assign celloutsig_1_6z = celloutsig_1_4z / { 1'h1, celloutsig_1_1z[2:0], celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_11z = { in_data[75:53], celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_10z } / { 1'h1, in_data[70:44] };
  assign celloutsig_1_7z = in_data[137:122] <= { in_data[178:177], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_12z = { in_data[53:49], celloutsig_0_2z } <= { in_data[44:42], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_4z = { celloutsig_0_0z[1:0], celloutsig_0_2z, celloutsig_0_0z } && { in_data[88], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_18z = { celloutsig_1_6z[8:2], celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_7z } && { celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_12z };
  assign celloutsig_1_1z = { in_data[101:99], celloutsig_1_0z } % { 1'h1, in_data[126:125], in_data[96] };
  assign celloutsig_1_12z = celloutsig_1_4z[5:2] % { 1'h1, celloutsig_1_2z[1:0], celloutsig_1_10z };
  assign celloutsig_0_36z = { in_data[44:42], celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_35z } % { 1'h1, celloutsig_0_9z[9:5] };
  assign celloutsig_0_44z = { celloutsig_0_25z, celloutsig_0_36z, celloutsig_0_4z } % { 1'h1, _08_[3], celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_27z };
  assign celloutsig_1_15z = - { celloutsig_1_4z[7:4], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_9z = - in_data[80:68];
  assign celloutsig_0_27z = ~ { celloutsig_0_0z[3], celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_2z };
  assign celloutsig_0_62z = { celloutsig_0_44z[6:4], celloutsig_0_28z, celloutsig_0_25z, celloutsig_0_53z } | { celloutsig_0_44z[1], celloutsig_0_26z, celloutsig_0_58z, celloutsig_0_33z, celloutsig_0_18z, celloutsig_0_12z };
  assign celloutsig_0_6z = & celloutsig_0_0z[6:1];
  assign celloutsig_0_8z = & { celloutsig_0_2z, in_data[46:18], celloutsig_0_0z };
  assign celloutsig_0_17z = & celloutsig_0_5z[7:0];
  assign celloutsig_0_10z = celloutsig_0_7z & _02_;
  assign celloutsig_0_16z = celloutsig_0_9z[7] & celloutsig_0_9z[3];
  assign celloutsig_0_19z = celloutsig_0_4z & celloutsig_0_3z;
  assign celloutsig_0_22z = celloutsig_0_12z & celloutsig_0_3z;
  assign celloutsig_0_23z = celloutsig_0_6z & celloutsig_0_20z;
  assign celloutsig_0_33z = celloutsig_0_9z[7] & celloutsig_0_2z;
  assign celloutsig_0_63z = | { celloutsig_0_23z, celloutsig_0_2z, in_data[56:50] };
  assign celloutsig_0_39z = ^ celloutsig_0_36z[4:2];
  assign celloutsig_1_0z = ^ in_data[149:135];
  assign celloutsig_1_8z = ^ { celloutsig_1_1z[2], celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_2z = ^ { _02_, _08_[15:8], _00_, _03_, _08_[5:3], _01_, _08_[1:0] };
  assign celloutsig_1_2z = celloutsig_1_1z << { celloutsig_1_1z[3:1], celloutsig_1_0z };
  assign celloutsig_0_45z = { celloutsig_0_27z[2:0], _06_[5:3], _04_, _06_[1:0], celloutsig_0_23z, _06_[5:3], _04_, _06_[1:0] } >> { celloutsig_0_31z[5:3], celloutsig_0_30z, celloutsig_0_15z, celloutsig_0_6z };
  assign celloutsig_1_4z = { celloutsig_1_1z[2:0], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z } >> { in_data[126:123], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_5z = in_data[19:10] >>> { celloutsig_0_0z[4:1], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_30z = celloutsig_0_9z[10:0] >>> { celloutsig_0_11z[11:4], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_22z };
  assign celloutsig_0_31z = { celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_15z } >>> { _08_[14:8], _00_, _03_, _08_[5:3], _01_, _08_[1:0] };
  assign celloutsig_0_0z = in_data[23:17] - in_data[60:54];
  assign celloutsig_0_55z = { celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_7z } - celloutsig_0_45z[2:0];
  assign celloutsig_0_14z = { celloutsig_0_11z[6:2], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_7z } ^ in_data[62:44];
  assign celloutsig_0_53z = ~((celloutsig_0_29z & celloutsig_0_20z) | celloutsig_0_45z[8]);
  assign celloutsig_0_58z = ~((celloutsig_0_55z[0] & celloutsig_0_40z) | celloutsig_0_17z);
  assign celloutsig_1_13z = ~((celloutsig_1_6z[6] & celloutsig_1_2z[2]) | celloutsig_1_9z);
  assign celloutsig_0_28z = ~((celloutsig_0_27z[1] & celloutsig_0_7z) | celloutsig_0_12z);
  assign celloutsig_0_40z = ~((celloutsig_0_0z[2] & celloutsig_0_25z) | (celloutsig_0_39z & celloutsig_0_14z[9]));
  assign celloutsig_1_3z = ~((in_data[188] & in_data[169]) | (celloutsig_1_2z[1] & celloutsig_1_0z));
  assign { celloutsig_0_13z[14:5], celloutsig_0_13z[0], celloutsig_0_13z[1], celloutsig_0_13z[4] } = ~ { celloutsig_0_11z[18:9], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_4z };
  assign _06_[2] = _04_;
  assign _07_[5] = _05_;
  assign { _08_[16], _08_[7:6], _08_[2] } = { _02_, _00_, _03_, _01_ };
  assign celloutsig_0_13z[3:2] = { celloutsig_0_13z[4], celloutsig_0_13z[4] };
  assign { out_data[128], out_data[96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_62z, celloutsig_0_63z };
endmodule
