set ::env(PROJECT_NAME) top_120_13
set ::env(DESIGN_TOP) top_120_13
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/ql_design/top_120_13/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/ql_design/top_120_13/rtl/top_120_13.v
set ::env(CLOCK_COUNT) 3
set ::env(DOMAIN) digital_design
