INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86173/Documents/code/vivado/single/CPU_SPOC_SINGLE/CPU_SPOC.srcs/sources_1/imports/new/ctrl_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl_more
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86173/Documents/code/vivado/single/CPU_SPOC_SINGLE/CPU_SPOC.srcs/sim_1/new/sim_ctrolunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_ctrolunit
