#!/bin/bash
#
#   Paths to libraries for different scripts
#

echo "Libary in use: ${LIB_TYPE}_${LIB_CASE}_${LIB_VOLTAGE}V_${LIB_TEMP}C"

export CLK_LIB="CLOCK65${LIB_TYPE}_3.1"
export BUF_LIB="CORE65${LIB_TYPE}_5.1"

export LIB_OPTIONS="${LIB_TYPE}_${LIB_CASE}_${LIB_VOLTAGE}V_${LIB_TEMP}C"

# Synthesis
export SYNTH_LIB="\
	${STM065_DIR}/${CLK_LIB}/libs/CLOCK65${LIB_OPTIONS}.lib \
	${STM065_DIR}/${BUF_LIB}/libs/CORE65${LIB_OPTIONS}.lib \
	${RAM_LIB}/libs/SPHD110420_nom_1.20V_25C.lib \
	${PADS_LIB}/Pads_Oct2012.lib"

export CAP_FF="${STM065_DIR}/EncounterTechnoKit_cmos065_7m4x0y2z_AP@5.3.1/TECH/cmos065_7m4x0y2z_AP_Best.captable"
export CAP_SS="${STM065_DIR}/EncounterTechnoKit_cmos065_7m4x0y2z_AP@5.3.1/TECH/cmos065_7m4x0y2z_AP_Worst.captable"

export BEST_OP="${STM065_DIR}/${BUF_LIB}/libs/CORE65${LIB_TYPE}_bc_1.30V_m40C.lib"
export WORST_OP="${STM065_DIR}/${BUF_LIB}/libs/CORE65${LIB_TYPE}_wc_0.95V_125C.lib"

export TIMING_FF="\
	${STM065_DIR}/${CLK_LIB}/libs/CLOCK65LPHVT_bc_1.30V_m40C.lib \
	${STM065_DIR}/${BUF_LIB}/libs/CORE65LPHVT_bc_1.30V_m40C.lib \
	${STM065_DIR}/IO65LP_SF_TF_BASIC_50A_ST_7M4X0Y2Z_7.2/libs/IO65LP_SF_TF_BASIC_50A_ST_7M4X0Y2Z_bc_1.30V_m40C.lib \
	${STM065_DIR}/IO65LPHVT_SF_1V8_50A_7M4X0Y2Z_7.0/libs/IO65LPHVT_SF_1V8_50A_7M4X0Y2Z_bc_1.30V_1.95V_m40C.lib \
	${RAM_LIB}/libs/SPHD110420_bc_1.30V_m40C.lib \
	${PADS_LIB}/Pads_Oct2012.lib"
export TIMING_SS="\
	${STM065_DIR}/${CLK_LIB}/libs/CLOCK65LPHVT_wc_0.90V_125C.lib \
	${STM065_DIR}/${BUF_LIB}/libs/CORE65LPHVT_wc_0.95V_125C.lib \
	${STM065_DIR}/IO65LP_SF_BASIC_50A_ST_7M4X0Y2Z_7.2/libs/IO65LP_SF_BASIC_50A_ST_7M4X0Y2Z_wc_0.90V_125C.lib \
	${STM065_DIR}/IO65LPHVT_SF_1V8_50A_7M4X0Y2Z_7.0/libs/IO65LPHVT_SF_1V8_50A_7M4X0Y2Z_wc_0.90V_1.65V_125C.lib \
	${RAM_LIB}/libs/SPHD110420_wc_1.10V_125C.lib \
	${PADS_LIB}/Pads_Oct2012.lib"

# Layout
export INIT_LEF="\
	${STM065_DIR}/EncounterTechnoKit_cmos065_7m4x0y2z_AP@5.3.1/TECH/cmos065_7m4x0y2z_AP_Worst.lef \
	${STM065_DIR}/${CLK_LIB}/CADENCE/LEF/CLOCK65${LIB_TYPE}_soc.lef \
	${STM065_DIR}/${BUF_LIB}/CADENCE/LEF/CORE65${LIB_TYPE}_soc.lef \
	${STM065_DIR}/PRHS65_7.0.a/CADENCE/LEF/PRHS65_soc.lef \
	${STM065_DIR}/IO65LPHVT_SF_1V8_50A_7M4X0Y2Z_7.0/CADENCE/LEF/IO65LPHVT_SF_1V8_50A_7M4X0Y2Z_soc.lef \
	${STM065_DIR}/IO65LP_SF_BASIC_50A_ST_7M4X0Y2Z_7.2/CADENCE/LEF/IO65LP_SF_BASIC_50A_ST_7M4X0Y2Z_soc.lef \
	${RAM_LIB}/LEF/SPHD110420.lef \
	${PADS_LIB}/PADS_Jun2013.lef"

# TODO: Check if PRHS is missing
# Power:
export LINK_PATH="* \
	${STM065_DIR}/${CLK_LIB}/libs/CLOCK65${LIB_OPTIONS}.db \
	${STM065_DIR}/${BUF_LIB}/libs/CORE65${LIB_OPTIONS}.db \
	${STM065_DIR}/IO65LPHVT_SF_1V8_50A_7M4X0Y2Z_7.0/libs/IO65LPHVT_SF_1V8_50A_7M4X0Y2Z_wc_0.90V_1.65V_125C.db \
	${STM065_DIR}/IO65LP_SF_BASIC_50A_ST_7M4X0Y2Z_7.2/libs/IO65LP_SF_BASIC_50A_ST_7M4X0Y2Z_wc_0.90V_125C.db \
	${RAM_LIB}/libs/SPHD110420_wc_1.10V_125C.db \
	${PADS_LIB}/Pads_Oct2012.db"

