{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680745023931 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680745023932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  5 23:07:03 2023 " "Processing started: Wed Apr  5 23:07:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680745023932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680745023932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Digital_Clock -c Digital_Clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off Digital_Clock -c Digital_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680745023932 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680745024390 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680745024391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_clock.vhd 10 5 " "Found 10 design units, including 5 entities, in source file digital_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7dec-decoding " "Found design unit 1: seg7dec-decoding" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680745032906 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 counter26bit-rtl " "Found design unit 2: counter26bit-rtl" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680745032906 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 counter4bit-rtl " "Found design unit 3: counter4bit-rtl" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680745032906 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 Digital_Clock-behaviour " "Found design unit 4: Digital_Clock-behaviour" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680745032906 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 clockTest-TB " "Found design unit 5: clockTest-TB" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 165 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680745032906 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7dec " "Found entity 1: seg7dec" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680745032906 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter26bit " "Found entity 2: counter26bit" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680745032906 ""} { "Info" "ISGN_ENTITY_NAME" "3 counter4bit " "Found entity 3: counter4bit" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680745032906 ""} { "Info" "ISGN_ENTITY_NAME" "4 Digital_Clock " "Found entity 4: Digital_Clock" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680745032906 ""} { "Info" "ISGN_ENTITY_NAME" "5 clockTest " "Found entity 5: clockTest" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680745032906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680745032906 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Digital_Clock " "Elaborating entity \"Digital_Clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680745032938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter26bit counter26bit:CNT1SEC " "Elaborating entity \"counter26bit\" for hierarchy \"counter26bit:CNT1SEC\"" {  } { { "Digital_Clock.vhd" "CNT1SEC" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680745032949 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Load_val Digital_Clock.vhd(37) " "VHDL Process Statement warning at Digital_Clock.vhd(37): signal \"Load_val\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1680745032949 "|Digital_Clock|counter26bit:CNT1SEC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter4bit counter4bit:CNT0 " "Elaborating entity \"counter4bit\" for hierarchy \"counter4bit:CNT0\"" {  } { { "Digital_Clock.vhd" "CNT0" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680745032956 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Load_val Digital_Clock.vhd(62) " "VHDL Process Statement warning at Digital_Clock.vhd(62): signal \"Load_val\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1680745032956 "|Digital_Clock|counter4bit:CNT0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7dec seg7dec:SEG1 " "Elaborating entity \"seg7dec\" for hierarchy \"seg7dec:SEG1\"" {  } { { "Digital_Clock.vhd" "SEG1" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680745032962 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter4bit:CNT2\|cnt\[0\] counter4bit:CNT2\|cnt\[0\]~_emulated counter4bit:CNT2\|cnt\[0\]~1 " "Register \"counter4bit:CNT2\|cnt\[0\]\" is converted into an equivalent circuit using register \"counter4bit:CNT2\|cnt\[0\]~_emulated\" and latch \"counter4bit:CNT2\|cnt\[0\]~1\"" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680745033363 "|Digital_Clock|counter4bit:CNT2|cnt[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter4bit:CNT2\|cnt\[3\] counter4bit:CNT2\|cnt\[3\]~_emulated counter4bit:CNT2\|cnt\[3\]~5 " "Register \"counter4bit:CNT2\|cnt\[3\]\" is converted into an equivalent circuit using register \"counter4bit:CNT2\|cnt\[3\]~_emulated\" and latch \"counter4bit:CNT2\|cnt\[3\]~5\"" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680745033363 "|Digital_Clock|counter4bit:CNT2|cnt[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter4bit:CNT2\|cnt\[2\] counter4bit:CNT2\|cnt\[2\]~_emulated counter4bit:CNT2\|cnt\[2\]~9 " "Register \"counter4bit:CNT2\|cnt\[2\]\" is converted into an equivalent circuit using register \"counter4bit:CNT2\|cnt\[2\]~_emulated\" and latch \"counter4bit:CNT2\|cnt\[2\]~9\"" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680745033363 "|Digital_Clock|counter4bit:CNT2|cnt[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter4bit:CNT2\|cnt\[1\] counter4bit:CNT2\|cnt\[1\]~_emulated counter4bit:CNT2\|cnt\[1\]~13 " "Register \"counter4bit:CNT2\|cnt\[1\]\" is converted into an equivalent circuit using register \"counter4bit:CNT2\|cnt\[1\]~_emulated\" and latch \"counter4bit:CNT2\|cnt\[1\]~13\"" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680745033363 "|Digital_Clock|counter4bit:CNT2|cnt[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter4bit:CNT3\|cnt\[0\] counter4bit:CNT3\|cnt\[0\]~_emulated counter4bit:CNT3\|cnt\[0\]~1 " "Register \"counter4bit:CNT3\|cnt\[0\]\" is converted into an equivalent circuit using register \"counter4bit:CNT3\|cnt\[0\]~_emulated\" and latch \"counter4bit:CNT3\|cnt\[0\]~1\"" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680745033363 "|Digital_Clock|counter4bit:CNT3|cnt[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter4bit:CNT3\|cnt\[3\] counter4bit:CNT3\|cnt\[3\]~_emulated counter4bit:CNT3\|cnt\[3\]~5 " "Register \"counter4bit:CNT3\|cnt\[3\]\" is converted into an equivalent circuit using register \"counter4bit:CNT3\|cnt\[3\]~_emulated\" and latch \"counter4bit:CNT3\|cnt\[3\]~5\"" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680745033363 "|Digital_Clock|counter4bit:CNT3|cnt[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter4bit:CNT3\|cnt\[2\] counter4bit:CNT3\|cnt\[2\]~_emulated counter4bit:CNT3\|cnt\[2\]~9 " "Register \"counter4bit:CNT3\|cnt\[2\]\" is converted into an equivalent circuit using register \"counter4bit:CNT3\|cnt\[2\]~_emulated\" and latch \"counter4bit:CNT3\|cnt\[2\]~9\"" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680745033363 "|Digital_Clock|counter4bit:CNT3|cnt[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter4bit:CNT3\|cnt\[1\] counter4bit:CNT3\|cnt\[1\]~_emulated counter4bit:CNT3\|cnt\[1\]~13 " "Register \"counter4bit:CNT3\|cnt\[1\]\" is converted into an equivalent circuit using register \"counter4bit:CNT3\|cnt\[1\]~_emulated\" and latch \"counter4bit:CNT3\|cnt\[1\]~13\"" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680745033363 "|Digital_Clock|counter4bit:CNT3|cnt[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter4bit:CNT4\|cnt\[0\] counter4bit:CNT4\|cnt\[0\]~_emulated counter4bit:CNT4\|cnt\[0\]~1 " "Register \"counter4bit:CNT4\|cnt\[0\]\" is converted into an equivalent circuit using register \"counter4bit:CNT4\|cnt\[0\]~_emulated\" and latch \"counter4bit:CNT4\|cnt\[0\]~1\"" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680745033363 "|Digital_Clock|counter4bit:CNT4|cnt[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter4bit:CNT4\|cnt\[3\] counter4bit:CNT4\|cnt\[3\]~_emulated counter4bit:CNT4\|cnt\[3\]~5 " "Register \"counter4bit:CNT4\|cnt\[3\]\" is converted into an equivalent circuit using register \"counter4bit:CNT4\|cnt\[3\]~_emulated\" and latch \"counter4bit:CNT4\|cnt\[3\]~5\"" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680745033363 "|Digital_Clock|counter4bit:CNT4|cnt[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter4bit:CNT4\|cnt\[2\] counter4bit:CNT4\|cnt\[2\]~_emulated counter4bit:CNT4\|cnt\[2\]~9 " "Register \"counter4bit:CNT4\|cnt\[2\]\" is converted into an equivalent circuit using register \"counter4bit:CNT4\|cnt\[2\]~_emulated\" and latch \"counter4bit:CNT4\|cnt\[2\]~9\"" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680745033363 "|Digital_Clock|counter4bit:CNT4|cnt[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter4bit:CNT4\|cnt\[1\] counter4bit:CNT4\|cnt\[1\]~_emulated counter4bit:CNT4\|cnt\[1\]~13 " "Register \"counter4bit:CNT4\|cnt\[1\]\" is converted into an equivalent circuit using register \"counter4bit:CNT4\|cnt\[1\]~_emulated\" and latch \"counter4bit:CNT4\|cnt\[1\]~13\"" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680745033363 "|Digital_Clock|counter4bit:CNT4|cnt[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter4bit:CNT5\|cnt\[0\] counter4bit:CNT5\|cnt\[0\]~_emulated counter4bit:CNT5\|cnt\[0\]~1 " "Register \"counter4bit:CNT5\|cnt\[0\]\" is converted into an equivalent circuit using register \"counter4bit:CNT5\|cnt\[0\]~_emulated\" and latch \"counter4bit:CNT5\|cnt\[0\]~1\"" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680745033363 "|Digital_Clock|counter4bit:CNT5|cnt[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter4bit:CNT5\|cnt\[3\] counter4bit:CNT5\|cnt\[3\]~_emulated counter4bit:CNT5\|cnt\[3\]~5 " "Register \"counter4bit:CNT5\|cnt\[3\]\" is converted into an equivalent circuit using register \"counter4bit:CNT5\|cnt\[3\]~_emulated\" and latch \"counter4bit:CNT5\|cnt\[3\]~5\"" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680745033363 "|Digital_Clock|counter4bit:CNT5|cnt[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter4bit:CNT5\|cnt\[2\] counter4bit:CNT5\|cnt\[2\]~_emulated counter4bit:CNT5\|cnt\[2\]~9 " "Register \"counter4bit:CNT5\|cnt\[2\]\" is converted into an equivalent circuit using register \"counter4bit:CNT5\|cnt\[2\]~_emulated\" and latch \"counter4bit:CNT5\|cnt\[2\]~9\"" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680745033363 "|Digital_Clock|counter4bit:CNT5|cnt[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter4bit:CNT5\|cnt\[1\] counter4bit:CNT5\|cnt\[1\]~_emulated counter4bit:CNT5\|cnt\[1\]~13 " "Register \"counter4bit:CNT5\|cnt\[1\]\" is converted into an equivalent circuit using register \"counter4bit:CNT5\|cnt\[1\]~_emulated\" and latch \"counter4bit:CNT5\|cnt\[1\]~13\"" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680745033363 "|Digital_Clock|counter4bit:CNT5|cnt[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1680745033363 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1680745033496 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1680745033757 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680745033757 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680745033794 "|Digital_Clock|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1680745033794 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "218 " "Implemented 218 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1680745033794 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1680745033794 ""} { "Info" "ICUT_CUT_TM_LCELLS" "155 " "Implemented 155 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1680745033794 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1680745033794 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4946 " "Peak virtual memory: 4946 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680745033808 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  5 23:07:13 2023 " "Processing ended: Wed Apr  5 23:07:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680745033808 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680745033808 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680745033808 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680745033808 ""}
