#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Apr 27 18:33:35 2023
# Process ID: 19717
# Current directory: /home/student/bzadlo/UEC2/lab5/uec2_lab1_2023
# Command line: vivado -mode tcl -source fpga/scripts/program_fpga.tcl -tclargs results/top_vga_basys3.bit
# Log file: /home/student/bzadlo/UEC2/lab5/uec2_lab1_2023/vivado.log
# Journal file: /home/student/bzadlo/UEC2/lab5/uec2_lab1_2023/vivado.jou
# Running On: cadence37, OS: Linux, CPU Frequency: 3413.476 MHz, CPU Physical cores: 4, Host memory: 16720 MB
#-----------------------------------------------------------
source fpga/scripts/program_fpga.tcl
# set bitstream_file [lindex ${argv} 0]
# proc program_fpga {bitstream_file} {
#     if {[file exists $bitstream_file] == 0} {
#         puts "ERROR: Bitstream not found"
#         exit 1
#     } else {
#         open_hw_manager
#         connect_hw_server
#         current_hw_target [get_hw_targets *]
#         open_hw_target
#         current_hw_device [lindex [get_hw_devices] 0]
#         refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
# 
#         set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
#         set_property FULL_PROBES.FILE {} [lindex [get_hw_devices] 0]
#         set_property PROGRAM.FILE ${bitstream_file} [lindex [get_hw_devices] 0]
# 
#         program_hw_devices [lindex [get_hw_devices] 0]
#         refresh_hw_device [lindex [get_hw_devices] 0]
#     }
# }
# if {${argc} != 1} {
#     puts "ERROR: Bitsream not specified"
#     exit 1
# } else {
#     program_fpga $bitstream_file
#     exit
# }
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:42
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 27 2021-23:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183795679A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 18:33:52 2023...
