"""
import pytest
#pytestmark = pytest.mark.skip(reason="ast_to_ir.py missing - needs to be recreated")
Unit tests for Register IR Phase 2 Implementation

Tests the AST to IR translation for registers and template parameters.
"""
import pytest
from pssc import Parser
from pssc.ast2ir import AstToIrTranslator
from zuspec.dataclasses import ir


class TestRegisterAstToIr:
    """Test AST to IR translation for register types"""
    
    def parse_and_translate(self, pss_code: str):
        """Helper to parse PSS and translate to IR"""
        parser = Parser()
        parser.parses([("test.pss", pss_code)])
        sym_tree_root = parser.link()
        
        translator = AstToIrTranslator(debug=False)
        ctx = translator.translate(sym_tree_root)
        
        return ctx
    
    def test_simple_register_field(self):
        """Test reg_c<bit[32]> translation"""
        pss_code = """
import addr_reg_pkg::*;

component my_regs : reg_group_c {
    reg_c<bit[32]>      r1;
}
"""
        ctx = self.parse_and_translate(pss_code)
        
        # Check that my_regs was created
        assert "my_regs" in ctx.type_map
        my_regs = ctx.type_map["my_regs"]
        assert isinstance(my_regs, ir.DataTypeComponent)
        
        # Check that r1 field exists
        assert len(my_regs.fields) > 0
        r1_field = my_regs.fields[0]
        assert r1_field.name == "r1"
        
        # Check that r1's type is a register
        r1_type = r1_field.datatype
        assert isinstance(r1_type, ir.DataTypeRegister)
        
        # Check register parameters
        assert r1_type.access_mode == "READWRITE"  # Default
        assert r1_type.size_bits == 32
        assert isinstance(r1_type.register_value_type, ir.DataTypeInt)
        assert r1_type.register_value_type.bits == 32
        assert r1_type.register_value_type.signed == False
    
    def test_register_with_all_params(self):
        """Test reg_c<bit[16], READONLY, 16> translation"""
        pss_code = """
import addr_reg_pkg::*;

component my_regs : reg_group_c {
    reg_c<bit[16], READONLY, 16> r2;
}
"""
        ctx = self.parse_and_translate(pss_code)
        
        my_regs = ctx.type_map["my_regs"]
        r2_field = my_regs.fields[0]
        r2_type = r2_field.datatype
        
        assert isinstance(r2_type, ir.DataTypeRegister)
        assert r2_type.access_mode == "READONLY"
        assert r2_type.size_bits == 16
        assert r2_type.register_value_type.bits == 16
    
    def test_register_with_struct(self):
        """Test reg_c<my_csr, READWRITE, 32> translation"""
        pss_code = """
import addr_reg_pkg::*;

struct my_csr : packed_s<> {
    bit[1] en;
    bit[1] rdy;
}

component my_regs : reg_group_c {
    reg_c<my_csr, READWRITE, 32> CSR;
}
"""
        ctx = self.parse_and_translate(pss_code)
        
        # Check struct was created
        assert "my_csr" in ctx.type_map
        my_csr = ctx.type_map["my_csr"]
        assert isinstance(my_csr, ir.DataTypeStruct)
        
        # Check register
        my_regs = ctx.type_map["my_regs"]
        csr_field = my_regs.fields[0]
        csr_type = csr_field.datatype
        
        assert isinstance(csr_type, ir.DataTypeRegister)
        assert csr_type.access_mode == "READWRITE"
        assert csr_type.size_bits == 32
        # The register_value_type should reference my_csr
        # (might be a DataTypeRef since struct is user-defined)
    
    def test_multiple_registers(self):
        """Test multiple register fields"""
        pss_code = """
import addr_reg_pkg::*;

component my_regs : reg_group_c {
    reg_c<bit[32]>      r1;
    reg_c<bit[16], READONLY, 16> r2;
    reg_c<bit[8], WRITEONLY, 8> r3;
}
"""
        ctx = self.parse_and_translate(pss_code)
        
        my_regs = ctx.type_map["my_regs"]
        assert len(my_regs.fields) == 3
        
        # Check r1
        r1_type = my_regs.fields[0].datatype
        assert isinstance(r1_type, ir.DataTypeRegister)
        assert r1_type.access_mode == "READWRITE"
        assert r1_type.size_bits == 32
        
        # Check r2
        r2_type = my_regs.fields[1].datatype
        assert isinstance(r2_type, ir.DataTypeRegister)
        assert r2_type.access_mode == "READONLY"
        assert r2_type.size_bits == 16
        
        # Check r3
        r3_type = my_regs.fields[2].datatype
        assert isinstance(r3_type, ir.DataTypeRegister)
        assert r3_type.access_mode == "WRITEONLY"
        assert r3_type.size_bits == 8
    
    def test_register_type_specialization(self):
        """Test that same register instantiation reuses type"""
        pss_code = """
import addr_reg_pkg::*;

component my_regs : reg_group_c {
    reg_c<bit[32]>      r1;
    reg_c<bit[32]>      r2;  // Should reuse same type
}
"""
        ctx = self.parse_and_translate(pss_code)
        
        my_regs = ctx.type_map["my_regs"]
        r1_type = my_regs.fields[0].datatype
        r2_type = my_regs.fields[1].datatype
        
        # Should be the same type instance (or at least same name)
        assert r1_type.name == r2_type.name
    
    def test_template_args_stored(self):
        """Test that template arguments are stored in register type"""
        pss_code = """
import addr_reg_pkg::*;

component my_regs : reg_group_c {
    reg_c<bit[32], READONLY, 32> r1;
}
"""
        ctx = self.parse_and_translate(pss_code)
        
        my_regs = ctx.type_map["my_regs"]
        r1_type = my_regs.fields[0].datatype
        
        assert isinstance(r1_type, ir.DataTypeRegister)
        assert len(r1_type.template_args) == 3
        
        # Check R parameter
        assert r1_type.template_args[0].param_name == "R"
        assert isinstance(r1_type.template_args[0], ir.TemplateArgType)
        
        # Check ACC parameter
        assert r1_type.template_args[1].param_name == "ACC"
        assert isinstance(r1_type.template_args[1], ir.TemplateArgEnum)
        assert r1_type.template_args[1].enum_value == "READONLY"
        
        # Check SZ2 parameter
        assert r1_type.template_args[2].param_name == "SZ2"
        assert isinstance(r1_type.template_args[2], ir.TemplateArgValue)
    
    def test_register_param_convenience_methods(self):
        """Test convenience methods for accessing register parameters"""
        pss_code = """
import addr_reg_pkg::*;

component my_regs : reg_group_c {
    reg_c<bit[64], WRITEONLY, 64> r1;
}
"""
        ctx = self.parse_and_translate(pss_code)
        
        my_regs = ctx.type_map["my_regs"]
        r1_type = my_regs.fields[0].datatype
        
        # Test get_register_param method
        r_param = r1_type.get_register_param('R')
        assert r_param.bits == 64
        
        acc_param = r1_type.get_register_param('ACC')
        assert acc_param == "WRITEONLY"
        
        sz_param = r1_type.get_register_param('SZ2')
        assert sz_param == 64


class TestRegisterEdgeCases:
    """Test edge cases and error handling"""
    
    def parse_and_translate(self, pss_code: str):
        """Helper to parse PSS and translate to IR"""
        parser = Parser()
        parser.parses([("test.pss", pss_code)])
        sym_tree_root = parser.link()
        
        translator = AstToIrTranslator(debug=False)
        ctx = translator.translate(sym_tree_root)
        
        return ctx
    
    def test_register_with_only_type_param(self):
        """Test register with only R parameter (defaults for others)"""
        pss_code = """
import addr_reg_pkg::*;

component my_regs : reg_group_c {
    reg_c<bit[16]> r1;
}
"""
        ctx = self.parse_and_translate(pss_code)
        
        my_regs = ctx.type_map["my_regs"]
        r1_type = my_regs.fields[0].datatype
        
        assert isinstance(r1_type, ir.DataTypeRegister)
        assert r1_type.access_mode == "READWRITE"  # Default
        assert r1_type.size_bits == 16  # From R parameter width
    
    def test_non_register_field_unchanged(self):
        """Test that non-register fields are still translated normally"""
        pss_code = """
import addr_reg_pkg::*;

component my_comp {
    bit[32] normal_field;
}
"""
        ctx = self.parse_and_translate(pss_code)
        
        my_comp = ctx.type_map["my_comp"]
        field = my_comp.fields[0]
        
        # Should be a DataTypeInt, not DataTypeRegister
        assert isinstance(field.datatype, ir.DataTypeInt)
        assert field.datatype.bits == 32


class TestRegisterGroupInheritance:
    """Test register group inheritance"""
    
    def parse_and_translate(self, pss_code: str):
        """Helper to parse PSS and translate to IR"""
        parser = Parser()
        parser.parses([("test.pss", pss_code)])
        sym_tree_root = parser.link()
        
        translator = AstToIrTranslator(debug=False)
        ctx = translator.translate(sym_tree_root)
        
        return ctx
    
    def test_component_inherits_from_reg_group_c(self):
        """Test that my_regs : reg_group_c creates proper inheritance"""
        pss_code = """
import addr_reg_pkg::*;

component my_regs : reg_group_c {
    reg_c<bit[32]> r1;
}
"""
        ctx = self.parse_and_translate(pss_code)
        
        my_regs = ctx.type_map["my_regs"]
        assert isinstance(my_regs, ir.DataTypeComponent)
        
        # Check if it has super type set (may be None or reference to reg_group_c)
        # This depends on whether reg_group_c was translated first


if __name__ == "__main__":
    pytest.main([__file__, "-v"])
