$date
	Fri Sep  5 12:05:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_full_adder $end
$var wire 1 ! sum $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module dut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 ! sum $end
$var wire 1 " cout $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1%
0$
0#
0"
1!
$end
#5
0%
1$
#10
0!
1"
1%
#15
1!
0"
0%
0$
1#
#20
0!
1"
1%
#25
1"
0%
1$
#30
1!
1"
1%
#35
