
D:/Project/GD32_Project/GD32_CMake_Example/bin/Debug/GD32_CMake_Example.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000150  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003b7c  08000150  08000150  00010150  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002a0  08003cd0  08003cd0  00013cd0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000090  08003f70  08003f70  00013f70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          00000200  08004000  08004000  00014000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004200  08004200  0002046c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08004200  08004200  00014200  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004208  08004208  00014208  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000046c  20000000  0800420c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000198  20000470  08004678  00020470  2**3
                  ALLOC
 10 ._user_heap_stack 00000400  20000608  08004678  00020608  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002046c  2**0
                  CONTENTS, READONLY
 12 .debug_frame  00002040  00000000  00000000  0002049c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_info   0000904c  00000000  00000000  000224dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001926  00000000  00000000  0002b528  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000008c8  00000000  00000000  0002ce50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000ba0  00000000  00000000  0002d718  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000067bd  00000000  00000000  0002e2b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000033cf  00000000  00000000  00034a75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000049  00000000  00000000  00037e44  2**0
                  CONTENTS, READONLY
 20 .debug_loc    000078e2  00000000  00000000  00037e8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         0000003c  00000000  00000000  0003f770  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      00000076  00000000  00000000  0003f7ac  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000150 <__do_global_dtors_aux>:
 8000150:	b510      	push	{r4, lr}
 8000152:	4c05      	ldr	r4, [pc, #20]	; (8000168 <__do_global_dtors_aux+0x18>)
 8000154:	7823      	ldrb	r3, [r4, #0]
 8000156:	b933      	cbnz	r3, 8000166 <__do_global_dtors_aux+0x16>
 8000158:	4b04      	ldr	r3, [pc, #16]	; (800016c <__do_global_dtors_aux+0x1c>)
 800015a:	b113      	cbz	r3, 8000162 <__do_global_dtors_aux+0x12>
 800015c:	4804      	ldr	r0, [pc, #16]	; (8000170 <__do_global_dtors_aux+0x20>)
 800015e:	f3af 8000 	nop.w
 8000162:	2301      	movs	r3, #1
 8000164:	7023      	strb	r3, [r4, #0]
 8000166:	bd10      	pop	{r4, pc}
 8000168:	20000470 	.word	0x20000470
 800016c:	00000000 	.word	0x00000000
 8000170:	08003cb4 	.word	0x08003cb4

08000174 <frame_dummy>:
 8000174:	b508      	push	{r3, lr}
 8000176:	4b03      	ldr	r3, [pc, #12]	; (8000184 <frame_dummy+0x10>)
 8000178:	b11b      	cbz	r3, 8000182 <frame_dummy+0xe>
 800017a:	4903      	ldr	r1, [pc, #12]	; (8000188 <frame_dummy+0x14>)
 800017c:	4803      	ldr	r0, [pc, #12]	; (800018c <frame_dummy+0x18>)
 800017e:	f3af 8000 	nop.w
 8000182:	bd08      	pop	{r3, pc}
 8000184:	00000000 	.word	0x00000000
 8000188:	20000474 	.word	0x20000474
 800018c:	08003cb4 	.word	0x08003cb4

08000190 <__aeabi_drsub>:
 8000190:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000194:	e002      	b.n	800019c <__adddf3>
 8000196:	bf00      	nop

08000198 <__aeabi_dsub>:
 8000198:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800019c <__adddf3>:
 800019c:	b530      	push	{r4, r5, lr}
 800019e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001a6:	ea94 0f05 	teq	r4, r5
 80001aa:	bf08      	it	eq
 80001ac:	ea90 0f02 	teqeq	r0, r2
 80001b0:	bf1f      	itttt	ne
 80001b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001c2:	f000 80e2 	beq.w	800038a <__adddf3+0x1ee>
 80001c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001ce:	bfb8      	it	lt
 80001d0:	426d      	neglt	r5, r5
 80001d2:	dd0c      	ble.n	80001ee <__adddf3+0x52>
 80001d4:	442c      	add	r4, r5
 80001d6:	ea80 0202 	eor.w	r2, r0, r2
 80001da:	ea81 0303 	eor.w	r3, r1, r3
 80001de:	ea82 0000 	eor.w	r0, r2, r0
 80001e2:	ea83 0101 	eor.w	r1, r3, r1
 80001e6:	ea80 0202 	eor.w	r2, r0, r2
 80001ea:	ea81 0303 	eor.w	r3, r1, r3
 80001ee:	2d36      	cmp	r5, #54	; 0x36
 80001f0:	bf88      	it	hi
 80001f2:	bd30      	pophi	{r4, r5, pc}
 80001f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000200:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000204:	d002      	beq.n	800020c <__adddf3+0x70>
 8000206:	4240      	negs	r0, r0
 8000208:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800020c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000210:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000214:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000218:	d002      	beq.n	8000220 <__adddf3+0x84>
 800021a:	4252      	negs	r2, r2
 800021c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000220:	ea94 0f05 	teq	r4, r5
 8000224:	f000 80a7 	beq.w	8000376 <__adddf3+0x1da>
 8000228:	f1a4 0401 	sub.w	r4, r4, #1
 800022c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000230:	db0d      	blt.n	800024e <__adddf3+0xb2>
 8000232:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000236:	fa22 f205 	lsr.w	r2, r2, r5
 800023a:	1880      	adds	r0, r0, r2
 800023c:	f141 0100 	adc.w	r1, r1, #0
 8000240:	fa03 f20e 	lsl.w	r2, r3, lr
 8000244:	1880      	adds	r0, r0, r2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	4159      	adcs	r1, r3
 800024c:	e00e      	b.n	800026c <__adddf3+0xd0>
 800024e:	f1a5 0520 	sub.w	r5, r5, #32
 8000252:	f10e 0e20 	add.w	lr, lr, #32
 8000256:	2a01      	cmp	r2, #1
 8000258:	fa03 fc0e 	lsl.w	ip, r3, lr
 800025c:	bf28      	it	cs
 800025e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000262:	fa43 f305 	asr.w	r3, r3, r5
 8000266:	18c0      	adds	r0, r0, r3
 8000268:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800026c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000270:	d507      	bpl.n	8000282 <__adddf3+0xe6>
 8000272:	f04f 0e00 	mov.w	lr, #0
 8000276:	f1dc 0c00 	rsbs	ip, ip, #0
 800027a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800027e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000282:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000286:	d31b      	bcc.n	80002c0 <__adddf3+0x124>
 8000288:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800028c:	d30c      	bcc.n	80002a8 <__adddf3+0x10c>
 800028e:	0849      	lsrs	r1, r1, #1
 8000290:	ea5f 0030 	movs.w	r0, r0, rrx
 8000294:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000298:	f104 0401 	add.w	r4, r4, #1
 800029c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002a4:	f080 809a 	bcs.w	80003dc <__adddf3+0x240>
 80002a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ac:	bf08      	it	eq
 80002ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002b2:	f150 0000 	adcs.w	r0, r0, #0
 80002b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ba:	ea41 0105 	orr.w	r1, r1, r5
 80002be:	bd30      	pop	{r4, r5, pc}
 80002c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002c4:	4140      	adcs	r0, r0
 80002c6:	eb41 0101 	adc.w	r1, r1, r1
 80002ca:	3c01      	subs	r4, #1
 80002cc:	bf28      	it	cs
 80002ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002d2:	d2e9      	bcs.n	80002a8 <__adddf3+0x10c>
 80002d4:	f091 0f00 	teq	r1, #0
 80002d8:	bf04      	itt	eq
 80002da:	4601      	moveq	r1, r0
 80002dc:	2000      	moveq	r0, #0
 80002de:	fab1 f381 	clz	r3, r1
 80002e2:	bf08      	it	eq
 80002e4:	3320      	addeq	r3, #32
 80002e6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ea:	f1b3 0220 	subs.w	r2, r3, #32
 80002ee:	da0c      	bge.n	800030a <__adddf3+0x16e>
 80002f0:	320c      	adds	r2, #12
 80002f2:	dd08      	ble.n	8000306 <__adddf3+0x16a>
 80002f4:	f102 0c14 	add.w	ip, r2, #20
 80002f8:	f1c2 020c 	rsb	r2, r2, #12
 80002fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000300:	fa21 f102 	lsr.w	r1, r1, r2
 8000304:	e00c      	b.n	8000320 <__adddf3+0x184>
 8000306:	f102 0214 	add.w	r2, r2, #20
 800030a:	bfd8      	it	le
 800030c:	f1c2 0c20 	rsble	ip, r2, #32
 8000310:	fa01 f102 	lsl.w	r1, r1, r2
 8000314:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000318:	bfdc      	itt	le
 800031a:	ea41 010c 	orrle.w	r1, r1, ip
 800031e:	4090      	lslle	r0, r2
 8000320:	1ae4      	subs	r4, r4, r3
 8000322:	bfa2      	ittt	ge
 8000324:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000328:	4329      	orrge	r1, r5
 800032a:	bd30      	popge	{r4, r5, pc}
 800032c:	ea6f 0404 	mvn.w	r4, r4
 8000330:	3c1f      	subs	r4, #31
 8000332:	da1c      	bge.n	800036e <__adddf3+0x1d2>
 8000334:	340c      	adds	r4, #12
 8000336:	dc0e      	bgt.n	8000356 <__adddf3+0x1ba>
 8000338:	f104 0414 	add.w	r4, r4, #20
 800033c:	f1c4 0220 	rsb	r2, r4, #32
 8000340:	fa20 f004 	lsr.w	r0, r0, r4
 8000344:	fa01 f302 	lsl.w	r3, r1, r2
 8000348:	ea40 0003 	orr.w	r0, r0, r3
 800034c:	fa21 f304 	lsr.w	r3, r1, r4
 8000350:	ea45 0103 	orr.w	r1, r5, r3
 8000354:	bd30      	pop	{r4, r5, pc}
 8000356:	f1c4 040c 	rsb	r4, r4, #12
 800035a:	f1c4 0220 	rsb	r2, r4, #32
 800035e:	fa20 f002 	lsr.w	r0, r0, r2
 8000362:	fa01 f304 	lsl.w	r3, r1, r4
 8000366:	ea40 0003 	orr.w	r0, r0, r3
 800036a:	4629      	mov	r1, r5
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	fa21 f004 	lsr.w	r0, r1, r4
 8000372:	4629      	mov	r1, r5
 8000374:	bd30      	pop	{r4, r5, pc}
 8000376:	f094 0f00 	teq	r4, #0
 800037a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800037e:	bf06      	itte	eq
 8000380:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000384:	3401      	addeq	r4, #1
 8000386:	3d01      	subne	r5, #1
 8000388:	e74e      	b.n	8000228 <__adddf3+0x8c>
 800038a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800038e:	bf18      	it	ne
 8000390:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000394:	d029      	beq.n	80003ea <__adddf3+0x24e>
 8000396:	ea94 0f05 	teq	r4, r5
 800039a:	bf08      	it	eq
 800039c:	ea90 0f02 	teqeq	r0, r2
 80003a0:	d005      	beq.n	80003ae <__adddf3+0x212>
 80003a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003a6:	bf04      	itt	eq
 80003a8:	4619      	moveq	r1, r3
 80003aa:	4610      	moveq	r0, r2
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	ea91 0f03 	teq	r1, r3
 80003b2:	bf1e      	ittt	ne
 80003b4:	2100      	movne	r1, #0
 80003b6:	2000      	movne	r0, #0
 80003b8:	bd30      	popne	{r4, r5, pc}
 80003ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003be:	d105      	bne.n	80003cc <__adddf3+0x230>
 80003c0:	0040      	lsls	r0, r0, #1
 80003c2:	4149      	adcs	r1, r1
 80003c4:	bf28      	it	cs
 80003c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ca:	bd30      	pop	{r4, r5, pc}
 80003cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003d0:	bf3c      	itt	cc
 80003d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003d6:	bd30      	popcc	{r4, r5, pc}
 80003d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003e4:	f04f 0000 	mov.w	r0, #0
 80003e8:	bd30      	pop	{r4, r5, pc}
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf1a      	itte	ne
 80003f0:	4619      	movne	r1, r3
 80003f2:	4610      	movne	r0, r2
 80003f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003f8:	bf1c      	itt	ne
 80003fa:	460b      	movne	r3, r1
 80003fc:	4602      	movne	r2, r0
 80003fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000402:	bf06      	itte	eq
 8000404:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000408:	ea91 0f03 	teqeq	r1, r3
 800040c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000410:	bd30      	pop	{r4, r5, pc}
 8000412:	bf00      	nop

08000414 <__aeabi_ui2d>:
 8000414:	f090 0f00 	teq	r0, #0
 8000418:	bf04      	itt	eq
 800041a:	2100      	moveq	r1, #0
 800041c:	4770      	bxeq	lr
 800041e:	b530      	push	{r4, r5, lr}
 8000420:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000424:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000428:	f04f 0500 	mov.w	r5, #0
 800042c:	f04f 0100 	mov.w	r1, #0
 8000430:	e750      	b.n	80002d4 <__adddf3+0x138>
 8000432:	bf00      	nop

08000434 <__aeabi_i2d>:
 8000434:	f090 0f00 	teq	r0, #0
 8000438:	bf04      	itt	eq
 800043a:	2100      	moveq	r1, #0
 800043c:	4770      	bxeq	lr
 800043e:	b530      	push	{r4, r5, lr}
 8000440:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000444:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000448:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800044c:	bf48      	it	mi
 800044e:	4240      	negmi	r0, r0
 8000450:	f04f 0100 	mov.w	r1, #0
 8000454:	e73e      	b.n	80002d4 <__adddf3+0x138>
 8000456:	bf00      	nop

08000458 <__aeabi_f2d>:
 8000458:	0042      	lsls	r2, r0, #1
 800045a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800045e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000462:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000466:	bf1f      	itttt	ne
 8000468:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800046c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000470:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000474:	4770      	bxne	lr
 8000476:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800047a:	bf08      	it	eq
 800047c:	4770      	bxeq	lr
 800047e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000482:	bf04      	itt	eq
 8000484:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000488:	4770      	bxeq	lr
 800048a:	b530      	push	{r4, r5, lr}
 800048c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000490:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000494:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000498:	e71c      	b.n	80002d4 <__adddf3+0x138>
 800049a:	bf00      	nop

0800049c <__aeabi_ul2d>:
 800049c:	ea50 0201 	orrs.w	r2, r0, r1
 80004a0:	bf08      	it	eq
 80004a2:	4770      	bxeq	lr
 80004a4:	b530      	push	{r4, r5, lr}
 80004a6:	f04f 0500 	mov.w	r5, #0
 80004aa:	e00a      	b.n	80004c2 <__aeabi_l2d+0x16>

080004ac <__aeabi_l2d>:
 80004ac:	ea50 0201 	orrs.w	r2, r0, r1
 80004b0:	bf08      	it	eq
 80004b2:	4770      	bxeq	lr
 80004b4:	b530      	push	{r4, r5, lr}
 80004b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ba:	d502      	bpl.n	80004c2 <__aeabi_l2d+0x16>
 80004bc:	4240      	negs	r0, r0
 80004be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004ce:	f43f aed8 	beq.w	8000282 <__adddf3+0xe6>
 80004d2:	f04f 0203 	mov.w	r2, #3
 80004d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004da:	bf18      	it	ne
 80004dc:	3203      	addne	r2, #3
 80004de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004e2:	bf18      	it	ne
 80004e4:	3203      	addne	r2, #3
 80004e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ea:	f1c2 0320 	rsb	r3, r2, #32
 80004ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80004f2:	fa20 f002 	lsr.w	r0, r0, r2
 80004f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004fa:	ea40 000e 	orr.w	r0, r0, lr
 80004fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000502:	4414      	add	r4, r2
 8000504:	e6bd      	b.n	8000282 <__adddf3+0xe6>
 8000506:	bf00      	nop

08000508 <__aeabi_dmul>:
 8000508:	b570      	push	{r4, r5, r6, lr}
 800050a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800050e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000512:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000516:	bf1d      	ittte	ne
 8000518:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800051c:	ea94 0f0c 	teqne	r4, ip
 8000520:	ea95 0f0c 	teqne	r5, ip
 8000524:	f000 f8de 	bleq	80006e4 <__aeabi_dmul+0x1dc>
 8000528:	442c      	add	r4, r5
 800052a:	ea81 0603 	eor.w	r6, r1, r3
 800052e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000532:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000536:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800053a:	bf18      	it	ne
 800053c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000540:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000544:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000548:	d038      	beq.n	80005bc <__aeabi_dmul+0xb4>
 800054a:	fba0 ce02 	umull	ip, lr, r0, r2
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000556:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800055a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800055e:	f04f 0600 	mov.w	r6, #0
 8000562:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000566:	f09c 0f00 	teq	ip, #0
 800056a:	bf18      	it	ne
 800056c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000570:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000574:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000578:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800057c:	d204      	bcs.n	8000588 <__aeabi_dmul+0x80>
 800057e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000582:	416d      	adcs	r5, r5
 8000584:	eb46 0606 	adc.w	r6, r6, r6
 8000588:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800058c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000590:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000594:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000598:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800059c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005a0:	bf88      	it	hi
 80005a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005a6:	d81e      	bhi.n	80005e6 <__aeabi_dmul+0xde>
 80005a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ac:	bf08      	it	eq
 80005ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005b2:	f150 0000 	adcs.w	r0, r0, #0
 80005b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ba:	bd70      	pop	{r4, r5, r6, pc}
 80005bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005c0:	ea46 0101 	orr.w	r1, r6, r1
 80005c4:	ea40 0002 	orr.w	r0, r0, r2
 80005c8:	ea81 0103 	eor.w	r1, r1, r3
 80005cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005d0:	bfc2      	ittt	gt
 80005d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005da:	bd70      	popgt	{r4, r5, r6, pc}
 80005dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e0:	f04f 0e00 	mov.w	lr, #0
 80005e4:	3c01      	subs	r4, #1
 80005e6:	f300 80ab 	bgt.w	8000740 <__aeabi_dmul+0x238>
 80005ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ee:	bfde      	ittt	le
 80005f0:	2000      	movle	r0, #0
 80005f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005f6:	bd70      	pople	{r4, r5, r6, pc}
 80005f8:	f1c4 0400 	rsb	r4, r4, #0
 80005fc:	3c20      	subs	r4, #32
 80005fe:	da35      	bge.n	800066c <__aeabi_dmul+0x164>
 8000600:	340c      	adds	r4, #12
 8000602:	dc1b      	bgt.n	800063c <__aeabi_dmul+0x134>
 8000604:	f104 0414 	add.w	r4, r4, #20
 8000608:	f1c4 0520 	rsb	r5, r4, #32
 800060c:	fa00 f305 	lsl.w	r3, r0, r5
 8000610:	fa20 f004 	lsr.w	r0, r0, r4
 8000614:	fa01 f205 	lsl.w	r2, r1, r5
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000620:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000624:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000628:	fa21 f604 	lsr.w	r6, r1, r4
 800062c:	eb42 0106 	adc.w	r1, r2, r6
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 040c 	rsb	r4, r4, #12
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f304 	lsl.w	r3, r0, r4
 8000648:	fa20 f005 	lsr.w	r0, r0, r5
 800064c:	fa01 f204 	lsl.w	r2, r1, r4
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000658:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800065c:	f141 0100 	adc.w	r1, r1, #0
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f1c4 0520 	rsb	r5, r4, #32
 8000670:	fa00 f205 	lsl.w	r2, r0, r5
 8000674:	ea4e 0e02 	orr.w	lr, lr, r2
 8000678:	fa20 f304 	lsr.w	r3, r0, r4
 800067c:	fa01 f205 	lsl.w	r2, r1, r5
 8000680:	ea43 0302 	orr.w	r3, r3, r2
 8000684:	fa21 f004 	lsr.w	r0, r1, r4
 8000688:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800068c:	fa21 f204 	lsr.w	r2, r1, r4
 8000690:	ea20 0002 	bic.w	r0, r0, r2
 8000694:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f094 0f00 	teq	r4, #0
 80006a8:	d10f      	bne.n	80006ca <__aeabi_dmul+0x1c2>
 80006aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ae:	0040      	lsls	r0, r0, #1
 80006b0:	eb41 0101 	adc.w	r1, r1, r1
 80006b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006b8:	bf08      	it	eq
 80006ba:	3c01      	subeq	r4, #1
 80006bc:	d0f7      	beq.n	80006ae <__aeabi_dmul+0x1a6>
 80006be:	ea41 0106 	orr.w	r1, r1, r6
 80006c2:	f095 0f00 	teq	r5, #0
 80006c6:	bf18      	it	ne
 80006c8:	4770      	bxne	lr
 80006ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006ce:	0052      	lsls	r2, r2, #1
 80006d0:	eb43 0303 	adc.w	r3, r3, r3
 80006d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006d8:	bf08      	it	eq
 80006da:	3d01      	subeq	r5, #1
 80006dc:	d0f7      	beq.n	80006ce <__aeabi_dmul+0x1c6>
 80006de:	ea43 0306 	orr.w	r3, r3, r6
 80006e2:	4770      	bx	lr
 80006e4:	ea94 0f0c 	teq	r4, ip
 80006e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ec:	bf18      	it	ne
 80006ee:	ea95 0f0c 	teqne	r5, ip
 80006f2:	d00c      	beq.n	800070e <__aeabi_dmul+0x206>
 80006f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f8:	bf18      	it	ne
 80006fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006fe:	d1d1      	bne.n	80006a4 <__aeabi_dmul+0x19c>
 8000700:	ea81 0103 	eor.w	r1, r1, r3
 8000704:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000708:	f04f 0000 	mov.w	r0, #0
 800070c:	bd70      	pop	{r4, r5, r6, pc}
 800070e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000712:	bf06      	itte	eq
 8000714:	4610      	moveq	r0, r2
 8000716:	4619      	moveq	r1, r3
 8000718:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800071c:	d019      	beq.n	8000752 <__aeabi_dmul+0x24a>
 800071e:	ea94 0f0c 	teq	r4, ip
 8000722:	d102      	bne.n	800072a <__aeabi_dmul+0x222>
 8000724:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000728:	d113      	bne.n	8000752 <__aeabi_dmul+0x24a>
 800072a:	ea95 0f0c 	teq	r5, ip
 800072e:	d105      	bne.n	800073c <__aeabi_dmul+0x234>
 8000730:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000734:	bf1c      	itt	ne
 8000736:	4610      	movne	r0, r2
 8000738:	4619      	movne	r1, r3
 800073a:	d10a      	bne.n	8000752 <__aeabi_dmul+0x24a>
 800073c:	ea81 0103 	eor.w	r1, r1, r3
 8000740:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000744:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000748:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800074c:	f04f 0000 	mov.w	r0, #0
 8000750:	bd70      	pop	{r4, r5, r6, pc}
 8000752:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000756:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800075a:	bd70      	pop	{r4, r5, r6, pc}

0800075c <__aeabi_ddiv>:
 800075c:	b570      	push	{r4, r5, r6, lr}
 800075e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000762:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000766:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800076a:	bf1d      	ittte	ne
 800076c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000770:	ea94 0f0c 	teqne	r4, ip
 8000774:	ea95 0f0c 	teqne	r5, ip
 8000778:	f000 f8a7 	bleq	80008ca <__aeabi_ddiv+0x16e>
 800077c:	eba4 0405 	sub.w	r4, r4, r5
 8000780:	ea81 0e03 	eor.w	lr, r1, r3
 8000784:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000788:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800078c:	f000 8088 	beq.w	80008a0 <__aeabi_ddiv+0x144>
 8000790:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000794:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000798:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800079c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007b4:	429d      	cmp	r5, r3
 80007b6:	bf08      	it	eq
 80007b8:	4296      	cmpeq	r6, r2
 80007ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007c2:	d202      	bcs.n	80007ca <__aeabi_ddiv+0x6e>
 80007c4:	085b      	lsrs	r3, r3, #1
 80007c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ca:	1ab6      	subs	r6, r6, r2
 80007cc:	eb65 0503 	sbc.w	r5, r5, r3
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000838:	ea55 0e06 	orrs.w	lr, r5, r6
 800083c:	d018      	beq.n	8000870 <__aeabi_ddiv+0x114>
 800083e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000842:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000846:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800084a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800084e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000852:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000856:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800085a:	d1c0      	bne.n	80007de <__aeabi_ddiv+0x82>
 800085c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000860:	d10b      	bne.n	800087a <__aeabi_ddiv+0x11e>
 8000862:	ea41 0100 	orr.w	r1, r1, r0
 8000866:	f04f 0000 	mov.w	r0, #0
 800086a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800086e:	e7b6      	b.n	80007de <__aeabi_ddiv+0x82>
 8000870:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000874:	bf04      	itt	eq
 8000876:	4301      	orreq	r1, r0
 8000878:	2000      	moveq	r0, #0
 800087a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800087e:	bf88      	it	hi
 8000880:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000884:	f63f aeaf 	bhi.w	80005e6 <__aeabi_dmul+0xde>
 8000888:	ebb5 0c03 	subs.w	ip, r5, r3
 800088c:	bf04      	itt	eq
 800088e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000892:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000896:	f150 0000 	adcs.w	r0, r0, #0
 800089a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800089e:	bd70      	pop	{r4, r5, r6, pc}
 80008a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ac:	bfc2      	ittt	gt
 80008ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008b6:	bd70      	popgt	{r4, r5, r6, pc}
 80008b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008bc:	f04f 0e00 	mov.w	lr, #0
 80008c0:	3c01      	subs	r4, #1
 80008c2:	e690      	b.n	80005e6 <__aeabi_dmul+0xde>
 80008c4:	ea45 0e06 	orr.w	lr, r5, r6
 80008c8:	e68d      	b.n	80005e6 <__aeabi_dmul+0xde>
 80008ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008ce:	ea94 0f0c 	teq	r4, ip
 80008d2:	bf08      	it	eq
 80008d4:	ea95 0f0c 	teqeq	r5, ip
 80008d8:	f43f af3b 	beq.w	8000752 <__aeabi_dmul+0x24a>
 80008dc:	ea94 0f0c 	teq	r4, ip
 80008e0:	d10a      	bne.n	80008f8 <__aeabi_ddiv+0x19c>
 80008e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008e6:	f47f af34 	bne.w	8000752 <__aeabi_dmul+0x24a>
 80008ea:	ea95 0f0c 	teq	r5, ip
 80008ee:	f47f af25 	bne.w	800073c <__aeabi_dmul+0x234>
 80008f2:	4610      	mov	r0, r2
 80008f4:	4619      	mov	r1, r3
 80008f6:	e72c      	b.n	8000752 <__aeabi_dmul+0x24a>
 80008f8:	ea95 0f0c 	teq	r5, ip
 80008fc:	d106      	bne.n	800090c <__aeabi_ddiv+0x1b0>
 80008fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000902:	f43f aefd 	beq.w	8000700 <__aeabi_dmul+0x1f8>
 8000906:	4610      	mov	r0, r2
 8000908:	4619      	mov	r1, r3
 800090a:	e722      	b.n	8000752 <__aeabi_dmul+0x24a>
 800090c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000916:	f47f aec5 	bne.w	80006a4 <__aeabi_dmul+0x19c>
 800091a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800091e:	f47f af0d 	bne.w	800073c <__aeabi_dmul+0x234>
 8000922:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000926:	f47f aeeb 	bne.w	8000700 <__aeabi_dmul+0x1f8>
 800092a:	e712      	b.n	8000752 <__aeabi_dmul+0x24a>

0800092c <__gedf2>:
 800092c:	f04f 3cff 	mov.w	ip, #4294967295
 8000930:	e006      	b.n	8000940 <__cmpdf2+0x4>
 8000932:	bf00      	nop

08000934 <__ledf2>:
 8000934:	f04f 0c01 	mov.w	ip, #1
 8000938:	e002      	b.n	8000940 <__cmpdf2+0x4>
 800093a:	bf00      	nop

0800093c <__cmpdf2>:
 800093c:	f04f 0c01 	mov.w	ip, #1
 8000940:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000944:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000948:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800094c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000956:	d01b      	beq.n	8000990 <__cmpdf2+0x54>
 8000958:	b001      	add	sp, #4
 800095a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800095e:	bf0c      	ite	eq
 8000960:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000964:	ea91 0f03 	teqne	r1, r3
 8000968:	bf02      	ittt	eq
 800096a:	ea90 0f02 	teqeq	r0, r2
 800096e:	2000      	moveq	r0, #0
 8000970:	4770      	bxeq	lr
 8000972:	f110 0f00 	cmn.w	r0, #0
 8000976:	ea91 0f03 	teq	r1, r3
 800097a:	bf58      	it	pl
 800097c:	4299      	cmppl	r1, r3
 800097e:	bf08      	it	eq
 8000980:	4290      	cmpeq	r0, r2
 8000982:	bf2c      	ite	cs
 8000984:	17d8      	asrcs	r0, r3, #31
 8000986:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800098a:	f040 0001 	orr.w	r0, r0, #1
 800098e:	4770      	bx	lr
 8000990:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000994:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000998:	d102      	bne.n	80009a0 <__cmpdf2+0x64>
 800099a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800099e:	d107      	bne.n	80009b0 <__cmpdf2+0x74>
 80009a0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009a8:	d1d6      	bne.n	8000958 <__cmpdf2+0x1c>
 80009aa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ae:	d0d3      	beq.n	8000958 <__cmpdf2+0x1c>
 80009b0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009b4:	4770      	bx	lr
 80009b6:	bf00      	nop

080009b8 <__aeabi_cdrcmple>:
 80009b8:	4684      	mov	ip, r0
 80009ba:	4610      	mov	r0, r2
 80009bc:	4662      	mov	r2, ip
 80009be:	468c      	mov	ip, r1
 80009c0:	4619      	mov	r1, r3
 80009c2:	4663      	mov	r3, ip
 80009c4:	e000      	b.n	80009c8 <__aeabi_cdcmpeq>
 80009c6:	bf00      	nop

080009c8 <__aeabi_cdcmpeq>:
 80009c8:	b501      	push	{r0, lr}
 80009ca:	f7ff ffb7 	bl	800093c <__cmpdf2>
 80009ce:	2800      	cmp	r0, #0
 80009d0:	bf48      	it	mi
 80009d2:	f110 0f00 	cmnmi.w	r0, #0
 80009d6:	bd01      	pop	{r0, pc}

080009d8 <__aeabi_dcmpeq>:
 80009d8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009dc:	f7ff fff4 	bl	80009c8 <__aeabi_cdcmpeq>
 80009e0:	bf0c      	ite	eq
 80009e2:	2001      	moveq	r0, #1
 80009e4:	2000      	movne	r0, #0
 80009e6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ea:	bf00      	nop

080009ec <__aeabi_dcmplt>:
 80009ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f0:	f7ff ffea 	bl	80009c8 <__aeabi_cdcmpeq>
 80009f4:	bf34      	ite	cc
 80009f6:	2001      	movcc	r0, #1
 80009f8:	2000      	movcs	r0, #0
 80009fa:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fe:	bf00      	nop

08000a00 <__aeabi_dcmple>:
 8000a00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a04:	f7ff ffe0 	bl	80009c8 <__aeabi_cdcmpeq>
 8000a08:	bf94      	ite	ls
 8000a0a:	2001      	movls	r0, #1
 8000a0c:	2000      	movhi	r0, #0
 8000a0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a12:	bf00      	nop

08000a14 <__aeabi_dcmpge>:
 8000a14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a18:	f7ff ffce 	bl	80009b8 <__aeabi_cdrcmple>
 8000a1c:	bf94      	ite	ls
 8000a1e:	2001      	movls	r0, #1
 8000a20:	2000      	movhi	r0, #0
 8000a22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a26:	bf00      	nop

08000a28 <__aeabi_dcmpgt>:
 8000a28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a2c:	f7ff ffc4 	bl	80009b8 <__aeabi_cdrcmple>
 8000a30:	bf34      	ite	cc
 8000a32:	2001      	movcc	r0, #1
 8000a34:	2000      	movcs	r0, #0
 8000a36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3a:	bf00      	nop

08000a3c <__aeabi_d2iz>:
 8000a3c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a40:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a44:	d215      	bcs.n	8000a72 <__aeabi_d2iz+0x36>
 8000a46:	d511      	bpl.n	8000a6c <__aeabi_d2iz+0x30>
 8000a48:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a4c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a50:	d912      	bls.n	8000a78 <__aeabi_d2iz+0x3c>
 8000a52:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a56:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a5a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a62:	fa23 f002 	lsr.w	r0, r3, r2
 8000a66:	bf18      	it	ne
 8000a68:	4240      	negne	r0, r0
 8000a6a:	4770      	bx	lr
 8000a6c:	f04f 0000 	mov.w	r0, #0
 8000a70:	4770      	bx	lr
 8000a72:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a76:	d105      	bne.n	8000a84 <__aeabi_d2iz+0x48>
 8000a78:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a7c:	bf08      	it	eq
 8000a7e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a82:	4770      	bx	lr
 8000a84:	f04f 0000 	mov.w	r0, #0
 8000a88:	4770      	bx	lr
 8000a8a:	bf00      	nop

08000a8c <__aeabi_d2uiz>:
 8000a8c:	004a      	lsls	r2, r1, #1
 8000a8e:	d211      	bcs.n	8000ab4 <__aeabi_d2uiz+0x28>
 8000a90:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a94:	d211      	bcs.n	8000aba <__aeabi_d2uiz+0x2e>
 8000a96:	d50d      	bpl.n	8000ab4 <__aeabi_d2uiz+0x28>
 8000a98:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a9c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000aa0:	d40e      	bmi.n	8000ac0 <__aeabi_d2uiz+0x34>
 8000aa2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aaa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aae:	fa23 f002 	lsr.w	r0, r3, r2
 8000ab2:	4770      	bx	lr
 8000ab4:	f04f 0000 	mov.w	r0, #0
 8000ab8:	4770      	bx	lr
 8000aba:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000abe:	d102      	bne.n	8000ac6 <__aeabi_d2uiz+0x3a>
 8000ac0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac4:	4770      	bx	lr
 8000ac6:	f04f 0000 	mov.w	r0, #0
 8000aca:	4770      	bx	lr

08000acc <__aeabi_uldivmod>:
 8000acc:	b953      	cbnz	r3, 8000ae4 <__aeabi_uldivmod+0x18>
 8000ace:	b94a      	cbnz	r2, 8000ae4 <__aeabi_uldivmod+0x18>
 8000ad0:	2900      	cmp	r1, #0
 8000ad2:	bf08      	it	eq
 8000ad4:	2800      	cmpeq	r0, #0
 8000ad6:	bf1c      	itt	ne
 8000ad8:	f04f 31ff 	movne.w	r1, #4294967295
 8000adc:	f04f 30ff 	movne.w	r0, #4294967295
 8000ae0:	f001 b8de 	b.w	8001ca0 <__aeabi_idiv0>
 8000ae4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ae8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000aec:	f000 f806 	bl	8000afc <__udivmoddi4>
 8000af0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000af4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000af8:	b004      	add	sp, #16
 8000afa:	4770      	bx	lr

08000afc <__udivmoddi4>:
 8000afc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b00:	9d08      	ldr	r5, [sp, #32]
 8000b02:	4604      	mov	r4, r0
 8000b04:	468e      	mov	lr, r1
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d14d      	bne.n	8000ba6 <__udivmoddi4+0xaa>
 8000b0a:	428a      	cmp	r2, r1
 8000b0c:	4694      	mov	ip, r2
 8000b0e:	d969      	bls.n	8000be4 <__udivmoddi4+0xe8>
 8000b10:	fab2 f282 	clz	r2, r2
 8000b14:	b152      	cbz	r2, 8000b2c <__udivmoddi4+0x30>
 8000b16:	fa01 f302 	lsl.w	r3, r1, r2
 8000b1a:	f1c2 0120 	rsb	r1, r2, #32
 8000b1e:	fa20 f101 	lsr.w	r1, r0, r1
 8000b22:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b26:	ea41 0e03 	orr.w	lr, r1, r3
 8000b2a:	4094      	lsls	r4, r2
 8000b2c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b30:	0c21      	lsrs	r1, r4, #16
 8000b32:	fbbe f6f8 	udiv	r6, lr, r8
 8000b36:	fa1f f78c 	uxth.w	r7, ip
 8000b3a:	fb08 e316 	mls	r3, r8, r6, lr
 8000b3e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000b42:	fb06 f107 	mul.w	r1, r6, r7
 8000b46:	4299      	cmp	r1, r3
 8000b48:	d90a      	bls.n	8000b60 <__udivmoddi4+0x64>
 8000b4a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b4e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000b52:	f080 811f 	bcs.w	8000d94 <__udivmoddi4+0x298>
 8000b56:	4299      	cmp	r1, r3
 8000b58:	f240 811c 	bls.w	8000d94 <__udivmoddi4+0x298>
 8000b5c:	3e02      	subs	r6, #2
 8000b5e:	4463      	add	r3, ip
 8000b60:	1a5b      	subs	r3, r3, r1
 8000b62:	b2a4      	uxth	r4, r4
 8000b64:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b68:	fb08 3310 	mls	r3, r8, r0, r3
 8000b6c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b70:	fb00 f707 	mul.w	r7, r0, r7
 8000b74:	42a7      	cmp	r7, r4
 8000b76:	d90a      	bls.n	8000b8e <__udivmoddi4+0x92>
 8000b78:	eb1c 0404 	adds.w	r4, ip, r4
 8000b7c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b80:	f080 810a 	bcs.w	8000d98 <__udivmoddi4+0x29c>
 8000b84:	42a7      	cmp	r7, r4
 8000b86:	f240 8107 	bls.w	8000d98 <__udivmoddi4+0x29c>
 8000b8a:	4464      	add	r4, ip
 8000b8c:	3802      	subs	r0, #2
 8000b8e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b92:	1be4      	subs	r4, r4, r7
 8000b94:	2600      	movs	r6, #0
 8000b96:	b11d      	cbz	r5, 8000ba0 <__udivmoddi4+0xa4>
 8000b98:	40d4      	lsrs	r4, r2
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	e9c5 4300 	strd	r4, r3, [r5]
 8000ba0:	4631      	mov	r1, r6
 8000ba2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ba6:	428b      	cmp	r3, r1
 8000ba8:	d909      	bls.n	8000bbe <__udivmoddi4+0xc2>
 8000baa:	2d00      	cmp	r5, #0
 8000bac:	f000 80ef 	beq.w	8000d8e <__udivmoddi4+0x292>
 8000bb0:	2600      	movs	r6, #0
 8000bb2:	e9c5 0100 	strd	r0, r1, [r5]
 8000bb6:	4630      	mov	r0, r6
 8000bb8:	4631      	mov	r1, r6
 8000bba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bbe:	fab3 f683 	clz	r6, r3
 8000bc2:	2e00      	cmp	r6, #0
 8000bc4:	d14a      	bne.n	8000c5c <__udivmoddi4+0x160>
 8000bc6:	428b      	cmp	r3, r1
 8000bc8:	d302      	bcc.n	8000bd0 <__udivmoddi4+0xd4>
 8000bca:	4282      	cmp	r2, r0
 8000bcc:	f200 80f9 	bhi.w	8000dc2 <__udivmoddi4+0x2c6>
 8000bd0:	1a84      	subs	r4, r0, r2
 8000bd2:	eb61 0303 	sbc.w	r3, r1, r3
 8000bd6:	2001      	movs	r0, #1
 8000bd8:	469e      	mov	lr, r3
 8000bda:	2d00      	cmp	r5, #0
 8000bdc:	d0e0      	beq.n	8000ba0 <__udivmoddi4+0xa4>
 8000bde:	e9c5 4e00 	strd	r4, lr, [r5]
 8000be2:	e7dd      	b.n	8000ba0 <__udivmoddi4+0xa4>
 8000be4:	b902      	cbnz	r2, 8000be8 <__udivmoddi4+0xec>
 8000be6:	deff      	udf	#255	; 0xff
 8000be8:	fab2 f282 	clz	r2, r2
 8000bec:	2a00      	cmp	r2, #0
 8000bee:	f040 8092 	bne.w	8000d16 <__udivmoddi4+0x21a>
 8000bf2:	eba1 010c 	sub.w	r1, r1, ip
 8000bf6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000bfa:	fa1f fe8c 	uxth.w	lr, ip
 8000bfe:	2601      	movs	r6, #1
 8000c00:	0c20      	lsrs	r0, r4, #16
 8000c02:	fbb1 f3f7 	udiv	r3, r1, r7
 8000c06:	fb07 1113 	mls	r1, r7, r3, r1
 8000c0a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c0e:	fb0e f003 	mul.w	r0, lr, r3
 8000c12:	4288      	cmp	r0, r1
 8000c14:	d908      	bls.n	8000c28 <__udivmoddi4+0x12c>
 8000c16:	eb1c 0101 	adds.w	r1, ip, r1
 8000c1a:	f103 38ff 	add.w	r8, r3, #4294967295
 8000c1e:	d202      	bcs.n	8000c26 <__udivmoddi4+0x12a>
 8000c20:	4288      	cmp	r0, r1
 8000c22:	f200 80cb 	bhi.w	8000dbc <__udivmoddi4+0x2c0>
 8000c26:	4643      	mov	r3, r8
 8000c28:	1a09      	subs	r1, r1, r0
 8000c2a:	b2a4      	uxth	r4, r4
 8000c2c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c30:	fb07 1110 	mls	r1, r7, r0, r1
 8000c34:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000c38:	fb0e fe00 	mul.w	lr, lr, r0
 8000c3c:	45a6      	cmp	lr, r4
 8000c3e:	d908      	bls.n	8000c52 <__udivmoddi4+0x156>
 8000c40:	eb1c 0404 	adds.w	r4, ip, r4
 8000c44:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c48:	d202      	bcs.n	8000c50 <__udivmoddi4+0x154>
 8000c4a:	45a6      	cmp	lr, r4
 8000c4c:	f200 80bb 	bhi.w	8000dc6 <__udivmoddi4+0x2ca>
 8000c50:	4608      	mov	r0, r1
 8000c52:	eba4 040e 	sub.w	r4, r4, lr
 8000c56:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000c5a:	e79c      	b.n	8000b96 <__udivmoddi4+0x9a>
 8000c5c:	f1c6 0720 	rsb	r7, r6, #32
 8000c60:	40b3      	lsls	r3, r6
 8000c62:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c66:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c6a:	fa20 f407 	lsr.w	r4, r0, r7
 8000c6e:	fa01 f306 	lsl.w	r3, r1, r6
 8000c72:	431c      	orrs	r4, r3
 8000c74:	40f9      	lsrs	r1, r7
 8000c76:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c7a:	fa00 f306 	lsl.w	r3, r0, r6
 8000c7e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000c82:	0c20      	lsrs	r0, r4, #16
 8000c84:	fa1f fe8c 	uxth.w	lr, ip
 8000c88:	fb09 1118 	mls	r1, r9, r8, r1
 8000c8c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c90:	fb08 f00e 	mul.w	r0, r8, lr
 8000c94:	4288      	cmp	r0, r1
 8000c96:	fa02 f206 	lsl.w	r2, r2, r6
 8000c9a:	d90b      	bls.n	8000cb4 <__udivmoddi4+0x1b8>
 8000c9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000ca0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ca4:	f080 8088 	bcs.w	8000db8 <__udivmoddi4+0x2bc>
 8000ca8:	4288      	cmp	r0, r1
 8000caa:	f240 8085 	bls.w	8000db8 <__udivmoddi4+0x2bc>
 8000cae:	f1a8 0802 	sub.w	r8, r8, #2
 8000cb2:	4461      	add	r1, ip
 8000cb4:	1a09      	subs	r1, r1, r0
 8000cb6:	b2a4      	uxth	r4, r4
 8000cb8:	fbb1 f0f9 	udiv	r0, r1, r9
 8000cbc:	fb09 1110 	mls	r1, r9, r0, r1
 8000cc0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000cc4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cc8:	458e      	cmp	lr, r1
 8000cca:	d908      	bls.n	8000cde <__udivmoddi4+0x1e2>
 8000ccc:	eb1c 0101 	adds.w	r1, ip, r1
 8000cd0:	f100 34ff 	add.w	r4, r0, #4294967295
 8000cd4:	d26c      	bcs.n	8000db0 <__udivmoddi4+0x2b4>
 8000cd6:	458e      	cmp	lr, r1
 8000cd8:	d96a      	bls.n	8000db0 <__udivmoddi4+0x2b4>
 8000cda:	3802      	subs	r0, #2
 8000cdc:	4461      	add	r1, ip
 8000cde:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ce2:	fba0 9402 	umull	r9, r4, r0, r2
 8000ce6:	eba1 010e 	sub.w	r1, r1, lr
 8000cea:	42a1      	cmp	r1, r4
 8000cec:	46c8      	mov	r8, r9
 8000cee:	46a6      	mov	lr, r4
 8000cf0:	d356      	bcc.n	8000da0 <__udivmoddi4+0x2a4>
 8000cf2:	d053      	beq.n	8000d9c <__udivmoddi4+0x2a0>
 8000cf4:	b15d      	cbz	r5, 8000d0e <__udivmoddi4+0x212>
 8000cf6:	ebb3 0208 	subs.w	r2, r3, r8
 8000cfa:	eb61 010e 	sbc.w	r1, r1, lr
 8000cfe:	fa01 f707 	lsl.w	r7, r1, r7
 8000d02:	fa22 f306 	lsr.w	r3, r2, r6
 8000d06:	40f1      	lsrs	r1, r6
 8000d08:	431f      	orrs	r7, r3
 8000d0a:	e9c5 7100 	strd	r7, r1, [r5]
 8000d0e:	2600      	movs	r6, #0
 8000d10:	4631      	mov	r1, r6
 8000d12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d16:	f1c2 0320 	rsb	r3, r2, #32
 8000d1a:	40d8      	lsrs	r0, r3
 8000d1c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d20:	fa21 f303 	lsr.w	r3, r1, r3
 8000d24:	4091      	lsls	r1, r2
 8000d26:	4301      	orrs	r1, r0
 8000d28:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d2c:	fa1f fe8c 	uxth.w	lr, ip
 8000d30:	fbb3 f0f7 	udiv	r0, r3, r7
 8000d34:	fb07 3610 	mls	r6, r7, r0, r3
 8000d38:	0c0b      	lsrs	r3, r1, #16
 8000d3a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000d3e:	fb00 f60e 	mul.w	r6, r0, lr
 8000d42:	429e      	cmp	r6, r3
 8000d44:	fa04 f402 	lsl.w	r4, r4, r2
 8000d48:	d908      	bls.n	8000d5c <__udivmoddi4+0x260>
 8000d4a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d4e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000d52:	d22f      	bcs.n	8000db4 <__udivmoddi4+0x2b8>
 8000d54:	429e      	cmp	r6, r3
 8000d56:	d92d      	bls.n	8000db4 <__udivmoddi4+0x2b8>
 8000d58:	3802      	subs	r0, #2
 8000d5a:	4463      	add	r3, ip
 8000d5c:	1b9b      	subs	r3, r3, r6
 8000d5e:	b289      	uxth	r1, r1
 8000d60:	fbb3 f6f7 	udiv	r6, r3, r7
 8000d64:	fb07 3316 	mls	r3, r7, r6, r3
 8000d68:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d6c:	fb06 f30e 	mul.w	r3, r6, lr
 8000d70:	428b      	cmp	r3, r1
 8000d72:	d908      	bls.n	8000d86 <__udivmoddi4+0x28a>
 8000d74:	eb1c 0101 	adds.w	r1, ip, r1
 8000d78:	f106 38ff 	add.w	r8, r6, #4294967295
 8000d7c:	d216      	bcs.n	8000dac <__udivmoddi4+0x2b0>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d914      	bls.n	8000dac <__udivmoddi4+0x2b0>
 8000d82:	3e02      	subs	r6, #2
 8000d84:	4461      	add	r1, ip
 8000d86:	1ac9      	subs	r1, r1, r3
 8000d88:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000d8c:	e738      	b.n	8000c00 <__udivmoddi4+0x104>
 8000d8e:	462e      	mov	r6, r5
 8000d90:	4628      	mov	r0, r5
 8000d92:	e705      	b.n	8000ba0 <__udivmoddi4+0xa4>
 8000d94:	4606      	mov	r6, r0
 8000d96:	e6e3      	b.n	8000b60 <__udivmoddi4+0x64>
 8000d98:	4618      	mov	r0, r3
 8000d9a:	e6f8      	b.n	8000b8e <__udivmoddi4+0x92>
 8000d9c:	454b      	cmp	r3, r9
 8000d9e:	d2a9      	bcs.n	8000cf4 <__udivmoddi4+0x1f8>
 8000da0:	ebb9 0802 	subs.w	r8, r9, r2
 8000da4:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000da8:	3801      	subs	r0, #1
 8000daa:	e7a3      	b.n	8000cf4 <__udivmoddi4+0x1f8>
 8000dac:	4646      	mov	r6, r8
 8000dae:	e7ea      	b.n	8000d86 <__udivmoddi4+0x28a>
 8000db0:	4620      	mov	r0, r4
 8000db2:	e794      	b.n	8000cde <__udivmoddi4+0x1e2>
 8000db4:	4640      	mov	r0, r8
 8000db6:	e7d1      	b.n	8000d5c <__udivmoddi4+0x260>
 8000db8:	46d0      	mov	r8, sl
 8000dba:	e77b      	b.n	8000cb4 <__udivmoddi4+0x1b8>
 8000dbc:	3b02      	subs	r3, #2
 8000dbe:	4461      	add	r1, ip
 8000dc0:	e732      	b.n	8000c28 <__udivmoddi4+0x12c>
 8000dc2:	4630      	mov	r0, r6
 8000dc4:	e709      	b.n	8000bda <__udivmoddi4+0xde>
 8000dc6:	4464      	add	r4, ip
 8000dc8:	3802      	subs	r0, #2
 8000dca:	e742      	b.n	8000c52 <__udivmoddi4+0x156>

08000dcc <selfrel_offset31>:
 8000dcc:	6803      	ldr	r3, [r0, #0]
 8000dce:	005a      	lsls	r2, r3, #1
 8000dd0:	bf4c      	ite	mi
 8000dd2:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8000dd6:	f023 4300 	bicpl.w	r3, r3, #2147483648	; 0x80000000
 8000dda:	4418      	add	r0, r3
 8000ddc:	4770      	bx	lr
 8000dde:	bf00      	nop

08000de0 <search_EIT_table>:
 8000de0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000de4:	b329      	cbz	r1, 8000e32 <search_EIT_table+0x52>
 8000de6:	1e4f      	subs	r7, r1, #1
 8000de8:	4604      	mov	r4, r0
 8000dea:	4615      	mov	r5, r2
 8000dec:	463e      	mov	r6, r7
 8000dee:	f04f 0800 	mov.w	r8, #0
 8000df2:	eb08 0106 	add.w	r1, r8, r6
 8000df6:	eb01 71d1 	add.w	r1, r1, r1, lsr #31
 8000dfa:	1049      	asrs	r1, r1, #1
 8000dfc:	eb04 09c1 	add.w	r9, r4, r1, lsl #3
 8000e00:	4648      	mov	r0, r9
 8000e02:	f7ff ffe3 	bl	8000dcc <selfrel_offset31>
 8000e06:	4603      	mov	r3, r0
 8000e08:	00c8      	lsls	r0, r1, #3
 8000e0a:	3008      	adds	r0, #8
 8000e0c:	428f      	cmp	r7, r1
 8000e0e:	4420      	add	r0, r4
 8000e10:	d009      	beq.n	8000e26 <search_EIT_table+0x46>
 8000e12:	42ab      	cmp	r3, r5
 8000e14:	d809      	bhi.n	8000e2a <search_EIT_table+0x4a>
 8000e16:	f7ff ffd9 	bl	8000dcc <selfrel_offset31>
 8000e1a:	3801      	subs	r0, #1
 8000e1c:	42a8      	cmp	r0, r5
 8000e1e:	d20a      	bcs.n	8000e36 <search_EIT_table+0x56>
 8000e20:	f101 0801 	add.w	r8, r1, #1
 8000e24:	e7e5      	b.n	8000df2 <search_EIT_table+0x12>
 8000e26:	42ab      	cmp	r3, r5
 8000e28:	d905      	bls.n	8000e36 <search_EIT_table+0x56>
 8000e2a:	4588      	cmp	r8, r1
 8000e2c:	d001      	beq.n	8000e32 <search_EIT_table+0x52>
 8000e2e:	1e4e      	subs	r6, r1, #1
 8000e30:	e7df      	b.n	8000df2 <search_EIT_table+0x12>
 8000e32:	f04f 0900 	mov.w	r9, #0
 8000e36:	4648      	mov	r0, r9
 8000e38:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08000e3c <__gnu_unwind_get_pr_addr>:
 8000e3c:	2801      	cmp	r0, #1
 8000e3e:	d007      	beq.n	8000e50 <__gnu_unwind_get_pr_addr+0x14>
 8000e40:	2802      	cmp	r0, #2
 8000e42:	d007      	beq.n	8000e54 <__gnu_unwind_get_pr_addr+0x18>
 8000e44:	4b04      	ldr	r3, [pc, #16]	; (8000e58 <__gnu_unwind_get_pr_addr+0x1c>)
 8000e46:	2800      	cmp	r0, #0
 8000e48:	bf0c      	ite	eq
 8000e4a:	4618      	moveq	r0, r3
 8000e4c:	2000      	movne	r0, #0
 8000e4e:	4770      	bx	lr
 8000e50:	4802      	ldr	r0, [pc, #8]	; (8000e5c <__gnu_unwind_get_pr_addr+0x20>)
 8000e52:	4770      	bx	lr
 8000e54:	4802      	ldr	r0, [pc, #8]	; (8000e60 <__gnu_unwind_get_pr_addr+0x24>)
 8000e56:	4770      	bx	lr
 8000e58:	08001515 	.word	0x08001515
 8000e5c:	08001519 	.word	0x08001519
 8000e60:	0800151d 	.word	0x0800151d

08000e64 <get_eit_entry>:
 8000e64:	b530      	push	{r4, r5, lr}
 8000e66:	4b23      	ldr	r3, [pc, #140]	; (8000ef4 <get_eit_entry+0x90>)
 8000e68:	b083      	sub	sp, #12
 8000e6a:	4604      	mov	r4, r0
 8000e6c:	1e8d      	subs	r5, r1, #2
 8000e6e:	b33b      	cbz	r3, 8000ec0 <get_eit_entry+0x5c>
 8000e70:	a901      	add	r1, sp, #4
 8000e72:	4628      	mov	r0, r5
 8000e74:	f3af 8000 	nop.w
 8000e78:	b1e8      	cbz	r0, 8000eb6 <get_eit_entry+0x52>
 8000e7a:	9901      	ldr	r1, [sp, #4]
 8000e7c:	462a      	mov	r2, r5
 8000e7e:	f7ff ffaf 	bl	8000de0 <search_EIT_table>
 8000e82:	4601      	mov	r1, r0
 8000e84:	b1b8      	cbz	r0, 8000eb6 <get_eit_entry+0x52>
 8000e86:	f7ff ffa1 	bl	8000dcc <selfrel_offset31>
 8000e8a:	684b      	ldr	r3, [r1, #4]
 8000e8c:	64a0      	str	r0, [r4, #72]	; 0x48
 8000e8e:	2b01      	cmp	r3, #1
 8000e90:	d02c      	beq.n	8000eec <get_eit_entry+0x88>
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	f101 0004 	add.w	r0, r1, #4
 8000e98:	db24      	blt.n	8000ee4 <get_eit_entry+0x80>
 8000e9a:	f7ff ff97 	bl	8000dcc <selfrel_offset31>
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	e9c4 0313 	strd	r0, r3, [r4, #76]	; 0x4c
 8000ea4:	6803      	ldr	r3, [r0, #0]
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	db11      	blt.n	8000ece <get_eit_entry+0x6a>
 8000eaa:	f7ff ff8f 	bl	8000dcc <selfrel_offset31>
 8000eae:	6120      	str	r0, [r4, #16]
 8000eb0:	2000      	movs	r0, #0
 8000eb2:	b003      	add	sp, #12
 8000eb4:	bd30      	pop	{r4, r5, pc}
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	2009      	movs	r0, #9
 8000eba:	6123      	str	r3, [r4, #16]
 8000ebc:	b003      	add	sp, #12
 8000ebe:	bd30      	pop	{r4, r5, pc}
 8000ec0:	4b0d      	ldr	r3, [pc, #52]	; (8000ef8 <get_eit_entry+0x94>)
 8000ec2:	490e      	ldr	r1, [pc, #56]	; (8000efc <get_eit_entry+0x98>)
 8000ec4:	1ac9      	subs	r1, r1, r3
 8000ec6:	10c9      	asrs	r1, r1, #3
 8000ec8:	4618      	mov	r0, r3
 8000eca:	9101      	str	r1, [sp, #4]
 8000ecc:	e7d6      	b.n	8000e7c <get_eit_entry+0x18>
 8000ece:	f3c3 6003 	ubfx	r0, r3, #24, #4
 8000ed2:	f7ff ffb3 	bl	8000e3c <__gnu_unwind_get_pr_addr>
 8000ed6:	2800      	cmp	r0, #0
 8000ed8:	6120      	str	r0, [r4, #16]
 8000eda:	bf14      	ite	ne
 8000edc:	2000      	movne	r0, #0
 8000ede:	2009      	moveq	r0, #9
 8000ee0:	b003      	add	sp, #12
 8000ee2:	bd30      	pop	{r4, r5, pc}
 8000ee4:	2301      	movs	r3, #1
 8000ee6:	e9c4 0313 	strd	r0, r3, [r4, #76]	; 0x4c
 8000eea:	e7db      	b.n	8000ea4 <get_eit_entry+0x40>
 8000eec:	2300      	movs	r3, #0
 8000eee:	6123      	str	r3, [r4, #16]
 8000ef0:	2005      	movs	r0, #5
 8000ef2:	e7de      	b.n	8000eb2 <get_eit_entry+0x4e>
 8000ef4:	00000000 	.word	0x00000000
 8000ef8:	08004000 	.word	0x08004000
 8000efc:	08004200 	.word	0x08004200

08000f00 <restore_non_core_regs>:
 8000f00:	6803      	ldr	r3, [r0, #0]
 8000f02:	07da      	lsls	r2, r3, #31
 8000f04:	b510      	push	{r4, lr}
 8000f06:	4604      	mov	r4, r0
 8000f08:	d406      	bmi.n	8000f18 <restore_non_core_regs+0x18>
 8000f0a:	079b      	lsls	r3, r3, #30
 8000f0c:	f100 0048 	add.w	r0, r0, #72	; 0x48
 8000f10:	d509      	bpl.n	8000f26 <restore_non_core_regs+0x26>
 8000f12:	f000 fc5b 	bl	80017cc <__gnu_Unwind_Restore_VFP_D>
 8000f16:	6823      	ldr	r3, [r4, #0]
 8000f18:	0759      	lsls	r1, r3, #29
 8000f1a:	d509      	bpl.n	8000f30 <restore_non_core_regs+0x30>
 8000f1c:	071a      	lsls	r2, r3, #28
 8000f1e:	d50e      	bpl.n	8000f3e <restore_non_core_regs+0x3e>
 8000f20:	06db      	lsls	r3, r3, #27
 8000f22:	d513      	bpl.n	8000f4c <restore_non_core_regs+0x4c>
 8000f24:	bd10      	pop	{r4, pc}
 8000f26:	f000 fc49 	bl	80017bc <__gnu_Unwind_Restore_VFP>
 8000f2a:	6823      	ldr	r3, [r4, #0]
 8000f2c:	0759      	lsls	r1, r3, #29
 8000f2e:	d4f5      	bmi.n	8000f1c <restore_non_core_regs+0x1c>
 8000f30:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8000f34:	f000 fc52 	bl	80017dc <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8000f38:	6823      	ldr	r3, [r4, #0]
 8000f3a:	071a      	lsls	r2, r3, #28
 8000f3c:	d4f0      	bmi.n	8000f20 <restore_non_core_regs+0x20>
 8000f3e:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 8000f42:	f000 fc53 	bl	80017ec <__gnu_Unwind_Restore_WMMXD>
 8000f46:	6823      	ldr	r3, [r4, #0]
 8000f48:	06db      	lsls	r3, r3, #27
 8000f4a:	d4eb      	bmi.n	8000f24 <restore_non_core_regs+0x24>
 8000f4c:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 8000f50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000f54:	f000 bc8e 	b.w	8001874 <__gnu_Unwind_Restore_WMMXC>

08000f58 <__gnu_unwind_24bit.constprop.0>:
 8000f58:	2009      	movs	r0, #9
 8000f5a:	4770      	bx	lr

08000f5c <_Unwind_decode_typeinfo_ptr.constprop.0>:
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	6800      	ldr	r0, [r0, #0]
 8000f60:	b100      	cbz	r0, 8000f64 <_Unwind_decode_typeinfo_ptr.constprop.0+0x8>
 8000f62:	4418      	add	r0, r3
 8000f64:	4770      	bx	lr
 8000f66:	bf00      	nop

08000f68 <_Unwind_DebugHook>:
 8000f68:	4770      	bx	lr
 8000f6a:	bf00      	nop

08000f6c <unwind_phase2>:
 8000f6c:	b570      	push	{r4, r5, r6, lr}
 8000f6e:	4604      	mov	r4, r0
 8000f70:	460e      	mov	r6, r1
 8000f72:	6c31      	ldr	r1, [r6, #64]	; 0x40
 8000f74:	4620      	mov	r0, r4
 8000f76:	f7ff ff75 	bl	8000e64 <get_eit_entry>
 8000f7a:	4605      	mov	r5, r0
 8000f7c:	b988      	cbnz	r0, 8000fa2 <unwind_phase2+0x36>
 8000f7e:	6c32      	ldr	r2, [r6, #64]	; 0x40
 8000f80:	6162      	str	r2, [r4, #20]
 8000f82:	6923      	ldr	r3, [r4, #16]
 8000f84:	4632      	mov	r2, r6
 8000f86:	4621      	mov	r1, r4
 8000f88:	2001      	movs	r0, #1
 8000f8a:	4798      	blx	r3
 8000f8c:	2808      	cmp	r0, #8
 8000f8e:	d0f0      	beq.n	8000f72 <unwind_phase2+0x6>
 8000f90:	2807      	cmp	r0, #7
 8000f92:	d106      	bne.n	8000fa2 <unwind_phase2+0x36>
 8000f94:	4628      	mov	r0, r5
 8000f96:	6c31      	ldr	r1, [r6, #64]	; 0x40
 8000f98:	f7ff ffe6 	bl	8000f68 <_Unwind_DebugHook>
 8000f9c:	1d30      	adds	r0, r6, #4
 8000f9e:	f000 fc01 	bl	80017a4 <__restore_core_regs>
 8000fa2:	f002 fe27 	bl	8003bf4 <abort>
 8000fa6:	bf00      	nop

08000fa8 <unwind_phase2_forced>:
 8000fa8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000fac:	1d0d      	adds	r5, r1, #4
 8000fae:	f8d0 800c 	ldr.w	r8, [r0, #12]
 8000fb2:	f8d0 9018 	ldr.w	r9, [r0, #24]
 8000fb6:	4607      	mov	r7, r0
 8000fb8:	4614      	mov	r4, r2
 8000fba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000fbc:	f5ad 7d72 	sub.w	sp, sp, #968	; 0x3c8
 8000fc0:	f10d 0c0c 	add.w	ip, sp, #12
 8000fc4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8000fc8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000fca:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8000fce:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000fd0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8000fd4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000fd8:	ae02      	add	r6, sp, #8
 8000fda:	f04f 0e00 	mov.w	lr, #0
 8000fde:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
 8000fe2:	f8c6 e000 	str.w	lr, [r6]
 8000fe6:	e020      	b.n	800102a <unwind_phase2_forced+0x82>
 8000fe8:	6c33      	ldr	r3, [r6, #64]	; 0x40
 8000fea:	617b      	str	r3, [r7, #20]
 8000fec:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8000ff0:	4631      	mov	r1, r6
 8000ff2:	a87a      	add	r0, sp, #488	; 0x1e8
 8000ff4:	f000 fe56 	bl	8001ca4 <memcpy>
 8000ff8:	693b      	ldr	r3, [r7, #16]
 8000ffa:	aa7a      	add	r2, sp, #488	; 0x1e8
 8000ffc:	4639      	mov	r1, r7
 8000ffe:	4650      	mov	r0, sl
 8001000:	4798      	blx	r3
 8001002:	9b88      	ldr	r3, [sp, #544]	; 0x220
 8001004:	6473      	str	r3, [r6, #68]	; 0x44
 8001006:	4621      	mov	r1, r4
 8001008:	e9cd 6900 	strd	r6, r9, [sp]
 800100c:	4605      	mov	r5, r0
 800100e:	463b      	mov	r3, r7
 8001010:	463a      	mov	r2, r7
 8001012:	2001      	movs	r0, #1
 8001014:	47c0      	blx	r8
 8001016:	4604      	mov	r4, r0
 8001018:	b9e0      	cbnz	r0, 8001054 <unwind_phase2_forced+0xac>
 800101a:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800101e:	a97a      	add	r1, sp, #488	; 0x1e8
 8001020:	4630      	mov	r0, r6
 8001022:	f000 fe3f 	bl	8001ca4 <memcpy>
 8001026:	2d08      	cmp	r5, #8
 8001028:	d11a      	bne.n	8001060 <unwind_phase2_forced+0xb8>
 800102a:	6c31      	ldr	r1, [r6, #64]	; 0x40
 800102c:	4638      	mov	r0, r7
 800102e:	f7ff ff19 	bl	8000e64 <get_eit_entry>
 8001032:	3409      	adds	r4, #9
 8001034:	fa5f fa84 	uxtb.w	sl, r4
 8001038:	4605      	mov	r5, r0
 800103a:	2800      	cmp	r0, #0
 800103c:	d0d4      	beq.n	8000fe8 <unwind_phase2_forced+0x40>
 800103e:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8001040:	6473      	str	r3, [r6, #68]	; 0x44
 8001042:	463a      	mov	r2, r7
 8001044:	e9cd 6900 	strd	r6, r9, [sp]
 8001048:	463b      	mov	r3, r7
 800104a:	f04a 0110 	orr.w	r1, sl, #16
 800104e:	2001      	movs	r0, #1
 8001050:	47c0      	blx	r8
 8001052:	b100      	cbz	r0, 8001056 <unwind_phase2_forced+0xae>
 8001054:	2509      	movs	r5, #9
 8001056:	4628      	mov	r0, r5
 8001058:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 800105c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001060:	2d07      	cmp	r5, #7
 8001062:	d1f7      	bne.n	8001054 <unwind_phase2_forced+0xac>
 8001064:	4620      	mov	r0, r4
 8001066:	6c31      	ldr	r1, [r6, #64]	; 0x40
 8001068:	f7ff ff7e 	bl	8000f68 <_Unwind_DebugHook>
 800106c:	a803      	add	r0, sp, #12
 800106e:	f000 fb99 	bl	80017a4 <__restore_core_regs>
 8001072:	bf00      	nop

08001074 <_Unwind_GetCFA>:
 8001074:	6c40      	ldr	r0, [r0, #68]	; 0x44
 8001076:	4770      	bx	lr

08001078 <__gnu_Unwind_RaiseException>:
 8001078:	b5f0      	push	{r4, r5, r6, r7, lr}
 800107a:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800107c:	640b      	str	r3, [r1, #64]	; 0x40
 800107e:	f101 0c04 	add.w	ip, r1, #4
 8001082:	460e      	mov	r6, r1
 8001084:	4605      	mov	r5, r0
 8001086:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800108a:	b0f9      	sub	sp, #484	; 0x1e4
 800108c:	ac01      	add	r4, sp, #4
 800108e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001090:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8001094:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001096:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800109a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800109c:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 80010a0:	f04f 37ff 	mov.w	r7, #4294967295
 80010a4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80010a8:	9700      	str	r7, [sp, #0]
 80010aa:	e006      	b.n	80010ba <__gnu_Unwind_RaiseException+0x42>
 80010ac:	692b      	ldr	r3, [r5, #16]
 80010ae:	466a      	mov	r2, sp
 80010b0:	4629      	mov	r1, r5
 80010b2:	4798      	blx	r3
 80010b4:	2808      	cmp	r0, #8
 80010b6:	4604      	mov	r4, r0
 80010b8:	d108      	bne.n	80010cc <__gnu_Unwind_RaiseException+0x54>
 80010ba:	9910      	ldr	r1, [sp, #64]	; 0x40
 80010bc:	4628      	mov	r0, r5
 80010be:	f7ff fed1 	bl	8000e64 <get_eit_entry>
 80010c2:	2800      	cmp	r0, #0
 80010c4:	d0f2      	beq.n	80010ac <__gnu_Unwind_RaiseException+0x34>
 80010c6:	2009      	movs	r0, #9
 80010c8:	b079      	add	sp, #484	; 0x1e4
 80010ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80010cc:	4668      	mov	r0, sp
 80010ce:	f7ff ff17 	bl	8000f00 <restore_non_core_regs>
 80010d2:	2c06      	cmp	r4, #6
 80010d4:	d1f7      	bne.n	80010c6 <__gnu_Unwind_RaiseException+0x4e>
 80010d6:	4631      	mov	r1, r6
 80010d8:	4628      	mov	r0, r5
 80010da:	f7ff ff47 	bl	8000f6c <unwind_phase2>
 80010de:	bf00      	nop

080010e0 <__gnu_Unwind_ForcedUnwind>:
 80010e0:	60c1      	str	r1, [r0, #12]
 80010e2:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80010e4:	6182      	str	r2, [r0, #24]
 80010e6:	6419      	str	r1, [r3, #64]	; 0x40
 80010e8:	2200      	movs	r2, #0
 80010ea:	4619      	mov	r1, r3
 80010ec:	e75c      	b.n	8000fa8 <unwind_phase2_forced>
 80010ee:	bf00      	nop

080010f0 <__gnu_Unwind_Resume>:
 80010f0:	b570      	push	{r4, r5, r6, lr}
 80010f2:	68c6      	ldr	r6, [r0, #12]
 80010f4:	6943      	ldr	r3, [r0, #20]
 80010f6:	640b      	str	r3, [r1, #64]	; 0x40
 80010f8:	b9ae      	cbnz	r6, 8001126 <__gnu_Unwind_Resume+0x36>
 80010fa:	6903      	ldr	r3, [r0, #16]
 80010fc:	460a      	mov	r2, r1
 80010fe:	4604      	mov	r4, r0
 8001100:	460d      	mov	r5, r1
 8001102:	4601      	mov	r1, r0
 8001104:	2002      	movs	r0, #2
 8001106:	4798      	blx	r3
 8001108:	2807      	cmp	r0, #7
 800110a:	d005      	beq.n	8001118 <__gnu_Unwind_Resume+0x28>
 800110c:	2808      	cmp	r0, #8
 800110e:	d10f      	bne.n	8001130 <__gnu_Unwind_Resume+0x40>
 8001110:	4629      	mov	r1, r5
 8001112:	4620      	mov	r0, r4
 8001114:	f7ff ff2a 	bl	8000f6c <unwind_phase2>
 8001118:	4630      	mov	r0, r6
 800111a:	6c29      	ldr	r1, [r5, #64]	; 0x40
 800111c:	f7ff ff24 	bl	8000f68 <_Unwind_DebugHook>
 8001120:	1d28      	adds	r0, r5, #4
 8001122:	f000 fb3f 	bl	80017a4 <__restore_core_regs>
 8001126:	2201      	movs	r2, #1
 8001128:	f7ff ff3e 	bl	8000fa8 <unwind_phase2_forced>
 800112c:	f002 fd62 	bl	8003bf4 <abort>
 8001130:	f002 fd60 	bl	8003bf4 <abort>

08001134 <__gnu_Unwind_Resume_or_Rethrow>:
 8001134:	68c2      	ldr	r2, [r0, #12]
 8001136:	b11a      	cbz	r2, 8001140 <__gnu_Unwind_Resume_or_Rethrow+0xc>
 8001138:	6bca      	ldr	r2, [r1, #60]	; 0x3c
 800113a:	640a      	str	r2, [r1, #64]	; 0x40
 800113c:	2200      	movs	r2, #0
 800113e:	e733      	b.n	8000fa8 <unwind_phase2_forced>
 8001140:	e79a      	b.n	8001078 <__gnu_Unwind_RaiseException>
 8001142:	bf00      	nop

08001144 <_Unwind_Complete>:
 8001144:	4770      	bx	lr
 8001146:	bf00      	nop

08001148 <_Unwind_DeleteException>:
 8001148:	6883      	ldr	r3, [r0, #8]
 800114a:	4601      	mov	r1, r0
 800114c:	b10b      	cbz	r3, 8001152 <_Unwind_DeleteException+0xa>
 800114e:	2001      	movs	r0, #1
 8001150:	4718      	bx	r3
 8001152:	4770      	bx	lr

08001154 <_Unwind_VRS_Get>:
 8001154:	2901      	cmp	r1, #1
 8001156:	d012      	beq.n	800117e <_Unwind_VRS_Get+0x2a>
 8001158:	d809      	bhi.n	800116e <_Unwind_VRS_Get+0x1a>
 800115a:	b973      	cbnz	r3, 800117a <_Unwind_VRS_Get+0x26>
 800115c:	2a0f      	cmp	r2, #15
 800115e:	d80c      	bhi.n	800117a <_Unwind_VRS_Get+0x26>
 8001160:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8001164:	4618      	mov	r0, r3
 8001166:	6853      	ldr	r3, [r2, #4]
 8001168:	9a00      	ldr	r2, [sp, #0]
 800116a:	6013      	str	r3, [r2, #0]
 800116c:	4770      	bx	lr
 800116e:	3903      	subs	r1, #3
 8001170:	2901      	cmp	r1, #1
 8001172:	bf94      	ite	ls
 8001174:	2001      	movls	r0, #1
 8001176:	2002      	movhi	r0, #2
 8001178:	4770      	bx	lr
 800117a:	2002      	movs	r0, #2
 800117c:	4770      	bx	lr
 800117e:	4608      	mov	r0, r1
 8001180:	4770      	bx	lr
 8001182:	bf00      	nop

08001184 <_Unwind_GetGR>:
 8001184:	b500      	push	{lr}
 8001186:	b085      	sub	sp, #20
 8001188:	460a      	mov	r2, r1
 800118a:	2300      	movs	r3, #0
 800118c:	a903      	add	r1, sp, #12
 800118e:	9100      	str	r1, [sp, #0]
 8001190:	4619      	mov	r1, r3
 8001192:	f7ff ffdf 	bl	8001154 <_Unwind_VRS_Get>
 8001196:	9803      	ldr	r0, [sp, #12]
 8001198:	b005      	add	sp, #20
 800119a:	f85d fb04 	ldr.w	pc, [sp], #4
 800119e:	bf00      	nop

080011a0 <_Unwind_VRS_Set>:
 80011a0:	2901      	cmp	r1, #1
 80011a2:	d012      	beq.n	80011ca <_Unwind_VRS_Set+0x2a>
 80011a4:	d809      	bhi.n	80011ba <_Unwind_VRS_Set+0x1a>
 80011a6:	b973      	cbnz	r3, 80011c6 <_Unwind_VRS_Set+0x26>
 80011a8:	2a0f      	cmp	r2, #15
 80011aa:	d80c      	bhi.n	80011c6 <_Unwind_VRS_Set+0x26>
 80011ac:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 80011b0:	9a00      	ldr	r2, [sp, #0]
 80011b2:	6812      	ldr	r2, [r2, #0]
 80011b4:	6042      	str	r2, [r0, #4]
 80011b6:	4618      	mov	r0, r3
 80011b8:	4770      	bx	lr
 80011ba:	3903      	subs	r1, #3
 80011bc:	2901      	cmp	r1, #1
 80011be:	bf94      	ite	ls
 80011c0:	2001      	movls	r0, #1
 80011c2:	2002      	movhi	r0, #2
 80011c4:	4770      	bx	lr
 80011c6:	2002      	movs	r0, #2
 80011c8:	4770      	bx	lr
 80011ca:	4608      	mov	r0, r1
 80011cc:	4770      	bx	lr
 80011ce:	bf00      	nop

080011d0 <_Unwind_SetGR>:
 80011d0:	b510      	push	{r4, lr}
 80011d2:	b084      	sub	sp, #16
 80011d4:	2300      	movs	r3, #0
 80011d6:	ac03      	add	r4, sp, #12
 80011d8:	9203      	str	r2, [sp, #12]
 80011da:	9400      	str	r4, [sp, #0]
 80011dc:	460a      	mov	r2, r1
 80011de:	4619      	mov	r1, r3
 80011e0:	f7ff ffde 	bl	80011a0 <_Unwind_VRS_Set>
 80011e4:	b004      	add	sp, #16
 80011e6:	bd10      	pop	{r4, pc}

080011e8 <__gnu_Unwind_Backtrace>:
 80011e8:	b570      	push	{r4, r5, r6, lr}
 80011ea:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 80011ec:	6413      	str	r3, [r2, #64]	; 0x40
 80011ee:	f102 0c04 	add.w	ip, r2, #4
 80011f2:	4605      	mov	r5, r0
 80011f4:	460c      	mov	r4, r1
 80011f6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80011fa:	f5ad 7d0e 	sub.w	sp, sp, #568	; 0x238
 80011fe:	f10d 0e5c 	add.w	lr, sp, #92	; 0x5c
 8001202:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8001206:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800120a:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800120e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8001212:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8001216:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 800121a:	f04f 36ff 	mov.w	r6, #4294967295
 800121e:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
 8001222:	9616      	str	r6, [sp, #88]	; 0x58
 8001224:	e010      	b.n	8001248 <__gnu_Unwind_Backtrace+0x60>
 8001226:	f7ff ffd3 	bl	80011d0 <_Unwind_SetGR>
 800122a:	4621      	mov	r1, r4
 800122c:	a816      	add	r0, sp, #88	; 0x58
 800122e:	47a8      	blx	r5
 8001230:	4603      	mov	r3, r0
 8001232:	aa16      	add	r2, sp, #88	; 0x58
 8001234:	4669      	mov	r1, sp
 8001236:	2008      	movs	r0, #8
 8001238:	b983      	cbnz	r3, 800125c <__gnu_Unwind_Backtrace+0x74>
 800123a:	9b04      	ldr	r3, [sp, #16]
 800123c:	4798      	blx	r3
 800123e:	2805      	cmp	r0, #5
 8001240:	4606      	mov	r6, r0
 8001242:	d00c      	beq.n	800125e <__gnu_Unwind_Backtrace+0x76>
 8001244:	2809      	cmp	r0, #9
 8001246:	d009      	beq.n	800125c <__gnu_Unwind_Backtrace+0x74>
 8001248:	9926      	ldr	r1, [sp, #152]	; 0x98
 800124a:	4668      	mov	r0, sp
 800124c:	f7ff fe0a 	bl	8000e64 <get_eit_entry>
 8001250:	4603      	mov	r3, r0
 8001252:	466a      	mov	r2, sp
 8001254:	210c      	movs	r1, #12
 8001256:	a816      	add	r0, sp, #88	; 0x58
 8001258:	2b00      	cmp	r3, #0
 800125a:	d0e4      	beq.n	8001226 <__gnu_Unwind_Backtrace+0x3e>
 800125c:	2609      	movs	r6, #9
 800125e:	a816      	add	r0, sp, #88	; 0x58
 8001260:	f7ff fe4e 	bl	8000f00 <restore_non_core_regs>
 8001264:	4630      	mov	r0, r6
 8001266:	f50d 7d0e 	add.w	sp, sp, #568	; 0x238
 800126a:	bd70      	pop	{r4, r5, r6, pc}

0800126c <__gnu_unwind_pr_common>:
 800126c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001270:	6ccc      	ldr	r4, [r1, #76]	; 0x4c
 8001272:	b089      	sub	sp, #36	; 0x24
 8001274:	461e      	mov	r6, r3
 8001276:	f854 3b04 	ldr.w	r3, [r4], #4
 800127a:	9406      	str	r4, [sp, #24]
 800127c:	460d      	mov	r5, r1
 800127e:	4617      	mov	r7, r2
 8001280:	f000 0803 	and.w	r8, r0, #3
 8001284:	2e00      	cmp	r6, #0
 8001286:	d079      	beq.n	800137c <__gnu_unwind_pr_common+0x110>
 8001288:	0c1a      	lsrs	r2, r3, #16
 800128a:	041b      	lsls	r3, r3, #16
 800128c:	9305      	str	r3, [sp, #20]
 800128e:	f88d 201d 	strb.w	r2, [sp, #29]
 8001292:	2302      	movs	r3, #2
 8001294:	b2d2      	uxtb	r2, r2
 8001296:	eb04 0482 	add.w	r4, r4, r2, lsl #2
 800129a:	f88d 301c 	strb.w	r3, [sp, #28]
 800129e:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 80012a0:	f1b8 0f02 	cmp.w	r8, #2
 80012a4:	bf08      	it	eq
 80012a6:	6bac      	ldreq	r4, [r5, #56]	; 0x38
 80012a8:	f013 0301 	ands.w	r3, r3, #1
 80012ac:	d00c      	beq.n	80012c8 <__gnu_unwind_pr_common+0x5c>
 80012ae:	a905      	add	r1, sp, #20
 80012b0:	4638      	mov	r0, r7
 80012b2:	f000 fb79 	bl	80019a8 <__gnu_unwind_execute>
 80012b6:	b918      	cbnz	r0, 80012c0 <__gnu_unwind_pr_common+0x54>
 80012b8:	2008      	movs	r0, #8
 80012ba:	b009      	add	sp, #36	; 0x24
 80012bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80012c0:	2009      	movs	r0, #9
 80012c2:	b009      	add	sp, #36	; 0x24
 80012c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80012c8:	f8d4 a000 	ldr.w	sl, [r4]
 80012cc:	f1ba 0f00 	cmp.w	sl, #0
 80012d0:	d0ed      	beq.n	80012ae <__gnu_unwind_pr_common+0x42>
 80012d2:	9301      	str	r3, [sp, #4]
 80012d4:	f000 0308 	and.w	r3, r0, #8
 80012d8:	9302      	str	r3, [sp, #8]
 80012da:	2e02      	cmp	r6, #2
 80012dc:	d04a      	beq.n	8001374 <__gnu_unwind_pr_common+0x108>
 80012de:	f8b4 a000 	ldrh.w	sl, [r4]
 80012e2:	f8b4 9002 	ldrh.w	r9, [r4, #2]
 80012e6:	3404      	adds	r4, #4
 80012e8:	6cab      	ldr	r3, [r5, #72]	; 0x48
 80012ea:	f029 0b01 	bic.w	fp, r9, #1
 80012ee:	210f      	movs	r1, #15
 80012f0:	4638      	mov	r0, r7
 80012f2:	449b      	add	fp, r3
 80012f4:	f7ff ff46 	bl	8001184 <_Unwind_GetGR>
 80012f8:	4583      	cmp	fp, r0
 80012fa:	d839      	bhi.n	8001370 <__gnu_unwind_pr_common+0x104>
 80012fc:	f02a 0301 	bic.w	r3, sl, #1
 8001300:	449b      	add	fp, r3
 8001302:	4583      	cmp	fp, r0
 8001304:	bf94      	ite	ls
 8001306:	2000      	movls	r0, #0
 8001308:	2001      	movhi	r0, #1
 800130a:	ea4f 0349 	mov.w	r3, r9, lsl #1
 800130e:	f003 0302 	and.w	r3, r3, #2
 8001312:	f00a 0a01 	and.w	sl, sl, #1
 8001316:	ea43 030a 	orr.w	r3, r3, sl
 800131a:	2b01      	cmp	r3, #1
 800131c:	d049      	beq.n	80013b2 <__gnu_unwind_pr_common+0x146>
 800131e:	2b02      	cmp	r3, #2
 8001320:	d032      	beq.n	8001388 <__gnu_unwind_pr_common+0x11c>
 8001322:	2b00      	cmp	r3, #0
 8001324:	d1cc      	bne.n	80012c0 <__gnu_unwind_pr_common+0x54>
 8001326:	f1b8 0f00 	cmp.w	r8, #0
 800132a:	d002      	beq.n	8001332 <__gnu_unwind_pr_common+0xc6>
 800132c:	2800      	cmp	r0, #0
 800132e:	f040 80cd 	bne.w	80014cc <__gnu_unwind_pr_common+0x260>
 8001332:	3404      	adds	r4, #4
 8001334:	f8d4 a000 	ldr.w	sl, [r4]
 8001338:	f1ba 0f00 	cmp.w	sl, #0
 800133c:	d1cd      	bne.n	80012da <__gnu_unwind_pr_common+0x6e>
 800133e:	a905      	add	r1, sp, #20
 8001340:	4638      	mov	r0, r7
 8001342:	f000 fb31 	bl	80019a8 <__gnu_unwind_execute>
 8001346:	2800      	cmp	r0, #0
 8001348:	d1ba      	bne.n	80012c0 <__gnu_unwind_pr_common+0x54>
 800134a:	9b01      	ldr	r3, [sp, #4]
 800134c:	2b00      	cmp	r3, #0
 800134e:	d0b3      	beq.n	80012b8 <__gnu_unwind_pr_common+0x4c>
 8001350:	210f      	movs	r1, #15
 8001352:	4638      	mov	r0, r7
 8001354:	f7ff ff16 	bl	8001184 <_Unwind_GetGR>
 8001358:	210e      	movs	r1, #14
 800135a:	4602      	mov	r2, r0
 800135c:	4638      	mov	r0, r7
 800135e:	f7ff ff37 	bl	80011d0 <_Unwind_SetGR>
 8001362:	4638      	mov	r0, r7
 8001364:	4a6a      	ldr	r2, [pc, #424]	; (8001510 <__gnu_unwind_pr_common+0x2a4>)
 8001366:	210f      	movs	r1, #15
 8001368:	f7ff ff32 	bl	80011d0 <_Unwind_SetGR>
 800136c:	2007      	movs	r0, #7
 800136e:	e7a8      	b.n	80012c2 <__gnu_unwind_pr_common+0x56>
 8001370:	2000      	movs	r0, #0
 8001372:	e7ca      	b.n	800130a <__gnu_unwind_pr_common+0x9e>
 8001374:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8001378:	3408      	adds	r4, #8
 800137a:	e7b5      	b.n	80012e8 <__gnu_unwind_pr_common+0x7c>
 800137c:	021b      	lsls	r3, r3, #8
 800137e:	9305      	str	r3, [sp, #20]
 8001380:	2303      	movs	r3, #3
 8001382:	f8ad 301c 	strh.w	r3, [sp, #28]
 8001386:	e78a      	b.n	800129e <__gnu_unwind_pr_common+0x32>
 8001388:	6823      	ldr	r3, [r4, #0]
 800138a:	f023 4b00 	bic.w	fp, r3, #2147483648	; 0x80000000
 800138e:	f1b8 0f00 	cmp.w	r8, #0
 8001392:	d145      	bne.n	8001420 <__gnu_unwind_pr_common+0x1b4>
 8001394:	b128      	cbz	r0, 80013a2 <__gnu_unwind_pr_common+0x136>
 8001396:	9a02      	ldr	r2, [sp, #8]
 8001398:	2a00      	cmp	r2, #0
 800139a:	d05c      	beq.n	8001456 <__gnu_unwind_pr_common+0x1ea>
 800139c:	f1bb 0f00 	cmp.w	fp, #0
 80013a0:	d074      	beq.n	800148c <__gnu_unwind_pr_common+0x220>
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	da00      	bge.n	80013a8 <__gnu_unwind_pr_common+0x13c>
 80013a6:	3404      	adds	r4, #4
 80013a8:	f10b 0b01 	add.w	fp, fp, #1
 80013ac:	eb04 048b 	add.w	r4, r4, fp, lsl #2
 80013b0:	e7c0      	b.n	8001334 <__gnu_unwind_pr_common+0xc8>
 80013b2:	f1b8 0f00 	cmp.w	r8, #0
 80013b6:	d119      	bne.n	80013ec <__gnu_unwind_pr_common+0x180>
 80013b8:	b1b0      	cbz	r0, 80013e8 <__gnu_unwind_pr_common+0x17c>
 80013ba:	6863      	ldr	r3, [r4, #4]
 80013bc:	6822      	ldr	r2, [r4, #0]
 80013be:	1c99      	adds	r1, r3, #2
 80013c0:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 80013c4:	f43f af7c 	beq.w	80012c0 <__gnu_unwind_pr_common+0x54>
 80013c8:	f105 0158 	add.w	r1, r5, #88	; 0x58
 80013cc:	3301      	adds	r3, #1
 80013ce:	9104      	str	r1, [sp, #16]
 80013d0:	f000 8090 	beq.w	80014f4 <__gnu_unwind_pr_common+0x288>
 80013d4:	1d20      	adds	r0, r4, #4
 80013d6:	f7ff fdc1 	bl	8000f5c <_Unwind_decode_typeinfo_ptr.constprop.0>
 80013da:	ab04      	add	r3, sp, #16
 80013dc:	4601      	mov	r1, r0
 80013de:	4628      	mov	r0, r5
 80013e0:	f3af 8000 	nop.w
 80013e4:	2800      	cmp	r0, #0
 80013e6:	d15b      	bne.n	80014a0 <__gnu_unwind_pr_common+0x234>
 80013e8:	3408      	adds	r4, #8
 80013ea:	e7a3      	b.n	8001334 <__gnu_unwind_pr_common+0xc8>
 80013ec:	210d      	movs	r1, #13
 80013ee:	4638      	mov	r0, r7
 80013f0:	f8d5 9020 	ldr.w	r9, [r5, #32]
 80013f4:	f7ff fec6 	bl	8001184 <_Unwind_GetGR>
 80013f8:	4581      	cmp	r9, r0
 80013fa:	d1f5      	bne.n	80013e8 <__gnu_unwind_pr_common+0x17c>
 80013fc:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80013fe:	429c      	cmp	r4, r3
 8001400:	d1f2      	bne.n	80013e8 <__gnu_unwind_pr_common+0x17c>
 8001402:	4620      	mov	r0, r4
 8001404:	f7ff fce2 	bl	8000dcc <selfrel_offset31>
 8001408:	210f      	movs	r1, #15
 800140a:	4602      	mov	r2, r0
 800140c:	4638      	mov	r0, r7
 800140e:	f7ff fedf 	bl	80011d0 <_Unwind_SetGR>
 8001412:	4638      	mov	r0, r7
 8001414:	462a      	mov	r2, r5
 8001416:	2100      	movs	r1, #0
 8001418:	f7ff feda 	bl	80011d0 <_Unwind_SetGR>
 800141c:	2007      	movs	r0, #7
 800141e:	e750      	b.n	80012c2 <__gnu_unwind_pr_common+0x56>
 8001420:	210d      	movs	r1, #13
 8001422:	4638      	mov	r0, r7
 8001424:	f8d5 9020 	ldr.w	r9, [r5, #32]
 8001428:	f7ff feac 	bl	8001184 <_Unwind_GetGR>
 800142c:	4581      	cmp	r9, r0
 800142e:	d001      	beq.n	8001434 <__gnu_unwind_pr_common+0x1c8>
 8001430:	6823      	ldr	r3, [r4, #0]
 8001432:	e7b6      	b.n	80013a2 <__gnu_unwind_pr_common+0x136>
 8001434:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8001436:	429c      	cmp	r4, r3
 8001438:	d1fa      	bne.n	8001430 <__gnu_unwind_pr_common+0x1c4>
 800143a:	2304      	movs	r3, #4
 800143c:	2200      	movs	r2, #0
 800143e:	e9c5 230b 	strd	r2, r3, [r5, #44]	; 0x2c
 8001442:	18e3      	adds	r3, r4, r3
 8001444:	f8c5 b028 	str.w	fp, [r5, #40]	; 0x28
 8001448:	636b      	str	r3, [r5, #52]	; 0x34
 800144a:	6823      	ldr	r3, [r4, #0]
 800144c:	2b00      	cmp	r3, #0
 800144e:	db59      	blt.n	8001504 <__gnu_unwind_pr_common+0x298>
 8001450:	2301      	movs	r3, #1
 8001452:	9301      	str	r3, [sp, #4]
 8001454:	e7a8      	b.n	80013a8 <__gnu_unwind_pr_common+0x13c>
 8001456:	f105 0358 	add.w	r3, r5, #88	; 0x58
 800145a:	f8cd 800c 	str.w	r8, [sp, #12]
 800145e:	f104 0a04 	add.w	sl, r4, #4
 8001462:	46b0      	mov	r8, r6
 8001464:	4691      	mov	r9, r2
 8001466:	461e      	mov	r6, r3
 8001468:	e00e      	b.n	8001488 <__gnu_unwind_pr_common+0x21c>
 800146a:	4650      	mov	r0, sl
 800146c:	9604      	str	r6, [sp, #16]
 800146e:	f7ff fd75 	bl	8000f5c <_Unwind_decode_typeinfo_ptr.constprop.0>
 8001472:	2200      	movs	r2, #0
 8001474:	4601      	mov	r1, r0
 8001476:	ab04      	add	r3, sp, #16
 8001478:	4628      	mov	r0, r5
 800147a:	f109 0901 	add.w	r9, r9, #1
 800147e:	f10a 0a04 	add.w	sl, sl, #4
 8001482:	f3af 8000 	nop.w
 8001486:	b9e0      	cbnz	r0, 80014c2 <__gnu_unwind_pr_common+0x256>
 8001488:	45d9      	cmp	r9, fp
 800148a:	d1ee      	bne.n	800146a <__gnu_unwind_pr_common+0x1fe>
 800148c:	210d      	movs	r1, #13
 800148e:	4638      	mov	r0, r7
 8001490:	f7ff fe78 	bl	8001184 <_Unwind_GetGR>
 8001494:	9b04      	ldr	r3, [sp, #16]
 8001496:	62ac      	str	r4, [r5, #40]	; 0x28
 8001498:	e9c5 0308 	strd	r0, r3, [r5, #32]
 800149c:	2006      	movs	r0, #6
 800149e:	e710      	b.n	80012c2 <__gnu_unwind_pr_common+0x56>
 80014a0:	4681      	mov	r9, r0
 80014a2:	210d      	movs	r1, #13
 80014a4:	4638      	mov	r0, r7
 80014a6:	f7ff fe6d 	bl	8001184 <_Unwind_GetGR>
 80014aa:	f1b9 0f02 	cmp.w	r9, #2
 80014ae:	6228      	str	r0, [r5, #32]
 80014b0:	d125      	bne.n	80014fe <__gnu_unwind_pr_common+0x292>
 80014b2:	462b      	mov	r3, r5
 80014b4:	9a04      	ldr	r2, [sp, #16]
 80014b6:	f843 2f2c 	str.w	r2, [r3, #44]!
 80014ba:	626b      	str	r3, [r5, #36]	; 0x24
 80014bc:	62ac      	str	r4, [r5, #40]	; 0x28
 80014be:	2006      	movs	r0, #6
 80014c0:	e6ff      	b.n	80012c2 <__gnu_unwind_pr_common+0x56>
 80014c2:	4646      	mov	r6, r8
 80014c4:	6823      	ldr	r3, [r4, #0]
 80014c6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80014ca:	e76a      	b.n	80013a2 <__gnu_unwind_pr_common+0x136>
 80014cc:	4620      	mov	r0, r4
 80014ce:	f7ff fc7d 	bl	8000dcc <selfrel_offset31>
 80014d2:	3404      	adds	r4, #4
 80014d4:	4602      	mov	r2, r0
 80014d6:	63ac      	str	r4, [r5, #56]	; 0x38
 80014d8:	4628      	mov	r0, r5
 80014da:	4614      	mov	r4, r2
 80014dc:	f3af 8000 	nop.w
 80014e0:	2800      	cmp	r0, #0
 80014e2:	f43f aeed 	beq.w	80012c0 <__gnu_unwind_pr_common+0x54>
 80014e6:	4638      	mov	r0, r7
 80014e8:	4622      	mov	r2, r4
 80014ea:	210f      	movs	r1, #15
 80014ec:	f7ff fe70 	bl	80011d0 <_Unwind_SetGR>
 80014f0:	2007      	movs	r0, #7
 80014f2:	e6e6      	b.n	80012c2 <__gnu_unwind_pr_common+0x56>
 80014f4:	210d      	movs	r1, #13
 80014f6:	4638      	mov	r0, r7
 80014f8:	f7ff fe44 	bl	8001184 <_Unwind_GetGR>
 80014fc:	6228      	str	r0, [r5, #32]
 80014fe:	9b04      	ldr	r3, [sp, #16]
 8001500:	626b      	str	r3, [r5, #36]	; 0x24
 8001502:	e7db      	b.n	80014bc <__gnu_unwind_pr_common+0x250>
 8001504:	f10b 0001 	add.w	r0, fp, #1
 8001508:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 800150c:	e77a      	b.n	8001404 <__gnu_unwind_pr_common+0x198>
 800150e:	bf00      	nop
 8001510:	00000000 	.word	0x00000000

08001514 <__aeabi_unwind_cpp_pr0>:
 8001514:	2300      	movs	r3, #0
 8001516:	e6a9      	b.n	800126c <__gnu_unwind_pr_common>

08001518 <__aeabi_unwind_cpp_pr1>:
 8001518:	2301      	movs	r3, #1
 800151a:	e6a7      	b.n	800126c <__gnu_unwind_pr_common>

0800151c <__aeabi_unwind_cpp_pr2>:
 800151c:	2302      	movs	r3, #2
 800151e:	e6a5      	b.n	800126c <__gnu_unwind_pr_common>

08001520 <_Unwind_VRS_Pop>:
 8001520:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001524:	4606      	mov	r6, r0
 8001526:	b0c3      	sub	sp, #268	; 0x10c
 8001528:	4615      	mov	r5, r2
 800152a:	461c      	mov	r4, r3
 800152c:	2904      	cmp	r1, #4
 800152e:	f200 80bf 	bhi.w	80016b0 <_Unwind_VRS_Pop+0x190>
 8001532:	e8df f001 	tbb	[pc, r1]
 8001536:	579e      	.short	0x579e
 8001538:	2dbd      	.short	0x2dbd
 800153a:	03          	.byte	0x03
 800153b:	00          	.byte	0x00
 800153c:	2c00      	cmp	r4, #0
 800153e:	f040 80b7 	bne.w	80016b0 <_Unwind_VRS_Pop+0x190>
 8001542:	2a10      	cmp	r2, #16
 8001544:	f200 80b4 	bhi.w	80016b0 <_Unwind_VRS_Pop+0x190>
 8001548:	6803      	ldr	r3, [r0, #0]
 800154a:	06d8      	lsls	r0, r3, #27
 800154c:	f100 80f9 	bmi.w	8001742 <_Unwind_VRS_Pop+0x222>
 8001550:	af20      	add	r7, sp, #128	; 0x80
 8001552:	4638      	mov	r0, r7
 8001554:	f000 f998 	bl	8001888 <__gnu_Unwind_Save_WMMXC>
 8001558:	6bb4      	ldr	r4, [r6, #56]	; 0x38
 800155a:	4639      	mov	r1, r7
 800155c:	2300      	movs	r3, #0
 800155e:	f04f 0c01 	mov.w	ip, #1
 8001562:	fa0c f203 	lsl.w	r2, ip, r3
 8001566:	422a      	tst	r2, r5
 8001568:	4620      	mov	r0, r4
 800156a:	f103 0301 	add.w	r3, r3, #1
 800156e:	d003      	beq.n	8001578 <_Unwind_VRS_Pop+0x58>
 8001570:	f850 2b04 	ldr.w	r2, [r0], #4
 8001574:	600a      	str	r2, [r1, #0]
 8001576:	4604      	mov	r4, r0
 8001578:	2b04      	cmp	r3, #4
 800157a:	f101 0104 	add.w	r1, r1, #4
 800157e:	d1f0      	bne.n	8001562 <_Unwind_VRS_Pop+0x42>
 8001580:	4638      	mov	r0, r7
 8001582:	63b4      	str	r4, [r6, #56]	; 0x38
 8001584:	f000 f976 	bl	8001874 <__gnu_Unwind_Restore_WMMXC>
 8001588:	2000      	movs	r0, #0
 800158a:	b043      	add	sp, #268	; 0x10c
 800158c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001590:	2c03      	cmp	r4, #3
 8001592:	f040 808d 	bne.w	80016b0 <_Unwind_VRS_Pop+0x190>
 8001596:	b294      	uxth	r4, r2
 8001598:	eb04 4312 	add.w	r3, r4, r2, lsr #16
 800159c:	2b10      	cmp	r3, #16
 800159e:	ea4f 4512 	mov.w	r5, r2, lsr #16
 80015a2:	f200 8085 	bhi.w	80016b0 <_Unwind_VRS_Pop+0x190>
 80015a6:	6803      	ldr	r3, [r0, #0]
 80015a8:	071f      	lsls	r7, r3, #28
 80015aa:	f100 80d2 	bmi.w	8001752 <_Unwind_VRS_Pop+0x232>
 80015ae:	af20      	add	r7, sp, #128	; 0x80
 80015b0:	4638      	mov	r0, r7
 80015b2:	f000 f93d 	bl	8001830 <__gnu_Unwind_Save_WMMXD>
 80015b6:	6bb2      	ldr	r2, [r6, #56]	; 0x38
 80015b8:	eb07 01c5 	add.w	r1, r7, r5, lsl #3
 80015bc:	b154      	cbz	r4, 80015d4 <_Unwind_VRS_Pop+0xb4>
 80015be:	460b      	mov	r3, r1
 80015c0:	1ad0      	subs	r0, r2, r3
 80015c2:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 80015c6:	00e4      	lsls	r4, r4, #3
 80015c8:	581d      	ldr	r5, [r3, r0]
 80015ca:	f843 5b04 	str.w	r5, [r3], #4
 80015ce:	428b      	cmp	r3, r1
 80015d0:	d1fa      	bne.n	80015c8 <_Unwind_VRS_Pop+0xa8>
 80015d2:	4422      	add	r2, r4
 80015d4:	4638      	mov	r0, r7
 80015d6:	63b2      	str	r2, [r6, #56]	; 0x38
 80015d8:	f000 f908 	bl	80017ec <__gnu_Unwind_Restore_WMMXD>
 80015dc:	2000      	movs	r0, #0
 80015de:	b043      	add	sp, #268	; 0x10c
 80015e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80015e4:	2c01      	cmp	r4, #1
 80015e6:	ea4f 4812 	mov.w	r8, r2, lsr #16
 80015ea:	b295      	uxth	r5, r2
 80015ec:	d05c      	beq.n	80016a8 <_Unwind_VRS_Pop+0x188>
 80015ee:	2c05      	cmp	r4, #5
 80015f0:	d15e      	bne.n	80016b0 <_Unwind_VRS_Pop+0x190>
 80015f2:	eb08 0905 	add.w	r9, r8, r5
 80015f6:	f1b9 0f20 	cmp.w	r9, #32
 80015fa:	d859      	bhi.n	80016b0 <_Unwind_VRS_Pop+0x190>
 80015fc:	f1b8 0f0f 	cmp.w	r8, #15
 8001600:	d979      	bls.n	80016f6 <_Unwind_VRS_Pop+0x1d6>
 8001602:	46a9      	mov	r9, r5
 8001604:	2d00      	cmp	r5, #0
 8001606:	f040 808a 	bne.w	800171e <_Unwind_VRS_Pop+0x1fe>
 800160a:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 800160c:	b36d      	cbz	r5, 800166a <_Unwind_VRS_Pop+0x14a>
 800160e:	af20      	add	r7, sp, #128	; 0x80
 8001610:	f04f 0900 	mov.w	r9, #0
 8001614:	eb07 07c8 	add.w	r7, r7, r8, lsl #3
 8001618:	3f04      	subs	r7, #4
 800161a:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800161e:	f853 1b04 	ldr.w	r1, [r3], #4
 8001622:	f847 1f04 	str.w	r1, [r7, #4]!
 8001626:	42ab      	cmp	r3, r5
 8001628:	d1f9      	bne.n	800161e <_Unwind_VRS_Pop+0xfe>
 800162a:	f1b9 0f00 	cmp.w	r9, #0
 800162e:	d00f      	beq.n	8001650 <_Unwind_VRS_Pop+0x130>
 8001630:	466f      	mov	r7, sp
 8001632:	4641      	mov	r1, r8
 8001634:	2910      	cmp	r1, #16
 8001636:	bf38      	it	cc
 8001638:	2110      	movcc	r1, #16
 800163a:	eb07 01c1 	add.w	r1, r7, r1, lsl #3
 800163e:	3984      	subs	r1, #132	; 0x84
 8001640:	eb03 05c9 	add.w	r5, r3, r9, lsl #3
 8001644:	f853 0b04 	ldr.w	r0, [r3], #4
 8001648:	f841 0f04 	str.w	r0, [r1, #4]!
 800164c:	42ab      	cmp	r3, r5
 800164e:	d1f9      	bne.n	8001644 <_Unwind_VRS_Pop+0x124>
 8001650:	2c01      	cmp	r4, #1
 8001652:	f000 8086 	beq.w	8001762 <_Unwind_VRS_Pop+0x242>
 8001656:	f1b8 0f0f 	cmp.w	r8, #15
 800165a:	63b5      	str	r5, [r6, #56]	; 0x38
 800165c:	d947      	bls.n	80016ee <_Unwind_VRS_Pop+0x1ce>
 800165e:	f1b9 0f00 	cmp.w	r9, #0
 8001662:	d002      	beq.n	800166a <_Unwind_VRS_Pop+0x14a>
 8001664:	4668      	mov	r0, sp
 8001666:	f000 f8b9 	bl	80017dc <__gnu_Unwind_Restore_VFP_D_16_to_31>
 800166a:	2000      	movs	r0, #0
 800166c:	b043      	add	sp, #268	; 0x10c
 800166e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001672:	b9ec      	cbnz	r4, 80016b0 <_Unwind_VRS_Pop+0x190>
 8001674:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8001676:	4623      	mov	r3, r4
 8001678:	fa1f fc82 	uxth.w	ip, r2
 800167c:	2401      	movs	r4, #1
 800167e:	1d37      	adds	r7, r6, #4
 8001680:	fa04 f203 	lsl.w	r2, r4, r3
 8001684:	ea12 0f0c 	tst.w	r2, ip
 8001688:	4601      	mov	r1, r0
 800168a:	d004      	beq.n	8001696 <_Unwind_VRS_Pop+0x176>
 800168c:	f851 2b04 	ldr.w	r2, [r1], #4
 8001690:	f847 2023 	str.w	r2, [r7, r3, lsl #2]
 8001694:	4608      	mov	r0, r1
 8001696:	3301      	adds	r3, #1
 8001698:	2b10      	cmp	r3, #16
 800169a:	d1f1      	bne.n	8001680 <_Unwind_VRS_Pop+0x160>
 800169c:	f415 5500 	ands.w	r5, r5, #8192	; 0x2000
 80016a0:	d1e3      	bne.n	800166a <_Unwind_VRS_Pop+0x14a>
 80016a2:	63b0      	str	r0, [r6, #56]	; 0x38
 80016a4:	4628      	mov	r0, r5
 80016a6:	e004      	b.n	80016b2 <_Unwind_VRS_Pop+0x192>
 80016a8:	eb08 0305 	add.w	r3, r8, r5
 80016ac:	2b10      	cmp	r3, #16
 80016ae:	d903      	bls.n	80016b8 <_Unwind_VRS_Pop+0x198>
 80016b0:	2002      	movs	r0, #2
 80016b2:	b043      	add	sp, #268	; 0x10c
 80016b4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80016b8:	f1b8 0f0f 	cmp.w	r8, #15
 80016bc:	d8f8      	bhi.n	80016b0 <_Unwind_VRS_Pop+0x190>
 80016be:	6833      	ldr	r3, [r6, #0]
 80016c0:	07da      	lsls	r2, r3, #31
 80016c2:	d506      	bpl.n	80016d2 <_Unwind_VRS_Pop+0x1b2>
 80016c4:	4630      	mov	r0, r6
 80016c6:	f023 0303 	bic.w	r3, r3, #3
 80016ca:	f840 3b48 	str.w	r3, [r0], #72
 80016ce:	f000 f879 	bl	80017c4 <__gnu_Unwind_Save_VFP>
 80016d2:	af20      	add	r7, sp, #128	; 0x80
 80016d4:	4638      	mov	r0, r7
 80016d6:	f000 f875 	bl	80017c4 <__gnu_Unwind_Save_VFP>
 80016da:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 80016dc:	2d00      	cmp	r5, #0
 80016de:	d197      	bne.n	8001610 <_Unwind_VRS_Pop+0xf0>
 80016e0:	461d      	mov	r5, r3
 80016e2:	3504      	adds	r5, #4
 80016e4:	63b5      	str	r5, [r6, #56]	; 0x38
 80016e6:	4638      	mov	r0, r7
 80016e8:	f000 f868 	bl	80017bc <__gnu_Unwind_Restore_VFP>
 80016ec:	e7bd      	b.n	800166a <_Unwind_VRS_Pop+0x14a>
 80016ee:	a820      	add	r0, sp, #128	; 0x80
 80016f0:	f000 f86c 	bl	80017cc <__gnu_Unwind_Restore_VFP_D>
 80016f4:	e7b3      	b.n	800165e <_Unwind_VRS_Pop+0x13e>
 80016f6:	f1b9 0f10 	cmp.w	r9, #16
 80016fa:	d940      	bls.n	800177e <_Unwind_VRS_Pop+0x25e>
 80016fc:	f1a9 0910 	sub.w	r9, r9, #16
 8001700:	6833      	ldr	r3, [r6, #0]
 8001702:	07d9      	lsls	r1, r3, #31
 8001704:	d508      	bpl.n	8001718 <_Unwind_VRS_Pop+0x1f8>
 8001706:	f023 0301 	bic.w	r3, r3, #1
 800170a:	4630      	mov	r0, r6
 800170c:	f043 0302 	orr.w	r3, r3, #2
 8001710:	f840 3b48 	str.w	r3, [r0], #72
 8001714:	f000 f85e 	bl	80017d4 <__gnu_Unwind_Save_VFP_D>
 8001718:	f1b9 0f00 	cmp.w	r9, #0
 800171c:	d032      	beq.n	8001784 <_Unwind_VRS_Pop+0x264>
 800171e:	6833      	ldr	r3, [r6, #0]
 8001720:	075a      	lsls	r2, r3, #29
 8001722:	d420      	bmi.n	8001766 <_Unwind_VRS_Pop+0x246>
 8001724:	f1b8 0f0f 	cmp.w	r8, #15
 8001728:	d925      	bls.n	8001776 <_Unwind_VRS_Pop+0x256>
 800172a:	466f      	mov	r7, sp
 800172c:	4638      	mov	r0, r7
 800172e:	f1c8 0510 	rsb	r5, r8, #16
 8001732:	f000 f857 	bl	80017e4 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8001736:	2d00      	cmp	r5, #0
 8001738:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 800173a:	f77f af7a 	ble.w	8001632 <_Unwind_VRS_Pop+0x112>
 800173e:	af20      	add	r7, sp, #128	; 0x80
 8001740:	e768      	b.n	8001614 <_Unwind_VRS_Pop+0xf4>
 8001742:	f023 0310 	bic.w	r3, r3, #16
 8001746:	6033      	str	r3, [r6, #0]
 8001748:	f506 70e8 	add.w	r0, r6, #464	; 0x1d0
 800174c:	f000 f89c 	bl	8001888 <__gnu_Unwind_Save_WMMXC>
 8001750:	e6fe      	b.n	8001550 <_Unwind_VRS_Pop+0x30>
 8001752:	f023 0308 	bic.w	r3, r3, #8
 8001756:	6003      	str	r3, [r0, #0]
 8001758:	f500 70a8 	add.w	r0, r0, #336	; 0x150
 800175c:	f000 f868 	bl	8001830 <__gnu_Unwind_Save_WMMXD>
 8001760:	e725      	b.n	80015ae <_Unwind_VRS_Pop+0x8e>
 8001762:	af20      	add	r7, sp, #128	; 0x80
 8001764:	e7bd      	b.n	80016e2 <_Unwind_VRS_Pop+0x1c2>
 8001766:	4630      	mov	r0, r6
 8001768:	f023 0304 	bic.w	r3, r3, #4
 800176c:	f840 3bd0 	str.w	r3, [r0], #208
 8001770:	f000 f838 	bl	80017e4 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8001774:	e7d6      	b.n	8001724 <_Unwind_VRS_Pop+0x204>
 8001776:	a820      	add	r0, sp, #128	; 0x80
 8001778:	f000 f82c 	bl	80017d4 <__gnu_Unwind_Save_VFP_D>
 800177c:	e7d5      	b.n	800172a <_Unwind_VRS_Pop+0x20a>
 800177e:	f04f 0900 	mov.w	r9, #0
 8001782:	e7bd      	b.n	8001700 <_Unwind_VRS_Pop+0x1e0>
 8001784:	f1b8 0f0f 	cmp.w	r8, #15
 8001788:	f63f af3f 	bhi.w	800160a <_Unwind_VRS_Pop+0xea>
 800178c:	af20      	add	r7, sp, #128	; 0x80
 800178e:	4638      	mov	r0, r7
 8001790:	f000 f820 	bl	80017d4 <__gnu_Unwind_Save_VFP_D>
 8001794:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8001796:	2d00      	cmp	r5, #0
 8001798:	f47f af3a 	bne.w	8001610 <_Unwind_VRS_Pop+0xf0>
 800179c:	4638      	mov	r0, r7
 800179e:	f000 f815 	bl	80017cc <__gnu_Unwind_Restore_VFP_D>
 80017a2:	e762      	b.n	800166a <_Unwind_VRS_Pop+0x14a>

080017a4 <__restore_core_regs>:
 80017a4:	f100 0134 	add.w	r1, r0, #52	; 0x34
 80017a8:	e891 0038 	ldmia.w	r1, {r3, r4, r5}
 80017ac:	469c      	mov	ip, r3
 80017ae:	46a6      	mov	lr, r4
 80017b0:	f84c 5d04 	str.w	r5, [ip, #-4]!
 80017b4:	e890 0fff 	ldmia.w	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 80017b8:	46e5      	mov	sp, ip
 80017ba:	bd00      	pop	{pc}

080017bc <__gnu_Unwind_Restore_VFP>:
 80017bc:	ec90 0b21 	fldmiax	r0, {d0-d15}	;@ Deprecated
 80017c0:	4770      	bx	lr
 80017c2:	bf00      	nop

080017c4 <__gnu_Unwind_Save_VFP>:
 80017c4:	ec80 0b21 	fstmiax	r0, {d0-d15}	;@ Deprecated
 80017c8:	4770      	bx	lr
 80017ca:	bf00      	nop

080017cc <__gnu_Unwind_Restore_VFP_D>:
 80017cc:	ec90 0b20 	vldmia	r0, {d0-d15}
 80017d0:	4770      	bx	lr
 80017d2:	bf00      	nop

080017d4 <__gnu_Unwind_Save_VFP_D>:
 80017d4:	ec80 0b20 	vstmia	r0, {d0-d15}
 80017d8:	4770      	bx	lr
 80017da:	bf00      	nop

080017dc <__gnu_Unwind_Restore_VFP_D_16_to_31>:
 80017dc:	ecd0 0b20 	vldmia	r0, {d16-d31}
 80017e0:	4770      	bx	lr
 80017e2:	bf00      	nop

080017e4 <__gnu_Unwind_Save_VFP_D_16_to_31>:
 80017e4:	ecc0 0b20 	vstmia	r0, {d16-d31}
 80017e8:	4770      	bx	lr
 80017ea:	bf00      	nop

080017ec <__gnu_Unwind_Restore_WMMXD>:
 80017ec:	ecf0 0102 	ldfe	f0, [r0], #8
 80017f0:	ecf0 1102 	ldfe	f1, [r0], #8
 80017f4:	ecf0 2102 	ldfe	f2, [r0], #8
 80017f8:	ecf0 3102 	ldfe	f3, [r0], #8
 80017fc:	ecf0 4102 	ldfe	f4, [r0], #8
 8001800:	ecf0 5102 	ldfe	f5, [r0], #8
 8001804:	ecf0 6102 	ldfe	f6, [r0], #8
 8001808:	ecf0 7102 	ldfe	f7, [r0], #8
 800180c:	ecf0 8102 	ldfp	f0, [r0], #8
 8001810:	ecf0 9102 	ldfp	f1, [r0], #8
 8001814:	ecf0 a102 	ldfp	f2, [r0], #8
 8001818:	ecf0 b102 	ldfp	f3, [r0], #8
 800181c:	ecf0 c102 	ldfp	f4, [r0], #8
 8001820:	ecf0 d102 	ldfp	f5, [r0], #8
 8001824:	ecf0 e102 	ldfp	f6, [r0], #8
 8001828:	ecf0 f102 	ldfp	f7, [r0], #8
 800182c:	4770      	bx	lr
 800182e:	bf00      	nop

08001830 <__gnu_Unwind_Save_WMMXD>:
 8001830:	ece0 0102 	stfe	f0, [r0], #8
 8001834:	ece0 1102 	stfe	f1, [r0], #8
 8001838:	ece0 2102 	stfe	f2, [r0], #8
 800183c:	ece0 3102 	stfe	f3, [r0], #8
 8001840:	ece0 4102 	stfe	f4, [r0], #8
 8001844:	ece0 5102 	stfe	f5, [r0], #8
 8001848:	ece0 6102 	stfe	f6, [r0], #8
 800184c:	ece0 7102 	stfe	f7, [r0], #8
 8001850:	ece0 8102 	stfp	f0, [r0], #8
 8001854:	ece0 9102 	stfp	f1, [r0], #8
 8001858:	ece0 a102 	stfp	f2, [r0], #8
 800185c:	ece0 b102 	stfp	f3, [r0], #8
 8001860:	ece0 c102 	stfp	f4, [r0], #8
 8001864:	ece0 d102 	stfp	f5, [r0], #8
 8001868:	ece0 e102 	stfp	f6, [r0], #8
 800186c:	ece0 f102 	stfp	f7, [r0], #8
 8001870:	4770      	bx	lr
 8001872:	bf00      	nop

08001874 <__gnu_Unwind_Restore_WMMXC>:
 8001874:	fcb0 8101 	ldc2	1, cr8, [r0], #4
 8001878:	fcb0 9101 	ldc2	1, cr9, [r0], #4
 800187c:	fcb0 a101 	ldc2	1, cr10, [r0], #4
 8001880:	fcb0 b101 	ldc2	1, cr11, [r0], #4
 8001884:	4770      	bx	lr
 8001886:	bf00      	nop

08001888 <__gnu_Unwind_Save_WMMXC>:
 8001888:	fca0 8101 	stc2	1, cr8, [r0], #4
 800188c:	fca0 9101 	stc2	1, cr9, [r0], #4
 8001890:	fca0 a101 	stc2	1, cr10, [r0], #4
 8001894:	fca0 b101 	stc2	1, cr11, [r0], #4
 8001898:	4770      	bx	lr
 800189a:	bf00      	nop

0800189c <_Unwind_RaiseException>:
 800189c:	46ec      	mov	ip, sp
 800189e:	b500      	push	{lr}
 80018a0:	e92d 5000 	stmdb	sp!, {ip, lr}
 80018a4:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80018a8:	f04f 0300 	mov.w	r3, #0
 80018ac:	e92d 000c 	stmdb	sp!, {r2, r3}
 80018b0:	a901      	add	r1, sp, #4
 80018b2:	f7ff fbe1 	bl	8001078 <__gnu_Unwind_RaiseException>
 80018b6:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 80018ba:	b012      	add	sp, #72	; 0x48
 80018bc:	4770      	bx	lr
 80018be:	bf00      	nop

080018c0 <_Unwind_Resume>:
 80018c0:	46ec      	mov	ip, sp
 80018c2:	b500      	push	{lr}
 80018c4:	e92d 5000 	stmdb	sp!, {ip, lr}
 80018c8:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80018cc:	f04f 0300 	mov.w	r3, #0
 80018d0:	e92d 000c 	stmdb	sp!, {r2, r3}
 80018d4:	a901      	add	r1, sp, #4
 80018d6:	f7ff fc0b 	bl	80010f0 <__gnu_Unwind_Resume>
 80018da:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 80018de:	b012      	add	sp, #72	; 0x48
 80018e0:	4770      	bx	lr
 80018e2:	bf00      	nop

080018e4 <_Unwind_Resume_or_Rethrow>:
 80018e4:	46ec      	mov	ip, sp
 80018e6:	b500      	push	{lr}
 80018e8:	e92d 5000 	stmdb	sp!, {ip, lr}
 80018ec:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80018f0:	f04f 0300 	mov.w	r3, #0
 80018f4:	e92d 000c 	stmdb	sp!, {r2, r3}
 80018f8:	a901      	add	r1, sp, #4
 80018fa:	f7ff fc1b 	bl	8001134 <__gnu_Unwind_Resume_or_Rethrow>
 80018fe:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001902:	b012      	add	sp, #72	; 0x48
 8001904:	4770      	bx	lr
 8001906:	bf00      	nop

08001908 <_Unwind_ForcedUnwind>:
 8001908:	46ec      	mov	ip, sp
 800190a:	b500      	push	{lr}
 800190c:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001910:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001914:	f04f 0300 	mov.w	r3, #0
 8001918:	e92d 000c 	stmdb	sp!, {r2, r3}
 800191c:	ab01      	add	r3, sp, #4
 800191e:	f7ff fbdf 	bl	80010e0 <__gnu_Unwind_ForcedUnwind>
 8001922:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001926:	b012      	add	sp, #72	; 0x48
 8001928:	4770      	bx	lr
 800192a:	bf00      	nop

0800192c <_Unwind_Backtrace>:
 800192c:	46ec      	mov	ip, sp
 800192e:	b500      	push	{lr}
 8001930:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001934:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001938:	f04f 0300 	mov.w	r3, #0
 800193c:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001940:	aa01      	add	r2, sp, #4
 8001942:	f7ff fc51 	bl	80011e8 <__gnu_Unwind_Backtrace>
 8001946:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 800194a:	b012      	add	sp, #72	; 0x48
 800194c:	4770      	bx	lr
 800194e:	bf00      	nop

08001950 <next_unwind_byte>:
 8001950:	7a02      	ldrb	r2, [r0, #8]
 8001952:	4603      	mov	r3, r0
 8001954:	b97a      	cbnz	r2, 8001976 <next_unwind_byte+0x26>
 8001956:	7a42      	ldrb	r2, [r0, #9]
 8001958:	b1a2      	cbz	r2, 8001984 <next_unwind_byte+0x34>
 800195a:	6841      	ldr	r1, [r0, #4]
 800195c:	3a01      	subs	r2, #1
 800195e:	b410      	push	{r4}
 8001960:	7242      	strb	r2, [r0, #9]
 8001962:	6808      	ldr	r0, [r1, #0]
 8001964:	2203      	movs	r2, #3
 8001966:	1d0c      	adds	r4, r1, #4
 8001968:	721a      	strb	r2, [r3, #8]
 800196a:	0202      	lsls	r2, r0, #8
 800196c:	605c      	str	r4, [r3, #4]
 800196e:	0e00      	lsrs	r0, r0, #24
 8001970:	bc10      	pop	{r4}
 8001972:	601a      	str	r2, [r3, #0]
 8001974:	4770      	bx	lr
 8001976:	6800      	ldr	r0, [r0, #0]
 8001978:	3a01      	subs	r2, #1
 800197a:	721a      	strb	r2, [r3, #8]
 800197c:	0202      	lsls	r2, r0, #8
 800197e:	601a      	str	r2, [r3, #0]
 8001980:	0e00      	lsrs	r0, r0, #24
 8001982:	4770      	bx	lr
 8001984:	20b0      	movs	r0, #176	; 0xb0
 8001986:	4770      	bx	lr

08001988 <_Unwind_GetGR.constprop.0>:
 8001988:	b500      	push	{lr}
 800198a:	b085      	sub	sp, #20
 800198c:	2300      	movs	r3, #0
 800198e:	aa03      	add	r2, sp, #12
 8001990:	9200      	str	r2, [sp, #0]
 8001992:	4619      	mov	r1, r3
 8001994:	220c      	movs	r2, #12
 8001996:	f7ff fbdd 	bl	8001154 <_Unwind_VRS_Get>
 800199a:	9803      	ldr	r0, [sp, #12]
 800199c:	b005      	add	sp, #20
 800199e:	f85d fb04 	ldr.w	pc, [sp], #4
 80019a2:	bf00      	nop

080019a4 <unwind_UCB_from_context>:
 80019a4:	e7f0      	b.n	8001988 <_Unwind_GetGR.constprop.0>
 80019a6:	bf00      	nop

080019a8 <__gnu_unwind_execute>:
 80019a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80019ac:	4605      	mov	r5, r0
 80019ae:	b085      	sub	sp, #20
 80019b0:	460e      	mov	r6, r1
 80019b2:	f04f 0800 	mov.w	r8, #0
 80019b6:	4630      	mov	r0, r6
 80019b8:	f7ff ffca 	bl	8001950 <next_unwind_byte>
 80019bc:	28b0      	cmp	r0, #176	; 0xb0
 80019be:	4604      	mov	r4, r0
 80019c0:	f000 80ba 	beq.w	8001b38 <__gnu_unwind_execute+0x190>
 80019c4:	0607      	lsls	r7, r0, #24
 80019c6:	d520      	bpl.n	8001a0a <__gnu_unwind_execute+0x62>
 80019c8:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 80019cc:	2b80      	cmp	r3, #128	; 0x80
 80019ce:	d04d      	beq.n	8001a6c <__gnu_unwind_execute+0xc4>
 80019d0:	2b90      	cmp	r3, #144	; 0x90
 80019d2:	d036      	beq.n	8001a42 <__gnu_unwind_execute+0x9a>
 80019d4:	2ba0      	cmp	r3, #160	; 0xa0
 80019d6:	d060      	beq.n	8001a9a <__gnu_unwind_execute+0xf2>
 80019d8:	2bb0      	cmp	r3, #176	; 0xb0
 80019da:	d074      	beq.n	8001ac6 <__gnu_unwind_execute+0x11e>
 80019dc:	2bc0      	cmp	r3, #192	; 0xc0
 80019de:	f000 808b 	beq.w	8001af8 <__gnu_unwind_execute+0x150>
 80019e2:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 80019e6:	2bd0      	cmp	r3, #208	; 0xd0
 80019e8:	d10b      	bne.n	8001a02 <__gnu_unwind_execute+0x5a>
 80019ea:	f000 0207 	and.w	r2, r0, #7
 80019ee:	3201      	adds	r2, #1
 80019f0:	2305      	movs	r3, #5
 80019f2:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80019f6:	2101      	movs	r1, #1
 80019f8:	4628      	mov	r0, r5
 80019fa:	f7ff fd91 	bl	8001520 <_Unwind_VRS_Pop>
 80019fe:	2800      	cmp	r0, #0
 8001a00:	d0d9      	beq.n	80019b6 <__gnu_unwind_execute+0xe>
 8001a02:	2009      	movs	r0, #9
 8001a04:	b005      	add	sp, #20
 8001a06:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001a0a:	0083      	lsls	r3, r0, #2
 8001a0c:	b2db      	uxtb	r3, r3
 8001a0e:	1d1f      	adds	r7, r3, #4
 8001a10:	f10d 090c 	add.w	r9, sp, #12
 8001a14:	2300      	movs	r3, #0
 8001a16:	4619      	mov	r1, r3
 8001a18:	f8cd 9000 	str.w	r9, [sp]
 8001a1c:	220d      	movs	r2, #13
 8001a1e:	4628      	mov	r0, r5
 8001a20:	f7ff fb98 	bl	8001154 <_Unwind_VRS_Get>
 8001a24:	9b03      	ldr	r3, [sp, #12]
 8001a26:	f8cd 9000 	str.w	r9, [sp]
 8001a2a:	0660      	lsls	r0, r4, #25
 8001a2c:	bf4c      	ite	mi
 8001a2e:	1bdf      	submi	r7, r3, r7
 8001a30:	18ff      	addpl	r7, r7, r3
 8001a32:	2300      	movs	r3, #0
 8001a34:	220d      	movs	r2, #13
 8001a36:	4619      	mov	r1, r3
 8001a38:	4628      	mov	r0, r5
 8001a3a:	9703      	str	r7, [sp, #12]
 8001a3c:	f7ff fbb0 	bl	80011a0 <_Unwind_VRS_Set>
 8001a40:	e7b9      	b.n	80019b6 <__gnu_unwind_execute+0xe>
 8001a42:	f000 030d 	and.w	r3, r0, #13
 8001a46:	2b0d      	cmp	r3, #13
 8001a48:	d0db      	beq.n	8001a02 <__gnu_unwind_execute+0x5a>
 8001a4a:	af03      	add	r7, sp, #12
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	f000 020f 	and.w	r2, r0, #15
 8001a52:	4619      	mov	r1, r3
 8001a54:	9700      	str	r7, [sp, #0]
 8001a56:	4628      	mov	r0, r5
 8001a58:	f7ff fb7c 	bl	8001154 <_Unwind_VRS_Get>
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	9700      	str	r7, [sp, #0]
 8001a60:	220d      	movs	r2, #13
 8001a62:	4619      	mov	r1, r3
 8001a64:	4628      	mov	r0, r5
 8001a66:	f7ff fb9b 	bl	80011a0 <_Unwind_VRS_Set>
 8001a6a:	e7a4      	b.n	80019b6 <__gnu_unwind_execute+0xe>
 8001a6c:	4630      	mov	r0, r6
 8001a6e:	f7ff ff6f 	bl	8001950 <next_unwind_byte>
 8001a72:	0224      	lsls	r4, r4, #8
 8001a74:	4320      	orrs	r0, r4
 8001a76:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8001a7a:	d0c2      	beq.n	8001a02 <__gnu_unwind_execute+0x5a>
 8001a7c:	0104      	lsls	r4, r0, #4
 8001a7e:	2300      	movs	r3, #0
 8001a80:	b2a2      	uxth	r2, r4
 8001a82:	4619      	mov	r1, r3
 8001a84:	4628      	mov	r0, r5
 8001a86:	f7ff fd4b 	bl	8001520 <_Unwind_VRS_Pop>
 8001a8a:	2800      	cmp	r0, #0
 8001a8c:	d1b9      	bne.n	8001a02 <__gnu_unwind_execute+0x5a>
 8001a8e:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 8001a92:	bf18      	it	ne
 8001a94:	f04f 0801 	movne.w	r8, #1
 8001a98:	e78d      	b.n	80019b6 <__gnu_unwind_execute+0xe>
 8001a9a:	43c2      	mvns	r2, r0
 8001a9c:	f002 0307 	and.w	r3, r2, #7
 8001aa0:	f44f 627f 	mov.w	r2, #4080	; 0xff0
 8001aa4:	411a      	asrs	r2, r3
 8001aa6:	0701      	lsls	r1, r0, #28
 8001aa8:	f402 627f 	and.w	r2, r2, #4080	; 0xff0
 8001aac:	f04f 0300 	mov.w	r3, #0
 8001ab0:	bf48      	it	mi
 8001ab2:	f442 4280 	orrmi.w	r2, r2, #16384	; 0x4000
 8001ab6:	4619      	mov	r1, r3
 8001ab8:	4628      	mov	r0, r5
 8001aba:	f7ff fd31 	bl	8001520 <_Unwind_VRS_Pop>
 8001abe:	2800      	cmp	r0, #0
 8001ac0:	f43f af79 	beq.w	80019b6 <__gnu_unwind_execute+0xe>
 8001ac4:	e79d      	b.n	8001a02 <__gnu_unwind_execute+0x5a>
 8001ac6:	28b1      	cmp	r0, #177	; 0xb1
 8001ac8:	d03b      	beq.n	8001b42 <__gnu_unwind_execute+0x19a>
 8001aca:	28b2      	cmp	r0, #178	; 0xb2
 8001acc:	f000 8093 	beq.w	8001bf6 <__gnu_unwind_execute+0x24e>
 8001ad0:	28b3      	cmp	r0, #179	; 0xb3
 8001ad2:	d041      	beq.n	8001b58 <__gnu_unwind_execute+0x1b0>
 8001ad4:	f000 03fc 	and.w	r3, r0, #252	; 0xfc
 8001ad8:	2bb4      	cmp	r3, #180	; 0xb4
 8001ada:	d092      	beq.n	8001a02 <__gnu_unwind_execute+0x5a>
 8001adc:	f000 0207 	and.w	r2, r0, #7
 8001ae0:	3201      	adds	r2, #1
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001ae8:	4619      	mov	r1, r3
 8001aea:	4628      	mov	r0, r5
 8001aec:	f7ff fd18 	bl	8001520 <_Unwind_VRS_Pop>
 8001af0:	2800      	cmp	r0, #0
 8001af2:	f43f af60 	beq.w	80019b6 <__gnu_unwind_execute+0xe>
 8001af6:	e784      	b.n	8001a02 <__gnu_unwind_execute+0x5a>
 8001af8:	28c6      	cmp	r0, #198	; 0xc6
 8001afa:	d04a      	beq.n	8001b92 <__gnu_unwind_execute+0x1ea>
 8001afc:	28c7      	cmp	r0, #199	; 0xc7
 8001afe:	d054      	beq.n	8001baa <__gnu_unwind_execute+0x202>
 8001b00:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8001b04:	2bc0      	cmp	r3, #192	; 0xc0
 8001b06:	d063      	beq.n	8001bd0 <__gnu_unwind_execute+0x228>
 8001b08:	28c8      	cmp	r0, #200	; 0xc8
 8001b0a:	d068      	beq.n	8001bde <__gnu_unwind_execute+0x236>
 8001b0c:	28c9      	cmp	r0, #201	; 0xc9
 8001b0e:	f47f af78 	bne.w	8001a02 <__gnu_unwind_execute+0x5a>
 8001b12:	4630      	mov	r0, r6
 8001b14:	f7ff ff1c 	bl	8001950 <next_unwind_byte>
 8001b18:	0302      	lsls	r2, r0, #12
 8001b1a:	f000 000f 	and.w	r0, r0, #15
 8001b1e:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 8001b22:	3001      	adds	r0, #1
 8001b24:	4302      	orrs	r2, r0
 8001b26:	2101      	movs	r1, #1
 8001b28:	2305      	movs	r3, #5
 8001b2a:	4628      	mov	r0, r5
 8001b2c:	f7ff fcf8 	bl	8001520 <_Unwind_VRS_Pop>
 8001b30:	2800      	cmp	r0, #0
 8001b32:	f43f af40 	beq.w	80019b6 <__gnu_unwind_execute+0xe>
 8001b36:	e764      	b.n	8001a02 <__gnu_unwind_execute+0x5a>
 8001b38:	f1b8 0f00 	cmp.w	r8, #0
 8001b3c:	d018      	beq.n	8001b70 <__gnu_unwind_execute+0x1c8>
 8001b3e:	2000      	movs	r0, #0
 8001b40:	e760      	b.n	8001a04 <__gnu_unwind_execute+0x5c>
 8001b42:	4630      	mov	r0, r6
 8001b44:	f7ff ff04 	bl	8001950 <next_unwind_byte>
 8001b48:	4602      	mov	r2, r0
 8001b4a:	2800      	cmp	r0, #0
 8001b4c:	f43f af59 	beq.w	8001a02 <__gnu_unwind_execute+0x5a>
 8001b50:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8001b54:	d0c8      	beq.n	8001ae8 <__gnu_unwind_execute+0x140>
 8001b56:	e754      	b.n	8001a02 <__gnu_unwind_execute+0x5a>
 8001b58:	4630      	mov	r0, r6
 8001b5a:	f7ff fef9 	bl	8001950 <next_unwind_byte>
 8001b5e:	0302      	lsls	r2, r0, #12
 8001b60:	f000 030f 	and.w	r3, r0, #15
 8001b64:	3301      	adds	r3, #1
 8001b66:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 8001b6a:	431a      	orrs	r2, r3
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	e7bb      	b.n	8001ae8 <__gnu_unwind_execute+0x140>
 8001b70:	ac03      	add	r4, sp, #12
 8001b72:	4643      	mov	r3, r8
 8001b74:	220e      	movs	r2, #14
 8001b76:	4641      	mov	r1, r8
 8001b78:	9400      	str	r4, [sp, #0]
 8001b7a:	4628      	mov	r0, r5
 8001b7c:	f7ff faea 	bl	8001154 <_Unwind_VRS_Get>
 8001b80:	9400      	str	r4, [sp, #0]
 8001b82:	4643      	mov	r3, r8
 8001b84:	220f      	movs	r2, #15
 8001b86:	4641      	mov	r1, r8
 8001b88:	4628      	mov	r0, r5
 8001b8a:	f7ff fb09 	bl	80011a0 <_Unwind_VRS_Set>
 8001b8e:	4640      	mov	r0, r8
 8001b90:	e738      	b.n	8001a04 <__gnu_unwind_execute+0x5c>
 8001b92:	4630      	mov	r0, r6
 8001b94:	f7ff fedc 	bl	8001950 <next_unwind_byte>
 8001b98:	0302      	lsls	r2, r0, #12
 8001b9a:	f000 030f 	and.w	r3, r0, #15
 8001b9e:	3301      	adds	r3, #1
 8001ba0:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 8001ba4:	431a      	orrs	r2, r3
 8001ba6:	2303      	movs	r3, #3
 8001ba8:	e79e      	b.n	8001ae8 <__gnu_unwind_execute+0x140>
 8001baa:	4630      	mov	r0, r6
 8001bac:	f7ff fed0 	bl	8001950 <next_unwind_byte>
 8001bb0:	4602      	mov	r2, r0
 8001bb2:	2800      	cmp	r0, #0
 8001bb4:	f43f af25 	beq.w	8001a02 <__gnu_unwind_execute+0x5a>
 8001bb8:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8001bbc:	f47f af21 	bne.w	8001a02 <__gnu_unwind_execute+0x5a>
 8001bc0:	2104      	movs	r1, #4
 8001bc2:	4628      	mov	r0, r5
 8001bc4:	f7ff fcac 	bl	8001520 <_Unwind_VRS_Pop>
 8001bc8:	2800      	cmp	r0, #0
 8001bca:	f43f aef4 	beq.w	80019b6 <__gnu_unwind_execute+0xe>
 8001bce:	e718      	b.n	8001a02 <__gnu_unwind_execute+0x5a>
 8001bd0:	f000 020f 	and.w	r2, r0, #15
 8001bd4:	3201      	adds	r2, #1
 8001bd6:	2303      	movs	r3, #3
 8001bd8:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 8001bdc:	e784      	b.n	8001ae8 <__gnu_unwind_execute+0x140>
 8001bde:	4630      	mov	r0, r6
 8001be0:	f7ff feb6 	bl	8001950 <next_unwind_byte>
 8001be4:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 8001be8:	f000 030f 	and.w	r3, r0, #15
 8001bec:	3210      	adds	r2, #16
 8001bee:	3301      	adds	r3, #1
 8001bf0:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
 8001bf4:	e797      	b.n	8001b26 <__gnu_unwind_execute+0x17e>
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	f10d 090c 	add.w	r9, sp, #12
 8001bfc:	220d      	movs	r2, #13
 8001bfe:	4619      	mov	r1, r3
 8001c00:	f8cd 9000 	str.w	r9, [sp]
 8001c04:	4628      	mov	r0, r5
 8001c06:	f7ff faa5 	bl	8001154 <_Unwind_VRS_Get>
 8001c0a:	4630      	mov	r0, r6
 8001c0c:	f7ff fea0 	bl	8001950 <next_unwind_byte>
 8001c10:	0602      	lsls	r2, r0, #24
 8001c12:	f04f 0402 	mov.w	r4, #2
 8001c16:	d50c      	bpl.n	8001c32 <__gnu_unwind_execute+0x28a>
 8001c18:	9b03      	ldr	r3, [sp, #12]
 8001c1a:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8001c1e:	40a0      	lsls	r0, r4
 8001c20:	4418      	add	r0, r3
 8001c22:	9003      	str	r0, [sp, #12]
 8001c24:	4630      	mov	r0, r6
 8001c26:	f7ff fe93 	bl	8001950 <next_unwind_byte>
 8001c2a:	0603      	lsls	r3, r0, #24
 8001c2c:	f104 0407 	add.w	r4, r4, #7
 8001c30:	d4f2      	bmi.n	8001c18 <__gnu_unwind_execute+0x270>
 8001c32:	9b03      	ldr	r3, [sp, #12]
 8001c34:	f8cd 9000 	str.w	r9, [sp]
 8001c38:	f000 027f 	and.w	r2, r0, #127	; 0x7f
 8001c3c:	40a2      	lsls	r2, r4
 8001c3e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8001c42:	441a      	add	r2, r3
 8001c44:	2300      	movs	r3, #0
 8001c46:	9203      	str	r2, [sp, #12]
 8001c48:	4619      	mov	r1, r3
 8001c4a:	220d      	movs	r2, #13
 8001c4c:	4628      	mov	r0, r5
 8001c4e:	f7ff faa7 	bl	80011a0 <_Unwind_VRS_Set>
 8001c52:	e6b0      	b.n	80019b6 <__gnu_unwind_execute+0xe>

08001c54 <__gnu_unwind_frame>:
 8001c54:	b510      	push	{r4, lr}
 8001c56:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 8001c58:	6853      	ldr	r3, [r2, #4]
 8001c5a:	b084      	sub	sp, #16
 8001c5c:	f04f 0c03 	mov.w	ip, #3
 8001c60:	3208      	adds	r2, #8
 8001c62:	021c      	lsls	r4, r3, #8
 8001c64:	4608      	mov	r0, r1
 8001c66:	0e1b      	lsrs	r3, r3, #24
 8001c68:	a901      	add	r1, sp, #4
 8001c6a:	9401      	str	r4, [sp, #4]
 8001c6c:	9202      	str	r2, [sp, #8]
 8001c6e:	f88d c00c 	strb.w	ip, [sp, #12]
 8001c72:	f88d 300d 	strb.w	r3, [sp, #13]
 8001c76:	f7ff fe97 	bl	80019a8 <__gnu_unwind_execute>
 8001c7a:	b004      	add	sp, #16
 8001c7c:	bd10      	pop	{r4, pc}
 8001c7e:	bf00      	nop

08001c80 <_Unwind_GetRegionStart>:
 8001c80:	b508      	push	{r3, lr}
 8001c82:	f7ff fe8f 	bl	80019a4 <unwind_UCB_from_context>
 8001c86:	6c80      	ldr	r0, [r0, #72]	; 0x48
 8001c88:	bd08      	pop	{r3, pc}
 8001c8a:	bf00      	nop

08001c8c <_Unwind_GetLanguageSpecificData>:
 8001c8c:	b508      	push	{r3, lr}
 8001c8e:	f7ff fe89 	bl	80019a4 <unwind_UCB_from_context>
 8001c92:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 8001c94:	79c3      	ldrb	r3, [r0, #7]
 8001c96:	3302      	adds	r3, #2
 8001c98:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8001c9c:	bd08      	pop	{r3, pc}
 8001c9e:	bf00      	nop

08001ca0 <__aeabi_idiv0>:
 8001ca0:	4770      	bx	lr
 8001ca2:	bf00      	nop

08001ca4 <memcpy>:
 8001ca4:	4684      	mov	ip, r0
 8001ca6:	ea41 0300 	orr.w	r3, r1, r0
 8001caa:	f013 0303 	ands.w	r3, r3, #3
 8001cae:	d16d      	bne.n	8001d8c <memcpy+0xe8>
 8001cb0:	3a40      	subs	r2, #64	; 0x40
 8001cb2:	d341      	bcc.n	8001d38 <memcpy+0x94>
 8001cb4:	f851 3b04 	ldr.w	r3, [r1], #4
 8001cb8:	f840 3b04 	str.w	r3, [r0], #4
 8001cbc:	f851 3b04 	ldr.w	r3, [r1], #4
 8001cc0:	f840 3b04 	str.w	r3, [r0], #4
 8001cc4:	f851 3b04 	ldr.w	r3, [r1], #4
 8001cc8:	f840 3b04 	str.w	r3, [r0], #4
 8001ccc:	f851 3b04 	ldr.w	r3, [r1], #4
 8001cd0:	f840 3b04 	str.w	r3, [r0], #4
 8001cd4:	f851 3b04 	ldr.w	r3, [r1], #4
 8001cd8:	f840 3b04 	str.w	r3, [r0], #4
 8001cdc:	f851 3b04 	ldr.w	r3, [r1], #4
 8001ce0:	f840 3b04 	str.w	r3, [r0], #4
 8001ce4:	f851 3b04 	ldr.w	r3, [r1], #4
 8001ce8:	f840 3b04 	str.w	r3, [r0], #4
 8001cec:	f851 3b04 	ldr.w	r3, [r1], #4
 8001cf0:	f840 3b04 	str.w	r3, [r0], #4
 8001cf4:	f851 3b04 	ldr.w	r3, [r1], #4
 8001cf8:	f840 3b04 	str.w	r3, [r0], #4
 8001cfc:	f851 3b04 	ldr.w	r3, [r1], #4
 8001d00:	f840 3b04 	str.w	r3, [r0], #4
 8001d04:	f851 3b04 	ldr.w	r3, [r1], #4
 8001d08:	f840 3b04 	str.w	r3, [r0], #4
 8001d0c:	f851 3b04 	ldr.w	r3, [r1], #4
 8001d10:	f840 3b04 	str.w	r3, [r0], #4
 8001d14:	f851 3b04 	ldr.w	r3, [r1], #4
 8001d18:	f840 3b04 	str.w	r3, [r0], #4
 8001d1c:	f851 3b04 	ldr.w	r3, [r1], #4
 8001d20:	f840 3b04 	str.w	r3, [r0], #4
 8001d24:	f851 3b04 	ldr.w	r3, [r1], #4
 8001d28:	f840 3b04 	str.w	r3, [r0], #4
 8001d2c:	f851 3b04 	ldr.w	r3, [r1], #4
 8001d30:	f840 3b04 	str.w	r3, [r0], #4
 8001d34:	3a40      	subs	r2, #64	; 0x40
 8001d36:	d2bd      	bcs.n	8001cb4 <memcpy+0x10>
 8001d38:	3230      	adds	r2, #48	; 0x30
 8001d3a:	d311      	bcc.n	8001d60 <memcpy+0xbc>
 8001d3c:	f851 3b04 	ldr.w	r3, [r1], #4
 8001d40:	f840 3b04 	str.w	r3, [r0], #4
 8001d44:	f851 3b04 	ldr.w	r3, [r1], #4
 8001d48:	f840 3b04 	str.w	r3, [r0], #4
 8001d4c:	f851 3b04 	ldr.w	r3, [r1], #4
 8001d50:	f840 3b04 	str.w	r3, [r0], #4
 8001d54:	f851 3b04 	ldr.w	r3, [r1], #4
 8001d58:	f840 3b04 	str.w	r3, [r0], #4
 8001d5c:	3a10      	subs	r2, #16
 8001d5e:	d2ed      	bcs.n	8001d3c <memcpy+0x98>
 8001d60:	320c      	adds	r2, #12
 8001d62:	d305      	bcc.n	8001d70 <memcpy+0xcc>
 8001d64:	f851 3b04 	ldr.w	r3, [r1], #4
 8001d68:	f840 3b04 	str.w	r3, [r0], #4
 8001d6c:	3a04      	subs	r2, #4
 8001d6e:	d2f9      	bcs.n	8001d64 <memcpy+0xc0>
 8001d70:	3204      	adds	r2, #4
 8001d72:	d008      	beq.n	8001d86 <memcpy+0xe2>
 8001d74:	07d2      	lsls	r2, r2, #31
 8001d76:	bf1c      	itt	ne
 8001d78:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8001d7c:	f800 3b01 	strbne.w	r3, [r0], #1
 8001d80:	d301      	bcc.n	8001d86 <memcpy+0xe2>
 8001d82:	880b      	ldrh	r3, [r1, #0]
 8001d84:	8003      	strh	r3, [r0, #0]
 8001d86:	4660      	mov	r0, ip
 8001d88:	4770      	bx	lr
 8001d8a:	bf00      	nop
 8001d8c:	2a08      	cmp	r2, #8
 8001d8e:	d313      	bcc.n	8001db8 <memcpy+0x114>
 8001d90:	078b      	lsls	r3, r1, #30
 8001d92:	d08d      	beq.n	8001cb0 <memcpy+0xc>
 8001d94:	f010 0303 	ands.w	r3, r0, #3
 8001d98:	d08a      	beq.n	8001cb0 <memcpy+0xc>
 8001d9a:	f1c3 0304 	rsb	r3, r3, #4
 8001d9e:	1ad2      	subs	r2, r2, r3
 8001da0:	07db      	lsls	r3, r3, #31
 8001da2:	bf1c      	itt	ne
 8001da4:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8001da8:	f800 3b01 	strbne.w	r3, [r0], #1
 8001dac:	d380      	bcc.n	8001cb0 <memcpy+0xc>
 8001dae:	f831 3b02 	ldrh.w	r3, [r1], #2
 8001db2:	f820 3b02 	strh.w	r3, [r0], #2
 8001db6:	e77b      	b.n	8001cb0 <memcpy+0xc>
 8001db8:	3a04      	subs	r2, #4
 8001dba:	d3d9      	bcc.n	8001d70 <memcpy+0xcc>
 8001dbc:	3a01      	subs	r2, #1
 8001dbe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001dc2:	f800 3b01 	strb.w	r3, [r0], #1
 8001dc6:	d2f9      	bcs.n	8001dbc <memcpy+0x118>
 8001dc8:	780b      	ldrb	r3, [r1, #0]
 8001dca:	7003      	strb	r3, [r0, #0]
 8001dcc:	784b      	ldrb	r3, [r1, #1]
 8001dce:	7043      	strb	r3, [r0, #1]
 8001dd0:	788b      	ldrb	r3, [r1, #2]
 8001dd2:	7083      	strb	r3, [r0, #2]
 8001dd4:	4660      	mov	r0, ip
 8001dd6:	4770      	bx	lr

08001dd8 <__libc_init_array>:
 8001dd8:	b570      	push	{r4, r5, r6, lr}
 8001dda:	4e0d      	ldr	r6, [pc, #52]	; (8001e10 <__libc_init_array+0x38>)
 8001ddc:	4d0d      	ldr	r5, [pc, #52]	; (8001e14 <__libc_init_array+0x3c>)
 8001dde:	1b76      	subs	r6, r6, r5
 8001de0:	10b6      	asrs	r6, r6, #2
 8001de2:	d006      	beq.n	8001df2 <__libc_init_array+0x1a>
 8001de4:	2400      	movs	r4, #0
 8001de6:	f855 3b04 	ldr.w	r3, [r5], #4
 8001dea:	3401      	adds	r4, #1
 8001dec:	4798      	blx	r3
 8001dee:	42a6      	cmp	r6, r4
 8001df0:	d1f9      	bne.n	8001de6 <__libc_init_array+0xe>
 8001df2:	4e09      	ldr	r6, [pc, #36]	; (8001e18 <__libc_init_array+0x40>)
 8001df4:	4d09      	ldr	r5, [pc, #36]	; (8001e1c <__libc_init_array+0x44>)
 8001df6:	1b76      	subs	r6, r6, r5
 8001df8:	f001 ff5c 	bl	8003cb4 <_init>
 8001dfc:	10b6      	asrs	r6, r6, #2
 8001dfe:	d006      	beq.n	8001e0e <__libc_init_array+0x36>
 8001e00:	2400      	movs	r4, #0
 8001e02:	f855 3b04 	ldr.w	r3, [r5], #4
 8001e06:	3401      	adds	r4, #1
 8001e08:	4798      	blx	r3
 8001e0a:	42a6      	cmp	r6, r4
 8001e0c:	d1f9      	bne.n	8001e02 <__libc_init_array+0x2a>
 8001e0e:	bd70      	pop	{r4, r5, r6, pc}
 8001e10:	08004200 	.word	0x08004200
 8001e14:	08004200 	.word	0x08004200
 8001e18:	08004208 	.word	0x08004208
 8001e1c:	08004200 	.word	0x08004200

08001e20 <memset>:
 8001e20:	0783      	lsls	r3, r0, #30
 8001e22:	b530      	push	{r4, r5, lr}
 8001e24:	d048      	beq.n	8001eb8 <memset+0x98>
 8001e26:	1e54      	subs	r4, r2, #1
 8001e28:	2a00      	cmp	r2, #0
 8001e2a:	d03f      	beq.n	8001eac <memset+0x8c>
 8001e2c:	b2ca      	uxtb	r2, r1
 8001e2e:	4603      	mov	r3, r0
 8001e30:	e001      	b.n	8001e36 <memset+0x16>
 8001e32:	3c01      	subs	r4, #1
 8001e34:	d33a      	bcc.n	8001eac <memset+0x8c>
 8001e36:	f803 2b01 	strb.w	r2, [r3], #1
 8001e3a:	079d      	lsls	r5, r3, #30
 8001e3c:	d1f9      	bne.n	8001e32 <memset+0x12>
 8001e3e:	2c03      	cmp	r4, #3
 8001e40:	d92d      	bls.n	8001e9e <memset+0x7e>
 8001e42:	b2cd      	uxtb	r5, r1
 8001e44:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8001e48:	2c0f      	cmp	r4, #15
 8001e4a:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8001e4e:	d936      	bls.n	8001ebe <memset+0x9e>
 8001e50:	f1a4 0210 	sub.w	r2, r4, #16
 8001e54:	f022 0c0f 	bic.w	ip, r2, #15
 8001e58:	f103 0e20 	add.w	lr, r3, #32
 8001e5c:	44e6      	add	lr, ip
 8001e5e:	ea4f 1c12 	mov.w	ip, r2, lsr #4
 8001e62:	f103 0210 	add.w	r2, r3, #16
 8001e66:	e942 5504 	strd	r5, r5, [r2, #-16]
 8001e6a:	e942 5502 	strd	r5, r5, [r2, #-8]
 8001e6e:	3210      	adds	r2, #16
 8001e70:	4572      	cmp	r2, lr
 8001e72:	d1f8      	bne.n	8001e66 <memset+0x46>
 8001e74:	f10c 0201 	add.w	r2, ip, #1
 8001e78:	f014 0f0c 	tst.w	r4, #12
 8001e7c:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 8001e80:	f004 0c0f 	and.w	ip, r4, #15
 8001e84:	d013      	beq.n	8001eae <memset+0x8e>
 8001e86:	f1ac 0304 	sub.w	r3, ip, #4
 8001e8a:	f023 0303 	bic.w	r3, r3, #3
 8001e8e:	3304      	adds	r3, #4
 8001e90:	4413      	add	r3, r2
 8001e92:	f842 5b04 	str.w	r5, [r2], #4
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d1fb      	bne.n	8001e92 <memset+0x72>
 8001e9a:	f00c 0403 	and.w	r4, ip, #3
 8001e9e:	b12c      	cbz	r4, 8001eac <memset+0x8c>
 8001ea0:	b2ca      	uxtb	r2, r1
 8001ea2:	441c      	add	r4, r3
 8001ea4:	f803 2b01 	strb.w	r2, [r3], #1
 8001ea8:	429c      	cmp	r4, r3
 8001eaa:	d1fb      	bne.n	8001ea4 <memset+0x84>
 8001eac:	bd30      	pop	{r4, r5, pc}
 8001eae:	4664      	mov	r4, ip
 8001eb0:	4613      	mov	r3, r2
 8001eb2:	2c00      	cmp	r4, #0
 8001eb4:	d1f4      	bne.n	8001ea0 <memset+0x80>
 8001eb6:	e7f9      	b.n	8001eac <memset+0x8c>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	4614      	mov	r4, r2
 8001ebc:	e7bf      	b.n	8001e3e <memset+0x1e>
 8001ebe:	461a      	mov	r2, r3
 8001ec0:	46a4      	mov	ip, r4
 8001ec2:	e7e0      	b.n	8001e86 <memset+0x66>

08001ec4 <register_fini>:
 8001ec4:	4b02      	ldr	r3, [pc, #8]	; (8001ed0 <register_fini+0xc>)
 8001ec6:	b113      	cbz	r3, 8001ece <register_fini+0xa>
 8001ec8:	4802      	ldr	r0, [pc, #8]	; (8001ed4 <register_fini+0x10>)
 8001eca:	f000 b805 	b.w	8001ed8 <atexit>
 8001ece:	4770      	bx	lr
 8001ed0:	00000000 	.word	0x00000000
 8001ed4:	08001ee5 	.word	0x08001ee5

08001ed8 <atexit>:
 8001ed8:	2300      	movs	r3, #0
 8001eda:	4601      	mov	r1, r0
 8001edc:	461a      	mov	r2, r3
 8001ede:	4618      	mov	r0, r3
 8001ee0:	f000 b81a 	b.w	8001f18 <__register_exitproc>

08001ee4 <__libc_fini_array>:
 8001ee4:	b538      	push	{r3, r4, r5, lr}
 8001ee6:	4b08      	ldr	r3, [pc, #32]	; (8001f08 <__libc_fini_array+0x24>)
 8001ee8:	4d08      	ldr	r5, [pc, #32]	; (8001f0c <__libc_fini_array+0x28>)
 8001eea:	1b5b      	subs	r3, r3, r5
 8001eec:	109c      	asrs	r4, r3, #2
 8001eee:	d007      	beq.n	8001f00 <__libc_fini_array+0x1c>
 8001ef0:	3b04      	subs	r3, #4
 8001ef2:	441d      	add	r5, r3
 8001ef4:	3c01      	subs	r4, #1
 8001ef6:	f855 3904 	ldr.w	r3, [r5], #-4
 8001efa:	4798      	blx	r3
 8001efc:	2c00      	cmp	r4, #0
 8001efe:	d1f9      	bne.n	8001ef4 <__libc_fini_array+0x10>
 8001f00:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001f04:	f001 bedc 	b.w	8003cc0 <_fini>
 8001f08:	0800420c 	.word	0x0800420c
 8001f0c:	08004208 	.word	0x08004208

08001f10 <__retarget_lock_acquire_recursive>:
 8001f10:	4770      	bx	lr
 8001f12:	bf00      	nop

08001f14 <__retarget_lock_release_recursive>:
 8001f14:	4770      	bx	lr
 8001f16:	bf00      	nop

08001f18 <__register_exitproc>:
 8001f18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001f1c:	f8df a080 	ldr.w	sl, [pc, #128]	; 8001fa0 <__register_exitproc+0x88>
 8001f20:	4606      	mov	r6, r0
 8001f22:	f8da 0000 	ldr.w	r0, [sl]
 8001f26:	4698      	mov	r8, r3
 8001f28:	460f      	mov	r7, r1
 8001f2a:	4691      	mov	r9, r2
 8001f2c:	f7ff fff0 	bl	8001f10 <__retarget_lock_acquire_recursive>
 8001f30:	4b1a      	ldr	r3, [pc, #104]	; (8001f9c <__register_exitproc+0x84>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 8001f38:	b324      	cbz	r4, 8001f84 <__register_exitproc+0x6c>
 8001f3a:	6865      	ldr	r5, [r4, #4]
 8001f3c:	2d1f      	cmp	r5, #31
 8001f3e:	dc26      	bgt.n	8001f8e <__register_exitproc+0x76>
 8001f40:	b95e      	cbnz	r6, 8001f5a <__register_exitproc+0x42>
 8001f42:	1c6b      	adds	r3, r5, #1
 8001f44:	3502      	adds	r5, #2
 8001f46:	f8da 0000 	ldr.w	r0, [sl]
 8001f4a:	6063      	str	r3, [r4, #4]
 8001f4c:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 8001f50:	f7ff ffe0 	bl	8001f14 <__retarget_lock_release_recursive>
 8001f54:	2000      	movs	r0, #0
 8001f56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001f5a:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 8001f5e:	2301      	movs	r3, #1
 8001f60:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 8001f64:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
 8001f68:	40ab      	lsls	r3, r5
 8001f6a:	431a      	orrs	r2, r3
 8001f6c:	2e02      	cmp	r6, #2
 8001f6e:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
 8001f72:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 8001f76:	d1e4      	bne.n	8001f42 <__register_exitproc+0x2a>
 8001f78:	f8d4 218c 	ldr.w	r2, [r4, #396]	; 0x18c
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	f8c4 318c 	str.w	r3, [r4, #396]	; 0x18c
 8001f82:	e7de      	b.n	8001f42 <__register_exitproc+0x2a>
 8001f84:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 8001f88:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 8001f8c:	e7d5      	b.n	8001f3a <__register_exitproc+0x22>
 8001f8e:	f8da 0000 	ldr.w	r0, [sl]
 8001f92:	f7ff ffbf 	bl	8001f14 <__retarget_lock_release_recursive>
 8001f96:	f04f 30ff 	mov.w	r0, #4294967295
 8001f9a:	e7dc      	b.n	8001f56 <__register_exitproc+0x3e>
 8001f9c:	08003ce8 	.word	0x08003ce8
 8001fa0:	20000430 	.word	0x20000430

08001fa4 <NMI_Handler>:
    \brief      this function handles NMI exception
    \param[in]  none
    \param[out] none
    \retval     none
*/
void NMI_Handler(void) {}
 8001fa4:	4770      	bx	lr

08001fa6 <HardFault_Handler>:
    \param[out] none
    \retval     none
*/
void HardFault_Handler(void) {
    /* if Hard Fault exception occurs, go to infinite loop */
    while (1) {
 8001fa6:	e7fe      	b.n	8001fa6 <HardFault_Handler>

08001fa8 <MemManage_Handler>:
    \param[out] none
    \retval     none
*/
void MemManage_Handler(void) {
    /* if Memory Manage exception occurs, go to infinite loop */
    while (1) {
 8001fa8:	e7fe      	b.n	8001fa8 <MemManage_Handler>

08001faa <BusFault_Handler>:
    \param[out] none
    \retval     none
*/
void BusFault_Handler(void) {
    /* if Bus Fault exception occurs, go to infinite loop */
    while (1) {
 8001faa:	e7fe      	b.n	8001faa <BusFault_Handler>

08001fac <UsageFault_Handler>:
    \param[out] none
    \retval     none
*/
void UsageFault_Handler(void) {
    /* if Usage Fault exception occurs, go to infinite loop */
    while (1) {
 8001fac:	e7fe      	b.n	8001fac <UsageFault_Handler>

08001fae <SVC_Handler>:
    \brief      this function handles SVC exception
    \param[in]  none
    \param[out] none
    \retval     none
*/
void SVC_Handler(void) {}
 8001fae:	4770      	bx	lr

08001fb0 <DebugMon_Handler>:
    \brief      this function handles DebugMon exception
    \param[in]  none
    \param[out] none
    \retval     none
*/
void DebugMon_Handler(void) {}
 8001fb0:	4770      	bx	lr

08001fb2 <PendSV_Handler>:
    \brief      this function handles PendSV exception
    \param[in]  none
    \param[out] none
    \retval     none
*/
void PendSV_Handler(void) {}
 8001fb2:	4770      	bx	lr

08001fb4 <SysTick_Handler>:
    \brief      this function handles SysTick exception
    \param[in]  none
    \param[out] none
    \retval     none
*/
void SysTick_Handler(void) { systick_high_carry(); }
 8001fb4:	b508      	push	{r3, lr}
 8001fb6:	f000 f821 	bl	8001ffc <systick_high_carry>
 8001fba:	bd08      	pop	{r3, pc}

08001fbc <main>:
    \param[in]  none
    \param[out] none
    \retval     none
*/

int main(void) {
 8001fbc:	b508      	push	{r3, lr}
    systick_config();
 8001fbe:	f000 f809 	bl	8001fd4 <systick_config>

    Usartx_Init();
 8001fc2:	f000 f939 	bl	8002238 <Usartx_Init>
    SEGGER_RTT_Init();
 8001fc6:	f001 fe11 	bl	8003bec <SEGGER_RTT_Init>

    uart_test();
 8001fca:	f000 f82f 	bl	800202c <uart_test>
}
 8001fce:	2000      	movs	r0, #0
 8001fd0:	bd08      	pop	{r3, pc}
	...

08001fd4 <systick_config>:
{
    if((ticks - 1) > SysTick_LOAD_RELOAD_Msk) {
        return (1);    /* Reload value impossible */
    }

    SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 8001fd4:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8001fd8:	4a06      	ldr	r2, [pc, #24]	; (8001ff4 <systick_config+0x20>)
 8001fda:	615a      	str	r2, [r3, #20]
        SCB->SHP[((uint32_t)(IRQn) & 0xF) - 4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);
 8001fdc:	4a06      	ldr	r2, [pc, #24]	; (8001ff8 <systick_config+0x24>)
 8001fde:	21f0      	movs	r1, #240	; 0xf0
 8001fe0:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
    NVIC_SetPriority(SysTick_IRQn, (1 << __NVIC_PRIO_BITS) - 1); /* set Priority for Systick Interrupt */
    SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8001fe4:	2100      	movs	r1, #0
 8001fe6:	6199      	str	r1, [r3, #24]
    SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fe8:	2007      	movs	r0, #7
 8001fea:	6118      	str	r0, [r3, #16]
        SCB->SHP[((uint32_t)(IRQn) & 0xF) - 4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);
 8001fec:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
        while (1) {
        }
    }
    /* configure the systick handler priority */
    NVIC_SetPriority(SysTick_IRQn, 0x00U);
}
 8001ff0:	4770      	bx	lr
 8001ff2:	bf00      	nop
 8001ff4:	00fffffe 	.word	0x00fffffe
 8001ff8:	e000ed00 	.word	0xe000ed00

08001ffc <systick_high_carry>:
    \param[in]  none
    \param[out] none
    \retval     none
*/
void systick_high_carry(void) {
    systick_31_24 += 0x01000000;
 8001ffc:	4b09      	ldr	r3, [pc, #36]	; (8002024 <systick_high_carry+0x28>)
 8001ffe:	681a      	ldr	r2, [r3, #0]
 8002000:	f102 7280 	add.w	r2, r2, #16777216	; 0x1000000
 8002004:	601a      	str	r2, [r3, #0]
    if (systick_31_24) {
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	b15b      	cbz	r3, 8002022 <systick_high_carry+0x26>
void systick_high_carry(void) {
 800200a:	b410      	push	{r4}
        systick_64_32++;
 800200c:	4c06      	ldr	r4, [pc, #24]	; (8002028 <systick_high_carry+0x2c>)
 800200e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8002012:	1c50      	adds	r0, r2, #1
 8002014:	f143 0100 	adc.w	r1, r3, #0
 8002018:	e9c4 0100 	strd	r0, r1, [r4]
    }
}
 800201c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002020:	4770      	bx	lr
 8002022:	4770      	bx	lr
 8002024:	20000490 	.word	0x20000490
 8002028:	20000498 	.word	0x20000498

0800202c <uart_test>:
#include "log.h"
static char str0[] = "Uart test\r\n";
static char str1[] = "Control uart transmission by register mode\r\n";
static char str2[] = "Send data from uart by printf function\r\n";
static char buf[128];
void uart_test() {
 800202c:	b510      	push	{r4, lr}
 800202e:	b082      	sub	sp, #8
    // uart
    Usartx_Init();
 8002030:	f000 f902 	bl	8002238 <Usartx_Init>

    LOG("%s", str0);
 8002034:	491c      	ldr	r1, [pc, #112]	; (80020a8 <uart_test+0x7c>)
 8002036:	481d      	ldr	r0, [pc, #116]	; (80020ac <uart_test+0x80>)
 8002038:	f001 fd7c 	bl	8003b34 <printf_>

    for (int i = 0; i < sizeof(str1) - 1; i++) {
 800203c:	2400      	movs	r4, #0
 800203e:	e00d      	b.n	800205c <uart_test+0x30>
        while (RESET == usart_flag_get(USART1, USART_FLAG_TBE))
 8002040:	f240 7107 	movw	r1, #1799	; 0x707
 8002044:	481a      	ldr	r0, [pc, #104]	; (80020b0 <uart_test+0x84>)
 8002046:	f000 fd90 	bl	8002b6a <usart_flag_get>
 800204a:	2800      	cmp	r0, #0
 800204c:	d0f8      	beq.n	8002040 <uart_test+0x14>
            ;
        USART_TDATA(USART1) = (uint32_t)str1[i];
 800204e:	4b19      	ldr	r3, [pc, #100]	; (80020b4 <uart_test+0x88>)
 8002050:	5d1a      	ldrb	r2, [r3, r4]
 8002052:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002056:	f8c3 2428 	str.w	r2, [r3, #1064]	; 0x428
    for (int i = 0; i < sizeof(str1) - 1; i++) {
 800205a:	3401      	adds	r4, #1
 800205c:	2c2b      	cmp	r4, #43	; 0x2b
 800205e:	d9ef      	bls.n	8002040 <uart_test+0x14>
    }

    printf("%s", str2);
 8002060:	4915      	ldr	r1, [pc, #84]	; (80020b8 <uart_test+0x8c>)
 8002062:	4816      	ldr	r0, [pc, #88]	; (80020bc <uart_test+0x90>)
 8002064:	f001 fd66 	bl	8003b34 <printf_>
    ERROR("error output test");
 8002068:	4b15      	ldr	r3, [pc, #84]	; (80020c0 <uart_test+0x94>)
 800206a:	2218      	movs	r2, #24
 800206c:	4915      	ldr	r1, [pc, #84]	; (80020c4 <uart_test+0x98>)
 800206e:	4816      	ldr	r0, [pc, #88]	; (80020c8 <uart_test+0x9c>)
 8002070:	f001 fd60 	bl	8003b34 <printf_>

    LOG("\r\nSerial port receiving test, sending messages to the serial port of the "
 8002074:	4815      	ldr	r0, [pc, #84]	; (80020cc <uart_test+0xa0>)
 8002076:	f001 fd5d 	bl	8003b34 <printf_>
        "microcontroller, "
        "and the serial port returns messages.");
    LOG("\r\nThe format of the message returned by the serial port is as follows:");
 800207a:	4815      	ldr	r0, [pc, #84]	; (80020d0 <uart_test+0xa4>)
 800207c:	f001 fd5a 	bl	8003b34 <printf_>
    LOG("\r\nuart received message:\r\n%s\r\n----- END -----", "[The message you send]");
 8002080:	4914      	ldr	r1, [pc, #80]	; (80020d4 <uart_test+0xa8>)
 8002082:	4815      	ldr	r0, [pc, #84]	; (80020d8 <uart_test+0xac>)
 8002084:	f001 fd56 	bl	8003b34 <printf_>
    UART_Receive_DMA(buf, 128);
 8002088:	2180      	movs	r1, #128	; 0x80
 800208a:	4814      	ldr	r0, [pc, #80]	; (80020dc <uart_test+0xb0>)
 800208c:	f000 f8e8 	bl	8002260 <UART_Receive_DMA>
    char* rx_str;
    uint32_t rx_size;
    while (1) {
        if (!USART1_Get_Rx(&rx_str, &rx_size)) {
 8002090:	4669      	mov	r1, sp
 8002092:	a801      	add	r0, sp, #4
 8002094:	f000 f93a 	bl	800230c <USART1_Get_Rx>
 8002098:	2800      	cmp	r0, #0
 800209a:	d1f9      	bne.n	8002090 <uart_test+0x64>
            LOG("uart received message:\r\n%s\r\n----- END -----", rx_str);
 800209c:	9901      	ldr	r1, [sp, #4]
 800209e:	4810      	ldr	r0, [pc, #64]	; (80020e0 <uart_test+0xb4>)
 80020a0:	f001 fd48 	bl	8003b34 <printf_>
 80020a4:	e7f4      	b.n	8002090 <uart_test+0x64>
 80020a6:	bf00      	nop
 80020a8:	20000434 	.word	0x20000434
 80020ac:	08003cec 	.word	0x08003cec
 80020b0:	40004400 	.word	0x40004400
 80020b4:	08003ebc 	.word	0x08003ebc
 80020b8:	20000440 	.word	0x20000440
 80020bc:	08003cf4 	.word	0x08003cf4
 80020c0:	08003eb0 	.word	0x08003eb0
 80020c4:	08003cf8 	.word	0x08003cf8
 80020c8:	08003d34 	.word	0x08003d34
 80020cc:	08003d68 	.word	0x08003d68
 80020d0:	08003dec 	.word	0x08003dec
 80020d4:	08003e38 	.word	0x08003e38
 80020d8:	08003e50 	.word	0x08003e50
 80020dc:	200004a0 	.word	0x200004a0
 80020e0:	08003e80 	.word	0x08003e80

080020e4 <usart1_dma_config>:
    usart_dma_receive_config(USART1, USART_DENR_ENABLE);

    usart_enable(USART1);
}

static void usart1_dma_config() {
 80020e4:	b530      	push	{r4, r5, lr}
 80020e6:	b089      	sub	sp, #36	; 0x24
    dma_parameter_struct dma_init_struct;
    rcu_periph_clock_enable(RCU_DMA);
 80020e8:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 80020ec:	f000 fbbe 	bl	800286c <rcu_periph_clock_enable>

    dma_deinit(USART1_DMA_TX_CHx);
 80020f0:	2003      	movs	r0, #3
 80020f2:	f000 fa41 	bl	8002578 <dma_deinit>

    dma_struct_para_init(&dma_init_struct);
 80020f6:	4668      	mov	r0, sp
 80020f8:	f000 fa5a 	bl	80025b0 <dma_struct_para_init>
    dma_init_struct.direction = DMA_MEMORY_TO_PERIPHERAL;
 80020fc:	2501      	movs	r5, #1
 80020fe:	f88d 5015 	strb.w	r5, [sp, #21]
    dma_init_struct.memory_addr = 0;
 8002102:	2400      	movs	r4, #0
 8002104:	9403      	str	r4, [sp, #12]
    dma_init_struct.memory_inc = DMA_MEMORY_INCREASE_ENABLE;
 8002106:	f88d 5014 	strb.w	r5, [sp, #20]
    dma_init_struct.memory_width = DMA_MEMORY_WIDTH_8BIT;
 800210a:	9404      	str	r4, [sp, #16]
    dma_init_struct.number = 0;
 800210c:	9406      	str	r4, [sp, #24]
    dma_init_struct.periph_addr = (uint32_t)&USART_TDATA(USART1);
 800210e:	4b19      	ldr	r3, [pc, #100]	; (8002174 <usart1_dma_config+0x90>)
 8002110:	9300      	str	r3, [sp, #0]
    dma_init_struct.periph_inc = DMA_PERIPH_INCREASE_DISABLE;
 8002112:	f88d 4008 	strb.w	r4, [sp, #8]
    dma_init_struct.periph_width = DMA_PERIPHERAL_WIDTH_8BIT;
 8002116:	9401      	str	r4, [sp, #4]
    dma_init_struct.priority = DMA_PRIORITY_HIGH;
 8002118:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800211c:	9307      	str	r3, [sp, #28]
    dma_init(USART1_DMA_TX_CHx, &dma_init_struct);
 800211e:	4669      	mov	r1, sp
 8002120:	2003      	movs	r0, #3
 8002122:	f000 fa77 	bl	8002614 <dma_init>
    /* configure DMA mode */
    dma_circulation_disable(USART1_DMA_TX_CHx);
 8002126:	2003      	movs	r0, #3
 8002128:	f000 fa4c 	bl	80025c4 <dma_circulation_disable>
    dma_memory_to_memory_disable(USART1_DMA_TX_CHx);
 800212c:	2003      	movs	r0, #3
 800212e:	f000 fa53 	bl	80025d8 <dma_memory_to_memory_disable>
    /* enable DMA channel1 */
    dma_channel_disable(USART1_DMA_TX_CHx);
 8002132:	2003      	movs	r0, #3
 8002134:	f000 fa64 	bl	8002600 <dma_channel_disable>

    /*DMA*/
    dma_struct_para_init(&dma_init_struct);
 8002138:	4668      	mov	r0, sp
 800213a:	f000 fa39 	bl	80025b0 <dma_struct_para_init>
    dma_init_struct.direction = DMA_PERIPHERAL_TO_MEMORY;
 800213e:	f88d 4015 	strb.w	r4, [sp, #21]
    dma_init_struct.memory_addr = 0;
 8002142:	9403      	str	r4, [sp, #12]
    dma_init_struct.memory_inc = DMA_MEMORY_INCREASE_ENABLE;
 8002144:	f88d 5014 	strb.w	r5, [sp, #20]
    dma_init_struct.memory_width = DMA_MEMORY_WIDTH_8BIT;
 8002148:	9404      	str	r4, [sp, #16]
    dma_init_struct.number = 0;
 800214a:	9406      	str	r4, [sp, #24]
    dma_init_struct.periph_addr = (uint32_t)&USART_RDATA(USART1);
 800214c:	4b0a      	ldr	r3, [pc, #40]	; (8002178 <usart1_dma_config+0x94>)
 800214e:	9300      	str	r3, [sp, #0]
    dma_init_struct.periph_inc = DMA_PERIPH_INCREASE_DISABLE;
 8002150:	f88d 4008 	strb.w	r4, [sp, #8]
    dma_init_struct.periph_width = DMA_PERIPHERAL_WIDTH_8BIT;
 8002154:	9401      	str	r4, [sp, #4]
    dma_init_struct.priority = DMA_PRIORITY_ULTRA_HIGH;
 8002156:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800215a:	9307      	str	r3, [sp, #28]
    dma_init(USART1_DMA_RX_CHx, &dma_init_struct);
 800215c:	4669      	mov	r1, sp
 800215e:	2004      	movs	r0, #4
 8002160:	f000 fa58 	bl	8002614 <dma_init>
    /* configure DMA mode */
    dma_circulation_disable(USART1_DMA_RX_CHx);
 8002164:	2004      	movs	r0, #4
 8002166:	f000 fa2d 	bl	80025c4 <dma_circulation_disable>
    /* enable DMA channel2 */
    dma_channel_enable(USART1_DMA_RX_CHx);
 800216a:	2004      	movs	r0, #4
 800216c:	f000 fa3e 	bl	80025ec <dma_channel_enable>
}
 8002170:	b009      	add	sp, #36	; 0x24
 8002172:	bd30      	pop	{r4, r5, pc}
 8002174:	40004428 	.word	0x40004428
 8002178:	40004424 	.word	0x40004424

0800217c <usart1_gpio_config>:
void usart1_gpio_config(void) {
 800217c:	b508      	push	{r3, lr}
    rcu_periph_clock_enable(RCU_GPIOA);
 800217e:	f240 5011 	movw	r0, #1297	; 0x511
 8002182:	f000 fb73 	bl	800286c <rcu_periph_clock_enable>
    gpio_af_set(GPIOA, GPIO_AF_1, GPIO_PIN_2);
 8002186:	2204      	movs	r2, #4
 8002188:	2101      	movs	r1, #1
 800218a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800218e:	f000 faec 	bl	800276a <gpio_af_set>
    gpio_af_set(GPIOA, GPIO_AF_1, GPIO_PIN_3);
 8002192:	2208      	movs	r2, #8
 8002194:	2101      	movs	r1, #1
 8002196:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800219a:	f000 fae6 	bl	800276a <gpio_af_set>
    gpio_mode_set(GPIOA, GPIO_MODE_AF, GPIO_PUPD_PULLUP, GPIO_PIN_2);
 800219e:	2304      	movs	r3, #4
 80021a0:	2201      	movs	r2, #1
 80021a2:	2102      	movs	r1, #2
 80021a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021a8:	f000 fa86 	bl	80026b8 <gpio_mode_set>
    gpio_output_options_set(GPIOA, GPIO_OTYPE_PP, GPIO_OSPEED_10MHZ, GPIO_PIN_2);
 80021ac:	2304      	movs	r3, #4
 80021ae:	2201      	movs	r2, #1
 80021b0:	2100      	movs	r1, #0
 80021b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021b6:	f000 faa1 	bl	80026fc <gpio_output_options_set>
    gpio_mode_set(GPIOA, GPIO_MODE_AF, GPIO_PUPD_PULLUP, GPIO_PIN_3);
 80021ba:	2308      	movs	r3, #8
 80021bc:	2201      	movs	r2, #1
 80021be:	2102      	movs	r1, #2
 80021c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021c4:	f000 fa78 	bl	80026b8 <gpio_mode_set>
    gpio_output_options_set(GPIOA, GPIO_OTYPE_PP, GPIO_OSPEED_10MHZ, GPIO_PIN_3);
 80021c8:	2308      	movs	r3, #8
 80021ca:	2201      	movs	r2, #1
 80021cc:	2100      	movs	r1, #0
 80021ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021d2:	f000 fa93 	bl	80026fc <gpio_output_options_set>
}
 80021d6:	bd08      	pop	{r3, pc}

080021d8 <usart1_config>:
void usart1_config(void) {
 80021d8:	b510      	push	{r4, lr}
    rcu_periph_clock_enable(RCU_USART1);
 80021da:	f240 7011 	movw	r0, #1809	; 0x711
 80021de:	f000 fb45 	bl	800286c <rcu_periph_clock_enable>
    usart_deinit(USART1);
 80021e2:	4c14      	ldr	r4, [pc, #80]	; (8002234 <usart1_config+0x5c>)
 80021e4:	4620      	mov	r0, r4
 80021e6:	f000 fc31 	bl	8002a4c <usart_deinit>
    usart_word_length_set(USART1, USART_WL_8BIT);
 80021ea:	2100      	movs	r1, #0
 80021ec:	4620      	mov	r0, r4
 80021ee:	f000 fc7f 	bl	8002af0 <usart_word_length_set>
    usart_stop_bit_set(USART1, USART_STB_1BIT);
 80021f2:	2100      	movs	r1, #0
 80021f4:	4620      	mov	r0, r4
 80021f6:	f000 fc87 	bl	8002b08 <usart_stop_bit_set>
    usart_parity_config(USART1, USART_PM_NONE);
 80021fa:	2100      	movs	r1, #0
 80021fc:	4620      	mov	r0, r4
 80021fe:	f000 fc6b 	bl	8002ad8 <usart_parity_config>
    usart_baudrate_set(USART1, 115200);
 8002202:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8002206:	4620      	mov	r0, r4
 8002208:	f000 fc3c 	bl	8002a84 <usart_baudrate_set>
    usart_receive_config(USART1, USART_RECEIVE_ENABLE);
 800220c:	2104      	movs	r1, #4
 800220e:	4620      	mov	r0, r4
 8002210:	f000 fc93 	bl	8002b3a <usart_receive_config>
    usart_transmit_config(USART1, USART_TRANSMIT_ENABLE);
 8002214:	2108      	movs	r1, #8
 8002216:	4620      	mov	r0, r4
 8002218:	f000 fc87 	bl	8002b2a <usart_transmit_config>
    usart_dma_transmit_config(USART1, USART_DENT_ENABLE);
 800221c:	2180      	movs	r1, #128	; 0x80
 800221e:	4620      	mov	r0, r4
 8002220:	f000 fc9b 	bl	8002b5a <usart_dma_transmit_config>
    usart_dma_receive_config(USART1, USART_DENR_ENABLE);
 8002224:	2140      	movs	r1, #64	; 0x40
 8002226:	4620      	mov	r0, r4
 8002228:	f000 fc8f 	bl	8002b4a <usart_dma_receive_config>
    usart_enable(USART1);
 800222c:	4620      	mov	r0, r4
 800222e:	f000 fc77 	bl	8002b20 <usart_enable>
}
 8002232:	bd10      	pop	{r4, pc}
 8002234:	40004400 	.word	0x40004400

08002238 <Usartx_Init>:
void Usartx_Init() {
 8002238:	b508      	push	{r3, lr}
    nvic_irq_enable(USART1_IRQn, 1, 0);
 800223a:	2200      	movs	r2, #0
 800223c:	2101      	movs	r1, #1
 800223e:	201c      	movs	r0, #28
 8002240:	f000 fac4 	bl	80027cc <nvic_irq_enable>
    usart1_gpio_config();
 8002244:	f7ff ff9a 	bl	800217c <usart1_gpio_config>
    usart1_config();
 8002248:	f7ff ffc6 	bl	80021d8 <usart1_config>
    usart1_dma_config();
 800224c:	f7ff ff4a 	bl	80020e4 <usart1_dma_config>

    usart_flag_clear(USART1, USART_FLAG_IDLE);
 8002250:	f240 7104 	movw	r1, #1796	; 0x704
 8002254:	4801      	ldr	r0, [pc, #4]	; (800225c <Usartx_Init+0x24>)
 8002256:	f000 fc90 	bl	8002b7a <usart_flag_clear>
}
 800225a:	bd08      	pop	{r3, pc}
 800225c:	40004400 	.word	0x40004400

08002260 <UART_Receive_DMA>:
        while (RESET == dma_flag_get(USART1_DMA_TX_CHx, DMA_FLAG_FTF)) {
        }
    }
}

void UART_Receive_DMA(void* buf, uint32_t size) {
 8002260:	b538      	push	{r3, r4, r5, lr}
 8002262:	4605      	mov	r5, r0
 8002264:	460c      	mov	r4, r1
    dma_channel_disable(USART1_DMA_RX_CHx);
 8002266:	2004      	movs	r0, #4
 8002268:	f000 f9ca 	bl	8002600 <dma_channel_disable>
    dma_transfer_number_config(USART1_DMA_RX_CHx, size);
 800226c:	4621      	mov	r1, r4
 800226e:	2004      	movs	r0, #4
 8002270:	f000 fa12 	bl	8002698 <dma_transfer_number_config>
    dma_memory_address_config(USART1_DMA_RX_CHx, (uint32_t)buf);
 8002274:	4629      	mov	r1, r5
 8002276:	2004      	movs	r0, #4
 8002278:	f000 fa06 	bl	8002688 <dma_memory_address_config>
    dma_channel_enable(USART1_DMA_RX_CHx);
 800227c:	2004      	movs	r0, #4
 800227e:	f000 f9b5 	bl	80025ec <dma_channel_enable>
    usart_interrupt_flag_clear(USART1, USART_INT_FLAG_IDLE);
 8002282:	4d06      	ldr	r5, [pc, #24]	; (800229c <UART_Receive_DMA+0x3c>)
 8002284:	4906      	ldr	r1, [pc, #24]	; (80022a0 <UART_Receive_DMA+0x40>)
 8002286:	4628      	mov	r0, r5
 8002288:	f000 fca2 	bl	8002bd0 <usart_interrupt_flag_clear>
    usart_interrupt_enable(USART1, USART_INT_IDLE);
 800228c:	2104      	movs	r1, #4
 800228e:	4628      	mov	r0, r5
 8002290:	f000 fc7c 	bl	8002b8c <usart_interrupt_enable>

    rx_size = size;
 8002294:	4b03      	ldr	r3, [pc, #12]	; (80022a4 <UART_Receive_DMA+0x44>)
 8002296:	601c      	str	r4, [r3, #0]
}
 8002298:	bd38      	pop	{r3, r4, r5, pc}
 800229a:	bf00      	nop
 800229c:	40004400 	.word	0x40004400
 80022a0:	07040004 	.word	0x07040004
 80022a4:	20000528 	.word	0x20000528

080022a8 <USART1_IRQHandler>:

void USART1_IRQHandler(void) {
 80022a8:	b570      	push	{r4, r5, r6, lr}
    // LOG("USART1_IRQHandler");
    if (RESET != usart_interrupt_flag_get(USART1, USART_INT_FLAG_IDLE)) {
 80022aa:	4912      	ldr	r1, [pc, #72]	; (80022f4 <USART1_IRQHandler+0x4c>)
 80022ac:	4812      	ldr	r0, [pc, #72]	; (80022f8 <USART1_IRQHandler+0x50>)
 80022ae:	f000 fc78 	bl	8002ba2 <usart_interrupt_flag_get>
 80022b2:	b900      	cbnz	r0, 80022b6 <USART1_IRQHandler+0xe>
        /* disable DMA and reconfigure */
        dma_channel_disable(USART1_DMA_RX_CHx);
        dma_transfer_number_config(USART1_DMA_RX_CHx, rx_size);
        dma_channel_enable(USART1_DMA_RX_CHx);
    }
}
 80022b4:	bd70      	pop	{r4, r5, r6, pc}
        usart_interrupt_flag_clear(USART1, USART_INT_FLAG_IDLE);
 80022b6:	490f      	ldr	r1, [pc, #60]	; (80022f4 <USART1_IRQHandler+0x4c>)
 80022b8:	480f      	ldr	r0, [pc, #60]	; (80022f8 <USART1_IRQHandler+0x50>)
 80022ba:	f000 fc89 	bl	8002bd0 <usart_interrupt_flag_clear>
        s = (char*)DMA_CHMADDR(USART1_DMA_RX_CHx);
 80022be:	4b0f      	ldr	r3, [pc, #60]	; (80022fc <USART1_IRQHandler+0x54>)
 80022c0:	6e5e      	ldr	r6, [r3, #100]	; 0x64
        rx_count = rx_size - (dma_transfer_number_get(USART1_DMA_RX_CHx));
 80022c2:	4d0f      	ldr	r5, [pc, #60]	; (8002300 <USART1_IRQHandler+0x58>)
 80022c4:	682c      	ldr	r4, [r5, #0]
 80022c6:	2004      	movs	r0, #4
 80022c8:	f000 f9ee 	bl	80026a8 <dma_transfer_number_get>
 80022cc:	1a20      	subs	r0, r4, r0
 80022ce:	4b0d      	ldr	r3, [pc, #52]	; (8002304 <USART1_IRQHandler+0x5c>)
 80022d0:	6018      	str	r0, [r3, #0]
        s[rx_count + 1] = 0;
 80022d2:	3001      	adds	r0, #1
 80022d4:	2300      	movs	r3, #0
 80022d6:	5433      	strb	r3, [r6, r0]
        receive_flag = 1;
 80022d8:	4b0b      	ldr	r3, [pc, #44]	; (8002308 <USART1_IRQHandler+0x60>)
 80022da:	2201      	movs	r2, #1
 80022dc:	601a      	str	r2, [r3, #0]
        dma_channel_disable(USART1_DMA_RX_CHx);
 80022de:	2004      	movs	r0, #4
 80022e0:	f000 f98e 	bl	8002600 <dma_channel_disable>
        dma_transfer_number_config(USART1_DMA_RX_CHx, rx_size);
 80022e4:	6829      	ldr	r1, [r5, #0]
 80022e6:	2004      	movs	r0, #4
 80022e8:	f000 f9d6 	bl	8002698 <dma_transfer_number_config>
        dma_channel_enable(USART1_DMA_RX_CHx);
 80022ec:	2004      	movs	r0, #4
 80022ee:	f000 f97d 	bl	80025ec <dma_channel_enable>
}
 80022f2:	e7df      	b.n	80022b4 <USART1_IRQHandler+0xc>
 80022f4:	07040004 	.word	0x07040004
 80022f8:	40004400 	.word	0x40004400
 80022fc:	40020000 	.word	0x40020000
 8002300:	20000528 	.word	0x20000528
 8002304:	20000524 	.word	0x20000524
 8002308:	20000520 	.word	0x20000520

0800230c <USART1_Get_Rx>:

uint8_t USART1_Get_Rx(char** addr, uint32_t* size) {
    *addr = (char*)DMA_CHMADDR(USART1_DMA_RX_CHx);
 800230c:	4b07      	ldr	r3, [pc, #28]	; (800232c <USART1_Get_Rx+0x20>)
 800230e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002310:	6003      	str	r3, [r0, #0]
    *size = rx_count;
 8002312:	4b07      	ldr	r3, [pc, #28]	; (8002330 <USART1_Get_Rx+0x24>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	600b      	str	r3, [r1, #0]
    if (receive_flag == 0) {
 8002318:	4b06      	ldr	r3, [pc, #24]	; (8002334 <USART1_Get_Rx+0x28>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	b11b      	cbz	r3, 8002326 <USART1_Get_Rx+0x1a>
        return 1;
    }
    receive_flag = 0;
 800231e:	2000      	movs	r0, #0
 8002320:	4b04      	ldr	r3, [pc, #16]	; (8002334 <USART1_Get_Rx+0x28>)
 8002322:	6018      	str	r0, [r3, #0]
    return 0;
 8002324:	4770      	bx	lr
        return 1;
 8002326:	2001      	movs	r0, #1
 8002328:	4770      	bx	lr
 800232a:	bf00      	nop
 800232c:	40020000 	.word	0x40020000
 8002330:	20000524 	.word	0x20000524
 8002334:	20000520 	.word	0x20000520

08002338 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002338:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002370 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800233c:	480d      	ldr	r0, [pc, #52]	; (8002374 <LoopForever+0x6>)
  ldr r1, =_edata
 800233e:	490e      	ldr	r1, [pc, #56]	; (8002378 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002340:	4a0e      	ldr	r2, [pc, #56]	; (800237c <LoopForever+0xe>)
  movs r3, #0
 8002342:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002344:	e002      	b.n	800234c <LoopCopyDataInit>

08002346 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002346:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002348:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800234a:	3304      	adds	r3, #4

0800234c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800234c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800234e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002350:	d3f9      	bcc.n	8002346 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002352:	4a0b      	ldr	r2, [pc, #44]	; (8002380 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002354:	4c0b      	ldr	r4, [pc, #44]	; (8002384 <LoopForever+0x16>)
  movs r3, #0
 8002356:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002358:	e001      	b.n	800235e <LoopFillZerobss>

0800235a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800235a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800235c:	3204      	adds	r2, #4

0800235e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800235e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002360:	d3fb      	bcc.n	800235a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002362:	f000 f813 	bl	800238c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002366:	f7ff fd37 	bl	8001dd8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800236a:	f7ff fe27 	bl	8001fbc <main>

0800236e <LoopForever>:

LoopForever:
    b LoopForever
 800236e:	e7fe      	b.n	800236e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002370:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8002374:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002378:	2000046c 	.word	0x2000046c
  ldr r2, =_sidata
 800237c:	0800420c 	.word	0x0800420c
  ldr r2, =_sbss
 8002380:	20000470 	.word	0x20000470
  ldr r4, =_ebss
 8002384:	20000608 	.word	0x20000608

08002388 <ADC_CMP_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002388:	e7fe      	b.n	8002388 <ADC_CMP_IRQHandler>
	...

0800238c <SystemInit>:
void SystemInit(void) {
#if (defined(GD32F350))
    RCU_APB2EN |= BIT(0);
    CMP_CS |= (CMP_CS_CMP1MSEL | CMP_CS_CMP0MSEL);
#endif /* GD32F350 */
    if (((FMC_OBSTAT & OB_OBSTAT_PLEVEL_HIGH) != OB_OBSTAT_PLEVEL_HIGH) &&
 800238c:	4b72      	ldr	r3, [pc, #456]	; (8002558 <SystemInit+0x1cc>)
 800238e:	69da      	ldr	r2, [r3, #28]
 8002390:	f002 0206 	and.w	r2, r2, #6
 8002394:	2a06      	cmp	r2, #6
void SystemInit(void) {
 8002396:	b082      	sub	sp, #8
    if (((FMC_OBSTAT & OB_OBSTAT_PLEVEL_HIGH) != OB_OBSTAT_PLEVEL_HIGH) &&
 8002398:	d047      	beq.n	800242a <SystemInit+0x9e>
        (((FMC_OBSTAT >> 13) & 0x1) == SET)) {
 800239a:	69da      	ldr	r2, [r3, #28]
    if (((FMC_OBSTAT & OB_OBSTAT_PLEVEL_HIGH) != OB_OBSTAT_PLEVEL_HIGH) &&
 800239c:	0490      	lsls	r0, r2, #18
 800239e:	d544      	bpl.n	800242a <SystemInit+0x9e>
        FMC_KEY = UNLOCK_KEY0;
        FMC_KEY = UNLOCK_KEY1;
 80023a0:	4a6e      	ldr	r2, [pc, #440]	; (800255c <SystemInit+0x1d0>)
        FMC_KEY = UNLOCK_KEY0;
 80023a2:	496f      	ldr	r1, [pc, #444]	; (8002560 <SystemInit+0x1d4>)
 80023a4:	6059      	str	r1, [r3, #4]
        FMC_KEY = UNLOCK_KEY1;
 80023a6:	605a      	str	r2, [r3, #4]
        FMC_OBKEY = UNLOCK_KEY0;
 80023a8:	6099      	str	r1, [r3, #8]
        FMC_OBKEY = UNLOCK_KEY1;
 80023aa:	609a      	str	r2, [r3, #8]
        FMC_CTL |= FMC_CTL_OBER;
 80023ac:	691a      	ldr	r2, [r3, #16]
 80023ae:	f042 0220 	orr.w	r2, r2, #32
 80023b2:	611a      	str	r2, [r3, #16]
        FMC_CTL |= FMC_CTL_START;
 80023b4:	691a      	ldr	r2, [r3, #16]
 80023b6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80023ba:	611a      	str	r2, [r3, #16]
        while ((uint32_t)0x00U != (FMC_STAT & FMC_STAT_BUSY))
 80023bc:	68da      	ldr	r2, [r3, #12]
 80023be:	07d1      	lsls	r1, r2, #31
 80023c0:	d4fc      	bmi.n	80023bc <SystemInit+0x30>
            ;
        FMC_CTL &= ~FMC_CTL_OBER;
 80023c2:	691a      	ldr	r2, [r3, #16]
 80023c4:	f022 0220 	bic.w	r2, r2, #32
 80023c8:	611a      	str	r2, [r3, #16]
        FMC_CTL |= FMC_CTL_OBPG;
 80023ca:	691a      	ldr	r2, [r3, #16]
 80023cc:	f042 0210 	orr.w	r2, r2, #16
 80023d0:	611a      	str	r2, [r3, #16]
        if ((FMC_OBSTAT & OB_OBSTAT_PLEVEL_HIGH) == OB_OBSTAT_PLEVEL_NO) {
 80023d2:	69da      	ldr	r2, [r3, #28]
 80023d4:	f012 0f06 	tst.w	r2, #6
 80023d8:	4a62      	ldr	r2, [pc, #392]	; (8002564 <SystemInit+0x1d8>)
 80023da:	f040 80ae 	bne.w	800253a <SystemInit+0x1ae>
            OB_SPC = FMC_NSPC;
 80023de:	23a5      	movs	r3, #165	; 0xa5
        } else if ((FMC_OBSTAT & OB_OBSTAT_PLEVEL_HIGH) == OB_OBSTAT_PLEVEL_LOW) {
            OB_SPC = FMC_LSPC;
 80023e0:	8013      	strh	r3, [r2, #0]
        }
        OB_USER = OB_USER_DEFAULT & ((uint8_t)(FMC_OBSTAT >> 8));
 80023e2:	4b5d      	ldr	r3, [pc, #372]	; (8002558 <SystemInit+0x1cc>)
 80023e4:	4a5f      	ldr	r2, [pc, #380]	; (8002564 <SystemInit+0x1d8>)
 80023e6:	69d9      	ldr	r1, [r3, #28]
 80023e8:	0a09      	lsrs	r1, r1, #8
 80023ea:	f001 01df 	and.w	r1, r1, #223	; 0xdf
 80023ee:	8051      	strh	r1, [r2, #2]
        OB_DATA0 = ((uint8_t)(FMC_OBSTAT >> 16));
 80023f0:	69d9      	ldr	r1, [r3, #28]
 80023f2:	f3c1 4107 	ubfx	r1, r1, #16, #8
 80023f6:	8091      	strh	r1, [r2, #4]
        OB_DATA1 = ((uint8_t)(FMC_OBSTAT >> 24));
 80023f8:	69d9      	ldr	r1, [r3, #28]
 80023fa:	0e09      	lsrs	r1, r1, #24
 80023fc:	80d1      	strh	r1, [r2, #6]
        OB_WP0 = ((uint8_t)(FMC_WP));
 80023fe:	6a19      	ldr	r1, [r3, #32]
 8002400:	b2c9      	uxtb	r1, r1
 8002402:	8111      	strh	r1, [r2, #8]
        OB_WP1 = ((uint8_t)(FMC_WP >> 8));
 8002404:	6a19      	ldr	r1, [r3, #32]
 8002406:	f3c1 2107 	ubfx	r1, r1, #8, #8
 800240a:	8151      	strh	r1, [r2, #10]
        while ((uint32_t)0x00U != (FMC_STAT & FMC_STAT_BUSY))
 800240c:	68da      	ldr	r2, [r3, #12]
 800240e:	07d2      	lsls	r2, r2, #31
 8002410:	d4fc      	bmi.n	800240c <SystemInit+0x80>
            ;
        FMC_CTL &= ~FMC_CTL_OBPG;
 8002412:	691a      	ldr	r2, [r3, #16]
 8002414:	f022 0210 	bic.w	r2, r2, #16
 8002418:	611a      	str	r2, [r3, #16]
        FMC_CTL &= ~FMC_CTL_OBWEN;
 800241a:	691a      	ldr	r2, [r3, #16]
 800241c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002420:	611a      	str	r2, [r3, #16]
        FMC_CTL |= FMC_CTL_LK;
 8002422:	691a      	ldr	r2, [r3, #16]
 8002424:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002428:	611a      	str	r2, [r3, #16]
    }
    /* FPU settings */
#if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
    SCB->CPACR |= ((3UL << 10 * 2) | (3UL << 11 * 2)); /* set CP10 and CP11 Full Access */
 800242a:	4a4f      	ldr	r2, [pc, #316]	; (8002568 <SystemInit+0x1dc>)
 800242c:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002430:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002434:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

    /* enable IRC8M */
    RCU_CTL0 |= RCU_CTL0_IRC8MEN;
 8002438:	4b4c      	ldr	r3, [pc, #304]	; (800256c <SystemInit+0x1e0>)
 800243a:	681a      	ldr	r2, [r3, #0]
 800243c:	f042 0201 	orr.w	r2, r2, #1
 8002440:	601a      	str	r2, [r3, #0]
    while (0U == (RCU_CTL0 & RCU_CTL0_IRC8MSTB)) {
 8002442:	681a      	ldr	r2, [r3, #0]
 8002444:	0790      	lsls	r0, r2, #30
 8002446:	d5fc      	bpl.n	8002442 <SystemInit+0xb6>
    }

    RCU_MODIFY(0x50);
 8002448:	685a      	ldr	r2, [r3, #4]
 800244a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800244e:	605a      	str	r2, [r3, #4]
 8002450:	2200      	movs	r2, #0
 8002452:	9201      	str	r2, [sp, #4]
 8002454:	9a01      	ldr	r2, [sp, #4]
 8002456:	2a4f      	cmp	r2, #79	; 0x4f
 8002458:	d977      	bls.n	800254a <SystemInit+0x1be>
 800245a:	685a      	ldr	r2, [r3, #4]
 800245c:	f042 0290 	orr.w	r2, r2, #144	; 0x90
 8002460:	605a      	str	r2, [r3, #4]
 8002462:	2200      	movs	r2, #0
 8002464:	9201      	str	r2, [sp, #4]
 8002466:	9a01      	ldr	r2, [sp, #4]
 8002468:	2a4f      	cmp	r2, #79	; 0x4f
 800246a:	d971      	bls.n	8002550 <SystemInit+0x1c4>

    RCU_CFG0 &= ~(RCU_CFG0_SCS);
 800246c:	685a      	ldr	r2, [r3, #4]
#if (defined(GD32F350))
    RCU_CFG0 &= ~(RCU_CFG0_USBFSPSC);
    RCU_CFG2 &= ~(RCU_CFG2_CECSEL | RCU_CFG2_USBFSPSC2);
#endif /* GD32F350 */

    RCU_CFG1 &= ~(RCU_CFG1_PREDV | RCU_CFG1_PLLMF5 | RCU_CFG1_PLLPRESEL);
 800246e:	4840      	ldr	r0, [pc, #256]	; (8002570 <SystemInit+0x1e4>)
    RCU_CFG0 &= ~(RCU_CFG0_SCS);
 8002470:	f022 0203 	bic.w	r2, r2, #3
 8002474:	605a      	str	r2, [r3, #4]
    RCU_CTL0 &= ~(RCU_CTL0_HXTALEN | RCU_CTL0_CKMEN | RCU_CTL0_PLLEN | RCU_CTL0_HXTALBPS);
 8002476:	681a      	ldr	r2, [r3, #0]
 8002478:	f022 7286 	bic.w	r2, r2, #17563648	; 0x10c0000
 800247c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002480:	601a      	str	r2, [r3, #0]
    RCU_CFG0 &= ~(RCU_CFG0_SCS | RCU_CFG0_AHBPSC | RCU_CFG0_APB1PSC | RCU_CFG0_APB2PSC |
 8002482:	6859      	ldr	r1, [r3, #4]
 8002484:	4a3b      	ldr	r2, [pc, #236]	; (8002574 <SystemInit+0x1e8>)
 8002486:	400a      	ands	r2, r1
 8002488:	605a      	str	r2, [r3, #4]
    RCU_CFG0 &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PLLMF | RCU_CFG0_PLLMF4 | RCU_CFG0_PLLDV);
 800248a:	685a      	ldr	r2, [r3, #4]
 800248c:	f022 4208 	bic.w	r2, r2, #2281701376	; 0x88000000
 8002490:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8002494:	605a      	str	r2, [r3, #4]
    RCU_CFG1 &= ~(RCU_CFG1_PREDV | RCU_CFG1_PLLMF5 | RCU_CFG1_PLLPRESEL);
 8002496:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002498:	4002      	ands	r2, r0
 800249a:	62da      	str	r2, [r3, #44]	; 0x2c
    RCU_CFG2 &= ~(RCU_CFG2_USART0SEL | RCU_CFG2_ADCSEL);
 800249c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800249e:	f422 7281 	bic.w	r2, r2, #258	; 0x102
 80024a2:	f022 0201 	bic.w	r2, r2, #1
 80024a6:	631a      	str	r2, [r3, #48]	; 0x30
    RCU_CFG2 &= ~RCU_CFG2_IRC28MDIV;
 80024a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80024aa:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80024ae:	631a      	str	r2, [r3, #48]	; 0x30
    RCU_CFG2 &= ~RCU_CFG2_ADCPSC2;
 80024b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80024b2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80024b6:	631a      	str	r2, [r3, #48]	; 0x30
    RCU_CTL1 &= ~RCU_CTL1_IRC28MEN;
 80024b8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80024ba:	f021 0101 	bic.w	r1, r1, #1
 80024be:	6359      	str	r1, [r3, #52]	; 0x34
    RCU_ADDCTL &= ~RCU_ADDCTL_IRC48MEN;
 80024c0:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
    RCU_INT = 0x00000000U;
 80024c4:	2200      	movs	r2, #0
    RCU_ADDCTL &= ~RCU_ADDCTL_IRC48MEN;
 80024c6:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 80024ca:	f8c3 10c0 	str.w	r1, [r3, #192]	; 0xc0
    RCU_INT = 0x00000000U;
 80024ce:	609a      	str	r2, [r3, #8]
    RCU_ADDINT = 0x00000000U;
 80024d0:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
    \param[out] none
    \retval     none
*/
static void system_clock_72m_irc8m(void) {
    /* AHB = SYSCLK */
    RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 80024d4:	685a      	ldr	r2, [r3, #4]
 80024d6:	605a      	str	r2, [r3, #4]
    /* APB2 = AHB/2 */
    RCU_CFG0 |= RCU_APB2_CKAHB_DIV2;
 80024d8:	6859      	ldr	r1, [r3, #4]
 80024da:	f441 5100 	orr.w	r1, r1, #8192	; 0x2000
 80024de:	6059      	str	r1, [r3, #4]
    /* APB1 = AHB/2 */
    RCU_CFG0 |= RCU_APB1_CKAHB_DIV2;
 80024e0:	6859      	ldr	r1, [r3, #4]
 80024e2:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 80024e6:	6059      	str	r1, [r3, #4]
    /* PLL = (IRC8M/2) * 18 = 72 MHz */
    RCU_CFG0 &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PLLMF | RCU_CFG0_PLLMF4 | RCU_CFG0_PLLPREDV);
 80024e8:	685a      	ldr	r2, [r3, #4]
 80024ea:	f022 6203 	bic.w	r2, r2, #137363456	; 0x8300000
 80024ee:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 80024f2:	605a      	str	r2, [r3, #4]
    RCU_CFG1 &= ~(RCU_CFG1_PLLPRESEL | RCU_CFG1_PLLMF5 | RCU_CFG1_PREDV);
 80024f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80024f6:	4002      	ands	r2, r0
 80024f8:	62da      	str	r2, [r3, #44]	; 0x2c
    RCU_CFG0 |= (RCU_PLLSRC_IRC8M_DIV2 | (RCU_PLL_MUL18 & (~RCU_CFG1_PLLMF5)));
 80024fa:	685a      	ldr	r2, [r3, #4]
 80024fc:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8002500:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002504:	605a      	str	r2, [r3, #4]
    RCU_CFG1 |= (RCU_PLL_MUL18 & RCU_CFG1_PLLMF5);
 8002506:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002508:	62da      	str	r2, [r3, #44]	; 0x2c
    /* enable PLL */
    RCU_CTL0 |= RCU_CTL0_PLLEN;
 800250a:	681a      	ldr	r2, [r3, #0]
 800250c:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8002510:	601a      	str	r2, [r3, #0]

    /* wait until PLL is stable */
    while (0U == (RCU_CTL0 & RCU_CTL0_PLLSTB)) {
 8002512:	681a      	ldr	r2, [r3, #0]
 8002514:	0191      	lsls	r1, r2, #6
 8002516:	d5fc      	bpl.n	8002512 <SystemInit+0x186>
    }

    /* select PLL as system clock */
    RCU_CFG0 &= ~RCU_CFG0_SCS;
 8002518:	685a      	ldr	r2, [r3, #4]
 800251a:	f022 0203 	bic.w	r2, r2, #3
 800251e:	605a      	str	r2, [r3, #4]
    RCU_CFG0 |= RCU_CKSYSSRC_PLL;
 8002520:	685a      	ldr	r2, [r3, #4]
 8002522:	f042 0202 	orr.w	r2, r2, #2
 8002526:	605a      	str	r2, [r3, #4]

    /* wait until PLL is selected as system clock */
    while (0U == (RCU_CFG0 & RCU_SCSS_PLL)) {
 8002528:	685a      	ldr	r2, [r3, #4]
 800252a:	0712      	lsls	r2, r2, #28
 800252c:	d5fc      	bpl.n	8002528 <SystemInit+0x19c>
    nvic_vector_table_set(NVIC_VECTTAB_FLASH, VECT_TAB_OFFSET);
 800252e:	2100      	movs	r1, #0
 8002530:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
}
 8002534:	b002      	add	sp, #8
    nvic_vector_table_set(NVIC_VECTTAB_FLASH, VECT_TAB_OFFSET);
 8002536:	f000 b98d 	b.w	8002854 <nvic_vector_table_set>
        } else if ((FMC_OBSTAT & OB_OBSTAT_PLEVEL_HIGH) == OB_OBSTAT_PLEVEL_LOW) {
 800253a:	69db      	ldr	r3, [r3, #28]
 800253c:	f003 0306 	and.w	r3, r3, #6
 8002540:	2b02      	cmp	r3, #2
 8002542:	f47f af4e 	bne.w	80023e2 <SystemInit+0x56>
            OB_SPC = FMC_LSPC;
 8002546:	23bb      	movs	r3, #187	; 0xbb
 8002548:	e74a      	b.n	80023e0 <SystemInit+0x54>
    RCU_MODIFY(0x50);
 800254a:	9a01      	ldr	r2, [sp, #4]
 800254c:	3201      	adds	r2, #1
 800254e:	e780      	b.n	8002452 <SystemInit+0xc6>
 8002550:	9a01      	ldr	r2, [sp, #4]
 8002552:	3201      	adds	r2, #1
 8002554:	e786      	b.n	8002464 <SystemInit+0xd8>
 8002556:	bf00      	nop
 8002558:	40022000 	.word	0x40022000
 800255c:	cdef89ab 	.word	0xcdef89ab
 8002560:	45670123 	.word	0x45670123
 8002564:	1ffff800 	.word	0x1ffff800
 8002568:	e000ed00 	.word	0xe000ed00
 800256c:	40021000 	.word	0x40021000
 8002570:	3ffffff0 	.word	0x3ffffff0
 8002574:	08ff000c 	.word	0x08ff000c

08002578 <dma_deinit>:
    \param[out] none
    \retval     none
*/
void dma_deinit(dma_channel_enum channelx) {
    /* disable DMA a channel */
    DMA_CHCTL(channelx) &= ~DMA_CHXCTL_CHEN;
 8002578:	2314      	movs	r3, #20
 800257a:	4343      	muls	r3, r0
 800257c:	490a      	ldr	r1, [pc, #40]	; (80025a8 <dma_deinit+0x30>)
 800257e:	585a      	ldr	r2, [r3, r1]
 8002580:	f022 0201 	bic.w	r2, r2, #1
 8002584:	505a      	str	r2, [r3, r1]
    /* reset DMA channel registers */
    DMA_CHCTL(channelx) = DMA_CHCTL_RESET_VALUE;
 8002586:	2200      	movs	r2, #0
 8002588:	505a      	str	r2, [r3, r1]
    DMA_CHCNT(channelx) = DMA_CHCNT_RESET_VALUE;
 800258a:	3104      	adds	r1, #4
    DMA_CHPADDR(channelx) = DMA_CHPADDR_RESET_VALUE;
    DMA_CHMADDR(channelx) = DMA_CHMADDR_RESET_VALUE;
    DMA_INTC |= DMA_FLAG_ADD(DMA_CHINTF_RESET_VALUE, channelx);
 800258c:	0080      	lsls	r0, r0, #2
    DMA_CHCNT(channelx) = DMA_CHCNT_RESET_VALUE;
 800258e:	505a      	str	r2, [r3, r1]
    DMA_CHPADDR(channelx) = DMA_CHPADDR_RESET_VALUE;
 8002590:	3104      	adds	r1, #4
 8002592:	505a      	str	r2, [r3, r1]
    DMA_CHMADDR(channelx) = DMA_CHMADDR_RESET_VALUE;
 8002594:	3104      	adds	r1, #4
 8002596:	505a      	str	r2, [r3, r1]
    DMA_INTC |= DMA_FLAG_ADD(DMA_CHINTF_RESET_VALUE, channelx);
 8002598:	4a04      	ldr	r2, [pc, #16]	; (80025ac <dma_deinit+0x34>)
 800259a:	230f      	movs	r3, #15
 800259c:	6851      	ldr	r1, [r2, #4]
 800259e:	fa03 f000 	lsl.w	r0, r3, r0
 80025a2:	4308      	orrs	r0, r1
 80025a4:	6050      	str	r0, [r2, #4]
}
 80025a6:	4770      	bx	lr
 80025a8:	40020008 	.word	0x40020008
 80025ac:	40020000 	.word	0x40020000

080025b0 <dma_struct_para_init>:
    \param[out] none
    \retval     none
*/
void dma_struct_para_init(dma_parameter_struct *init_struct) {
    /* set the DMA struct with the default values */
    init_struct->periph_addr = 0U;
 80025b0:	2300      	movs	r3, #0
    init_struct->periph_width = 0U;
 80025b2:	e9c0 3300 	strd	r3, r3, [r0]
    init_struct->periph_inc = (uint8_t)DMA_PERIPH_INCREASE_DISABLE;
    init_struct->memory_addr = 0U;
    init_struct->memory_width = 0U;
 80025b6:	e9c0 3303 	strd	r3, r3, [r0, #12]
    init_struct->periph_inc = (uint8_t)DMA_PERIPH_INCREASE_DISABLE;
 80025ba:	7203      	strb	r3, [r0, #8]
    init_struct->memory_inc = (uint8_t)DMA_MEMORY_INCREASE_DISABLE;
    init_struct->number = 0U;
 80025bc:	6183      	str	r3, [r0, #24]
    init_struct->memory_inc = (uint8_t)DMA_MEMORY_INCREASE_DISABLE;
 80025be:	8283      	strh	r3, [r0, #20]
    init_struct->direction = (uint8_t)DMA_PERIPHERAL_TO_MEMORY;
    init_struct->priority = (uint32_t)DMA_PRIORITY_LOW;
 80025c0:	61c3      	str	r3, [r0, #28]
}
 80025c2:	4770      	bx	lr

080025c4 <dma_circulation_disable>:
                only one parameter can be selected which is shown as below:
      \arg        DMA_CHx(x=0..6)
    \param[out] none
    \retval     none
*/
void dma_circulation_disable(dma_channel_enum channelx) { DMA_CHCTL(channelx) &= ~DMA_CHXCTL_CMEN; }
 80025c4:	2314      	movs	r3, #20
 80025c6:	4a03      	ldr	r2, [pc, #12]	; (80025d4 <dma_circulation_disable+0x10>)
 80025c8:	4358      	muls	r0, r3
 80025ca:	5883      	ldr	r3, [r0, r2]
 80025cc:	f023 0320 	bic.w	r3, r3, #32
 80025d0:	5083      	str	r3, [r0, r2]
 80025d2:	4770      	bx	lr
 80025d4:	40020008 	.word	0x40020008

080025d8 <dma_memory_to_memory_disable>:
      \arg        DMA_CHx(x=0..6)
    \param[out] none
    \retval     none
*/
void dma_memory_to_memory_disable(dma_channel_enum channelx) {
    DMA_CHCTL(channelx) &= ~DMA_CHXCTL_M2M;
 80025d8:	2314      	movs	r3, #20
 80025da:	4a03      	ldr	r2, [pc, #12]	; (80025e8 <dma_memory_to_memory_disable+0x10>)
 80025dc:	4358      	muls	r0, r3
 80025de:	5883      	ldr	r3, [r0, r2]
 80025e0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80025e4:	5083      	str	r3, [r0, r2]
}
 80025e6:	4770      	bx	lr
 80025e8:	40020008 	.word	0x40020008

080025ec <dma_channel_enable>:
                only one parameter can be selected which is shown as below:
      \arg        DMA_CHx(x=0..6)
    \param[out] none
    \retval     none
*/
void dma_channel_enable(dma_channel_enum channelx) { DMA_CHCTL(channelx) |= DMA_CHXCTL_CHEN; }
 80025ec:	2314      	movs	r3, #20
 80025ee:	4a03      	ldr	r2, [pc, #12]	; (80025fc <dma_channel_enable+0x10>)
 80025f0:	4358      	muls	r0, r3
 80025f2:	5883      	ldr	r3, [r0, r2]
 80025f4:	f043 0301 	orr.w	r3, r3, #1
 80025f8:	5083      	str	r3, [r0, r2]
 80025fa:	4770      	bx	lr
 80025fc:	40020008 	.word	0x40020008

08002600 <dma_channel_disable>:
                only one parameter can be selected which is shown as below:
      \arg        DMA_CHx(x=0..6)
    \param[out] none
    \retval     none
*/
void dma_channel_disable(dma_channel_enum channelx) { DMA_CHCTL(channelx) &= ~DMA_CHXCTL_CHEN; }
 8002600:	2314      	movs	r3, #20
 8002602:	4a03      	ldr	r2, [pc, #12]	; (8002610 <dma_channel_disable+0x10>)
 8002604:	4358      	muls	r0, r3
 8002606:	5883      	ldr	r3, [r0, r2]
 8002608:	f023 0301 	bic.w	r3, r3, #1
 800260c:	5083      	str	r3, [r0, r2]
 800260e:	4770      	bx	lr
 8002610:	40020008 	.word	0x40020008

08002614 <dma_init>:
void dma_init(dma_channel_enum channelx, dma_parameter_struct *init_struct) {
 8002614:	b538      	push	{r3, r4, r5, lr}
 8002616:	4604      	mov	r4, r0
    dma_channel_disable(channelx);
 8002618:	f7ff fff2 	bl	8002600 <dma_channel_disable>
    DMA_CHPADDR(channelx) = init_struct->periph_addr;
 800261c:	2014      	movs	r0, #20
 800261e:	4360      	muls	r0, r4
 8002620:	4b18      	ldr	r3, [pc, #96]	; (8002684 <dma_init+0x70>)
 8002622:	680a      	ldr	r2, [r1, #0]
 8002624:	50c2      	str	r2, [r0, r3]
    DMA_CHMADDR(channelx) = init_struct->memory_addr;
 8002626:	3304      	adds	r3, #4
 8002628:	68ca      	ldr	r2, [r1, #12]
 800262a:	50c2      	str	r2, [r0, r3]
    DMA_CHCNT(channelx) = (init_struct->number & DMA_CHANNEL_CNT_MASK);
 800262c:	3b08      	subs	r3, #8
 800262e:	8b0a      	ldrh	r2, [r1, #24]
 8002630:	50c2      	str	r2, [r0, r3]
    ctl = DMA_CHCTL(channelx);
 8002632:	3b04      	subs	r3, #4
    ctl |= (init_struct->periph_width | init_struct->memory_width | init_struct->priority);
 8002634:	690d      	ldr	r5, [r1, #16]
 8002636:	684a      	ldr	r2, [r1, #4]
    ctl = DMA_CHCTL(channelx);
 8002638:	58c4      	ldr	r4, [r0, r3]
    ctl |= (init_struct->periph_width | init_struct->memory_width | init_struct->priority);
 800263a:	432a      	orrs	r2, r5
 800263c:	69cd      	ldr	r5, [r1, #28]
    ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO);
 800263e:	f424 547c 	bic.w	r4, r4, #16128	; 0x3f00
    ctl |= (init_struct->periph_width | init_struct->memory_width | init_struct->priority);
 8002642:	432a      	orrs	r2, r5
 8002644:	4322      	orrs	r2, r4
    DMA_CHCTL(channelx) = ctl;
 8002646:	50c2      	str	r2, [r0, r3]
    if (DMA_PERIPH_INCREASE_ENABLE == init_struct->periph_inc) {
 8002648:	7a0a      	ldrb	r2, [r1, #8]
 800264a:	2a01      	cmp	r2, #1
        DMA_CHCTL(channelx) |= DMA_CHXCTL_PNAGA;
 800264c:	58c2      	ldr	r2, [r0, r3]
 800264e:	bf0c      	ite	eq
 8002650:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
        DMA_CHCTL(channelx) &= ~DMA_CHXCTL_PNAGA;
 8002654:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
 8002658:	50c2      	str	r2, [r0, r3]
    if (DMA_MEMORY_INCREASE_ENABLE == init_struct->memory_inc) {
 800265a:	7d0a      	ldrb	r2, [r1, #20]
 800265c:	2a01      	cmp	r2, #1
        DMA_CHCTL(channelx) |= DMA_CHXCTL_MNAGA;
 800265e:	58c2      	ldr	r2, [r0, r3]
 8002660:	bf0c      	ite	eq
 8002662:	f042 0280 	orreq.w	r2, r2, #128	; 0x80
        DMA_CHCTL(channelx) &= ~DMA_CHXCTL_MNAGA;
 8002666:	f022 0280 	bicne.w	r2, r2, #128	; 0x80
 800266a:	50c2      	str	r2, [r0, r3]
    if (DMA_PERIPHERAL_TO_MEMORY == init_struct->direction) {
 800266c:	7d4a      	ldrb	r2, [r1, #21]
 800266e:	b922      	cbnz	r2, 800267a <dma_init+0x66>
        DMA_CHCTL(channelx) &= ~DMA_CHXCTL_DIR;
 8002670:	58c2      	ldr	r2, [r0, r3]
 8002672:	f022 0210 	bic.w	r2, r2, #16
        DMA_CHCTL(channelx) |= DMA_CHXCTL_DIR;
 8002676:	50c2      	str	r2, [r0, r3]
}
 8002678:	bd38      	pop	{r3, r4, r5, pc}
        DMA_CHCTL(channelx) |= DMA_CHXCTL_DIR;
 800267a:	58c2      	ldr	r2, [r0, r3]
 800267c:	f042 0210 	orr.w	r2, r2, #16
 8002680:	e7f9      	b.n	8002676 <dma_init+0x62>
 8002682:	bf00      	nop
 8002684:	40020010 	.word	0x40020010

08002688 <dma_memory_address_config>:
    \param[in]  address: memory base address
    \param[out] none
    \retval     none
*/
void dma_memory_address_config(dma_channel_enum channelx, uint32_t address) {
    DMA_CHMADDR(channelx) = address;
 8002688:	2314      	movs	r3, #20
 800268a:	4358      	muls	r0, r3
 800268c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002690:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8002694:	50c1      	str	r1, [r0, r3]
}
 8002696:	4770      	bx	lr

08002698 <dma_transfer_number_config>:
    \param[in]  number: the number of remaining data to be transferred by the DMA
    \param[out] none
    \retval     none
*/
void dma_transfer_number_config(dma_channel_enum channelx, uint32_t number) {
    DMA_CHCNT(channelx) = (number & DMA_CHANNEL_CNT_MASK);
 8002698:	2314      	movs	r3, #20
 800269a:	4358      	muls	r0, r3
 800269c:	4b01      	ldr	r3, [pc, #4]	; (80026a4 <dma_transfer_number_config+0xc>)
 800269e:	b289      	uxth	r1, r1
 80026a0:	50c1      	str	r1, [r0, r3]
}
 80026a2:	4770      	bx	lr
 80026a4:	4002000c 	.word	0x4002000c

080026a8 <dma_transfer_number_get>:
      \arg        DMA_CHx(x=0..6)
    \param[out] none
    \retval     the number of remaining data to be transferred by the DMA
*/
uint32_t dma_transfer_number_get(dma_channel_enum channelx) {
    return (uint32_t)DMA_CHCNT(channelx);
 80026a8:	2314      	movs	r3, #20
 80026aa:	4358      	muls	r0, r3
 80026ac:	4b01      	ldr	r3, [pc, #4]	; (80026b4 <dma_transfer_number_get+0xc>)
 80026ae:	58c0      	ldr	r0, [r0, r3]
}
 80026b0:	4770      	bx	lr
 80026b2:	bf00      	nop
 80026b4:	4002000c 	.word	0x4002000c

080026b8 <gpio_mode_set>:
      \arg        GPIO_PIN_x(x=0..15), GPIO_PIN_ALL
    \param[out] none
    \retval     none
*/
void gpio_mode_set(uint32_t gpio_periph, uint32_t mode, uint32_t pull_up_down, uint32_t pin)
{
 80026b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    uint16_t i;
    uint32_t ctl, pupd;

    ctl = GPIO_CTL(gpio_periph);
 80026bc:	6805      	ldr	r5, [r0, #0]
    pupd = GPIO_PUD(gpio_periph);
 80026be:	68c4      	ldr	r4, [r0, #12]
 80026c0:	2600      	movs	r6, #0

    for(i = 0U; i < 16U; i++) {
        if((1U << i) & pin) {
 80026c2:	f04f 0e01 	mov.w	lr, #1
            /* clear the specified pin mode bits */
            ctl &= ~GPIO_MODE_MASK(i);
 80026c6:	f04f 0803 	mov.w	r8, #3
        if((1U << i) & pin) {
 80026ca:	fa0e f706 	lsl.w	r7, lr, r6
 80026ce:	421f      	tst	r7, r3
 80026d0:	d00d      	beq.n	80026ee <gpio_mode_set+0x36>
            ctl &= ~GPIO_MODE_MASK(i);
 80026d2:	0077      	lsls	r7, r6, #1
 80026d4:	fa08 fc07 	lsl.w	ip, r8, r7
            /* set the specified pin mode bits */
            ctl |= GPIO_MODE_SET(i, mode);
 80026d8:	fa01 f907 	lsl.w	r9, r1, r7
            ctl &= ~GPIO_MODE_MASK(i);
 80026dc:	ea25 050c 	bic.w	r5, r5, ip

            /* clear the specified pin pupd bits */
            pupd &= ~GPIO_PUPD_MASK(i);
 80026e0:	ea24 040c 	bic.w	r4, r4, ip
            /* set the specified pin pupd bits */
            pupd |= GPIO_PUPD_SET(i, pull_up_down);
 80026e4:	fa02 f707 	lsl.w	r7, r2, r7
            ctl |= GPIO_MODE_SET(i, mode);
 80026e8:	ea49 0505 	orr.w	r5, r9, r5
            pupd |= GPIO_PUPD_SET(i, pull_up_down);
 80026ec:	433c      	orrs	r4, r7
    for(i = 0U; i < 16U; i++) {
 80026ee:	3601      	adds	r6, #1
 80026f0:	2e10      	cmp	r6, #16
 80026f2:	d1ea      	bne.n	80026ca <gpio_mode_set+0x12>
        }
    }

    GPIO_CTL(gpio_periph) = ctl;
 80026f4:	6005      	str	r5, [r0, #0]
    GPIO_PUD(gpio_periph) = pupd;
 80026f6:	60c4      	str	r4, [r0, #12]
}
 80026f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080026fc <gpio_output_options_set>:
void gpio_output_options_set(uint32_t gpio_periph, uint8_t otype, uint32_t speed, uint32_t pin)
{
    uint16_t i;
    uint32_t ospeed0, ospeed1;

    if(GPIO_OTYPE_OD == otype) {
 80026fc:	2901      	cmp	r1, #1
        GPIO_OMODE(gpio_periph) |= (uint32_t)pin;
 80026fe:	6841      	ldr	r1, [r0, #4]
{
 8002700:	b5f0      	push	{r4, r5, r6, r7, lr}
        GPIO_OMODE(gpio_periph) |= (uint32_t)pin;
 8002702:	bf0c      	ite	eq
 8002704:	4319      	orreq	r1, r3
    } else {
        GPIO_OMODE(gpio_periph) &= (uint32_t)(~pin);
 8002706:	4399      	bicne	r1, r3
    }

    /* get the specified pin output speed bits value */
    ospeed0 = GPIO_OSPD0(gpio_periph);

    if(GPIO_OSPEED_MAX == speed) {
 8002708:	f64f 74ff 	movw	r4, #65535	; 0xffff
        GPIO_OMODE(gpio_periph) &= (uint32_t)(~pin);
 800270c:	6041      	str	r1, [r0, #4]
    if(GPIO_OSPEED_MAX == speed) {
 800270e:	42a2      	cmp	r2, r4
    ospeed0 = GPIO_OSPD0(gpio_periph);
 8002710:	6881      	ldr	r1, [r0, #8]
    if(GPIO_OSPEED_MAX == speed) {
 8002712:	d115      	bne.n	8002740 <gpio_output_options_set+0x44>
        ospeed1 = GPIO_OSPD1(gpio_periph);
 8002714:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8002716:	2200      	movs	r2, #0

        for(i = 0U; i < 16U; i++) {
            if((1U << i) & pin) {
 8002718:	2701      	movs	r7, #1
                /* enable very high output speed function of the pin when the corresponding OSPDy(y=0..15)
                   is "11" (output max speed 50MHz) */
                ospeed0 |= GPIO_OSPEED_SET(i, 0x03);
 800271a:	f04f 0c03 	mov.w	ip, #3
            if((1U << i) & pin) {
 800271e:	fa07 f602 	lsl.w	r6, r7, r2
 8002722:	421e      	tst	r6, r3
                ospeed0 |= GPIO_OSPEED_SET(i, 0x03);
 8002724:	bf1c      	itt	ne
 8002726:	0055      	lslne	r5, r2, #1
 8002728:	fa0c f505 	lslne.w	r5, ip, r5
        for(i = 0U; i < 16U; i++) {
 800272c:	f102 0201 	add.w	r2, r2, #1
                ospeed0 |= GPIO_OSPEED_SET(i, 0x03);
 8002730:	bf1c      	itt	ne
 8002732:	4329      	orrne	r1, r5
                ospeed1 |= (1U << i);
 8002734:	4334      	orrne	r4, r6
        for(i = 0U; i < 16U; i++) {
 8002736:	2a10      	cmp	r2, #16
 8002738:	d1f1      	bne.n	800271e <gpio_output_options_set+0x22>
            }
        }
        GPIO_OSPD0(gpio_periph) = ospeed0;
 800273a:	6081      	str	r1, [r0, #8]
        GPIO_OSPD1(gpio_periph) = ospeed1;
 800273c:	63c4      	str	r4, [r0, #60]	; 0x3c
                ospeed0 |= GPIO_OSPEED_SET(i, speed);
            }
        }
        GPIO_OSPD0(gpio_periph) = ospeed0;
    }
}
 800273e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002740:	2400      	movs	r4, #0
            if((1U << i) & pin) {
 8002742:	2701      	movs	r7, #1
                ospeed0 &= ~GPIO_OSPEED_MASK(i);
 8002744:	f04f 0c03 	mov.w	ip, #3
            if((1U << i) & pin) {
 8002748:	fa07 f504 	lsl.w	r5, r7, r4
 800274c:	421d      	tst	r5, r3
 800274e:	d007      	beq.n	8002760 <gpio_output_options_set+0x64>
                ospeed0 &= ~GPIO_OSPEED_MASK(i);
 8002750:	0065      	lsls	r5, r4, #1
 8002752:	fa0c f605 	lsl.w	r6, ip, r5
 8002756:	ea21 0106 	bic.w	r1, r1, r6
                ospeed0 |= GPIO_OSPEED_SET(i, speed);
 800275a:	fa02 f505 	lsl.w	r5, r2, r5
 800275e:	4329      	orrs	r1, r5
        for(i = 0U; i < 16U; i++) {
 8002760:	3401      	adds	r4, #1
 8002762:	2c10      	cmp	r4, #16
 8002764:	d1f0      	bne.n	8002748 <gpio_output_options_set+0x4c>
        GPIO_OSPD0(gpio_periph) = ospeed0;
 8002766:	6081      	str	r1, [r0, #8]
}
 8002768:	e7e9      	b.n	800273e <gpio_output_options_set+0x42>

0800276a <gpio_af_set>:
      \arg        GPIO_PIN_x(x=0..15), GPIO_PIN_ALL
    \param[out] none
    \retval     none
*/
void gpio_af_set(uint32_t gpio_periph, uint32_t alt_func_num, uint32_t pin)
{
 800276a:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint16_t i;
    uint32_t afrl, afrh;

    afrl = GPIO_AFSEL0(gpio_periph);
 800276c:	6a07      	ldr	r7, [r0, #32]
    afrh = GPIO_AFSEL1(gpio_periph);
 800276e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8002770:	2300      	movs	r3, #0

    for(i = 0U; i < 8U; i++) {
        if((1U << i) & pin) {
 8002772:	f04f 0c01 	mov.w	ip, #1
            /* clear the specified pin alternate function bits */
            afrl &= ~GPIO_AFR_MASK(i);
 8002776:	f04f 0e0f 	mov.w	lr, #15
        if((1U << i) & pin) {
 800277a:	fa0c f403 	lsl.w	r4, ip, r3
 800277e:	4214      	tst	r4, r2
 8002780:	d007      	beq.n	8002792 <gpio_af_set+0x28>
            afrl &= ~GPIO_AFR_MASK(i);
 8002782:	009d      	lsls	r5, r3, #2
 8002784:	fa0e f405 	lsl.w	r4, lr, r5
 8002788:	ea27 0704 	bic.w	r7, r7, r4
            afrl |= GPIO_AFR_SET(i, alt_func_num);
 800278c:	fa01 f505 	lsl.w	r5, r1, r5
 8002790:	432f      	orrs	r7, r5
    for(i = 0U; i < 8U; i++) {
 8002792:	3301      	adds	r3, #1
 8002794:	2b08      	cmp	r3, #8
 8002796:	d1f0      	bne.n	800277a <gpio_af_set+0x10>
 8002798:	2300      	movs	r3, #0
        }
    }

    for(i = 8U; i < 16U; i++) {
        if((1U << i) & pin) {
 800279a:	f04f 0c01 	mov.w	ip, #1
            /* clear the specified pin alternate function bits */
            afrh &= ~GPIO_AFR_MASK(i - 8U);
 800279e:	f04f 0e0f 	mov.w	lr, #15
        if((1U << i) & pin) {
 80027a2:	f103 0408 	add.w	r4, r3, #8
 80027a6:	fa0c f404 	lsl.w	r4, ip, r4
 80027aa:	4214      	tst	r4, r2
 80027ac:	d007      	beq.n	80027be <gpio_af_set+0x54>
            afrh &= ~GPIO_AFR_MASK(i - 8U);
 80027ae:	009c      	lsls	r4, r3, #2
 80027b0:	fa0e f504 	lsl.w	r5, lr, r4
 80027b4:	ea26 0605 	bic.w	r6, r6, r5
            afrh |= GPIO_AFR_SET(i - 8U, alt_func_num);
 80027b8:	fa01 f404 	lsl.w	r4, r1, r4
 80027bc:	4326      	orrs	r6, r4
    for(i = 8U; i < 16U; i++) {
 80027be:	3301      	adds	r3, #1
 80027c0:	2b08      	cmp	r3, #8
 80027c2:	d1ee      	bne.n	80027a2 <gpio_af_set+0x38>
        }
    }

    GPIO_AFSEL0(gpio_periph) = afrl;
 80027c4:	6207      	str	r7, [r0, #32]
    GPIO_AFSEL1(gpio_periph) = afrh;
 80027c6:	6246      	str	r6, [r0, #36]	; 0x24
}
 80027c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080027cc <nvic_irq_enable>:
                     uint8_t nvic_irq_sub_priority)
{
    uint32_t temp_priority = 0x00U, temp_pre = 0x00U, temp_sub = 0x00U;

    /* use the priority group value to get the temp_pre and the temp_sub */
    switch((SCB->AIRCR) & (uint32_t)0x700U) {
 80027cc:	4b1e      	ldr	r3, [pc, #120]	; (8002848 <nvic_irq_enable+0x7c>)
{
 80027ce:	b530      	push	{r4, r5, lr}
    switch((SCB->AIRCR) & (uint32_t)0x700U) {
 80027d0:	68dc      	ldr	r4, [r3, #12]
 80027d2:	f404 64e0 	and.w	r4, r4, #1792	; 0x700
 80027d6:	f5b4 6fa0 	cmp.w	r4, #1280	; 0x500
 80027da:	d008      	beq.n	80027ee <nvic_irq_enable+0x22>
 80027dc:	d822      	bhi.n	8002824 <nvic_irq_enable+0x58>
 80027de:	f5b4 7f40 	cmp.w	r4, #768	; 0x300
 80027e2:	d028      	beq.n	8002836 <nvic_irq_enable+0x6a>
 80027e4:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 80027e8:	d028      	beq.n	800283c <nvic_irq_enable+0x70>
    SCB->AIRCR = NVIC_AIRCR_VECTKEY_MASK | nvic_prigroup;
 80027ea:	4c18      	ldr	r4, [pc, #96]	; (800284c <nvic_irq_enable+0x80>)
 80027ec:	60dc      	str	r4, [r3, #12]
        temp_pre = 1U;
        temp_sub = 0x3U;
        break;
    case NVIC_PRIGROUP_PRE2_SUB2:
        temp_pre = 2U;
        temp_sub = 0x2U;
 80027ee:	2402      	movs	r4, #2
        temp_pre = 2U;
 80027f0:	4625      	mov	r5, r4
        temp_sub = 0x2U;
        break;
    }

    /* get the temp_priority to fill the NVIC->IP register */
    temp_priority = (uint32_t)nvic_irq_pre_priority << (0x4U - temp_pre);
 80027f2:	f1c5 0504 	rsb	r5, r5, #4
 80027f6:	40a9      	lsls	r1, r5
    temp_priority |= nvic_irq_sub_priority & (0x0FU >> (0x4U - temp_sub));
 80027f8:	f1c4 0504 	rsb	r5, r4, #4
 80027fc:	240f      	movs	r4, #15
 80027fe:	40ec      	lsrs	r4, r5
 8002800:	ea04 0302 	and.w	r3, r4, r2
    temp_priority = temp_priority << 0x04U;
    NVIC->IP[nvic_irq] = (uint8_t)temp_priority;
 8002804:	4a12      	ldr	r2, [pc, #72]	; (8002850 <nvic_irq_enable+0x84>)
    temp_priority |= nvic_irq_sub_priority & (0x0FU >> (0x4U - temp_sub));
 8002806:	430b      	orrs	r3, r1
    temp_priority = temp_priority << 0x04U;
 8002808:	011b      	lsls	r3, r3, #4
    NVIC->IP[nvic_irq] = (uint8_t)temp_priority;
 800280a:	1811      	adds	r1, r2, r0
 800280c:	b2db      	uxtb	r3, r3
 800280e:	f881 3300 	strb.w	r3, [r1, #768]	; 0x300

    /* enable the selected IRQ */
    NVIC->ISER[nvic_irq >> 0x05U] = (uint32_t)0x01U << (nvic_irq & (uint8_t)0x1FU);
 8002812:	0941      	lsrs	r1, r0, #5
 8002814:	2301      	movs	r3, #1
 8002816:	f000 001f 	and.w	r0, r0, #31
 800281a:	fa03 f000 	lsl.w	r0, r3, r0
 800281e:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
}
 8002822:	bd30      	pop	{r4, r5, pc}
    switch((SCB->AIRCR) & (uint32_t)0x700U) {
 8002824:	f5b4 6fc0 	cmp.w	r4, #1536	; 0x600
 8002828:	d00b      	beq.n	8002842 <nvic_irq_enable+0x76>
 800282a:	f5b4 6fe0 	cmp.w	r4, #1792	; 0x700
 800282e:	d1dc      	bne.n	80027ea <nvic_irq_enable+0x1e>
        temp_sub = 0x4U;
 8002830:	2404      	movs	r4, #4
        temp_pre = 0U;
 8002832:	2500      	movs	r5, #0
 8002834:	e7dd      	b.n	80027f2 <nvic_irq_enable+0x26>
        temp_sub = 0x0U;
 8002836:	2400      	movs	r4, #0
        temp_pre = 4U;
 8002838:	2504      	movs	r5, #4
 800283a:	e7da      	b.n	80027f2 <nvic_irq_enable+0x26>
        temp_sub = 0x1U;
 800283c:	2401      	movs	r4, #1
        temp_pre = 3U;
 800283e:	2503      	movs	r5, #3
 8002840:	e7d7      	b.n	80027f2 <nvic_irq_enable+0x26>
    switch((SCB->AIRCR) & (uint32_t)0x700U) {
 8002842:	2403      	movs	r4, #3
 8002844:	2501      	movs	r5, #1
 8002846:	e7d4      	b.n	80027f2 <nvic_irq_enable+0x26>
 8002848:	e000ed00 	.word	0xe000ed00
 800284c:	05fa0500 	.word	0x05fa0500
 8002850:	e000e100 	.word	0xe000e100

08002854 <nvic_vector_table_set>:
    \param[out] none
    \retval     none
*/
void nvic_vector_table_set(uint32_t nvic_vict_tab, uint32_t offset)
{
    SCB->VTOR = nvic_vict_tab | (offset & NVIC_VECTTAB_OFFSET_MASK);
 8002854:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 8002858:	4b03      	ldr	r3, [pc, #12]	; (8002868 <nvic_vector_table_set+0x14>)
 800285a:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 800285e:	4308      	orrs	r0, r1
 8002860:	6098      	str	r0, [r3, #8]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
    __ASM volatile("dsb");
 8002862:	f3bf 8f4f 	dsb	sy
    __DSB();
}
 8002866:	4770      	bx	lr
 8002868:	e000ed00 	.word	0xe000ed00

0800286c <rcu_periph_clock_enable>:
    \param[out] none
    \retval     none
*/
void rcu_periph_clock_enable(rcu_periph_enum periph)
{
    RCU_REG_VAL(periph) |= BIT(RCU_BIT_POS(periph));
 800286c:	0983      	lsrs	r3, r0, #6
 800286e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002872:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8002876:	f000 001f 	and.w	r0, r0, #31
 800287a:	6819      	ldr	r1, [r3, #0]
 800287c:	2201      	movs	r2, #1
 800287e:	fa02 f000 	lsl.w	r0, r2, r0
 8002882:	4308      	orrs	r0, r1
 8002884:	6018      	str	r0, [r3, #0]
}
 8002886:	4770      	bx	lr

08002888 <rcu_periph_clock_disable>:
    \param[out] none
    \retval     none
*/
void rcu_periph_clock_disable(rcu_periph_enum periph)
{
    RCU_REG_VAL(periph) &= ~BIT(RCU_BIT_POS(periph));
 8002888:	0983      	lsrs	r3, r0, #6
 800288a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800288e:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8002892:	f000 001f 	and.w	r0, r0, #31
 8002896:	681a      	ldr	r2, [r3, #0]
 8002898:	2101      	movs	r1, #1
 800289a:	fa01 f000 	lsl.w	r0, r1, r0
 800289e:	ea22 0000 	bic.w	r0, r2, r0
 80028a2:	6018      	str	r0, [r3, #0]
}
 80028a4:	4770      	bx	lr

080028a6 <rcu_periph_reset_enable>:
 80028a6:	f7ff bfe1 	b.w	800286c <rcu_periph_clock_enable>

080028aa <rcu_periph_reset_disable>:
 80028aa:	f7ff bfed 	b.w	8002888 <rcu_periph_clock_disable>
	...

080028b0 <rcu_clock_freq_get>:
      \arg        CK_USART: USART clock frequency
    \param[out] none
    \retval     clock frequency of system, AHB, APB1, APB2, ADC, CEC or USRAT
*/
uint32_t rcu_clock_freq_get(rcu_clock_freq_enum clock)
{
 80028b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint32_t sws = 0U, adcps = 0U, adcps2 = 0U, ck_freq = 0U;
    uint32_t cksys_freq = 0U, ahb_freq = 0U, apb1_freq = 0U, apb2_freq = 0U;
    uint32_t adc_freq = 0U, cec_freq = 0U, usart_freq = 0U;
    uint32_t pllmf = 0U, pllmf4 = 0U, pllmf5 = 0U, pllsel = 0U, pllpresel = 0U, prediv = 0U, idx = 0U, clk_exp = 0U;
    /* exponent of AHB, APB1 and APB2 clock divider */
    const uint8_t ahb_exp[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 80028b2:	4b5f      	ldr	r3, [pc, #380]	; (8002a30 <rcu_clock_freq_get+0x180>)
{
 80028b4:	b089      	sub	sp, #36	; 0x24
 80028b6:	4605      	mov	r5, r0
    const uint8_t ahb_exp[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 80028b8:	ac04      	add	r4, sp, #16
 80028ba:	f103 0610 	add.w	r6, r3, #16
 80028be:	461f      	mov	r7, r3
 80028c0:	6818      	ldr	r0, [r3, #0]
 80028c2:	6859      	ldr	r1, [r3, #4]
 80028c4:	4622      	mov	r2, r4
 80028c6:	c203      	stmia	r2!, {r0, r1}
 80028c8:	3308      	adds	r3, #8
 80028ca:	42b3      	cmp	r3, r6
 80028cc:	4614      	mov	r4, r2
 80028ce:	d1f7      	bne.n	80028c0 <rcu_clock_freq_get+0x10>
    const uint8_t apb1_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 80028d0:	6871      	ldr	r1, [r6, #4]
 80028d2:	6938      	ldr	r0, [r7, #16]
 80028d4:	466b      	mov	r3, sp
 80028d6:	c303      	stmia	r3!, {r0, r1}
    const uint8_t apb2_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 80028d8:	c303      	stmia	r3!, {r0, r1}

    sws = GET_BITS(RCU_CFG0, 2, 3);
 80028da:	4956      	ldr	r1, [pc, #344]	; (8002a34 <rcu_clock_freq_get+0x184>)
 80028dc:	684b      	ldr	r3, [r1, #4]
 80028de:	f3c3 0381 	ubfx	r3, r3, #2, #2
    switch(sws) {
 80028e2:	2b02      	cmp	r3, #2
 80028e4:	d141      	bne.n	800296a <rcu_clock_freq_get+0xba>
        cksys_freq = HXTAL_VALUE;
        break;
    /* PLL is selected as CK_SYS */
    case SEL_PLL:
        /* get the value of PLLMF[3:0] */
        pllmf = GET_BITS(RCU_CFG0, 18, 21);
 80028e6:	684a      	ldr	r2, [r1, #4]
        pllmf4 = GET_BITS(RCU_CFG0, 27, 27);
 80028e8:	6848      	ldr	r0, [r1, #4]
        pllmf5 = GET_BITS(RCU_CFG1, 31, 31);
 80028ea:	6acb      	ldr	r3, [r1, #44]	; 0x2c
        /* high 16 bits */
        /* high 16 bits */
        if((0U == pllmf4) && (0U == pllmf5)) {
 80028ec:	0106      	lsls	r6, r0, #4
        pllmf = GET_BITS(RCU_CFG0, 18, 21);
 80028ee:	f3c2 4283 	ubfx	r2, r2, #18, #4
        pllmf5 = GET_BITS(RCU_CFG1, 31, 31);
 80028f2:	ea4f 73d3 	mov.w	r3, r3, lsr #31
        if((0U == pllmf4) && (0U == pllmf5)) {
 80028f6:	f100 8094 	bmi.w	8002a22 <rcu_clock_freq_get+0x172>
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	f040 8095 	bne.w	8002a2a <rcu_clock_freq_get+0x17a>
            pllmf += 2U;
 8002900:	3202      	adds	r2, #2
        if((1U == pllmf4) && (1U == pllmf5)) {
            pllmf += 49U;
        }

        /* PLL clock source selection, HXTAL or IRC48M or IRC8M/2 */
        pllsel = GET_BITS(RCU_CFG0, 16, 16);
 8002902:	684b      	ldr	r3, [r1, #4]
        pllpresel = GET_BITS(RCU_CFG1, 30, 30);
 8002904:	6ac8      	ldr	r0, [r1, #44]	; 0x2c
        if(0U != pllsel) {
 8002906:	03dc      	lsls	r4, r3, #15
 8002908:	d52d      	bpl.n	8002966 <rcu_clock_freq_get+0xb6>
            prediv = (GET_BITS(RCU_CFG1, 0, 3) + 1U);
 800290a:	6acb      	ldr	r3, [r1, #44]	; 0x2c
            if(0U == pllpresel) {
 800290c:	0040      	lsls	r0, r0, #1
            prediv = (GET_BITS(RCU_CFG1, 0, 3) + 1U);
 800290e:	f003 030f 	and.w	r3, r3, #15
                cksys_freq = (HXTAL_VALUE / prediv) * pllmf;
 8002912:	bf54      	ite	pl
 8002914:	4848      	ldrpl	r0, [pc, #288]	; (8002a38 <rcu_clock_freq_get+0x188>)
            } else {
                cksys_freq = (IRC48M_VALUE / prediv) * pllmf;
 8002916:	4849      	ldrmi	r0, [pc, #292]	; (8002a3c <rcu_clock_freq_get+0x18c>)
            prediv = (GET_BITS(RCU_CFG1, 0, 3) + 1U);
 8002918:	3301      	adds	r3, #1
                cksys_freq = (IRC48M_VALUE / prediv) * pllmf;
 800291a:	fbb0 f3f3 	udiv	r3, r0, r3
 800291e:	435a      	muls	r2, r3
    default:
        cksys_freq = IRC8M_VALUE;
        break;
    }
    /* calculate AHB clock frequency */
    idx = GET_BITS(RCU_CFG0, 4, 7);
 8002920:	684b      	ldr	r3, [r1, #4]
 8002922:	f3c3 1303 	ubfx	r3, r3, #4, #4
    clk_exp = ahb_exp[idx];
 8002926:	3320      	adds	r3, #32
 8002928:	446b      	add	r3, sp
 800292a:	f813 4c10 	ldrb.w	r4, [r3, #-16]
    ahb_freq = cksys_freq >> clk_exp;

    /* calculate APB1 clock frequency */
    idx = GET_BITS(RCU_CFG0, 8, 10);
 800292e:	684b      	ldr	r3, [r1, #4]
 8002930:	f3c3 2302 	ubfx	r3, r3, #8, #3
    clk_exp = apb1_exp[idx];
 8002934:	3320      	adds	r3, #32
 8002936:	446b      	add	r3, sp
    ahb_freq = cksys_freq >> clk_exp;
 8002938:	fa22 f404 	lsr.w	r4, r2, r4
    clk_exp = apb1_exp[idx];
 800293c:	f813 6c20 	ldrb.w	r6, [r3, #-32]
    apb1_freq = ahb_freq >> clk_exp;

    /* calculate APB2 clock frequency */
    idx = GET_BITS(RCU_CFG0, 11, 13);
 8002940:	684b      	ldr	r3, [r1, #4]
 8002942:	f3c3 23c2 	ubfx	r3, r3, #11, #3
    clk_exp = apb2_exp[idx];
 8002946:	3320      	adds	r3, #32
 8002948:	446b      	add	r3, sp
 800294a:	f813 3c18 	ldrb.w	r3, [r3, #-24]
    apb2_freq = ahb_freq >> clk_exp;
 800294e:	fa24 f003 	lsr.w	r0, r4, r3

    /* return the clocks frequency */
    switch(clock) {
 8002952:	2d06      	cmp	r5, #6
 8002954:	d85e      	bhi.n	8002a14 <rcu_clock_freq_get+0x164>
 8002956:	e8df f005 	tbb	[pc, r5]
 800295a:	0a5f      	.short	0x0a5f
 800295c:	3f100b0d 	.word	0x3f100b0d
 8002960:	48          	.byte	0x48
 8002961:	00          	.byte	0x00
            pllmf += 17U;
 8002962:	3211      	adds	r2, #17
        if((1U == pllmf4) && (1U == pllmf5)) {
 8002964:	e7cd      	b.n	8002902 <rcu_clock_freq_get+0x52>
            cksys_freq = (IRC8M_VALUE >> 1) * pllmf;
 8002966:	4b36      	ldr	r3, [pc, #216]	; (8002a40 <rcu_clock_freq_get+0x190>)
 8002968:	e7d9      	b.n	800291e <rcu_clock_freq_get+0x6e>
        cksys_freq = IRC8M_VALUE;
 800296a:	4a33      	ldr	r2, [pc, #204]	; (8002a38 <rcu_clock_freq_get+0x188>)
 800296c:	e7d8      	b.n	8002920 <rcu_clock_freq_get+0x70>
    case CK_SYS:
        ck_freq = cksys_freq;
        break;
    case CK_AHB:
        ck_freq = ahb_freq;
 800296e:	4620      	mov	r0, r4
        break;
    default:
        break;
    }
    return ck_freq;
}
 8002970:	b009      	add	sp, #36	; 0x24
 8002972:	bdf0      	pop	{r4, r5, r6, r7, pc}
    apb1_freq = ahb_freq >> clk_exp;
 8002974:	fa24 f006 	lsr.w	r0, r4, r6
        break;
 8002978:	e7fa      	b.n	8002970 <rcu_clock_freq_get+0xc0>
        if(RCU_ADCSRC_AHB_APB2DIV != (RCU_CFG2 & RCU_CFG2_ADCSEL)) {
 800297a:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 800297c:	05da      	lsls	r2, r3, #23
 800297e:	d407      	bmi.n	8002990 <rcu_clock_freq_get+0xe0>
            if(RCU_ADC_IRC28M_DIV1 != (RCU_CFG2 & RCU_CFG2_IRC28MDIV)) {
 8002980:	6b0b      	ldr	r3, [r1, #48]	; 0x30
                adc_freq = IRC28M_VALUE;
 8002982:	4830      	ldr	r0, [pc, #192]	; (8002a44 <rcu_clock_freq_get+0x194>)
 8002984:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002988:	4b2f      	ldr	r3, [pc, #188]	; (8002a48 <rcu_clock_freq_get+0x198>)
 800298a:	bf18      	it	ne
 800298c:	4618      	movne	r0, r3
 800298e:	e7ef      	b.n	8002970 <rcu_clock_freq_get+0xc0>
            adcps = GET_BITS(RCU_CFG0, 14, 15);
 8002990:	684a      	ldr	r2, [r1, #4]
            adcps2 = GET_BITS(RCU_CFG2, 31, 31);
 8002992:	6b0b      	ldr	r3, [r1, #48]	; 0x30
            adcps = GET_BITS(RCU_CFG0, 14, 15);
 8002994:	f3c2 3281 	ubfx	r2, r2, #14, #2
            adcps2 = GET_BITS(RCU_CFG2, 31, 31);
 8002998:	2a02      	cmp	r2, #2
 800299a:	ea4f 73d3 	mov.w	r3, r3, lsr #31
            switch(adcps) {
 800299e:	d00f      	beq.n	80029c0 <rcu_clock_freq_get+0x110>
 80029a0:	2a03      	cmp	r2, #3
 80029a2:	d014      	beq.n	80029ce <rcu_clock_freq_get+0x11e>
 80029a4:	2a01      	cmp	r2, #1
 80029a6:	d006      	beq.n	80029b6 <rcu_clock_freq_get+0x106>
                if(0U == adcps2) {
 80029a8:	b90b      	cbnz	r3, 80029ae <rcu_clock_freq_get+0xfe>
                    adc_freq = apb2_freq / 2U;
 80029aa:	0840      	lsrs	r0, r0, #1
 80029ac:	e7e0      	b.n	8002970 <rcu_clock_freq_get+0xc0>
                    adc_freq = ahb_freq / 3U;
 80029ae:	2003      	movs	r0, #3
                    adc_freq = ahb_freq / 9U;
 80029b0:	fbb4 f0f0 	udiv	r0, r4, r0
 80029b4:	e7dc      	b.n	8002970 <rcu_clock_freq_get+0xc0>
                if(0U == adcps2) {
 80029b6:	b90b      	cbnz	r3, 80029bc <rcu_clock_freq_get+0x10c>
                    adc_freq = apb2_freq / 4U;
 80029b8:	0880      	lsrs	r0, r0, #2
 80029ba:	e7d9      	b.n	8002970 <rcu_clock_freq_get+0xc0>
                    adc_freq = ahb_freq / 5U;
 80029bc:	2005      	movs	r0, #5
 80029be:	e7f7      	b.n	80029b0 <rcu_clock_freq_get+0x100>
                if(0U == adcps2) {
 80029c0:	b91b      	cbnz	r3, 80029ca <rcu_clock_freq_get+0x11a>
                    adc_freq = apb2_freq / 6U;
 80029c2:	2306      	movs	r3, #6
 80029c4:	fbb0 f0f3 	udiv	r0, r0, r3
 80029c8:	e7d2      	b.n	8002970 <rcu_clock_freq_get+0xc0>
                    adc_freq = ahb_freq / 7U;
 80029ca:	2007      	movs	r0, #7
 80029cc:	e7f0      	b.n	80029b0 <rcu_clock_freq_get+0x100>
                if(0U == adcps2) {
 80029ce:	b90b      	cbnz	r3, 80029d4 <rcu_clock_freq_get+0x124>
                    adc_freq = apb2_freq / 8U;
 80029d0:	08c0      	lsrs	r0, r0, #3
 80029d2:	e7cd      	b.n	8002970 <rcu_clock_freq_get+0xc0>
                    adc_freq = ahb_freq / 9U;
 80029d4:	2009      	movs	r0, #9
 80029d6:	e7eb      	b.n	80029b0 <rcu_clock_freq_get+0x100>
        if(RCU_CECSRC_LXTAL != (RCU_CFG2 & RCU_CFG2_CECSEL)) {
 80029d8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
            cec_freq = IRC8M_VALUE / 244U;
 80029da:	f013 0f40 	tst.w	r3, #64	; 0x40
 80029de:	f248 0012 	movw	r0, #32786	; 0x8012
 80029e2:	bf18      	it	ne
 80029e4:	f44f 4000 	movne.w	r0, #32768	; 0x8000
 80029e8:	e7c2      	b.n	8002970 <rcu_clock_freq_get+0xc0>
        if(RCU_USART0SRC_CKAPB2 == (RCU_CFG2 & RCU_CFG2_USART0SEL)) {
 80029ea:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 80029ec:	079b      	lsls	r3, r3, #30
 80029ee:	d0bf      	beq.n	8002970 <rcu_clock_freq_get+0xc0>
        } else if(RCU_USART0SRC_CKSYS == (RCU_CFG2 & RCU_CFG2_USART0SEL)) {
 80029f0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 80029f2:	f003 0303 	and.w	r3, r3, #3
 80029f6:	2b01      	cmp	r3, #1
 80029f8:	d00e      	beq.n	8002a18 <rcu_clock_freq_get+0x168>
        } else if(RCU_USART0SRC_LXTAL == (RCU_CFG2 & RCU_CFG2_USART0SEL)) {
 80029fa:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 80029fc:	f003 0303 	and.w	r3, r3, #3
 8002a00:	2b02      	cmp	r3, #2
 8002a02:	d00b      	beq.n	8002a1c <rcu_clock_freq_get+0x16c>
        } else if(RCU_USART0SRC_IRC8M == (RCU_CFG2 & RCU_CFG2_USART0SEL)) {
 8002a04:	6b0b      	ldr	r3, [r1, #48]	; 0x30
            usart_freq = IRC8M_VALUE;
 8002a06:	480c      	ldr	r0, [pc, #48]	; (8002a38 <rcu_clock_freq_get+0x188>)
        } else if(RCU_USART0SRC_IRC8M == (RCU_CFG2 & RCU_CFG2_USART0SEL)) {
 8002a08:	f003 0303 	and.w	r3, r3, #3
            usart_freq = IRC8M_VALUE;
 8002a0c:	2b03      	cmp	r3, #3
 8002a0e:	bf18      	it	ne
 8002a10:	2000      	movne	r0, #0
 8002a12:	e7ad      	b.n	8002970 <rcu_clock_freq_get+0xc0>
    uint32_t sws = 0U, adcps = 0U, adcps2 = 0U, ck_freq = 0U;
 8002a14:	2000      	movs	r0, #0
 8002a16:	e7ab      	b.n	8002970 <rcu_clock_freq_get+0xc0>
            usart_freq = cksys_freq;
 8002a18:	4610      	mov	r0, r2
 8002a1a:	e7a9      	b.n	8002970 <rcu_clock_freq_get+0xc0>
            cec_freq = LXTAL_VALUE;
 8002a1c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002a20:	e7a6      	b.n	8002970 <rcu_clock_freq_get+0xc0>
        if((1U == pllmf4) && (0U == pllmf5)) {
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d09d      	beq.n	8002962 <rcu_clock_freq_get+0xb2>
            pllmf += 49U;
 8002a26:	3231      	adds	r2, #49	; 0x31
 8002a28:	e76b      	b.n	8002902 <rcu_clock_freq_get+0x52>
            pllmf += 33U;
 8002a2a:	3221      	adds	r2, #33	; 0x21
 8002a2c:	e769      	b.n	8002902 <rcu_clock_freq_get+0x52>
 8002a2e:	bf00      	nop
 8002a30:	08003cd0 	.word	0x08003cd0
 8002a34:	40021000 	.word	0x40021000
 8002a38:	007a1200 	.word	0x007a1200
 8002a3c:	02dc6c00 	.word	0x02dc6c00
 8002a40:	003d0900 	.word	0x003d0900
 8002a44:	00d59f80 	.word	0x00d59f80
 8002a48:	01ab3f00 	.word	0x01ab3f00

08002a4c <usart_deinit>:
    \param[in]  usart_periph: USARTx(x=0,1)
    \param[out] none
    \retval     none
*/
void usart_deinit(uint32_t usart_periph)
{
 8002a4c:	b508      	push	{r3, lr}
    switch(usart_periph) {
 8002a4e:	4b0c      	ldr	r3, [pc, #48]	; (8002a80 <usart_deinit+0x34>)
 8002a50:	4298      	cmp	r0, r3
 8002a52:	d00d      	beq.n	8002a70 <usart_deinit+0x24>
 8002a54:	f503 4374 	add.w	r3, r3, #62464	; 0xf400
 8002a58:	4298      	cmp	r0, r3
 8002a5a:	d110      	bne.n	8002a7e <usart_deinit+0x32>
    case USART0:
        /* reset USART0 */
        rcu_periph_reset_enable(RCU_USART0RST);
 8002a5c:	f240 300e 	movw	r0, #782	; 0x30e
 8002a60:	f7ff ff21 	bl	80028a6 <rcu_periph_reset_enable>
        rcu_periph_reset_disable(RCU_USART0RST);
 8002a64:	f240 300e 	movw	r0, #782	; 0x30e
        rcu_periph_reset_disable(RCU_USART1RST);
        break;
    default:
        break;
    }
}
 8002a68:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        rcu_periph_reset_disable(RCU_USART1RST);
 8002a6c:	f7ff bf1d 	b.w	80028aa <rcu_periph_reset_disable>
        rcu_periph_reset_enable(RCU_USART1RST);
 8002a70:	f240 4011 	movw	r0, #1041	; 0x411
 8002a74:	f7ff ff17 	bl	80028a6 <rcu_periph_reset_enable>
        rcu_periph_reset_disable(RCU_USART1RST);
 8002a78:	f240 4011 	movw	r0, #1041	; 0x411
 8002a7c:	e7f4      	b.n	8002a68 <usart_deinit+0x1c>
}
 8002a7e:	bd08      	pop	{r3, pc}
 8002a80:	40004400 	.word	0x40004400

08002a84 <usart_baudrate_set>:
    \param[in]  baudval: baud rate value
    \param[out] none
    \retval     none
*/
void usart_baudrate_set(uint32_t usart_periph, uint32_t baudval)
{
 8002a84:	b538      	push	{r3, r4, r5, lr}
    uint32_t uclk = 0U, intdiv = 0U, fradiv = 0U, udiv = 0U;
    switch(usart_periph) {
 8002a86:	4b13      	ldr	r3, [pc, #76]	; (8002ad4 <usart_baudrate_set+0x50>)
 8002a88:	4298      	cmp	r0, r3
{
 8002a8a:	4604      	mov	r4, r0
 8002a8c:	460d      	mov	r5, r1
    switch(usart_periph) {
 8002a8e:	d018      	beq.n	8002ac2 <usart_baudrate_set+0x3e>
 8002a90:	f503 4374 	add.w	r3, r3, #62464	; 0xf400
 8002a94:	4298      	cmp	r0, r3
 8002a96:	d116      	bne.n	8002ac6 <usart_baudrate_set+0x42>
    /* get clock frequency */
    case USART0:
        /* get USART0 clock */
        uclk = rcu_clock_freq_get(CK_USART);
 8002a98:	2006      	movs	r0, #6
        break;
    case USART1:
        /* get USART1 clock */
        uclk = rcu_clock_freq_get(CK_APB1);
 8002a9a:	f7ff ff09 	bl	80028b0 <rcu_clock_freq_get>
        break;
    default:
        break;
    }
    if(USART_CTL0(usart_periph) & USART_CTL0_OVSMOD) {
 8002a9e:	6822      	ldr	r2, [r4, #0]
 8002aa0:	0412      	lsls	r2, r2, #16
        /* oversampling by 8, configure the value of USART_BAUD */
        udiv = ((2U * uclk) + baudval / 2U) / baudval;
 8002aa2:	ea4f 0355 	mov.w	r3, r5, lsr #1
    if(USART_CTL0(usart_periph) & USART_CTL0_OVSMOD) {
 8002aa6:	d510      	bpl.n	8002aca <usart_baudrate_set+0x46>
        udiv = ((2U * uclk) + baudval / 2U) / baudval;
 8002aa8:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8002aac:	fbb3 f1f5 	udiv	r1, r3, r5
        intdiv = udiv & 0x0000fff0U;
        fradiv = (udiv >> 1U) & 0x00000007U;
 8002ab0:	f3c1 0342 	ubfx	r3, r1, #1, #3
        intdiv = udiv & 0x0000fff0U;
 8002ab4:	f021 010f 	bic.w	r1, r1, #15
 8002ab8:	0409      	lsls	r1, r1, #16
 8002aba:	0c09      	lsrs	r1, r1, #16
        USART_BAUD(usart_periph) = ((USART_BAUD_FRADIV | USART_BAUD_INTDIV) & (intdiv | fradiv));
 8002abc:	4319      	orrs	r1, r3
    } else {
        /* oversampling by 16, configure the value of USART_BAUD */
        udiv = (uclk + baudval / 2U) / baudval;
        intdiv = udiv & 0x0000fff0U;
        fradiv = udiv & 0x0000000fU;
        USART_BAUD(usart_periph) = ((USART_BAUD_FRADIV | USART_BAUD_INTDIV) & (intdiv | fradiv));
 8002abe:	60e1      	str	r1, [r4, #12]
    }
}
 8002ac0:	bd38      	pop	{r3, r4, r5, pc}
        uclk = rcu_clock_freq_get(CK_APB1);
 8002ac2:	2002      	movs	r0, #2
 8002ac4:	e7e9      	b.n	8002a9a <usart_baudrate_set+0x16>
    switch(usart_periph) {
 8002ac6:	2000      	movs	r0, #0
 8002ac8:	e7e9      	b.n	8002a9e <usart_baudrate_set+0x1a>
        udiv = (uclk + baudval / 2U) / baudval;
 8002aca:	4403      	add	r3, r0
 8002acc:	fbb3 f1f5 	udiv	r1, r3, r5
        USART_BAUD(usart_periph) = ((USART_BAUD_FRADIV | USART_BAUD_INTDIV) & (intdiv | fradiv));
 8002ad0:	b289      	uxth	r1, r1
 8002ad2:	e7f4      	b.n	8002abe <usart_baudrate_set+0x3a>
 8002ad4:	40004400 	.word	0x40004400

08002ad8 <usart_parity_config>:
    \retval     none
*/
void usart_parity_config(uint32_t usart_periph, uint32_t paritycfg)
{
    /* disable USART */
    USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
 8002ad8:	6802      	ldr	r2, [r0, #0]
 8002ada:	f022 0201 	bic.w	r2, r2, #1
 8002ade:	6002      	str	r2, [r0, #0]
    /* clear USART_CTL0 PM,PCEN bits */
    USART_CTL0(usart_periph) &= ~(USART_CTL0_PM | USART_CTL0_PCEN);
 8002ae0:	6802      	ldr	r2, [r0, #0]
 8002ae2:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 8002ae6:	6002      	str	r2, [r0, #0]
    /* configure USART parity mode */
    USART_CTL0(usart_periph) |= paritycfg;
 8002ae8:	6803      	ldr	r3, [r0, #0]
 8002aea:	4319      	orrs	r1, r3
 8002aec:	6001      	str	r1, [r0, #0]
}
 8002aee:	4770      	bx	lr

08002af0 <usart_word_length_set>:
    \retval     none
*/
void usart_word_length_set(uint32_t usart_periph, uint32_t wlen)
{
    /* disable USART */
    USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
 8002af0:	6802      	ldr	r2, [r0, #0]
 8002af2:	f022 0201 	bic.w	r2, r2, #1
 8002af6:	6002      	str	r2, [r0, #0]
    /* clear USART_CTL0 WL bit */
    USART_CTL0(usart_periph) &= ~USART_CTL0_WL;
 8002af8:	6802      	ldr	r2, [r0, #0]
 8002afa:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002afe:	6002      	str	r2, [r0, #0]
    /* configure USART word length */
    USART_CTL0(usart_periph) |= wlen;
 8002b00:	6803      	ldr	r3, [r0, #0]
 8002b02:	4319      	orrs	r1, r3
 8002b04:	6001      	str	r1, [r0, #0]
}
 8002b06:	4770      	bx	lr

08002b08 <usart_stop_bit_set>:
    \retval     none
*/
void usart_stop_bit_set(uint32_t usart_periph, uint32_t stblen)
{
    /* disable USART */
    USART_CTL0(usart_periph) &= ~(USART_CTL0_UEN);
 8002b08:	6802      	ldr	r2, [r0, #0]
 8002b0a:	f022 0201 	bic.w	r2, r2, #1
 8002b0e:	6002      	str	r2, [r0, #0]
    /* clear USART_CTL1 STB bits */
    USART_CTL1(usart_periph) &= ~USART_CTL1_STB;
 8002b10:	6842      	ldr	r2, [r0, #4]
 8002b12:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002b16:	6042      	str	r2, [r0, #4]
    USART_CTL1(usart_periph) |= stblen;
 8002b18:	6843      	ldr	r3, [r0, #4]
 8002b1a:	4319      	orrs	r1, r3
 8002b1c:	6041      	str	r1, [r0, #4]
}
 8002b1e:	4770      	bx	lr

08002b20 <usart_enable>:
    \param[out] none
    \retval     none
*/
void usart_enable(uint32_t usart_periph)
{
    USART_CTL0(usart_periph) |= USART_CTL0_UEN;
 8002b20:	6803      	ldr	r3, [r0, #0]
 8002b22:	f043 0301 	orr.w	r3, r3, #1
 8002b26:	6003      	str	r3, [r0, #0]
}
 8002b28:	4770      	bx	lr

08002b2a <usart_transmit_config>:
    \param[out] none
    \retval     none
*/
void usart_transmit_config(uint32_t usart_periph, uint32_t txconfig)
{
    USART_CTL0(usart_periph) &= ~USART_CTL0_TEN;
 8002b2a:	6802      	ldr	r2, [r0, #0]
 8002b2c:	f022 0208 	bic.w	r2, r2, #8
 8002b30:	6002      	str	r2, [r0, #0]
    /* configure transfer mode */
    USART_CTL0(usart_periph) |= txconfig;
 8002b32:	6803      	ldr	r3, [r0, #0]
 8002b34:	4319      	orrs	r1, r3
 8002b36:	6001      	str	r1, [r0, #0]
}
 8002b38:	4770      	bx	lr

08002b3a <usart_receive_config>:
    \param[out] none
    \retval     none
*/
void usart_receive_config(uint32_t usart_periph, uint32_t rxconfig)
{
    USART_CTL0(usart_periph) &= ~USART_CTL0_REN;
 8002b3a:	6802      	ldr	r2, [r0, #0]
 8002b3c:	f022 0204 	bic.w	r2, r2, #4
 8002b40:	6002      	str	r2, [r0, #0]
    /* configure receiver mode */
    USART_CTL0(usart_periph) |= rxconfig;
 8002b42:	6803      	ldr	r3, [r0, #0]
 8002b44:	4319      	orrs	r1, r3
 8002b46:	6001      	str	r1, [r0, #0]
}
 8002b48:	4770      	bx	lr

08002b4a <usart_dma_receive_config>:
    \param[out] none
    \retval     none
*/
void usart_dma_receive_config(uint32_t usart_periph, uint32_t dmacmd)
{
    USART_CTL2(usart_periph) &= ~USART_CTL2_DENR;
 8002b4a:	6882      	ldr	r2, [r0, #8]
 8002b4c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b50:	6082      	str	r2, [r0, #8]
    /* configure DMA reception */
    USART_CTL2(usart_periph) |= dmacmd;
 8002b52:	6883      	ldr	r3, [r0, #8]
 8002b54:	4319      	orrs	r1, r3
 8002b56:	6081      	str	r1, [r0, #8]
}
 8002b58:	4770      	bx	lr

08002b5a <usart_dma_transmit_config>:
    \param[out] none
    \retval     none
*/
void usart_dma_transmit_config(uint32_t usart_periph, uint32_t dmacmd)
{
    USART_CTL2(usart_periph) &= ~USART_CTL2_DENT;
 8002b5a:	6882      	ldr	r2, [r0, #8]
 8002b5c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002b60:	6082      	str	r2, [r0, #8]
    /* configure DMA transmission */
    USART_CTL2(usart_periph) |= dmacmd;
 8002b62:	6883      	ldr	r3, [r0, #8]
 8002b64:	4319      	orrs	r1, r3
 8002b66:	6081      	str	r1, [r0, #8]
}
 8002b68:	4770      	bx	lr

08002b6a <usart_flag_get>:
    \param[out] none
    \retval     FlagStatus: SET or RESET
*/
FlagStatus usart_flag_get(uint32_t usart_periph, usart_flag_enum flag)
{
    if(RESET != (USART_REG_VAL(usart_periph, flag) & BIT(USART_BIT_POS(flag)))) {
 8002b6a:	098b      	lsrs	r3, r1, #6
 8002b6c:	f001 011f 	and.w	r1, r1, #31
 8002b70:	5818      	ldr	r0, [r3, r0]
 8002b72:	40c8      	lsrs	r0, r1
        return SET;
    } else {
        return RESET;
    }
}
 8002b74:	f000 0001 	and.w	r0, r0, #1
 8002b78:	4770      	bx	lr

08002b7a <usart_flag_clear>:
    \param[out] none
    \retval     none
*/
void usart_flag_clear(uint32_t usart_periph, usart_flag_enum flag)
{
    USART_INTC(usart_periph) |= BIT(USART_BIT_POS(flag));
 8002b7a:	6a02      	ldr	r2, [r0, #32]
 8002b7c:	f001 011f 	and.w	r1, r1, #31
 8002b80:	2301      	movs	r3, #1
 8002b82:	fa03 f101 	lsl.w	r1, r3, r1
 8002b86:	4311      	orrs	r1, r2
 8002b88:	6201      	str	r1, [r0, #32]
}
 8002b8a:	4770      	bx	lr

08002b8c <usart_interrupt_enable>:
    \param[out] none
    \retval     none
*/
void usart_interrupt_enable(uint32_t usart_periph, usart_interrupt_enum interrupt)
{
    USART_REG_VAL(usart_periph, interrupt) |= BIT(USART_BIT_POS(interrupt));
 8002b8c:	098a      	lsrs	r2, r1, #6
{
 8002b8e:	b510      	push	{r4, lr}
    USART_REG_VAL(usart_periph, interrupt) |= BIT(USART_BIT_POS(interrupt));
 8002b90:	f001 011f 	and.w	r1, r1, #31
 8002b94:	5814      	ldr	r4, [r2, r0]
 8002b96:	2301      	movs	r3, #1
 8002b98:	fa03 f101 	lsl.w	r1, r3, r1
 8002b9c:	4321      	orrs	r1, r4
 8002b9e:	5011      	str	r1, [r2, r0]
}
 8002ba0:	bd10      	pop	{r4, pc}

08002ba2 <usart_interrupt_flag_get>:
*/
FlagStatus usart_interrupt_flag_get(uint32_t usart_periph, usart_interrupt_flag_enum int_flag)
{
    uint32_t intenable = 0U, flagstatus = 0U;
    /* get the interrupt enable bit status */
    intenable = (USART_REG_VAL(usart_periph, int_flag) & BIT(USART_BIT_POS(int_flag)));
 8002ba2:	f3c1 1389 	ubfx	r3, r1, #6, #10
{
 8002ba6:	b510      	push	{r4, lr}
    intenable = (USART_REG_VAL(usart_periph, int_flag) & BIT(USART_BIT_POS(int_flag)));
 8002ba8:	581c      	ldr	r4, [r3, r0]
    /* get the corresponding flag bit status */
    flagstatus = (USART_REG_VAL2(usart_periph, int_flag) & BIT(USART_BIT_POS2(int_flag)));
 8002baa:	0d8b      	lsrs	r3, r1, #22
 8002bac:	581a      	ldr	r2, [r3, r0]
 8002bae:	f3c1 4004 	ubfx	r0, r1, #16, #5
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	fa03 f000 	lsl.w	r0, r3, r0

    if(flagstatus && intenable) {
 8002bb8:	4010      	ands	r0, r2
 8002bba:	d007      	beq.n	8002bcc <usart_interrupt_flag_get+0x2a>
    intenable = (USART_REG_VAL(usart_periph, int_flag) & BIT(USART_BIT_POS(int_flag)));
 8002bbc:	f001 011f 	and.w	r1, r1, #31
 8002bc0:	fa03 f101 	lsl.w	r1, r3, r1
    if(flagstatus && intenable) {
 8002bc4:	4221      	tst	r1, r4
        return SET;
    } else {
        return RESET;
 8002bc6:	bf14      	ite	ne
 8002bc8:	4618      	movne	r0, r3
 8002bca:	2000      	moveq	r0, #0
    }
}
 8002bcc:	bd10      	pop	{r4, pc}
	...

08002bd0 <usart_interrupt_flag_clear>:
    \param[out] none
    \retval     none
*/
void usart_interrupt_flag_clear(uint32_t usart_periph, usart_interrupt_flag_enum int_flag)
{
    if(USART_INT_FLAG_RFFINT == int_flag) {
 8002bd0:	4b09      	ldr	r3, [pc, #36]	; (8002bf8 <usart_interrupt_flag_clear+0x28>)
 8002bd2:	4299      	cmp	r1, r3
 8002bd4:	d106      	bne.n	8002be4 <usart_interrupt_flag_clear+0x14>
        USART_RFCS(usart_periph) &= (uint32_t)(~USART_RFCS_RFFINT);
 8002bd6:	f8d0 30d0 	ldr.w	r3, [r0, #208]	; 0xd0
 8002bda:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002bde:	f8c0 30d0 	str.w	r3, [r0, #208]	; 0xd0
 8002be2:	4770      	bx	lr
    } else {
        USART_INTC(usart_periph) |= BIT(USART_BIT_POS2(int_flag));
 8002be4:	6a02      	ldr	r2, [r0, #32]
 8002be6:	f3c1 4104 	ubfx	r1, r1, #16, #5
 8002bea:	2301      	movs	r3, #1
 8002bec:	fa03 f101 	lsl.w	r1, r3, r1
 8002bf0:	4311      	orrs	r1, r2
 8002bf2:	6201      	str	r1, [r0, #32]
    }
}
 8002bf4:	4770      	bx	lr
 8002bf6:	bf00      	nop
 8002bf8:	340f3409 	.word	0x340f3409

08002bfc <_out_null>:

// internal null output
static inline void _out_null(char character, void* buffer, size_t idx, size_t maxlen)
{
  (void)character; (void)buffer; (void)idx; (void)maxlen;
}
 8002bfc:	4770      	bx	lr

08002bfe <_out_rev>:
}


// output the specified string in reverse, taking care of any zero-padding
static size_t _out_rev(out_fct_type out, char* buffer, size_t idx, size_t maxlen, const char* buf, size_t len, unsigned int width, unsigned int flags)
{
 8002bfe:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c02:	4699      	mov	r9, r3
  const size_t start_idx = idx;

  // pad spaces up to given width
  if (!(flags & FLAGS_LEFT) && !(flags & FLAGS_ZEROPAD)) {
 8002c04:	9b0d      	ldr	r3, [sp, #52]	; 0x34
{
 8002c06:	4615      	mov	r5, r2
  if (!(flags & FLAGS_LEFT) && !(flags & FLAGS_ZEROPAD)) {
 8002c08:	079a      	lsls	r2, r3, #30
{
 8002c0a:	e9dd 470b 	ldrd	r4, r7, [sp, #44]	; 0x2c
 8002c0e:	4606      	mov	r6, r0
 8002c10:	468b      	mov	fp, r1
  if (!(flags & FLAGS_LEFT) && !(flags & FLAGS_ZEROPAD)) {
 8002c12:	d022      	beq.n	8002c5a <_out_rev+0x5c>
 8002c14:	462a      	mov	r2, r5
 8002c16:	990a      	ldr	r1, [sp, #40]	; 0x28
 8002c18:	eb01 0804 	add.w	r8, r1, r4
 8002c1c:	4414      	add	r4, r2
      out(' ', buffer, idx++, maxlen);
    }
  }

  // reverse string
  while (len) {
 8002c1e:	42a2      	cmp	r2, r4
 8002c20:	d11f      	bne.n	8002c62 <_out_rev+0x64>
    out(buf[--len], buffer, idx++, maxlen);
  }

  // append pad spaces up to given width
  if (flags & FLAGS_LEFT) {
 8002c22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002c24:	079b      	lsls	r3, r3, #30
 8002c26:	d505      	bpl.n	8002c34 <_out_rev+0x36>
 8002c28:	eba2 0805 	sub.w	r8, r2, r5
    while (idx - start_idx < width) {
 8002c2c:	4547      	cmp	r7, r8
 8002c2e:	eb05 0408 	add.w	r4, r5, r8
 8002c32:	d81f      	bhi.n	8002c74 <_out_rev+0x76>
      out(' ', buffer, idx++, maxlen);
    }
  }

  return idx;
}
 8002c34:	4620      	mov	r0, r4
 8002c36:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      out(' ', buffer, idx++, maxlen);
 8002c3a:	464b      	mov	r3, r9
 8002c3c:	4659      	mov	r1, fp
 8002c3e:	2020      	movs	r0, #32
 8002c40:	47b0      	blx	r6
    for (size_t i = len; i < width; i++) {
 8002c42:	f108 0801 	add.w	r8, r8, #1
 8002c46:	45b8      	cmp	r8, r7
 8002c48:	eb0a 0208 	add.w	r2, sl, r8
 8002c4c:	d3f5      	bcc.n	8002c3a <_out_rev+0x3c>
 8002c4e:	1b3a      	subs	r2, r7, r4
 8002c50:	42bc      	cmp	r4, r7
 8002c52:	bf88      	it	hi
 8002c54:	2200      	movhi	r2, #0
 8002c56:	442a      	add	r2, r5
 8002c58:	e7dd      	b.n	8002c16 <_out_rev+0x18>
 8002c5a:	46a0      	mov	r8, r4
 8002c5c:	eba5 0a04 	sub.w	sl, r5, r4
 8002c60:	e7f1      	b.n	8002c46 <_out_rev+0x48>
    out(buf[--len], buffer, idx++, maxlen);
 8002c62:	f102 0a01 	add.w	sl, r2, #1
 8002c66:	f818 0d01 	ldrb.w	r0, [r8, #-1]!
 8002c6a:	464b      	mov	r3, r9
 8002c6c:	4659      	mov	r1, fp
 8002c6e:	47b0      	blx	r6
 8002c70:	4652      	mov	r2, sl
 8002c72:	e7d4      	b.n	8002c1e <_out_rev+0x20>
      out(' ', buffer, idx++, maxlen);
 8002c74:	464b      	mov	r3, r9
 8002c76:	4622      	mov	r2, r4
 8002c78:	4659      	mov	r1, fp
 8002c7a:	2020      	movs	r0, #32
 8002c7c:	47b0      	blx	r6
 8002c7e:	f108 0801 	add.w	r8, r8, #1
 8002c82:	e7d3      	b.n	8002c2c <_out_rev+0x2e>

08002c84 <_ntoa_format>:


// internal itoa format
static size_t _ntoa_format(out_fct_type out, char* buffer, size_t idx, size_t maxlen, char* buf, size_t len, bool negative, unsigned int base, unsigned int prec, unsigned int width, unsigned int flags)
{
 8002c84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002c88:	e9dd 760d 	ldrd	r7, r6, [sp, #52]	; 0x34
  // pad leading zeros
  if (!(flags & FLAGS_LEFT)) {
 8002c8c:	f016 0f02 	tst.w	r6, #2
{
 8002c90:	e9dd 5408 	ldrd	r5, r4, [sp, #32]
 8002c94:	e9dd c80b 	ldrd	ip, r8, [sp, #44]	; 0x2c
 8002c98:	f89d e028 	ldrb.w	lr, [sp, #40]	; 0x28
  if (!(flags & FLAGS_LEFT)) {
 8002c9c:	d11f      	bne.n	8002cde <_ntoa_format+0x5a>
    if (width && (flags & FLAGS_ZEROPAD) && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8002c9e:	f006 0901 	and.w	r9, r6, #1
 8002ca2:	b14f      	cbz	r7, 8002cb8 <_ntoa_format+0x34>
 8002ca4:	f1b9 0f00 	cmp.w	r9, #0
 8002ca8:	d006      	beq.n	8002cb8 <_ntoa_format+0x34>
 8002caa:	f1be 0f00 	cmp.w	lr, #0
 8002cae:	d102      	bne.n	8002cb6 <_ntoa_format+0x32>
 8002cb0:	f016 0f0c 	tst.w	r6, #12
 8002cb4:	d000      	beq.n	8002cb8 <_ntoa_format+0x34>
      width--;
 8002cb6:	3f01      	subs	r7, #1
    }
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
      buf[len++] = '0';
 8002cb8:	f04f 0a30 	mov.w	sl, #48	; 0x30
 8002cbc:	e004      	b.n	8002cc8 <_ntoa_format+0x44>
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8002cbe:	2c20      	cmp	r4, #32
 8002cc0:	d004      	beq.n	8002ccc <_ntoa_format+0x48>
      buf[len++] = '0';
 8002cc2:	f805 a004 	strb.w	sl, [r5, r4]
 8002cc6:	3401      	adds	r4, #1
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8002cc8:	45a0      	cmp	r8, r4
 8002cca:	d8f8      	bhi.n	8002cbe <_ntoa_format+0x3a>
    }
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
      buf[len++] = '0';
 8002ccc:	f04f 0a30 	mov.w	sl, #48	; 0x30
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8002cd0:	f1b9 0f00 	cmp.w	r9, #0
 8002cd4:	d003      	beq.n	8002cde <_ntoa_format+0x5a>
 8002cd6:	42bc      	cmp	r4, r7
 8002cd8:	d201      	bcs.n	8002cde <_ntoa_format+0x5a>
 8002cda:	2c1f      	cmp	r4, #31
 8002cdc:	d934      	bls.n	8002d48 <_ntoa_format+0xc4>
    }
  }

  // handle hash
  if (flags & FLAGS_HASH) {
 8002cde:	f016 0f10 	tst.w	r6, #16
 8002ce2:	d01f      	beq.n	8002d24 <_ntoa_format+0xa0>
    if (!(flags & FLAGS_PRECISION) && len && ((len == prec) || (len == width))) {
 8002ce4:	f416 6f80 	tst.w	r6, #1024	; 0x400
 8002ce8:	d133      	bne.n	8002d52 <_ntoa_format+0xce>
 8002cea:	b394      	cbz	r4, 8002d52 <_ntoa_format+0xce>
 8002cec:	4544      	cmp	r4, r8
 8002cee:	d001      	beq.n	8002cf4 <_ntoa_format+0x70>
 8002cf0:	42bc      	cmp	r4, r7
 8002cf2:	d12e      	bne.n	8002d52 <_ntoa_format+0xce>
      len--;
      if (len && (base == 16U)) {
 8002cf4:	f1b4 0801 	subs.w	r8, r4, #1
 8002cf8:	d02a      	beq.n	8002d50 <_ntoa_format+0xcc>
 8002cfa:	f1bc 0f10 	cmp.w	ip, #16
 8002cfe:	d133      	bne.n	8002d68 <_ntoa_format+0xe4>
        len--;
 8002d00:	3c02      	subs	r4, #2
      }
    }
    if ((base == 16U) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8002d02:	f016 0f20 	tst.w	r6, #32
 8002d06:	d131      	bne.n	8002d6c <_ntoa_format+0xe8>
 8002d08:	2c1f      	cmp	r4, #31
 8002d0a:	d815      	bhi.n	8002d38 <_ntoa_format+0xb4>
      buf[len++] = 'x';
 8002d0c:	f04f 0c78 	mov.w	ip, #120	; 0x78
    }
    else if ((base == 16U) && (flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
      buf[len++] = 'X';
    }
    else if ((base == 2U) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
      buf[len++] = 'b';
 8002d10:	f805 c004 	strb.w	ip, [r5, r4]
 8002d14:	3401      	adds	r4, #1
    }
    if (len < PRINTF_NTOA_BUFFER_SIZE) {
 8002d16:	2c1f      	cmp	r4, #31
 8002d18:	d80e      	bhi.n	8002d38 <_ntoa_format+0xb4>
      buf[len++] = '0';
 8002d1a:	f04f 0c30 	mov.w	ip, #48	; 0x30
 8002d1e:	f805 c004 	strb.w	ip, [r5, r4]
 8002d22:	3401      	adds	r4, #1
    }
  }

  if (len < PRINTF_NTOA_BUFFER_SIZE) {
 8002d24:	2c1f      	cmp	r4, #31
 8002d26:	d807      	bhi.n	8002d38 <_ntoa_format+0xb4>
    if (negative) {
 8002d28:	f1be 0f00 	cmp.w	lr, #0
 8002d2c:	d023      	beq.n	8002d76 <_ntoa_format+0xf2>
      buf[len++] = '-';
 8002d2e:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
    }
    else if (flags & FLAGS_PLUS) {
      buf[len++] = '+';  // ignore the space if the '+' exists
    }
    else if (flags & FLAGS_SPACE) {
      buf[len++] = ' ';
 8002d32:	f805 c004 	strb.w	ip, [r5, r4]
 8002d36:	3401      	adds	r4, #1
    }
  }

  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 8002d38:	e9cd 760a 	strd	r7, r6, [sp, #40]	; 0x28
 8002d3c:	e9cd 5408 	strd	r5, r4, [sp, #32]
}
 8002d40:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 8002d44:	f7ff bf5b 	b.w	8002bfe <_out_rev>
      buf[len++] = '0';
 8002d48:	f805 a004 	strb.w	sl, [r5, r4]
 8002d4c:	3401      	adds	r4, #1
 8002d4e:	e7bf      	b.n	8002cd0 <_ntoa_format+0x4c>
 8002d50:	4644      	mov	r4, r8
    if ((base == 16U) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8002d52:	f1bc 0f10 	cmp.w	ip, #16
 8002d56:	d0d4      	beq.n	8002d02 <_ntoa_format+0x7e>
    else if ((base == 2U) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8002d58:	f1bc 0f02 	cmp.w	ip, #2
 8002d5c:	d1db      	bne.n	8002d16 <_ntoa_format+0x92>
 8002d5e:	2c1f      	cmp	r4, #31
 8002d60:	d8ea      	bhi.n	8002d38 <_ntoa_format+0xb4>
      buf[len++] = 'b';
 8002d62:	f04f 0c62 	mov.w	ip, #98	; 0x62
 8002d66:	e7d3      	b.n	8002d10 <_ntoa_format+0x8c>
 8002d68:	4644      	mov	r4, r8
 8002d6a:	e7f5      	b.n	8002d58 <_ntoa_format+0xd4>
    else if ((base == 16U) && (flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8002d6c:	2c1f      	cmp	r4, #31
 8002d6e:	d8e3      	bhi.n	8002d38 <_ntoa_format+0xb4>
      buf[len++] = 'X';
 8002d70:	f04f 0c58 	mov.w	ip, #88	; 0x58
 8002d74:	e7cc      	b.n	8002d10 <_ntoa_format+0x8c>
    else if (flags & FLAGS_PLUS) {
 8002d76:	f016 0f04 	tst.w	r6, #4
 8002d7a:	d002      	beq.n	8002d82 <_ntoa_format+0xfe>
      buf[len++] = '+';  // ignore the space if the '+' exists
 8002d7c:	f04f 0c2b 	mov.w	ip, #43	; 0x2b
 8002d80:	e7d7      	b.n	8002d32 <_ntoa_format+0xae>
    else if (flags & FLAGS_SPACE) {
 8002d82:	f016 0f08 	tst.w	r6, #8
 8002d86:	d0d7      	beq.n	8002d38 <_ntoa_format+0xb4>
      buf[len++] = ' ';
 8002d88:	f04f 0c20 	mov.w	ip, #32
 8002d8c:	e7d1      	b.n	8002d32 <_ntoa_format+0xae>

08002d8e <_ntoa_long>:


// internal itoa for 'long' type
static size_t _ntoa_long(out_fct_type out, char* buffer, size_t idx, size_t maxlen, unsigned long value, bool negative, unsigned long base, unsigned int prec, unsigned int width, unsigned int flags)
{
 8002d8e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002d92:	b091      	sub	sp, #68	; 0x44
 8002d94:	9d18      	ldr	r5, [sp, #96]	; 0x60
 8002d96:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 8002d98:	9f1d      	ldr	r7, [sp, #116]	; 0x74
  char buf[PRINTF_NTOA_BUFFER_SIZE];
  size_t len = 0U;

  // no hash for 0 values
  if (!value) {
 8002d9a:	b90d      	cbnz	r5, 8002da0 <_ntoa_long+0x12>
    flags &= ~FLAGS_HASH;
 8002d9c:	f027 0710 	bic.w	r7, r7, #16
  }

  // write if precision != 0 and value is != 0
  if (!(flags & FLAGS_PRECISION) || value) {
 8002da0:	057c      	lsls	r4, r7, #21
 8002da2:	d500      	bpl.n	8002da6 <_ntoa_long+0x18>
 8002da4:	b315      	cbz	r5, 8002dec <_ntoa_long+0x5e>
 8002da6:	f017 0f20 	tst.w	r7, #32
 8002daa:	bf14      	ite	ne
 8002dac:	f04f 0e41 	movne.w	lr, #65	; 0x41
 8002db0:	f04f 0e61 	moveq.w	lr, #97	; 0x61
    do {
      const char digit = (char)(value % base);
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8002db4:	46ac      	mov	ip, r5
 8002db6:	f10d 0820 	add.w	r8, sp, #32
 8002dba:	2500      	movs	r5, #0
 8002dbc:	f1ae 0e0a 	sub.w	lr, lr, #10
      const char digit = (char)(value % base);
 8002dc0:	fbbc f9f6 	udiv	r9, ip, r6
 8002dc4:	fb06 c919 	mls	r9, r6, r9, ip
 8002dc8:	fa5f f489 	uxtb.w	r4, r9
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8002dcc:	f1b9 0f09 	cmp.w	r9, #9
 8002dd0:	bf94      	ite	ls
 8002dd2:	3430      	addls	r4, #48	; 0x30
 8002dd4:	4474      	addhi	r4, lr
 8002dd6:	b2e4      	uxtb	r4, r4
      value /= base;
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8002dd8:	45b4      	cmp	ip, r6
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8002dda:	f808 4b01 	strb.w	r4, [r8], #1
      value /= base;
 8002dde:	fbbc f4f6 	udiv	r4, ip, r6
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8002de2:	f105 0501 	add.w	r5, r5, #1
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8002de6:	d301      	bcc.n	8002dec <_ntoa_long+0x5e>
 8002de8:	2d20      	cmp	r5, #32
 8002dea:	d110      	bne.n	8002e0e <_ntoa_long+0x80>
  }

  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 8002dec:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 8002dee:	9405      	str	r4, [sp, #20]
 8002df0:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 8002df2:	9706      	str	r7, [sp, #24]
 8002df4:	e9cd 6403 	strd	r6, r4, [sp, #12]
 8002df8:	f89d 4064 	ldrb.w	r4, [sp, #100]	; 0x64
 8002dfc:	e9cd 5401 	strd	r5, r4, [sp, #4]
 8002e00:	ac08      	add	r4, sp, #32
 8002e02:	9400      	str	r4, [sp, #0]
 8002e04:	f7ff ff3e 	bl	8002c84 <_ntoa_format>
}
 8002e08:	b011      	add	sp, #68	; 0x44
 8002e0a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      value /= base;
 8002e0e:	46a4      	mov	ip, r4
 8002e10:	e7d6      	b.n	8002dc0 <_ntoa_long+0x32>

08002e12 <_ntoa_long_long>:


// internal itoa for 'long long' type
#if defined(PRINTF_SUPPORT_LONG_LONG)
static size_t _ntoa_long_long(out_fct_type out, char* buffer, size_t idx, size_t maxlen, unsigned long long value, bool negative, unsigned long long base, unsigned int prec, unsigned int width, unsigned int flags)
{
 8002e12:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e16:	ed2d 8b04 	vpush	{d8-d9}
 8002e1a:	b093      	sub	sp, #76	; 0x4c
 8002e1c:	e9dd 6520 	ldrd	r6, r5, [sp, #128]	; 0x80
 8002e20:	9f28      	ldr	r7, [sp, #160]	; 0xa0
 8002e22:	469a      	mov	sl, r3
  char buf[PRINTF_NTOA_BUFFER_SIZE];
  size_t len = 0U;

  // no hash for 0 values
  if (!value) {
 8002e24:	ea56 0305 	orrs.w	r3, r6, r5
    flags &= ~FLAGS_HASH;
 8002e28:	bf08      	it	eq
 8002e2a:	f027 0710 	biceq.w	r7, r7, #16
{
 8002e2e:	ee09 2a10 	vmov	s18, r2
  }

  // write if precision != 0 and value is != 0
  if (!(flags & FLAGS_PRECISION) || value) {
 8002e32:	057a      	lsls	r2, r7, #21
{
 8002e34:	e9dd b924 	ldrd	fp, r9, [sp, #144]	; 0x90
 8002e38:	ee08 0a10 	vmov	s16, r0
 8002e3c:	ee08 1a90 	vmov	s17, r1
  if (!(flags & FLAGS_PRECISION) || value) {
 8002e40:	d502      	bpl.n	8002e48 <_ntoa_long_long+0x36>
 8002e42:	ea56 0305 	orrs.w	r3, r6, r5
 8002e46:	d03d      	beq.n	8002ec4 <_ntoa_long_long+0xb2>
 8002e48:	f017 0f20 	tst.w	r7, #32
 8002e4c:	bf14      	ite	ne
 8002e4e:	2341      	movne	r3, #65	; 0x41
 8002e50:	2361      	moveq	r3, #97	; 0x61
    do {
      const char digit = (char)(value % base);
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8002e52:	3b0a      	subs	r3, #10
 8002e54:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 8002e58:	2400      	movs	r4, #0
 8002e5a:	9309      	str	r3, [sp, #36]	; 0x24
      const char digit = (char)(value % base);
 8002e5c:	465a      	mov	r2, fp
 8002e5e:	464b      	mov	r3, r9
 8002e60:	4630      	mov	r0, r6
 8002e62:	4629      	mov	r1, r5
 8002e64:	f7fd fe32 	bl	8000acc <__aeabi_uldivmod>
 8002e68:	b2d2      	uxtb	r2, r2
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8002e6a:	2a09      	cmp	r2, #9
 8002e6c:	bf8a      	itet	hi
 8002e6e:	9b09      	ldrhi	r3, [sp, #36]	; 0x24
 8002e70:	3230      	addls	r2, #48	; 0x30
 8002e72:	18d2      	addhi	r2, r2, r3
      value /= base;
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8002e74:	455e      	cmp	r6, fp
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8002e76:	b2d2      	uxtb	r2, r2
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8002e78:	eb75 0309 	sbcs.w	r3, r5, r9
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8002e7c:	f808 2b01 	strb.w	r2, [r8], #1
 8002e80:	f104 0401 	add.w	r4, r4, #1
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8002e84:	d301      	bcc.n	8002e8a <_ntoa_long_long+0x78>
 8002e86:	2c20      	cmp	r4, #32
 8002e88:	d119      	bne.n	8002ebe <_ntoa_long_long+0xac>
  }

  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 8002e8a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8002e8c:	9305      	str	r3, [sp, #20]
 8002e8e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8002e90:	9706      	str	r7, [sp, #24]
 8002e92:	e9cd b303 	strd	fp, r3, [sp, #12]
 8002e96:	f89d 3088 	ldrb.w	r3, [sp, #136]	; 0x88
 8002e9a:	e9cd 4301 	strd	r4, r3, [sp, #4]
 8002e9e:	ab0a      	add	r3, sp, #40	; 0x28
 8002ea0:	9300      	str	r3, [sp, #0]
 8002ea2:	ee19 2a10 	vmov	r2, s18
 8002ea6:	ee18 1a90 	vmov	r1, s17
 8002eaa:	ee18 0a10 	vmov	r0, s16
 8002eae:	4653      	mov	r3, sl
 8002eb0:	f7ff fee8 	bl	8002c84 <_ntoa_format>
}
 8002eb4:	b013      	add	sp, #76	; 0x4c
 8002eb6:	ecbd 8b04 	vpop	{d8-d9}
 8002eba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      value /= base;
 8002ebe:	4606      	mov	r6, r0
 8002ec0:	460d      	mov	r5, r1
 8002ec2:	e7cb      	b.n	8002e5c <_ntoa_long_long+0x4a>
  size_t len = 0U;
 8002ec4:	2400      	movs	r4, #0
 8002ec6:	e7e0      	b.n	8002e8a <_ntoa_long_long+0x78>

08002ec8 <_etoa>:


#if defined(PRINTF_SUPPORT_EXPONENTIAL)
// internal ftoa variant for exponential floating-point type, contributed by Martijn Jasperse <m.jasperse@gmail.com>
static size_t _etoa(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int prec, unsigned int width, unsigned int flags)
{
 8002ec8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ecc:	ed2d 8b08 	vpush	{d8-d11}
 8002ed0:	b08d      	sub	sp, #52	; 0x34
 8002ed2:	ee09 3a90 	vmov	s19, r3
 8002ed6:	e9dd 4320 	ldrd	r4, r3, [sp, #128]	; 0x80
 8002eda:	ed9d 7b1e 	vldr	d7, [sp, #120]	; 0x78
 8002ede:	930a      	str	r3, [sp, #40]	; 0x28
 8002ee0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002ee2:	9207      	str	r2, [sp, #28]
 8002ee4:	ee09 0a10 	vmov	s18, r0
 8002ee8:	eeb0 8a47 	vmov.f32	s16, s14
 8002eec:	eef0 8a67 	vmov.f32	s17, s15
 8002ef0:	468a      	mov	sl, r1
 8002ef2:	9306      	str	r3, [sp, #24]
  // check for NaN and special values
  if ((value != value) || (value > DBL_MAX) || (value < -DBL_MAX)) {
 8002ef4:	ec51 0b17 	vmov	r0, r1, d7
 8002ef8:	ec53 2b17 	vmov	r2, r3, d7
 8002efc:	f7fd fd6c 	bl	80009d8 <__aeabi_dcmpeq>
 8002f00:	b180      	cbz	r0, 8002f24 <_etoa+0x5c>
 8002f02:	4bd1      	ldr	r3, [pc, #836]	; (8003248 <_etoa+0x380>)
 8002f04:	ec51 0b18 	vmov	r0, r1, d8
 8002f08:	f04f 32ff 	mov.w	r2, #4294967295
 8002f0c:	f7fd fd8c 	bl	8000a28 <__aeabi_dcmpgt>
 8002f10:	b940      	cbnz	r0, 8002f24 <_etoa+0x5c>
 8002f12:	ec51 0b18 	vmov	r0, r1, d8
 8002f16:	f04f 32ff 	mov.w	r2, #4294967295
 8002f1a:	f46f 1380 	mvn.w	r3, #1048576	; 0x100000
 8002f1e:	f7fd fd65 	bl	80009ec <__aeabi_dcmplt>
 8002f22:	b198      	cbz	r0, 8002f4c <_etoa+0x84>
    return _ftoa(out, buffer, idx, maxlen, value, prec, width, flags);
 8002f24:	9b06      	ldr	r3, [sp, #24]
 8002f26:	9322      	str	r3, [sp, #136]	; 0x88
 8002f28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002f2a:	9a07      	ldr	r2, [sp, #28]
 8002f2c:	e9cd 4320 	strd	r4, r3, [sp, #128]	; 0x80
 8002f30:	ee19 0a10 	vmov	r0, s18
 8002f34:	ee19 3a90 	vmov	r3, s19
 8002f38:	4651      	mov	r1, sl
 8002f3a:	ed8d 8b1e 	vstr	d8, [sp, #120]	; 0x78
    if (flags & FLAGS_LEFT) {
      while (idx - start_idx < width) out(' ', buffer, idx++, maxlen);
    }
  }
  return idx;
}
 8002f3e:	b00d      	add	sp, #52	; 0x34
 8002f40:	ecbd 8b08 	vpop	{d8-d11}
 8002f44:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    return _ftoa(out, buffer, idx, maxlen, value, prec, width, flags);
 8002f48:	f000 b9a2 	b.w	8003290 <_ftoa>
  if (negative) {
 8002f4c:	ec51 0b18 	vmov	r0, r1, d8
 8002f50:	2200      	movs	r2, #0
 8002f52:	2300      	movs	r3, #0
 8002f54:	f7fd fd4a 	bl	80009ec <__aeabi_dcmplt>
 8002f58:	2800      	cmp	r0, #0
 8002f5a:	f000 8145 	beq.w	80031e8 <_etoa+0x320>
    value = -value;
 8002f5e:	ee18 3a90 	vmov	r3, s17
 8002f62:	ee18 8a10 	vmov	r8, s16
 8002f66:	f103 4900 	add.w	r9, r3, #2147483648	; 0x80000000
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 8002f6a:	9b06      	ldr	r3, [sp, #24]
  int exp2 = (int)((conv.U >> 52U) & 0x07FFU) - 1023;           // effectively log2
 8002f6c:	f3c9 500a 	ubfx	r0, r9, #20, #11
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 8002f70:	f413 6380 	ands.w	r3, r3, #1024	; 0x400
  int expval = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 8002f74:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 8002f78:	bf08      	it	eq
 8002f7a:	2406      	moveq	r4, #6
 8002f7c:	930b      	str	r3, [sp, #44]	; 0x2c
  int expval = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 8002f7e:	f7fd fa59 	bl	8000434 <__aeabi_i2d>
 8002f82:	a3a1      	add	r3, pc, #644	; (adr r3, 8003208 <_etoa+0x340>)
 8002f84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f88:	f7fd fabe 	bl	8000508 <__aeabi_dmul>
 8002f8c:	a3a0      	add	r3, pc, #640	; (adr r3, 8003210 <_etoa+0x348>)
 8002f8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f92:	f7fd f903 	bl	800019c <__adddf3>
  conv.U = (conv.U & ((1ULL << 52U) - 1U)) | (1023ULL << 52U);  // drop the exponent so conv.F is now in [1,2)
 8002f96:	f3c9 0513 	ubfx	r5, r9, #0, #20
  int expval = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 8002f9a:	460f      	mov	r7, r1
  conv.U = (conv.U & ((1ULL << 52U) - 1U)) | (1023ULL << 52U);  // drop the exponent so conv.F is now in [1,2)
 8002f9c:	f045 517f 	orr.w	r1, r5, #1069547520	; 0x3fc00000
  int expval = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 8002fa0:	4606      	mov	r6, r0
 8002fa2:	4baa      	ldr	r3, [pc, #680]	; (800324c <_etoa+0x384>)
 8002fa4:	2200      	movs	r2, #0
  conv.U = (conv.U & ((1ULL << 52U) - 1U)) | (1023ULL << 52U);  // drop the exponent so conv.F is now in [1,2)
 8002fa6:	4640      	mov	r0, r8
 8002fa8:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  int expval = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 8002fac:	f7fd f8f4 	bl	8000198 <__aeabi_dsub>
 8002fb0:	a399      	add	r3, pc, #612	; (adr r3, 8003218 <_etoa+0x350>)
 8002fb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fb6:	f7fd faa7 	bl	8000508 <__aeabi_dmul>
 8002fba:	4602      	mov	r2, r0
 8002fbc:	460b      	mov	r3, r1
 8002fbe:	4630      	mov	r0, r6
 8002fc0:	4639      	mov	r1, r7
 8002fc2:	f7fd f8eb 	bl	800019c <__adddf3>
 8002fc6:	f7fd fd39 	bl	8000a3c <__aeabi_d2iz>
 8002fca:	4683      	mov	fp, r0
  exp2 = (int)(expval * 3.321928094887362 + 0.5);
 8002fcc:	f7fd fa32 	bl	8000434 <__aeabi_i2d>
 8002fd0:	a393      	add	r3, pc, #588	; (adr r3, 8003220 <_etoa+0x358>)
 8002fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fd6:	4606      	mov	r6, r0
 8002fd8:	460f      	mov	r7, r1
 8002fda:	f7fd fa95 	bl	8000508 <__aeabi_dmul>
 8002fde:	4b9c      	ldr	r3, [pc, #624]	; (8003250 <_etoa+0x388>)
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	f7fd f8db 	bl	800019c <__adddf3>
 8002fe6:	f7fd fd29 	bl	8000a3c <__aeabi_d2iz>
  const double z  = expval * 2.302585092994046 - exp2 * 0.6931471805599453;
 8002fea:	a38f      	add	r3, pc, #572	; (adr r3, 8003228 <_etoa+0x360>)
 8002fec:	e9d3 2300 	ldrd	r2, r3, [r3]
  exp2 = (int)(expval * 3.321928094887362 + 0.5);
 8002ff0:	4605      	mov	r5, r0
  const double z  = expval * 2.302585092994046 - exp2 * 0.6931471805599453;
 8002ff2:	4639      	mov	r1, r7
 8002ff4:	4630      	mov	r0, r6
 8002ff6:	f7fd fa87 	bl	8000508 <__aeabi_dmul>
 8002ffa:	4606      	mov	r6, r0
 8002ffc:	4628      	mov	r0, r5
 8002ffe:	460f      	mov	r7, r1
 8003000:	f7fd fa18 	bl	8000434 <__aeabi_i2d>
 8003004:	a38a      	add	r3, pc, #552	; (adr r3, 8003230 <_etoa+0x368>)
 8003006:	e9d3 2300 	ldrd	r2, r3, [r3]
 800300a:	f7fd fa7d 	bl	8000508 <__aeabi_dmul>
 800300e:	4602      	mov	r2, r0
 8003010:	460b      	mov	r3, r1
 8003012:	4630      	mov	r0, r6
 8003014:	4639      	mov	r1, r7
 8003016:	f7fd f8bf 	bl	8000198 <__aeabi_dsub>
  const double z2 = z * z;
 800301a:	4602      	mov	r2, r0
 800301c:	460b      	mov	r3, r1
  const double z  = expval * 2.302585092994046 - exp2 * 0.6931471805599453;
 800301e:	4606      	mov	r6, r0
 8003020:	460f      	mov	r7, r1
  const double z2 = z * z;
 8003022:	f7fd fa71 	bl	8000508 <__aeabi_dmul>
  conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 8003026:	4632      	mov	r2, r6
  const double z2 = z * z;
 8003028:	ec41 0b1a 	vmov	d10, r0, r1
  conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 800302c:	463b      	mov	r3, r7
 800302e:	4630      	mov	r0, r6
 8003030:	4639      	mov	r1, r7
 8003032:	f7fd f8b3 	bl	800019c <__adddf3>
 8003036:	4b87      	ldr	r3, [pc, #540]	; (8003254 <_etoa+0x38c>)
 8003038:	ec41 0b1b 	vmov	d11, r0, r1
 800303c:	2200      	movs	r2, #0
 800303e:	ec51 0b1a 	vmov	r0, r1, d10
 8003042:	f7fd fb8b 	bl	800075c <__aeabi_ddiv>
 8003046:	4b84      	ldr	r3, [pc, #528]	; (8003258 <_etoa+0x390>)
 8003048:	2200      	movs	r2, #0
 800304a:	f7fd f8a7 	bl	800019c <__adddf3>
 800304e:	4602      	mov	r2, r0
 8003050:	460b      	mov	r3, r1
 8003052:	ec51 0b1a 	vmov	r0, r1, d10
 8003056:	f7fd fb81 	bl	800075c <__aeabi_ddiv>
 800305a:	4b80      	ldr	r3, [pc, #512]	; (800325c <_etoa+0x394>)
 800305c:	2200      	movs	r2, #0
 800305e:	f7fd f89d 	bl	800019c <__adddf3>
 8003062:	4602      	mov	r2, r0
 8003064:	460b      	mov	r3, r1
 8003066:	ec51 0b1a 	vmov	r0, r1, d10
 800306a:	f7fd fb77 	bl	800075c <__aeabi_ddiv>
 800306e:	4632      	mov	r2, r6
 8003070:	ec41 0b1a 	vmov	d10, r0, r1
 8003074:	463b      	mov	r3, r7
 8003076:	2000      	movs	r0, #0
 8003078:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800307c:	f7fd f88c 	bl	8000198 <__aeabi_dsub>
 8003080:	4602      	mov	r2, r0
 8003082:	460b      	mov	r3, r1
 8003084:	ec51 0b1a 	vmov	r0, r1, d10
 8003088:	f7fd f888 	bl	800019c <__adddf3>
 800308c:	4602      	mov	r2, r0
 800308e:	460b      	mov	r3, r1
 8003090:	ec51 0b1b 	vmov	r0, r1, d11
 8003094:	f7fd fb62 	bl	800075c <__aeabi_ddiv>
  conv.U = (uint64_t)(exp2 + 1023) << 52U;
 8003098:	f205 35ff 	addw	r5, r5, #1023	; 0x3ff
  conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 800309c:	4b70      	ldr	r3, [pc, #448]	; (8003260 <_etoa+0x398>)
 800309e:	2200      	movs	r2, #0
 80030a0:	f7fd f87c 	bl	800019c <__adddf3>
  conv.U = (uint64_t)(exp2 + 1023) << 52U;
 80030a4:	2200      	movs	r2, #0
 80030a6:	052b      	lsls	r3, r5, #20
  conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 80030a8:	f7fd fa2e 	bl	8000508 <__aeabi_dmul>
  if (value < conv.F) {
 80030ac:	4642      	mov	r2, r8
 80030ae:	464b      	mov	r3, r9
  conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 80030b0:	4606      	mov	r6, r0
 80030b2:	460f      	mov	r7, r1
  if (value < conv.F) {
 80030b4:	f7fd fcb8 	bl	8000a28 <__aeabi_dcmpgt>
 80030b8:	2800      	cmp	r0, #0
 80030ba:	f040 8098 	bne.w	80031ee <_etoa+0x326>
  conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 80030be:	e9cd 6708 	strd	r6, r7, [sp, #32]
  unsigned int minwidth = ((expval < 100) && (expval > -100)) ? 4U : 5U;
 80030c2:	f10b 0363 	add.w	r3, fp, #99	; 0x63
 80030c6:	2bc7      	cmp	r3, #199	; 0xc7
  if (flags & FLAGS_ADAPT_EXP) {
 80030c8:	9b06      	ldr	r3, [sp, #24]
  unsigned int minwidth = ((expval < 100) && (expval > -100)) ? 4U : 5U;
 80030ca:	bf34      	ite	cc
 80030cc:	2504      	movcc	r5, #4
 80030ce:	2505      	movcs	r5, #5
  if (flags & FLAGS_ADAPT_EXP) {
 80030d0:	0519      	lsls	r1, r3, #20
 80030d2:	d522      	bpl.n	800311a <_etoa+0x252>
    if ((value >= 1e-4) && (value < 1e6)) {
 80030d4:	a358      	add	r3, pc, #352	; (adr r3, 8003238 <_etoa+0x370>)
 80030d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030da:	4640      	mov	r0, r8
 80030dc:	4649      	mov	r1, r9
 80030de:	f7fd fc99 	bl	8000a14 <__aeabi_dcmpge>
 80030e2:	2800      	cmp	r0, #0
 80030e4:	f000 80be 	beq.w	8003264 <_etoa+0x39c>
 80030e8:	a355      	add	r3, pc, #340	; (adr r3, 8003240 <_etoa+0x378>)
 80030ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030ee:	4640      	mov	r0, r8
 80030f0:	4649      	mov	r1, r9
 80030f2:	f7fd fc7b 	bl	80009ec <__aeabi_dcmplt>
 80030f6:	2800      	cmp	r0, #0
 80030f8:	f000 80b4 	beq.w	8003264 <_etoa+0x39c>
      flags |= FLAGS_PRECISION;   // make sure _ftoa respects precision
 80030fc:	9b06      	ldr	r3, [sp, #24]
      if ((int)prec > expval) {
 80030fe:	455c      	cmp	r4, fp
        prec = (unsigned)((int)prec - expval - 1);
 8003100:	bfc8      	it	gt
 8003102:	eba4 000b 	subgt.w	r0, r4, fp
      flags |= FLAGS_PRECISION;   // make sure _ftoa respects precision
 8003106:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
      minwidth = 0U;
 800310a:	f04f 0500 	mov.w	r5, #0
        prec = (unsigned)((int)prec - expval - 1);
 800310e:	bfcc      	ite	gt
 8003110:	f100 34ff 	addgt.w	r4, r0, #4294967295
        prec = 0;
 8003114:	2400      	movle	r4, #0
      flags |= FLAGS_PRECISION;   // make sure _ftoa respects precision
 8003116:	9306      	str	r3, [sp, #24]
      expval   = 0;
 8003118:	46ab      	mov	fp, r5
  if (width > minwidth) {
 800311a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800311c:	429d      	cmp	r5, r3
    fwidth -= minwidth;
 800311e:	bf38      	it	cc
 8003120:	1b5e      	subcc	r6, r3, r5
  if ((flags & FLAGS_LEFT) && minwidth) {
 8003122:	9b06      	ldr	r3, [sp, #24]
    fwidth = 0U;
 8003124:	bf28      	it	cs
 8003126:	2600      	movcs	r6, #0
  if ((flags & FLAGS_LEFT) && minwidth) {
 8003128:	f013 0702 	ands.w	r7, r3, #2
 800312c:	d002      	beq.n	8003134 <_etoa+0x26c>
    fwidth = 0U;
 800312e:	2d00      	cmp	r5, #0
 8003130:	bf18      	it	ne
 8003132:	2600      	movne	r6, #0
  if (expval) {
 8003134:	f1bb 0f00 	cmp.w	fp, #0
 8003138:	d007      	beq.n	800314a <_etoa+0x282>
    value /= conv.F;
 800313a:	4640      	mov	r0, r8
 800313c:	4649      	mov	r1, r9
 800313e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003142:	f7fd fb0b 	bl	800075c <__aeabi_ddiv>
 8003146:	4680      	mov	r8, r0
 8003148:	4689      	mov	r9, r1
  idx = _ftoa(out, buffer, idx, maxlen, negative ? -value : value, prec, fwidth, flags & ~FLAGS_ADAPT_EXP);
 800314a:	ec51 0b18 	vmov	r0, r1, d8
 800314e:	2200      	movs	r2, #0
 8003150:	2300      	movs	r3, #0
 8003152:	f7fd fc4b 	bl	80009ec <__aeabi_dcmplt>
 8003156:	b110      	cbz	r0, 800315e <_etoa+0x296>
 8003158:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800315c:	4699      	mov	r9, r3
 800315e:	9b06      	ldr	r3, [sp, #24]
 8003160:	9a07      	ldr	r2, [sp, #28]
 8003162:	9402      	str	r4, [sp, #8]
 8003164:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003168:	e9cd 6303 	strd	r6, r3, [sp, #12]
 800316c:	e9cd 8900 	strd	r8, r9, [sp]
 8003170:	ee19 3a90 	vmov	r3, s19
 8003174:	ee19 0a10 	vmov	r0, s18
 8003178:	4651      	mov	r1, sl
 800317a:	f000 f889 	bl	8003290 <_ftoa>
  if (minwidth) {
 800317e:	b375      	cbz	r5, 80031de <_etoa+0x316>
    out((flags & FLAGS_UPPERCASE) ? 'E' : 'e', buffer, idx++, maxlen);
 8003180:	9b06      	ldr	r3, [sp, #24]
 8003182:	f013 0f20 	tst.w	r3, #32
 8003186:	f100 0601 	add.w	r6, r0, #1
 800318a:	4602      	mov	r2, r0
 800318c:	ee19 3a90 	vmov	r3, s19
 8003190:	bf14      	ite	ne
 8003192:	2045      	movne	r0, #69	; 0x45
 8003194:	2065      	moveq	r0, #101	; 0x65
 8003196:	4651      	mov	r1, sl
 8003198:	ee19 4a10 	vmov	r4, s18
 800319c:	47a0      	blx	r4
    idx = _ntoa_long(out, buffer, idx, maxlen, (expval < 0) ? -expval : expval, expval < 0, 10, 0, minwidth-1, FLAGS_ZEROPAD | FLAGS_PLUS);
 800319e:	2305      	movs	r3, #5
 80031a0:	2200      	movs	r2, #0
 80031a2:	9305      	str	r3, [sp, #20]
 80031a4:	ea8b 70eb 	eor.w	r0, fp, fp, asr #31
 80031a8:	230a      	movs	r3, #10
 80031aa:	e9cd 3202 	strd	r3, r2, [sp, #8]
 80031ae:	eba0 70eb 	sub.w	r0, r0, fp, asr #31
 80031b2:	ea4f 73db 	mov.w	r3, fp, lsr #31
 80031b6:	3d01      	subs	r5, #1
 80031b8:	9301      	str	r3, [sp, #4]
 80031ba:	9000      	str	r0, [sp, #0]
 80031bc:	ee19 3a90 	vmov	r3, s19
 80031c0:	ee19 0a10 	vmov	r0, s18
 80031c4:	9504      	str	r5, [sp, #16]
 80031c6:	4632      	mov	r2, r6
 80031c8:	4651      	mov	r1, sl
 80031ca:	f7ff fde0 	bl	8002d8e <_ntoa_long>
    if (flags & FLAGS_LEFT) {
 80031ce:	b137      	cbz	r7, 80031de <_etoa+0x316>
 80031d0:	9b07      	ldr	r3, [sp, #28]
 80031d2:	1ac5      	subs	r5, r0, r3
 80031d4:	9b07      	ldr	r3, [sp, #28]
 80031d6:	1958      	adds	r0, r3, r5
      while (idx - start_idx < width) out(' ', buffer, idx++, maxlen);
 80031d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80031da:	42ab      	cmp	r3, r5
 80031dc:	d84b      	bhi.n	8003276 <_etoa+0x3ae>
}
 80031de:	b00d      	add	sp, #52	; 0x34
 80031e0:	ecbd 8b08 	vpop	{d8-d11}
 80031e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80031e8:	ec59 8b18 	vmov	r8, r9, d8
 80031ec:	e6bd      	b.n	8002f6a <_etoa+0xa2>
    conv.F /= 10;
 80031ee:	4b1a      	ldr	r3, [pc, #104]	; (8003258 <_etoa+0x390>)
 80031f0:	2200      	movs	r2, #0
 80031f2:	4630      	mov	r0, r6
 80031f4:	4639      	mov	r1, r7
 80031f6:	f7fd fab1 	bl	800075c <__aeabi_ddiv>
    expval--;
 80031fa:	f10b 3bff 	add.w	fp, fp, #4294967295
    conv.F /= 10;
 80031fe:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8003202:	e75e      	b.n	80030c2 <_etoa+0x1fa>
 8003204:	f3af 8000 	nop.w
 8003208:	509f79fb 	.word	0x509f79fb
 800320c:	3fd34413 	.word	0x3fd34413
 8003210:	8b60c8b3 	.word	0x8b60c8b3
 8003214:	3fc68a28 	.word	0x3fc68a28
 8003218:	636f4361 	.word	0x636f4361
 800321c:	3fd287a7 	.word	0x3fd287a7
 8003220:	0979a371 	.word	0x0979a371
 8003224:	400a934f 	.word	0x400a934f
 8003228:	bbb55516 	.word	0xbbb55516
 800322c:	40026bb1 	.word	0x40026bb1
 8003230:	fefa39ef 	.word	0xfefa39ef
 8003234:	3fe62e42 	.word	0x3fe62e42
 8003238:	eb1c432d 	.word	0xeb1c432d
 800323c:	3f1a36e2 	.word	0x3f1a36e2
 8003240:	00000000 	.word	0x00000000
 8003244:	412e8480 	.word	0x412e8480
 8003248:	7fefffff 	.word	0x7fefffff
 800324c:	3ff80000 	.word	0x3ff80000
 8003250:	3fe00000 	.word	0x3fe00000
 8003254:	402c0000 	.word	0x402c0000
 8003258:	40240000 	.word	0x40240000
 800325c:	40180000 	.word	0x40180000
 8003260:	3ff00000 	.word	0x3ff00000
      if ((prec > 0) && (flags & FLAGS_PRECISION)) {
 8003264:	2c00      	cmp	r4, #0
 8003266:	f43f af58 	beq.w	800311a <_etoa+0x252>
 800326a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800326c:	2b00      	cmp	r3, #0
 800326e:	f43f af54 	beq.w	800311a <_etoa+0x252>
        --prec;
 8003272:	3c01      	subs	r4, #1
 8003274:	e751      	b.n	800311a <_etoa+0x252>
      while (idx - start_idx < width) out(' ', buffer, idx++, maxlen);
 8003276:	4602      	mov	r2, r0
 8003278:	ee19 3a90 	vmov	r3, s19
 800327c:	ee19 4a10 	vmov	r4, s18
 8003280:	4651      	mov	r1, sl
 8003282:	2020      	movs	r0, #32
 8003284:	47a0      	blx	r4
 8003286:	3501      	adds	r5, #1
 8003288:	e7a4      	b.n	80031d4 <_etoa+0x30c>
 800328a:	bf00      	nop
 800328c:	0000      	movs	r0, r0
	...

08003290 <_ftoa>:
{
 8003290:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003294:	ed2d 8b08 	vpush	{d8-d11}
 8003298:	b08f      	sub	sp, #60	; 0x3c
 800329a:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 800329e:	ee09 3a10 	vmov	s18, r3
 80032a2:	e9dd 5322 	ldrd	r5, r3, [sp, #136]	; 0x88
 80032a6:	ee08 0a10 	vmov	s16, r0
 80032aa:	ee08 2a90 	vmov	s17, r2
 80032ae:	460f      	mov	r7, r1
 80032b0:	9304      	str	r3, [sp, #16]
  if (value != value)
 80032b2:	4652      	mov	r2, sl
 80032b4:	465b      	mov	r3, fp
 80032b6:	4650      	mov	r0, sl
 80032b8:	4659      	mov	r1, fp
{
 80032ba:	9e24      	ldr	r6, [sp, #144]	; 0x90
  if (value != value)
 80032bc:	f7fd fb8c 	bl	80009d8 <__aeabi_dcmpeq>
 80032c0:	b9a0      	cbnz	r0, 80032ec <_ftoa+0x5c>
    return _out_rev(out, buffer, idx, maxlen, "nan", 3, width, flags);
 80032c2:	9b04      	ldr	r3, [sp, #16]
 80032c4:	9322      	str	r3, [sp, #136]	; 0x88
 80032c6:	2303      	movs	r3, #3
 80032c8:	9321      	str	r3, [sp, #132]	; 0x84
 80032ca:	4bb9      	ldr	r3, [pc, #740]	; (80035b0 <_ftoa+0x320>)
 80032cc:	9623      	str	r6, [sp, #140]	; 0x8c
    return _out_rev(out, buffer, idx, maxlen, "fni-", 4, width, flags);
 80032ce:	9320      	str	r3, [sp, #128]	; 0x80
 80032d0:	ee18 2a90 	vmov	r2, s17
 80032d4:	ee19 3a10 	vmov	r3, s18
 80032d8:	ee18 0a10 	vmov	r0, s16
 80032dc:	4639      	mov	r1, r7
}
 80032de:	b00f      	add	sp, #60	; 0x3c
 80032e0:	ecbd 8b08 	vpop	{d8-d11}
 80032e4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    return _out_rev(out, buffer, idx, maxlen, "fni-", 4, width, flags);
 80032e8:	f7ff bc89 	b.w	8002bfe <_out_rev>
  if (value < -DBL_MAX)
 80032ec:	f04f 32ff 	mov.w	r2, #4294967295
 80032f0:	f46f 1380 	mvn.w	r3, #1048576	; 0x100000
 80032f4:	4650      	mov	r0, sl
 80032f6:	4659      	mov	r1, fp
 80032f8:	f7fd fb78 	bl	80009ec <__aeabi_dcmplt>
 80032fc:	b130      	cbz	r0, 800330c <_ftoa+0x7c>
    return _out_rev(out, buffer, idx, maxlen, "fni-", 4, width, flags);
 80032fe:	9b04      	ldr	r3, [sp, #16]
 8003300:	9322      	str	r3, [sp, #136]	; 0x88
 8003302:	2304      	movs	r3, #4
 8003304:	9321      	str	r3, [sp, #132]	; 0x84
 8003306:	9623      	str	r6, [sp, #140]	; 0x8c
 8003308:	4baa      	ldr	r3, [pc, #680]	; (80035b4 <_ftoa+0x324>)
 800330a:	e7e0      	b.n	80032ce <_ftoa+0x3e>
  if (value > DBL_MAX)
 800330c:	4baa      	ldr	r3, [pc, #680]	; (80035b8 <_ftoa+0x328>)
 800330e:	f04f 32ff 	mov.w	r2, #4294967295
 8003312:	4650      	mov	r0, sl
 8003314:	4659      	mov	r1, fp
 8003316:	f7fd fb87 	bl	8000a28 <__aeabi_dcmpgt>
 800331a:	b170      	cbz	r0, 800333a <_ftoa+0xaa>
    return _out_rev(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);
 800331c:	4aa7      	ldr	r2, [pc, #668]	; (80035bc <_ftoa+0x32c>)
 800331e:	9904      	ldr	r1, [sp, #16]
 8003320:	9623      	str	r6, [sp, #140]	; 0x8c
 8003322:	f006 0304 	and.w	r3, r6, #4
 8003326:	2b00      	cmp	r3, #0
 8003328:	bf08      	it	eq
 800332a:	2203      	moveq	r2, #3
 800332c:	4ba4      	ldr	r3, [pc, #656]	; (80035c0 <_ftoa+0x330>)
 800332e:	bf1c      	itt	ne
 8003330:	4613      	movne	r3, r2
 8003332:	2204      	movne	r2, #4
 8003334:	e9cd 2121 	strd	r2, r1, [sp, #132]	; 0x84
 8003338:	e7c9      	b.n	80032ce <_ftoa+0x3e>
  if ((value > PRINTF_MAX_FLOAT) || (value < -PRINTF_MAX_FLOAT)) {
 800333a:	a399      	add	r3, pc, #612	; (adr r3, 80035a0 <_ftoa+0x310>)
 800333c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003340:	4650      	mov	r0, sl
 8003342:	4659      	mov	r1, fp
 8003344:	f7fd fb70 	bl	8000a28 <__aeabi_dcmpgt>
 8003348:	b938      	cbnz	r0, 800335a <_ftoa+0xca>
 800334a:	a397      	add	r3, pc, #604	; (adr r3, 80035a8 <_ftoa+0x318>)
 800334c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003350:	4650      	mov	r0, sl
 8003352:	4659      	mov	r1, fp
 8003354:	f7fd fb4a 	bl	80009ec <__aeabi_dcmplt>
 8003358:	b198      	cbz	r0, 8003382 <_ftoa+0xf2>
    return _etoa(out, buffer, idx, maxlen, value, prec, width, flags);
 800335a:	9b04      	ldr	r3, [sp, #16]
 800335c:	9624      	str	r6, [sp, #144]	; 0x90
 800335e:	e9cd 5322 	strd	r5, r3, [sp, #136]	; 0x88
 8003362:	ee18 2a90 	vmov	r2, s17
 8003366:	ee19 3a10 	vmov	r3, s18
 800336a:	ee18 0a10 	vmov	r0, s16
 800336e:	4639      	mov	r1, r7
 8003370:	e9cd ab20 	strd	sl, fp, [sp, #128]	; 0x80
}
 8003374:	b00f      	add	sp, #60	; 0x3c
 8003376:	ecbd 8b08 	vpop	{d8-d11}
 800337a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    return _etoa(out, buffer, idx, maxlen, value, prec, width, flags);
 800337e:	f7ff bda3 	b.w	8002ec8 <_etoa>
  if (value < 0) {
 8003382:	2200      	movs	r2, #0
 8003384:	2300      	movs	r3, #0
 8003386:	4650      	mov	r0, sl
 8003388:	4659      	mov	r1, fp
 800338a:	f7fd fb2f 	bl	80009ec <__aeabi_dcmplt>
 800338e:	2800      	cmp	r0, #0
 8003390:	f000 8081 	beq.w	8003496 <_ftoa+0x206>
    value = 0 - value;
 8003394:	465b      	mov	r3, fp
 8003396:	4652      	mov	r2, sl
 8003398:	2000      	movs	r0, #0
 800339a:	2100      	movs	r1, #0
 800339c:	f7fc fefc 	bl	8000198 <__aeabi_dsub>
    negative = true;
 80033a0:	2301      	movs	r3, #1
    value = 0 - value;
 80033a2:	4682      	mov	sl, r0
 80033a4:	468b      	mov	fp, r1
    negative = true;
 80033a6:	9305      	str	r3, [sp, #20]
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 80033a8:	f416 6f80 	tst.w	r6, #1024	; 0x400
 80033ac:	bf08      	it	eq
 80033ae:	2506      	moveq	r5, #6
 80033b0:	ab06      	add	r3, sp, #24
 80033b2:	f1a5 0220 	sub.w	r2, r5, #32
 80033b6:	46a9      	mov	r9, r5
    buf[len++] = '0';
 80033b8:	2130      	movs	r1, #48	; 0x30
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 80033ba:	f1b9 0f09 	cmp.w	r9, #9
 80033be:	eba5 0409 	sub.w	r4, r5, r9
 80033c2:	d906      	bls.n	80033d2 <_ftoa+0x142>
    prec--;
 80033c4:	f109 39ff 	add.w	r9, r9, #4294967295
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 80033c8:	454a      	cmp	r2, r9
    buf[len++] = '0';
 80033ca:	f803 1b01 	strb.w	r1, [r3], #1
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 80033ce:	d1f4      	bne.n	80033ba <_ftoa+0x12a>
 80033d0:	2420      	movs	r4, #32
  int whole = (int)value;
 80033d2:	4659      	mov	r1, fp
 80033d4:	4650      	mov	r0, sl
 80033d6:	f7fd fb31 	bl	8000a3c <__aeabi_d2iz>
  double tmp = (value - whole) * pow10[prec];
 80033da:	4b7a      	ldr	r3, [pc, #488]	; (80035c4 <_ftoa+0x334>)
 80033dc:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 80033e0:	ed93 7b00 	vldr	d7, [r3]
  int whole = (int)value;
 80033e4:	4605      	mov	r5, r0
  double tmp = (value - whole) * pow10[prec];
 80033e6:	eeb0 aa47 	vmov.f32	s20, s14
 80033ea:	eef0 aa67 	vmov.f32	s21, s15
 80033ee:	f7fd f821 	bl	8000434 <__aeabi_i2d>
 80033f2:	4602      	mov	r2, r0
 80033f4:	460b      	mov	r3, r1
 80033f6:	4650      	mov	r0, sl
 80033f8:	4659      	mov	r1, fp
 80033fa:	f7fc fecd 	bl	8000198 <__aeabi_dsub>
 80033fe:	ec53 2b1a 	vmov	r2, r3, d10
 8003402:	f7fd f881 	bl	8000508 <__aeabi_dmul>
 8003406:	4602      	mov	r2, r0
 8003408:	460b      	mov	r3, r1
 800340a:	ec43 2b1b 	vmov	d11, r2, r3
  unsigned long frac = (unsigned long)tmp;
 800340e:	f7fd fb3d 	bl	8000a8c <__aeabi_d2uiz>
 8003412:	4680      	mov	r8, r0
  diff = tmp - frac;
 8003414:	f7fc fffe 	bl	8000414 <__aeabi_ui2d>
 8003418:	4602      	mov	r2, r0
 800341a:	460b      	mov	r3, r1
 800341c:	ec51 0b1b 	vmov	r0, r1, d11
 8003420:	f7fc feba 	bl	8000198 <__aeabi_dsub>
 8003424:	4602      	mov	r2, r0
 8003426:	460b      	mov	r3, r1
 8003428:	ec43 2b1b 	vmov	d11, r2, r3
  if (diff > 0.5) {
 800342c:	4b66      	ldr	r3, [pc, #408]	; (80035c8 <_ftoa+0x338>)
 800342e:	2200      	movs	r2, #0
 8003430:	f7fd fafa 	bl	8000a28 <__aeabi_dcmpgt>
 8003434:	b388      	cbz	r0, 800349a <_ftoa+0x20a>
    ++frac;
 8003436:	f108 0801 	add.w	r8, r8, #1
    if (frac >= pow10[prec]) {
 800343a:	4640      	mov	r0, r8
 800343c:	f7fc ffea 	bl	8000414 <__aeabi_ui2d>
 8003440:	4602      	mov	r2, r0
 8003442:	460b      	mov	r3, r1
 8003444:	ec51 0b1a 	vmov	r0, r1, d10
 8003448:	f7fd fada 	bl	8000a00 <__aeabi_dcmple>
 800344c:	b110      	cbz	r0, 8003454 <_ftoa+0x1c4>
      ++whole;
 800344e:	3501      	adds	r5, #1
      frac = 0;
 8003450:	f04f 0800 	mov.w	r8, #0
  if (prec == 0U) {
 8003454:	f1b9 0f00 	cmp.w	r9, #0
 8003458:	d150      	bne.n	80034fc <_ftoa+0x26c>
    diff = value - (double)whole;
 800345a:	4628      	mov	r0, r5
 800345c:	f7fc ffea 	bl	8000434 <__aeabi_i2d>
 8003460:	4602      	mov	r2, r0
 8003462:	460b      	mov	r3, r1
 8003464:	4650      	mov	r0, sl
 8003466:	4659      	mov	r1, fp
 8003468:	f7fc fe96 	bl	8000198 <__aeabi_dsub>
    if ((!(diff < 0.5) || (diff > 0.5)) && (whole & 1)) {
 800346c:	4b56      	ldr	r3, [pc, #344]	; (80035c8 <_ftoa+0x338>)
 800346e:	2200      	movs	r2, #0
    diff = value - (double)whole;
 8003470:	4680      	mov	r8, r0
 8003472:	4689      	mov	r9, r1
    if ((!(diff < 0.5) || (diff > 0.5)) && (whole & 1)) {
 8003474:	f7fd faba 	bl	80009ec <__aeabi_dcmplt>
 8003478:	b130      	cbz	r0, 8003488 <_ftoa+0x1f8>
 800347a:	4b53      	ldr	r3, [pc, #332]	; (80035c8 <_ftoa+0x338>)
 800347c:	2200      	movs	r2, #0
 800347e:	4640      	mov	r0, r8
 8003480:	4649      	mov	r1, r9
 8003482:	f7fd fad1 	bl	8000a28 <__aeabi_dcmpgt>
 8003486:	b110      	cbz	r0, 800348e <_ftoa+0x1fe>
 8003488:	07e8      	lsls	r0, r5, #31
 800348a:	d500      	bpl.n	800348e <_ftoa+0x1fe>
      ++whole;
 800348c:	3501      	adds	r5, #1
 800348e:	ab06      	add	r3, sp, #24
 8003490:	4423      	add	r3, r4
    buf[len++] = (char)(48 + (whole % 10));
 8003492:	220a      	movs	r2, #10
 8003494:	e059      	b.n	800354a <_ftoa+0x2ba>
  bool negative = false;
 8003496:	9005      	str	r0, [sp, #20]
 8003498:	e786      	b.n	80033a8 <_ftoa+0x118>
  else if (diff < 0.5) {
 800349a:	4b4b      	ldr	r3, [pc, #300]	; (80035c8 <_ftoa+0x338>)
 800349c:	ec51 0b1b 	vmov	r0, r1, d11
 80034a0:	2200      	movs	r2, #0
 80034a2:	f7fd faa3 	bl	80009ec <__aeabi_dcmplt>
 80034a6:	2800      	cmp	r0, #0
 80034a8:	d1d4      	bne.n	8003454 <_ftoa+0x1c4>
  else if ((frac == 0U) || (frac & 1U)) {
 80034aa:	f1b8 0f00 	cmp.w	r8, #0
 80034ae:	d002      	beq.n	80034b6 <_ftoa+0x226>
 80034b0:	f018 0f01 	tst.w	r8, #1
 80034b4:	d0ce      	beq.n	8003454 <_ftoa+0x1c4>
    ++frac;
 80034b6:	f108 0801 	add.w	r8, r8, #1
 80034ba:	e7cb      	b.n	8003454 <_ftoa+0x1c4>
      buf[len++] = (char)(48U + (frac % 10U));
 80034bc:	fbb8 f0f1 	udiv	r0, r8, r1
 80034c0:	fb01 8210 	mls	r2, r1, r0, r8
 80034c4:	3230      	adds	r2, #48	; 0x30
      if (!(frac /= 10U)) {
 80034c6:	f1b8 0f09 	cmp.w	r8, #9
      buf[len++] = (char)(48U + (frac % 10U));
 80034ca:	f803 2b01 	strb.w	r2, [r3], #1
      --count;
 80034ce:	f109 39ff 	add.w	r9, r9, #4294967295
      buf[len++] = (char)(48U + (frac % 10U));
 80034d2:	f104 0401 	add.w	r4, r4, #1
      if (!(frac /= 10U)) {
 80034d6:	d828      	bhi.n	800352a <_ftoa+0x29a>
 80034d8:	44a1      	add	r9, r4
      buf[len++] = '0';
 80034da:	aa06      	add	r2, sp, #24
 80034dc:	2130      	movs	r1, #48	; 0x30
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 80034de:	2c20      	cmp	r4, #32
 80034e0:	d011      	beq.n	8003506 <_ftoa+0x276>
 80034e2:	454c      	cmp	r4, r9
 80034e4:	f104 0301 	add.w	r3, r4, #1
 80034e8:	d121      	bne.n	800352e <_ftoa+0x29e>
      buf[len++] = '.';
 80034ea:	f104 0238 	add.w	r2, r4, #56	; 0x38
 80034ee:	eb0d 0402 	add.w	r4, sp, r2
 80034f2:	222e      	movs	r2, #46	; 0x2e
 80034f4:	f804 2c20 	strb.w	r2, [r4, #-32]
 80034f8:	461c      	mov	r4, r3
 80034fa:	e7c8      	b.n	800348e <_ftoa+0x1fe>
 80034fc:	ab06      	add	r3, sp, #24
 80034fe:	4423      	add	r3, r4
      buf[len++] = (char)(48U + (frac % 10U));
 8003500:	210a      	movs	r1, #10
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8003502:	2c20      	cmp	r4, #32
 8003504:	d1da      	bne.n	80034bc <_ftoa+0x22c>
  if (!(flags & FLAGS_LEFT) && (flags & FLAGS_ZEROPAD)) {
 8003506:	f006 0303 	and.w	r3, r6, #3
 800350a:	2b01      	cmp	r3, #1
 800350c:	ab06      	add	r3, sp, #24
 800350e:	d139      	bne.n	8003584 <_ftoa+0x2f4>
    if (width && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8003510:	9a04      	ldr	r2, [sp, #16]
 8003512:	2a00      	cmp	r2, #0
 8003514:	d036      	beq.n	8003584 <_ftoa+0x2f4>
 8003516:	9a05      	ldr	r2, [sp, #20]
 8003518:	b912      	cbnz	r2, 8003520 <_ftoa+0x290>
 800351a:	f016 0f0c 	tst.w	r6, #12
 800351e:	d002      	beq.n	8003526 <_ftoa+0x296>
      width--;
 8003520:	9a04      	ldr	r2, [sp, #16]
 8003522:	3a01      	subs	r2, #1
 8003524:	9204      	str	r2, [sp, #16]
      buf[len++] = '0';
 8003526:	2230      	movs	r2, #48	; 0x30
 8003528:	e014      	b.n	8003554 <_ftoa+0x2c4>
      if (!(frac /= 10U)) {
 800352a:	4680      	mov	r8, r0
 800352c:	e7e9      	b.n	8003502 <_ftoa+0x272>
      buf[len++] = '0';
 800352e:	54a1      	strb	r1, [r4, r2]
 8003530:	461c      	mov	r4, r3
 8003532:	e7d4      	b.n	80034de <_ftoa+0x24e>
    buf[len++] = (char)(48 + (whole % 10));
 8003534:	fb95 f1f2 	sdiv	r1, r5, r2
 8003538:	fb02 5511 	mls	r5, r2, r1, r5
 800353c:	3530      	adds	r5, #48	; 0x30
 800353e:	f803 5b01 	strb.w	r5, [r3], #1
 8003542:	3401      	adds	r4, #1
    if (!(whole /= 10)) {
 8003544:	460d      	mov	r5, r1
 8003546:	2900      	cmp	r1, #0
 8003548:	d0dd      	beq.n	8003506 <_ftoa+0x276>
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 800354a:	2c20      	cmp	r4, #32
 800354c:	d1f2      	bne.n	8003534 <_ftoa+0x2a4>
 800354e:	e7da      	b.n	8003506 <_ftoa+0x276>
      buf[len++] = '0';
 8003550:	551a      	strb	r2, [r3, r4]
 8003552:	3401      	adds	r4, #1
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 8003554:	9904      	ldr	r1, [sp, #16]
 8003556:	42a1      	cmp	r1, r4
 8003558:	d914      	bls.n	8003584 <_ftoa+0x2f4>
 800355a:	2c20      	cmp	r4, #32
 800355c:	d1f8      	bne.n	8003550 <_ftoa+0x2c0>
  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 800355e:	9a04      	ldr	r2, [sp, #16]
 8003560:	9300      	str	r3, [sp, #0]
 8003562:	e9cd 4201 	strd	r4, r2, [sp, #4]
 8003566:	ee19 3a10 	vmov	r3, s18
 800356a:	ee18 2a90 	vmov	r2, s17
 800356e:	ee18 0a10 	vmov	r0, s16
 8003572:	9603      	str	r6, [sp, #12]
 8003574:	4639      	mov	r1, r7
 8003576:	f7ff fb42 	bl	8002bfe <_out_rev>
}
 800357a:	b00f      	add	sp, #60	; 0x3c
 800357c:	ecbd 8b08 	vpop	{d8-d11}
 8003580:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if (len < PRINTF_FTOA_BUFFER_SIZE) {
 8003584:	2c20      	cmp	r4, #32
 8003586:	d0ea      	beq.n	800355e <_ftoa+0x2ce>
    if (negative) {
 8003588:	9a05      	ldr	r2, [sp, #20]
 800358a:	b1fa      	cbz	r2, 80035cc <_ftoa+0x33c>
      buf[len++] = '-';
 800358c:	f104 0238 	add.w	r2, r4, #56	; 0x38
 8003590:	446a      	add	r2, sp
 8003592:	212d      	movs	r1, #45	; 0x2d
      buf[len++] = ' ';
 8003594:	f802 1c20 	strb.w	r1, [r2, #-32]
 8003598:	3401      	adds	r4, #1
 800359a:	e7e0      	b.n	800355e <_ftoa+0x2ce>
 800359c:	f3af 8000 	nop.w
 80035a0:	00000000 	.word	0x00000000
 80035a4:	41cdcd65 	.word	0x41cdcd65
 80035a8:	00000000 	.word	0x00000000
 80035ac:	c1cdcd65 	.word	0xc1cdcd65
 80035b0:	08003ef2 	.word	0x08003ef2
 80035b4:	08003ef6 	.word	0x08003ef6
 80035b8:	7fefffff 	.word	0x7fefffff
 80035bc:	08003eed 	.word	0x08003eed
 80035c0:	08003ee9 	.word	0x08003ee9
 80035c4:	08003f00 	.word	0x08003f00
 80035c8:	3fe00000 	.word	0x3fe00000
    else if (flags & FLAGS_PLUS) {
 80035cc:	0771      	lsls	r1, r6, #29
 80035ce:	d504      	bpl.n	80035da <_ftoa+0x34a>
      buf[len++] = '+';  // ignore the space if the '+' exists
 80035d0:	f104 0238 	add.w	r2, r4, #56	; 0x38
 80035d4:	446a      	add	r2, sp
 80035d6:	212b      	movs	r1, #43	; 0x2b
 80035d8:	e7dc      	b.n	8003594 <_ftoa+0x304>
    else if (flags & FLAGS_SPACE) {
 80035da:	0732      	lsls	r2, r6, #28
 80035dc:	d5bf      	bpl.n	800355e <_ftoa+0x2ce>
      buf[len++] = ' ';
 80035de:	f104 0238 	add.w	r2, r4, #56	; 0x38
 80035e2:	446a      	add	r2, sp
 80035e4:	2120      	movs	r1, #32
 80035e6:	e7d5      	b.n	8003594 <_ftoa+0x304>

080035e8 <_out_char>:
  if (character) {
 80035e8:	b108      	cbz	r0, 80035ee <_out_char+0x6>
    _putchar(character);
 80035ea:	f000 bab7 	b.w	8003b5c <_putchar>
}
 80035ee:	4770      	bx	lr

080035f0 <_vsnprintf>:
#endif  // PRINTF_SUPPORT_FLOAT


// internal vsnprintf
static int _vsnprintf(out_fct_type out, char* buffer, const size_t maxlen, const char* format, va_list va)
{
 80035f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035f4:	b091      	sub	sp, #68	; 0x44
  unsigned int flags, width, precision, n;
  size_t idx = 0U;

  if (!buffer) {
    // use null output function
    out = _out_null;
 80035f6:	2900      	cmp	r1, #0
{
 80035f8:	930a      	str	r3, [sp, #40]	; 0x28
    out = _out_null;
 80035fa:	4bba      	ldr	r3, [pc, #744]	; (80038e4 <_vsnprintf+0x2f4>)
 80035fc:	9e1a      	ldr	r6, [sp, #104]	; 0x68
{
 80035fe:	4690      	mov	r8, r2
    out = _out_null;
 8003600:	bf14      	ite	ne
 8003602:	4681      	movne	r9, r0
 8003604:	4699      	moveq	r9, r3
        out('%', buffer, idx++, maxlen);
        format++;
        break;

      default :
        out(*format, buffer, idx++, maxlen);
 8003606:	2500      	movs	r5, #0
  while (*format)
 8003608:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800360a:	7818      	ldrb	r0, [r3, #0]
 800360c:	b958      	cbnz	r0, 8003626 <_vsnprintf+0x36>
        break;
    }
  }

  // termination
  out((char)0, buffer, idx < maxlen ? idx : maxlen - 1U, maxlen);
 800360e:	4545      	cmp	r5, r8
 8003610:	bf2c      	ite	cs
 8003612:	f108 32ff 	addcs.w	r2, r8, #4294967295
 8003616:	462a      	movcc	r2, r5
 8003618:	4643      	mov	r3, r8
 800361a:	2000      	movs	r0, #0
 800361c:	47c8      	blx	r9

  // return written chars without terminating \0
  return (int)idx;
}
 800361e:	4628      	mov	r0, r5
 8003620:	b011      	add	sp, #68	; 0x44
 8003622:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      format++;
 8003626:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    if (*format != '%') {
 8003628:	2825      	cmp	r0, #37	; 0x25
      format++;
 800362a:	f103 0301 	add.w	r3, r3, #1
 800362e:	930a      	str	r3, [sp, #40]	; 0x28
    if (*format != '%') {
 8003630:	d006      	beq.n	8003640 <_vsnprintf+0x50>
        out(*format, buffer, idx++, maxlen);
 8003632:	462a      	mov	r2, r5
 8003634:	1c6c      	adds	r4, r5, #1
 8003636:	4643      	mov	r3, r8
 8003638:	910b      	str	r1, [sp, #44]	; 0x2c
 800363a:	47c8      	blx	r9
 800363c:	4625      	mov	r5, r4
 800363e:	e1b6      	b.n	80039ae <_vsnprintf+0x3be>
    flags = 0U;
 8003640:	2200      	movs	r2, #0
 8003642:	e006      	b.n	8003652 <_vsnprintf+0x62>
      switch (*format) {
 8003644:	2b2d      	cmp	r3, #45	; 0x2d
 8003646:	d014      	beq.n	8003672 <_vsnprintf+0x82>
 8003648:	2b30      	cmp	r3, #48	; 0x30
 800364a:	d10c      	bne.n	8003666 <_vsnprintf+0x76>
        case '0': flags |= FLAGS_ZEROPAD; format++; n = 1U; break;
 800364c:	f042 0201 	orr.w	r2, r2, #1
      format++;
 8003650:	900a      	str	r0, [sp, #40]	; 0x28
      switch (*format) {
 8003652:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003654:	f810 3b01 	ldrb.w	r3, [r0], #1
 8003658:	2b2b      	cmp	r3, #43	; 0x2b
 800365a:	d00d      	beq.n	8003678 <_vsnprintf+0x88>
 800365c:	d8f2      	bhi.n	8003644 <_vsnprintf+0x54>
 800365e:	2b20      	cmp	r3, #32
 8003660:	d00d      	beq.n	800367e <_vsnprintf+0x8e>
 8003662:	2b23      	cmp	r3, #35	; 0x23
 8003664:	d00e      	beq.n	8003684 <_vsnprintf+0x94>
    if (_is_digit(*format)) {
 8003666:	f1a3 0430 	sub.w	r4, r3, #48	; 0x30
 800366a:	2c09      	cmp	r4, #9
 800366c:	d828      	bhi.n	80036c0 <_vsnprintf+0xd0>
  unsigned int i = 0U;
 800366e:	2700      	movs	r7, #0
 8003670:	e010      	b.n	8003694 <_vsnprintf+0xa4>
        case '-': flags |= FLAGS_LEFT;    format++; n = 1U; break;
 8003672:	f042 0202 	orr.w	r2, r2, #2
    } while (n);
 8003676:	e7eb      	b.n	8003650 <_vsnprintf+0x60>
        case '+': flags |= FLAGS_PLUS;    format++; n = 1U; break;
 8003678:	f042 0204 	orr.w	r2, r2, #4
    } while (n);
 800367c:	e7e8      	b.n	8003650 <_vsnprintf+0x60>
        case ' ': flags |= FLAGS_SPACE;   format++; n = 1U; break;
 800367e:	f042 0208 	orr.w	r2, r2, #8
    } while (n);
 8003682:	e7e5      	b.n	8003650 <_vsnprintf+0x60>
        case '#': flags |= FLAGS_HASH;    format++; n = 1U; break;
 8003684:	f042 0210 	orr.w	r2, r2, #16
    } while (n);
 8003688:	e7e2      	b.n	8003650 <_vsnprintf+0x60>
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 800368a:	240a      	movs	r4, #10
 800368c:	fb04 3707 	mla	r7, r4, r7, r3
 8003690:	3f30      	subs	r7, #48	; 0x30
 8003692:	900a      	str	r0, [sp, #40]	; 0x28
  while (_is_digit(**str)) {
 8003694:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003696:	f810 3b01 	ldrb.w	r3, [r0], #1
 800369a:	f1a3 0430 	sub.w	r4, r3, #48	; 0x30
 800369e:	2c09      	cmp	r4, #9
 80036a0:	d9f3      	bls.n	800368a <_vsnprintf+0x9a>
    if (*format == '.') {
 80036a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80036a4:	781b      	ldrb	r3, [r3, #0]
 80036a6:	2b2e      	cmp	r3, #46	; 0x2e
 80036a8:	d167      	bne.n	800377a <_vsnprintf+0x18a>
      format++;
 80036aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80036ac:	1c58      	adds	r0, r3, #1
      if (_is_digit(*format)) {
 80036ae:	785b      	ldrb	r3, [r3, #1]
 80036b0:	f1a3 0430 	sub.w	r4, r3, #48	; 0x30
 80036b4:	2c09      	cmp	r4, #9
      flags |= FLAGS_PRECISION;
 80036b6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
      if (_is_digit(*format)) {
 80036ba:	d855      	bhi.n	8003768 <_vsnprintf+0x178>
  unsigned int i = 0U;
 80036bc:	2400      	movs	r4, #0
 80036be:	e011      	b.n	80036e4 <_vsnprintf+0xf4>
    else if (*format == '*') {
 80036c0:	2b2a      	cmp	r3, #42	; 0x2a
 80036c2:	d108      	bne.n	80036d6 <_vsnprintf+0xe6>
      const int w = va_arg(va, int);
 80036c4:	f856 7b04 	ldr.w	r7, [r6], #4
 80036c8:	900a      	str	r0, [sp, #40]	; 0x28
      if (w < 0) {
 80036ca:	2f00      	cmp	r7, #0
        flags |= FLAGS_LEFT;    // reverse padding
 80036cc:	bfbc      	itt	lt
 80036ce:	f042 0202 	orrlt.w	r2, r2, #2
        width = (unsigned int)-w;
 80036d2:	427f      	neglt	r7, r7
      format++;
 80036d4:	e7e5      	b.n	80036a2 <_vsnprintf+0xb2>
    width = 0U;
 80036d6:	2700      	movs	r7, #0
 80036d8:	e7e3      	b.n	80036a2 <_vsnprintf+0xb2>
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 80036da:	200a      	movs	r0, #10
 80036dc:	fb00 3404 	mla	r4, r0, r4, r3
 80036e0:	3c30      	subs	r4, #48	; 0x30
 80036e2:	4660      	mov	r0, ip
  while (_is_digit(**str)) {
 80036e4:	4684      	mov	ip, r0
 80036e6:	f81c 3b01 	ldrb.w	r3, [ip], #1
 80036ea:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 80036ee:	f1be 0f09 	cmp.w	lr, #9
 80036f2:	d9f2      	bls.n	80036da <_vsnprintf+0xea>
    switch (*format) {
 80036f4:	4603      	mov	r3, r0
 80036f6:	f813 cb01 	ldrb.w	ip, [r3], #1
 80036fa:	f1bc 0f6c 	cmp.w	ip, #108	; 0x6c
 80036fe:	d048      	beq.n	8003792 <_vsnprintf+0x1a2>
 8003700:	d83e      	bhi.n	8003780 <_vsnprintf+0x190>
 8003702:	f1bc 0f68 	cmp.w	ip, #104	; 0x68
 8003706:	d04d      	beq.n	80037a4 <_vsnprintf+0x1b4>
 8003708:	f1bc 0f6a 	cmp.w	ip, #106	; 0x6a
 800370c:	d055      	beq.n	80037ba <_vsnprintf+0x1ca>
 800370e:	4603      	mov	r3, r0
    switch (*format) {
 8003710:	f813 0b01 	ldrb.w	r0, [r3], #1
 8003714:	930a      	str	r3, [sp, #40]	; 0x28
 8003716:	2878      	cmp	r0, #120	; 0x78
 8003718:	d88b      	bhi.n	8003632 <_vsnprintf+0x42>
 800371a:	2857      	cmp	r0, #87	; 0x57
 800371c:	d850      	bhi.n	80037c0 <_vsnprintf+0x1d0>
 800371e:	2845      	cmp	r0, #69	; 0x45
 8003720:	d005      	beq.n	800372e <_vsnprintf+0x13e>
 8003722:	d986      	bls.n	8003632 <_vsnprintf+0x42>
 8003724:	2846      	cmp	r0, #70	; 0x46
 8003726:	f000 812f 	beq.w	8003988 <_vsnprintf+0x398>
 800372a:	2847      	cmp	r0, #71	; 0x47
 800372c:	d181      	bne.n	8003632 <_vsnprintf+0x42>
        if ((*format == 'g')||(*format == 'G')) flags |= FLAGS_ADAPT_EXP;
 800372e:	f000 03df 	and.w	r3, r0, #223	; 0xdf
 8003732:	2b47      	cmp	r3, #71	; 0x47
        if ((*format == 'E')||(*format == 'G')) flags |= FLAGS_UPPERCASE;
 8003734:	bf04      	itt	eq
 8003736:	f000 00fd 	andeq.w	r0, r0, #253	; 0xfd
        if ((*format == 'g')||(*format == 'G')) flags |= FLAGS_ADAPT_EXP;
 800373a:	f442 6200 	orreq.w	r2, r2, #2048	; 0x800
        if ((*format == 'E')||(*format == 'G')) flags |= FLAGS_UPPERCASE;
 800373e:	2845      	cmp	r0, #69	; 0x45
 8003740:	bf08      	it	eq
 8003742:	f042 0220 	orreq.w	r2, r2, #32
        idx = _etoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 8003746:	e9cd 7203 	strd	r7, r2, [sp, #12]
 800374a:	3607      	adds	r6, #7
 800374c:	f026 0607 	bic.w	r6, r6, #7
 8003750:	9402      	str	r4, [sp, #8]
 8003752:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8003756:	4648      	mov	r0, r9
 8003758:	e9cd 2300 	strd	r2, r3, [sp]
 800375c:	4643      	mov	r3, r8
 800375e:	462a      	mov	r2, r5
 8003760:	910b      	str	r1, [sp, #44]	; 0x2c
 8003762:	f7ff fbb1 	bl	8002ec8 <_etoa>
 8003766:	e121      	b.n	80039ac <_vsnprintf+0x3bc>
      else if (*format == '*') {
 8003768:	2b2a      	cmp	r3, #42	; 0x2a
 800376a:	d107      	bne.n	800377c <_vsnprintf+0x18c>
        precision = prec > 0 ? (unsigned int)prec : 0U;
 800376c:	f856 4b04 	ldr.w	r4, [r6], #4
        format++;
 8003770:	980a      	ldr	r0, [sp, #40]	; 0x28
        precision = prec > 0 ? (unsigned int)prec : 0U;
 8003772:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
        format++;
 8003776:	3002      	adds	r0, #2
 8003778:	e7bc      	b.n	80036f4 <_vsnprintf+0x104>
 800377a:	980a      	ldr	r0, [sp, #40]	; 0x28
    precision = 0U;
 800377c:	2400      	movs	r4, #0
 800377e:	e7b9      	b.n	80036f4 <_vsnprintf+0x104>
    switch (*format) {
 8003780:	f1bc 0f74 	cmp.w	ip, #116	; 0x74
 8003784:	d002      	beq.n	800378c <_vsnprintf+0x19c>
 8003786:	f1bc 0f7a 	cmp.w	ip, #122	; 0x7a
 800378a:	d1c0      	bne.n	800370e <_vsnprintf+0x11e>
        flags |= (sizeof(size_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 800378c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
        break;
 8003790:	e7be      	b.n	8003710 <_vsnprintf+0x120>
        if (*format == 'l') {
 8003792:	f890 c001 	ldrb.w	ip, [r0, #1]
 8003796:	f1bc 0f6c 	cmp.w	ip, #108	; 0x6c
 800379a:	d1f7      	bne.n	800378c <_vsnprintf+0x19c>
          flags |= FLAGS_LONG_LONG;
 800379c:	f442 7240 	orr.w	r2, r2, #768	; 0x300
          format++;
 80037a0:	1c83      	adds	r3, r0, #2
 80037a2:	e7b5      	b.n	8003710 <_vsnprintf+0x120>
        if (*format == 'h') {
 80037a4:	f890 c001 	ldrb.w	ip, [r0, #1]
 80037a8:	f1bc 0f68 	cmp.w	ip, #104	; 0x68
 80037ac:	d002      	beq.n	80037b4 <_vsnprintf+0x1c4>
        flags |= FLAGS_SHORT;
 80037ae:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80037b2:	e7ad      	b.n	8003710 <_vsnprintf+0x120>
          flags |= FLAGS_CHAR;
 80037b4:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 80037b8:	e7f2      	b.n	80037a0 <_vsnprintf+0x1b0>
        flags |= (sizeof(intmax_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 80037ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
        break;
 80037be:	e7a7      	b.n	8003710 <_vsnprintf+0x120>
    switch (*format) {
 80037c0:	f1a0 0358 	sub.w	r3, r0, #88	; 0x58
 80037c4:	2b20      	cmp	r3, #32
 80037c6:	f63f af34 	bhi.w	8003632 <_vsnprintf+0x42>
 80037ca:	f20f 0c08 	addw	ip, pc, #8
 80037ce:	f85c f023 	ldr.w	pc, [ip, r3, lsl #2]
 80037d2:	bf00      	nop
 80037d4:	08003859 	.word	0x08003859
 80037d8:	08003633 	.word	0x08003633
 80037dc:	08003633 	.word	0x08003633
 80037e0:	08003633 	.word	0x08003633
 80037e4:	08003633 	.word	0x08003633
 80037e8:	08003633 	.word	0x08003633
 80037ec:	08003633 	.word	0x08003633
 80037f0:	08003633 	.word	0x08003633
 80037f4:	08003633 	.word	0x08003633
 80037f8:	08003633 	.word	0x08003633
 80037fc:	08003859 	.word	0x08003859
 8003800:	080039b3 	.word	0x080039b3
 8003804:	08003859 	.word	0x08003859
 8003808:	0800372f 	.word	0x0800372f
 800380c:	0800398d 	.word	0x0800398d
 8003810:	0800372f 	.word	0x0800372f
 8003814:	08003633 	.word	0x08003633
 8003818:	08003859 	.word	0x08003859
 800381c:	08003633 	.word	0x08003633
 8003820:	08003633 	.word	0x08003633
 8003824:	08003633 	.word	0x08003633
 8003828:	08003633 	.word	0x08003633
 800382c:	08003633 	.word	0x08003633
 8003830:	08003859 	.word	0x08003859
 8003834:	08003afb 	.word	0x08003afb
 8003838:	08003633 	.word	0x08003633
 800383c:	08003633 	.word	0x08003633
 8003840:	08003a2f 	.word	0x08003a2f
 8003844:	08003633 	.word	0x08003633
 8003848:	08003859 	.word	0x08003859
 800384c:	08003633 	.word	0x08003633
 8003850:	08003633 	.word	0x08003633
 8003854:	08003859 	.word	0x08003859
        if (*format == 'x' || *format == 'X') {
 8003858:	2878      	cmp	r0, #120	; 0x78
 800385a:	f000 8164 	beq.w	8003b26 <_vsnprintf+0x536>
 800385e:	2858      	cmp	r0, #88	; 0x58
 8003860:	f000 815f 	beq.w	8003b22 <_vsnprintf+0x532>
        else if (*format == 'o') {
 8003864:	286f      	cmp	r0, #111	; 0x6f
 8003866:	f000 8160 	beq.w	8003b2a <_vsnprintf+0x53a>
        else if (*format == 'b') {
 800386a:	2862      	cmp	r0, #98	; 0x62
 800386c:	f000 815f 	beq.w	8003b2e <_vsnprintf+0x53e>
        if ((*format != 'i') && (*format != 'd')) {
 8003870:	2869      	cmp	r0, #105	; 0x69
          flags &= ~FLAGS_HASH;   // no hash for dec format
 8003872:	f022 0210 	bic.w	r2, r2, #16
          base = 10U;
 8003876:	f04f 030a 	mov.w	r3, #10
        if ((*format != 'i') && (*format != 'd')) {
 800387a:	d003      	beq.n	8003884 <_vsnprintf+0x294>
 800387c:	2864      	cmp	r0, #100	; 0x64
 800387e:	d001      	beq.n	8003884 <_vsnprintf+0x294>
          flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 8003880:	f022 020c 	bic.w	r2, r2, #12
        if (flags & FLAGS_PRECISION) {
 8003884:	f412 6f80 	tst.w	r2, #1024	; 0x400
          flags &= ~FLAGS_ZEROPAD;
 8003888:	bf18      	it	ne
 800388a:	f022 0201 	bicne.w	r2, r2, #1
        if ((*format == 'i') || (*format == 'd')) {
 800388e:	2869      	cmp	r0, #105	; 0x69
          if (flags & FLAGS_LONG_LONG) {
 8003890:	f402 7c00 	and.w	ip, r2, #512	; 0x200
        if ((*format == 'i') || (*format == 'd')) {
 8003894:	d001      	beq.n	800389a <_vsnprintf+0x2aa>
 8003896:	2864      	cmp	r0, #100	; 0x64
 8003898:	d141      	bne.n	800391e <_vsnprintf+0x32e>
          if (flags & FLAGS_LONG_LONG) {
 800389a:	f1bc 0f00 	cmp.w	ip, #0
 800389e:	d023      	beq.n	80038e8 <_vsnprintf+0x2f8>
            const long long value = va_arg(va, long long);
 80038a0:	3607      	adds	r6, #7
 80038a2:	f026 0607 	bic.w	r6, r6, #7
 80038a6:	46b2      	mov	sl, r6
 80038a8:	6876      	ldr	r6, [r6, #4]
 80038aa:	f85a 0b08 	ldr.w	r0, [sl], #8
            idx = _ntoa_long_long(out, buffer, idx, maxlen, (unsigned long long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 80038ae:	9304      	str	r3, [sp, #16]
 80038b0:	2300      	movs	r3, #0
 80038b2:	9305      	str	r3, [sp, #20]
 80038b4:	0ff3      	lsrs	r3, r6, #31
 80038b6:	2e00      	cmp	r6, #0
 80038b8:	9302      	str	r3, [sp, #8]
 80038ba:	e9cd 7207 	strd	r7, r2, [sp, #28]
 80038be:	9406      	str	r4, [sp, #24]
 80038c0:	4603      	mov	r3, r0
 80038c2:	da02      	bge.n	80038ca <_vsnprintf+0x2da>
 80038c4:	4243      	negs	r3, r0
 80038c6:	eb66 0646 	sbc.w	r6, r6, r6, lsl #1
 80038ca:	e9cd 3600 	strd	r3, r6, [sp]
            idx = _ntoa_long_long(out, buffer, idx, maxlen, va_arg(va, unsigned long long), false, base, precision, width, flags);
 80038ce:	4643      	mov	r3, r8
 80038d0:	462a      	mov	r2, r5
 80038d2:	4648      	mov	r0, r9
 80038d4:	910b      	str	r1, [sp, #44]	; 0x2c
 80038d6:	f7ff fa9c 	bl	8002e12 <_ntoa_long_long>
            idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precision, width, flags);
 80038da:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80038dc:	4605      	mov	r5, r0
        break;
 80038de:	4656      	mov	r6, sl
 80038e0:	e692      	b.n	8003608 <_vsnprintf+0x18>
 80038e2:	bf00      	nop
 80038e4:	08002bfd 	.word	0x08002bfd
          else if (flags & FLAGS_LONG) {
 80038e8:	05d0      	lsls	r0, r2, #23
            idx = _ntoa_long(out, buffer, idx, maxlen, va_arg(va, unsigned long), false, base, precision, width, flags);
 80038ea:	f106 0a04 	add.w	sl, r6, #4
          else if (flags & FLAGS_LONG) {
 80038ee:	d50c      	bpl.n	800390a <_vsnprintf+0x31a>
            const long value = va_arg(va, long);
 80038f0:	6830      	ldr	r0, [r6, #0]
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 80038f2:	e9cd 7204 	strd	r7, r2, [sp, #16]
 80038f6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80038fa:	2800      	cmp	r0, #0
 80038fc:	ea4f 73d0 	mov.w	r3, r0, lsr #31
 8003900:	9301      	str	r3, [sp, #4]
 8003902:	bfb8      	it	lt
 8003904:	4240      	neglt	r0, r0
            idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precision, width, flags);
 8003906:	9000      	str	r0, [sp, #0]
 8003908:	e027      	b.n	800395a <_vsnprintf+0x36a>
            const int value = (flags & FLAGS_CHAR) ? (char)va_arg(va, int) : (flags & FLAGS_SHORT) ? (short int)va_arg(va, int) : va_arg(va, int);
 800390a:	f012 0f40 	tst.w	r2, #64	; 0x40
 800390e:	6830      	ldr	r0, [r6, #0]
 8003910:	d001      	beq.n	8003916 <_vsnprintf+0x326>
 8003912:	b2c0      	uxtb	r0, r0
 8003914:	e7ed      	b.n	80038f2 <_vsnprintf+0x302>
 8003916:	0616      	lsls	r6, r2, #24
 8003918:	bf48      	it	mi
 800391a:	b200      	sxthmi	r0, r0
 800391c:	e7e9      	b.n	80038f2 <_vsnprintf+0x302>
          if (flags & FLAGS_LONG_LONG) {
 800391e:	f1bc 0f00 	cmp.w	ip, #0
 8003922:	d00e      	beq.n	8003942 <_vsnprintf+0x352>
            idx = _ntoa_long_long(out, buffer, idx, maxlen, va_arg(va, unsigned long long), false, base, precision, width, flags);
 8003924:	e9cd 7207 	strd	r7, r2, [sp, #28]
 8003928:	2200      	movs	r2, #0
 800392a:	e9cd 3204 	strd	r3, r2, [sp, #16]
 800392e:	3607      	adds	r6, #7
 8003930:	f026 0a07 	bic.w	sl, r6, #7
 8003934:	9406      	str	r4, [sp, #24]
 8003936:	9202      	str	r2, [sp, #8]
 8003938:	e8fa 2302 	ldrd	r2, r3, [sl], #8
 800393c:	e9cd 2300 	strd	r2, r3, [sp]
 8003940:	e7c5      	b.n	80038ce <_vsnprintf+0x2de>
          else if (flags & FLAGS_LONG) {
 8003942:	05d0      	lsls	r0, r2, #23
            idx = _ntoa_long(out, buffer, idx, maxlen, va_arg(va, unsigned long), false, base, precision, width, flags);
 8003944:	f106 0a04 	add.w	sl, r6, #4
          else if (flags & FLAGS_LONG) {
 8003948:	d50e      	bpl.n	8003968 <_vsnprintf+0x378>
            idx = _ntoa_long(out, buffer, idx, maxlen, va_arg(va, unsigned long), false, base, precision, width, flags);
 800394a:	e9cd 7204 	strd	r7, r2, [sp, #16]
 800394e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8003952:	f8cd c004 	str.w	ip, [sp, #4]
 8003956:	6833      	ldr	r3, [r6, #0]
 8003958:	9300      	str	r3, [sp, #0]
            idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precision, width, flags);
 800395a:	4643      	mov	r3, r8
 800395c:	462a      	mov	r2, r5
 800395e:	4648      	mov	r0, r9
 8003960:	910b      	str	r1, [sp, #44]	; 0x2c
 8003962:	f7ff fa14 	bl	8002d8e <_ntoa_long>
 8003966:	e7b8      	b.n	80038da <_vsnprintf+0x2ea>
            const unsigned int value = (flags & FLAGS_CHAR) ? (unsigned char)va_arg(va, unsigned int) : (flags & FLAGS_SHORT) ? (unsigned short int)va_arg(va, unsigned int) : va_arg(va, unsigned int);
 8003968:	f012 0f40 	tst.w	r2, #64	; 0x40
 800396c:	6830      	ldr	r0, [r6, #0]
 800396e:	d007      	beq.n	8003980 <_vsnprintf+0x390>
 8003970:	b2c0      	uxtb	r0, r0
            idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precision, width, flags);
 8003972:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8003976:	2300      	movs	r3, #0
 8003978:	e9cd 7204 	strd	r7, r2, [sp, #16]
 800397c:	9301      	str	r3, [sp, #4]
 800397e:	e7c2      	b.n	8003906 <_vsnprintf+0x316>
            const unsigned int value = (flags & FLAGS_CHAR) ? (unsigned char)va_arg(va, unsigned int) : (flags & FLAGS_SHORT) ? (unsigned short int)va_arg(va, unsigned int) : va_arg(va, unsigned int);
 8003980:	0616      	lsls	r6, r2, #24
 8003982:	bf48      	it	mi
 8003984:	b280      	uxthmi	r0, r0
 8003986:	e7f4      	b.n	8003972 <_vsnprintf+0x382>
        if (*format == 'F') flags |= FLAGS_UPPERCASE;
 8003988:	f042 0220 	orr.w	r2, r2, #32
        idx = _ftoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 800398c:	e9cd 7203 	strd	r7, r2, [sp, #12]
 8003990:	3607      	adds	r6, #7
 8003992:	f026 0607 	bic.w	r6, r6, #7
 8003996:	9402      	str	r4, [sp, #8]
 8003998:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800399c:	4648      	mov	r0, r9
 800399e:	e9cd 2300 	strd	r2, r3, [sp]
 80039a2:	4643      	mov	r3, r8
 80039a4:	462a      	mov	r2, r5
 80039a6:	910b      	str	r1, [sp, #44]	; 0x2c
 80039a8:	f7ff fc72 	bl	8003290 <_ftoa>
          idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)((uintptr_t)va_arg(va, void*)), false, 16U, precision, width, flags);
 80039ac:	4605      	mov	r5, r0
        out(*format, buffer, idx++, maxlen);
 80039ae:	990b      	ldr	r1, [sp, #44]	; 0x2c
        break;
 80039b0:	e62a      	b.n	8003608 <_vsnprintf+0x18>
        if (!(flags & FLAGS_LEFT)) {
 80039b2:	f012 0402 	ands.w	r4, r2, #2
 80039b6:	d026      	beq.n	8003a06 <_vsnprintf+0x416>
        unsigned int l = 1U;
 80039b8:	f04f 0a01 	mov.w	sl, #1
        out((char)va_arg(va, int), buffer, idx++, maxlen);
 80039bc:	f856 0b04 	ldr.w	r0, [r6], #4
 80039c0:	910b      	str	r1, [sp, #44]	; 0x2c
 80039c2:	4643      	mov	r3, r8
 80039c4:	462a      	mov	r2, r5
 80039c6:	b2c0      	uxtb	r0, r0
 80039c8:	47c8      	blx	r9
 80039ca:	f105 0b01 	add.w	fp, r5, #1
        if (flags & FLAGS_LEFT) {
 80039ce:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80039d0:	b35c      	cbz	r4, 8003a2a <_vsnprintf+0x43a>
 80039d2:	4654      	mov	r4, sl
        out((char)va_arg(va, int), buffer, idx++, maxlen);
 80039d4:	465a      	mov	r2, fp
 80039d6:	e020      	b.n	8003a1a <_vsnprintf+0x42a>
            out(' ', buffer, idx++, maxlen);
 80039d8:	910b      	str	r1, [sp, #44]	; 0x2c
 80039da:	4643      	mov	r3, r8
 80039dc:	2020      	movs	r0, #32
 80039de:	47c8      	blx	r9
 80039e0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80039e2:	eb0a 0205 	add.w	r2, sl, r5
          while (l++ < width) {
 80039e6:	f10a 0a01 	add.w	sl, sl, #1
 80039ea:	4557      	cmp	r7, sl
 80039ec:	d8f4      	bhi.n	80039d8 <_vsnprintf+0x3e8>
 80039ee:	2f00      	cmp	r7, #0
 80039f0:	f107 33ff 	add.w	r3, r7, #4294967295
 80039f4:	bf08      	it	eq
 80039f6:	2300      	moveq	r3, #0
 80039f8:	f107 0a01 	add.w	sl, r7, #1
 80039fc:	441d      	add	r5, r3
 80039fe:	bf08      	it	eq
 8003a00:	f04f 0a02 	moveq.w	sl, #2
 8003a04:	e7da      	b.n	80039bc <_vsnprintf+0x3cc>
 8003a06:	46a2      	mov	sl, r4
 8003a08:	e7eb      	b.n	80039e2 <_vsnprintf+0x3f2>
            out(' ', buffer, idx++, maxlen);
 8003a0a:	910b      	str	r1, [sp, #44]	; 0x2c
 8003a0c:	4643      	mov	r3, r8
 8003a0e:	2020      	movs	r0, #32
 8003a10:	1c55      	adds	r5, r2, #1
 8003a12:	47c8      	blx	r9
 8003a14:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003a16:	3401      	adds	r4, #1
 8003a18:	462a      	mov	r2, r5
          while (l++ < width) {
 8003a1a:	42bc      	cmp	r4, r7
 8003a1c:	d3f5      	bcc.n	8003a0a <_vsnprintf+0x41a>
 8003a1e:	eba7 030a 	sub.w	r3, r7, sl
 8003a22:	4557      	cmp	r7, sl
 8003a24:	bf38      	it	cc
 8003a26:	2300      	movcc	r3, #0
 8003a28:	449b      	add	fp, r3
        break;
 8003a2a:	465d      	mov	r5, fp
 8003a2c:	e5ec      	b.n	8003608 <_vsnprintf+0x18>
        const char* p = va_arg(va, char*);
 8003a2e:	4633      	mov	r3, r6
        unsigned int l = _strnlen_s(p, precision ? precision : (size_t)-1);
 8003a30:	2c00      	cmp	r4, #0
        const char* p = va_arg(va, char*);
 8003a32:	f853 ab04 	ldr.w	sl, [r3], #4
 8003a36:	930b      	str	r3, [sp, #44]	; 0x2c
        unsigned int l = _strnlen_s(p, precision ? precision : (size_t)-1);
 8003a38:	bf14      	ite	ne
 8003a3a:	4623      	movne	r3, r4
 8003a3c:	f04f 33ff 	moveq.w	r3, #4294967295
 8003a40:	4453      	add	r3, sl
 8003a42:	46d3      	mov	fp, sl
  for (s = str; *s && maxsize--; ++s);
 8003a44:	f89b 0000 	ldrb.w	r0, [fp]
 8003a48:	b108      	cbz	r0, 8003a4e <_vsnprintf+0x45e>
 8003a4a:	459b      	cmp	fp, r3
 8003a4c:	d111      	bne.n	8003a72 <_vsnprintf+0x482>
        if (flags & FLAGS_PRECISION) {
 8003a4e:	f412 6380 	ands.w	r3, r2, #1024	; 0x400
  return (unsigned int)(s - str);
 8003a52:	ebab 0b0a 	sub.w	fp, fp, sl
        if (flags & FLAGS_PRECISION) {
 8003a56:	930c      	str	r3, [sp, #48]	; 0x30
 8003a58:	d002      	beq.n	8003a60 <_vsnprintf+0x470>
          l = (l < precision ? l : precision);
 8003a5a:	45a3      	cmp	fp, r4
 8003a5c:	bf28      	it	cs
 8003a5e:	46a3      	movcs	fp, r4
        if (!(flags & FLAGS_LEFT)) {
 8003a60:	f012 0302 	ands.w	r3, r2, #2
 8003a64:	930d      	str	r3, [sp, #52]	; 0x34
 8003a66:	d11b      	bne.n	8003aa0 <_vsnprintf+0x4b0>
 8003a68:	ebab 0305 	sub.w	r3, fp, r5
 8003a6c:	462a      	mov	r2, r5
 8003a6e:	930e      	str	r3, [sp, #56]	; 0x38
 8003a70:	e009      	b.n	8003a86 <_vsnprintf+0x496>
  for (s = str; *s && maxsize--; ++s);
 8003a72:	f10b 0b01 	add.w	fp, fp, #1
 8003a76:	e7e5      	b.n	8003a44 <_vsnprintf+0x454>
            out(' ', buffer, idx++, maxlen);
 8003a78:	910f      	str	r1, [sp, #60]	; 0x3c
 8003a7a:	4643      	mov	r3, r8
 8003a7c:	2020      	movs	r0, #32
 8003a7e:	1c56      	adds	r6, r2, #1
 8003a80:	47c8      	blx	r9
 8003a82:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8003a84:	4632      	mov	r2, r6
          while (l++ < width) {
 8003a86:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003a88:	18d3      	adds	r3, r2, r3
 8003a8a:	429f      	cmp	r7, r3
 8003a8c:	d8f4      	bhi.n	8003a78 <_vsnprintf+0x488>
 8003a8e:	eba7 030b 	sub.w	r3, r7, fp
 8003a92:	455f      	cmp	r7, fp
 8003a94:	bf38      	it	cc
 8003a96:	2300      	movcc	r3, #0
 8003a98:	f10b 0b01 	add.w	fp, fp, #1
 8003a9c:	441d      	add	r5, r3
 8003a9e:	449b      	add	fp, r3
 8003aa0:	4656      	mov	r6, sl
 8003aa2:	eba5 0a0a 	sub.w	sl, r5, sl
 8003aa6:	e005      	b.n	8003ab4 <_vsnprintf+0x4c4>
 8003aa8:	461c      	mov	r4, r3
          out(*(p++), buffer, idx++, maxlen);
 8003aaa:	910e      	str	r1, [sp, #56]	; 0x38
 8003aac:	4643      	mov	r3, r8
 8003aae:	462a      	mov	r2, r5
 8003ab0:	47c8      	blx	r9
 8003ab2:	990e      	ldr	r1, [sp, #56]	; 0x38
 8003ab4:	eb0a 0506 	add.w	r5, sl, r6
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 8003ab8:	f816 0b01 	ldrb.w	r0, [r6], #1
 8003abc:	b128      	cbz	r0, 8003aca <_vsnprintf+0x4da>
 8003abe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d0f2      	beq.n	8003aaa <_vsnprintf+0x4ba>
 8003ac4:	1e63      	subs	r3, r4, #1
 8003ac6:	2c00      	cmp	r4, #0
 8003ac8:	d1ee      	bne.n	8003aa8 <_vsnprintf+0x4b8>
        if (flags & FLAGS_LEFT) {
 8003aca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003acc:	b19b      	cbz	r3, 8003af6 <_vsnprintf+0x506>
 8003ace:	462a      	mov	r2, r5
 8003ad0:	ebab 0405 	sub.w	r4, fp, r5
 8003ad4:	e006      	b.n	8003ae4 <_vsnprintf+0x4f4>
            out(' ', buffer, idx++, maxlen);
 8003ad6:	910c      	str	r1, [sp, #48]	; 0x30
 8003ad8:	4643      	mov	r3, r8
 8003ada:	2020      	movs	r0, #32
 8003adc:	1c56      	adds	r6, r2, #1
 8003ade:	47c8      	blx	r9
 8003ae0:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003ae2:	4632      	mov	r2, r6
          while (l++ < width) {
 8003ae4:	1913      	adds	r3, r2, r4
 8003ae6:	42bb      	cmp	r3, r7
 8003ae8:	d3f5      	bcc.n	8003ad6 <_vsnprintf+0x4e6>
 8003aea:	eba7 030b 	sub.w	r3, r7, fp
 8003aee:	455f      	cmp	r7, fp
 8003af0:	bf38      	it	cc
 8003af2:	2300      	movcc	r3, #0
 8003af4:	441d      	add	r5, r3
        const char* p = va_arg(va, char*);
 8003af6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
        break;
 8003af8:	e586      	b.n	8003608 <_vsnprintf+0x18>
        flags |= FLAGS_ZEROPAD | FLAGS_UPPERCASE;
 8003afa:	f042 0221 	orr.w	r2, r2, #33	; 0x21
          idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)((uintptr_t)va_arg(va, void*)), false, 16U, precision, width, flags);
 8003afe:	2308      	movs	r3, #8
 8003b00:	e9cd 4303 	strd	r4, r3, [sp, #12]
 8003b04:	9205      	str	r2, [sp, #20]
 8003b06:	2300      	movs	r3, #0
 8003b08:	2210      	movs	r2, #16
 8003b0a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8003b0e:	f856 3b04 	ldr.w	r3, [r6], #4
 8003b12:	9300      	str	r3, [sp, #0]
 8003b14:	462a      	mov	r2, r5
 8003b16:	4643      	mov	r3, r8
 8003b18:	4648      	mov	r0, r9
 8003b1a:	910b      	str	r1, [sp, #44]	; 0x2c
 8003b1c:	f7ff f937 	bl	8002d8e <_ntoa_long>
 8003b20:	e744      	b.n	80039ac <_vsnprintf+0x3bc>
          flags |= FLAGS_UPPERCASE;
 8003b22:	f042 0220 	orr.w	r2, r2, #32
          base = 16U;
 8003b26:	2310      	movs	r3, #16
 8003b28:	e6aa      	b.n	8003880 <_vsnprintf+0x290>
          base =  8U;
 8003b2a:	2308      	movs	r3, #8
 8003b2c:	e6a8      	b.n	8003880 <_vsnprintf+0x290>
          base =  2U;
 8003b2e:	2302      	movs	r3, #2
        if ((*format != 'i') && (*format != 'd')) {
 8003b30:	e6a6      	b.n	8003880 <_vsnprintf+0x290>
 8003b32:	bf00      	nop

08003b34 <printf_>:


///////////////////////////////////////////////////////////////////////////////

int printf_(const char* format, ...)
{
 8003b34:	b40f      	push	{r0, r1, r2, r3}
 8003b36:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8003b38:	aa06      	add	r2, sp, #24
  va_list va;
  va_start(va, format);
  char buffer[1];
  const int ret = _vsnprintf(_out_char, buffer, (size_t)-1, format, va);
 8003b3a:	a902      	add	r1, sp, #8
{
 8003b3c:	f852 3b04 	ldr.w	r3, [r2], #4
  va_start(va, format);
 8003b40:	9203      	str	r2, [sp, #12]
  const int ret = _vsnprintf(_out_char, buffer, (size_t)-1, format, va);
 8003b42:	9200      	str	r2, [sp, #0]
 8003b44:	4804      	ldr	r0, [pc, #16]	; (8003b58 <printf_+0x24>)
 8003b46:	f04f 32ff 	mov.w	r2, #4294967295
 8003b4a:	f7ff fd51 	bl	80035f0 <_vsnprintf>
  va_end(va);
  return ret;
}
 8003b4e:	b005      	add	sp, #20
 8003b50:	f85d eb04 	ldr.w	lr, [sp], #4
 8003b54:	b004      	add	sp, #16
 8003b56:	4770      	bx	lr
 8003b58:	080035e9 	.word	0x080035e9

08003b5c <_putchar>:
// #define MDK_STD
// #define MDL_MICROLIB

#ifdef MPALAND_PRINTF
#include "gd32f3x0.h"
void _putchar(char character) {
 8003b5c:	b538      	push	{r3, r4, r5, lr}
    while (RESET == usart_flag_get(USART1, USART_FLAG_TBE))
 8003b5e:	4d07      	ldr	r5, [pc, #28]	; (8003b7c <_putchar+0x20>)
void _putchar(char character) {
 8003b60:	4604      	mov	r4, r0
    while (RESET == usart_flag_get(USART1, USART_FLAG_TBE))
 8003b62:	f240 7107 	movw	r1, #1799	; 0x707
 8003b66:	4628      	mov	r0, r5
 8003b68:	f7fe ffff 	bl	8002b6a <usart_flag_get>
 8003b6c:	2800      	cmp	r0, #0
 8003b6e:	d0f8      	beq.n	8003b62 <_putchar+0x6>
        ;
    USART_TDATA(USART1) = (uint32_t)character;
 8003b70:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003b74:	f8c3 4428 	str.w	r4, [r3, #1064]	; 0x428
}
 8003b78:	bd38      	pop	{r3, r4, r5, pc}
 8003b7a:	bf00      	nop
 8003b7c:	40004400 	.word	0x40004400

08003b80 <_DoInit>:
        if (pRTTCBInit->acID[0] != 'S') {                                                          \
            _DoInit();                                                                             \
        }                                                                                          \
    } while (0)

static void _DoInit(void) {
 8003b80:	b510      	push	{r4, lr}
    p = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT +
                                  SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so
                                                             // that nothing in the cache ever
                                                             // becomes dirty and all changes are
                                                             // visible in HW directly
    memset((SEGGER_RTT_CB*)p, 0,
 8003b82:	4c15      	ldr	r4, [pc, #84]	; (8003bd8 <_DoInit+0x58>)
 8003b84:	22a8      	movs	r2, #168	; 0xa8
 8003b86:	2100      	movs	r1, #0
 8003b88:	4620      	mov	r0, r4
 8003b8a:	f7fe f949 	bl	8001e20 <memset>
           sizeof(_SEGGER_RTT));  // Make sure that the RTT CB is always zero initialized.
    p->MaxNumUpBuffers = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8003b8e:	2303      	movs	r3, #3
 8003b90:	6123      	str	r3, [r4, #16]
    p->MaxNumDownBuffers = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8003b92:	6163      	str	r3, [r4, #20]
    //
    // Initialize up buffer 0
    //
    p->aUp[0].sName = "Terminal";
 8003b94:	4911      	ldr	r1, [pc, #68]	; (8003bdc <_DoInit+0x5c>)
 8003b96:	61a1      	str	r1, [r4, #24]
    p->aUp[0].pBuffer = _acUpBuffer;
 8003b98:	4b11      	ldr	r3, [pc, #68]	; (8003be0 <_DoInit+0x60>)
 8003b9a:	61e3      	str	r3, [r4, #28]
    p->aUp[0].SizeOfBuffer = BUFFER_SIZE_UP;
 8003b9c:	2320      	movs	r3, #32
 8003b9e:	6223      	str	r3, [r4, #32]
    p->aUp[0].RdOff = 0u;
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	62a3      	str	r3, [r4, #40]	; 0x28
    p->aUp[0].WrOff = 0u;
 8003ba4:	6263      	str	r3, [r4, #36]	; 0x24
    p->aUp[0].Flags = SEGGER_RTT_MODE_DEFAULT;
 8003ba6:	2202      	movs	r2, #2
 8003ba8:	62e2      	str	r2, [r4, #44]	; 0x2c
    //
    // Initialize down buffer 0
    //
    p->aDown[0].sName = "Terminal";
 8003baa:	6621      	str	r1, [r4, #96]	; 0x60
    p->aDown[0].pBuffer = _acDownBuffer;
 8003bac:	490d      	ldr	r1, [pc, #52]	; (8003be4 <_DoInit+0x64>)
 8003bae:	6661      	str	r1, [r4, #100]	; 0x64
    p->aDown[0].SizeOfBuffer = BUFFER_SIZE_DOWN;
 8003bb0:	2110      	movs	r1, #16
 8003bb2:	66a1      	str	r1, [r4, #104]	; 0x68
    p->aDown[0].RdOff = 0u;
 8003bb4:	6723      	str	r3, [r4, #112]	; 0x70
    p->aDown[0].WrOff = 0u;
 8003bb6:	66e3      	str	r3, [r4, #108]	; 0x6c
    p->aDown[0].Flags = SEGGER_RTT_MODE_DEFAULT;
 8003bb8:	6762      	str	r2, [r4, #116]	; 0x74
    //
    // Finish initialization of the control block.
    // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory
    // (usually flash), as this would cause J-Link to "find" the control block at a wrong address.
    //
    RTT__DMB();  // Force order of memory accesses for cores that may perform out-of-order memory
 8003bba:	f3bf 8f5f 	dmb	sy
                 // accesses
    for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8003bbe:	e006      	b.n	8003bce <_DoInit+0x4e>
        p->acID[i] =
            _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 8003bc0:	f1c3 020f 	rsb	r2, r3, #15
 8003bc4:	4908      	ldr	r1, [pc, #32]	; (8003be8 <_DoInit+0x68>)
 8003bc6:	5c89      	ldrb	r1, [r1, r2]
        p->acID[i] =
 8003bc8:	4a03      	ldr	r2, [pc, #12]	; (8003bd8 <_DoInit+0x58>)
 8003bca:	54d1      	strb	r1, [r2, r3]
    for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8003bcc:	3301      	adds	r3, #1
 8003bce:	2b0f      	cmp	r3, #15
 8003bd0:	d9f6      	bls.n	8003bc0 <_DoInit+0x40>
    }
    RTT__DMB();  // Force order of memory accesses for cores that may perform out-of-order memory
 8003bd2:	f3bf 8f5f 	dmb	sy
                 // accesses
}
 8003bd6:	bd10      	pop	{r4, pc}
 8003bd8:	2000052c 	.word	0x2000052c
 8003bdc:	08003f50 	.word	0x08003f50
 8003be0:	200005e4 	.word	0x200005e4
 8003be4:	200005d4 	.word	0x200005d4
 8003be8:	08003f5c 	.word	0x08003f5c

08003bec <SEGGER_RTT_Init>:
 *  Function description
 *    Initializes the RTT Control Block.
 *    Should be used in RAM targets, at start of the application.
 *
 */
void SEGGER_RTT_Init(void) { _DoInit(); }
 8003bec:	b508      	push	{r3, lr}
 8003bee:	f7ff ffc7 	bl	8003b80 <_DoInit>
 8003bf2:	bd08      	pop	{r3, pc}

08003bf4 <abort>:
 8003bf4:	b508      	push	{r3, lr}
 8003bf6:	2006      	movs	r0, #6
 8003bf8:	f000 f804 	bl	8003c04 <raise>
 8003bfc:	2001      	movs	r0, #1
 8003bfe:	f000 f857 	bl	8003cb0 <_exit>
 8003c02:	bf00      	nop

08003c04 <raise>:
 8003c04:	b538      	push	{r3, r4, r5, lr}
 8003c06:	4b15      	ldr	r3, [pc, #84]	; (8003c5c <raise+0x58>)
 8003c08:	281f      	cmp	r0, #31
 8003c0a:	681d      	ldr	r5, [r3, #0]
 8003c0c:	d820      	bhi.n	8003c50 <raise+0x4c>
 8003c0e:	f8d5 22dc 	ldr.w	r2, [r5, #732]	; 0x2dc
 8003c12:	4604      	mov	r4, r0
 8003c14:	b162      	cbz	r2, 8003c30 <raise+0x2c>
 8003c16:	f852 3020 	ldr.w	r3, [r2, r0, lsl #2]
 8003c1a:	b14b      	cbz	r3, 8003c30 <raise+0x2c>
 8003c1c:	2b01      	cmp	r3, #1
 8003c1e:	d015      	beq.n	8003c4c <raise+0x48>
 8003c20:	1c59      	adds	r1, r3, #1
 8003c22:	d00f      	beq.n	8003c44 <raise+0x40>
 8003c24:	2500      	movs	r5, #0
 8003c26:	f842 5020 	str.w	r5, [r2, r0, lsl #2]
 8003c2a:	4798      	blx	r3
 8003c2c:	4628      	mov	r0, r5
 8003c2e:	bd38      	pop	{r3, r4, r5, pc}
 8003c30:	4628      	mov	r0, r5
 8003c32:	f000 f82b 	bl	8003c8c <_getpid_r>
 8003c36:	4622      	mov	r2, r4
 8003c38:	4601      	mov	r1, r0
 8003c3a:	4628      	mov	r0, r5
 8003c3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003c40:	f000 b80e 	b.w	8003c60 <_kill_r>
 8003c44:	2316      	movs	r3, #22
 8003c46:	602b      	str	r3, [r5, #0]
 8003c48:	2001      	movs	r0, #1
 8003c4a:	bd38      	pop	{r3, r4, r5, pc}
 8003c4c:	2000      	movs	r0, #0
 8003c4e:	bd38      	pop	{r3, r4, r5, pc}
 8003c50:	2316      	movs	r3, #22
 8003c52:	602b      	str	r3, [r5, #0]
 8003c54:	f04f 30ff 	mov.w	r0, #4294967295
 8003c58:	bd38      	pop	{r3, r4, r5, pc}
 8003c5a:	bf00      	nop
 8003c5c:	20000000 	.word	0x20000000

08003c60 <_kill_r>:
 8003c60:	b570      	push	{r4, r5, r6, lr}
 8003c62:	460c      	mov	r4, r1
 8003c64:	4d08      	ldr	r5, [pc, #32]	; (8003c88 <_kill_r+0x28>)
 8003c66:	4603      	mov	r3, r0
 8003c68:	2600      	movs	r6, #0
 8003c6a:	4620      	mov	r0, r4
 8003c6c:	4611      	mov	r1, r2
 8003c6e:	461c      	mov	r4, r3
 8003c70:	602e      	str	r6, [r5, #0]
 8003c72:	f000 f815 	bl	8003ca0 <_kill>
 8003c76:	1c43      	adds	r3, r0, #1
 8003c78:	d000      	beq.n	8003c7c <_kill_r+0x1c>
 8003c7a:	bd70      	pop	{r4, r5, r6, pc}
 8003c7c:	682b      	ldr	r3, [r5, #0]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d0fb      	beq.n	8003c7a <_kill_r+0x1a>
 8003c82:	6023      	str	r3, [r4, #0]
 8003c84:	bd70      	pop	{r4, r5, r6, pc}
 8003c86:	bf00      	nop
 8003c88:	20000604 	.word	0x20000604

08003c8c <_getpid_r>:
 8003c8c:	f000 b800 	b.w	8003c90 <_getpid>

08003c90 <_getpid>:
 8003c90:	4b02      	ldr	r3, [pc, #8]	; (8003c9c <_getpid+0xc>)
 8003c92:	2258      	movs	r2, #88	; 0x58
 8003c94:	601a      	str	r2, [r3, #0]
 8003c96:	f04f 30ff 	mov.w	r0, #4294967295
 8003c9a:	4770      	bx	lr
 8003c9c:	20000604 	.word	0x20000604

08003ca0 <_kill>:
 8003ca0:	4b02      	ldr	r3, [pc, #8]	; (8003cac <_kill+0xc>)
 8003ca2:	2258      	movs	r2, #88	; 0x58
 8003ca4:	601a      	str	r2, [r3, #0]
 8003ca6:	f04f 30ff 	mov.w	r0, #4294967295
 8003caa:	4770      	bx	lr
 8003cac:	20000604 	.word	0x20000604

08003cb0 <_exit>:
 8003cb0:	e7fe      	b.n	8003cb0 <_exit>
 8003cb2:	bf00      	nop

08003cb4 <_init>:
 8003cb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cb6:	bf00      	nop
 8003cb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003cba:	bc08      	pop	{r3}
 8003cbc:	469e      	mov	lr, r3
 8003cbe:	4770      	bx	lr

08003cc0 <_fini>:
 8003cc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cc2:	bf00      	nop
 8003cc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003cc6:	bc08      	pop	{r3}
 8003cc8:	469e      	mov	lr, r3
 8003cca:	4770      	bx	lr
