Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_platform_behav xil_defaultlib.tb_platform xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 1 differs from formal bit length 64 for port 'led' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/riscv_platform.v:96]
WARNING: [VRFC 10-9543] actual bit length 1 differs from formal bit length 2 for port 'wea' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Direction_Predictor.v:80]
WARNING: [VRFC 10-9543] actual bit length 1 differs from formal bit length 7 for port 'web' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/BPU/Direction_Predictor.v:88]
WARNING: [VRFC 10-9543] actual bit length 16 differs from formal bit length 7 for port 'web' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:378]
WARNING: [VRFC 10-9543] actual bit length 16 differs from formal bit length 7 for port 'web' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:383]
WARNING: [VRFC 10-9543] actual bit length 16 differs from formal bit length 7 for port 'web' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:389]
WARNING: [VRFC 10-9543] actual bit length 16 differs from formal bit length 7 for port 'web' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:394]
WARNING: [VRFC 10-9543] actual bit length 4 differs from formal bit length 7 for port 'web' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:407]
WARNING: [VRFC 10-9543] actual bit length 4 differs from formal bit length 7 for port 'web' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_dpram.v:423]
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 14 for port 'addra' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/DATA_MEMORY_1.2.v:64]
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 14 for port 'addra' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/DATA_MEMORY_1.2.v:74]
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 14 for port 'addra' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/DATA_MEMORY_1.2.v:86]
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 14 for port 'addra' [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/MEMORY_MACROS/DATA_MEMORY_1.2.v:97]
WARNING: [VRFC 10-3705] select index 4 into 'load_mask' is out of bounds [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:200]
WARNING: [VRFC 10-3705] select index 5 into 'load_mask' is out of bounds [/home/rclab/FINAL_PROJECT/RV32G_Core/RV32G_Core/RTL/DMEM_HIER/dcache_ram_fsm.v:201]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
