{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630492787680 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630492787685 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 01 13:39:47 2021 " "Processing started: Wed Sep 01 13:39:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630492787685 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492787685 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off space_invaders_lite -c space_invaders_lite " "Command: quartus_map --read_settings_files=on --write_settings_files=off space_invaders_lite -c space_invaders_lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492787685 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1630492788174 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1630492788174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/audio/semi_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/audio/semi_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 semi_ROM " "Found entity 1: semi_ROM" {  } { { "sv_files/audio/semi_ROM.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/semi_ROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492794968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492794968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/audio/i2s_transmitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/audio/i2s_transmitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 I2S_Transmitter " "Found entity 1: I2S_Transmitter" {  } { { "sv_files/audio/I2S_Transmitter.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/I2S_Transmitter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492794969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492794969 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "I2S.sv(62) " "Verilog HDL information at I2S.sv(62): always construct contains both blocking and non-blocking assignments" {  } { { "sv_files/audio/I2S.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/I2S.sv" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1630492794971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/audio/i2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/audio/i2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 I2S " "Found entity 1: I2S" {  } { { "sv_files/audio/I2S.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/I2S.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492794971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492794971 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "back_ground_draw.sv(52) " "Verilog HDL information at back_ground_draw.sv(52): always construct contains both blocking and non-blocking assignments" {  } { { "back_ground_draw.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/back_ground_draw.sv" 52 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1630492794972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "back_ground_draw.sv 1 1 " "Found 1 design units, including 1 entities, in source file back_ground_draw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 back_ground_draw " "Found entity 1: back_ground_draw" {  } { { "back_ground_draw.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/back_ground_draw.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492794972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492794972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "objects_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file objects_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 objects_mux " "Found entity 1: objects_mux" {  } { { "objects_mux.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/objects_mux.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492794974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492794974 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_controller.sv(64) " "Verilog HDL information at vga_controller.sv(64): always construct contains both blocking and non-blocking assignments" {  } { { "vga_controller.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/vga_controller.sv" 64 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1630492794975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/vga_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492794975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492794975 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "video_sync_generator.sv(72) " "Verilog HDL information at video_sync_generator.sv(72): always construct contains both blocking and non-blocking assignments" {  } { { "video_sync_generator.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/video_sync_generator.sv" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1630492794976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_sync_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/video_sync_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492794977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492794977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/vga_pll.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492794978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492794978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file square_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_object " "Found entity 1: square_object" {  } { { "square_object.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/square_object.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492794979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492794979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smileyface_movecollision.sv 1 1 " "Found 1 design units, including 1 entities, in source file smileyface_movecollision.sv" { { "Info" "ISGN_ENTITY_NAME" "1 smileyface_moveCollision " "Found entity 1: smileyface_moveCollision" {  } { { "smileyface_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/smileyface_moveCollision.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492794981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492794981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smileybitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file smileybitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 smileyBitMap " "Found entity 1: smileyBitMap" {  } { { "smileyBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/smileyBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492794983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492794983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smiley_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file smiley_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 smiley_block " "Found entity 1: smiley_block" {  } { { "smiley_block.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/smiley_block.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492794984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492794984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb_to_bgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file rgb_to_bgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RGB_to_BGR " "Found entity 1: RGB_to_BGR" {  } { { "RGB_to_BGR.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/RGB_to_BGR.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492794985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492794985 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "game_controller.sv(70) " "Verilog HDL information at game_controller.sv(70): always construct contains both blocking and non-blocking assignments" {  } { { "game_controller.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/game_controller.sv" 70 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1630492794986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_controller " "Found entity 1: game_controller" {  } { { "game_controller.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/game_controller.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492794987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492794987 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE10_LITE_Golden_Top.v(465) " "Verilog HDL Module Instantiation warning at DE10_LITE_Golden_Top.v(465): ignored dangling comma in List of Port Connections" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 465 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1630492794988 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE10_LITE_Golden_Top.v(478) " "Verilog HDL Module Instantiation warning at DE10_LITE_Golden_Top.v(478): ignored dangling comma in List of Port Connections" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 478 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1630492794988 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE10_LITE_Golden_Top.v(534) " "Verilog HDL Module Instantiation warning at DE10_LITE_Golden_Top.v(534): ignored dangling comma in List of Port Connections" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 534 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1630492794989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492794989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492794989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player.sv 1 1 " "Found 1 design units, including 1 entities, in source file player.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player " "Found entity 1: player" {  } { { "player.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492794990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492794990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player_movecollision.sv 1 1 " "Found 1 design units, including 1 entities, in source file player_movecollision.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player_moveCollision " "Found entity 1: player_moveCollision" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492794992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492794992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "playerbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file playerbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 playerBitMap " "Found entity 1: playerBitMap" {  } { { "playerBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/playerBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492794993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492794993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alien_matrix_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file alien_matrix_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alien_matrix_block " "Found entity 1: alien_matrix_block" {  } { { "alien_matrix_block.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/alien_matrix_block.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492794995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492794995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alien_matrix_movecollision.sv 1 1 " "Found 1 design units, including 1 entities, in source file alien_matrix_movecollision.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alien_matrix_moveCollision " "Found entity 1: alien_matrix_moveCollision" {  } { { "alien_matrix_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/alien_matrix_moveCollision.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492794996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492794996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alien_matrixbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file alien_matrixbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alien_matrixBitMap " "Found entity 1: alien_matrixBitMap" {  } { { "alien_matrixBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/alien_matrixBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492794999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492794999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alienmiddle.sv 1 1 " "Found 1 design units, including 1 entities, in source file alienmiddle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alienMiddle " "Found entity 1: alienMiddle" {  } { { "alienMiddle.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/alienMiddle.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492795000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492795000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/alien_shot_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/alien_shot_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alien_shot_block " "Found entity 1: alien_shot_block" {  } { { "output_files/alien_shot_block.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_block.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492795002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492795002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/random.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "output_files/random.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/random.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492795003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492795003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/alien_shot_movecollision.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/alien_shot_movecollision.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alien_shot_moveCollision " "Found entity 1: alien_shot_moveCollision" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492795005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492795005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/player/player_shots_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/player/player_shots_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player_shots_block " "Found entity 1: player_shots_block" {  } { { "sv_files/player/player_shots_block.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shots_block.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492795006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492795006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/player/player_shot_movecollision.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/player/player_shot_movecollision.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player_shot_moveCollision " "Found entity 1: player_shot_moveCollision" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492795008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492795008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/score/score_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/score/score_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 score_block " "Found entity 1: score_block" {  } { { "sv_files/score/score_block.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/score/score_block.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492795009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492795009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/scorebitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/scorebitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scoreBitMap " "Found entity 1: scoreBitMap" {  } { { "output_files/scoreBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492795011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492795011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player_life_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file player_life_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player_life_block " "Found entity 1: player_life_block" {  } { { "player_life_block.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_life_block.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492795012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492795012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "playerlifebitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file playerlifebitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 playerLifeBitMap " "Found entity 1: playerLifeBitMap" {  } { { "playerLifeBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/playerLifeBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492795014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492795014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/start_screen/start_screen.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/start_screen/start_screen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 start_screen " "Found entity 1: start_screen" {  } { { "sv_files/start_screen/start_screen.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/start_screen/start_screen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492795015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492795015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/start_screen/keystartbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/start_screen/keystartbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyStartBitMap " "Found entity 1: keyStartBitMap" {  } { { "sv_files/start_screen/keyStartBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/start_screen/keyStartBitMap.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492795017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492795017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/spaceinvadersbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/spaceinvadersbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spaceInvadersBitMap " "Found entity 1: spaceInvadersBitMap" {  } { { "output_files/spaceInvadersBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/spaceInvadersBitMap.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492795031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492795031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/keycreditbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/keycreditbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyCreditBitMap " "Found entity 1: keyCreditBitMap" {  } { { "output_files/keyCreditBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/keyCreditBitMap.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492795033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492795033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/start_screen/start_screen_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/start_screen/start_screen_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 start_screen_mux " "Found entity 1: start_screen_mux" {  } { { "sv_files/start_screen/start_screen_mux.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/start_screen/start_screen_mux.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492795034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492795034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/life_credits/creditbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/life_credits/creditbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 creditBitMap " "Found entity 1: creditBitMap" {  } { { "sv_files/life_credits/creditBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/life_credits/creditBitMap.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492795036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492795036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/start_screen/credit_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/start_screen/credit_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 credit_block " "Found entity 1: credit_block" {  } { { "sv_files/start_screen/credit_block.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/start_screen/credit_block.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492795037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492795037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/one_sec_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/one_sec_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 one_sec_counter " "Found entity 1: one_sec_counter" {  } { { "sv_files/one_sec_counter.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/one_sec_counter.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492795038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492795038 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "credit_shmidth.sv(18) " "Verilog HDL information at credit_shmidth.sv(18): always construct contains both blocking and non-blocking assignments" {  } { { "credit_shmidth.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/credit_shmidth.sv" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1630492795039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "credit_shmidth.sv 1 1 " "Found 1 design units, including 1 entities, in source file credit_shmidth.sv" { { "Info" "ISGN_ENTITY_NAME" "1 credit_shmidth " "Found entity 1: credit_shmidth" {  } { { "credit_shmidth.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/credit_shmidth.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492795040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492795040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/end_screen/end_screen.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/end_screen/end_screen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 end_screen " "Found entity 1: end_screen" {  } { { "sv_files/end_screen/end_screen.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/end_screen/end_screen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492795041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492795041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/end_screen/gameoverbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/end_screen/gameoverbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gameOverBitMap " "Found entity 1: gameOverBitMap" {  } { { "sv_files/end_screen/gameOverBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/end_screen/gameOverBitMap.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492795069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492795069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/score/highscorebitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/score/highscorebitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 highScoreBitMap " "Found entity 1: highScoreBitMap" {  } { { "sv_files/score/highScoreBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/score/highScoreBitMap.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492795071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492795071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/score/high_score.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/score/high_score.sv" { { "Info" "ISGN_ENTITY_NAME" "1 high_score " "Found entity 1: high_score" {  } { { "sv_files/score/high_score.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/score/high_score.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492795073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492795073 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "titles_block.sv(55) " "Verilog HDL Module Instantiation warning at titles_block.sv(55): ignored dangling comma in List of Port Connections" {  } { { "sv_files/titles/titles_block.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/titles/titles_block.sv" 55 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1630492795074 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "titles_block.sv(98) " "Verilog HDL Module Instantiation warning at titles_block.sv(98): ignored dangling comma in List of Port Connections" {  } { { "sv_files/titles/titles_block.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/titles/titles_block.sv" 98 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1630492795074 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "titles_block.sv(136) " "Verilog HDL Module Instantiation warning at titles_block.sv(136): ignored dangling comma in List of Port Connections" {  } { { "sv_files/titles/titles_block.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/titles/titles_block.sv" 136 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1630492795074 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "titles_block.sv(175) " "Verilog HDL Module Instantiation warning at titles_block.sv(175): ignored dangling comma in List of Port Connections" {  } { { "sv_files/titles/titles_block.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/titles/titles_block.sv" 175 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1630492795074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/titles/titles_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/titles/titles_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 titles_block " "Found entity 1: titles_block" {  } { { "sv_files/titles/titles_block.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/titles/titles_block.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492795075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492795075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/titles/highscoretitlebitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/titles/highscoretitlebitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 highScoreTitleBitMap " "Found entity 1: highScoreTitleBitMap" {  } { { "sv_files/titles/highScoreTitleBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/titles/highScoreTitleBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492795076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492795076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/score/scoretitlebitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/score/scoretitlebitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scoreTitleBitMap " "Found entity 1: scoreTitleBitMap" {  } { { "sv_files/score/scoreTitleBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/score/scoreTitleBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492795077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492795077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/titles/creditstitlebitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/titles/creditstitlebitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 creditsTitleBitMap " "Found entity 1: creditsTitleBitMap" {  } { { "sv_files/titles/creditsTitleBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/titles/creditsTitleBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492795079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492795079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/titles/livestitlebitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/titles/livestitlebitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 livesTitleBitMap " "Found entity 1: livesTitleBitMap" {  } { { "sv_files/titles/livesTitleBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/titles/livesTitleBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492795080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492795080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/titles/titles_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/titles/titles_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 titles_mux " "Found entity 1: titles_mux" {  } { { "sv_files/titles/titles_mux.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/titles/titles_mux.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492795082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492795082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/bonus_ship/bonus_ship.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/bonus_ship/bonus_ship.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bonus_ship " "Found entity 1: bonus_ship" {  } { { "sv_files/bonus_ship/bonus_ship.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonus_ship.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492795083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492795083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv_files/bonus_ship/bonusship_movecollision.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv_files/bonus_ship/bonusship_movecollision.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bonusShip_moveCollision " "Found entity 1: bonusShip_moveCollision" {  } { { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492795085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492795085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/bonusshipbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/bonusshipbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bonusShipBitMap " "Found entity 1: bonusShipBitMap" {  } { { "output_files/bonusShipBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/bonusShipBitMap.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492795086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492795086 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "collision_alien_player game_controller.sv(46) " "Verilog HDL Implicit Net warning at game_controller.sv(46): created implicit net for \"collision_alien_player\"" {  } { { "game_controller.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/game_controller.sv" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492795086 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LRCLK DE10_LITE_Golden_Top.v(254) " "Verilog HDL Implicit Net warning at DE10_LITE_Golden_Top.v(254): created implicit net for \"LRCLK\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 254 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492795086 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SCLK DE10_LITE_Golden_Top.v(255) " "Verilog HDL Implicit Net warning at DE10_LITE_Golden_Top.v(255): created implicit net for \"SCLK\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 255 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492795086 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SD DE10_LITE_Golden_Top.v(256) " "Verilog HDL Implicit Net warning at DE10_LITE_Golden_Top.v(256): created implicit net for \"SD\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 256 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492795086 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "creditTitleDR DE10_LITE_Golden_Top.v(313) " "Verilog HDL Implicit Net warning at DE10_LITE_Golden_Top.v(313): created implicit net for \"creditTitleDR\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 313 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492795087 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "creditTitleRGB DE10_LITE_Golden_Top.v(314) " "Verilog HDL Implicit Net warning at DE10_LITE_Golden_Top.v(314): created implicit net for \"creditTitleRGB\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 314 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492795087 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gameOverDR end_screen.sv(86) " "Verilog HDL Implicit Net warning at end_screen.sv(86): created implicit net for \"gameOverDR\"" {  } { { "sv_files/end_screen/end_screen.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/end_screen/end_screen.sv" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492795087 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "debug1 titles_block.sv(68) " "Verilog HDL Implicit Net warning at titles_block.sv(68): created implicit net for \"debug1\"" {  } { { "sv_files/titles/titles_block.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/titles/titles_block.sv" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492795087 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bottomaAlien bonus_ship.sv(45) " "Verilog HDL Implicit Net warning at bonus_ship.sv(45): created implicit net for \"bottomaAlien\"" {  } { { "sv_files/bonus_ship/bonus_ship.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonus_ship.sv" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492795087 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_rand bonus_ship.sv(46) " "Verilog HDL Implicit Net warning at bonus_ship.sv(46): created implicit net for \"o_rand\"" {  } { { "sv_files/bonus_ship/bonus_ship.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonus_ship.sv" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492795087 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t_sec bonusShip_moveCollision.sv(62) " "Verilog HDL Implicit Net warning at bonusShip_moveCollision.sv(62): created implicit net for \"t_sec\"" {  } { { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492795087 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Golden_Top " "Elaborating entity \"DE10_LITE_Golden_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1630492795346 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE10_LITE_Golden_Top.v(46) " "Output port \"DRAM_ADDR\" at DE10_LITE_Golden_Top.v(46) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1630492795350 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE10_LITE_Golden_Top.v(47) " "Output port \"DRAM_BA\" at DE10_LITE_Golden_Top.v(47) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1630492795350 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE10_LITE_Golden_Top.v(61) " "Output port \"HEX0\" at DE10_LITE_Golden_Top.v(61) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1630492795350 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE10_LITE_Golden_Top.v(64) " "Output port \"HEX1\" at DE10_LITE_Golden_Top.v(64) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1630492795350 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE10_LITE_Golden_Top.v(67) " "Output port \"HEX2\" at DE10_LITE_Golden_Top.v(67) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1630492795350 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE10_LITE_Golden_Top.v(70) " "Output port \"HEX3\" at DE10_LITE_Golden_Top.v(70) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1630492795350 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE10_LITE_Golden_Top.v(73) " "Output port \"HEX4\" at DE10_LITE_Golden_Top.v(73) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1630492795350 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE10_LITE_Golden_Top.v(76) " "Output port \"HEX5\" at DE10_LITE_Golden_Top.v(76) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1630492795350 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..5\] DE10_LITE_Golden_Top.v(86) " "Output port \"LEDR\[9..5\]\" at DE10_LITE_Golden_Top.v(86) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1630492795350 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[3\] DE10_LITE_Golden_Top.v(86) " "Output port \"LEDR\[3\]\" at DE10_LITE_Golden_Top.v(86) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1630492795350 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE10_LITE_Golden_Top.v(48) " "Output port \"DRAM_CAS_N\" at DE10_LITE_Golden_Top.v(48) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1630492795350 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE10_LITE_Golden_Top.v(49) " "Output port \"DRAM_CKE\" at DE10_LITE_Golden_Top.v(49) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1630492795350 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE10_LITE_Golden_Top.v(50) " "Output port \"DRAM_CLK\" at DE10_LITE_Golden_Top.v(50) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1630492795351 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE10_LITE_Golden_Top.v(51) " "Output port \"DRAM_CS_N\" at DE10_LITE_Golden_Top.v(51) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1630492795351 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE10_LITE_Golden_Top.v(53) " "Output port \"DRAM_LDQM\" at DE10_LITE_Golden_Top.v(53) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1630492795351 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE10_LITE_Golden_Top.v(54) " "Output port \"DRAM_RAS_N\" at DE10_LITE_Golden_Top.v(54) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1630492795351 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE10_LITE_Golden_Top.v(55) " "Output port \"DRAM_UDQM\" at DE10_LITE_Golden_Top.v(55) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1630492795351 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE10_LITE_Golden_Top.v(56) " "Output port \"DRAM_WE_N\" at DE10_LITE_Golden_Top.v(56) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1630492795351 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_CS_N DE10_LITE_Golden_Top.v(105) " "Output port \"GSENSOR_CS_N\" at DE10_LITE_Golden_Top.v(105) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1630492795351 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_SCLK DE10_LITE_Golden_Top.v(107) " "Output port \"GSENSOR_SCLK\" at DE10_LITE_Golden_Top.v(107) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1630492795351 "|DE10_LITE_Golden_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_pll:u1 " "Elaborating entity \"vga_pll\" for hierarchy \"vga_pll:u1\"" {  } { { "DE10_LITE_Golden_Top.v" "u1" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492795364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_pll:u1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_pll:u1\|altpll:altpll_component\"" {  } { { "vga_pll.sv" "altpll_component" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/vga_pll.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492795419 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pll:u1\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_pll:u1\|altpll:altpll_component\"" {  } { { "vga_pll.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/vga_pll.sv" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492795432 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pll:u1\|altpll:altpll_component " "Instantiated megafunction \"vga_pll:u1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492795433 ""}  } { { "vga_pll.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/vga_pll.sv" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630492795433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_altpll " "Found entity 1: vga_pll_altpll" {  } { { "db/vga_pll_altpll.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/vga_pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492795472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492795472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_altpll vga_pll:u1\|altpll:altpll_component\|vga_pll_altpll:auto_generated " "Elaborating entity \"vga_pll_altpll\" for hierarchy \"vga_pll:u1\|altpll:altpll_component\|vga_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492795472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2S I2S:I2S_inst " "Elaborating entity \"I2S\" for hierarchy \"I2S:I2S_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "I2S_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492795482 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ROM_Data I2S.sv(17) " "Verilog HDL or VHDL warning at I2S.sv(17): object \"ROM_Data\" assigned a value but never read" {  } { { "sv_files/audio/I2S.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/I2S.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630492795482 "|DE10_LITE_Golden_Top|I2S:I2S_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ROM_Address I2S.sv(18) " "Verilog HDL or VHDL warning at I2S.sv(18): object \"ROM_Address\" assigned a value but never read" {  } { { "sv_files/audio/I2S.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/I2S.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630492795482 "|DE10_LITE_Golden_Top|I2S:I2S_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_counter I2S.sv(24) " "Verilog HDL or VHDL warning at I2S.sv(24): object \"debug_counter\" assigned a value but never read" {  } { { "sv_files/audio/I2S.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/I2S.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630492795482 "|DE10_LITE_Golden_Top|I2S:I2S_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2S_Transmitter I2S:I2S_inst\|I2S_Transmitter:I2S_Transmitter_inst " "Elaborating entity \"I2S_Transmitter\" for hierarchy \"I2S:I2S_inst\|I2S_Transmitter:I2S_Transmitter_inst\"" {  } { { "sv_files/audio/I2S.sv" "I2S_Transmitter_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/I2S.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492795508 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LRCLK_delayed I2S_Transmitter.sv(26) " "Verilog HDL or VHDL warning at I2S_Transmitter.sv(26): object \"LRCLK_delayed\" assigned a value but never read" {  } { { "sv_files/audio/I2S_Transmitter.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/I2S_Transmitter.sv" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630492795508 "|DE10_LITE_Golden_Top|I2S:I2S_inst|I2S_Transmitter:I2S_Transmitter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "semi_ROM I2S:I2S_inst\|semi_ROM:semi_ROM_inst " "Elaborating entity \"semi_ROM\" for hierarchy \"I2S:I2S_inst\|semi_ROM:semi_ROM_inst\"" {  } { { "sv_files/audio/I2S.sv" "semi_ROM_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/I2S.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492795526 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "semi_ROM.sv(12180) " "Verilog HDL or VHDL warning at the semi_ROM.sv(12180): index expression is not wide enough to address all of the elements in the array" {  } { { "sv_files/audio/semi_ROM.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/semi_ROM.sv" 12180 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1630492795639 "|DE10_LITE_Golden_Top|I2S:I2S_inst|semi_ROM:semi_ROM_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_ins " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_ins\"" {  } { { "DE10_LITE_Golden_Top.v" "vga_ins" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492795809 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "pixelY vga_controller.sv(23) " "Verilog HDL warning at vga_controller.sv(23): the port and data declarations for array port \"pixelY\" do not specify the same range for each dimension" {  } { { "vga_controller.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/vga_controller.sv" 23 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Analysis & Synthesis" 0 -1 1630492795809 "|DE10_LITE_Golden_Top|vga_controller:vga_ins"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "pixelY vga_controller.sv(33) " "HDL warning at vga_controller.sv(33): see declaration for object \"pixelY\"" {  } { { "vga_controller.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/vga_controller.sv" 33 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492795809 "|DE10_LITE_Golden_Top|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.sv(52) " "Verilog HDL assignment warning at vga_controller.sv(52): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/vga_controller.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492795810 "|DE10_LITE_Golden_Top|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.sv(142) " "Verilog HDL assignment warning at vga_controller.sv(142): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/vga_controller.sv" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492795810 "|DE10_LITE_Golden_Top|vga_controller:vga_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sync_generator vga_controller:vga_ins\|video_sync_generator:LTM_ins " "Elaborating entity \"video_sync_generator\" for hierarchy \"vga_controller:vga_ins\|video_sync_generator:LTM_ins\"" {  } { { "vga_controller.sv" "LTM_ins" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/vga_controller.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492795820 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_sync_generator.sv(87) " "Verilog HDL assignment warning at video_sync_generator.sv(87): truncated value with size 32 to match size of target (10)" {  } { { "video_sync_generator.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/video_sync_generator.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492795820 "|DE10_LITE_Golden_Top|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video_sync_generator.sv(90) " "Verilog HDL assignment warning at video_sync_generator.sv(90): truncated value with size 32 to match size of target (11)" {  } { { "video_sync_generator.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/video_sync_generator.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492795820 "|DE10_LITE_Golden_Top|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 video_sync_generator.sv(92) " "Verilog HDL assignment warning at video_sync_generator.sv(92): truncated value with size 32 to match size of target (12)" {  } { { "video_sync_generator.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/video_sync_generator.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492795820 "|DE10_LITE_Golden_Top|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video_sync_generator.sv(94) " "Verilog HDL assignment warning at video_sync_generator.sv(94): truncated value with size 32 to match size of target (11)" {  } { { "video_sync_generator.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/video_sync_generator.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492795820 "|DE10_LITE_Golden_Top|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGB_to_BGR RGB_to_BGR:cnvt_rgb " "Elaborating entity \"RGB_to_BGR\" for hierarchy \"RGB_to_BGR:cnvt_rgb\"" {  } { { "DE10_LITE_Golden_Top.v" "cnvt_rgb" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492795831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "objects_mux objects_mux:mux_inst " "Elaborating entity \"objects_mux\" for hierarchy \"objects_mux:mux_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "mux_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492795838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_controller game_controller:game_cnt_inst " "Elaborating entity \"game_controller\" for hierarchy \"game_controller:game_cnt_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "game_cnt_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492795848 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game_controller.sv(104) " "Verilog HDL assignment warning at game_controller.sv(104): truncated value with size 32 to match size of target (8)" {  } { { "game_controller.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/game_controller.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492795849 "|DE10_LITE_Golden_Top|game_controller:game_cnt_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 game_controller.sv(168) " "Verilog HDL assignment warning at game_controller.sv(168): truncated value with size 32 to match size of target (6)" {  } { { "game_controller.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/game_controller.sv" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492795849 "|DE10_LITE_Golden_Top|game_controller:game_cnt_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_sec_counter game_controller:game_cnt_inst\|one_sec_counter:one_sec_counter " "Elaborating entity \"one_sec_counter\" for hierarchy \"game_controller:game_cnt_inst\|one_sec_counter:one_sec_counter\"" {  } { { "game_controller.sv" "one_sec_counter" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/game_controller.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492795864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alien_matrix_block alien_matrix_block:alien_block_inst " "Elaborating entity \"alien_matrix_block\" for hierarchy \"alien_matrix_block:alien_block_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "alien_block_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492795872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alien_matrix_moveCollision alien_matrix_block:alien_block_inst\|alien_matrix_moveCollision:alien_mov_inst " "Elaborating entity \"alien_matrix_moveCollision\" for hierarchy \"alien_matrix_block:alien_block_inst\|alien_matrix_moveCollision:alien_mov_inst\"" {  } { { "alien_matrix_block.sv" "alien_mov_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/alien_matrix_block.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492795884 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALIEN_ROW alien_matrix_moveCollision.sv(34) " "Verilog HDL or VHDL warning at alien_matrix_moveCollision.sv(34): object \"ALIEN_ROW\" assigned a value but never read" {  } { { "alien_matrix_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/alien_matrix_moveCollision.sv" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630492795884 "|DE10_LITE_Golden_Top|alien_matrix_block:alien_block_inst|alien_matrix_moveCollision:alien_mov_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALIEN_COLUMN alien_matrix_moveCollision.sv(35) " "Verilog HDL or VHDL warning at alien_matrix_moveCollision.sv(35): object \"ALIEN_COLUMN\" assigned a value but never read" {  } { { "alien_matrix_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/alien_matrix_moveCollision.sv" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630492795884 "|DE10_LITE_Golden_Top|alien_matrix_block:alien_block_inst|alien_matrix_moveCollision:alien_mov_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Y_ACCEL alien_matrix_moveCollision.sv(36) " "Verilog HDL or VHDL warning at alien_matrix_moveCollision.sv(36): object \"Y_ACCEL\" assigned a value but never read" {  } { { "alien_matrix_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/alien_matrix_moveCollision.sv" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630492795884 "|DE10_LITE_Golden_Top|alien_matrix_block:alien_block_inst|alien_matrix_moveCollision:alien_mov_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE alien_matrix_moveCollision.sv(42) " "Verilog HDL or VHDL warning at alien_matrix_moveCollision.sv(42): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "alien_matrix_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/alien_matrix_moveCollision.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630492795884 "|DE10_LITE_Golden_Top|alien_matrix_block:alien_block_inst|alien_matrix_moveCollision:alien_mov_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE alien_matrix_moveCollision.sv(43) " "Verilog HDL or VHDL warning at alien_matrix_moveCollision.sv(43): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "alien_matrix_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/alien_matrix_moveCollision.sv" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630492795885 "|DE10_LITE_Golden_Top|alien_matrix_block:alien_block_inst|alien_matrix_moveCollision:alien_mov_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bracketOffset alien_matrix_moveCollision.sv(44) " "Verilog HDL or VHDL warning at alien_matrix_moveCollision.sv(44): object \"bracketOffset\" assigned a value but never read" {  } { { "alien_matrix_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/alien_matrix_moveCollision.sv" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630492795885 "|DE10_LITE_Golden_Top|alien_matrix_block:alien_block_inst|alien_matrix_moveCollision:alien_mov_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OBJECT_WIDTH_X alien_matrix_moveCollision.sv(45) " "Verilog HDL or VHDL warning at alien_matrix_moveCollision.sv(45): object \"OBJECT_WIDTH_X\" assigned a value but never read" {  } { { "alien_matrix_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/alien_matrix_moveCollision.sv" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630492795885 "|DE10_LITE_Golden_Top|alien_matrix_block:alien_block_inst|alien_matrix_moveCollision:alien_mov_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 alien_matrix_moveCollision.sv(119) " "Verilog HDL assignment warning at alien_matrix_moveCollision.sv(119): truncated value with size 32 to match size of target (11)" {  } { { "alien_matrix_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/alien_matrix_moveCollision.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492795887 "|DE10_LITE_Golden_Top|alien_matrix_block:alien_block_inst|alien_matrix_moveCollision:alien_mov_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 alien_matrix_moveCollision.sv(120) " "Verilog HDL assignment warning at alien_matrix_moveCollision.sv(120): truncated value with size 32 to match size of target (11)" {  } { { "alien_matrix_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/alien_matrix_moveCollision.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492795887 "|DE10_LITE_Golden_Top|alien_matrix_block:alien_block_inst|alien_matrix_moveCollision:alien_mov_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object alien_matrix_block:alien_block_inst\|square_object:alien_sq " "Elaborating entity \"square_object\" for hierarchy \"alien_matrix_block:alien_block_inst\|square_object:alien_sq\"" {  } { { "alien_matrix_block.sv" "alien_sq" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/alien_matrix_block.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492795920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alien_matrixBitMap alien_matrix_block:alien_block_inst\|alien_matrixBitMap:alien_bit_inst " "Elaborating entity \"alien_matrixBitMap\" for hierarchy \"alien_matrix_block:alien_block_inst\|alien_matrixBitMap:alien_bit_inst\"" {  } { { "alien_matrix_block.sv" "alien_bit_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/alien_matrix_block.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492795930 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALIEN_WIDTH alien_matrixBitMap.sv(31) " "Verilog HDL or VHDL warning at alien_matrixBitMap.sv(31): object \"ALIEN_WIDTH\" assigned a value but never read" {  } { { "alien_matrixBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/alien_matrixBitMap.sv" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630492795933 "|DE10_LITE_Golden_Top|alien_matrix_block:alien_block_inst|alien_matrixBitMap:alien_bit_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALIEN_HIGHT alien_matrixBitMap.sv(32) " "Verilog HDL or VHDL warning at alien_matrixBitMap.sv(32): object \"ALIEN_HIGHT\" assigned a value but never read" {  } { { "alien_matrixBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/alien_matrixBitMap.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630492795933 "|DE10_LITE_Golden_Top|alien_matrix_block:alien_block_inst|alien_matrixBitMap:alien_bit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 alien_matrixBitMap.sv(234) " "Verilog HDL assignment warning at alien_matrixBitMap.sv(234): truncated value with size 32 to match size of target (7)" {  } { { "alien_matrixBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/alien_matrixBitMap.sv" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492795955 "|DE10_LITE_Golden_Top|alien_matrix_block:alien_block_inst|alien_matrixBitMap:alien_bit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alien_matrixBitMap.sv(279) " "Verilog HDL assignment warning at alien_matrixBitMap.sv(279): truncated value with size 32 to match size of target (1)" {  } { { "alien_matrixBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/alien_matrixBitMap.sv" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492795965 "|DE10_LITE_Golden_Top|alien_matrix_block:alien_block_inst|alien_matrixBitMap:alien_bit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alien_matrixBitMap.sv(287) " "Verilog HDL assignment warning at alien_matrixBitMap.sv(287): truncated value with size 32 to match size of target (1)" {  } { { "alien_matrixBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/alien_matrixBitMap.sv" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492795965 "|DE10_LITE_Golden_Top|alien_matrix_block:alien_block_inst|alien_matrixBitMap:alien_bit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alien_matrixBitMap.sv(294) " "Verilog HDL assignment warning at alien_matrixBitMap.sv(294): truncated value with size 32 to match size of target (1)" {  } { { "alien_matrixBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/alien_matrixBitMap.sv" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492795966 "|DE10_LITE_Golden_Top|alien_matrix_block:alien_block_inst|alien_matrixBitMap:alien_bit_inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "initial_game " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"initial_game\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1630492796018 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "MazeBiMapMask " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"MazeBiMapMask\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1630492796018 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1630492796018 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "hit_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"hit_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1630492796018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alienMiddle alien_matrix_block:alien_block_inst\|alienMiddle:alien_middle_inst " "Elaborating entity \"alienMiddle\" for hierarchy \"alien_matrix_block:alien_block_inst\|alienMiddle:alien_middle_inst\"" {  } { { "alien_matrix_block.sv" "alien_middle_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/alien_matrix_block.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492796031 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 alienMiddle.sv(32) " "Verilog HDL assignment warning at alienMiddle.sv(32): truncated value with size 32 to match size of target (11)" {  } { { "alienMiddle.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/alienMiddle.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492796032 "|DE10_LITE_Golden_Top|alien_matrix_block:alien_block_inst|alienMiddle:alien_middle_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 alienMiddle.sv(33) " "Verilog HDL assignment warning at alienMiddle.sv(33): truncated value with size 32 to match size of target (11)" {  } { { "alienMiddle.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/alienMiddle.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492796032 "|DE10_LITE_Golden_Top|alien_matrix_block:alien_block_inst|alienMiddle:alien_middle_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player player:player_inst " "Elaborating entity \"player\" for hierarchy \"player:player_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "player_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492796039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_moveCollision player:player_inst\|player_moveCollision:player_mov_inst " "Elaborating entity \"player_moveCollision\" for hierarchy \"player:player_inst\|player_moveCollision:player_mov_inst\"" {  } { { "player.sv" "player_mov_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492796116 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Y_ACCEL player_moveCollision.sv(34) " "Verilog HDL or VHDL warning at player_moveCollision.sv(34): object \"Y_ACCEL\" assigned a value but never read" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630492796117 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE player_moveCollision.sv(40) " "Verilog HDL or VHDL warning at player_moveCollision.sv(40): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630492796117 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE player_moveCollision.sv(41) " "Verilog HDL or VHDL warning at player_moveCollision.sv(41): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630492796117 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bracketOffset player_moveCollision.sv(42) " "Verilog HDL or VHDL warning at player_moveCollision.sv(42): object \"bracketOffset\" assigned a value but never read" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630492796117 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OBJECT_WIDTH_X player_moveCollision.sv(43) " "Verilog HDL or VHDL warning at player_moveCollision.sv(43): object \"OBJECT_WIDTH_X\" assigned a value but never read" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630492796117 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "topLeftY_FixedPoint player_moveCollision.sv(53) " "Verilog HDL Always Construct warning at player_moveCollision.sv(53): inferring latch(es) for variable \"topLeftY_FixedPoint\", which holds its previous value in one or more paths through the always construct" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1630492796119 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Xspeed player_moveCollision.sv(53) " "Verilog HDL Always Construct warning at player_moveCollision.sv(53): inferring latch(es) for variable \"Xspeed\", which holds its previous value in one or more paths through the always construct" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1630492796119 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 player_moveCollision.sv(95) " "Verilog HDL assignment warning at player_moveCollision.sv(95): truncated value with size 32 to match size of target (11)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492796119 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 player_moveCollision.sv(96) " "Verilog HDL assignment warning at player_moveCollision.sv(96): truncated value with size 32 to match size of target (11)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492796119 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[0\] player_moveCollision.sv(53) " "Inferred latch for \"Xspeed\[0\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796123 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[1\] player_moveCollision.sv(53) " "Inferred latch for \"Xspeed\[1\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796123 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[2\] player_moveCollision.sv(53) " "Inferred latch for \"Xspeed\[2\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796123 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[3\] player_moveCollision.sv(53) " "Inferred latch for \"Xspeed\[3\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796123 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[4\] player_moveCollision.sv(53) " "Inferred latch for \"Xspeed\[4\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796123 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[5\] player_moveCollision.sv(53) " "Inferred latch for \"Xspeed\[5\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796123 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[6\] player_moveCollision.sv(53) " "Inferred latch for \"Xspeed\[6\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796123 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[7\] player_moveCollision.sv(53) " "Inferred latch for \"Xspeed\[7\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796123 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[8\] player_moveCollision.sv(53) " "Inferred latch for \"Xspeed\[8\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796123 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[9\] player_moveCollision.sv(53) " "Inferred latch for \"Xspeed\[9\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796123 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[10\] player_moveCollision.sv(53) " "Inferred latch for \"Xspeed\[10\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796123 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[11\] player_moveCollision.sv(53) " "Inferred latch for \"Xspeed\[11\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796124 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[12\] player_moveCollision.sv(53) " "Inferred latch for \"Xspeed\[12\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796124 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[13\] player_moveCollision.sv(53) " "Inferred latch for \"Xspeed\[13\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796124 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[14\] player_moveCollision.sv(53) " "Inferred latch for \"Xspeed\[14\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796124 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[15\] player_moveCollision.sv(53) " "Inferred latch for \"Xspeed\[15\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796124 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[16\] player_moveCollision.sv(53) " "Inferred latch for \"Xspeed\[16\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796124 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[17\] player_moveCollision.sv(53) " "Inferred latch for \"Xspeed\[17\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796124 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[18\] player_moveCollision.sv(53) " "Inferred latch for \"Xspeed\[18\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796124 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[19\] player_moveCollision.sv(53) " "Inferred latch for \"Xspeed\[19\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796124 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[20\] player_moveCollision.sv(53) " "Inferred latch for \"Xspeed\[20\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796124 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[21\] player_moveCollision.sv(53) " "Inferred latch for \"Xspeed\[21\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796124 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[22\] player_moveCollision.sv(53) " "Inferred latch for \"Xspeed\[22\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796124 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[23\] player_moveCollision.sv(53) " "Inferred latch for \"Xspeed\[23\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796124 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[24\] player_moveCollision.sv(53) " "Inferred latch for \"Xspeed\[24\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796124 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[25\] player_moveCollision.sv(53) " "Inferred latch for \"Xspeed\[25\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796124 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[26\] player_moveCollision.sv(53) " "Inferred latch for \"Xspeed\[26\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796124 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[27\] player_moveCollision.sv(53) " "Inferred latch for \"Xspeed\[27\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796124 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[28\] player_moveCollision.sv(53) " "Inferred latch for \"Xspeed\[28\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796124 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[29\] player_moveCollision.sv(53) " "Inferred latch for \"Xspeed\[29\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796124 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[30\] player_moveCollision.sv(53) " "Inferred latch for \"Xspeed\[30\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796124 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[31\] player_moveCollision.sv(53) " "Inferred latch for \"Xspeed\[31\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796125 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[0\] player_moveCollision.sv(53) " "Inferred latch for \"topLeftY_FixedPoint\[0\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796125 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[1\] player_moveCollision.sv(53) " "Inferred latch for \"topLeftY_FixedPoint\[1\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796125 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[2\] player_moveCollision.sv(53) " "Inferred latch for \"topLeftY_FixedPoint\[2\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796125 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[3\] player_moveCollision.sv(53) " "Inferred latch for \"topLeftY_FixedPoint\[3\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796125 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[4\] player_moveCollision.sv(53) " "Inferred latch for \"topLeftY_FixedPoint\[4\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796125 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[5\] player_moveCollision.sv(53) " "Inferred latch for \"topLeftY_FixedPoint\[5\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796125 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[6\] player_moveCollision.sv(53) " "Inferred latch for \"topLeftY_FixedPoint\[6\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796125 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[7\] player_moveCollision.sv(53) " "Inferred latch for \"topLeftY_FixedPoint\[7\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796125 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[8\] player_moveCollision.sv(53) " "Inferred latch for \"topLeftY_FixedPoint\[8\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796125 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[9\] player_moveCollision.sv(53) " "Inferred latch for \"topLeftY_FixedPoint\[9\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796125 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[10\] player_moveCollision.sv(53) " "Inferred latch for \"topLeftY_FixedPoint\[10\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796125 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[11\] player_moveCollision.sv(53) " "Inferred latch for \"topLeftY_FixedPoint\[11\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796125 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[12\] player_moveCollision.sv(53) " "Inferred latch for \"topLeftY_FixedPoint\[12\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796125 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[13\] player_moveCollision.sv(53) " "Inferred latch for \"topLeftY_FixedPoint\[13\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796125 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[14\] player_moveCollision.sv(53) " "Inferred latch for \"topLeftY_FixedPoint\[14\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796125 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[15\] player_moveCollision.sv(53) " "Inferred latch for \"topLeftY_FixedPoint\[15\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796125 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[16\] player_moveCollision.sv(53) " "Inferred latch for \"topLeftY_FixedPoint\[16\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796125 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[17\] player_moveCollision.sv(53) " "Inferred latch for \"topLeftY_FixedPoint\[17\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796125 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[18\] player_moveCollision.sv(53) " "Inferred latch for \"topLeftY_FixedPoint\[18\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796125 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[19\] player_moveCollision.sv(53) " "Inferred latch for \"topLeftY_FixedPoint\[19\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796125 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[20\] player_moveCollision.sv(53) " "Inferred latch for \"topLeftY_FixedPoint\[20\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796126 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[21\] player_moveCollision.sv(53) " "Inferred latch for \"topLeftY_FixedPoint\[21\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796126 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[22\] player_moveCollision.sv(53) " "Inferred latch for \"topLeftY_FixedPoint\[22\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796126 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[23\] player_moveCollision.sv(53) " "Inferred latch for \"topLeftY_FixedPoint\[23\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796126 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[24\] player_moveCollision.sv(53) " "Inferred latch for \"topLeftY_FixedPoint\[24\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796126 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[25\] player_moveCollision.sv(53) " "Inferred latch for \"topLeftY_FixedPoint\[25\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796126 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[26\] player_moveCollision.sv(53) " "Inferred latch for \"topLeftY_FixedPoint\[26\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796126 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[27\] player_moveCollision.sv(53) " "Inferred latch for \"topLeftY_FixedPoint\[27\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796126 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[28\] player_moveCollision.sv(53) " "Inferred latch for \"topLeftY_FixedPoint\[28\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796126 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[29\] player_moveCollision.sv(53) " "Inferred latch for \"topLeftY_FixedPoint\[29\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796126 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[30\] player_moveCollision.sv(53) " "Inferred latch for \"topLeftY_FixedPoint\[30\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796126 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[31\] player_moveCollision.sv(53) " "Inferred latch for \"topLeftY_FixedPoint\[31\]\" at player_moveCollision.sv(53)" {  } { { "player_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_moveCollision.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796126 "|DE10_LITE_Golden_Top|player:player_inst|player_moveCollision:player_mov_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object player:player_inst\|square_object:player_sq " "Elaborating entity \"square_object\" for hierarchy \"player:player_inst\|square_object:player_sq\"" {  } { { "player.sv" "player_sq" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492796141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "playerBitMap player:player_inst\|playerBitMap:player_bit_inst " "Elaborating entity \"playerBitMap\" for hierarchy \"player:player_inst\|playerBitMap:player_bit_inst\"" {  } { { "player.sv" "player_bit_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492796150 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 playerBitMap.sv(100) " "Verilog HDL assignment warning at playerBitMap.sv(100): truncated value with size 32 to match size of target (11)" {  } { { "playerBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/playerBitMap.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492796157 "|DE10_LITE_Golden_Top|player:player_inst|playerBitMap:player_bit_inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1630492796197 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "hit_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"hit_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1630492796198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alien_shot_block alien_shot_block:alien_shot_inst " "Elaborating entity \"alien_shot_block\" for hierarchy \"alien_shot_block:alien_shot_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "alien_shot_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492796206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random alien_shot_block:alien_shot_inst\|random:rnd_inst " "Elaborating entity \"random\" for hierarchy \"alien_shot_block:alien_shot_inst\|random:rnd_inst\"" {  } { { "output_files/alien_shot_block.sv" "rnd_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_block.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492796249 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 random.sv(25) " "Verilog HDL assignment warning at random.sv(25): truncated value with size 32 to match size of target (10)" {  } { { "output_files/random.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/random.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492796249 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|random:rnd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 random.sv(26) " "Verilog HDL assignment warning at random.sv(26): truncated value with size 32 to match size of target (10)" {  } { { "output_files/random.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/random.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492796250 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|random:rnd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 random.sv(31) " "Verilog HDL assignment warning at random.sv(31): truncated value with size 32 to match size of target (10)" {  } { { "output_files/random.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/random.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492796250 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|random:rnd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 random.sv(33) " "Verilog HDL assignment warning at random.sv(33): truncated value with size 32 to match size of target (10)" {  } { { "output_files/random.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/random.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492796250 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|random:rnd_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alien_shot_moveCollision alien_shot_block:alien_shot_inst\|alien_shot_moveCollision:alien_shot_mv_inst " "Elaborating entity \"alien_shot_moveCollision\" for hierarchy \"alien_shot_block:alien_shot_inst\|alien_shot_moveCollision:alien_shot_mv_inst\"" {  } { { "output_files/alien_shot_block.sv" "alien_shot_mv_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_block.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492796258 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALIEN_ROW alien_shot_moveCollision.sv(40) " "Verilog HDL or VHDL warning at alien_shot_moveCollision.sv(40): object \"ALIEN_ROW\" assigned a value but never read" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630492796258 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALIEN_COLUMN alien_shot_moveCollision.sv(41) " "Verilog HDL or VHDL warning at alien_shot_moveCollision.sv(41): object \"ALIEN_COLUMN\" assigned a value but never read" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630492796258 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Y_ACCEL alien_shot_moveCollision.sv(42) " "Verilog HDL or VHDL warning at alien_shot_moveCollision.sv(42): object \"Y_ACCEL\" assigned a value but never read" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630492796258 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE alien_shot_moveCollision.sv(48) " "Verilog HDL or VHDL warning at alien_shot_moveCollision.sv(48): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630492796258 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE alien_shot_moveCollision.sv(49) " "Verilog HDL or VHDL warning at alien_shot_moveCollision.sv(49): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630492796258 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bracketOffset alien_shot_moveCollision.sv(50) " "Verilog HDL or VHDL warning at alien_shot_moveCollision.sv(50): object \"bracketOffset\" assigned a value but never read" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630492796259 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OBJECT_WIDTH_X alien_shot_moveCollision.sv(51) " "Verilog HDL or VHDL warning at alien_shot_moveCollision.sv(51): object \"OBJECT_WIDTH_X\" assigned a value but never read" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630492796259 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 alien_shot_moveCollision.sv(68) " "Verilog HDL assignment warning at alien_shot_moveCollision.sv(68): truncated value with size 32 to match size of target (21)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492796259 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 alien_shot_moveCollision.sv(69) " "Verilog HDL assignment warning at alien_shot_moveCollision.sv(69): truncated value with size 32 to match size of target (21)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492796259 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 alien_shot_moveCollision.sv(70) " "Verilog HDL assignment warning at alien_shot_moveCollision.sv(70): truncated value with size 32 to match size of target (21)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492796259 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 alien_shot_moveCollision.sv(71) " "Verilog HDL assignment warning at alien_shot_moveCollision.sv(71): truncated value with size 32 to match size of target (21)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492796259 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 alien_shot_moveCollision.sv(79) " "Verilog HDL assignment warning at alien_shot_moveCollision.sv(79): truncated value with size 32 to match size of target (21)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492796259 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 alien_shot_moveCollision.sv(80) " "Verilog HDL assignment warning at alien_shot_moveCollision.sv(80): truncated value with size 32 to match size of target (21)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492796259 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 alien_shot_moveCollision.sv(85) " "Verilog HDL assignment warning at alien_shot_moveCollision.sv(85): truncated value with size 32 to match size of target (21)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492796260 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 alien_shot_moveCollision.sv(86) " "Verilog HDL assignment warning at alien_shot_moveCollision.sv(86): truncated value with size 32 to match size of target (21)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492796260 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 alien_shot_moveCollision.sv(103) " "Verilog HDL assignment warning at alien_shot_moveCollision.sv(103): truncated value with size 32 to match size of target (21)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492796260 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 alien_shot_moveCollision.sv(104) " "Verilog HDL assignment warning at alien_shot_moveCollision.sv(104): truncated value with size 32 to match size of target (21)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492796260 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 alien_shot_moveCollision.sv(105) " "Verilog HDL assignment warning at alien_shot_moveCollision.sv(105): truncated value with size 32 to match size of target (21)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492796261 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 alien_shot_moveCollision.sv(106) " "Verilog HDL assignment warning at alien_shot_moveCollision.sv(106): truncated value with size 32 to match size of target (21)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492796261 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Yspeed alien_shot_moveCollision.sv(61) " "Verilog HDL Always Construct warning at alien_shot_moveCollision.sv(61): inferring latch(es) for variable \"Yspeed\", which holds its previous value in one or more paths through the always construct" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1630492796261 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Xspeed alien_shot_moveCollision.sv(61) " "Verilog HDL Always Construct warning at alien_shot_moveCollision.sv(61): inferring latch(es) for variable \"Xspeed\", which holds its previous value in one or more paths through the always construct" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1630492796261 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 alien_shot_moveCollision.sv(118) " "Verilog HDL assignment warning at alien_shot_moveCollision.sv(118): truncated value with size 32 to match size of target (11)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492796262 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 alien_shot_moveCollision.sv(119) " "Verilog HDL assignment warning at alien_shot_moveCollision.sv(119): truncated value with size 32 to match size of target (11)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492796262 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 alien_shot_moveCollision.sv(125) " "Verilog HDL assignment warning at alien_shot_moveCollision.sv(125): truncated value with size 32 to match size of target (11)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492796262 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 alien_shot_moveCollision.sv(126) " "Verilog HDL assignment warning at alien_shot_moveCollision.sv(126): truncated value with size 32 to match size of target (11)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492796262 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[0\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Xspeed\[0\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796265 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[1\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Xspeed\[1\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796265 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[2\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Xspeed\[2\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796265 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[3\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Xspeed\[3\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796265 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[4\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Xspeed\[4\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796265 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[5\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Xspeed\[5\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796265 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[6\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Xspeed\[6\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796265 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[7\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Xspeed\[7\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796266 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[8\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Xspeed\[8\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796266 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[9\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Xspeed\[9\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796266 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[10\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Xspeed\[10\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796266 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[11\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Xspeed\[11\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796266 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[12\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Xspeed\[12\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796266 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[13\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Xspeed\[13\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796266 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[14\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Xspeed\[14\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796266 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[15\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Xspeed\[15\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796266 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[16\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Xspeed\[16\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796266 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[17\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Xspeed\[17\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796266 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[18\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Xspeed\[18\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796266 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[19\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Xspeed\[19\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796266 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[20\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Xspeed\[20\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796266 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[21\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Xspeed\[21\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796266 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[22\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Xspeed\[22\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796266 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[23\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Xspeed\[23\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796266 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[24\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Xspeed\[24\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796267 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[25\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Xspeed\[25\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796267 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[26\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Xspeed\[26\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796267 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[27\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Xspeed\[27\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796267 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[28\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Xspeed\[28\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796267 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[29\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Xspeed\[29\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796267 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[30\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Xspeed\[30\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796267 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[31\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Xspeed\[31\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796267 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[0\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Yspeed\[0\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796267 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[1\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Yspeed\[1\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796267 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[2\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Yspeed\[2\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796267 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[3\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Yspeed\[3\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796267 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[4\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Yspeed\[4\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796267 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[5\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Yspeed\[5\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796267 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[6\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Yspeed\[6\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796267 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[7\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Yspeed\[7\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796267 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[8\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Yspeed\[8\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796267 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[9\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Yspeed\[9\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796267 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[10\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Yspeed\[10\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796267 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[11\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Yspeed\[11\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796267 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[12\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Yspeed\[12\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796268 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[13\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Yspeed\[13\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796268 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[14\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Yspeed\[14\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796268 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[15\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Yspeed\[15\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796268 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[16\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Yspeed\[16\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796268 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[17\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Yspeed\[17\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796268 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[18\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Yspeed\[18\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796268 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[19\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Yspeed\[19\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796268 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[20\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Yspeed\[20\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796268 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[21\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Yspeed\[21\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796268 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[22\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Yspeed\[22\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796268 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[23\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Yspeed\[23\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796268 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[24\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Yspeed\[24\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796268 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[25\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Yspeed\[25\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796268 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[26\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Yspeed\[26\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796268 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[27\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Yspeed\[27\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796268 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[28\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Yspeed\[28\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796268 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[29\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Yspeed\[29\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796268 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[30\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Yspeed\[30\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796269 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[31\] alien_shot_moveCollision.sv(61) " "Inferred latch for \"Yspeed\[31\]\" at alien_shot_moveCollision.sv(61)" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796269 "|DE10_LITE_Golden_Top|alien_shot_block:alien_shot_inst|alien_shot_moveCollision:alien_shot_mv_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object alien_shot_block:alien_shot_inst\|square_object:alien_shot_sq " "Elaborating entity \"square_object\" for hierarchy \"alien_shot_block:alien_shot_inst\|square_object:alien_shot_sq\"" {  } { { "output_files/alien_shot_block.sv" "alien_shot_sq" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_block.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492796300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_shots_block player_shots_block:player_shot_inst " "Elaborating entity \"player_shots_block\" for hierarchy \"player_shots_block:player_shot_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "player_shot_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492796310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_shot_moveCollision player_shots_block:player_shot_inst\|player_shot_moveCollision:player_shot_mv_inst " "Elaborating entity \"player_shot_moveCollision\" for hierarchy \"player_shots_block:player_shot_inst\|player_shot_moveCollision:player_shot_mv_inst\"" {  } { { "sv_files/player/player_shots_block.sv" "player_shot_mv_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shots_block.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492796317 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALIEN_ROW player_shot_moveCollision.sv(38) " "Verilog HDL or VHDL warning at player_shot_moveCollision.sv(38): object \"ALIEN_ROW\" assigned a value but never read" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630492796318 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALIEN_COLUMN player_shot_moveCollision.sv(39) " "Verilog HDL or VHDL warning at player_shot_moveCollision.sv(39): object \"ALIEN_COLUMN\" assigned a value but never read" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630492796318 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Y_ACCEL player_shot_moveCollision.sv(40) " "Verilog HDL or VHDL warning at player_shot_moveCollision.sv(40): object \"Y_ACCEL\" assigned a value but never read" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630492796318 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE player_shot_moveCollision.sv(46) " "Verilog HDL or VHDL warning at player_shot_moveCollision.sv(46): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630492796318 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE player_shot_moveCollision.sv(47) " "Verilog HDL or VHDL warning at player_shot_moveCollision.sv(47): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630492796318 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bracketOffset player_shot_moveCollision.sv(48) " "Verilog HDL or VHDL warning at player_shot_moveCollision.sv(48): object \"bracketOffset\" assigned a value but never read" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630492796318 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OBJECT_WIDTH_X player_shot_moveCollision.sv(49) " "Verilog HDL or VHDL warning at player_shot_moveCollision.sv(49): object \"OBJECT_WIDTH_X\" assigned a value but never read" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630492796318 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Yspeed player_shot_moveCollision.sv(57) " "Verilog HDL Always Construct warning at player_shot_moveCollision.sv(57): inferring latch(es) for variable \"Yspeed\", which holds its previous value in one or more paths through the always construct" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1630492796319 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Xspeed player_shot_moveCollision.sv(57) " "Verilog HDL Always Construct warning at player_shot_moveCollision.sv(57): inferring latch(es) for variable \"Xspeed\", which holds its previous value in one or more paths through the always construct" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1630492796320 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 player_shot_moveCollision.sv(88) " "Verilog HDL assignment warning at player_shot_moveCollision.sv(88): truncated value with size 32 to match size of target (11)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492796320 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 player_shot_moveCollision.sv(89) " "Verilog HDL assignment warning at player_shot_moveCollision.sv(89): truncated value with size 32 to match size of target (11)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492796320 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[0\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Xspeed\[0\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796322 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[1\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Xspeed\[1\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796322 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[2\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Xspeed\[2\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796322 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[3\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Xspeed\[3\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796322 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[4\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Xspeed\[4\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796323 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[5\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Xspeed\[5\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796323 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[6\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Xspeed\[6\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796323 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[7\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Xspeed\[7\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796323 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[8\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Xspeed\[8\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796323 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[9\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Xspeed\[9\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796323 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[10\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Xspeed\[10\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796323 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[11\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Xspeed\[11\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796323 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[12\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Xspeed\[12\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796323 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[13\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Xspeed\[13\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796323 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[14\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Xspeed\[14\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796323 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[15\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Xspeed\[15\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796323 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[16\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Xspeed\[16\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796324 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[17\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Xspeed\[17\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796324 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[18\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Xspeed\[18\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796324 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[19\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Xspeed\[19\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796324 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[20\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Xspeed\[20\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796324 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[21\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Xspeed\[21\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796324 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[22\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Xspeed\[22\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796324 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[23\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Xspeed\[23\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796324 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[24\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Xspeed\[24\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796324 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[25\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Xspeed\[25\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796324 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[26\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Xspeed\[26\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796324 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[27\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Xspeed\[27\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796324 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[28\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Xspeed\[28\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796324 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[29\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Xspeed\[29\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796324 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[30\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Xspeed\[30\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796324 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xspeed\[31\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Xspeed\[31\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796324 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[0\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Yspeed\[0\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796324 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[1\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Yspeed\[1\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796324 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[2\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Yspeed\[2\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796324 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[3\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Yspeed\[3\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796324 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[4\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Yspeed\[4\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796324 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[5\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Yspeed\[5\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796325 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[6\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Yspeed\[6\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796325 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[7\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Yspeed\[7\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796325 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[8\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Yspeed\[8\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796325 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[9\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Yspeed\[9\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796325 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[10\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Yspeed\[10\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796325 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[11\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Yspeed\[11\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796325 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[12\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Yspeed\[12\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796325 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[13\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Yspeed\[13\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796325 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[14\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Yspeed\[14\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796325 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[15\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Yspeed\[15\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796325 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[16\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Yspeed\[16\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796325 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[17\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Yspeed\[17\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796325 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[18\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Yspeed\[18\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796325 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[19\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Yspeed\[19\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796325 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[20\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Yspeed\[20\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796325 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[21\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Yspeed\[21\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796325 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[22\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Yspeed\[22\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796325 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[23\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Yspeed\[23\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796325 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[24\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Yspeed\[24\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796325 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[25\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Yspeed\[25\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796326 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[26\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Yspeed\[26\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796326 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[27\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Yspeed\[27\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796326 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[28\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Yspeed\[28\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796326 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[29\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Yspeed\[29\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796326 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[30\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Yspeed\[30\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796326 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[31\] player_shot_moveCollision.sv(57) " "Inferred latch for \"Yspeed\[31\]\" at player_shot_moveCollision.sv(57)" {  } { { "sv_files/player/player_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shot_moveCollision.sv" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492796326 "|DE10_LITE_Golden_Top|player_shots_block:player_shot_inst|player_shot_moveCollision:player_shot_mv_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object player_shots_block:player_shot_inst\|square_object:player_shot_sq " "Elaborating entity \"square_object\" for hierarchy \"player_shots_block:player_shot_inst\|square_object:player_shot_sq\"" {  } { { "sv_files/player/player_shots_block.sv" "player_shot_sq" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/player/player_shots_block.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492796336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_block score_block:score_inst " "Elaborating entity \"score_block\" for hierarchy \"score_block:score_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "score_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492796346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object score_block:score_inst\|square_object:score_sq_inst " "Elaborating entity \"square_object\" for hierarchy \"score_block:score_inst\|square_object:score_sq_inst\"" {  } { { "sv_files/score/score_block.sv" "score_sq_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/score/score_block.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492796354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scoreBitMap score_block:score_inst\|scoreBitMap:score_map_inst " "Elaborating entity \"scoreBitMap\" for hierarchy \"score_block:score_inst\|scoreBitMap:score_map_inst\"" {  } { { "sv_files/score/score_block.sv" "score_map_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/score/score_block.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492796362 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "number_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"number_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1630492796374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_life_block player_life_block:life_inst " "Elaborating entity \"player_life_block\" for hierarchy \"player_life_block:life_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "life_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492796382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object player_life_block:life_inst\|square_object:player_life_sq " "Elaborating entity \"square_object\" for hierarchy \"player_life_block:life_inst\|square_object:player_life_sq\"" {  } { { "player_life_block.sv" "player_life_sq" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_life_block.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492796410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "playerLifeBitMap player_life_block:life_inst\|playerLifeBitMap:life_map_inst " "Elaborating entity \"playerLifeBitMap\" for hierarchy \"player_life_block:life_inst\|playerLifeBitMap:life_map_inst\"" {  } { { "player_life_block.sv" "life_map_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/player_life_block.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492796420 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1630492796465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_screen start_screen:start_screen_inst " "Elaborating entity \"start_screen\" for hierarchy \"start_screen:start_screen_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "start_screen_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492796473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object start_screen:start_screen_inst\|square_object:keyStart_sq_inst " "Elaborating entity \"square_object\" for hierarchy \"start_screen:start_screen_inst\|square_object:keyStart_sq_inst\"" {  } { { "sv_files/start_screen/start_screen.sv" "keyStart_sq_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/start_screen/start_screen.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492796512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyStartBitMap start_screen:start_screen_inst\|keyStartBitMap:key_map_inst " "Elaborating entity \"keyStartBitMap\" for hierarchy \"start_screen:start_screen_inst\|keyStartBitMap:key_map_inst\"" {  } { { "sv_files/start_screen/start_screen.sv" "key_map_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/start_screen/start_screen.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492796521 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hit_colors keyStartBitMap.sv(164) " "Verilog HDL or VHDL warning at keyStartBitMap.sv(164): object \"hit_colors\" assigned a value but never read" {  } { { "sv_files/start_screen/keyStartBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/start_screen/keyStartBitMap.sv" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630492796527 "|DE10_LITE_Golden_Top|start_screen:start_screen_inst|keyStartBitMap:key_map_inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "hit_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"hit_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1630492796569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object start_screen:start_screen_inst\|square_object:space_sq_inst " "Elaborating entity \"square_object\" for hierarchy \"start_screen:start_screen_inst\|square_object:space_sq_inst\"" {  } { { "sv_files/start_screen/start_screen.sv" "space_sq_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/start_screen/start_screen.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492796580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spaceInvadersBitMap start_screen:start_screen_inst\|spaceInvadersBitMap:space_map_inst " "Elaborating entity \"spaceInvadersBitMap\" for hierarchy \"start_screen:start_screen_inst\|spaceInvadersBitMap:space_map_inst\"" {  } { { "sv_files/start_screen/start_screen.sv" "space_map_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/start_screen/start_screen.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492796590 ""}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 spaceInvadersBitMap.sv(24) " "Verilog HDL Declaration warning at spaceInvadersBitMap.sv(24): vector has more than 2**16 bits" {  } { { "output_files/spaceInvadersBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/spaceInvadersBitMap.sv" 24 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1630492796597 "|DE10_LITE_Golden_Top|start_screen:start_screen_inst|spaceInvadersBitMap:space_map_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hit_colors spaceInvadersBitMap.sv(163) " "Verilog HDL or VHDL warning at spaceInvadersBitMap.sv(163): object \"hit_colors\" assigned a value but never read" {  } { { "output_files/spaceInvadersBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/spaceInvadersBitMap.sv" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630492796766 "|DE10_LITE_Golden_Top|start_screen:start_screen_inst|spaceInvadersBitMap:space_map_inst"}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 spaceInvadersBitMap.sv(25) " "Verilog HDL Declaration warning at spaceInvadersBitMap.sv(25): vector has more than 2**16 bits" {  } { { "output_files/spaceInvadersBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/spaceInvadersBitMap.sv" 25 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1630492796775 "|DE10_LITE_Golden_Top|start_screen:start_screen_inst|spaceInvadersBitMap:space_map_inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1630492803878 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "hit_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"hit_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1630492803878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyCreditBitMap start_screen:start_screen_inst\|keyCreditBitMap:credit_map_inst " "Elaborating entity \"keyCreditBitMap\" for hierarchy \"start_screen:start_screen_inst\|keyCreditBitMap:credit_map_inst\"" {  } { { "sv_files/start_screen/start_screen.sv" "credit_map_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/start_screen/start_screen.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492803954 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hit_colors keyCreditBitMap.sv(164) " "Verilog HDL or VHDL warning at keyCreditBitMap.sv(164): object \"hit_colors\" assigned a value but never read" {  } { { "output_files/keyCreditBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/keyCreditBitMap.sv" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630492803963 "|DE10_LITE_Golden_Top|start_screen:start_screen_inst|keyCreditBitMap:credit_map_inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "hit_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"hit_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1630492804006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_screen_mux start_screen:start_screen_inst\|start_screen_mux:start_mux_inst " "Elaborating entity \"start_screen_mux\" for hierarchy \"start_screen:start_screen_inst\|start_screen_mux:start_mux_inst\"" {  } { { "sv_files/start_screen/start_screen.sv" "start_mux_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/start_screen/start_screen.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492804022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "end_screen end_screen:end_screen_inst " "Elaborating entity \"end_screen\" for hierarchy \"end_screen:end_screen_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "end_screen_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492804049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameOverBitMap end_screen:end_screen_inst\|gameOverBitMap:gameOver_map_inst " "Elaborating entity \"gameOverBitMap\" for hierarchy \"end_screen:end_screen_inst\|gameOverBitMap:gameOver_map_inst\"" {  } { { "sv_files/end_screen/end_screen.sv" "gameOver_map_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/end_screen/end_screen.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492804107 ""}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 gameOverBitMap.sv(25) " "Verilog HDL Declaration warning at gameOverBitMap.sv(25): vector has more than 2**16 bits" {  } { { "sv_files/end_screen/gameOverBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/end_screen/gameOverBitMap.sv" 25 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1630492804117 "|DE10_LITE_Golden_Top|end_screen:end_screen_inst|gameOverBitMap:gameOver_map_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hit_colors gameOverBitMap.sv(294) " "Verilog HDL or VHDL warning at gameOverBitMap.sv(294): object \"hit_colors\" assigned a value but never read" {  } { { "sv_files/end_screen/gameOverBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/end_screen/gameOverBitMap.sv" 294 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630492804479 "|DE10_LITE_Golden_Top|end_screen:end_screen_inst|gameOverBitMap:gameOver_map_inst"}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 gameOverBitMap.sv(26) " "Verilog HDL Declaration warning at gameOverBitMap.sv(26): vector has more than 2**16 bits" {  } { { "sv_files/end_screen/gameOverBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/end_screen/gameOverBitMap.sv" 26 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1630492804499 "|DE10_LITE_Golden_Top|end_screen:end_screen_inst|gameOverBitMap:gameOver_map_inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1630492823445 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "hit_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"hit_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1630492823445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "credit_block credit_block:credit_inst " "Elaborating entity \"credit_block\" for hierarchy \"credit_block:credit_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "credit_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492823558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object credit_block:credit_inst\|square_object:credit_sq " "Elaborating entity \"square_object\" for hierarchy \"credit_block:credit_inst\|square_object:credit_sq\"" {  } { { "sv_files/start_screen/credit_block.sv" "credit_sq" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/start_screen/credit_block.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492823571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "credit_shmidth credit_block:credit_inst\|credit_shmidth:smidth_inst " "Elaborating entity \"credit_shmidth\" for hierarchy \"credit_block:credit_inst\|credit_shmidth:smidth_inst\"" {  } { { "sv_files/start_screen/credit_block.sv" "smidth_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/start_screen/credit_block.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492823581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "creditBitMap credit_block:credit_inst\|creditBitMap:credit_map_inst " "Elaborating entity \"creditBitMap\" for hierarchy \"credit_block:credit_inst\|creditBitMap:credit_map_inst\"" {  } { { "sv_files/start_screen/credit_block.sv" "credit_map_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/start_screen/credit_block.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492823589 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 creditBitMap.sv(61) " "Verilog HDL assignment warning at creditBitMap.sv(61): truncated value with size 32 to match size of target (4)" {  } { { "sv_files/life_credits/creditBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/life_credits/creditBitMap.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492823591 "|DE10_LITE_Golden_Top|credit_block:credit_inst|creditBitMap:credit_map_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 creditBitMap.sv(66) " "Verilog HDL assignment warning at creditBitMap.sv(66): truncated value with size 32 to match size of target (4)" {  } { { "sv_files/life_credits/creditBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/life_credits/creditBitMap.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492823591 "|DE10_LITE_Golden_Top|credit_block:credit_inst|creditBitMap:credit_map_inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1630492823603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "high_score high_score:high_score_inst " "Elaborating entity \"high_score\" for hierarchy \"high_score:high_score_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "high_score_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492823613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "highScoreBitMap high_score:high_score_inst\|highScoreBitMap:highScore_map_inst " "Elaborating entity \"highScoreBitMap\" for hierarchy \"high_score:high_score_inst\|highScoreBitMap:highScore_map_inst\"" {  } { { "sv_files/score/high_score.sv" "highScore_map_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/score/high_score.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492823658 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "number_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"number_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1630492823670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "titles_block titles_block:titles_inst " "Elaborating entity \"titles_block\" for hierarchy \"titles_block:titles_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "titles_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492823678 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug1 titles_block.sv(68) " "Verilog HDL or VHDL warning at titles_block.sv(68): object \"debug1\" assigned a value but never read" {  } { { "sv_files/titles/titles_block.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/titles/titles_block.sv" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630492823679 "|DE10_LITE_Golden_Top|titles_block:titles_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 titles_block.sv(68) " "Verilog HDL assignment warning at titles_block.sv(68): truncated value with size 8 to match size of target (1)" {  } { { "sv_files/titles/titles_block.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/titles/titles_block.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492823679 "|DE10_LITE_Golden_Top|titles_block:titles_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object titles_block:titles_inst\|square_object:high_score_sq_inst " "Elaborating entity \"square_object\" for hierarchy \"titles_block:titles_inst\|square_object:high_score_sq_inst\"" {  } { { "sv_files/titles/titles_block.sv" "high_score_sq_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/titles/titles_block.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492823689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "highScoreTitleBitMap titles_block:titles_inst\|highScoreTitleBitMap:highScore_map_inst " "Elaborating entity \"highScoreTitleBitMap\" for hierarchy \"titles_block:titles_inst\|highScoreTitleBitMap:highScore_map_inst\"" {  } { { "sv_files/titles/titles_block.sv" "highScore_map_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/titles/titles_block.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492823698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scoreTitleBitMap titles_block:titles_inst\|scoreTitleBitMap:scorecore_map_inst " "Elaborating entity \"scoreTitleBitMap\" for hierarchy \"titles_block:titles_inst\|scoreTitleBitMap:scorecore_map_inst\"" {  } { { "sv_files/titles/titles_block.sv" "scorecore_map_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/titles/titles_block.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492823716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "creditsTitleBitMap titles_block:titles_inst\|creditsTitleBitMap:credit_map_inst " "Elaborating entity \"creditsTitleBitMap\" for hierarchy \"titles_block:titles_inst\|creditsTitleBitMap:credit_map_inst\"" {  } { { "sv_files/titles/titles_block.sv" "credit_map_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/titles/titles_block.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492823729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "livesTitleBitMap titles_block:titles_inst\|livesTitleBitMap:lives_map_inst " "Elaborating entity \"livesTitleBitMap\" for hierarchy \"titles_block:titles_inst\|livesTitleBitMap:lives_map_inst\"" {  } { { "sv_files/titles/titles_block.sv" "lives_map_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/titles/titles_block.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492823748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "titles_mux titles_block:titles_inst\|titles_mux:title_mux_inst " "Elaborating entity \"titles_mux\" for hierarchy \"titles_block:titles_inst\|titles_mux:title_mux_inst\"" {  } { { "sv_files/titles/titles_block.sv" "title_mux_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/titles/titles_block.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492823794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bonus_ship bonus_ship:bonus_ship_inst " "Elaborating entity \"bonus_ship\" for hierarchy \"bonus_ship:bonus_ship_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "bonus_ship_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492823802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random bonus_ship:bonus_ship_inst\|random:rnd_inst " "Elaborating entity \"random\" for hierarchy \"bonus_ship:bonus_ship_inst\|random:rnd_inst\"" {  } { { "sv_files/bonus_ship/bonus_ship.sv" "rnd_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonus_ship.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492823834 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 random.sv(25) " "Verilog HDL assignment warning at random.sv(25): truncated value with size 32 to match size of target (10)" {  } { { "output_files/random.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/random.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492823835 "|DE10_LITE_Golden_Top|bonus_ship:bonus_ship_inst|random:rnd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 random.sv(26) " "Verilog HDL assignment warning at random.sv(26): truncated value with size 32 to match size of target (10)" {  } { { "output_files/random.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/random.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492823835 "|DE10_LITE_Golden_Top|bonus_ship:bonus_ship_inst|random:rnd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 random.sv(31) " "Verilog HDL assignment warning at random.sv(31): truncated value with size 32 to match size of target (10)" {  } { { "output_files/random.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/random.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492823835 "|DE10_LITE_Golden_Top|bonus_ship:bonus_ship_inst|random:rnd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 random.sv(33) " "Verilog HDL assignment warning at random.sv(33): truncated value with size 32 to match size of target (10)" {  } { { "output_files/random.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/random.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492823835 "|DE10_LITE_Golden_Top|bonus_ship:bonus_ship_inst|random:rnd_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bonusShip_moveCollision bonus_ship:bonus_ship_inst\|bonusShip_moveCollision:bonus_mov_inst " "Elaborating entity \"bonusShip_moveCollision\" for hierarchy \"bonus_ship:bonus_ship_inst\|bonusShip_moveCollision:bonus_mov_inst\"" {  } { { "sv_files/bonus_ship/bonus_ship.sv" "bonus_mov_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonus_ship.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492823846 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Y_ACCEL bonusShip_moveCollision.sv(44) " "Verilog HDL or VHDL warning at bonusShip_moveCollision.sv(44): object \"Y_ACCEL\" assigned a value but never read" {  } { { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630492823847 "|DE10_LITE_Golden_Top|bonus_ship:bonus_ship_inst|bonusShip_moveCollision:bonus_mov_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE bonusShip_moveCollision.sv(50) " "Verilog HDL or VHDL warning at bonusShip_moveCollision.sv(50): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630492823847 "|DE10_LITE_Golden_Top|bonus_ship:bonus_ship_inst|bonusShip_moveCollision:bonus_mov_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE bonusShip_moveCollision.sv(51) " "Verilog HDL or VHDL warning at bonusShip_moveCollision.sv(51): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630492823847 "|DE10_LITE_Golden_Top|bonus_ship:bonus_ship_inst|bonusShip_moveCollision:bonus_mov_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bracketOffset bonusShip_moveCollision.sv(52) " "Verilog HDL or VHDL warning at bonusShip_moveCollision.sv(52): object \"bracketOffset\" assigned a value but never read" {  } { { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630492823847 "|DE10_LITE_Golden_Top|bonus_ship:bonus_ship_inst|bonusShip_moveCollision:bonus_mov_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OBJECT_WIDTH_X bonusShip_moveCollision.sv(53) " "Verilog HDL or VHDL warning at bonusShip_moveCollision.sv(53): object \"OBJECT_WIDTH_X\" assigned a value but never read" {  } { { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630492823847 "|DE10_LITE_Golden_Top|bonus_ship:bonus_ship_inst|bonusShip_moveCollision:bonus_mov_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xDest bonusShip_moveCollision.sv(66) " "Verilog HDL or VHDL warning at bonusShip_moveCollision.sv(66): object \"xDest\" assigned a value but never read" {  } { { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630492823847 "|DE10_LITE_Golden_Top|bonus_ship:bonus_ship_inst|bonusShip_moveCollision:bonus_mov_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 bonusShip_moveCollision.sv(117) " "Verilog HDL assignment warning at bonusShip_moveCollision.sv(117): truncated value with size 32 to match size of target (11)" {  } { { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492823848 "|DE10_LITE_Golden_Top|bonus_ship:bonus_ship_inst|bonusShip_moveCollision:bonus_mov_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Yspeed bonusShip_moveCollision.sv(74) " "Verilog HDL Always Construct warning at bonusShip_moveCollision.sv(74): inferring latch(es) for variable \"Yspeed\", which holds its previous value in one or more paths through the always construct" {  } { { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1630492823849 "|DE10_LITE_Golden_Top|bonus_ship:bonus_ship_inst|bonusShip_moveCollision:bonus_mov_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 bonusShip_moveCollision.sv(153) " "Verilog HDL assignment warning at bonusShip_moveCollision.sv(153): truncated value with size 32 to match size of target (11)" {  } { { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492823849 "|DE10_LITE_Golden_Top|bonus_ship:bonus_ship_inst|bonusShip_moveCollision:bonus_mov_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 bonusShip_moveCollision.sv(154) " "Verilog HDL assignment warning at bonusShip_moveCollision.sv(154): truncated value with size 32 to match size of target (11)" {  } { { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492823850 "|DE10_LITE_Golden_Top|bonus_ship:bonus_ship_inst|bonusShip_moveCollision:bonus_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[0\] bonusShip_moveCollision.sv(74) " "Inferred latch for \"Yspeed\[0\]\" at bonusShip_moveCollision.sv(74)" {  } { { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492823854 "|DE10_LITE_Golden_Top|bonus_ship:bonus_ship_inst|bonusShip_moveCollision:bonus_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[1\] bonusShip_moveCollision.sv(74) " "Inferred latch for \"Yspeed\[1\]\" at bonusShip_moveCollision.sv(74)" {  } { { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492823854 "|DE10_LITE_Golden_Top|bonus_ship:bonus_ship_inst|bonusShip_moveCollision:bonus_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[2\] bonusShip_moveCollision.sv(74) " "Inferred latch for \"Yspeed\[2\]\" at bonusShip_moveCollision.sv(74)" {  } { { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492823854 "|DE10_LITE_Golden_Top|bonus_ship:bonus_ship_inst|bonusShip_moveCollision:bonus_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[3\] bonusShip_moveCollision.sv(74) " "Inferred latch for \"Yspeed\[3\]\" at bonusShip_moveCollision.sv(74)" {  } { { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492823854 "|DE10_LITE_Golden_Top|bonus_ship:bonus_ship_inst|bonusShip_moveCollision:bonus_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[4\] bonusShip_moveCollision.sv(74) " "Inferred latch for \"Yspeed\[4\]\" at bonusShip_moveCollision.sv(74)" {  } { { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492823854 "|DE10_LITE_Golden_Top|bonus_ship:bonus_ship_inst|bonusShip_moveCollision:bonus_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[5\] bonusShip_moveCollision.sv(74) " "Inferred latch for \"Yspeed\[5\]\" at bonusShip_moveCollision.sv(74)" {  } { { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492823854 "|DE10_LITE_Golden_Top|bonus_ship:bonus_ship_inst|bonusShip_moveCollision:bonus_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[6\] bonusShip_moveCollision.sv(74) " "Inferred latch for \"Yspeed\[6\]\" at bonusShip_moveCollision.sv(74)" {  } { { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492823854 "|DE10_LITE_Golden_Top|bonus_ship:bonus_ship_inst|bonusShip_moveCollision:bonus_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[7\] bonusShip_moveCollision.sv(74) " "Inferred latch for \"Yspeed\[7\]\" at bonusShip_moveCollision.sv(74)" {  } { { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492823854 "|DE10_LITE_Golden_Top|bonus_ship:bonus_ship_inst|bonusShip_moveCollision:bonus_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[8\] bonusShip_moveCollision.sv(74) " "Inferred latch for \"Yspeed\[8\]\" at bonusShip_moveCollision.sv(74)" {  } { { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492823854 "|DE10_LITE_Golden_Top|bonus_ship:bonus_ship_inst|bonusShip_moveCollision:bonus_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[9\] bonusShip_moveCollision.sv(74) " "Inferred latch for \"Yspeed\[9\]\" at bonusShip_moveCollision.sv(74)" {  } { { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492823854 "|DE10_LITE_Golden_Top|bonus_ship:bonus_ship_inst|bonusShip_moveCollision:bonus_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[10\] bonusShip_moveCollision.sv(74) " "Inferred latch for \"Yspeed\[10\]\" at bonusShip_moveCollision.sv(74)" {  } { { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492823854 "|DE10_LITE_Golden_Top|bonus_ship:bonus_ship_inst|bonusShip_moveCollision:bonus_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[11\] bonusShip_moveCollision.sv(74) " "Inferred latch for \"Yspeed\[11\]\" at bonusShip_moveCollision.sv(74)" {  } { { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492823854 "|DE10_LITE_Golden_Top|bonus_ship:bonus_ship_inst|bonusShip_moveCollision:bonus_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[12\] bonusShip_moveCollision.sv(74) " "Inferred latch for \"Yspeed\[12\]\" at bonusShip_moveCollision.sv(74)" {  } { { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492823854 "|DE10_LITE_Golden_Top|bonus_ship:bonus_ship_inst|bonusShip_moveCollision:bonus_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[13\] bonusShip_moveCollision.sv(74) " "Inferred latch for \"Yspeed\[13\]\" at bonusShip_moveCollision.sv(74)" {  } { { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492823854 "|DE10_LITE_Golden_Top|bonus_ship:bonus_ship_inst|bonusShip_moveCollision:bonus_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[14\] bonusShip_moveCollision.sv(74) " "Inferred latch for \"Yspeed\[14\]\" at bonusShip_moveCollision.sv(74)" {  } { { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492823854 "|DE10_LITE_Golden_Top|bonus_ship:bonus_ship_inst|bonusShip_moveCollision:bonus_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[15\] bonusShip_moveCollision.sv(74) " "Inferred latch for \"Yspeed\[15\]\" at bonusShip_moveCollision.sv(74)" {  } { { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492823854 "|DE10_LITE_Golden_Top|bonus_ship:bonus_ship_inst|bonusShip_moveCollision:bonus_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[16\] bonusShip_moveCollision.sv(74) " "Inferred latch for \"Yspeed\[16\]\" at bonusShip_moveCollision.sv(74)" {  } { { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492823854 "|DE10_LITE_Golden_Top|bonus_ship:bonus_ship_inst|bonusShip_moveCollision:bonus_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[17\] bonusShip_moveCollision.sv(74) " "Inferred latch for \"Yspeed\[17\]\" at bonusShip_moveCollision.sv(74)" {  } { { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492823855 "|DE10_LITE_Golden_Top|bonus_ship:bonus_ship_inst|bonusShip_moveCollision:bonus_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[18\] bonusShip_moveCollision.sv(74) " "Inferred latch for \"Yspeed\[18\]\" at bonusShip_moveCollision.sv(74)" {  } { { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492823855 "|DE10_LITE_Golden_Top|bonus_ship:bonus_ship_inst|bonusShip_moveCollision:bonus_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[19\] bonusShip_moveCollision.sv(74) " "Inferred latch for \"Yspeed\[19\]\" at bonusShip_moveCollision.sv(74)" {  } { { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492823855 "|DE10_LITE_Golden_Top|bonus_ship:bonus_ship_inst|bonusShip_moveCollision:bonus_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[20\] bonusShip_moveCollision.sv(74) " "Inferred latch for \"Yspeed\[20\]\" at bonusShip_moveCollision.sv(74)" {  } { { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492823855 "|DE10_LITE_Golden_Top|bonus_ship:bonus_ship_inst|bonusShip_moveCollision:bonus_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[21\] bonusShip_moveCollision.sv(74) " "Inferred latch for \"Yspeed\[21\]\" at bonusShip_moveCollision.sv(74)" {  } { { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492823855 "|DE10_LITE_Golden_Top|bonus_ship:bonus_ship_inst|bonusShip_moveCollision:bonus_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[22\] bonusShip_moveCollision.sv(74) " "Inferred latch for \"Yspeed\[22\]\" at bonusShip_moveCollision.sv(74)" {  } { { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492823855 "|DE10_LITE_Golden_Top|bonus_ship:bonus_ship_inst|bonusShip_moveCollision:bonus_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[23\] bonusShip_moveCollision.sv(74) " "Inferred latch for \"Yspeed\[23\]\" at bonusShip_moveCollision.sv(74)" {  } { { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492823855 "|DE10_LITE_Golden_Top|bonus_ship:bonus_ship_inst|bonusShip_moveCollision:bonus_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[24\] bonusShip_moveCollision.sv(74) " "Inferred latch for \"Yspeed\[24\]\" at bonusShip_moveCollision.sv(74)" {  } { { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492823855 "|DE10_LITE_Golden_Top|bonus_ship:bonus_ship_inst|bonusShip_moveCollision:bonus_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[25\] bonusShip_moveCollision.sv(74) " "Inferred latch for \"Yspeed\[25\]\" at bonusShip_moveCollision.sv(74)" {  } { { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492823855 "|DE10_LITE_Golden_Top|bonus_ship:bonus_ship_inst|bonusShip_moveCollision:bonus_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[26\] bonusShip_moveCollision.sv(74) " "Inferred latch for \"Yspeed\[26\]\" at bonusShip_moveCollision.sv(74)" {  } { { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492823855 "|DE10_LITE_Golden_Top|bonus_ship:bonus_ship_inst|bonusShip_moveCollision:bonus_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[27\] bonusShip_moveCollision.sv(74) " "Inferred latch for \"Yspeed\[27\]\" at bonusShip_moveCollision.sv(74)" {  } { { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492823855 "|DE10_LITE_Golden_Top|bonus_ship:bonus_ship_inst|bonusShip_moveCollision:bonus_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[28\] bonusShip_moveCollision.sv(74) " "Inferred latch for \"Yspeed\[28\]\" at bonusShip_moveCollision.sv(74)" {  } { { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492823855 "|DE10_LITE_Golden_Top|bonus_ship:bonus_ship_inst|bonusShip_moveCollision:bonus_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[29\] bonusShip_moveCollision.sv(74) " "Inferred latch for \"Yspeed\[29\]\" at bonusShip_moveCollision.sv(74)" {  } { { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492823855 "|DE10_LITE_Golden_Top|bonus_ship:bonus_ship_inst|bonusShip_moveCollision:bonus_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[30\] bonusShip_moveCollision.sv(74) " "Inferred latch for \"Yspeed\[30\]\" at bonusShip_moveCollision.sv(74)" {  } { { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492823855 "|DE10_LITE_Golden_Top|bonus_ship:bonus_ship_inst|bonusShip_moveCollision:bonus_mov_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Yspeed\[31\] bonusShip_moveCollision.sv(74) " "Inferred latch for \"Yspeed\[31\]\" at bonusShip_moveCollision.sv(74)" {  } { { "sv_files/bonus_ship/bonusShip_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonusShip_moveCollision.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492823855 "|DE10_LITE_Golden_Top|bonus_ship:bonus_ship_inst|bonusShip_moveCollision:bonus_mov_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object bonus_ship:bonus_ship_inst\|square_object:bonus_ship_sq " "Elaborating entity \"square_object\" for hierarchy \"bonus_ship:bonus_ship_inst\|square_object:bonus_ship_sq\"" {  } { { "sv_files/bonus_ship/bonus_ship.sv" "bonus_ship_sq" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonus_ship.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492823870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bonusShipBitMap bonus_ship:bonus_ship_inst\|bonusShipBitMap:bonus_ship_map_inst " "Elaborating entity \"bonusShipBitMap\" for hierarchy \"bonus_ship:bonus_ship_inst\|bonusShipBitMap:bonus_ship_map_inst\"" {  } { { "sv_files/bonus_ship/bonus_ship.sv" "bonus_ship_map_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/bonus_ship/bonus_ship.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492823880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "back_ground_draw back_ground_draw:back_inst " "Elaborating entity \"back_ground_draw\" for hierarchy \"back_ground_draw:back_inst\"" {  } { { "DE10_LITE_Golden_Top.v" "back_inst" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492823893 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "COLOR_MARTIX_SIZE back_ground_draw.sv(19) " "Verilog HDL or VHDL warning at back_ground_draw.sv(19): object \"COLOR_MARTIX_SIZE\" assigned a value but never read" {  } { { "back_ground_draw.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/back_ground_draw.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630492823894 "|DE10_LITE_Golden_Top|back_ground_draw:back_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "redBits back_ground_draw.sv(21) " "Verilog HDL or VHDL warning at back_ground_draw.sv(21): object \"redBits\" assigned a value but never read" {  } { { "back_ground_draw.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/back_ground_draw.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630492823894 "|DE10_LITE_Golden_Top|back_ground_draw:back_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "greenBits back_ground_draw.sv(22) " "Verilog HDL or VHDL warning at back_ground_draw.sv(22): object \"greenBits\" assigned a value but never read" {  } { { "back_ground_draw.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/back_ground_draw.sv" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630492823894 "|DE10_LITE_Golden_Top|back_ground_draw:back_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blueBits back_ground_draw.sv(23) " "Verilog HDL or VHDL warning at back_ground_draw.sv(23): object \"blueBits\" assigned a value but never read" {  } { { "back_ground_draw.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/back_ground_draw.sv" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1630492823894 "|DE10_LITE_Golden_Top|back_ground_draw:back_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_draw.sv(57) " "Verilog HDL assignment warning at back_ground_draw.sv(57): truncated value with size 3 to match size of target (2)" {  } { { "back_ground_draw.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/back_ground_draw.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492823894 "|DE10_LITE_Golden_Top|back_ground_draw:back_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_draw.sv(64) " "Verilog HDL assignment warning at back_ground_draw.sv(64): truncated value with size 3 to match size of target (2)" {  } { { "back_ground_draw.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/back_ground_draw.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492823894 "|DE10_LITE_Golden_Top|back_ground_draw:back_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_draw.sv(73) " "Verilog HDL assignment warning at back_ground_draw.sv(73): truncated value with size 3 to match size of target (2)" {  } { { "back_ground_draw.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/back_ground_draw.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492823894 "|DE10_LITE_Golden_Top|back_ground_draw:back_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 back_ground_draw.sv(84) " "Verilog HDL assignment warning at back_ground_draw.sv(84): truncated value with size 3 to match size of target (2)" {  } { { "back_ground_draw.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/back_ground_draw.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492823894 "|DE10_LITE_Golden_Top|back_ground_draw:back_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 back_ground_draw.sv(111) " "Verilog HDL assignment warning at back_ground_draw.sv(111): truncated value with size 32 to match size of target (11)" {  } { { "back_ground_draw.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/back_ground_draw.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630492823894 "|DE10_LITE_Golden_Top|back_ground_draw:back_inst"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixelY\[10\] " "Net \"pixelY\[10\]\" is missing source, defaulting to GND" {  } { { "DE10_LITE_Golden_Top.v" "pixelY\[10\]" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 137 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1630492824541 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1630492824541 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixelY\[10\] " "Net \"pixelY\[10\]\" is missing source, defaulting to GND" {  } { { "DE10_LITE_Golden_Top.v" "pixelY\[10\]" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 137 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1630492824541 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1630492824541 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pixelY\[10\] " "Net \"pixelY\[10\]\" is missing source, defaulting to GND" {  } { { "DE10_LITE_Golden_Top.v" "pixelY\[10\]" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 137 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1630492824542 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1630492824542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bm14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bm14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bm14 " "Found entity 1: altsyncram_bm14" {  } { { "db/altsyncram_bm14.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/altsyncram_bm14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492825951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492825951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_l7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_l7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_l7c " "Found entity 1: mux_l7c" {  } { { "db/mux_l7c.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/mux_l7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492826096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492826096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/decode_3af.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492826166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492826166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_irh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_irh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_irh " "Found entity 1: cntr_irh" {  } { { "db/cntr_irh.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/cntr_irh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492826261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492826261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hrb " "Found entity 1: cmpr_hrb" {  } { { "db/cmpr_hrb.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/cmpr_hrb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492826299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492826299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_eki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_eki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_eki " "Found entity 1: cntr_eki" {  } { { "db/cntr_eki.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/cntr_eki.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492826355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492826355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8rh " "Found entity 1: cntr_8rh" {  } { { "db/cntr_8rh.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/cntr_8rh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492826441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492826441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/cntr_odi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492826513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492826513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/cmpr_drb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492826552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492826552 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492826954 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1630492827047 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.09.01.13:40:29 Progress: Loading sld0478a87f/alt_sld_fab_wrapper_hw.tcl " "2021.09.01.13:40:29 Progress: Loading sld0478a87f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492829768 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492831902 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492831999 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492834881 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492834964 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492835052 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492835149 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492835154 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492835156 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1630492835841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0478a87f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0478a87f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld0478a87f/alt_sld_fab.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/sld0478a87f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492836022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492836022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492836086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492836086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492836088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492836088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492836142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492836142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492836209 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492836209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492836209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/ip/sld0478a87f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492836264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492836264 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "14 " "Inferred 14 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_block:score_inst\|scoreBitMap:score_map_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_block:score_inst\|scoreBitMap:score_map_inst\|Div0\"" {  } { { "output_files/scoreBitMap.sv" "Div0" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 240 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630492957963 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_block:score_inst\|scoreBitMap:score_map_inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_block:score_inst\|scoreBitMap:score_map_inst\|Mod1\"" {  } { { "output_files/scoreBitMap.sv" "Mod1" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 240 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630492957963 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_block:score_inst\|scoreBitMap:score_map_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_block:score_inst\|scoreBitMap:score_map_inst\|Div1\"" {  } { { "output_files/scoreBitMap.sv" "Div1" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 241 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630492957963 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_block:score_inst\|scoreBitMap:score_map_inst\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_block:score_inst\|scoreBitMap:score_map_inst\|Mod2\"" {  } { { "output_files/scoreBitMap.sv" "Mod2" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 241 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630492957963 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_block:score_inst\|scoreBitMap:score_map_inst\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_block:score_inst\|scoreBitMap:score_map_inst\|Div2\"" {  } { { "output_files/scoreBitMap.sv" "Div2" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 242 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630492957963 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_block:score_inst\|scoreBitMap:score_map_inst\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_block:score_inst\|scoreBitMap:score_map_inst\|Mod3\"" {  } { { "output_files/scoreBitMap.sv" "Mod3" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 242 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630492957963 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "score_block:score_inst\|scoreBitMap:score_map_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"score_block:score_inst\|scoreBitMap:score_map_inst\|Mod0\"" {  } { { "output_files/scoreBitMap.sv" "Mod0" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 239 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630492957963 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "high_score:high_score_inst\|highScoreBitMap:highScore_map_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"high_score:high_score_inst\|highScoreBitMap:highScore_map_inst\|Div0\"" {  } { { "sv_files/score/highScoreBitMap.sv" "Div0" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/score/highScoreBitMap.sv" 241 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630492957963 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "high_score:high_score_inst\|highScoreBitMap:highScore_map_inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"high_score:high_score_inst\|highScoreBitMap:highScore_map_inst\|Mod1\"" {  } { { "sv_files/score/highScoreBitMap.sv" "Mod1" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/score/highScoreBitMap.sv" 241 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630492957963 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "high_score:high_score_inst\|highScoreBitMap:highScore_map_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"high_score:high_score_inst\|highScoreBitMap:highScore_map_inst\|Div1\"" {  } { { "sv_files/score/highScoreBitMap.sv" "Div1" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/score/highScoreBitMap.sv" 242 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630492957963 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "high_score:high_score_inst\|highScoreBitMap:highScore_map_inst\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"high_score:high_score_inst\|highScoreBitMap:highScore_map_inst\|Mod2\"" {  } { { "sv_files/score/highScoreBitMap.sv" "Mod2" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/score/highScoreBitMap.sv" 242 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630492957963 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "high_score:high_score_inst\|highScoreBitMap:highScore_map_inst\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"high_score:high_score_inst\|highScoreBitMap:highScore_map_inst\|Div2\"" {  } { { "sv_files/score/highScoreBitMap.sv" "Div2" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/score/highScoreBitMap.sv" 243 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630492957963 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "high_score:high_score_inst\|highScoreBitMap:highScore_map_inst\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"high_score:high_score_inst\|highScoreBitMap:highScore_map_inst\|Mod3\"" {  } { { "sv_files/score/highScoreBitMap.sv" "Mod3" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/score/highScoreBitMap.sv" 243 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630492957963 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "high_score:high_score_inst\|highScoreBitMap:highScore_map_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"high_score:high_score_inst\|highScoreBitMap:highScore_map_inst\|Mod0\"" {  } { { "sv_files/score/highScoreBitMap.sv" "Mod0" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/score/highScoreBitMap.sv" 240 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1630492957963 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1630492957963 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Div0\"" {  } { { "output_files/scoreBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 240 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492958011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Div0 " "Instantiated megafunction \"score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492958011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492958011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492958011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492958011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492958011 ""}  } { { "output_files/scoreBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 240 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630492958011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fbo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fbo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fbo " "Found entity 1: lpm_divide_fbo" {  } { { "db/lpm_divide_fbo.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/lpm_divide_fbo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492958045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492958045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492958064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492958064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_she.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_she " "Found entity 1: alt_u_div_she" {  } { { "db/alt_u_div_she.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/alt_u_div_she.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492958102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492958102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492958180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492958180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492958218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492958218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_o99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_o99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_o99 " "Found entity 1: lpm_abs_o99" {  } { { "db/lpm_abs_o99.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/lpm_abs_o99.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492958237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492958237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/lpm_abs_8b9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492958258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492958258 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Mod1\"" {  } { { "output_files/scoreBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 240 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492958290 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Mod1 " "Instantiated megafunction \"score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492958290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492958290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492958290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492958290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492958290 ""}  } { { "output_files/scoreBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 240 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630492958290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_i3o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_i3o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_i3o " "Found entity 1: lpm_divide_i3o" {  } { { "db/lpm_divide_i3o.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/lpm_divide_i3o.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492958322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492958322 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Div1\"" {  } { { "output_files/scoreBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 241 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492958346 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Div1 " "Instantiated megafunction \"score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492958346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492958346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492958346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492958346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492958346 ""}  } { { "output_files/scoreBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 241 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630492958346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibo " "Found entity 1: lpm_divide_ibo" {  } { { "db/lpm_divide_ibo.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/lpm_divide_ibo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492958378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492958378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_nbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_nbg " "Found entity 1: abs_divider_nbg" {  } { { "db/abs_divider_nbg.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/abs_divider_nbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492958397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492958397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2ie " "Found entity 1: alt_u_div_2ie" {  } { { "db/alt_u_div_2ie.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/alt_u_div_2ie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492958437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492958437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_r99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_r99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_r99 " "Found entity 1: lpm_abs_r99" {  } { { "db/lpm_abs_r99.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/lpm_abs_r99.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492958504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492958504 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Div2\"" {  } { { "output_files/scoreBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 242 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492958533 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Div2 " "Instantiated megafunction \"score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492958533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492958533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492958533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492958533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492958533 ""}  } { { "output_files/scoreBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 242 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630492958533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sco.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sco.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sco " "Found entity 1: lpm_divide_sco" {  } { { "db/lpm_divide_sco.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/lpm_divide_sco.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492958564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492958564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_1dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_1dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_1dg " "Found entity 1: abs_divider_1dg" {  } { { "db/abs_divider_1dg.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/abs_divider_1dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492958583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492958583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mke " "Found entity 1: alt_u_div_mke" {  } { { "db/alt_u_div_mke.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/alt_u_div_mke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492958637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492958637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_5b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_5b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_5b9 " "Found entity 1: lpm_abs_5b9" {  } { { "db/lpm_abs_5b9.tdf" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/db/lpm_abs_5b9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630492958706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630492958706 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Mod0\"" {  } { { "output_files/scoreBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 239 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492958741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Mod0 " "Instantiated megafunction \"score_block:score_inst\|scoreBitMap:score_map_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492958741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492958741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492958741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492958741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630492958741 ""}  } { { "output_files/scoreBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/scoreBitMap.sv" 239 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630492958741 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1630492960908 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "416 " "Ignored 416 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "416 " "Ignored 416 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1630492961072 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1630492961072 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[8\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[8\]\" and its non-tri-state driver." {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[9\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[9\]\" and its non-tri-state driver." {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1630492961137 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1630492961137 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDI " "bidirectional pin \"GSENSOR_SDI\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 109 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 117 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 124 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1630492961137 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1630492961137 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "output_files/alien_shot_moveCollision.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/alien_shot_moveCollision.sv" 78 -1 0 } } { "sv_files/audio/I2S_Transmitter.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/sv_files/audio/I2S_Transmitter.sv" 103 -1 0 } } { "alien_matrixBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/alien_matrixBitMap.sv" 56 -1 0 } } { "credit_shmidth.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/credit_shmidth.sv" 12 -1 0 } } { "playerLifeBitMap.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/playerLifeBitMap.sv" 87 -1 0 } } { "output_files/random.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/random.sv" 31 -1 0 } } { "game_controller.sv" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/game_controller.sv" 125 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1630492961247 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1630492961248 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[8\]~synth " "Node \"ARDUINO_IO\[8\]~synth\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630492980554 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[9\]~synth " "Node \"ARDUINO_IO\[9\]~synth\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630492980554 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1630492980554 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1630492980554 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_CS_N GND " "Pin \"GSENSOR_CS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|GSENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_SCLK GND " "Pin \"GSENSOR_SCLK\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630492980555 "|DE10_LITE_Golden_Top|GSENSOR_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1630492980555 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630492981009 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[0\] ARDUINO_IO\[0\] " "Output pin \"LEDR\[0\]\" driven by bidirectional pin \"ARDUINO_IO\[0\]\" cannot be tri-stated" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 86 -1 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1630492982451 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[1\] ARDUINO_IO\[1\] " "Output pin \"LEDR\[1\]\" driven by bidirectional pin \"ARDUINO_IO\[1\]\" cannot be tri-stated" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 86 -1 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1630492982452 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[2\] ARDUINO_IO\[2\] " "Output pin \"LEDR\[2\]\" driven by bidirectional pin \"ARDUINO_IO\[2\]\" cannot be tri-stated" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 86 -1 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1630492982452 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[4\] ARDUINO_IO\[4\] " "Output pin \"LEDR\[4\]\" driven by bidirectional pin \"ARDUINO_IO\[4\]\" cannot be tri-stated" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 86 -1 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1630492982452 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "79 " "79 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1630493017559 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/space_invaders_lite.map.smsg " "Generated suppressed messages file C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/output_files/space_invaders_lite.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630493017987 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 69 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 69 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1630493019094 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1630493019253 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630493019253 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630493020069 "|DE10_LITE_Golden_Top|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630493020069 "|DE10_LITE_Golden_Top|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630493020069 "|DE10_LITE_Golden_Top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630493020069 "|DE10_LITE_Golden_Top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630493020069 "|DE10_LITE_Golden_Top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630493020069 "|DE10_LITE_Golden_Top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630493020069 "|DE10_LITE_Golden_Top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630493020069 "|DE10_LITE_Golden_Top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630493020069 "|DE10_LITE_Golden_Top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630493020069 "|DE10_LITE_Golden_Top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630493020069 "|DE10_LITE_Golden_Top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630493020069 "|DE10_LITE_Golden_Top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 106 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630493020069 "|DE10_LITE_Golden_Top|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/Shai/OneDrive/Documents/fpga/fpga_projects/space_invader_lite/DE10_LITE_Golden_Top.v" 106 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1630493020069 "|DE10_LITE_Golden_Top|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1630493020069 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22272 " "Implemented 22272 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1630493020069 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1630493020069 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "71 " "Implemented 71 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1630493020069 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22063 " "Implemented 22063 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1630493020069 ""} { "Info" "ICUT_CUT_TM_RAMS" "18 " "Implemented 18 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1630493020069 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1630493020069 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1630493020069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 339 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 339 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5092 " "Peak virtual memory: 5092 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630493020136 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 01 13:43:40 2021 " "Processing ended: Wed Sep 01 13:43:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630493020136 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:53 " "Elapsed time: 00:03:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630493020136 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:08 " "Total CPU time (on all processors): 00:04:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630493020136 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1630493020136 ""}
