
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 4.26

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.88 source latency core.CPU_src1_value_a3[7]$_DFF_P_/CLK ^
  -0.84 target latency core.CPU_Xreg_value_a4[13][24]$_SDFFE_PP0P_/CLK ^
   0.48 clock uncertainty
   0.00 CRPR
--------------
   0.52 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: core.CPU_Xreg_value_a4[9][22]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_src1_value_a3[22]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.30    0.00    0.00    0.00 ^ pll/CLK (avsdpll)
                                         CLK (net)
                  0.05    0.02    0.02 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.36    0.37    0.36    0.39 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.37    0.00    0.39 ^ clkbuf_4_8_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.12    0.14    0.30    0.69 ^ clkbuf_4_8_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_8_0_CLK (net)
                  0.14    0.00    0.69 ^ clkbuf_leaf_105_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.04    0.06    0.17    0.86 ^ clkbuf_leaf_105_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_105_CLK (net)
                  0.06    0.00    0.86 ^ core.CPU_Xreg_value_a4[9][22]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.09    0.35    1.21 ^ core.CPU_Xreg_value_a4[9][22]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_Xreg_value_a4[9][22] (net)
                  0.09    0.00    1.21 ^ _10345_/B2 (sky130_fd_sc_hd__a22oi_1)
     1    0.00    0.05    0.07    1.28 v _10345_/Y (sky130_fd_sc_hd__a22oi_1)
                                         _04450_ (net)
                  0.05    0.00    1.28 v _10346_/C (sky130_fd_sc_hd__nand3_1)
     1    0.01    0.08    0.10    1.38 ^ _10346_/Y (sky130_fd_sc_hd__nand3_1)
                                         _04451_ (net)
                  0.08    0.00    1.38 ^ _10347_/B2 (sky130_fd_sc_hd__o22ai_1)
     1    0.01    0.08    0.10    1.47 v _10347_/Y (sky130_fd_sc_hd__o22ai_1)
                                         _04452_ (net)
                  0.08    0.00    1.47 v _10348_/A0 (sky130_fd_sc_hd__mux2i_1)
     1    0.00    0.10    0.12    1.60 ^ _10348_/Y (sky130_fd_sc_hd__mux2i_1)
                                         core.CPU_src1_value_a2[22] (net)
                  0.10    0.00    1.60 ^ core.CPU_src1_value_a3[22]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.60   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.30    0.00    0.00    0.00 ^ pll/CLK (avsdpll)
                                         CLK (net)
                  0.05    0.02    0.02 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.36    0.37    0.36    0.39 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.37    0.00    0.39 ^ clkbuf_4_9_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.13    0.15    0.30    0.69 ^ clkbuf_4_9_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_9_0_CLK (net)
                  0.15    0.00    0.69 ^ clkbuf_leaf_83_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    13    0.04    0.06    0.18    0.87 ^ clkbuf_leaf_83_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_83_CLK (net)
                  0.06    0.00    0.87 ^ core.CPU_src1_value_a3[22]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.76    1.64   clock uncertainty
                          0.00    1.64   clock reconvergence pessimism
                         -0.04    1.60   library hold time
                                  1.60   data required time
-----------------------------------------------------------------------------
                                  1.60   data required time
                                 -1.60   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: core.CPU_valid_load_a5$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[14][21]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.30    0.00    0.00    0.00 ^ pll/CLK (avsdpll)
                                         CLK (net)
                  0.05    0.02    0.02 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.36    0.37    0.36    0.39 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.37    0.00    0.39 ^ clkbuf_4_13_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.12    0.13    0.29    0.68 ^ clkbuf_4_13_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13_0_CLK (net)
                  0.13    0.00    0.68 ^ clkbuf_leaf_59_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    13    0.04    0.06    0.17    0.86 ^ clkbuf_leaf_59_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_59_CLK (net)
                  0.06    0.00    0.86 ^ core.CPU_valid_load_a5$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.02    0.17    0.40    1.26 ^ core.CPU_valid_load_a5$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_valid_load_a5 (net)
                  0.17    0.00    1.26 ^ _05805_/D (sky130_fd_sc_hd__or4_4)
    48    0.47    1.32    1.02    2.28 ^ _05805_/X (sky130_fd_sc_hd__or4_4)
                                         _01035_ (net)
                  1.33    0.07    2.35 ^ _05806_/A (sky130_fd_sc_hd__clkinv_16)
    48    0.45    0.54    0.56    2.91 v _05806_/Y (sky130_fd_sc_hd__clkinv_16)
                                         _01036_ (net)
                  0.54    0.04    2.95 v _07859_/C (sky130_fd_sc_hd__nor3_1)
     1    0.01    0.29    0.37    3.32 ^ _07859_/Y (sky130_fd_sc_hd__nor3_1)
                                         _02490_ (net)
                  0.29    0.00    3.32 ^ _07860_/B1 (sky130_fd_sc_hd__a21oi_2)
     3    0.02    0.14    0.12    3.44 v _07860_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _02491_ (net)
                  0.14    0.00    3.44 v _07956_/B (sky130_fd_sc_hd__nor3_4)
     4    0.08    0.77    0.67    4.11 ^ _07956_/Y (sky130_fd_sc_hd__nor3_4)
                                         _02586_ (net)
                  0.77    0.00    4.11 ^ _08969_/A (sky130_fd_sc_hd__nand2_8)
    49    0.28    0.44    0.49    4.60 v _08969_/Y (sky130_fd_sc_hd__nand2_8)
                                         _03467_ (net)
                  0.44    0.00    4.60 v _09007_/A2 (sky130_fd_sc_hd__a22oi_1)
     1    0.00    0.20    0.32    4.92 ^ _09007_/Y (sky130_fd_sc_hd__a22oi_1)
                                         _03493_ (net)
                  0.20    0.00    4.92 ^ _09008_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.07    0.06    4.98 v _09008_/Y (sky130_fd_sc_hd__nor2_1)
                                         _00685_ (net)
                  0.07    0.00    4.98 v hold1586/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.56    5.54 v hold1586/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1700 (net)
                  0.05    0.00    5.54 v core.CPU_Xreg_value_a4[14][21]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.54   data arrival time

                          9.55    9.55   clock clk (rise edge)
                          0.00    9.55   clock source latency
     1    0.30    0.00    0.00    9.55 ^ pll/CLK (avsdpll)
                                         CLK (net)
                  0.05    0.02    9.57 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.36    0.37    0.36    9.94 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.37    0.00    9.94 ^ clkbuf_4_12_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.11    0.12    0.29   10.23 ^ clkbuf_4_12_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_12_0_CLK (net)
                  0.12    0.00   10.23 ^ clkbuf_leaf_58_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.04    0.06    0.17   10.39 ^ clkbuf_leaf_58_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_58_CLK (net)
                  0.06    0.00   10.39 ^ core.CPU_Xreg_value_a4[14][21]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.48    9.92   clock uncertainty
                          0.00    9.92   clock reconvergence pessimism
                         -0.11    9.80   library setup time
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -5.54   data arrival time
-----------------------------------------------------------------------------
                                  4.26   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: core.CPU_valid_load_a5$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[14][21]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.30    0.00    0.00    0.00 ^ pll/CLK (avsdpll)
                                         CLK (net)
                  0.05    0.02    0.02 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.36    0.37    0.36    0.39 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.37    0.00    0.39 ^ clkbuf_4_13_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.12    0.13    0.29    0.68 ^ clkbuf_4_13_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13_0_CLK (net)
                  0.13    0.00    0.68 ^ clkbuf_leaf_59_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    13    0.04    0.06    0.17    0.86 ^ clkbuf_leaf_59_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_59_CLK (net)
                  0.06    0.00    0.86 ^ core.CPU_valid_load_a5$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.02    0.17    0.40    1.26 ^ core.CPU_valid_load_a5$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_valid_load_a5 (net)
                  0.17    0.00    1.26 ^ _05805_/D (sky130_fd_sc_hd__or4_4)
    48    0.47    1.32    1.02    2.28 ^ _05805_/X (sky130_fd_sc_hd__or4_4)
                                         _01035_ (net)
                  1.33    0.07    2.35 ^ _05806_/A (sky130_fd_sc_hd__clkinv_16)
    48    0.45    0.54    0.56    2.91 v _05806_/Y (sky130_fd_sc_hd__clkinv_16)
                                         _01036_ (net)
                  0.54    0.04    2.95 v _07859_/C (sky130_fd_sc_hd__nor3_1)
     1    0.01    0.29    0.37    3.32 ^ _07859_/Y (sky130_fd_sc_hd__nor3_1)
                                         _02490_ (net)
                  0.29    0.00    3.32 ^ _07860_/B1 (sky130_fd_sc_hd__a21oi_2)
     3    0.02    0.14    0.12    3.44 v _07860_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _02491_ (net)
                  0.14    0.00    3.44 v _07956_/B (sky130_fd_sc_hd__nor3_4)
     4    0.08    0.77    0.67    4.11 ^ _07956_/Y (sky130_fd_sc_hd__nor3_4)
                                         _02586_ (net)
                  0.77    0.00    4.11 ^ _08969_/A (sky130_fd_sc_hd__nand2_8)
    49    0.28    0.44    0.49    4.60 v _08969_/Y (sky130_fd_sc_hd__nand2_8)
                                         _03467_ (net)
                  0.44    0.00    4.60 v _09007_/A2 (sky130_fd_sc_hd__a22oi_1)
     1    0.00    0.20    0.32    4.92 ^ _09007_/Y (sky130_fd_sc_hd__a22oi_1)
                                         _03493_ (net)
                  0.20    0.00    4.92 ^ _09008_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.07    0.06    4.98 v _09008_/Y (sky130_fd_sc_hd__nor2_1)
                                         _00685_ (net)
                  0.07    0.00    4.98 v hold1586/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.56    5.54 v hold1586/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1700 (net)
                  0.05    0.00    5.54 v core.CPU_Xreg_value_a4[14][21]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.54   data arrival time

                          9.55    9.55   clock clk (rise edge)
                          0.00    9.55   clock source latency
     1    0.30    0.00    0.00    9.55 ^ pll/CLK (avsdpll)
                                         CLK (net)
                  0.05    0.02    9.57 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.36    0.37    0.36    9.94 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.37    0.00    9.94 ^ clkbuf_4_12_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.11    0.12    0.29   10.23 ^ clkbuf_4_12_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_12_0_CLK (net)
                  0.12    0.00   10.23 ^ clkbuf_leaf_58_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.04    0.06    0.17   10.39 ^ clkbuf_leaf_58_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_58_CLK (net)
                  0.06    0.00   10.39 ^ core.CPU_Xreg_value_a4[14][21]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.48    9.92   clock uncertainty
                          0.00    9.92   clock reconvergence pessimism
                         -0.11    9.80   library setup time
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -5.54   data arrival time
-----------------------------------------------------------------------------
                                  4.26   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.1706649363040924

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.5

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.1138

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.018263665959239006

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.021067000925540924

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8669

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: core.CPU_valid_load_a5$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[14][21]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ pll/CLK (avsdpll)
   0.39    0.39 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.30    0.68 ^ clkbuf_4_13_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.17    0.86 ^ clkbuf_leaf_59_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.86 ^ core.CPU_valid_load_a5$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.40    1.26 ^ core.CPU_valid_load_a5$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
   1.02    2.28 ^ _05805_/X (sky130_fd_sc_hd__or4_4)
   0.63    2.91 v _05806_/Y (sky130_fd_sc_hd__clkinv_16)
   0.41    3.32 ^ _07859_/Y (sky130_fd_sc_hd__nor3_1)
   0.12    3.44 v _07860_/Y (sky130_fd_sc_hd__a21oi_2)
   0.67    4.11 ^ _07956_/Y (sky130_fd_sc_hd__nor3_4)
   0.49    4.60 v _08969_/Y (sky130_fd_sc_hd__nand2_8)
   0.33    4.92 ^ _09007_/Y (sky130_fd_sc_hd__a22oi_1)
   0.06    4.98 v _09008_/Y (sky130_fd_sc_hd__nor2_1)
   0.56    5.54 v hold1586/X (sky130_fd_sc_hd__dlygate4sd3_1)
   0.00    5.54 v core.CPU_Xreg_value_a4[14][21]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
           5.54   data arrival time

   9.55    9.55   clock clk (rise edge)
   0.00    9.55   clock source latency
   0.00    9.55 ^ pll/CLK (avsdpll)
   0.39    9.94 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.29   10.23 ^ clkbuf_4_12_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.17   10.39 ^ clkbuf_leaf_58_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.00   10.39 ^ core.CPU_Xreg_value_a4[14][21]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
  -0.48    9.92   clock uncertainty
   0.00    9.92   clock reconvergence pessimism
  -0.11    9.80   library setup time
           9.80   data required time
---------------------------------------------------------
           9.80   data required time
          -5.54   data arrival time
---------------------------------------------------------
           4.26   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: core.CPU_Xreg_value_a4[9][22]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_src1_value_a3[22]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ pll/CLK (avsdpll)
   0.39    0.39 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.30    0.69 ^ clkbuf_4_8_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.17    0.86 ^ clkbuf_leaf_105_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.86 ^ core.CPU_Xreg_value_a4[9][22]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.35    1.21 ^ core.CPU_Xreg_value_a4[9][22]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.07    1.28 v _10345_/Y (sky130_fd_sc_hd__a22oi_1)
   0.10    1.38 ^ _10346_/Y (sky130_fd_sc_hd__nand3_1)
   0.10    1.47 v _10347_/Y (sky130_fd_sc_hd__o22ai_1)
   0.12    1.60 ^ _10348_/Y (sky130_fd_sc_hd__mux2i_1)
   0.00    1.60 ^ core.CPU_src1_value_a3[22]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
           1.60   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ pll/CLK (avsdpll)
   0.39    0.39 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.30    0.69 ^ clkbuf_4_9_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    0.87 ^ clkbuf_leaf_83_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.87 ^ core.CPU_src1_value_a3[22]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.76    1.64   clock uncertainty
   0.00    1.64   clock reconvergence pessimism
  -0.04    1.60   library hold time
           1.60   data required time
---------------------------------------------------------
           1.60   data required time
          -1.60   data arrival time
---------------------------------------------------------
           0.00   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
5.5409

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
4.2634

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
76.944179

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.84e-03   8.32e-04   1.04e-08   6.67e-03  37.7%
Combinational          1.96e-03   3.68e-03   2.21e-08   5.63e-03  31.8%
Clock                  3.02e-03   2.37e-03   2.17e-09   5.39e-03  30.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.08e-02   6.87e-03   3.46e-08   1.77e-02 100.0%
                          61.1%      38.9%       0.0%
