// Seed: 1470953846
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout tri id_4;
  inout logic [7:0] id_3;
  input logic [7:0] id_2;
  input wire id_1;
  id_6 :
  assert property (@(posedge id_3) id_6 - -1)
  else id_3['b0] <= id_3;
  assign id_4 = -1;
  initial begin : LABEL_0
    id_6 <= id_2[-1];
  end
  wire  id_7;
  logic \id_8 ;
endmodule
macromodule module_1 #(
    parameter id_28 = 32'd38,
    parameter id_5  = 32'd20
) (
    input wand id_0,
    output wor id_1,
    output wor id_2,
    input wand id_3,
    input uwire id_4,
    input wand _id_5,
    output logic id_6,
    input wand id_7,
    input uwire id_8,
    input tri0 id_9,
    output wire id_10,
    input wire id_11,
    input tri0 id_12,
    input tri0 id_13,
    input uwire id_14,
    input wor id_15,
    input supply0 id_16,
    output tri id_17,
    input tri1 id_18,
    output tri1 id_19,
    input wire id_20,
    input wor id_21,
    input tri0 id_22,
    input supply1 id_23,
    input wand id_24,
    input supply1 id_25,
    output supply1 id_26,
    output supply1 id_27,
    output uwire _id_28,
    input supply1 id_29,
    input wor id_30,
    input supply0 id_31
    , id_51#(
        .id_52(-1'h0 - 1),
        .id_53(-1 + 1),
        .id_54(1)
    ),
    output supply1 id_32,
    input wire id_33,
    output supply0 id_34,
    input tri1 id_35,
    input supply1 id_36,
    input tri1 id_37,
    input tri0 id_38,
    input supply1 id_39,
    input uwire id_40,
    output uwire id_41,
    output tri1 id_42,
    output tri id_43
    , id_55,
    output wand id_44,
    input tri id_45,
    input tri1 id_46,
    input uwire id_47,
    input wire id_48,
    input wand id_49
);
  wor id_56;
  logic [-1 : 1  +  id_28] id_57, id_58;
  generate
    if (1 ? 1 : -1) begin : LABEL_0
      assign id_55[id_5][-1'd0][-1] = id_47 * 1;
      always @(*) id_6 <= -1;
      assign id_56 = 1'd0;
      logic id_59;
      ;
    end
  endgenerate
  module_0 modCall_1 (
      id_56,
      id_55,
      id_55,
      id_57,
      id_58
  );
  assign modCall_1.id_6 = 0;
endmodule
