# Half Adder
```markdown
Implements a simple Half Adder and its testbench.

## ğŸ“ Files
Half Adder/
â”œâ”€â”€ half_adder_behavioral.vhd    # Half Adder Behavioral Module VHDL code
â”œâ”€â”€ half_adder_behavioral_tb.vhd # Testbench for Half Adder Behavioral Module simulation 
â”œâ”€â”€ half_adder_behavioral.png    # Half Adder Behavioral Module Waveform
â”œâ”€â”€ half_adder_dataflow.vhd      # Half Adder dataflow Module VHDL code
â”œâ”€â”€ half_adder_dataflow_tb.vhd   # Testbench for Half Adder dataflow Module simulation 
â”œâ”€â”€ half_adder_dataflow.png      # Half Adder dataflow Module Waveform
â”œâ”€â”€ half_adder_structural.vhd    # Half Adder structural Module VHDL code
â”œâ”€â”€ half_adder_structural_tb.vhd # Testbench for Half Adder structural Module simulation 
â”œâ”€â”€ half_adder_structural.png    # Half Adder structural Module Waveform

## Truth Table

| A | B | Sum (A ? B) | Carry (A Â· B) |
|---|---|-------------|---------------|
| 0 | 0 |      0      |       0       |
| 0 | 1 |      1      |       0       |
| 1 | 0 |      1      |       0       |
| 1 | 1 |      0      |       1       |

## How to Simulate
Use Xilinx ISE, ModelSim, or Vivado:
1. Compile both `.vhd` files
2. Run simulation
3. Verify waveform

## Tools Used
- VHDL (IEEE STD_LOGIC_1164)
- Xilinx ISE / ISIM (Simulation tools)

ğŸ™‹â€â™€ï¸ Author Developed by Sanjida Orin Tawhid

More modules will be added as I progress through the course.
