INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_3/project_3.srcs/sources_1/new/concatMantise.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concatMantise
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_3/project_3.srcs/sources_1/new/concatExp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concatExp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_3/project_3.srcs/sources_1/new/reg47.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg47
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_3/project_3.srcs/sources_1/new/reg16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_3/project_3.srcs/sources_1/new/M1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_3/project_3.srcs/sources_1/new/M7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_3/project_3.srcs/sources_1/new/reg56.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg56
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_3/project_3.srcs/sources_1/new/M4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_3/project_3.srcs/sources_1/new/M2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_3/project_3.srcs/sources_1/new/reg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_3/project_3.srcs/sources_1/new/M5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_3/project_3.srcs/sources_1/new/reg25.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg25
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_3/project_3.srcs/sources_1/new/M6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_3/project_3.srcs/sources_1/new/M3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_3/project_3.srcs/sources_1/new/reg23.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg23
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_concatMantise_0_0/sim/design_1_concatMantise_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_concatMantise_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_concatExp_0_0/sim/design_1_concatExp_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_concatExp_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_reg47_0_0/sim/design_1_reg47_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_reg47_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_reg16_0_0/sim/design_1_reg16_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_reg16_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_M1_0_0/sim/design_1_M1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_M1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_M7_0_0/sim/design_1_M7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_M7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_reg56_0_0/sim/design_1_reg56_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_reg56_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_reg16_1_0/sim/design_1_reg16_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_reg16_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_M4_0_0/sim/design_1_M4_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_M4_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_M2_0_0/sim/design_1_M2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_M2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_reg47_1_0/sim/design_1_reg47_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_reg47_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_reg7_0_0/sim/design_1_reg7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_reg7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_M5_0_1/sim/design_1_M5_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_M5_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_reg25_0_0/sim/design_1_reg25_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_reg25_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_reg7_1_0/sim/design_1_reg7_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_reg7_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_M6_0_0/sim/design_1_M6_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_M6_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_M3_0_0/sim/design_1_M3_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_M3_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_reg23_0_0/sim/design_1_reg23_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_reg23_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_3/project_3.ip_user_files/bd/design_1/ip/design_1_reg7_2_0/sim/design_1_reg7_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_reg7_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_3/project_3.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_3/project_3.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/brebu/OneDrive/Desktop/LaburiCN/Lab5incercarea/project_3/project_3.srcs/sim_1/new/test1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test1
