// Seed: 3743641663
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output supply0 id_2;
  inout wire id_1;
  assign id_2 = 1;
  logic [7:0] id_9 = id_9[-1];
  logic [7:0] id_10;
  assign id_9 = id_10[1];
endmodule
module module_1 #(
    parameter id_2 = 32'd17
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire _id_2;
  input logic [7:0] id_1;
  logic [-1 : 1  !==  -1] id_7;
  ;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_4,
      id_7,
      id_6,
      id_7
  );
  assign id_2 = id_6;
endmodule
