Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\steve\Documents\GitHub\atari_pbi\FPGA\pbi_rom.qsys --block-symbol-file --output-directory=C:\Users\steve\Documents\GitHub\atari_pbi\FPGA\pbi_rom --family="MAX 10" --part=10M08SAE144C8G
Progress: Loading FPGA/pbi_rom.qsys
Progress: Reading input file
Progress: Adding onchip_flash_0 [altera_onchip_flash 16.1]
Progress: Parameterizing module onchip_flash_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\steve\Documents\GitHub\atari_pbi\FPGA\pbi_rom.qsys --synthesis=VHDL --output-directory=C:\Users\steve\Documents\GitHub\atari_pbi\FPGA\pbi_rom\synthesis --family="MAX 10" --part=10M08SAE144C8G
Progress: Loading FPGA/pbi_rom.qsys
Progress: Reading input file
Progress: Adding onchip_flash_0 [altera_onchip_flash 16.1]
Progress: Parameterizing module onchip_flash_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: pbi_rom: Generating pbi_rom "pbi_rom" for QUARTUS_SYNTH
Info: onchip_flash_0: Generating top-level entity altera_onchip_flash
Info: onchip_flash_0: "pbi_rom" instantiated altera_onchip_flash "onchip_flash_0"
Info: pbi_rom: Done "pbi_rom" with 2 modules, 5 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
