// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module DiagMatMul (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_M_real_0_address0,
        A_M_real_0_ce0,
        A_M_real_0_q0,
        A_M_real_1_address0,
        A_M_real_1_ce0,
        A_M_real_1_q0,
        A_M_real_2_address0,
        A_M_real_2_ce0,
        A_M_real_2_q0,
        A_M_real_3_address0,
        A_M_real_3_ce0,
        A_M_real_3_q0,
        A_M_real_4_address0,
        A_M_real_4_ce0,
        A_M_real_4_q0,
        A_M_real_5_address0,
        A_M_real_5_ce0,
        A_M_real_5_q0,
        A_M_real_6_address0,
        A_M_real_6_ce0,
        A_M_real_6_q0,
        A_M_real_7_address0,
        A_M_real_7_ce0,
        A_M_real_7_q0,
        A_M_imag_0_address0,
        A_M_imag_0_ce0,
        A_M_imag_0_q0,
        A_M_imag_1_address0,
        A_M_imag_1_ce0,
        A_M_imag_1_q0,
        A_M_imag_2_address0,
        A_M_imag_2_ce0,
        A_M_imag_2_q0,
        A_M_imag_3_address0,
        A_M_imag_3_ce0,
        A_M_imag_3_q0,
        A_M_imag_4_address0,
        A_M_imag_4_ce0,
        A_M_imag_4_q0,
        A_M_imag_5_address0,
        A_M_imag_5_ce0,
        A_M_imag_5_q0,
        A_M_imag_6_address0,
        A_M_imag_6_ce0,
        A_M_imag_6_q0,
        A_M_imag_7_address0,
        A_M_imag_7_ce0,
        A_M_imag_7_q0,
        B_M_real_0_address0,
        B_M_real_0_ce0,
        B_M_real_0_q0,
        B_M_real_0_address1,
        B_M_real_0_ce1,
        B_M_real_0_q1,
        B_M_real_1_address0,
        B_M_real_1_ce0,
        B_M_real_1_q0,
        B_M_real_1_address1,
        B_M_real_1_ce1,
        B_M_real_1_q1,
        B_M_real_2_address0,
        B_M_real_2_ce0,
        B_M_real_2_q0,
        B_M_real_2_address1,
        B_M_real_2_ce1,
        B_M_real_2_q1,
        B_M_real_3_address0,
        B_M_real_3_ce0,
        B_M_real_3_q0,
        B_M_real_3_address1,
        B_M_real_3_ce1,
        B_M_real_3_q1,
        B_M_imag_0_address0,
        B_M_imag_0_ce0,
        B_M_imag_0_q0,
        B_M_imag_0_address1,
        B_M_imag_0_ce1,
        B_M_imag_0_q1,
        B_M_imag_1_address0,
        B_M_imag_1_ce0,
        B_M_imag_1_q0,
        B_M_imag_1_address1,
        B_M_imag_1_ce1,
        B_M_imag_1_q1,
        B_M_imag_2_address0,
        B_M_imag_2_ce0,
        B_M_imag_2_q0,
        B_M_imag_2_address1,
        B_M_imag_2_ce1,
        B_M_imag_2_q1,
        B_M_imag_3_address0,
        B_M_imag_3_ce0,
        B_M_imag_3_q0,
        B_M_imag_3_address1,
        B_M_imag_3_ce1,
        B_M_imag_3_q1,
        C_M_real_0_0_read,
        C_M_real_0_1_read,
        C_M_real_0_2_read,
        C_M_real_0_3_read,
        C_M_real_1_0_read,
        C_M_real_1_1_read,
        C_M_real_1_2_read,
        C_M_real_1_3_read,
        C_M_real_2_0_read,
        C_M_real_2_1_read,
        C_M_real_2_2_read,
        C_M_real_2_3_read,
        C_M_real_3_0_read,
        C_M_real_3_1_read,
        C_M_real_3_2_read,
        C_M_real_3_3_read,
        C_M_imag_0_0_read,
        C_M_imag_0_1_read,
        C_M_imag_0_2_read,
        C_M_imag_0_3_read,
        C_M_imag_1_0_read,
        C_M_imag_1_1_read,
        C_M_imag_1_2_read,
        C_M_imag_1_3_read,
        C_M_imag_2_0_read,
        C_M_imag_2_1_read,
        C_M_imag_2_2_read,
        C_M_imag_2_3_read,
        C_M_imag_3_0_read,
        C_M_imag_3_1_read,
        C_M_imag_3_2_read,
        C_M_imag_3_3_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19,
        ap_return_20,
        ap_return_21,
        ap_return_22,
        ap_return_23,
        ap_return_24,
        ap_return_25,
        ap_return_26,
        ap_return_27,
        ap_return_28,
        ap_return_29,
        ap_return_30,
        ap_return_31
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state42 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] A_M_real_0_address0;
output   A_M_real_0_ce0;
input  [31:0] A_M_real_0_q0;
output  [3:0] A_M_real_1_address0;
output   A_M_real_1_ce0;
input  [31:0] A_M_real_1_q0;
output  [3:0] A_M_real_2_address0;
output   A_M_real_2_ce0;
input  [31:0] A_M_real_2_q0;
output  [3:0] A_M_real_3_address0;
output   A_M_real_3_ce0;
input  [31:0] A_M_real_3_q0;
output  [3:0] A_M_real_4_address0;
output   A_M_real_4_ce0;
input  [31:0] A_M_real_4_q0;
output  [3:0] A_M_real_5_address0;
output   A_M_real_5_ce0;
input  [31:0] A_M_real_5_q0;
output  [3:0] A_M_real_6_address0;
output   A_M_real_6_ce0;
input  [31:0] A_M_real_6_q0;
output  [3:0] A_M_real_7_address0;
output   A_M_real_7_ce0;
input  [31:0] A_M_real_7_q0;
output  [3:0] A_M_imag_0_address0;
output   A_M_imag_0_ce0;
input  [31:0] A_M_imag_0_q0;
output  [3:0] A_M_imag_1_address0;
output   A_M_imag_1_ce0;
input  [31:0] A_M_imag_1_q0;
output  [3:0] A_M_imag_2_address0;
output   A_M_imag_2_ce0;
input  [31:0] A_M_imag_2_q0;
output  [3:0] A_M_imag_3_address0;
output   A_M_imag_3_ce0;
input  [31:0] A_M_imag_3_q0;
output  [3:0] A_M_imag_4_address0;
output   A_M_imag_4_ce0;
input  [31:0] A_M_imag_4_q0;
output  [3:0] A_M_imag_5_address0;
output   A_M_imag_5_ce0;
input  [31:0] A_M_imag_5_q0;
output  [3:0] A_M_imag_6_address0;
output   A_M_imag_6_ce0;
input  [31:0] A_M_imag_6_q0;
output  [3:0] A_M_imag_7_address0;
output   A_M_imag_7_ce0;
input  [31:0] A_M_imag_7_q0;
output  [4:0] B_M_real_0_address0;
output   B_M_real_0_ce0;
input  [31:0] B_M_real_0_q0;
output  [4:0] B_M_real_0_address1;
output   B_M_real_0_ce1;
input  [31:0] B_M_real_0_q1;
output  [4:0] B_M_real_1_address0;
output   B_M_real_1_ce0;
input  [31:0] B_M_real_1_q0;
output  [4:0] B_M_real_1_address1;
output   B_M_real_1_ce1;
input  [31:0] B_M_real_1_q1;
output  [4:0] B_M_real_2_address0;
output   B_M_real_2_ce0;
input  [31:0] B_M_real_2_q0;
output  [4:0] B_M_real_2_address1;
output   B_M_real_2_ce1;
input  [31:0] B_M_real_2_q1;
output  [4:0] B_M_real_3_address0;
output   B_M_real_3_ce0;
input  [31:0] B_M_real_3_q0;
output  [4:0] B_M_real_3_address1;
output   B_M_real_3_ce1;
input  [31:0] B_M_real_3_q1;
output  [4:0] B_M_imag_0_address0;
output   B_M_imag_0_ce0;
input  [31:0] B_M_imag_0_q0;
output  [4:0] B_M_imag_0_address1;
output   B_M_imag_0_ce1;
input  [31:0] B_M_imag_0_q1;
output  [4:0] B_M_imag_1_address0;
output   B_M_imag_1_ce0;
input  [31:0] B_M_imag_1_q0;
output  [4:0] B_M_imag_1_address1;
output   B_M_imag_1_ce1;
input  [31:0] B_M_imag_1_q1;
output  [4:0] B_M_imag_2_address0;
output   B_M_imag_2_ce0;
input  [31:0] B_M_imag_2_q0;
output  [4:0] B_M_imag_2_address1;
output   B_M_imag_2_ce1;
input  [31:0] B_M_imag_2_q1;
output  [4:0] B_M_imag_3_address0;
output   B_M_imag_3_ce0;
input  [31:0] B_M_imag_3_q0;
output  [4:0] B_M_imag_3_address1;
output   B_M_imag_3_ce1;
input  [31:0] B_M_imag_3_q1;
input  [31:0] C_M_real_0_0_read;
input  [31:0] C_M_real_0_1_read;
input  [31:0] C_M_real_0_2_read;
input  [31:0] C_M_real_0_3_read;
input  [31:0] C_M_real_1_0_read;
input  [31:0] C_M_real_1_1_read;
input  [31:0] C_M_real_1_2_read;
input  [31:0] C_M_real_1_3_read;
input  [31:0] C_M_real_2_0_read;
input  [31:0] C_M_real_2_1_read;
input  [31:0] C_M_real_2_2_read;
input  [31:0] C_M_real_2_3_read;
input  [31:0] C_M_real_3_0_read;
input  [31:0] C_M_real_3_1_read;
input  [31:0] C_M_real_3_2_read;
input  [31:0] C_M_real_3_3_read;
input  [31:0] C_M_imag_0_0_read;
input  [31:0] C_M_imag_0_1_read;
input  [31:0] C_M_imag_0_2_read;
input  [31:0] C_M_imag_0_3_read;
input  [31:0] C_M_imag_1_0_read;
input  [31:0] C_M_imag_1_1_read;
input  [31:0] C_M_imag_1_2_read;
input  [31:0] C_M_imag_1_3_read;
input  [31:0] C_M_imag_2_0_read;
input  [31:0] C_M_imag_2_1_read;
input  [31:0] C_M_imag_2_2_read;
input  [31:0] C_M_imag_2_3_read;
input  [31:0] C_M_imag_3_0_read;
input  [31:0] C_M_imag_3_1_read;
input  [31:0] C_M_imag_3_2_read;
input  [31:0] C_M_imag_3_3_read;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] ap_return_4;
output  [31:0] ap_return_5;
output  [31:0] ap_return_6;
output  [31:0] ap_return_7;
output  [31:0] ap_return_8;
output  [31:0] ap_return_9;
output  [31:0] ap_return_10;
output  [31:0] ap_return_11;
output  [31:0] ap_return_12;
output  [31:0] ap_return_13;
output  [31:0] ap_return_14;
output  [31:0] ap_return_15;
output  [31:0] ap_return_16;
output  [31:0] ap_return_17;
output  [31:0] ap_return_18;
output  [31:0] ap_return_19;
output  [31:0] ap_return_20;
output  [31:0] ap_return_21;
output  [31:0] ap_return_22;
output  [31:0] ap_return_23;
output  [31:0] ap_return_24;
output  [31:0] ap_return_25;
output  [31:0] ap_return_26;
output  [31:0] ap_return_27;
output  [31:0] ap_return_28;
output  [31:0] ap_return_29;
output  [31:0] ap_return_30;
output  [31:0] ap_return_31;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg A_M_real_0_ce0;
reg A_M_real_1_ce0;
reg A_M_real_2_ce0;
reg A_M_real_3_ce0;
reg A_M_real_4_ce0;
reg A_M_real_5_ce0;
reg A_M_real_6_ce0;
reg A_M_real_7_ce0;
reg A_M_imag_0_ce0;
reg A_M_imag_1_ce0;
reg A_M_imag_2_ce0;
reg A_M_imag_3_ce0;
reg A_M_imag_4_ce0;
reg A_M_imag_5_ce0;
reg A_M_imag_6_ce0;
reg A_M_imag_7_ce0;
reg B_M_real_0_ce0;
reg B_M_real_0_ce1;
reg B_M_real_1_ce0;
reg B_M_real_1_ce1;
reg B_M_real_2_ce0;
reg B_M_real_2_ce1;
reg B_M_real_3_ce0;
reg B_M_real_3_ce1;
reg B_M_imag_0_ce0;
reg B_M_imag_0_ce1;
reg B_M_imag_1_ce0;
reg B_M_imag_1_ce1;
reg B_M_imag_2_ce0;
reg B_M_imag_2_ce1;
reg B_M_imag_3_ce0;
reg B_M_imag_3_ce1;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [4:0] i_0_reg_1024;
wire   [0:0] icmp_ln5_fu_1453_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    ap_block_state9_pp0_stage0_iter7;
wire    ap_block_state10_pp0_stage0_iter8;
wire    ap_block_state11_pp0_stage0_iter9;
wire    ap_block_state12_pp0_stage0_iter10;
wire    ap_block_state13_pp0_stage0_iter11;
wire    ap_block_state14_pp0_stage0_iter12;
wire    ap_block_state15_pp0_stage0_iter13;
wire    ap_block_state16_pp0_stage0_iter14;
wire    ap_block_state17_pp0_stage0_iter15;
wire    ap_block_state18_pp0_stage0_iter16;
wire    ap_block_state19_pp0_stage0_iter17;
wire    ap_block_state20_pp0_stage0_iter18;
wire    ap_block_state21_pp0_stage0_iter19;
wire    ap_block_state22_pp0_stage0_iter20;
wire    ap_block_state23_pp0_stage0_iter21;
wire    ap_block_state24_pp0_stage0_iter22;
wire    ap_block_state25_pp0_stage0_iter23;
wire    ap_block_state26_pp0_stage0_iter24;
wire    ap_block_state27_pp0_stage0_iter25;
wire    ap_block_state28_pp0_stage0_iter26;
wire    ap_block_state29_pp0_stage0_iter27;
wire    ap_block_state30_pp0_stage0_iter28;
wire    ap_block_state31_pp0_stage0_iter29;
wire    ap_block_state32_pp0_stage0_iter30;
wire    ap_block_state33_pp0_stage0_iter31;
wire    ap_block_state34_pp0_stage0_iter32;
wire    ap_block_state35_pp0_stage0_iter33;
wire    ap_block_state36_pp0_stage0_iter34;
wire    ap_block_state37_pp0_stage0_iter35;
wire    ap_block_state38_pp0_stage0_iter36;
wire    ap_block_state39_pp0_stage0_iter37;
wire    ap_block_state40_pp0_stage0_iter38;
wire    ap_block_state41_pp0_stage0_iter39;
wire    ap_block_pp0_stage0_11001;
wire   [4:0] i_fu_1459_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [63:0] zext_ln9_fu_1465_p1;
reg   [63:0] zext_ln9_reg_3011;
reg   [63:0] zext_ln9_reg_3011_pp0_iter1_reg;
reg   [63:0] zext_ln9_reg_3011_pp0_iter2_reg;
reg   [63:0] zext_ln9_reg_3011_pp0_iter3_reg;
reg   [63:0] zext_ln9_reg_3011_pp0_iter4_reg;
reg   [63:0] zext_ln9_reg_3011_pp0_iter5_reg;
reg   [63:0] zext_ln9_reg_3011_pp0_iter6_reg;
reg   [63:0] zext_ln9_reg_3011_pp0_iter7_reg;
reg   [63:0] zext_ln9_reg_3011_pp0_iter8_reg;
reg   [63:0] zext_ln9_reg_3011_pp0_iter9_reg;
reg   [63:0] zext_ln9_reg_3011_pp0_iter10_reg;
reg   [63:0] zext_ln9_reg_3011_pp0_iter11_reg;
reg   [63:0] zext_ln9_reg_3011_pp0_iter12_reg;
reg   [63:0] zext_ln9_reg_3011_pp0_iter13_reg;
reg   [63:0] zext_ln9_reg_3011_pp0_iter14_reg;
reg   [63:0] zext_ln9_reg_3011_pp0_iter15_reg;
reg   [63:0] zext_ln9_reg_3011_pp0_iter16_reg;
reg   [63:0] zext_ln9_reg_3011_pp0_iter17_reg;
reg   [63:0] zext_ln9_reg_3011_pp0_iter18_reg;
reg   [63:0] zext_ln9_reg_3011_pp0_iter19_reg;
reg   [63:0] zext_ln9_reg_3011_pp0_iter20_reg;
reg   [63:0] zext_ln9_reg_3011_pp0_iter21_reg;
reg   [63:0] zext_ln9_reg_3011_pp0_iter22_reg;
reg   [63:0] zext_ln9_reg_3011_pp0_iter23_reg;
reg   [63:0] zext_ln9_reg_3011_pp0_iter24_reg;
reg   [63:0] zext_ln9_reg_3011_pp0_iter25_reg;
reg   [63:0] zext_ln9_reg_3011_pp0_iter26_reg;
reg   [63:0] zext_ln9_reg_3011_pp0_iter27_reg;
wire   [4:0] xor_ln9_fu_1473_p2;
reg   [4:0] xor_ln9_reg_3040;
reg   [4:0] xor_ln9_reg_3040_pp0_iter1_reg;
reg   [4:0] xor_ln9_reg_3040_pp0_iter2_reg;
reg   [4:0] xor_ln9_reg_3040_pp0_iter3_reg;
reg   [4:0] xor_ln9_reg_3040_pp0_iter4_reg;
reg   [4:0] xor_ln9_reg_3040_pp0_iter5_reg;
reg   [4:0] xor_ln9_reg_3040_pp0_iter6_reg;
reg   [4:0] xor_ln9_reg_3040_pp0_iter7_reg;
reg   [4:0] xor_ln9_reg_3040_pp0_iter8_reg;
reg   [4:0] xor_ln9_reg_3040_pp0_iter9_reg;
reg   [4:0] xor_ln9_reg_3040_pp0_iter10_reg;
reg   [4:0] xor_ln9_reg_3040_pp0_iter11_reg;
reg   [4:0] xor_ln9_reg_3040_pp0_iter12_reg;
reg   [4:0] xor_ln9_reg_3040_pp0_iter13_reg;
reg   [4:0] xor_ln9_reg_3040_pp0_iter14_reg;
reg   [4:0] xor_ln9_reg_3040_pp0_iter15_reg;
wire   [2:0] trunc_ln11_1_fu_1479_p4;
reg   [2:0] trunc_ln11_1_reg_3060;
reg   [2:0] trunc_ln11_1_reg_3060_pp0_iter1_reg;
reg   [2:0] trunc_ln11_1_reg_3060_pp0_iter2_reg;
reg   [2:0] trunc_ln11_1_reg_3060_pp0_iter3_reg;
reg   [2:0] trunc_ln11_1_reg_3060_pp0_iter4_reg;
reg   [2:0] trunc_ln11_1_reg_3060_pp0_iter5_reg;
reg   [2:0] trunc_ln11_1_reg_3060_pp0_iter6_reg;
reg   [2:0] trunc_ln11_1_reg_3060_pp0_iter7_reg;
reg   [2:0] trunc_ln11_1_reg_3060_pp0_iter8_reg;
reg   [2:0] trunc_ln11_1_reg_3060_pp0_iter9_reg;
reg   [2:0] trunc_ln11_1_reg_3060_pp0_iter10_reg;
reg   [2:0] trunc_ln11_1_reg_3060_pp0_iter11_reg;
reg   [2:0] trunc_ln11_1_reg_3060_pp0_iter12_reg;
reg   [2:0] trunc_ln11_1_reg_3060_pp0_iter13_reg;
reg   [2:0] trunc_ln11_1_reg_3060_pp0_iter14_reg;
reg   [2:0] trunc_ln11_1_reg_3060_pp0_iter15_reg;
reg   [2:0] trunc_ln11_1_reg_3060_pp0_iter16_reg;
reg   [2:0] trunc_ln11_1_reg_3060_pp0_iter17_reg;
reg   [2:0] trunc_ln11_1_reg_3060_pp0_iter18_reg;
reg   [2:0] trunc_ln11_1_reg_3060_pp0_iter19_reg;
reg   [2:0] trunc_ln11_1_reg_3060_pp0_iter20_reg;
reg   [2:0] trunc_ln11_1_reg_3060_pp0_iter21_reg;
reg   [2:0] trunc_ln11_1_reg_3060_pp0_iter22_reg;
reg   [2:0] trunc_ln11_1_reg_3060_pp0_iter23_reg;
reg   [2:0] trunc_ln11_1_reg_3060_pp0_iter24_reg;
reg   [2:0] trunc_ln11_1_reg_3060_pp0_iter25_reg;
reg   [2:0] trunc_ln11_1_reg_3060_pp0_iter26_reg;
reg   [2:0] trunc_ln11_1_reg_3060_pp0_iter27_reg;
reg   [2:0] trunc_ln11_1_reg_3060_pp0_iter28_reg;
reg   [2:0] trunc_ln11_1_reg_3060_pp0_iter29_reg;
reg   [2:0] trunc_ln11_1_reg_3060_pp0_iter30_reg;
reg   [2:0] trunc_ln11_1_reg_3060_pp0_iter31_reg;
reg   [2:0] trunc_ln11_1_reg_3060_pp0_iter32_reg;
reg   [2:0] trunc_ln11_1_reg_3060_pp0_iter33_reg;
reg   [2:0] trunc_ln11_1_reg_3060_pp0_iter34_reg;
reg   [2:0] trunc_ln11_1_reg_3060_pp0_iter35_reg;
reg   [2:0] trunc_ln11_1_reg_3060_pp0_iter36_reg;
reg   [2:0] trunc_ln11_1_reg_3060_pp0_iter37_reg;
reg   [2:0] trunc_ln11_1_reg_3060_pp0_iter38_reg;
wire   [1:0] trunc_ln11_fu_1489_p1;
reg   [1:0] trunc_ln11_reg_3064;
reg   [1:0] trunc_ln11_reg_3064_pp0_iter1_reg;
reg   [1:0] trunc_ln11_reg_3064_pp0_iter2_reg;
reg   [1:0] trunc_ln11_reg_3064_pp0_iter3_reg;
reg   [1:0] trunc_ln11_reg_3064_pp0_iter4_reg;
reg   [1:0] trunc_ln11_reg_3064_pp0_iter5_reg;
reg   [1:0] trunc_ln11_reg_3064_pp0_iter6_reg;
reg   [1:0] trunc_ln11_reg_3064_pp0_iter7_reg;
reg   [1:0] trunc_ln11_reg_3064_pp0_iter8_reg;
reg   [1:0] trunc_ln11_reg_3064_pp0_iter9_reg;
reg   [1:0] trunc_ln11_reg_3064_pp0_iter10_reg;
reg   [1:0] trunc_ln11_reg_3064_pp0_iter11_reg;
reg   [1:0] trunc_ln11_reg_3064_pp0_iter12_reg;
reg   [1:0] trunc_ln11_reg_3064_pp0_iter13_reg;
reg   [1:0] trunc_ln11_reg_3064_pp0_iter14_reg;
reg   [1:0] trunc_ln11_reg_3064_pp0_iter15_reg;
reg   [1:0] trunc_ln11_reg_3064_pp0_iter16_reg;
reg   [1:0] trunc_ln11_reg_3064_pp0_iter17_reg;
reg   [1:0] trunc_ln11_reg_3064_pp0_iter18_reg;
reg   [1:0] trunc_ln11_reg_3064_pp0_iter19_reg;
reg   [1:0] trunc_ln11_reg_3064_pp0_iter20_reg;
reg   [1:0] trunc_ln11_reg_3064_pp0_iter21_reg;
reg   [1:0] trunc_ln11_reg_3064_pp0_iter22_reg;
reg   [1:0] trunc_ln11_reg_3064_pp0_iter23_reg;
reg   [1:0] trunc_ln11_reg_3064_pp0_iter24_reg;
reg   [1:0] trunc_ln11_reg_3064_pp0_iter25_reg;
reg   [1:0] trunc_ln11_reg_3064_pp0_iter26_reg;
reg   [1:0] trunc_ln11_reg_3064_pp0_iter27_reg;
reg   [1:0] trunc_ln11_reg_3064_pp0_iter28_reg;
reg   [1:0] trunc_ln11_reg_3064_pp0_iter29_reg;
reg   [1:0] trunc_ln11_reg_3064_pp0_iter30_reg;
reg   [1:0] trunc_ln11_reg_3064_pp0_iter31_reg;
reg   [1:0] trunc_ln11_reg_3064_pp0_iter32_reg;
reg   [1:0] trunc_ln11_reg_3064_pp0_iter33_reg;
reg   [1:0] trunc_ln11_reg_3064_pp0_iter34_reg;
reg   [1:0] trunc_ln11_reg_3064_pp0_iter35_reg;
reg   [1:0] trunc_ln11_reg_3064_pp0_iter36_reg;
reg   [1:0] trunc_ln11_reg_3064_pp0_iter37_reg;
reg   [1:0] trunc_ln11_reg_3064_pp0_iter38_reg;
reg   [31:0] p_r_M_real_reg_3068;
reg   [31:0] p_r_M_imag_reg_3074;
reg   [31:0] p_t_real_reg_3080;
reg    ap_enable_reg_pp0_iter1;
reg   [31:0] p_t_imag_reg_3086;
wire   [31:0] grp_fu_1165_p2;
reg   [31:0] tmp_i_i_reg_3092;
wire   [31:0] grp_fu_1169_p2;
reg   [31:0] tmp_2_i_i_reg_3097;
wire   [31:0] grp_fu_1173_p2;
reg   [31:0] tmp_4_i_i_reg_3102;
wire   [31:0] grp_fu_1177_p2;
reg   [31:0] tmp_5_i_i_reg_3107;
reg   [31:0] p_r_M_real_8_reg_3132;
reg   [31:0] p_r_M_imag_8_reg_3138;
reg   [31:0] p_t_real_1_reg_3144;
reg    ap_enable_reg_pp0_iter5;
reg   [31:0] p_t_imag_1_reg_3150;
wire   [31:0] grp_fu_1035_p2;
reg   [31:0] complex_M_real_writ_reg_3156;
wire   [31:0] grp_fu_1039_p2;
reg   [31:0] complex_M_imag_writ_reg_3161;
wire   [31:0] grp_fu_1181_p2;
reg   [31:0] tmp_i_i7_reg_3166;
wire   [31:0] grp_fu_1185_p2;
reg   [31:0] tmp_2_i_i1_reg_3171;
wire   [31:0] grp_fu_1189_p2;
reg   [31:0] tmp_4_i_i1_reg_3176;
wire   [31:0] grp_fu_1193_p2;
reg   [31:0] tmp_5_i_i1_reg_3181;
reg   [31:0] p_r_M_real_9_reg_3206;
reg   [31:0] p_r_M_imag_9_reg_3212;
reg   [31:0] p_t_real_2_reg_3218;
reg    ap_enable_reg_pp0_iter9;
reg   [31:0] p_t_imag_2_reg_3224;
wire   [31:0] grp_fu_1043_p2;
reg   [31:0] complex_M_real_writ_8_reg_3230;
wire   [31:0] grp_fu_1048_p2;
reg   [31:0] complex_M_imag_writ_8_reg_3235;
wire   [31:0] grp_fu_1053_p2;
reg   [31:0] complex_M_real_writ_9_reg_3240;
wire   [31:0] grp_fu_1057_p2;
reg   [31:0] complex_M_imag_writ_9_reg_3245;
wire   [31:0] grp_fu_1197_p2;
reg   [31:0] tmp_i_i8_reg_3250;
wire   [31:0] grp_fu_1201_p2;
reg   [31:0] tmp_2_i_i2_reg_3255;
wire   [31:0] grp_fu_1205_p2;
reg   [31:0] tmp_4_i_i2_reg_3260;
wire   [31:0] grp_fu_1209_p2;
reg   [31:0] tmp_5_i_i2_reg_3265;
reg   [31:0] p_r_M_real_10_reg_3290;
reg   [31:0] p_r_M_imag_10_reg_3296;
reg   [31:0] p_t_real_3_reg_3302;
reg    ap_enable_reg_pp0_iter13;
reg   [31:0] p_t_imag_3_reg_3308;
wire   [31:0] grp_fu_1061_p2;
reg   [31:0] complex_M_real_writ_15_reg_3314;
wire   [31:0] grp_fu_1065_p2;
reg   [31:0] complex_M_imag_writ_15_reg_3319;
wire   [31:0] grp_fu_1069_p2;
reg   [31:0] complex_M_real_writ_1_reg_3324;
wire   [31:0] grp_fu_1073_p2;
reg   [31:0] complex_M_imag_writ_1_reg_3329;
wire   [31:0] grp_fu_1213_p2;
reg   [31:0] tmp_i_i9_reg_3334;
wire   [31:0] grp_fu_1217_p2;
reg   [31:0] tmp_2_i_i3_reg_3339;
wire   [31:0] grp_fu_1221_p2;
reg   [31:0] tmp_4_i_i3_reg_3344;
wire   [31:0] grp_fu_1225_p2;
reg   [31:0] tmp_5_i_i3_reg_3349;
wire   [63:0] zext_ln9_1_fu_1573_p1;
reg   [63:0] zext_ln9_1_reg_3354;
reg   [63:0] zext_ln9_1_reg_3354_pp0_iter17_reg;
reg   [63:0] zext_ln9_1_reg_3354_pp0_iter18_reg;
reg   [63:0] zext_ln9_1_reg_3354_pp0_iter19_reg;
reg   [63:0] zext_ln9_1_reg_3354_pp0_iter20_reg;
reg   [63:0] zext_ln9_1_reg_3354_pp0_iter21_reg;
reg   [63:0] zext_ln9_1_reg_3354_pp0_iter22_reg;
reg   [63:0] zext_ln9_1_reg_3354_pp0_iter23_reg;
reg   [63:0] zext_ln9_1_reg_3354_pp0_iter24_reg;
reg   [63:0] zext_ln9_1_reg_3354_pp0_iter25_reg;
reg   [63:0] zext_ln9_1_reg_3354_pp0_iter26_reg;
reg   [63:0] zext_ln9_1_reg_3354_pp0_iter27_reg;
reg   [31:0] p_r_M_real_11_reg_3384;
reg   [31:0] p_r_M_imag_11_reg_3390;
reg   [31:0] p_t_real_4_reg_3396;
reg    ap_enable_reg_pp0_iter17;
reg   [31:0] p_t_imag_4_reg_3402;
wire   [31:0] grp_fu_1077_p2;
reg   [31:0] complex_M_real_writ_2_reg_3408;
wire   [31:0] grp_fu_1081_p2;
reg   [31:0] complex_M_imag_writ_2_reg_3413;
wire   [31:0] grp_fu_1085_p2;
reg   [31:0] complex_M_real_writ_3_reg_3418;
wire   [31:0] grp_fu_1089_p2;
reg   [31:0] complex_M_imag_writ_3_reg_3423;
wire   [31:0] grp_fu_1229_p2;
reg   [31:0] tmp_i_i1_reg_3428;
wire   [31:0] grp_fu_1233_p2;
reg   [31:0] tmp_2_i_i4_reg_3433;
wire   [31:0] grp_fu_1237_p2;
reg   [31:0] tmp_4_i_i4_reg_3438;
wire   [31:0] grp_fu_1241_p2;
reg   [31:0] tmp_5_i_i4_reg_3443;
reg   [31:0] p_r_M_real_12_reg_3468;
reg   [31:0] p_r_M_imag_12_reg_3474;
reg   [31:0] p_t_real_5_reg_3480;
reg    ap_enable_reg_pp0_iter21;
reg   [31:0] p_t_imag_5_reg_3486;
wire   [31:0] grp_fu_1093_p2;
reg   [31:0] complex_M_real_writ_4_reg_3492;
wire   [31:0] grp_fu_1097_p2;
reg   [31:0] complex_M_imag_writ_4_reg_3497;
wire   [31:0] grp_fu_1101_p2;
reg   [31:0] complex_M_real_writ_5_reg_3502;
wire   [31:0] grp_fu_1105_p2;
reg   [31:0] complex_M_imag_writ_5_reg_3507;
wire   [31:0] grp_fu_1245_p2;
reg   [31:0] tmp_i_i2_reg_3512;
wire   [31:0] grp_fu_1249_p2;
reg   [31:0] tmp_2_i_i5_reg_3517;
wire   [31:0] grp_fu_1253_p2;
reg   [31:0] tmp_4_i_i5_reg_3522;
wire   [31:0] grp_fu_1257_p2;
reg   [31:0] tmp_5_i_i5_reg_3527;
reg   [31:0] p_r_M_real_13_reg_3552;
reg   [31:0] p_r_M_imag_13_reg_3558;
reg   [31:0] p_t_real_6_reg_3564;
reg    ap_enable_reg_pp0_iter25;
reg   [31:0] p_t_imag_6_reg_3570;
wire   [31:0] grp_fu_1109_p2;
reg   [31:0] complex_M_real_writ_6_reg_3576;
wire   [31:0] grp_fu_1113_p2;
reg   [31:0] complex_M_imag_writ_6_reg_3581;
wire   [31:0] grp_fu_1117_p2;
reg   [31:0] complex_M_real_writ_7_reg_3586;
wire   [31:0] grp_fu_1121_p2;
reg   [31:0] complex_M_imag_writ_7_reg_3591;
wire   [31:0] grp_fu_1261_p2;
reg   [31:0] tmp_i_i3_reg_3596;
wire   [31:0] grp_fu_1265_p2;
reg   [31:0] tmp_2_i_i6_reg_3601;
wire   [31:0] grp_fu_1269_p2;
reg   [31:0] tmp_4_i_i6_reg_3606;
wire   [31:0] grp_fu_1273_p2;
reg   [31:0] tmp_5_i_i6_reg_3611;
reg   [31:0] p_r_M_real_14_reg_3636;
reg   [31:0] p_r_M_imag_14_reg_3642;
reg   [31:0] p_t_real_7_reg_3648;
reg    ap_enable_reg_pp0_iter29;
reg   [31:0] p_t_imag_7_reg_3654;
wire   [31:0] grp_fu_1125_p2;
reg   [31:0] complex_M_real_writ_10_reg_3660;
wire   [31:0] grp_fu_1129_p2;
reg   [31:0] complex_M_imag_writ_10_reg_3665;
wire   [31:0] grp_fu_1133_p2;
reg   [31:0] complex_M_real_writ_11_reg_3670;
wire   [31:0] grp_fu_1137_p2;
reg   [31:0] complex_M_imag_writ_11_reg_3675;
wire   [31:0] grp_fu_1277_p2;
reg   [31:0] tmp_i_i4_reg_3680;
wire   [31:0] grp_fu_1281_p2;
reg   [31:0] tmp_2_i_i7_reg_3685;
wire   [31:0] grp_fu_1285_p2;
reg   [31:0] tmp_4_i_i7_reg_3690;
wire   [31:0] grp_fu_1289_p2;
reg   [31:0] tmp_5_i_i7_reg_3695;
wire   [31:0] grp_fu_1141_p2;
reg   [31:0] complex_M_real_writ_12_reg_3700;
wire   [31:0] grp_fu_1145_p2;
reg   [31:0] complex_M_imag_writ_12_reg_3705;
wire   [31:0] grp_fu_1149_p2;
reg   [31:0] complex_M_real_writ_13_reg_3710;
wire   [31:0] grp_fu_1153_p2;
reg   [31:0] complex_M_imag_writ_13_reg_3715;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
wire    ap_block_pp0_stage0;
reg   [31:0] C_M_imag1224_032_fu_168;
wire   [31:0] grp_fu_1161_p2;
wire    ap_CS_fsm_state42;
reg   [0:0] write_flag_0_fu_172;
reg   [0:0] write_flag95_0_fu_176;
reg   [31:0] C_M_imag1223_033_fu_180;
reg   [31:0] C_M_real_034_fu_184;
wire   [31:0] grp_fu_1157_p2;
reg   [0:0] write_flag92_0_fu_188;
reg   [31:0] C_M_imag1222_035_fu_192;
reg   [0:0] write_flag4_0_fu_196;
reg   [0:0] write_flag89_0_fu_200;
reg   [31:0] C_M_imag12_036_fu_204;
reg   [31:0] C_M_real16_037_fu_208;
reg   [0:0] write_flag86_0_fu_212;
reg   [31:0] C_M_imag1121_038_fu_216;
reg   [0:0] write_flag8_0_fu_220;
reg   [0:0] write_flag83_0_fu_224;
reg   [31:0] C_M_imag1120_039_fu_228;
reg   [31:0] C_M_real2_040_fu_232;
reg   [0:0] write_flag80_0_fu_236;
reg   [31:0] C_M_imag1119_041_fu_240;
reg   [0:0] write_flag11_0_fu_244;
reg   [0:0] write_flag77_0_fu_248;
reg   [31:0] C_M_imag11_042_fu_252;
reg   [31:0] C_M_real3_043_fu_256;
reg   [0:0] write_flag74_0_fu_260;
reg   [31:0] C_M_imag1018_044_fu_264;
reg   [0:0] write_flag14_0_fu_268;
reg   [0:0] write_flag71_0_fu_272;
reg   [31:0] C_M_imag1017_045_fu_276;
reg   [31:0] C_M_real7_046_fu_280;
reg   [0:0] write_flag68_0_fu_284;
reg   [31:0] C_M_imag1016_047_fu_288;
reg   [0:0] write_flag17_0_fu_292;
reg   [0:0] write_flag65_0_fu_296;
reg   [31:0] C_M_imag10_048_fu_300;
reg   [31:0] C_M_real74_049_fu_304;
reg   [0:0] write_flag62_0_fu_308;
reg   [31:0] C_M_imag15_050_fu_312;
reg   [0:0] write_flag20_0_fu_316;
reg   [0:0] write_flag59_0_fu_320;
reg   [31:0] C_M_imag14_051_fu_324;
reg   [31:0] C_M_real75_052_fu_328;
reg   [0:0] write_flag56_0_fu_332;
reg   [31:0] C_M_imag13_053_fu_336;
reg   [0:0] write_flag23_0_fu_340;
reg   [0:0] write_flag53_0_fu_344;
reg   [31:0] C_M_imag_054_fu_348;
reg   [31:0] C_M_real76_055_fu_352;
reg   [0:0] write_flag50_0_fu_356;
reg   [31:0] C_M_real912_056_fu_360;
reg   [0:0] write_flag26_0_fu_364;
reg   [0:0] write_flag47_0_fu_368;
reg   [31:0] C_M_real911_057_fu_372;
reg   [31:0] C_M_real8_058_fu_376;
reg   [0:0] write_flag44_0_fu_380;
reg   [31:0] C_M_real910_059_fu_384;
reg   [0:0] write_flag29_0_fu_388;
reg   [0:0] write_flag41_0_fu_392;
reg   [31:0] C_M_real9_060_fu_396;
reg   [31:0] C_M_real87_061_fu_400;
reg   [0:0] write_flag38_0_fu_404;
reg   [31:0] C_M_real89_062_fu_408;
reg   [0:0] write_flag32_0_fu_412;
reg   [0:0] write_flag35_0_fu_416;
reg   [31:0] C_M_real88_063_fu_420;
wire   [31:0] select_ln13_fu_2010_p3;
wire   [31:0] select_ln13_1_fu_2017_p3;
wire   [31:0] select_ln13_2_fu_2024_p3;
wire   [31:0] select_ln13_3_fu_2031_p3;
wire   [31:0] select_ln13_4_fu_2038_p3;
wire   [31:0] select_ln13_5_fu_2045_p3;
wire   [31:0] select_ln13_6_fu_2052_p3;
wire   [31:0] select_ln13_7_fu_2059_p3;
wire   [31:0] select_ln13_8_fu_2066_p3;
wire   [31:0] select_ln13_9_fu_2073_p3;
wire   [31:0] select_ln13_10_fu_2080_p3;
wire   [31:0] select_ln13_11_fu_2087_p3;
wire   [31:0] select_ln13_12_fu_2094_p3;
wire   [31:0] select_ln13_13_fu_2101_p3;
wire   [31:0] select_ln13_14_fu_2108_p3;
wire   [31:0] select_ln13_15_fu_2115_p3;
wire   [31:0] select_ln13_16_fu_2122_p3;
wire   [31:0] select_ln13_17_fu_2129_p3;
wire   [31:0] select_ln13_18_fu_2136_p3;
wire   [31:0] select_ln13_19_fu_2143_p3;
wire   [31:0] select_ln13_20_fu_2150_p3;
wire   [31:0] select_ln13_21_fu_2157_p3;
wire   [31:0] select_ln13_22_fu_2164_p3;
wire   [31:0] select_ln13_23_fu_2171_p3;
wire   [31:0] select_ln13_24_fu_2178_p3;
wire   [31:0] select_ln13_25_fu_2185_p3;
wire   [31:0] select_ln13_26_fu_2192_p3;
wire   [31:0] select_ln13_27_fu_2199_p3;
wire   [31:0] select_ln13_28_fu_2206_p3;
wire   [31:0] select_ln13_29_fu_2213_p3;
wire   [31:0] select_ln13_30_fu_2220_p3;
wire   [31:0] select_ln13_31_fu_2227_p3;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
end

matmul_fsub_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fsub_32ns_bkb_U76(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_i_i_reg_3092),
    .din1(tmp_2_i_i_reg_3097),
    .ce(1'b1),
    .dout(grp_fu_1035_p2)
);

matmul_fadd_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fadd_32ns_cud_U77(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_4_i_i_reg_3102),
    .din1(tmp_5_i_i_reg_3107),
    .ce(1'b1),
    .dout(grp_fu_1039_p2)
);

matmul_fadd_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fadd_32ns_cud_U78(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(complex_M_real_writ_reg_3156),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_1043_p2)
);

matmul_fadd_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fadd_32ns_cud_U79(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(complex_M_imag_writ_reg_3161),
    .din1(32'd0),
    .ce(1'b1),
    .dout(grp_fu_1048_p2)
);

matmul_fsub_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fsub_32ns_bkb_U80(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_i_i7_reg_3166),
    .din1(tmp_2_i_i1_reg_3171),
    .ce(1'b1),
    .dout(grp_fu_1053_p2)
);

matmul_fadd_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fadd_32ns_cud_U81(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_4_i_i1_reg_3176),
    .din1(tmp_5_i_i1_reg_3181),
    .ce(1'b1),
    .dout(grp_fu_1057_p2)
);

matmul_fadd_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fadd_32ns_cud_U82(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(complex_M_real_writ_8_reg_3230),
    .din1(complex_M_real_writ_9_reg_3240),
    .ce(1'b1),
    .dout(grp_fu_1061_p2)
);

matmul_fadd_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fadd_32ns_cud_U83(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(complex_M_imag_writ_8_reg_3235),
    .din1(complex_M_imag_writ_9_reg_3245),
    .ce(1'b1),
    .dout(grp_fu_1065_p2)
);

matmul_fsub_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fsub_32ns_bkb_U84(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_i_i8_reg_3250),
    .din1(tmp_2_i_i2_reg_3255),
    .ce(1'b1),
    .dout(grp_fu_1069_p2)
);

matmul_fadd_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fadd_32ns_cud_U85(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_4_i_i2_reg_3260),
    .din1(tmp_5_i_i2_reg_3265),
    .ce(1'b1),
    .dout(grp_fu_1073_p2)
);

matmul_fadd_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fadd_32ns_cud_U86(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(complex_M_real_writ_15_reg_3314),
    .din1(complex_M_real_writ_1_reg_3324),
    .ce(1'b1),
    .dout(grp_fu_1077_p2)
);

matmul_fadd_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fadd_32ns_cud_U87(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(complex_M_imag_writ_15_reg_3319),
    .din1(complex_M_imag_writ_1_reg_3329),
    .ce(1'b1),
    .dout(grp_fu_1081_p2)
);

matmul_fsub_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fsub_32ns_bkb_U88(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_i_i9_reg_3334),
    .din1(tmp_2_i_i3_reg_3339),
    .ce(1'b1),
    .dout(grp_fu_1085_p2)
);

matmul_fadd_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fadd_32ns_cud_U89(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_4_i_i3_reg_3344),
    .din1(tmp_5_i_i3_reg_3349),
    .ce(1'b1),
    .dout(grp_fu_1089_p2)
);

matmul_fadd_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fadd_32ns_cud_U90(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(complex_M_real_writ_2_reg_3408),
    .din1(complex_M_real_writ_3_reg_3418),
    .ce(1'b1),
    .dout(grp_fu_1093_p2)
);

matmul_fadd_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fadd_32ns_cud_U91(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(complex_M_imag_writ_2_reg_3413),
    .din1(complex_M_imag_writ_3_reg_3423),
    .ce(1'b1),
    .dout(grp_fu_1097_p2)
);

matmul_fsub_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fsub_32ns_bkb_U92(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_i_i1_reg_3428),
    .din1(tmp_2_i_i4_reg_3433),
    .ce(1'b1),
    .dout(grp_fu_1101_p2)
);

matmul_fadd_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fadd_32ns_cud_U93(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_4_i_i4_reg_3438),
    .din1(tmp_5_i_i4_reg_3443),
    .ce(1'b1),
    .dout(grp_fu_1105_p2)
);

matmul_fadd_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fadd_32ns_cud_U94(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(complex_M_real_writ_4_reg_3492),
    .din1(complex_M_real_writ_5_reg_3502),
    .ce(1'b1),
    .dout(grp_fu_1109_p2)
);

matmul_fadd_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fadd_32ns_cud_U95(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(complex_M_imag_writ_4_reg_3497),
    .din1(complex_M_imag_writ_5_reg_3507),
    .ce(1'b1),
    .dout(grp_fu_1113_p2)
);

matmul_fsub_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fsub_32ns_bkb_U96(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_i_i2_reg_3512),
    .din1(tmp_2_i_i5_reg_3517),
    .ce(1'b1),
    .dout(grp_fu_1117_p2)
);

matmul_fadd_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fadd_32ns_cud_U97(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_4_i_i5_reg_3522),
    .din1(tmp_5_i_i5_reg_3527),
    .ce(1'b1),
    .dout(grp_fu_1121_p2)
);

matmul_fadd_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fadd_32ns_cud_U98(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(complex_M_real_writ_6_reg_3576),
    .din1(complex_M_real_writ_7_reg_3586),
    .ce(1'b1),
    .dout(grp_fu_1125_p2)
);

matmul_fadd_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fadd_32ns_cud_U99(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(complex_M_imag_writ_6_reg_3581),
    .din1(complex_M_imag_writ_7_reg_3591),
    .ce(1'b1),
    .dout(grp_fu_1129_p2)
);

matmul_fsub_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fsub_32ns_bkb_U100(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_i_i3_reg_3596),
    .din1(tmp_2_i_i6_reg_3601),
    .ce(1'b1),
    .dout(grp_fu_1133_p2)
);

matmul_fadd_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fadd_32ns_cud_U101(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_4_i_i6_reg_3606),
    .din1(tmp_5_i_i6_reg_3611),
    .ce(1'b1),
    .dout(grp_fu_1137_p2)
);

matmul_fadd_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fadd_32ns_cud_U102(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(complex_M_real_writ_10_reg_3660),
    .din1(complex_M_real_writ_11_reg_3670),
    .ce(1'b1),
    .dout(grp_fu_1141_p2)
);

matmul_fadd_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fadd_32ns_cud_U103(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(complex_M_imag_writ_10_reg_3665),
    .din1(complex_M_imag_writ_11_reg_3675),
    .ce(1'b1),
    .dout(grp_fu_1145_p2)
);

matmul_fsub_32ns_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fsub_32ns_bkb_U104(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_i_i4_reg_3680),
    .din1(tmp_2_i_i7_reg_3685),
    .ce(1'b1),
    .dout(grp_fu_1149_p2)
);

matmul_fadd_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fadd_32ns_cud_U105(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_4_i_i7_reg_3690),
    .din1(tmp_5_i_i7_reg_3695),
    .ce(1'b1),
    .dout(grp_fu_1153_p2)
);

matmul_fadd_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fadd_32ns_cud_U106(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(complex_M_real_writ_12_reg_3700),
    .din1(complex_M_real_writ_13_reg_3710),
    .ce(1'b1),
    .dout(grp_fu_1157_p2)
);

matmul_fadd_32ns_cud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fadd_32ns_cud_U107(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(complex_M_imag_writ_12_reg_3705),
    .din1(complex_M_imag_writ_13_reg_3715),
    .ce(1'b1),
    .dout(grp_fu_1161_p2)
);

matmul_fmul_32ns_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fmul_32ns_dEe_U108(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_real_reg_3068),
    .din1(p_t_real_reg_3080),
    .ce(1'b1),
    .dout(grp_fu_1165_p2)
);

matmul_fmul_32ns_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fmul_32ns_dEe_U109(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_imag_reg_3074),
    .din1(p_t_imag_reg_3086),
    .ce(1'b1),
    .dout(grp_fu_1169_p2)
);

matmul_fmul_32ns_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fmul_32ns_dEe_U110(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_imag_reg_3074),
    .din1(p_t_real_reg_3080),
    .ce(1'b1),
    .dout(grp_fu_1173_p2)
);

matmul_fmul_32ns_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fmul_32ns_dEe_U111(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_real_reg_3068),
    .din1(p_t_imag_reg_3086),
    .ce(1'b1),
    .dout(grp_fu_1177_p2)
);

matmul_fmul_32ns_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fmul_32ns_dEe_U112(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_real_8_reg_3132),
    .din1(p_t_real_1_reg_3144),
    .ce(1'b1),
    .dout(grp_fu_1181_p2)
);

matmul_fmul_32ns_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fmul_32ns_dEe_U113(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_imag_8_reg_3138),
    .din1(p_t_imag_1_reg_3150),
    .ce(1'b1),
    .dout(grp_fu_1185_p2)
);

matmul_fmul_32ns_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fmul_32ns_dEe_U114(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_imag_8_reg_3138),
    .din1(p_t_real_1_reg_3144),
    .ce(1'b1),
    .dout(grp_fu_1189_p2)
);

matmul_fmul_32ns_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fmul_32ns_dEe_U115(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_real_8_reg_3132),
    .din1(p_t_imag_1_reg_3150),
    .ce(1'b1),
    .dout(grp_fu_1193_p2)
);

matmul_fmul_32ns_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fmul_32ns_dEe_U116(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_real_9_reg_3206),
    .din1(p_t_real_2_reg_3218),
    .ce(1'b1),
    .dout(grp_fu_1197_p2)
);

matmul_fmul_32ns_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fmul_32ns_dEe_U117(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_imag_9_reg_3212),
    .din1(p_t_imag_2_reg_3224),
    .ce(1'b1),
    .dout(grp_fu_1201_p2)
);

matmul_fmul_32ns_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fmul_32ns_dEe_U118(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_imag_9_reg_3212),
    .din1(p_t_real_2_reg_3218),
    .ce(1'b1),
    .dout(grp_fu_1205_p2)
);

matmul_fmul_32ns_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fmul_32ns_dEe_U119(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_real_9_reg_3206),
    .din1(p_t_imag_2_reg_3224),
    .ce(1'b1),
    .dout(grp_fu_1209_p2)
);

matmul_fmul_32ns_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fmul_32ns_dEe_U120(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_real_10_reg_3290),
    .din1(p_t_real_3_reg_3302),
    .ce(1'b1),
    .dout(grp_fu_1213_p2)
);

matmul_fmul_32ns_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fmul_32ns_dEe_U121(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_imag_10_reg_3296),
    .din1(p_t_imag_3_reg_3308),
    .ce(1'b1),
    .dout(grp_fu_1217_p2)
);

matmul_fmul_32ns_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fmul_32ns_dEe_U122(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_imag_10_reg_3296),
    .din1(p_t_real_3_reg_3302),
    .ce(1'b1),
    .dout(grp_fu_1221_p2)
);

matmul_fmul_32ns_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fmul_32ns_dEe_U123(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_real_10_reg_3290),
    .din1(p_t_imag_3_reg_3308),
    .ce(1'b1),
    .dout(grp_fu_1225_p2)
);

matmul_fmul_32ns_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fmul_32ns_dEe_U124(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_real_11_reg_3384),
    .din1(p_t_real_4_reg_3396),
    .ce(1'b1),
    .dout(grp_fu_1229_p2)
);

matmul_fmul_32ns_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fmul_32ns_dEe_U125(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_imag_11_reg_3390),
    .din1(p_t_imag_4_reg_3402),
    .ce(1'b1),
    .dout(grp_fu_1233_p2)
);

matmul_fmul_32ns_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fmul_32ns_dEe_U126(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_imag_11_reg_3390),
    .din1(p_t_real_4_reg_3396),
    .ce(1'b1),
    .dout(grp_fu_1237_p2)
);

matmul_fmul_32ns_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fmul_32ns_dEe_U127(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_real_11_reg_3384),
    .din1(p_t_imag_4_reg_3402),
    .ce(1'b1),
    .dout(grp_fu_1241_p2)
);

matmul_fmul_32ns_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fmul_32ns_dEe_U128(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_real_12_reg_3468),
    .din1(p_t_real_5_reg_3480),
    .ce(1'b1),
    .dout(grp_fu_1245_p2)
);

matmul_fmul_32ns_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fmul_32ns_dEe_U129(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_imag_12_reg_3474),
    .din1(p_t_imag_5_reg_3486),
    .ce(1'b1),
    .dout(grp_fu_1249_p2)
);

matmul_fmul_32ns_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fmul_32ns_dEe_U130(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_imag_12_reg_3474),
    .din1(p_t_real_5_reg_3480),
    .ce(1'b1),
    .dout(grp_fu_1253_p2)
);

matmul_fmul_32ns_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fmul_32ns_dEe_U131(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_real_12_reg_3468),
    .din1(p_t_imag_5_reg_3486),
    .ce(1'b1),
    .dout(grp_fu_1257_p2)
);

matmul_fmul_32ns_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fmul_32ns_dEe_U132(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_real_13_reg_3552),
    .din1(p_t_real_6_reg_3564),
    .ce(1'b1),
    .dout(grp_fu_1261_p2)
);

matmul_fmul_32ns_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fmul_32ns_dEe_U133(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_imag_13_reg_3558),
    .din1(p_t_imag_6_reg_3570),
    .ce(1'b1),
    .dout(grp_fu_1265_p2)
);

matmul_fmul_32ns_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fmul_32ns_dEe_U134(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_imag_13_reg_3558),
    .din1(p_t_real_6_reg_3564),
    .ce(1'b1),
    .dout(grp_fu_1269_p2)
);

matmul_fmul_32ns_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fmul_32ns_dEe_U135(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_real_13_reg_3552),
    .din1(p_t_imag_6_reg_3570),
    .ce(1'b1),
    .dout(grp_fu_1273_p2)
);

matmul_fmul_32ns_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fmul_32ns_dEe_U136(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_real_14_reg_3636),
    .din1(p_t_real_7_reg_3648),
    .ce(1'b1),
    .dout(grp_fu_1277_p2)
);

matmul_fmul_32ns_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fmul_32ns_dEe_U137(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_imag_14_reg_3642),
    .din1(p_t_imag_7_reg_3654),
    .ce(1'b1),
    .dout(grp_fu_1281_p2)
);

matmul_fmul_32ns_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fmul_32ns_dEe_U138(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_imag_14_reg_3642),
    .din1(p_t_real_7_reg_3648),
    .ce(1'b1),
    .dout(grp_fu_1285_p2)
);

matmul_fmul_32ns_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_fmul_32ns_dEe_U139(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_real_14_reg_3636),
    .din1(p_t_imag_7_reg_3654),
    .ce(1'b1),
    .dout(grp_fu_1289_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter39 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln5_fu_1453_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_0_reg_1024 <= i_fu_1459_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_1024 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln11_fu_1489_p1 == 2'd3) & (trunc_ln11_1_fu_1479_p4 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln5_fu_1453_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        write_flag11_0_fu_244 <= 1'd1;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag11_0_fu_244 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln11_fu_1489_p1 == 2'd0) & (trunc_ln11_1_fu_1479_p4 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln5_fu_1453_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        write_flag14_0_fu_268 <= 1'd1;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag14_0_fu_268 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln11_fu_1489_p1 == 2'd1) & (trunc_ln11_1_fu_1479_p4 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln5_fu_1453_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        write_flag17_0_fu_292 <= 1'd1;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag17_0_fu_292 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln11_fu_1489_p1 == 2'd2) & (trunc_ln11_1_fu_1479_p4 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln5_fu_1453_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        write_flag20_0_fu_316 <= 1'd1;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag20_0_fu_316 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln11_fu_1489_p1 == 2'd3) & (trunc_ln11_1_fu_1479_p4 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln5_fu_1453_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        write_flag23_0_fu_340 <= 1'd1;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag23_0_fu_340 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln11_fu_1489_p1 == 2'd0) & (trunc_ln11_1_fu_1479_p4 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln5_fu_1453_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        write_flag26_0_fu_364 <= 1'd1;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag26_0_fu_364 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln11_fu_1489_p1 == 2'd1) & (trunc_ln11_1_fu_1479_p4 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln5_fu_1453_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        write_flag29_0_fu_388 <= 1'd1;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag29_0_fu_388 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln11_fu_1489_p1 == 2'd2) & (trunc_ln11_1_fu_1479_p4 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln5_fu_1453_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        write_flag32_0_fu_412 <= 1'd1;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag32_0_fu_412 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln11_fu_1489_p1 == 2'd3) & (trunc_ln11_1_fu_1479_p4 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln5_fu_1453_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        write_flag35_0_fu_416 <= 1'd1;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag35_0_fu_416 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln11_1_fu_1479_p4 == 3'd2) & ~(trunc_ln11_1_fu_1479_p4 == 3'd1) & ~(trunc_ln11_1_fu_1479_p4 == 3'd0) & (trunc_ln11_fu_1489_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln5_fu_1453_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        write_flag38_0_fu_404 <= 1'd1;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag38_0_fu_404 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln11_1_fu_1479_p4 == 3'd2) & ~(trunc_ln11_1_fu_1479_p4 == 3'd1) & ~(trunc_ln11_1_fu_1479_p4 == 3'd0) & (trunc_ln11_fu_1489_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln5_fu_1453_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        write_flag41_0_fu_392 <= 1'd1;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag41_0_fu_392 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln11_1_fu_1479_p4 == 3'd2) & ~(trunc_ln11_1_fu_1479_p4 == 3'd1) & ~(trunc_ln11_1_fu_1479_p4 == 3'd0) & (trunc_ln11_fu_1489_p1 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln5_fu_1453_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        write_flag44_0_fu_380 <= 1'd1;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag44_0_fu_380 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln11_1_fu_1479_p4 == 3'd2) & ~(trunc_ln11_1_fu_1479_p4 == 3'd1) & ~(trunc_ln11_1_fu_1479_p4 == 3'd0) & (trunc_ln11_fu_1489_p1 == 2'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln5_fu_1453_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        write_flag47_0_fu_368 <= 1'd1;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag47_0_fu_368 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln11_fu_1489_p1 == 2'd1) & (trunc_ln11_1_fu_1479_p4 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln5_fu_1453_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        write_flag4_0_fu_196 <= 1'd1;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag4_0_fu_196 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln11_reg_3064_pp0_iter37_reg == 2'd0) & (trunc_ln11_1_reg_3060_pp0_iter37_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        write_flag50_0_fu_356 <= 1'd1;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag50_0_fu_356 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln11_reg_3064_pp0_iter37_reg == 2'd1) & (trunc_ln11_1_reg_3060_pp0_iter37_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        write_flag53_0_fu_344 <= 1'd1;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag53_0_fu_344 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln11_reg_3064_pp0_iter37_reg == 2'd2) & (trunc_ln11_1_reg_3060_pp0_iter37_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        write_flag56_0_fu_332 <= 1'd1;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag56_0_fu_332 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln11_reg_3064_pp0_iter37_reg == 2'd3) & (trunc_ln11_1_reg_3060_pp0_iter37_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        write_flag59_0_fu_320 <= 1'd1;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag59_0_fu_320 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln11_reg_3064_pp0_iter37_reg == 2'd0) & (trunc_ln11_1_reg_3060_pp0_iter37_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        write_flag62_0_fu_308 <= 1'd1;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag62_0_fu_308 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln11_reg_3064_pp0_iter37_reg == 2'd1) & (trunc_ln11_1_reg_3060_pp0_iter37_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        write_flag65_0_fu_296 <= 1'd1;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag65_0_fu_296 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln11_reg_3064_pp0_iter37_reg == 2'd2) & (trunc_ln11_1_reg_3060_pp0_iter37_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        write_flag68_0_fu_284 <= 1'd1;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag68_0_fu_284 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln11_reg_3064_pp0_iter37_reg == 2'd3) & (trunc_ln11_1_reg_3060_pp0_iter37_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        write_flag71_0_fu_272 <= 1'd1;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag71_0_fu_272 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln11_reg_3064_pp0_iter37_reg == 2'd0) & (trunc_ln11_1_reg_3060_pp0_iter37_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        write_flag74_0_fu_260 <= 1'd1;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag74_0_fu_260 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln11_reg_3064_pp0_iter37_reg == 2'd1) & (trunc_ln11_1_reg_3060_pp0_iter37_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        write_flag77_0_fu_248 <= 1'd1;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag77_0_fu_248 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln11_reg_3064_pp0_iter37_reg == 2'd2) & (trunc_ln11_1_reg_3060_pp0_iter37_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        write_flag80_0_fu_236 <= 1'd1;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag80_0_fu_236 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln11_reg_3064_pp0_iter37_reg == 2'd3) & (trunc_ln11_1_reg_3060_pp0_iter37_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        write_flag83_0_fu_224 <= 1'd1;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag83_0_fu_224 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln11_1_reg_3060_pp0_iter37_reg == 3'd2) & ~(trunc_ln11_1_reg_3060_pp0_iter37_reg == 3'd1) & ~(trunc_ln11_1_reg_3060_pp0_iter37_reg == 3'd0) & (trunc_ln11_reg_3064_pp0_iter37_reg == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        write_flag86_0_fu_212 <= 1'd1;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag86_0_fu_212 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln11_1_reg_3060_pp0_iter37_reg == 3'd2) & ~(trunc_ln11_1_reg_3060_pp0_iter37_reg == 3'd1) & ~(trunc_ln11_1_reg_3060_pp0_iter37_reg == 3'd0) & (trunc_ln11_reg_3064_pp0_iter37_reg == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        write_flag89_0_fu_200 <= 1'd1;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag89_0_fu_200 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln11_fu_1489_p1 == 2'd2) & (trunc_ln11_1_fu_1479_p4 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln5_fu_1453_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        write_flag8_0_fu_220 <= 1'd1;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag8_0_fu_220 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln11_1_reg_3060_pp0_iter37_reg == 3'd2) & ~(trunc_ln11_1_reg_3060_pp0_iter37_reg == 3'd1) & ~(trunc_ln11_1_reg_3060_pp0_iter37_reg == 3'd0) & (trunc_ln11_reg_3064_pp0_iter37_reg == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        write_flag92_0_fu_188 <= 1'd1;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag92_0_fu_188 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln11_1_reg_3060_pp0_iter37_reg == 3'd2) & ~(trunc_ln11_1_reg_3060_pp0_iter37_reg == 3'd1) & ~(trunc_ln11_1_reg_3060_pp0_iter37_reg == 3'd0) & (trunc_ln11_reg_3064_pp0_iter37_reg == 2'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        write_flag95_0_fu_176 <= 1'd1;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag95_0_fu_176 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln11_fu_1489_p1 == 2'd0) & (trunc_ln11_1_fu_1479_p4 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln5_fu_1453_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        write_flag_0_fu_172 <= 1'd1;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag_0_fu_172 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln11_reg_3064_pp0_iter38_reg == 2'd1) & (trunc_ln11_1_reg_3060_pp0_iter38_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        C_M_imag1016_047_fu_288 <= grp_fu_1161_p2;
        C_M_real74_049_fu_304 <= grp_fu_1157_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln11_reg_3064_pp0_iter38_reg == 2'd2) & (trunc_ln11_1_reg_3060_pp0_iter38_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        C_M_imag1017_045_fu_276 <= grp_fu_1161_p2;
        C_M_real75_052_fu_328 <= grp_fu_1157_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln11_reg_3064_pp0_iter38_reg == 2'd3) & (trunc_ln11_1_reg_3060_pp0_iter38_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        C_M_imag1018_044_fu_264 <= grp_fu_1161_p2;
        C_M_real76_055_fu_352 <= grp_fu_1157_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln11_reg_3064_pp0_iter38_reg == 2'd0) & (trunc_ln11_1_reg_3060_pp0_iter38_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        C_M_imag10_048_fu_300 <= grp_fu_1161_p2;
        C_M_real7_046_fu_280 <= grp_fu_1157_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln11_reg_3064_pp0_iter38_reg == 2'd1) & (trunc_ln11_1_reg_3060_pp0_iter38_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        C_M_imag1119_041_fu_240 <= grp_fu_1161_p2;
        C_M_real87_061_fu_400 <= grp_fu_1157_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln11_reg_3064_pp0_iter38_reg == 2'd2) & (trunc_ln11_1_reg_3060_pp0_iter38_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        C_M_imag1120_039_fu_228 <= grp_fu_1161_p2;
        C_M_real88_063_fu_420 <= grp_fu_1157_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln11_reg_3064_pp0_iter38_reg == 2'd3) & (trunc_ln11_1_reg_3060_pp0_iter38_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        C_M_imag1121_038_fu_216 <= grp_fu_1161_p2;
        C_M_real89_062_fu_408 <= grp_fu_1157_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln11_reg_3064_pp0_iter38_reg == 2'd0) & (trunc_ln11_1_reg_3060_pp0_iter38_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        C_M_imag11_042_fu_252 <= grp_fu_1161_p2;
        C_M_real8_058_fu_376 <= grp_fu_1157_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln11_1_reg_3060_pp0_iter38_reg == 3'd2) & ~(trunc_ln11_1_reg_3060_pp0_iter38_reg == 3'd1) & ~(trunc_ln11_1_reg_3060_pp0_iter38_reg == 3'd0) & (trunc_ln11_reg_3064_pp0_iter38_reg == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        C_M_imag1222_035_fu_192 <= grp_fu_1161_p2;
        C_M_real910_059_fu_384 <= grp_fu_1157_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln11_1_reg_3060_pp0_iter38_reg == 3'd2) & ~(trunc_ln11_1_reg_3060_pp0_iter38_reg == 3'd1) & ~(trunc_ln11_1_reg_3060_pp0_iter38_reg == 3'd0) & (trunc_ln11_reg_3064_pp0_iter38_reg == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        C_M_imag1223_033_fu_180 <= grp_fu_1161_p2;
        C_M_real911_057_fu_372 <= grp_fu_1157_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln11_1_reg_3060_pp0_iter38_reg == 3'd2) & ~(trunc_ln11_1_reg_3060_pp0_iter38_reg == 3'd1) & ~(trunc_ln11_1_reg_3060_pp0_iter38_reg == 3'd0) & (trunc_ln11_reg_3064_pp0_iter38_reg == 2'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        C_M_imag1224_032_fu_168 <= grp_fu_1161_p2;
        C_M_real912_056_fu_360 <= grp_fu_1157_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln11_1_reg_3060_pp0_iter38_reg == 3'd2) & ~(trunc_ln11_1_reg_3060_pp0_iter38_reg == 3'd1) & ~(trunc_ln11_1_reg_3060_pp0_iter38_reg == 3'd0) & (trunc_ln11_reg_3064_pp0_iter38_reg == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        C_M_imag12_036_fu_204 <= grp_fu_1161_p2;
        C_M_real9_060_fu_396 <= grp_fu_1157_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln11_reg_3064_pp0_iter38_reg == 2'd1) & (trunc_ln11_1_reg_3060_pp0_iter38_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        C_M_imag13_053_fu_336 <= grp_fu_1161_p2;
        C_M_real16_037_fu_208 <= grp_fu_1157_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln11_reg_3064_pp0_iter38_reg == 2'd2) & (trunc_ln11_1_reg_3060_pp0_iter38_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        C_M_imag14_051_fu_324 <= grp_fu_1161_p2;
        C_M_real2_040_fu_232 <= grp_fu_1157_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln11_reg_3064_pp0_iter38_reg == 2'd3) & (trunc_ln11_1_reg_3060_pp0_iter38_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        C_M_imag15_050_fu_312 <= grp_fu_1161_p2;
        C_M_real3_043_fu_256 <= grp_fu_1157_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln11_reg_3064_pp0_iter38_reg == 2'd0) & (trunc_ln11_1_reg_3060_pp0_iter38_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        C_M_imag_054_fu_348 <= grp_fu_1161_p2;
        C_M_real_034_fu_184 <= grp_fu_1157_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        complex_M_imag_writ_10_reg_3665 <= grp_fu_1129_p2;
        complex_M_imag_writ_11_reg_3675 <= grp_fu_1137_p2;
        complex_M_imag_writ_12_reg_3705 <= grp_fu_1145_p2;
        complex_M_imag_writ_13_reg_3715 <= grp_fu_1153_p2;
        complex_M_imag_writ_15_reg_3319 <= grp_fu_1065_p2;
        complex_M_imag_writ_1_reg_3329 <= grp_fu_1073_p2;
        complex_M_imag_writ_2_reg_3413 <= grp_fu_1081_p2;
        complex_M_imag_writ_3_reg_3423 <= grp_fu_1089_p2;
        complex_M_imag_writ_4_reg_3497 <= grp_fu_1097_p2;
        complex_M_imag_writ_5_reg_3507 <= grp_fu_1105_p2;
        complex_M_imag_writ_6_reg_3581 <= grp_fu_1113_p2;
        complex_M_imag_writ_7_reg_3591 <= grp_fu_1121_p2;
        complex_M_imag_writ_8_reg_3235 <= grp_fu_1048_p2;
        complex_M_imag_writ_9_reg_3245 <= grp_fu_1057_p2;
        complex_M_imag_writ_reg_3161 <= grp_fu_1039_p2;
        complex_M_real_writ_10_reg_3660 <= grp_fu_1125_p2;
        complex_M_real_writ_11_reg_3670 <= grp_fu_1133_p2;
        complex_M_real_writ_12_reg_3700 <= grp_fu_1141_p2;
        complex_M_real_writ_13_reg_3710 <= grp_fu_1149_p2;
        complex_M_real_writ_15_reg_3314 <= grp_fu_1061_p2;
        complex_M_real_writ_1_reg_3324 <= grp_fu_1069_p2;
        complex_M_real_writ_2_reg_3408 <= grp_fu_1077_p2;
        complex_M_real_writ_3_reg_3418 <= grp_fu_1085_p2;
        complex_M_real_writ_4_reg_3492 <= grp_fu_1093_p2;
        complex_M_real_writ_5_reg_3502 <= grp_fu_1101_p2;
        complex_M_real_writ_6_reg_3576 <= grp_fu_1109_p2;
        complex_M_real_writ_7_reg_3586 <= grp_fu_1117_p2;
        complex_M_real_writ_8_reg_3230 <= grp_fu_1043_p2;
        complex_M_real_writ_9_reg_3240 <= grp_fu_1053_p2;
        complex_M_real_writ_reg_3156 <= grp_fu_1035_p2;
        p_r_M_imag_10_reg_3296 <= A_M_imag_3_q0;
        p_r_M_imag_11_reg_3390 <= A_M_imag_4_q0;
        p_r_M_imag_12_reg_3474 <= A_M_imag_5_q0;
        p_r_M_imag_13_reg_3558 <= A_M_imag_6_q0;
        p_r_M_imag_14_reg_3642 <= A_M_imag_7_q0;
        p_r_M_imag_8_reg_3138 <= A_M_imag_1_q0;
        p_r_M_imag_9_reg_3212 <= A_M_imag_2_q0;
        p_r_M_real_10_reg_3290 <= A_M_real_3_q0;
        p_r_M_real_11_reg_3384 <= A_M_real_4_q0;
        p_r_M_real_12_reg_3468 <= A_M_real_5_q0;
        p_r_M_real_13_reg_3552 <= A_M_real_6_q0;
        p_r_M_real_14_reg_3636 <= A_M_real_7_q0;
        p_r_M_real_8_reg_3132 <= A_M_real_1_q0;
        p_r_M_real_9_reg_3206 <= A_M_real_2_q0;
        tmp_2_i_i1_reg_3171 <= grp_fu_1185_p2;
        tmp_2_i_i2_reg_3255 <= grp_fu_1201_p2;
        tmp_2_i_i3_reg_3339 <= grp_fu_1217_p2;
        tmp_2_i_i4_reg_3433 <= grp_fu_1233_p2;
        tmp_2_i_i5_reg_3517 <= grp_fu_1249_p2;
        tmp_2_i_i6_reg_3601 <= grp_fu_1265_p2;
        tmp_2_i_i7_reg_3685 <= grp_fu_1281_p2;
        tmp_2_i_i_reg_3097 <= grp_fu_1169_p2;
        tmp_4_i_i1_reg_3176 <= grp_fu_1189_p2;
        tmp_4_i_i2_reg_3260 <= grp_fu_1205_p2;
        tmp_4_i_i3_reg_3344 <= grp_fu_1221_p2;
        tmp_4_i_i4_reg_3438 <= grp_fu_1237_p2;
        tmp_4_i_i5_reg_3522 <= grp_fu_1253_p2;
        tmp_4_i_i6_reg_3606 <= grp_fu_1269_p2;
        tmp_4_i_i7_reg_3690 <= grp_fu_1285_p2;
        tmp_4_i_i_reg_3102 <= grp_fu_1173_p2;
        tmp_5_i_i1_reg_3181 <= grp_fu_1193_p2;
        tmp_5_i_i2_reg_3265 <= grp_fu_1209_p2;
        tmp_5_i_i3_reg_3349 <= grp_fu_1225_p2;
        tmp_5_i_i4_reg_3443 <= grp_fu_1241_p2;
        tmp_5_i_i5_reg_3527 <= grp_fu_1257_p2;
        tmp_5_i_i6_reg_3611 <= grp_fu_1273_p2;
        tmp_5_i_i7_reg_3695 <= grp_fu_1289_p2;
        tmp_5_i_i_reg_3107 <= grp_fu_1177_p2;
        tmp_i_i1_reg_3428 <= grp_fu_1229_p2;
        tmp_i_i2_reg_3512 <= grp_fu_1245_p2;
        tmp_i_i3_reg_3596 <= grp_fu_1261_p2;
        tmp_i_i4_reg_3680 <= grp_fu_1277_p2;
        tmp_i_i7_reg_3166 <= grp_fu_1181_p2;
        tmp_i_i8_reg_3250 <= grp_fu_1197_p2;
        tmp_i_i9_reg_3334 <= grp_fu_1213_p2;
        tmp_i_i_reg_3092 <= grp_fu_1165_p2;
        trunc_ln11_1_reg_3060_pp0_iter10_reg <= trunc_ln11_1_reg_3060_pp0_iter9_reg;
        trunc_ln11_1_reg_3060_pp0_iter11_reg <= trunc_ln11_1_reg_3060_pp0_iter10_reg;
        trunc_ln11_1_reg_3060_pp0_iter12_reg <= trunc_ln11_1_reg_3060_pp0_iter11_reg;
        trunc_ln11_1_reg_3060_pp0_iter13_reg <= trunc_ln11_1_reg_3060_pp0_iter12_reg;
        trunc_ln11_1_reg_3060_pp0_iter14_reg <= trunc_ln11_1_reg_3060_pp0_iter13_reg;
        trunc_ln11_1_reg_3060_pp0_iter15_reg <= trunc_ln11_1_reg_3060_pp0_iter14_reg;
        trunc_ln11_1_reg_3060_pp0_iter16_reg <= trunc_ln11_1_reg_3060_pp0_iter15_reg;
        trunc_ln11_1_reg_3060_pp0_iter17_reg <= trunc_ln11_1_reg_3060_pp0_iter16_reg;
        trunc_ln11_1_reg_3060_pp0_iter18_reg <= trunc_ln11_1_reg_3060_pp0_iter17_reg;
        trunc_ln11_1_reg_3060_pp0_iter19_reg <= trunc_ln11_1_reg_3060_pp0_iter18_reg;
        trunc_ln11_1_reg_3060_pp0_iter20_reg <= trunc_ln11_1_reg_3060_pp0_iter19_reg;
        trunc_ln11_1_reg_3060_pp0_iter21_reg <= trunc_ln11_1_reg_3060_pp0_iter20_reg;
        trunc_ln11_1_reg_3060_pp0_iter22_reg <= trunc_ln11_1_reg_3060_pp0_iter21_reg;
        trunc_ln11_1_reg_3060_pp0_iter23_reg <= trunc_ln11_1_reg_3060_pp0_iter22_reg;
        trunc_ln11_1_reg_3060_pp0_iter24_reg <= trunc_ln11_1_reg_3060_pp0_iter23_reg;
        trunc_ln11_1_reg_3060_pp0_iter25_reg <= trunc_ln11_1_reg_3060_pp0_iter24_reg;
        trunc_ln11_1_reg_3060_pp0_iter26_reg <= trunc_ln11_1_reg_3060_pp0_iter25_reg;
        trunc_ln11_1_reg_3060_pp0_iter27_reg <= trunc_ln11_1_reg_3060_pp0_iter26_reg;
        trunc_ln11_1_reg_3060_pp0_iter28_reg <= trunc_ln11_1_reg_3060_pp0_iter27_reg;
        trunc_ln11_1_reg_3060_pp0_iter29_reg <= trunc_ln11_1_reg_3060_pp0_iter28_reg;
        trunc_ln11_1_reg_3060_pp0_iter2_reg <= trunc_ln11_1_reg_3060_pp0_iter1_reg;
        trunc_ln11_1_reg_3060_pp0_iter30_reg <= trunc_ln11_1_reg_3060_pp0_iter29_reg;
        trunc_ln11_1_reg_3060_pp0_iter31_reg <= trunc_ln11_1_reg_3060_pp0_iter30_reg;
        trunc_ln11_1_reg_3060_pp0_iter32_reg <= trunc_ln11_1_reg_3060_pp0_iter31_reg;
        trunc_ln11_1_reg_3060_pp0_iter33_reg <= trunc_ln11_1_reg_3060_pp0_iter32_reg;
        trunc_ln11_1_reg_3060_pp0_iter34_reg <= trunc_ln11_1_reg_3060_pp0_iter33_reg;
        trunc_ln11_1_reg_3060_pp0_iter35_reg <= trunc_ln11_1_reg_3060_pp0_iter34_reg;
        trunc_ln11_1_reg_3060_pp0_iter36_reg <= trunc_ln11_1_reg_3060_pp0_iter35_reg;
        trunc_ln11_1_reg_3060_pp0_iter37_reg <= trunc_ln11_1_reg_3060_pp0_iter36_reg;
        trunc_ln11_1_reg_3060_pp0_iter38_reg <= trunc_ln11_1_reg_3060_pp0_iter37_reg;
        trunc_ln11_1_reg_3060_pp0_iter3_reg <= trunc_ln11_1_reg_3060_pp0_iter2_reg;
        trunc_ln11_1_reg_3060_pp0_iter4_reg <= trunc_ln11_1_reg_3060_pp0_iter3_reg;
        trunc_ln11_1_reg_3060_pp0_iter5_reg <= trunc_ln11_1_reg_3060_pp0_iter4_reg;
        trunc_ln11_1_reg_3060_pp0_iter6_reg <= trunc_ln11_1_reg_3060_pp0_iter5_reg;
        trunc_ln11_1_reg_3060_pp0_iter7_reg <= trunc_ln11_1_reg_3060_pp0_iter6_reg;
        trunc_ln11_1_reg_3060_pp0_iter8_reg <= trunc_ln11_1_reg_3060_pp0_iter7_reg;
        trunc_ln11_1_reg_3060_pp0_iter9_reg <= trunc_ln11_1_reg_3060_pp0_iter8_reg;
        trunc_ln11_reg_3064_pp0_iter10_reg <= trunc_ln11_reg_3064_pp0_iter9_reg;
        trunc_ln11_reg_3064_pp0_iter11_reg <= trunc_ln11_reg_3064_pp0_iter10_reg;
        trunc_ln11_reg_3064_pp0_iter12_reg <= trunc_ln11_reg_3064_pp0_iter11_reg;
        trunc_ln11_reg_3064_pp0_iter13_reg <= trunc_ln11_reg_3064_pp0_iter12_reg;
        trunc_ln11_reg_3064_pp0_iter14_reg <= trunc_ln11_reg_3064_pp0_iter13_reg;
        trunc_ln11_reg_3064_pp0_iter15_reg <= trunc_ln11_reg_3064_pp0_iter14_reg;
        trunc_ln11_reg_3064_pp0_iter16_reg <= trunc_ln11_reg_3064_pp0_iter15_reg;
        trunc_ln11_reg_3064_pp0_iter17_reg <= trunc_ln11_reg_3064_pp0_iter16_reg;
        trunc_ln11_reg_3064_pp0_iter18_reg <= trunc_ln11_reg_3064_pp0_iter17_reg;
        trunc_ln11_reg_3064_pp0_iter19_reg <= trunc_ln11_reg_3064_pp0_iter18_reg;
        trunc_ln11_reg_3064_pp0_iter20_reg <= trunc_ln11_reg_3064_pp0_iter19_reg;
        trunc_ln11_reg_3064_pp0_iter21_reg <= trunc_ln11_reg_3064_pp0_iter20_reg;
        trunc_ln11_reg_3064_pp0_iter22_reg <= trunc_ln11_reg_3064_pp0_iter21_reg;
        trunc_ln11_reg_3064_pp0_iter23_reg <= trunc_ln11_reg_3064_pp0_iter22_reg;
        trunc_ln11_reg_3064_pp0_iter24_reg <= trunc_ln11_reg_3064_pp0_iter23_reg;
        trunc_ln11_reg_3064_pp0_iter25_reg <= trunc_ln11_reg_3064_pp0_iter24_reg;
        trunc_ln11_reg_3064_pp0_iter26_reg <= trunc_ln11_reg_3064_pp0_iter25_reg;
        trunc_ln11_reg_3064_pp0_iter27_reg <= trunc_ln11_reg_3064_pp0_iter26_reg;
        trunc_ln11_reg_3064_pp0_iter28_reg <= trunc_ln11_reg_3064_pp0_iter27_reg;
        trunc_ln11_reg_3064_pp0_iter29_reg <= trunc_ln11_reg_3064_pp0_iter28_reg;
        trunc_ln11_reg_3064_pp0_iter2_reg <= trunc_ln11_reg_3064_pp0_iter1_reg;
        trunc_ln11_reg_3064_pp0_iter30_reg <= trunc_ln11_reg_3064_pp0_iter29_reg;
        trunc_ln11_reg_3064_pp0_iter31_reg <= trunc_ln11_reg_3064_pp0_iter30_reg;
        trunc_ln11_reg_3064_pp0_iter32_reg <= trunc_ln11_reg_3064_pp0_iter31_reg;
        trunc_ln11_reg_3064_pp0_iter33_reg <= trunc_ln11_reg_3064_pp0_iter32_reg;
        trunc_ln11_reg_3064_pp0_iter34_reg <= trunc_ln11_reg_3064_pp0_iter33_reg;
        trunc_ln11_reg_3064_pp0_iter35_reg <= trunc_ln11_reg_3064_pp0_iter34_reg;
        trunc_ln11_reg_3064_pp0_iter36_reg <= trunc_ln11_reg_3064_pp0_iter35_reg;
        trunc_ln11_reg_3064_pp0_iter37_reg <= trunc_ln11_reg_3064_pp0_iter36_reg;
        trunc_ln11_reg_3064_pp0_iter38_reg <= trunc_ln11_reg_3064_pp0_iter37_reg;
        trunc_ln11_reg_3064_pp0_iter3_reg <= trunc_ln11_reg_3064_pp0_iter2_reg;
        trunc_ln11_reg_3064_pp0_iter4_reg <= trunc_ln11_reg_3064_pp0_iter3_reg;
        trunc_ln11_reg_3064_pp0_iter5_reg <= trunc_ln11_reg_3064_pp0_iter4_reg;
        trunc_ln11_reg_3064_pp0_iter6_reg <= trunc_ln11_reg_3064_pp0_iter5_reg;
        trunc_ln11_reg_3064_pp0_iter7_reg <= trunc_ln11_reg_3064_pp0_iter6_reg;
        trunc_ln11_reg_3064_pp0_iter8_reg <= trunc_ln11_reg_3064_pp0_iter7_reg;
        trunc_ln11_reg_3064_pp0_iter9_reg <= trunc_ln11_reg_3064_pp0_iter8_reg;
        xor_ln9_reg_3040_pp0_iter10_reg <= xor_ln9_reg_3040_pp0_iter9_reg;
        xor_ln9_reg_3040_pp0_iter11_reg <= xor_ln9_reg_3040_pp0_iter10_reg;
        xor_ln9_reg_3040_pp0_iter12_reg <= xor_ln9_reg_3040_pp0_iter11_reg;
        xor_ln9_reg_3040_pp0_iter13_reg <= xor_ln9_reg_3040_pp0_iter12_reg;
        xor_ln9_reg_3040_pp0_iter14_reg <= xor_ln9_reg_3040_pp0_iter13_reg;
        xor_ln9_reg_3040_pp0_iter15_reg <= xor_ln9_reg_3040_pp0_iter14_reg;
        xor_ln9_reg_3040_pp0_iter2_reg <= xor_ln9_reg_3040_pp0_iter1_reg;
        xor_ln9_reg_3040_pp0_iter3_reg <= xor_ln9_reg_3040_pp0_iter2_reg;
        xor_ln9_reg_3040_pp0_iter4_reg <= xor_ln9_reg_3040_pp0_iter3_reg;
        xor_ln9_reg_3040_pp0_iter5_reg <= xor_ln9_reg_3040_pp0_iter4_reg;
        xor_ln9_reg_3040_pp0_iter6_reg <= xor_ln9_reg_3040_pp0_iter5_reg;
        xor_ln9_reg_3040_pp0_iter7_reg <= xor_ln9_reg_3040_pp0_iter6_reg;
        xor_ln9_reg_3040_pp0_iter8_reg <= xor_ln9_reg_3040_pp0_iter7_reg;
        xor_ln9_reg_3040_pp0_iter9_reg <= xor_ln9_reg_3040_pp0_iter8_reg;
        zext_ln9_1_reg_3354[4 : 0] <= zext_ln9_1_fu_1573_p1[4 : 0];
        zext_ln9_1_reg_3354_pp0_iter17_reg[4 : 0] <= zext_ln9_1_reg_3354[4 : 0];
        zext_ln9_1_reg_3354_pp0_iter18_reg[4 : 0] <= zext_ln9_1_reg_3354_pp0_iter17_reg[4 : 0];
        zext_ln9_1_reg_3354_pp0_iter19_reg[4 : 0] <= zext_ln9_1_reg_3354_pp0_iter18_reg[4 : 0];
        zext_ln9_1_reg_3354_pp0_iter20_reg[4 : 0] <= zext_ln9_1_reg_3354_pp0_iter19_reg[4 : 0];
        zext_ln9_1_reg_3354_pp0_iter21_reg[4 : 0] <= zext_ln9_1_reg_3354_pp0_iter20_reg[4 : 0];
        zext_ln9_1_reg_3354_pp0_iter22_reg[4 : 0] <= zext_ln9_1_reg_3354_pp0_iter21_reg[4 : 0];
        zext_ln9_1_reg_3354_pp0_iter23_reg[4 : 0] <= zext_ln9_1_reg_3354_pp0_iter22_reg[4 : 0];
        zext_ln9_1_reg_3354_pp0_iter24_reg[4 : 0] <= zext_ln9_1_reg_3354_pp0_iter23_reg[4 : 0];
        zext_ln9_1_reg_3354_pp0_iter25_reg[4 : 0] <= zext_ln9_1_reg_3354_pp0_iter24_reg[4 : 0];
        zext_ln9_1_reg_3354_pp0_iter26_reg[4 : 0] <= zext_ln9_1_reg_3354_pp0_iter25_reg[4 : 0];
        zext_ln9_1_reg_3354_pp0_iter27_reg[4 : 0] <= zext_ln9_1_reg_3354_pp0_iter26_reg[4 : 0];
        zext_ln9_reg_3011_pp0_iter10_reg[4 : 0] <= zext_ln9_reg_3011_pp0_iter9_reg[4 : 0];
        zext_ln9_reg_3011_pp0_iter11_reg[4 : 0] <= zext_ln9_reg_3011_pp0_iter10_reg[4 : 0];
        zext_ln9_reg_3011_pp0_iter12_reg[4 : 0] <= zext_ln9_reg_3011_pp0_iter11_reg[4 : 0];
        zext_ln9_reg_3011_pp0_iter13_reg[4 : 0] <= zext_ln9_reg_3011_pp0_iter12_reg[4 : 0];
        zext_ln9_reg_3011_pp0_iter14_reg[4 : 0] <= zext_ln9_reg_3011_pp0_iter13_reg[4 : 0];
        zext_ln9_reg_3011_pp0_iter15_reg[4 : 0] <= zext_ln9_reg_3011_pp0_iter14_reg[4 : 0];
        zext_ln9_reg_3011_pp0_iter16_reg[4 : 0] <= zext_ln9_reg_3011_pp0_iter15_reg[4 : 0];
        zext_ln9_reg_3011_pp0_iter17_reg[4 : 0] <= zext_ln9_reg_3011_pp0_iter16_reg[4 : 0];
        zext_ln9_reg_3011_pp0_iter18_reg[4 : 0] <= zext_ln9_reg_3011_pp0_iter17_reg[4 : 0];
        zext_ln9_reg_3011_pp0_iter19_reg[4 : 0] <= zext_ln9_reg_3011_pp0_iter18_reg[4 : 0];
        zext_ln9_reg_3011_pp0_iter20_reg[4 : 0] <= zext_ln9_reg_3011_pp0_iter19_reg[4 : 0];
        zext_ln9_reg_3011_pp0_iter21_reg[4 : 0] <= zext_ln9_reg_3011_pp0_iter20_reg[4 : 0];
        zext_ln9_reg_3011_pp0_iter22_reg[4 : 0] <= zext_ln9_reg_3011_pp0_iter21_reg[4 : 0];
        zext_ln9_reg_3011_pp0_iter23_reg[4 : 0] <= zext_ln9_reg_3011_pp0_iter22_reg[4 : 0];
        zext_ln9_reg_3011_pp0_iter24_reg[4 : 0] <= zext_ln9_reg_3011_pp0_iter23_reg[4 : 0];
        zext_ln9_reg_3011_pp0_iter25_reg[4 : 0] <= zext_ln9_reg_3011_pp0_iter24_reg[4 : 0];
        zext_ln9_reg_3011_pp0_iter26_reg[4 : 0] <= zext_ln9_reg_3011_pp0_iter25_reg[4 : 0];
        zext_ln9_reg_3011_pp0_iter27_reg[4 : 0] <= zext_ln9_reg_3011_pp0_iter26_reg[4 : 0];
        zext_ln9_reg_3011_pp0_iter2_reg[4 : 0] <= zext_ln9_reg_3011_pp0_iter1_reg[4 : 0];
        zext_ln9_reg_3011_pp0_iter3_reg[4 : 0] <= zext_ln9_reg_3011_pp0_iter2_reg[4 : 0];
        zext_ln9_reg_3011_pp0_iter4_reg[4 : 0] <= zext_ln9_reg_3011_pp0_iter3_reg[4 : 0];
        zext_ln9_reg_3011_pp0_iter5_reg[4 : 0] <= zext_ln9_reg_3011_pp0_iter4_reg[4 : 0];
        zext_ln9_reg_3011_pp0_iter6_reg[4 : 0] <= zext_ln9_reg_3011_pp0_iter5_reg[4 : 0];
        zext_ln9_reg_3011_pp0_iter7_reg[4 : 0] <= zext_ln9_reg_3011_pp0_iter6_reg[4 : 0];
        zext_ln9_reg_3011_pp0_iter8_reg[4 : 0] <= zext_ln9_reg_3011_pp0_iter7_reg[4 : 0];
        zext_ln9_reg_3011_pp0_iter9_reg[4 : 0] <= zext_ln9_reg_3011_pp0_iter8_reg[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_r_M_imag_reg_3074 <= A_M_imag_0_q0;
        p_r_M_real_reg_3068 <= A_M_real_0_q0;
        trunc_ln11_1_reg_3060_pp0_iter1_reg <= trunc_ln11_1_reg_3060;
        trunc_ln11_reg_3064_pp0_iter1_reg <= trunc_ln11_reg_3064;
        xor_ln9_reg_3040_pp0_iter1_reg <= xor_ln9_reg_3040;
        zext_ln9_reg_3011_pp0_iter1_reg[4 : 0] <= zext_ln9_reg_3011[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_t_imag_1_reg_3150 <= B_M_imag_1_q0;
        p_t_real_1_reg_3144 <= B_M_real_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        p_t_imag_2_reg_3224 <= B_M_imag_2_q0;
        p_t_real_2_reg_3218 <= B_M_real_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        p_t_imag_3_reg_3308 <= B_M_imag_3_q0;
        p_t_real_3_reg_3302 <= B_M_real_3_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        p_t_imag_4_reg_3402 <= B_M_imag_0_q1;
        p_t_real_4_reg_3396 <= B_M_real_0_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter21 == 1'b1))) begin
        p_t_imag_5_reg_3486 <= B_M_imag_1_q1;
        p_t_real_5_reg_3480 <= B_M_real_1_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter25 == 1'b1))) begin
        p_t_imag_6_reg_3570 <= B_M_imag_2_q1;
        p_t_real_6_reg_3564 <= B_M_real_2_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter29 == 1'b1))) begin
        p_t_imag_7_reg_3654 <= B_M_imag_3_q1;
        p_t_real_7_reg_3648 <= B_M_real_3_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_t_imag_reg_3086 <= B_M_imag_0_q0;
        p_t_real_reg_3080 <= B_M_real_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln5_fu_1453_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln11_1_reg_3060 <= {{i_0_reg_1024[4:2]}};
        trunc_ln11_reg_3064 <= trunc_ln11_fu_1489_p1;
        xor_ln9_reg_3040 <= xor_ln9_fu_1473_p2;
        zext_ln9_reg_3011[4 : 0] <= zext_ln9_fu_1465_p1[4 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_M_imag_0_ce0 = 1'b1;
    end else begin
        A_M_imag_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        A_M_imag_1_ce0 = 1'b1;
    end else begin
        A_M_imag_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        A_M_imag_2_ce0 = 1'b1;
    end else begin
        A_M_imag_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        A_M_imag_3_ce0 = 1'b1;
    end else begin
        A_M_imag_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
        A_M_imag_4_ce0 = 1'b1;
    end else begin
        A_M_imag_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        A_M_imag_5_ce0 = 1'b1;
    end else begin
        A_M_imag_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        A_M_imag_6_ce0 = 1'b1;
    end else begin
        A_M_imag_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        A_M_imag_7_ce0 = 1'b1;
    end else begin
        A_M_imag_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_M_real_0_ce0 = 1'b1;
    end else begin
        A_M_real_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        A_M_real_1_ce0 = 1'b1;
    end else begin
        A_M_real_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        A_M_real_2_ce0 = 1'b1;
    end else begin
        A_M_real_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        A_M_real_3_ce0 = 1'b1;
    end else begin
        A_M_real_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
        A_M_real_4_ce0 = 1'b1;
    end else begin
        A_M_real_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        A_M_real_5_ce0 = 1'b1;
    end else begin
        A_M_real_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        A_M_real_6_ce0 = 1'b1;
    end else begin
        A_M_real_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        A_M_real_7_ce0 = 1'b1;
    end else begin
        A_M_real_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        B_M_imag_0_ce0 = 1'b1;
    end else begin
        B_M_imag_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
        B_M_imag_0_ce1 = 1'b1;
    end else begin
        B_M_imag_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        B_M_imag_1_ce0 = 1'b1;
    end else begin
        B_M_imag_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        B_M_imag_1_ce1 = 1'b1;
    end else begin
        B_M_imag_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        B_M_imag_2_ce0 = 1'b1;
    end else begin
        B_M_imag_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        B_M_imag_2_ce1 = 1'b1;
    end else begin
        B_M_imag_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        B_M_imag_3_ce0 = 1'b1;
    end else begin
        B_M_imag_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        B_M_imag_3_ce1 = 1'b1;
    end else begin
        B_M_imag_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        B_M_real_0_ce0 = 1'b1;
    end else begin
        B_M_real_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
        B_M_real_0_ce1 = 1'b1;
    end else begin
        B_M_real_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        B_M_real_1_ce0 = 1'b1;
    end else begin
        B_M_real_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        B_M_real_1_ce1 = 1'b1;
    end else begin
        B_M_real_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        B_M_real_2_ce0 = 1'b1;
    end else begin
        B_M_real_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter24 == 1'b1))) begin
        B_M_real_2_ce1 = 1'b1;
    end else begin
        B_M_real_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        B_M_real_3_ce0 = 1'b1;
    end else begin
        B_M_real_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        B_M_real_3_ce1 = 1'b1;
    end else begin
        B_M_real_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln5_fu_1453_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln5_fu_1453_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)) & ~((ap_enable_reg_pp0_iter39 == 1'b1) & (ap_enable_reg_pp0_iter38 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln5_fu_1453_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((ap_enable_reg_pp0_iter39 == 1'b1) & (ap_enable_reg_pp0_iter38 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_M_imag_0_address0 = zext_ln9_fu_1465_p1;

assign A_M_imag_1_address0 = zext_ln9_reg_3011_pp0_iter3_reg;

assign A_M_imag_2_address0 = zext_ln9_reg_3011_pp0_iter7_reg;

assign A_M_imag_3_address0 = zext_ln9_reg_3011_pp0_iter11_reg;

assign A_M_imag_4_address0 = zext_ln9_reg_3011_pp0_iter15_reg;

assign A_M_imag_5_address0 = zext_ln9_reg_3011_pp0_iter19_reg;

assign A_M_imag_6_address0 = zext_ln9_reg_3011_pp0_iter23_reg;

assign A_M_imag_7_address0 = zext_ln9_reg_3011_pp0_iter27_reg;

assign A_M_real_0_address0 = zext_ln9_fu_1465_p1;

assign A_M_real_1_address0 = zext_ln9_reg_3011_pp0_iter3_reg;

assign A_M_real_2_address0 = zext_ln9_reg_3011_pp0_iter7_reg;

assign A_M_real_3_address0 = zext_ln9_reg_3011_pp0_iter11_reg;

assign A_M_real_4_address0 = zext_ln9_reg_3011_pp0_iter15_reg;

assign A_M_real_5_address0 = zext_ln9_reg_3011_pp0_iter19_reg;

assign A_M_real_6_address0 = zext_ln9_reg_3011_pp0_iter23_reg;

assign A_M_real_7_address0 = zext_ln9_reg_3011_pp0_iter27_reg;

assign B_M_imag_0_address0 = zext_ln9_fu_1465_p1;

assign B_M_imag_0_address1 = zext_ln9_1_fu_1573_p1;

assign B_M_imag_1_address0 = zext_ln9_reg_3011_pp0_iter3_reg;

assign B_M_imag_1_address1 = zext_ln9_1_reg_3354_pp0_iter19_reg;

assign B_M_imag_2_address0 = zext_ln9_reg_3011_pp0_iter7_reg;

assign B_M_imag_2_address1 = zext_ln9_1_reg_3354_pp0_iter23_reg;

assign B_M_imag_3_address0 = zext_ln9_reg_3011_pp0_iter11_reg;

assign B_M_imag_3_address1 = zext_ln9_1_reg_3354_pp0_iter27_reg;

assign B_M_real_0_address0 = zext_ln9_fu_1465_p1;

assign B_M_real_0_address1 = zext_ln9_1_fu_1573_p1;

assign B_M_real_1_address0 = zext_ln9_reg_3011_pp0_iter3_reg;

assign B_M_real_1_address1 = zext_ln9_1_reg_3354_pp0_iter19_reg;

assign B_M_real_2_address0 = zext_ln9_reg_3011_pp0_iter7_reg;

assign B_M_real_2_address1 = zext_ln9_1_reg_3354_pp0_iter23_reg;

assign B_M_real_3_address0 = zext_ln9_reg_3011_pp0_iter11_reg;

assign B_M_real_3_address1 = zext_ln9_1_reg_3354_pp0_iter27_reg;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage0_iter38 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter39 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_return_0 = select_ln13_fu_2010_p3;

assign ap_return_1 = select_ln13_1_fu_2017_p3;

assign ap_return_10 = select_ln13_10_fu_2080_p3;

assign ap_return_11 = select_ln13_11_fu_2087_p3;

assign ap_return_12 = select_ln13_12_fu_2094_p3;

assign ap_return_13 = select_ln13_13_fu_2101_p3;

assign ap_return_14 = select_ln13_14_fu_2108_p3;

assign ap_return_15 = select_ln13_15_fu_2115_p3;

assign ap_return_16 = select_ln13_16_fu_2122_p3;

assign ap_return_17 = select_ln13_17_fu_2129_p3;

assign ap_return_18 = select_ln13_18_fu_2136_p3;

assign ap_return_19 = select_ln13_19_fu_2143_p3;

assign ap_return_2 = select_ln13_2_fu_2024_p3;

assign ap_return_20 = select_ln13_20_fu_2150_p3;

assign ap_return_21 = select_ln13_21_fu_2157_p3;

assign ap_return_22 = select_ln13_22_fu_2164_p3;

assign ap_return_23 = select_ln13_23_fu_2171_p3;

assign ap_return_24 = select_ln13_24_fu_2178_p3;

assign ap_return_25 = select_ln13_25_fu_2185_p3;

assign ap_return_26 = select_ln13_26_fu_2192_p3;

assign ap_return_27 = select_ln13_27_fu_2199_p3;

assign ap_return_28 = select_ln13_28_fu_2206_p3;

assign ap_return_29 = select_ln13_29_fu_2213_p3;

assign ap_return_3 = select_ln13_3_fu_2031_p3;

assign ap_return_30 = select_ln13_30_fu_2220_p3;

assign ap_return_31 = select_ln13_31_fu_2227_p3;

assign ap_return_4 = select_ln13_4_fu_2038_p3;

assign ap_return_5 = select_ln13_5_fu_2045_p3;

assign ap_return_6 = select_ln13_6_fu_2052_p3;

assign ap_return_7 = select_ln13_7_fu_2059_p3;

assign ap_return_8 = select_ln13_8_fu_2066_p3;

assign ap_return_9 = select_ln13_9_fu_2073_p3;

assign i_fu_1459_p2 = (i_0_reg_1024 + 5'd1);

assign icmp_ln5_fu_1453_p2 = ((i_0_reg_1024 == 5'd16) ? 1'b1 : 1'b0);

assign select_ln13_10_fu_2080_p3 = ((write_flag32_0_fu_412[0:0] === 1'b1) ? C_M_real88_063_fu_420 : C_M_real_2_2_read);

assign select_ln13_11_fu_2087_p3 = ((write_flag35_0_fu_416[0:0] === 1'b1) ? C_M_real89_062_fu_408 : C_M_real_2_3_read);

assign select_ln13_12_fu_2094_p3 = ((write_flag38_0_fu_404[0:0] === 1'b1) ? C_M_real9_060_fu_396 : C_M_real_3_0_read);

assign select_ln13_13_fu_2101_p3 = ((write_flag41_0_fu_392[0:0] === 1'b1) ? C_M_real910_059_fu_384 : C_M_real_3_1_read);

assign select_ln13_14_fu_2108_p3 = ((write_flag44_0_fu_380[0:0] === 1'b1) ? C_M_real911_057_fu_372 : C_M_real_3_2_read);

assign select_ln13_15_fu_2115_p3 = ((write_flag47_0_fu_368[0:0] === 1'b1) ? C_M_real912_056_fu_360 : C_M_real_3_3_read);

assign select_ln13_16_fu_2122_p3 = ((write_flag50_0_fu_356[0:0] === 1'b1) ? C_M_imag_054_fu_348 : C_M_imag_0_0_read);

assign select_ln13_17_fu_2129_p3 = ((write_flag53_0_fu_344[0:0] === 1'b1) ? C_M_imag13_053_fu_336 : C_M_imag_0_1_read);

assign select_ln13_18_fu_2136_p3 = ((write_flag56_0_fu_332[0:0] === 1'b1) ? C_M_imag14_051_fu_324 : C_M_imag_0_2_read);

assign select_ln13_19_fu_2143_p3 = ((write_flag59_0_fu_320[0:0] === 1'b1) ? C_M_imag15_050_fu_312 : C_M_imag_0_3_read);

assign select_ln13_1_fu_2017_p3 = ((write_flag4_0_fu_196[0:0] === 1'b1) ? C_M_real16_037_fu_208 : C_M_real_0_1_read);

assign select_ln13_20_fu_2150_p3 = ((write_flag62_0_fu_308[0:0] === 1'b1) ? C_M_imag10_048_fu_300 : C_M_imag_1_0_read);

assign select_ln13_21_fu_2157_p3 = ((write_flag65_0_fu_296[0:0] === 1'b1) ? C_M_imag1016_047_fu_288 : C_M_imag_1_1_read);

assign select_ln13_22_fu_2164_p3 = ((write_flag68_0_fu_284[0:0] === 1'b1) ? C_M_imag1017_045_fu_276 : C_M_imag_1_2_read);

assign select_ln13_23_fu_2171_p3 = ((write_flag71_0_fu_272[0:0] === 1'b1) ? C_M_imag1018_044_fu_264 : C_M_imag_1_3_read);

assign select_ln13_24_fu_2178_p3 = ((write_flag74_0_fu_260[0:0] === 1'b1) ? C_M_imag11_042_fu_252 : C_M_imag_2_0_read);

assign select_ln13_25_fu_2185_p3 = ((write_flag77_0_fu_248[0:0] === 1'b1) ? C_M_imag1119_041_fu_240 : C_M_imag_2_1_read);

assign select_ln13_26_fu_2192_p3 = ((write_flag80_0_fu_236[0:0] === 1'b1) ? C_M_imag1120_039_fu_228 : C_M_imag_2_2_read);

assign select_ln13_27_fu_2199_p3 = ((write_flag83_0_fu_224[0:0] === 1'b1) ? C_M_imag1121_038_fu_216 : C_M_imag_2_3_read);

assign select_ln13_28_fu_2206_p3 = ((write_flag86_0_fu_212[0:0] === 1'b1) ? C_M_imag12_036_fu_204 : C_M_imag_3_0_read);

assign select_ln13_29_fu_2213_p3 = ((write_flag89_0_fu_200[0:0] === 1'b1) ? C_M_imag1222_035_fu_192 : C_M_imag_3_1_read);

assign select_ln13_2_fu_2024_p3 = ((write_flag8_0_fu_220[0:0] === 1'b1) ? C_M_real2_040_fu_232 : C_M_real_0_2_read);

assign select_ln13_30_fu_2220_p3 = ((write_flag92_0_fu_188[0:0] === 1'b1) ? C_M_imag1223_033_fu_180 : C_M_imag_3_2_read);

assign select_ln13_31_fu_2227_p3 = ((write_flag95_0_fu_176[0:0] === 1'b1) ? C_M_imag1224_032_fu_168 : C_M_imag_3_3_read);

assign select_ln13_3_fu_2031_p3 = ((write_flag11_0_fu_244[0:0] === 1'b1) ? C_M_real3_043_fu_256 : C_M_real_0_3_read);

assign select_ln13_4_fu_2038_p3 = ((write_flag14_0_fu_268[0:0] === 1'b1) ? C_M_real7_046_fu_280 : C_M_real_1_0_read);

assign select_ln13_5_fu_2045_p3 = ((write_flag17_0_fu_292[0:0] === 1'b1) ? C_M_real74_049_fu_304 : C_M_real_1_1_read);

assign select_ln13_6_fu_2052_p3 = ((write_flag20_0_fu_316[0:0] === 1'b1) ? C_M_real75_052_fu_328 : C_M_real_1_2_read);

assign select_ln13_7_fu_2059_p3 = ((write_flag23_0_fu_340[0:0] === 1'b1) ? C_M_real76_055_fu_352 : C_M_real_1_3_read);

assign select_ln13_8_fu_2066_p3 = ((write_flag26_0_fu_364[0:0] === 1'b1) ? C_M_real8_058_fu_376 : C_M_real_2_0_read);

assign select_ln13_9_fu_2073_p3 = ((write_flag29_0_fu_388[0:0] === 1'b1) ? C_M_real87_061_fu_400 : C_M_real_2_1_read);

assign select_ln13_fu_2010_p3 = ((write_flag_0_fu_172[0:0] === 1'b1) ? C_M_real_034_fu_184 : C_M_real_0_0_read);

assign trunc_ln11_1_fu_1479_p4 = {{i_0_reg_1024[4:2]}};

assign trunc_ln11_fu_1489_p1 = i_0_reg_1024[1:0];

assign xor_ln9_fu_1473_p2 = (i_0_reg_1024 ^ 5'd16);

assign zext_ln9_1_fu_1573_p1 = xor_ln9_reg_3040_pp0_iter15_reg;

assign zext_ln9_fu_1465_p1 = i_0_reg_1024;

always @ (posedge ap_clk) begin
    zext_ln9_reg_3011[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln9_reg_3011_pp0_iter1_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln9_reg_3011_pp0_iter2_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln9_reg_3011_pp0_iter3_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln9_reg_3011_pp0_iter4_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln9_reg_3011_pp0_iter5_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln9_reg_3011_pp0_iter6_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln9_reg_3011_pp0_iter7_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln9_reg_3011_pp0_iter8_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln9_reg_3011_pp0_iter9_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln9_reg_3011_pp0_iter10_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln9_reg_3011_pp0_iter11_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln9_reg_3011_pp0_iter12_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln9_reg_3011_pp0_iter13_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln9_reg_3011_pp0_iter14_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln9_reg_3011_pp0_iter15_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln9_reg_3011_pp0_iter16_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln9_reg_3011_pp0_iter17_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln9_reg_3011_pp0_iter18_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln9_reg_3011_pp0_iter19_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln9_reg_3011_pp0_iter20_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln9_reg_3011_pp0_iter21_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln9_reg_3011_pp0_iter22_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln9_reg_3011_pp0_iter23_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln9_reg_3011_pp0_iter24_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln9_reg_3011_pp0_iter25_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln9_reg_3011_pp0_iter26_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln9_reg_3011_pp0_iter27_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln9_1_reg_3354[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln9_1_reg_3354_pp0_iter17_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln9_1_reg_3354_pp0_iter18_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln9_1_reg_3354_pp0_iter19_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln9_1_reg_3354_pp0_iter20_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln9_1_reg_3354_pp0_iter21_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln9_1_reg_3354_pp0_iter22_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln9_1_reg_3354_pp0_iter23_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln9_1_reg_3354_pp0_iter24_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln9_1_reg_3354_pp0_iter25_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln9_1_reg_3354_pp0_iter26_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln9_1_reg_3354_pp0_iter27_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
end

endmodule //DiagMatMul
