<stg><name>get_centroid_sh_Bloc</name>


<trans_list>

<trans id="139" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="1" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(i32* %possible_c_y, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i16* %h_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2  call void (...)* @_ssdm_op_SpecInterface(i8* %v_offset_read, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3  call void (...)* @_ssdm_op_SpecInterface(i48* %c_read, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4  call void (...)* @_ssdm_op_SpecInterface(i8* %possible_c_x, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:5  %p_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read2)

]]></Node>
<StgValue><ssdm name="p_read_4"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6  %p_read14 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read1)

]]></Node>
<StgValue><ssdm name="p_read14"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7  %p_read_5 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read)

]]></Node>
<StgValue><ssdm name="p_read_5"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:8  %possible_c_x_read = call i8 @_ssdm_op_Read.ap_fifo.i8P(i8* %possible_c_x)

]]></Node>
<StgValue><ssdm name="possible_c_x_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
entry:9  %c_read_2 = call i48 @_ssdm_op_Read.ap_fifo.i48P(i48* %c_read)

]]></Node>
<StgValue><ssdm name="c_read_2"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:10  %v_offset_read_2 = call i8 @_ssdm_op_Read.ap_fifo.i8P(i8* %v_offset_read)

]]></Node>
<StgValue><ssdm name="v_offset_read_2"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:11  %h_offset_read = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %h_offset)

]]></Node>
<StgValue><ssdm name="h_offset_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12  %possible_c_y_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %possible_c_y)

]]></Node>
<StgValue><ssdm name="possible_c_y_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:13  %icmp_ln133 = icmp eq i32 %p_read_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln133"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:14  br i1 %icmp_ln133, label %0, label %1

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %udiv_ln134 = udiv i32 %p_read14, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln134"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %udiv_ln135 = udiv i32 %p_read_4, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln135"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="8">
<![CDATA[
:0  %zext_ln120 = zext i8 %possible_c_x_read to i16

]]></Node>
<StgValue><ssdm name="zext_ln120"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %c1_part_set_i_i = call i48 @llvm.part.set.i48.i16(i48 %c_read_2, i16 %zext_ln120, i32 0, i32 15)

]]></Node>
<StgValue><ssdm name="c1_part_set_i_i"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="57" st_id="2" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %udiv_ln134 = udiv i32 %p_read14, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln134"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %udiv_ln135 = udiv i32 %p_read_4, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln135"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="59" st_id="3" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %udiv_ln134 = udiv i32 %p_read14, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln134"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %udiv_ln135 = udiv i32 %p_read_4, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln135"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="61" st_id="4" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %udiv_ln134 = udiv i32 %p_read14, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln134"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %udiv_ln135 = udiv i32 %p_read_4, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln135"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="63" st_id="5" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %udiv_ln134 = udiv i32 %p_read14, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln134"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %udiv_ln135 = udiv i32 %p_read_4, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln135"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="65" st_id="6" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %udiv_ln134 = udiv i32 %p_read14, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln134"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %udiv_ln135 = udiv i32 %p_read_4, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln135"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="67" st_id="7" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %udiv_ln134 = udiv i32 %p_read14, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln134"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %udiv_ln135 = udiv i32 %p_read_4, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln135"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="69" st_id="8" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %udiv_ln134 = udiv i32 %p_read14, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln134"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %udiv_ln135 = udiv i32 %p_read_4, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln135"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="71" st_id="9" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %udiv_ln134 = udiv i32 %p_read14, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln134"/></StgValue>
</operation>

<operation id="72" st_id="9" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %udiv_ln135 = udiv i32 %p_read_4, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln135"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="73" st_id="10" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %udiv_ln134 = udiv i32 %p_read14, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln134"/></StgValue>
</operation>

<operation id="74" st_id="10" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %udiv_ln135 = udiv i32 %p_read_4, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln135"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="75" st_id="11" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %udiv_ln134 = udiv i32 %p_read14, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln134"/></StgValue>
</operation>

<operation id="76" st_id="11" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %udiv_ln135 = udiv i32 %p_read_4, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln135"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="77" st_id="12" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %udiv_ln134 = udiv i32 %p_read14, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln134"/></StgValue>
</operation>

<operation id="78" st_id="12" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %udiv_ln135 = udiv i32 %p_read_4, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln135"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="79" st_id="13" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %udiv_ln134 = udiv i32 %p_read14, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln134"/></StgValue>
</operation>

<operation id="80" st_id="13" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %udiv_ln135 = udiv i32 %p_read_4, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln135"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="81" st_id="14" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %udiv_ln134 = udiv i32 %p_read14, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln134"/></StgValue>
</operation>

<operation id="82" st_id="14" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %udiv_ln135 = udiv i32 %p_read_4, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln135"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="83" st_id="15" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %udiv_ln134 = udiv i32 %p_read14, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln134"/></StgValue>
</operation>

<operation id="84" st_id="15" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %udiv_ln135 = udiv i32 %p_read_4, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln135"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="85" st_id="16" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %udiv_ln134 = udiv i32 %p_read14, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln134"/></StgValue>
</operation>

<operation id="86" st_id="16" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %udiv_ln135 = udiv i32 %p_read_4, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln135"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="87" st_id="17" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %udiv_ln134 = udiv i32 %p_read14, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln134"/></StgValue>
</operation>

<operation id="88" st_id="17" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %udiv_ln135 = udiv i32 %p_read_4, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln135"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="89" st_id="18" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %udiv_ln134 = udiv i32 %p_read14, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln134"/></StgValue>
</operation>

<operation id="90" st_id="18" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %udiv_ln135 = udiv i32 %p_read_4, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln135"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="91" st_id="19" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %udiv_ln134 = udiv i32 %p_read14, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln134"/></StgValue>
</operation>

<operation id="92" st_id="19" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %udiv_ln135 = udiv i32 %p_read_4, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln135"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="93" st_id="20" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %udiv_ln134 = udiv i32 %p_read14, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln134"/></StgValue>
</operation>

<operation id="94" st_id="20" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %udiv_ln135 = udiv i32 %p_read_4, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln135"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="95" st_id="21" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %udiv_ln134 = udiv i32 %p_read14, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln134"/></StgValue>
</operation>

<operation id="96" st_id="21" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %udiv_ln135 = udiv i32 %p_read_4, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln135"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="97" st_id="22" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %udiv_ln134 = udiv i32 %p_read14, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln134"/></StgValue>
</operation>

<operation id="98" st_id="22" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %udiv_ln135 = udiv i32 %p_read_4, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln135"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="99" st_id="23" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %udiv_ln134 = udiv i32 %p_read14, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln134"/></StgValue>
</operation>

<operation id="100" st_id="23" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %udiv_ln135 = udiv i32 %p_read_4, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln135"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="101" st_id="24" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %udiv_ln134 = udiv i32 %p_read14, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln134"/></StgValue>
</operation>

<operation id="102" st_id="24" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %udiv_ln135 = udiv i32 %p_read_4, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln135"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="103" st_id="25" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %udiv_ln134 = udiv i32 %p_read14, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln134"/></StgValue>
</operation>

<operation id="104" st_id="25" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %udiv_ln135 = udiv i32 %p_read_4, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln135"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="105" st_id="26" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %udiv_ln134 = udiv i32 %p_read14, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln134"/></StgValue>
</operation>

<operation id="106" st_id="26" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %udiv_ln135 = udiv i32 %p_read_4, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln135"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="107" st_id="27" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %udiv_ln134 = udiv i32 %p_read14, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln134"/></StgValue>
</operation>

<operation id="108" st_id="27" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %udiv_ln135 = udiv i32 %p_read_4, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln135"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="109" st_id="28" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %udiv_ln134 = udiv i32 %p_read14, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln134"/></StgValue>
</operation>

<operation id="110" st_id="28" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %udiv_ln135 = udiv i32 %p_read_4, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln135"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="111" st_id="29" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %udiv_ln134 = udiv i32 %p_read14, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln134"/></StgValue>
</operation>

<operation id="112" st_id="29" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %udiv_ln135 = udiv i32 %p_read_4, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln135"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="113" st_id="30" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %udiv_ln134 = udiv i32 %p_read14, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln134"/></StgValue>
</operation>

<operation id="114" st_id="30" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %udiv_ln135 = udiv i32 %p_read_4, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln135"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="115" st_id="31" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %udiv_ln134 = udiv i32 %p_read14, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln134"/></StgValue>
</operation>

<operation id="116" st_id="31" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %udiv_ln135 = udiv i32 %p_read_4, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln135"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="117" st_id="32" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %udiv_ln134 = udiv i32 %p_read14, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln134"/></StgValue>
</operation>

<operation id="118" st_id="32" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %udiv_ln135 = udiv i32 %p_read_4, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln135"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="119" st_id="33" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %udiv_ln134 = udiv i32 %p_read14, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln134"/></StgValue>
</operation>

<operation id="120" st_id="33" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %udiv_ln135 = udiv i32 %p_read_4, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln135"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="121" st_id="34" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %udiv_ln134 = udiv i32 %p_read14, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln134"/></StgValue>
</operation>

<operation id="122" st_id="34" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %udiv_ln135 = udiv i32 %p_read_4, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln135"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="123" st_id="35" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %udiv_ln134 = udiv i32 %p_read14, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln134"/></StgValue>
</operation>

<operation id="124" st_id="35" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %udiv_ln135 = udiv i32 %p_read_4, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln135"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="125" st_id="36" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %udiv_ln134 = udiv i32 %p_read14, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln134"/></StgValue>
</operation>

<operation id="126" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16">
<![CDATA[
:1  %trunc_ln134 = trunc i32 %udiv_ln134 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln134"/></StgValue>
</operation>

<operation id="127" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="8">
<![CDATA[
:2  %zext_ln134 = zext i8 %v_offset_read_2 to i16

]]></Node>
<StgValue><ssdm name="zext_ln134"/></StgValue>
</operation>

<operation id="128" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %add_ln134 = add i16 %trunc_ln134, %zext_ln134

]]></Node>
<StgValue><ssdm name="add_ln134"/></StgValue>
</operation>

<operation id="129" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
:4  %c2_part_set_i_i = call i48 @llvm.part.set.i48.i16(i48 %c_read_2, i16 %add_ln134, i32 0, i32 15)

]]></Node>
<StgValue><ssdm name="c2_part_set_i_i"/></StgValue>
</operation>

<operation id="130" st_id="36" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %udiv_ln135 = udiv i32 %p_read_4, %p_read_5

]]></Node>
<StgValue><ssdm name="udiv_ln135"/></StgValue>
</operation>

<operation id="131" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="16">
<![CDATA[
:6  %zext_ln135 = zext i16 %h_offset_read to i32

]]></Node>
<StgValue><ssdm name="zext_ln135"/></StgValue>
</operation>

<operation id="132" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %add_ln135 = add i32 %udiv_ln135, %zext_ln135

]]></Node>
<StgValue><ssdm name="add_ln135"/></StgValue>
</operation>

<operation id="133" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.exit

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="134" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="48" op_0_bw="48" op_1_bw="0" op_2_bw="48" op_3_bw="0">
<![CDATA[
.exit:0  %c3_i_i = phi i48 [ %c2_part_set_i_i, %1 ], [ %c1_part_set_i_i, %0 ]

]]></Node>
<StgValue><ssdm name="c3_i_i"/></StgValue>
</operation>

<operation id="135" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.exit:1  %storemerge_i_i = phi i32 [ %add_ln135, %1 ], [ %possible_c_y_read, %0 ]

]]></Node>
<StgValue><ssdm name="storemerge_i_i"/></StgValue>
</operation>

<operation id="136" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.exit:2  %c3_part_set_i_i = call i48 @llvm.part.set.i48.i32(i48 %c3_i_i, i32 %storemerge_i_i, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="c3_part_set_i_i"/></StgValue>
</operation>

<operation id="137" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48">
<![CDATA[
.exit:3  call void @_ssdm_op_Write.ap_auto.i48P(i48* %c, i48 %c3_part_set_i_i)

]]></Node>
<StgValue><ssdm name="write_ln138"/></StgValue>
</operation>

<operation id="138" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0">
<![CDATA[
.exit:4  ret void

]]></Node>
<StgValue><ssdm name="ret_ln120"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
