// Seed: 315293162
module module_0 (
    input supply0 id_0,
    input wor id_1,
    input uwire id_2
);
  logic id_4;
  ;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    input tri0 id_2,
    input supply1 id_3,
    output tri1 id_4,
    input wire id_5,
    output wor id_6,
    input wire id_7,
    output wor id_8
);
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1
  );
endmodule
module module_2 #(
    parameter id_3 = 32'd53
) (
    output tri0 id_0,
    output supply1 id_1,
    input supply1 id_2,
    input wor _id_3
);
  supply0 [1 : id_3] id_5 = -1;
  buf primCall (id_0, id_2);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
endmodule
