
DigitalTeknikProjekt.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000036  00800200  00000842  000008d6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000842  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000072  00800236  00800236  0000090c  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000090c  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000093c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000140  00000000  00000000  0000097c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000170e  00000000  00000000  00000abc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001109  00000000  00000000  000021ca  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000009e0  00000000  00000000  000032d3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000284  00000000  00000000  00003cb4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000080e  00000000  00000000  00003f38  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000532  00000000  00000000  00004746  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000c8  00000000  00000000  00004c78  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	71 c0       	rjmp	.+226    	; 0xe4 <__ctors_end>
   2:	00 00       	nop
   4:	8e c0       	rjmp	.+284    	; 0x122 <__bad_interrupt>
   6:	00 00       	nop
   8:	8c c0       	rjmp	.+280    	; 0x122 <__bad_interrupt>
   a:	00 00       	nop
   c:	8a c0       	rjmp	.+276    	; 0x122 <__bad_interrupt>
   e:	00 00       	nop
  10:	88 c0       	rjmp	.+272    	; 0x122 <__bad_interrupt>
  12:	00 00       	nop
  14:	86 c0       	rjmp	.+268    	; 0x122 <__bad_interrupt>
  16:	00 00       	nop
  18:	84 c0       	rjmp	.+264    	; 0x122 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	82 c0       	rjmp	.+260    	; 0x122 <__bad_interrupt>
  1e:	00 00       	nop
  20:	80 c0       	rjmp	.+256    	; 0x122 <__bad_interrupt>
  22:	00 00       	nop
  24:	7e c0       	rjmp	.+252    	; 0x122 <__bad_interrupt>
  26:	00 00       	nop
  28:	7c c0       	rjmp	.+248    	; 0x122 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	7a c0       	rjmp	.+244    	; 0x122 <__bad_interrupt>
  2e:	00 00       	nop
  30:	78 c0       	rjmp	.+240    	; 0x122 <__bad_interrupt>
  32:	00 00       	nop
  34:	76 c0       	rjmp	.+236    	; 0x122 <__bad_interrupt>
  36:	00 00       	nop
  38:	74 c0       	rjmp	.+232    	; 0x122 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	72 c0       	rjmp	.+228    	; 0x122 <__bad_interrupt>
  3e:	00 00       	nop
  40:	70 c0       	rjmp	.+224    	; 0x122 <__bad_interrupt>
  42:	00 00       	nop
  44:	6e c0       	rjmp	.+220    	; 0x122 <__bad_interrupt>
  46:	00 00       	nop
  48:	6c c0       	rjmp	.+216    	; 0x122 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	6a c0       	rjmp	.+212    	; 0x122 <__bad_interrupt>
  4e:	00 00       	nop
  50:	68 c0       	rjmp	.+208    	; 0x122 <__bad_interrupt>
  52:	00 00       	nop
  54:	87 c0       	rjmp	.+270    	; 0x164 <__vector_21>
  56:	00 00       	nop
  58:	64 c0       	rjmp	.+200    	; 0x122 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	62 c0       	rjmp	.+196    	; 0x122 <__bad_interrupt>
  5e:	00 00       	nop
  60:	c8 c1       	rjmp	.+912    	; 0x3f2 <__vector_24>
  62:	00 00       	nop
  64:	5d c2       	rjmp	.+1210   	; 0x520 <__vector_25>
  66:	00 00       	nop
  68:	5c c0       	rjmp	.+184    	; 0x122 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	6d c2       	rjmp	.+1242   	; 0x548 <__vector_27>
  6e:	00 00       	nop
  70:	58 c0       	rjmp	.+176    	; 0x122 <__bad_interrupt>
  72:	00 00       	nop
  74:	81 c0       	rjmp	.+258    	; 0x178 <__vector_29>
  76:	00 00       	nop
  78:	54 c0       	rjmp	.+168    	; 0x122 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	52 c0       	rjmp	.+164    	; 0x122 <__bad_interrupt>
  7e:	00 00       	nop
  80:	50 c0       	rjmp	.+160    	; 0x122 <__bad_interrupt>
  82:	00 00       	nop
  84:	4e c0       	rjmp	.+156    	; 0x122 <__bad_interrupt>
  86:	00 00       	nop
  88:	4c c0       	rjmp	.+152    	; 0x122 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	4a c0       	rjmp	.+148    	; 0x122 <__bad_interrupt>
  8e:	00 00       	nop
  90:	48 c0       	rjmp	.+144    	; 0x122 <__bad_interrupt>
  92:	00 00       	nop
  94:	46 c0       	rjmp	.+140    	; 0x122 <__bad_interrupt>
  96:	00 00       	nop
  98:	44 c0       	rjmp	.+136    	; 0x122 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	42 c0       	rjmp	.+132    	; 0x122 <__bad_interrupt>
  9e:	00 00       	nop
  a0:	40 c0       	rjmp	.+128    	; 0x122 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	3e c0       	rjmp	.+124    	; 0x122 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	3c c0       	rjmp	.+120    	; 0x122 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	3a c0       	rjmp	.+116    	; 0x122 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	38 c0       	rjmp	.+112    	; 0x122 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	36 c0       	rjmp	.+108    	; 0x122 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	34 c0       	rjmp	.+104    	; 0x122 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	32 c0       	rjmp	.+100    	; 0x122 <__bad_interrupt>
  be:	00 00       	nop
  c0:	30 c0       	rjmp	.+96     	; 0x122 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	2e c0       	rjmp	.+92     	; 0x122 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	2c c0       	rjmp	.+88     	; 0x122 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	2a c0       	rjmp	.+84     	; 0x122 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	28 c0       	rjmp	.+80     	; 0x122 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	26 c0       	rjmp	.+76     	; 0x122 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	24 c0       	rjmp	.+72     	; 0x122 <__bad_interrupt>
  da:	00 00       	nop
  dc:	22 c0       	rjmp	.+68     	; 0x122 <__bad_interrupt>
  de:	00 00       	nop
  e0:	20 c0       	rjmp	.+64     	; 0x122 <__bad_interrupt>
	...

000000e4 <__ctors_end>:
  e4:	11 24       	eor	r1, r1
  e6:	1f be       	out	0x3f, r1	; 63
  e8:	cf ef       	ldi	r28, 0xFF	; 255
  ea:	d1 e2       	ldi	r29, 0x21	; 33
  ec:	de bf       	out	0x3e, r29	; 62
  ee:	cd bf       	out	0x3d, r28	; 61
  f0:	00 e0       	ldi	r16, 0x00	; 0
  f2:	0c bf       	out	0x3c, r16	; 60

000000f4 <__do_copy_data>:
  f4:	12 e0       	ldi	r17, 0x02	; 2
  f6:	a0 e0       	ldi	r26, 0x00	; 0
  f8:	b2 e0       	ldi	r27, 0x02	; 2
  fa:	e2 e4       	ldi	r30, 0x42	; 66
  fc:	f8 e0       	ldi	r31, 0x08	; 8
  fe:	00 e0       	ldi	r16, 0x00	; 0
 100:	0b bf       	out	0x3b, r16	; 59
 102:	02 c0       	rjmp	.+4      	; 0x108 <__do_copy_data+0x14>
 104:	07 90       	elpm	r0, Z+
 106:	0d 92       	st	X+, r0
 108:	a6 33       	cpi	r26, 0x36	; 54
 10a:	b1 07       	cpc	r27, r17
 10c:	d9 f7       	brne	.-10     	; 0x104 <__do_copy_data+0x10>

0000010e <__do_clear_bss>:
 10e:	22 e0       	ldi	r18, 0x02	; 2
 110:	a6 e3       	ldi	r26, 0x36	; 54
 112:	b2 e0       	ldi	r27, 0x02	; 2
 114:	01 c0       	rjmp	.+2      	; 0x118 <.do_clear_bss_start>

00000116 <.do_clear_bss_loop>:
 116:	1d 92       	st	X+, r1

00000118 <.do_clear_bss_start>:
 118:	a8 3a       	cpi	r26, 0xA8	; 168
 11a:	b2 07       	cpc	r27, r18
 11c:	e1 f7       	brne	.-8      	; 0x116 <.do_clear_bss_loop>
 11e:	00 d1       	rcall	.+512    	; 0x320 <main>
 120:	8e c3       	rjmp	.+1820   	; 0x83e <_exit>

00000122 <__bad_interrupt>:
 122:	6e cf       	rjmp	.-292    	; 0x0 <__vectors>

00000124 <initTimer0>:
int ADCBufferIndex = 0;
float voltage = 0.f;
int ADCSampleFlag = 0;

int initTimer0(){
	TCCR0A = (1<<WGM01);	    //Sets mode to CTC
 124:	82 e0       	ldi	r24, 0x02	; 2
 126:	84 bd       	out	0x24, r24	; 36
	TCCR0B = (1<<CS02);			//Sets prescaler to 512
 128:	94 e0       	ldi	r25, 0x04	; 4
 12a:	95 bd       	out	0x25, r25	; 37
	OCR0A =	0x7C;				//Sets compare value to 124
 12c:	9c e7       	ldi	r25, 0x7C	; 124
 12e:	97 bd       	out	0x27, r25	; 39
	OCR0B =	0x7C;
 130:	98 bd       	out	0x28, r25	; 40
	TIMSK0 = (1<<OCIE0A);
 132:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <__TEXT_REGION_LENGTH__+0x7c006e>
	TIFR0 = (1<<OCF0A);
 136:	85 bb       	out	0x15, r24	; 21
	return 1;
}
 138:	81 e0       	ldi	r24, 0x01	; 1
 13a:	90 e0       	ldi	r25, 0x00	; 0
 13c:	08 95       	ret

0000013e <ADC_init>:

void ADC_init(){
	initTimer0();
 13e:	f2 df       	rcall	.-28     	; 0x124 <initTimer0>
	ADMUX = (1<<REFS0)|(1<<ADLAR);
 140:	80 e6       	ldi	r24, 0x60	; 96
 142:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7c007c>
	ADCSRA = (1<<ADEN)|(1<<ADATE)|(1<<ADIE)|(1<<ADPS2)|(1<<ADPS0);
 146:	8d ea       	ldi	r24, 0xAD	; 173
 148:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <__TEXT_REGION_LENGTH__+0x7c007a>
	ADCSRB = (1<<ADTS1)|(1<<ADTS0);
 14c:	83 e0       	ldi	r24, 0x03	; 3
 14e:	80 93 7b 00 	sts	0x007B, r24	; 0x80007b <__TEXT_REGION_LENGTH__+0x7c007b>
 152:	08 95       	ret

00000154 <ADC_storeSample>:
}

void ADC_storeSample(){
	adcSample = ADCH;
 154:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7c0079>
 158:	90 e0       	ldi	r25, 0x00	; 0
 15a:	90 93 37 02 	sts	0x0237, r25	; 0x800237 <__data_end+0x1>
 15e:	80 93 36 02 	sts	0x0236, r24	; 0x800236 <__data_end>
 162:	08 95       	ret

00000164 <__vector_21>:
	} else{
		ADCBufferIndex += 1;
	}*/
}

ISR(TIMER0_COMPA_vect){
 164:	1f 92       	push	r1
 166:	0f 92       	push	r0
 168:	0f b6       	in	r0, 0x3f	; 63
 16a:	0f 92       	push	r0
 16c:	11 24       	eor	r1, r1
	
}
 16e:	0f 90       	pop	r0
 170:	0f be       	out	0x3f, r0	; 63
 172:	0f 90       	pop	r0
 174:	1f 90       	pop	r1
 176:	18 95       	reti

00000178 <__vector_29>:

ISR(ADC_vect){
 178:	1f 92       	push	r1
 17a:	0f 92       	push	r0
 17c:	0f b6       	in	r0, 0x3f	; 63
 17e:	0f 92       	push	r0
 180:	11 24       	eor	r1, r1
 182:	0b b6       	in	r0, 0x3b	; 59
 184:	0f 92       	push	r0
 186:	2f 93       	push	r18
 188:	3f 93       	push	r19
 18a:	4f 93       	push	r20
 18c:	5f 93       	push	r21
 18e:	6f 93       	push	r22
 190:	7f 93       	push	r23
 192:	8f 93       	push	r24
 194:	9f 93       	push	r25
 196:	af 93       	push	r26
 198:	bf 93       	push	r27
 19a:	ef 93       	push	r30
 19c:	ff 93       	push	r31
	ADC_storeSample();
 19e:	da df       	rcall	.-76     	; 0x154 <ADC_storeSample>
 1a0:	ff 91       	pop	r31
 1a2:	ef 91       	pop	r30
 1a4:	bf 91       	pop	r27
 1a6:	af 91       	pop	r26
 1a8:	9f 91       	pop	r25
 1aa:	8f 91       	pop	r24
 1ac:	7f 91       	pop	r23
 1ae:	6f 91       	pop	r22
 1b0:	5f 91       	pop	r21
 1b2:	4f 91       	pop	r20
 1b4:	3f 91       	pop	r19
 1b6:	2f 91       	pop	r18
 1b8:	0f 90       	pop	r0
 1ba:	0b be       	out	0x3b, r0	; 59
 1bc:	0f 90       	pop	r0
 1be:	0f be       	out	0x3f, r0	; 63
 1c0:	0f 90       	pop	r0
 1c2:	1f 90       	pop	r1
 1c4:	18 95       	reti

000001c6 <input_checkPacket>:
#include "input.h"
#include <stdio.h>
#include <stdlib.h>

Packet input_checkPacket(char* packet){
 1c6:	0f 93       	push	r16
 1c8:	1f 93       	push	r17
 1ca:	cf 93       	push	r28
 1cc:	8c 01       	movw	r16, r24
	Packet returnData;
	returnData.type = packet[4];
 1ce:	dc 01       	movw	r26, r24
 1d0:	14 96       	adiw	r26, 0x04	; 4
 1d2:	cc 91       	ld	r28, X
	if(returnData.type == 0x01){
 1d4:	c1 30       	cpi	r28, 0x01	; 1
 1d6:	79 f4       	brne	.+30     	; 0x1f6 <input_checkPacket+0x30>
		returnData.data = (char*)calloc(2, sizeof(char));
 1d8:	61 e0       	ldi	r22, 0x01	; 1
 1da:	70 e0       	ldi	r23, 0x00	; 0
 1dc:	82 e0       	ldi	r24, 0x02	; 2
 1de:	90 e0       	ldi	r25, 0x00	; 0
 1e0:	c7 d1       	rcall	.+910    	; 0x570 <calloc>
 1e2:	78 2f       	mov	r23, r24
 1e4:	29 2f       	mov	r18, r25
		returnData.data[0] = packet[5];
 1e6:	f8 01       	movw	r30, r16
 1e8:	35 81       	ldd	r19, Z+5	; 0x05
 1ea:	dc 01       	movw	r26, r24
 1ec:	3c 93       	st	X, r19
		returnData.data[1] = packet[6];
 1ee:	36 81       	ldd	r19, Z+6	; 0x06
 1f0:	11 96       	adiw	r26, 0x01	; 1
 1f2:	3c 93       	st	X, r19
 1f4:	1a c0       	rjmp	.+52     	; 0x22a <input_checkPacket+0x64>
	}
	else if(returnData.type == 0x02){
 1f6:	c2 30       	cpi	r28, 0x02	; 2
 1f8:	c1 f4       	brne	.+48     	; 0x22a <input_checkPacket+0x64>
		returnData.data = (char*)calloc(4, sizeof(char));
 1fa:	61 e0       	ldi	r22, 0x01	; 1
 1fc:	70 e0       	ldi	r23, 0x00	; 0
 1fe:	84 e0       	ldi	r24, 0x04	; 4
 200:	90 e0       	ldi	r25, 0x00	; 0
 202:	b6 d1       	rcall	.+876    	; 0x570 <calloc>
 204:	fc 01       	movw	r30, r24
 206:	78 2f       	mov	r23, r24
 208:	2f 2f       	mov	r18, r31
		returnData.data[0] = packet[5];
 20a:	d8 01       	movw	r26, r16
 20c:	15 96       	adiw	r26, 0x05	; 5
 20e:	8c 91       	ld	r24, X
 210:	15 97       	sbiw	r26, 0x05	; 5
 212:	80 83       	st	Z, r24
		returnData.data[1] = packet[6];
 214:	16 96       	adiw	r26, 0x06	; 6
 216:	8c 91       	ld	r24, X
 218:	16 97       	sbiw	r26, 0x06	; 6
 21a:	81 83       	std	Z+1, r24	; 0x01
		returnData.data[2] = packet[7];
 21c:	17 96       	adiw	r26, 0x07	; 7
 21e:	8c 91       	ld	r24, X
 220:	17 97       	sbiw	r26, 0x07	; 7
 222:	82 83       	std	Z+2, r24	; 0x02
		returnData.data[3] = packet[8];
 224:	18 96       	adiw	r26, 0x08	; 8
 226:	8c 91       	ld	r24, X
 228:	83 83       	std	Z+3, r24	; 0x03
	}
	else if(returnData.type == 0x03){}
	return returnData;
 22a:	6c 2f       	mov	r22, r28
 22c:	82 2f       	mov	r24, r18
 22e:	cf 91       	pop	r28
 230:	1f 91       	pop	r17
 232:	0f 91       	pop	r16
 234:	08 95       	ret

00000236 <transmitPacket>:
#include "input.h"

#define F_CPU 16000000UL
#include <util/delay.h>

int transmitPacket(char* packet){
 236:	0f 93       	push	r16
 238:	1f 93       	push	r17
 23a:	cf 93       	push	r28
 23c:	df 93       	push	r29
 23e:	8c 01       	movw	r16, r24
	char response;
	for(int i = 0; i < 3; i++){
 240:	c0 e0       	ldi	r28, 0x00	; 0
 242:	d0 e0       	ldi	r29, 0x00	; 0
 244:	30 c0       	rjmp	.+96     	; 0x2a6 <transmitPacket+0x70>
		response = SPI_transmit(packet[i], 1);
 246:	61 e0       	ldi	r22, 0x01	; 1
 248:	70 e0       	ldi	r23, 0x00	; 0
 24a:	f8 01       	movw	r30, r16
 24c:	ec 0f       	add	r30, r28
 24e:	fd 1f       	adc	r31, r29
 250:	80 81       	ld	r24, Z
 252:	b4 d0       	rcall	.+360    	; 0x3bc <SPI_transmit>
		if(response == 0x03){
 254:	83 30       	cpi	r24, 0x03	; 3
 256:	41 f4       	brne	.+16     	; 0x268 <transmitPacket+0x32>
			UART_transStr("ERR: 101", 1);
 258:	61 e0       	ldi	r22, 0x01	; 1
 25a:	70 e0       	ldi	r23, 0x00	; 0
 25c:	89 e0       	ldi	r24, 0x09	; 9
 25e:	92 e0       	ldi	r25, 0x02	; 2
 260:	f0 d0       	rcall	.+480    	; 0x442 <UART_transStr>
			return -1;
 262:	8f ef       	ldi	r24, 0xFF	; 255
 264:	9f ef       	ldi	r25, 0xFF	; 255
 266:	57 c0       	rjmp	.+174    	; 0x316 <transmitPacket+0xe0>
		}
		else if(response == 0x02){
 268:	82 30       	cpi	r24, 0x02	; 2
 26a:	41 f4       	brne	.+16     	; 0x27c <transmitPacket+0x46>
			UART_transStr("ERR: 102", 1);
 26c:	61 e0       	ldi	r22, 0x01	; 1
 26e:	70 e0       	ldi	r23, 0x00	; 0
 270:	82 e1       	ldi	r24, 0x12	; 18
 272:	92 e0       	ldi	r25, 0x02	; 2
 274:	e6 d0       	rcall	.+460    	; 0x442 <UART_transStr>
			return -1;
 276:	8f ef       	ldi	r24, 0xFF	; 255
 278:	9f ef       	ldi	r25, 0xFF	; 255
 27a:	4d c0       	rjmp	.+154    	; 0x316 <transmitPacket+0xe0>
		}
		else if(response == 0x01){
 27c:	81 30       	cpi	r24, 0x01	; 1
 27e:	41 f4       	brne	.+16     	; 0x290 <transmitPacket+0x5a>
			UART_transStr("ERR: 103", 1);
 280:	61 e0       	ldi	r22, 0x01	; 1
 282:	70 e0       	ldi	r23, 0x00	; 0
 284:	8b e1       	ldi	r24, 0x1B	; 27
 286:	92 e0       	ldi	r25, 0x02	; 2
 288:	dc d0       	rcall	.+440    	; 0x442 <UART_transStr>
			return -1;
 28a:	8f ef       	ldi	r24, 0xFF	; 255
 28c:	9f ef       	ldi	r25, 0xFF	; 255
 28e:	43 c0       	rjmp	.+134    	; 0x316 <transmitPacket+0xe0>
		}
		else if(response == 0x00){}else{
 290:	88 23       	and	r24, r24
 292:	41 f0       	breq	.+16     	; 0x2a4 <transmitPacket+0x6e>
			UART_transStr("ERR: 104", 1);
 294:	61 e0       	ldi	r22, 0x01	; 1
 296:	70 e0       	ldi	r23, 0x00	; 0
 298:	84 e2       	ldi	r24, 0x24	; 36
 29a:	92 e0       	ldi	r25, 0x02	; 2
 29c:	d2 d0       	rcall	.+420    	; 0x442 <UART_transStr>
			return -1;
 29e:	8f ef       	ldi	r24, 0xFF	; 255
 2a0:	9f ef       	ldi	r25, 0xFF	; 255
 2a2:	39 c0       	rjmp	.+114    	; 0x316 <transmitPacket+0xe0>
#define F_CPU 16000000UL
#include <util/delay.h>

int transmitPacket(char* packet){
	char response;
	for(int i = 0; i < 3; i++){
 2a4:	21 96       	adiw	r28, 0x01	; 1
 2a6:	c3 30       	cpi	r28, 0x03	; 3
 2a8:	d1 05       	cpc	r29, r1
 2aa:	6c f2       	brlt	.-102    	; 0x246 <transmitPacket+0x10>
 2ac:	80 e0       	ldi	r24, 0x00	; 0
 2ae:	90 e0       	ldi	r25, 0x00	; 0
 2b0:	01 c0       	rjmp	.+2      	; 0x2b4 <transmitPacket+0x7e>
		else if(response == 0x00){}else{
			UART_transStr("ERR: 104", 1);
			return -1;
		}
	}
	for(int timer = 0; timer < 200; timer++){}
 2b2:	01 96       	adiw	r24, 0x01	; 1
 2b4:	88 3c       	cpi	r24, 0xC8	; 200
 2b6:	91 05       	cpc	r25, r1
	//_delay_ms(1);
	response = SPI_transmit(0x00, 1);
 2b8:	e4 f3       	brlt	.-8      	; 0x2b2 <transmitPacket+0x7c>
 2ba:	61 e0       	ldi	r22, 0x01	; 1
 2bc:	70 e0       	ldi	r23, 0x00	; 0
 2be:	80 e0       	ldi	r24, 0x00	; 0
 2c0:	7d d0       	rcall	.+250    	; 0x3bc <SPI_transmit>
	if(response == 0x03){
 2c2:	83 30       	cpi	r24, 0x03	; 3
		UART_transStr("ERR: 101", 1);
 2c4:	41 f4       	brne	.+16     	; 0x2d6 <transmitPacket+0xa0>
 2c6:	61 e0       	ldi	r22, 0x01	; 1
 2c8:	70 e0       	ldi	r23, 0x00	; 0
 2ca:	89 e0       	ldi	r24, 0x09	; 9
 2cc:	92 e0       	ldi	r25, 0x02	; 2
 2ce:	b9 d0       	rcall	.+370    	; 0x442 <UART_transStr>
		return -1;
 2d0:	8f ef       	ldi	r24, 0xFF	; 255
 2d2:	9f ef       	ldi	r25, 0xFF	; 255
	}
	else if(response == 0x02){
 2d4:	20 c0       	rjmp	.+64     	; 0x316 <transmitPacket+0xe0>
 2d6:	82 30       	cpi	r24, 0x02	; 2
		UART_transStr("ERR: 102", 1);
 2d8:	41 f4       	brne	.+16     	; 0x2ea <transmitPacket+0xb4>
 2da:	61 e0       	ldi	r22, 0x01	; 1
 2dc:	70 e0       	ldi	r23, 0x00	; 0
 2de:	82 e1       	ldi	r24, 0x12	; 18
 2e0:	92 e0       	ldi	r25, 0x02	; 2
 2e2:	af d0       	rcall	.+350    	; 0x442 <UART_transStr>
		return -1;
 2e4:	8f ef       	ldi	r24, 0xFF	; 255
 2e6:	9f ef       	ldi	r25, 0xFF	; 255
 2e8:	16 c0       	rjmp	.+44     	; 0x316 <transmitPacket+0xe0>
	}
	else if(response == 0x01){return 1;}
 2ea:	81 30       	cpi	r24, 0x01	; 1
	else if(response == 0x00){
 2ec:	91 f0       	breq	.+36     	; 0x312 <transmitPacket+0xdc>
 2ee:	81 11       	cpse	r24, r1
		UART_transStr("ERR: 105", 1);
 2f0:	08 c0       	rjmp	.+16     	; 0x302 <transmitPacket+0xcc>
 2f2:	61 e0       	ldi	r22, 0x01	; 1
 2f4:	70 e0       	ldi	r23, 0x00	; 0
 2f6:	8d e2       	ldi	r24, 0x2D	; 45
 2f8:	92 e0       	ldi	r25, 0x02	; 2
		return -1;
 2fa:	a3 d0       	rcall	.+326    	; 0x442 <UART_transStr>
 2fc:	8f ef       	ldi	r24, 0xFF	; 255
 2fe:	9f ef       	ldi	r25, 0xFF	; 255
	} else{
		UART_transStr("ERR: 104", 1);
 300:	0a c0       	rjmp	.+20     	; 0x316 <transmitPacket+0xe0>
 302:	61 e0       	ldi	r22, 0x01	; 1
 304:	70 e0       	ldi	r23, 0x00	; 0
 306:	84 e2       	ldi	r24, 0x24	; 36
 308:	92 e0       	ldi	r25, 0x02	; 2
 30a:	9b d0       	rcall	.+310    	; 0x442 <UART_transStr>
		return -1;
 30c:	8f ef       	ldi	r24, 0xFF	; 255
 30e:	9f ef       	ldi	r25, 0xFF	; 255
 310:	02 c0       	rjmp	.+4      	; 0x316 <transmitPacket+0xe0>
	}
	else if(response == 0x02){
		UART_transStr("ERR: 102", 1);
		return -1;
	}
	else if(response == 0x01){return 1;}
 312:	81 e0       	ldi	r24, 0x01	; 1
 314:	90 e0       	ldi	r25, 0x00	; 0
	} else{
		UART_transStr("ERR: 104", 1);
		return -1;
	}
	return 0;
}
 316:	df 91       	pop	r29
 318:	cf 91       	pop	r28
 31a:	1f 91       	pop	r17
 31c:	0f 91       	pop	r16
 31e:	08 95       	ret

00000320 <main>:

int main(void){
	Packet receivePacket;
	SPI_init(MASTER);
 320:	80 e0       	ldi	r24, 0x00	; 0
 322:	31 d0       	rcall	.+98     	; 0x386 <SPI_init>
	UART_init();
 324:	70 d0       	rcall	.+224    	; 0x406 <UART_init>
	ADC_init();
 326:	0b df       	rcall	.-490    	; 0x13e <ADC_init>
 328:	61 e0       	ldi	r22, 0x01	; 1
	char* packet = (char*)calloc(3, sizeof(char));
 32a:	70 e0       	ldi	r23, 0x00	; 0
 32c:	83 e0       	ldi	r24, 0x03	; 3
 32e:	90 e0       	ldi	r25, 0x00	; 0
 330:	1f d1       	rcall	.+574    	; 0x570 <calloc>
 332:	ec 01       	movw	r28, r24
 334:	80 91 3c 02 	lds	r24, 0x023C	; 0x80023c <receiveCompleteFlag>
    while(1){
		if(receiveCompleteFlag){
 338:	90 91 3d 02 	lds	r25, 0x023D	; 0x80023d <receiveCompleteFlag+0x1>
 33c:	89 2b       	or	r24, r25
 33e:	29 f0       	breq	.+10     	; 0x34a <main+0x2a>
			UART_receiveChar();
 340:	a0 d0       	rcall	.+320    	; 0x482 <UART_receiveChar>
 342:	10 92 3d 02 	sts	0x023D, r1	; 0x80023d <receiveCompleteFlag+0x1>
			receiveCompleteFlag = 0;
 346:	10 92 3c 02 	sts	0x023C, r1	; 0x80023c <receiveCompleteFlag>
 34a:	80 91 3a 02 	lds	r24, 0x023A	; 0x80023a <packetReceiveFlag>
		}
		if(packetReceiveFlag){
 34e:	90 91 3b 02 	lds	r25, 0x023B	; 0x80023b <packetReceiveFlag+0x1>
 352:	89 2b       	or	r24, r25
 354:	39 f0       	breq	.+14     	; 0x364 <main+0x44>
			receivePacket = input_checkPacket(buffer);
 356:	80 e4       	ldi	r24, 0x40	; 64
 358:	92 e0       	ldi	r25, 0x02	; 2
 35a:	35 df       	rcall	.-406    	; 0x1c6 <input_checkPacket>
 35c:	10 92 3b 02 	sts	0x023B, r1	; 0x80023b <packetReceiveFlag+0x1>
			packetReceiveFlag = 0;
 360:	10 92 3a 02 	sts	0x023A, r1	; 0x80023a <packetReceiveFlag>
		}
		packet_makePacket(AMPLITUDE, 0x3F, packet);
 364:	ae 01       	movw	r20, r28
 366:	6f e3       	ldi	r22, 0x3F	; 63
 368:	82 e0       	ldi	r24, 0x02	; 2
 36a:	06 d0       	rcall	.+12     	; 0x378 <packet_makePacket>
		transmitPacket(packet);
 36c:	ce 01       	movw	r24, r28
 36e:	63 df       	rcall	.-314    	; 0x236 <transmitPacket>
 370:	80 91 36 02 	lds	r24, 0x0236	; 0x800236 <__data_end>
		UART_transChar(adcSample);
 374:	59 d0       	rcall	.+178    	; 0x428 <UART_transChar>
 376:	de cf       	rjmp	.-68     	; 0x334 <main+0x14>

00000378 <packet_makePacket>:
#include "packet.h"

void packet_makePacket(char ADDR, char DATA, char* packet){
 378:	fa 01       	movw	r30, r20
	char CRC = 255 - DATA;
 37a:	96 2f       	mov	r25, r22
 37c:	90 95       	com	r25
	packet[0] = ADDR;
 37e:	80 83       	st	Z, r24
	packet[1] = DATA;
 380:	61 83       	std	Z+1, r22	; 0x01
	packet[2] = CRC;
 382:	92 83       	std	Z+2, r25	; 0x02
 384:	08 95       	ret

00000386 <SPI_init>:
#include <avr/interrupt.h>
#include "./SPILib.h"

/* Replace with your library code */
int SPI_init(char role){
	sei();
 386:	78 94       	sei
	if(role == MASTER){
 388:	81 11       	cpse	r24, r1
 38a:	0a c0       	rjmp	.+20     	; 0x3a0 <SPI_init+0x1a>
		DDRB = (1<<PB0)|(1<<PB1)|(1<<PB2); //Sets ss-not, MOSI and SCK to be outputs
 38c:	87 e0       	ldi	r24, 0x07	; 7
 38e:	84 b9       	out	0x04, r24	; 4
		PORTB = 0x00;
 390:	15 b8       	out	0x05, r1	; 5
		SPCR = (1<<SPE)|(1<<MSTR)|(1<<SPR1); //Initiates control register
 392:	82 e5       	ldi	r24, 0x52	; 82
 394:	8c bd       	out	0x2c, r24	; 44
		SPSR = (1<<SPI2X);
 396:	81 e0       	ldi	r24, 0x01	; 1
 398:	8d bd       	out	0x2d, r24	; 45
		SPCR = (1<<SPE); //Initiates control register
	}
	else{
		return 0;
	}
	return 1;
 39a:	81 e0       	ldi	r24, 0x01	; 1
 39c:	90 e0       	ldi	r25, 0x00	; 0
 39e:	08 95       	ret
		DDRB = (1<<PB0)|(1<<PB1)|(1<<PB2); //Sets ss-not, MOSI and SCK to be outputs
		PORTB = 0x00;
		SPCR = (1<<SPE)|(1<<MSTR)|(1<<SPR1); //Initiates control register
		SPSR = (1<<SPI2X);
	}
	else if(role == SLAVE){
 3a0:	8f 3f       	cpi	r24, 0xFF	; 255
 3a2:	49 f4       	brne	.+18     	; 0x3b6 <SPI_init+0x30>
		DDRB = (1<<PB3); //Sets MISO as output
 3a4:	88 e0       	ldi	r24, 0x08	; 8
 3a6:	84 b9       	out	0x04, r24	; 4
		PORTB = (1<<PB0); //Sets clock to pull high
 3a8:	81 e0       	ldi	r24, 0x01	; 1
 3aa:	85 b9       	out	0x05, r24	; 5
		SPCR = (1<<SPE); //Initiates control register
 3ac:	80 e4       	ldi	r24, 0x40	; 64
 3ae:	8c bd       	out	0x2c, r24	; 44
	}
	else{
		return 0;
	}
	return 1;
 3b0:	81 e0       	ldi	r24, 0x01	; 1
 3b2:	90 e0       	ldi	r25, 0x00	; 0
 3b4:	08 95       	ret
		DDRB = (1<<PB3); //Sets MISO as output
		PORTB = (1<<PB0); //Sets clock to pull high
		SPCR = (1<<SPE); //Initiates control register
	}
	else{
		return 0;
 3b6:	80 e0       	ldi	r24, 0x00	; 0
 3b8:	90 e0       	ldi	r25, 0x00	; 0
	}
	return 1;
}
 3ba:	08 95       	ret

000003bc <SPI_transmit>:

char SPI_transmit(char transmitionCode, int toggleRecieve){
	if((DDRB & 0b00000111) == 0b00000111){
 3bc:	94 b1       	in	r25, 0x04	; 4
 3be:	97 70       	andi	r25, 0x07	; 7
 3c0:	97 30       	cpi	r25, 0x07	; 7
 3c2:	99 f4       	brne	.+38     	; 0x3ea <SPI_transmit+0x2e>
		PORTB &= 0b11111110;
 3c4:	95 b1       	in	r25, 0x05	; 5
 3c6:	9e 7f       	andi	r25, 0xFE	; 254
 3c8:	95 b9       	out	0x05, r25	; 5
		SPDR = transmitionCode;
 3ca:	8e bd       	out	0x2e, r24	; 46
		while((SPSR & 0b10000000) != 0b10000000){} //Waits for transmition to finish
 3cc:	0d b4       	in	r0, 0x2d	; 45
 3ce:	07 fe       	sbrs	r0, 7
 3d0:	fd cf       	rjmp	.-6      	; 0x3cc <SPI_transmit+0x10>
		PORTB |= 0b00000001;
 3d2:	85 b1       	in	r24, 0x05	; 5
 3d4:	81 60       	ori	r24, 0x01	; 1
 3d6:	85 b9       	out	0x05, r24	; 5
		if(toggleRecieve == 1){
 3d8:	61 30       	cpi	r22, 0x01	; 1
 3da:	71 05       	cpc	r23, r1
 3dc:	11 f4       	brne	.+4      	; 0x3e2 <SPI_transmit+0x26>
			return SPDR;
 3de:	8e b5       	in	r24, 0x2e	; 46
 3e0:	08 95       	ret
		}
		else if(toggleRecieve == 0){
 3e2:	67 2b       	or	r22, r23
 3e4:	21 f4       	brne	.+8      	; 0x3ee <SPI_transmit+0x32>
			return 1;
 3e6:	81 e0       	ldi	r24, 0x01	; 1
 3e8:	08 95       	ret
		}
	}
	return 0;
 3ea:	80 e0       	ldi	r24, 0x00	; 0
 3ec:	08 95       	ret
 3ee:	80 e0       	ldi	r24, 0x00	; 0
}
 3f0:	08 95       	ret

000003f2 <__vector_24>:

ISR(SPI_STC_vect){
 3f2:	1f 92       	push	r1
 3f4:	0f 92       	push	r0
 3f6:	0f b6       	in	r0, 0x3f	; 63
 3f8:	0f 92       	push	r0
 3fa:	11 24       	eor	r1, r1
	
}
 3fc:	0f 90       	pop	r0
 3fe:	0f be       	out	0x3f, r0	; 63
 400:	0f 90       	pop	r0
 402:	1f 90       	pop	r1
 404:	18 95       	reti

00000406 <UART_init>:
	if(RX == '\r'){
		carriageReturn = 1;
	}
	else if(carriageReturn && RX == '\n'){
		receiveComplete = 1;
		bufferIndex = 0;
 406:	78 94       	sei
 408:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7c00c5>
 40c:	83 e3       	ldi	r24, 0x33	; 51
 40e:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7c00c4>
 412:	e1 ec       	ldi	r30, 0xC1	; 193
 414:	f0 e0       	ldi	r31, 0x00	; 0
 416:	80 81       	ld	r24, Z
 418:	88 6d       	ori	r24, 0xD8	; 216
 41a:	80 83       	st	Z, r24
 41c:	e2 ec       	ldi	r30, 0xC2	; 194
 41e:	f0 e0       	ldi	r31, 0x00	; 0
 420:	80 81       	ld	r24, Z
 422:	86 60       	ori	r24, 0x06	; 6
 424:	80 83       	st	Z, r24
 426:	08 95       	ret

00000428 <UART_transChar>:
 428:	20 91 07 02 	lds	r18, 0x0207	; 0x800207 <transmitComplete>
 42c:	30 91 08 02 	lds	r19, 0x0208	; 0x800208 <transmitComplete+0x1>
 430:	23 2b       	or	r18, r19
 432:	d1 f3       	breq	.-12     	; 0x428 <UART_transChar>
 434:	10 92 08 02 	sts	0x0208, r1	; 0x800208 <transmitComplete+0x1>
 438:	10 92 07 02 	sts	0x0207, r1	; 0x800207 <transmitComplete>
 43c:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7c00c6>
 440:	08 95       	ret

00000442 <UART_transStr>:
 442:	ef 92       	push	r14
 444:	ff 92       	push	r15
 446:	0f 93       	push	r16
 448:	1f 93       	push	r17
 44a:	cf 93       	push	r28
 44c:	df 93       	push	r29
 44e:	8c 01       	movw	r16, r24
 450:	7b 01       	movw	r14, r22
 452:	c0 e0       	ldi	r28, 0x00	; 0
 454:	d0 e0       	ldi	r29, 0x00	; 0
 456:	02 c0       	rjmp	.+4      	; 0x45c <UART_transStr+0x1a>
 458:	e7 df       	rcall	.-50     	; 0x428 <UART_transChar>
 45a:	21 96       	adiw	r28, 0x01	; 1
 45c:	f8 01       	movw	r30, r16
 45e:	ec 0f       	add	r30, r28
 460:	fd 1f       	adc	r31, r29
 462:	80 81       	ld	r24, Z
 464:	81 11       	cpse	r24, r1
 466:	f8 cf       	rjmp	.-16     	; 0x458 <UART_transStr+0x16>
 468:	ef 28       	or	r14, r15
 46a:	21 f0       	breq	.+8      	; 0x474 <UART_transStr+0x32>
 46c:	8d e0       	ldi	r24, 0x0D	; 13
 46e:	dc df       	rcall	.-72     	; 0x428 <UART_transChar>
 470:	8a e0       	ldi	r24, 0x0A	; 10
 472:	da df       	rcall	.-76     	; 0x428 <UART_transChar>
 474:	df 91       	pop	r29
 476:	cf 91       	pop	r28
 478:	1f 91       	pop	r17
 47a:	0f 91       	pop	r16
 47c:	ff 90       	pop	r15
 47e:	ef 90       	pop	r14
 480:	08 95       	ret

00000482 <UART_receiveChar>:
	}
}

int UART_receiveChar(){
 482:	cf 93       	push	r28
 484:	df 93       	push	r29
 486:	1f 92       	push	r1
 488:	1f 92       	push	r1
 48a:	cd b7       	in	r28, 0x3d	; 61
 48c:	de b7       	in	r29, 0x3e	; 62
	char tempBuffer[2];
	RX = UDR0;
 48e:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7c00c6>
 492:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <RX>
	buffer[bufferIndex] = RX;
 496:	e0 91 3e 02 	lds	r30, 0x023E	; 0x80023e <bufferIndex>
 49a:	f0 91 3f 02 	lds	r31, 0x023F	; 0x80023f <bufferIndex+0x1>
 49e:	e0 5c       	subi	r30, 0xC0	; 192
 4a0:	fd 4f       	sbci	r31, 0xFD	; 253
 4a2:	80 83       	st	Z, r24
	if(bufferIndex == 3){
 4a4:	80 91 3e 02 	lds	r24, 0x023E	; 0x80023e <bufferIndex>
 4a8:	90 91 3f 02 	lds	r25, 0x023F	; 0x80023f <bufferIndex+0x1>
 4ac:	03 97       	sbiw	r24, 0x03	; 3
 4ae:	a9 f4       	brne	.+42     	; 0x4da <UART_receiveChar+0x58>
		if(buffer[0] == 0x55 && buffer[1] == 0xAA){
 4b0:	80 91 40 02 	lds	r24, 0x0240	; 0x800240 <buffer>
 4b4:	85 35       	cpi	r24, 0x55	; 85
 4b6:	89 f4       	brne	.+34     	; 0x4da <UART_receiveChar+0x58>
 4b8:	80 91 41 02 	lds	r24, 0x0241	; 0x800241 <buffer+0x1>
 4bc:	8a 3a       	cpi	r24, 0xAA	; 170
 4be:	69 f4       	brne	.+26     	; 0x4da <UART_receiveChar+0x58>
			tempBuffer[0] = buffer[2];
 4c0:	e0 e4       	ldi	r30, 0x40	; 64
 4c2:	f2 e0       	ldi	r31, 0x02	; 2
 4c4:	82 81       	ldd	r24, Z+2	; 0x02
 4c6:	89 83       	std	Y+1, r24	; 0x01
			tempBuffer[1] = buffer[3];
 4c8:	83 81       	ldd	r24, Z+3	; 0x03
 4ca:	8a 83       	std	Y+2, r24	; 0x02
			packetLength = atoi(tempBuffer);
 4cc:	ce 01       	movw	r24, r28
 4ce:	01 96       	adiw	r24, 0x01	; 1
 4d0:	8a d1       	rcall	.+788    	; 0x7e6 <atoi>
 4d2:	90 93 39 02 	sts	0x0239, r25	; 0x800239 <packetLength+0x1>
 4d6:	80 93 38 02 	sts	0x0238, r24	; 0x800238 <packetLength>
		}
	}
	if(bufferIndex == packetLength && packetLength != 0){
 4da:	20 91 3e 02 	lds	r18, 0x023E	; 0x80023e <bufferIndex>
 4de:	30 91 3f 02 	lds	r19, 0x023F	; 0x80023f <bufferIndex+0x1>
 4e2:	80 91 38 02 	lds	r24, 0x0238	; 0x800238 <packetLength>
 4e6:	90 91 39 02 	lds	r25, 0x0239	; 0x800239 <packetLength+0x1>
 4ea:	28 17       	cp	r18, r24
 4ec:	39 07       	cpc	r19, r25
 4ee:	41 f4       	brne	.+16     	; 0x500 <UART_receiveChar+0x7e>
 4f0:	89 2b       	or	r24, r25
 4f2:	31 f0       	breq	.+12     	; 0x500 <UART_receiveChar+0x7e>
		packetReceiveFlag = 1;
 4f4:	81 e0       	ldi	r24, 0x01	; 1
 4f6:	90 e0       	ldi	r25, 0x00	; 0
 4f8:	90 93 3b 02 	sts	0x023B, r25	; 0x80023b <packetReceiveFlag+0x1>
 4fc:	80 93 3a 02 	sts	0x023A, r24	; 0x80023a <packetReceiveFlag>
	}
	bufferIndex += 1;
 500:	80 91 3e 02 	lds	r24, 0x023E	; 0x80023e <bufferIndex>
 504:	90 91 3f 02 	lds	r25, 0x023F	; 0x80023f <bufferIndex+0x1>
 508:	01 96       	adiw	r24, 0x01	; 1
 50a:	90 93 3f 02 	sts	0x023F, r25	; 0x80023f <bufferIndex+0x1>
 50e:	80 93 3e 02 	sts	0x023E, r24	; 0x80023e <bufferIndex>
	//checkCarriageReturn();
	return 1;
}
 512:	81 e0       	ldi	r24, 0x01	; 1
 514:	90 e0       	ldi	r25, 0x00	; 0
 516:	0f 90       	pop	r0
 518:	0f 90       	pop	r0
 51a:	df 91       	pop	r29
 51c:	cf 91       	pop	r28
 51e:	08 95       	ret

00000520 <__vector_25>:


ISR(USART0_RX_vect){
 520:	1f 92       	push	r1
 522:	0f 92       	push	r0
 524:	0f b6       	in	r0, 0x3f	; 63
 526:	0f 92       	push	r0
 528:	11 24       	eor	r1, r1
 52a:	8f 93       	push	r24
 52c:	9f 93       	push	r25
	receiveCompleteFlag = 1;
 52e:	81 e0       	ldi	r24, 0x01	; 1
 530:	90 e0       	ldi	r25, 0x00	; 0
 532:	90 93 3d 02 	sts	0x023D, r25	; 0x80023d <receiveCompleteFlag+0x1>
 536:	80 93 3c 02 	sts	0x023C, r24	; 0x80023c <receiveCompleteFlag>
};
 53a:	9f 91       	pop	r25
 53c:	8f 91       	pop	r24
 53e:	0f 90       	pop	r0
 540:	0f be       	out	0x3f, r0	; 63
 542:	0f 90       	pop	r0
 544:	1f 90       	pop	r1
 546:	18 95       	reti

00000548 <__vector_27>:

ISR(USART0_TX_vect){
 548:	1f 92       	push	r1
 54a:	0f 92       	push	r0
 54c:	0f b6       	in	r0, 0x3f	; 63
 54e:	0f 92       	push	r0
 550:	11 24       	eor	r1, r1
 552:	8f 93       	push	r24
 554:	9f 93       	push	r25
	transmitComplete = 1;
 556:	81 e0       	ldi	r24, 0x01	; 1
 558:	90 e0       	ldi	r25, 0x00	; 0
 55a:	90 93 08 02 	sts	0x0208, r25	; 0x800208 <transmitComplete+0x1>
 55e:	80 93 07 02 	sts	0x0207, r24	; 0x800207 <transmitComplete>
 562:	9f 91       	pop	r25
 564:	8f 91       	pop	r24
 566:	0f 90       	pop	r0
 568:	0f be       	out	0x3f, r0	; 63
 56a:	0f 90       	pop	r0
 56c:	1f 90       	pop	r1
 56e:	18 95       	reti

00000570 <calloc>:
 570:	0f 93       	push	r16
 572:	1f 93       	push	r17
 574:	cf 93       	push	r28
 576:	df 93       	push	r29
 578:	86 9f       	mul	r24, r22
 57a:	80 01       	movw	r16, r0
 57c:	87 9f       	mul	r24, r23
 57e:	10 0d       	add	r17, r0
 580:	96 9f       	mul	r25, r22
 582:	10 0d       	add	r17, r0
 584:	11 24       	eor	r1, r1
 586:	c8 01       	movw	r24, r16
 588:	0d d0       	rcall	.+26     	; 0x5a4 <malloc>
 58a:	ec 01       	movw	r28, r24
 58c:	00 97       	sbiw	r24, 0x00	; 0
 58e:	21 f0       	breq	.+8      	; 0x598 <calloc+0x28>
 590:	a8 01       	movw	r20, r16
 592:	60 e0       	ldi	r22, 0x00	; 0
 594:	70 e0       	ldi	r23, 0x00	; 0
 596:	44 d1       	rcall	.+648    	; 0x820 <memset>
 598:	ce 01       	movw	r24, r28
 59a:	df 91       	pop	r29
 59c:	cf 91       	pop	r28
 59e:	1f 91       	pop	r17
 5a0:	0f 91       	pop	r16
 5a2:	08 95       	ret

000005a4 <malloc>:
 5a4:	0f 93       	push	r16
 5a6:	1f 93       	push	r17
 5a8:	cf 93       	push	r28
 5aa:	df 93       	push	r29
 5ac:	82 30       	cpi	r24, 0x02	; 2
 5ae:	91 05       	cpc	r25, r1
 5b0:	10 f4       	brcc	.+4      	; 0x5b6 <malloc+0x12>
 5b2:	82 e0       	ldi	r24, 0x02	; 2
 5b4:	90 e0       	ldi	r25, 0x00	; 0
 5b6:	e0 91 a6 02 	lds	r30, 0x02A6	; 0x8002a6 <__flp>
 5ba:	f0 91 a7 02 	lds	r31, 0x02A7	; 0x8002a7 <__flp+0x1>
 5be:	20 e0       	ldi	r18, 0x00	; 0
 5c0:	30 e0       	ldi	r19, 0x00	; 0
 5c2:	a0 e0       	ldi	r26, 0x00	; 0
 5c4:	b0 e0       	ldi	r27, 0x00	; 0
 5c6:	30 97       	sbiw	r30, 0x00	; 0
 5c8:	19 f1       	breq	.+70     	; 0x610 <malloc+0x6c>
 5ca:	40 81       	ld	r20, Z
 5cc:	51 81       	ldd	r21, Z+1	; 0x01
 5ce:	02 81       	ldd	r16, Z+2	; 0x02
 5d0:	13 81       	ldd	r17, Z+3	; 0x03
 5d2:	48 17       	cp	r20, r24
 5d4:	59 07       	cpc	r21, r25
 5d6:	c8 f0       	brcs	.+50     	; 0x60a <malloc+0x66>
 5d8:	84 17       	cp	r24, r20
 5da:	95 07       	cpc	r25, r21
 5dc:	69 f4       	brne	.+26     	; 0x5f8 <malloc+0x54>
 5de:	10 97       	sbiw	r26, 0x00	; 0
 5e0:	31 f0       	breq	.+12     	; 0x5ee <malloc+0x4a>
 5e2:	12 96       	adiw	r26, 0x02	; 2
 5e4:	0c 93       	st	X, r16
 5e6:	12 97       	sbiw	r26, 0x02	; 2
 5e8:	13 96       	adiw	r26, 0x03	; 3
 5ea:	1c 93       	st	X, r17
 5ec:	27 c0       	rjmp	.+78     	; 0x63c <malloc+0x98>
 5ee:	00 93 a6 02 	sts	0x02A6, r16	; 0x8002a6 <__flp>
 5f2:	10 93 a7 02 	sts	0x02A7, r17	; 0x8002a7 <__flp+0x1>
 5f6:	22 c0       	rjmp	.+68     	; 0x63c <malloc+0x98>
 5f8:	21 15       	cp	r18, r1
 5fa:	31 05       	cpc	r19, r1
 5fc:	19 f0       	breq	.+6      	; 0x604 <malloc+0x60>
 5fe:	42 17       	cp	r20, r18
 600:	53 07       	cpc	r21, r19
 602:	18 f4       	brcc	.+6      	; 0x60a <malloc+0x66>
 604:	9a 01       	movw	r18, r20
 606:	bd 01       	movw	r22, r26
 608:	ef 01       	movw	r28, r30
 60a:	df 01       	movw	r26, r30
 60c:	f8 01       	movw	r30, r16
 60e:	db cf       	rjmp	.-74     	; 0x5c6 <malloc+0x22>
 610:	21 15       	cp	r18, r1
 612:	31 05       	cpc	r19, r1
 614:	f9 f0       	breq	.+62     	; 0x654 <malloc+0xb0>
 616:	28 1b       	sub	r18, r24
 618:	39 0b       	sbc	r19, r25
 61a:	24 30       	cpi	r18, 0x04	; 4
 61c:	31 05       	cpc	r19, r1
 61e:	80 f4       	brcc	.+32     	; 0x640 <malloc+0x9c>
 620:	8a 81       	ldd	r24, Y+2	; 0x02
 622:	9b 81       	ldd	r25, Y+3	; 0x03
 624:	61 15       	cp	r22, r1
 626:	71 05       	cpc	r23, r1
 628:	21 f0       	breq	.+8      	; 0x632 <malloc+0x8e>
 62a:	fb 01       	movw	r30, r22
 62c:	93 83       	std	Z+3, r25	; 0x03
 62e:	82 83       	std	Z+2, r24	; 0x02
 630:	04 c0       	rjmp	.+8      	; 0x63a <malloc+0x96>
 632:	90 93 a7 02 	sts	0x02A7, r25	; 0x8002a7 <__flp+0x1>
 636:	80 93 a6 02 	sts	0x02A6, r24	; 0x8002a6 <__flp>
 63a:	fe 01       	movw	r30, r28
 63c:	32 96       	adiw	r30, 0x02	; 2
 63e:	44 c0       	rjmp	.+136    	; 0x6c8 <malloc+0x124>
 640:	fe 01       	movw	r30, r28
 642:	e2 0f       	add	r30, r18
 644:	f3 1f       	adc	r31, r19
 646:	81 93       	st	Z+, r24
 648:	91 93       	st	Z+, r25
 64a:	22 50       	subi	r18, 0x02	; 2
 64c:	31 09       	sbc	r19, r1
 64e:	39 83       	std	Y+1, r19	; 0x01
 650:	28 83       	st	Y, r18
 652:	3a c0       	rjmp	.+116    	; 0x6c8 <malloc+0x124>
 654:	20 91 a4 02 	lds	r18, 0x02A4	; 0x8002a4 <__brkval>
 658:	30 91 a5 02 	lds	r19, 0x02A5	; 0x8002a5 <__brkval+0x1>
 65c:	23 2b       	or	r18, r19
 65e:	41 f4       	brne	.+16     	; 0x670 <malloc+0xcc>
 660:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
 664:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
 668:	30 93 a5 02 	sts	0x02A5, r19	; 0x8002a5 <__brkval+0x1>
 66c:	20 93 a4 02 	sts	0x02A4, r18	; 0x8002a4 <__brkval>
 670:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__DATA_REGION_ORIGIN__>
 674:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__DATA_REGION_ORIGIN__+0x1>
 678:	21 15       	cp	r18, r1
 67a:	31 05       	cpc	r19, r1
 67c:	41 f4       	brne	.+16     	; 0x68e <malloc+0xea>
 67e:	2d b7       	in	r18, 0x3d	; 61
 680:	3e b7       	in	r19, 0x3e	; 62
 682:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
 686:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
 68a:	24 1b       	sub	r18, r20
 68c:	35 0b       	sbc	r19, r21
 68e:	e0 91 a4 02 	lds	r30, 0x02A4	; 0x8002a4 <__brkval>
 692:	f0 91 a5 02 	lds	r31, 0x02A5	; 0x8002a5 <__brkval+0x1>
 696:	e2 17       	cp	r30, r18
 698:	f3 07       	cpc	r31, r19
 69a:	a0 f4       	brcc	.+40     	; 0x6c4 <malloc+0x120>
 69c:	2e 1b       	sub	r18, r30
 69e:	3f 0b       	sbc	r19, r31
 6a0:	28 17       	cp	r18, r24
 6a2:	39 07       	cpc	r19, r25
 6a4:	78 f0       	brcs	.+30     	; 0x6c4 <malloc+0x120>
 6a6:	ac 01       	movw	r20, r24
 6a8:	4e 5f       	subi	r20, 0xFE	; 254
 6aa:	5f 4f       	sbci	r21, 0xFF	; 255
 6ac:	24 17       	cp	r18, r20
 6ae:	35 07       	cpc	r19, r21
 6b0:	48 f0       	brcs	.+18     	; 0x6c4 <malloc+0x120>
 6b2:	4e 0f       	add	r20, r30
 6b4:	5f 1f       	adc	r21, r31
 6b6:	50 93 a5 02 	sts	0x02A5, r21	; 0x8002a5 <__brkval+0x1>
 6ba:	40 93 a4 02 	sts	0x02A4, r20	; 0x8002a4 <__brkval>
 6be:	81 93       	st	Z+, r24
 6c0:	91 93       	st	Z+, r25
 6c2:	02 c0       	rjmp	.+4      	; 0x6c8 <malloc+0x124>
 6c4:	e0 e0       	ldi	r30, 0x00	; 0
 6c6:	f0 e0       	ldi	r31, 0x00	; 0
 6c8:	cf 01       	movw	r24, r30
 6ca:	df 91       	pop	r29
 6cc:	cf 91       	pop	r28
 6ce:	1f 91       	pop	r17
 6d0:	0f 91       	pop	r16
 6d2:	08 95       	ret

000006d4 <free>:
 6d4:	cf 93       	push	r28
 6d6:	df 93       	push	r29
 6d8:	00 97       	sbiw	r24, 0x00	; 0
 6da:	09 f4       	brne	.+2      	; 0x6de <free+0xa>
 6dc:	81 c0       	rjmp	.+258    	; 0x7e0 <free+0x10c>
 6de:	fc 01       	movw	r30, r24
 6e0:	32 97       	sbiw	r30, 0x02	; 2
 6e2:	13 82       	std	Z+3, r1	; 0x03
 6e4:	12 82       	std	Z+2, r1	; 0x02
 6e6:	a0 91 a6 02 	lds	r26, 0x02A6	; 0x8002a6 <__flp>
 6ea:	b0 91 a7 02 	lds	r27, 0x02A7	; 0x8002a7 <__flp+0x1>
 6ee:	10 97       	sbiw	r26, 0x00	; 0
 6f0:	81 f4       	brne	.+32     	; 0x712 <free+0x3e>
 6f2:	20 81       	ld	r18, Z
 6f4:	31 81       	ldd	r19, Z+1	; 0x01
 6f6:	82 0f       	add	r24, r18
 6f8:	93 1f       	adc	r25, r19
 6fa:	20 91 a4 02 	lds	r18, 0x02A4	; 0x8002a4 <__brkval>
 6fe:	30 91 a5 02 	lds	r19, 0x02A5	; 0x8002a5 <__brkval+0x1>
 702:	28 17       	cp	r18, r24
 704:	39 07       	cpc	r19, r25
 706:	51 f5       	brne	.+84     	; 0x75c <free+0x88>
 708:	f0 93 a5 02 	sts	0x02A5, r31	; 0x8002a5 <__brkval+0x1>
 70c:	e0 93 a4 02 	sts	0x02A4, r30	; 0x8002a4 <__brkval>
 710:	67 c0       	rjmp	.+206    	; 0x7e0 <free+0x10c>
 712:	ed 01       	movw	r28, r26
 714:	20 e0       	ldi	r18, 0x00	; 0
 716:	30 e0       	ldi	r19, 0x00	; 0
 718:	ce 17       	cp	r28, r30
 71a:	df 07       	cpc	r29, r31
 71c:	40 f4       	brcc	.+16     	; 0x72e <free+0x5a>
 71e:	4a 81       	ldd	r20, Y+2	; 0x02
 720:	5b 81       	ldd	r21, Y+3	; 0x03
 722:	9e 01       	movw	r18, r28
 724:	41 15       	cp	r20, r1
 726:	51 05       	cpc	r21, r1
 728:	f1 f0       	breq	.+60     	; 0x766 <free+0x92>
 72a:	ea 01       	movw	r28, r20
 72c:	f5 cf       	rjmp	.-22     	; 0x718 <free+0x44>
 72e:	d3 83       	std	Z+3, r29	; 0x03
 730:	c2 83       	std	Z+2, r28	; 0x02
 732:	40 81       	ld	r20, Z
 734:	51 81       	ldd	r21, Z+1	; 0x01
 736:	84 0f       	add	r24, r20
 738:	95 1f       	adc	r25, r21
 73a:	c8 17       	cp	r28, r24
 73c:	d9 07       	cpc	r29, r25
 73e:	59 f4       	brne	.+22     	; 0x756 <free+0x82>
 740:	88 81       	ld	r24, Y
 742:	99 81       	ldd	r25, Y+1	; 0x01
 744:	84 0f       	add	r24, r20
 746:	95 1f       	adc	r25, r21
 748:	02 96       	adiw	r24, 0x02	; 2
 74a:	91 83       	std	Z+1, r25	; 0x01
 74c:	80 83       	st	Z, r24
 74e:	8a 81       	ldd	r24, Y+2	; 0x02
 750:	9b 81       	ldd	r25, Y+3	; 0x03
 752:	93 83       	std	Z+3, r25	; 0x03
 754:	82 83       	std	Z+2, r24	; 0x02
 756:	21 15       	cp	r18, r1
 758:	31 05       	cpc	r19, r1
 75a:	29 f4       	brne	.+10     	; 0x766 <free+0x92>
 75c:	f0 93 a7 02 	sts	0x02A7, r31	; 0x8002a7 <__flp+0x1>
 760:	e0 93 a6 02 	sts	0x02A6, r30	; 0x8002a6 <__flp>
 764:	3d c0       	rjmp	.+122    	; 0x7e0 <free+0x10c>
 766:	e9 01       	movw	r28, r18
 768:	fb 83       	std	Y+3, r31	; 0x03
 76a:	ea 83       	std	Y+2, r30	; 0x02
 76c:	49 91       	ld	r20, Y+
 76e:	59 91       	ld	r21, Y+
 770:	c4 0f       	add	r28, r20
 772:	d5 1f       	adc	r29, r21
 774:	ec 17       	cp	r30, r28
 776:	fd 07       	cpc	r31, r29
 778:	61 f4       	brne	.+24     	; 0x792 <free+0xbe>
 77a:	80 81       	ld	r24, Z
 77c:	91 81       	ldd	r25, Z+1	; 0x01
 77e:	84 0f       	add	r24, r20
 780:	95 1f       	adc	r25, r21
 782:	02 96       	adiw	r24, 0x02	; 2
 784:	e9 01       	movw	r28, r18
 786:	99 83       	std	Y+1, r25	; 0x01
 788:	88 83       	st	Y, r24
 78a:	82 81       	ldd	r24, Z+2	; 0x02
 78c:	93 81       	ldd	r25, Z+3	; 0x03
 78e:	9b 83       	std	Y+3, r25	; 0x03
 790:	8a 83       	std	Y+2, r24	; 0x02
 792:	e0 e0       	ldi	r30, 0x00	; 0
 794:	f0 e0       	ldi	r31, 0x00	; 0
 796:	12 96       	adiw	r26, 0x02	; 2
 798:	8d 91       	ld	r24, X+
 79a:	9c 91       	ld	r25, X
 79c:	13 97       	sbiw	r26, 0x03	; 3
 79e:	00 97       	sbiw	r24, 0x00	; 0
 7a0:	19 f0       	breq	.+6      	; 0x7a8 <free+0xd4>
 7a2:	fd 01       	movw	r30, r26
 7a4:	dc 01       	movw	r26, r24
 7a6:	f7 cf       	rjmp	.-18     	; 0x796 <free+0xc2>
 7a8:	8d 91       	ld	r24, X+
 7aa:	9c 91       	ld	r25, X
 7ac:	11 97       	sbiw	r26, 0x01	; 1
 7ae:	9d 01       	movw	r18, r26
 7b0:	2e 5f       	subi	r18, 0xFE	; 254
 7b2:	3f 4f       	sbci	r19, 0xFF	; 255
 7b4:	82 0f       	add	r24, r18
 7b6:	93 1f       	adc	r25, r19
 7b8:	20 91 a4 02 	lds	r18, 0x02A4	; 0x8002a4 <__brkval>
 7bc:	30 91 a5 02 	lds	r19, 0x02A5	; 0x8002a5 <__brkval+0x1>
 7c0:	28 17       	cp	r18, r24
 7c2:	39 07       	cpc	r19, r25
 7c4:	69 f4       	brne	.+26     	; 0x7e0 <free+0x10c>
 7c6:	30 97       	sbiw	r30, 0x00	; 0
 7c8:	29 f4       	brne	.+10     	; 0x7d4 <free+0x100>
 7ca:	10 92 a7 02 	sts	0x02A7, r1	; 0x8002a7 <__flp+0x1>
 7ce:	10 92 a6 02 	sts	0x02A6, r1	; 0x8002a6 <__flp>
 7d2:	02 c0       	rjmp	.+4      	; 0x7d8 <free+0x104>
 7d4:	13 82       	std	Z+3, r1	; 0x03
 7d6:	12 82       	std	Z+2, r1	; 0x02
 7d8:	b0 93 a5 02 	sts	0x02A5, r27	; 0x8002a5 <__brkval+0x1>
 7dc:	a0 93 a4 02 	sts	0x02A4, r26	; 0x8002a4 <__brkval>
 7e0:	df 91       	pop	r29
 7e2:	cf 91       	pop	r28
 7e4:	08 95       	ret

000007e6 <atoi>:
 7e6:	fc 01       	movw	r30, r24
 7e8:	88 27       	eor	r24, r24
 7ea:	99 27       	eor	r25, r25
 7ec:	e8 94       	clt
 7ee:	21 91       	ld	r18, Z+
 7f0:	20 32       	cpi	r18, 0x20	; 32
 7f2:	e9 f3       	breq	.-6      	; 0x7ee <atoi+0x8>
 7f4:	29 30       	cpi	r18, 0x09	; 9
 7f6:	10 f0       	brcs	.+4      	; 0x7fc <atoi+0x16>
 7f8:	2e 30       	cpi	r18, 0x0E	; 14
 7fa:	c8 f3       	brcs	.-14     	; 0x7ee <atoi+0x8>
 7fc:	2b 32       	cpi	r18, 0x2B	; 43
 7fe:	39 f0       	breq	.+14     	; 0x80e <atoi+0x28>
 800:	2d 32       	cpi	r18, 0x2D	; 45
 802:	31 f4       	brne	.+12     	; 0x810 <atoi+0x2a>
 804:	68 94       	set
 806:	03 c0       	rjmp	.+6      	; 0x80e <atoi+0x28>
 808:	12 d0       	rcall	.+36     	; 0x82e <__mulhi_const_10>
 80a:	82 0f       	add	r24, r18
 80c:	91 1d       	adc	r25, r1
 80e:	21 91       	ld	r18, Z+
 810:	20 53       	subi	r18, 0x30	; 48
 812:	2a 30       	cpi	r18, 0x0A	; 10
 814:	c8 f3       	brcs	.-14     	; 0x808 <atoi+0x22>
 816:	1e f4       	brtc	.+6      	; 0x81e <atoi+0x38>
 818:	90 95       	com	r25
 81a:	81 95       	neg	r24
 81c:	9f 4f       	sbci	r25, 0xFF	; 255
 81e:	08 95       	ret

00000820 <memset>:
 820:	dc 01       	movw	r26, r24
 822:	01 c0       	rjmp	.+2      	; 0x826 <memset+0x6>
 824:	6d 93       	st	X+, r22
 826:	41 50       	subi	r20, 0x01	; 1
 828:	50 40       	sbci	r21, 0x00	; 0
 82a:	e0 f7       	brcc	.-8      	; 0x824 <memset+0x4>
 82c:	08 95       	ret

0000082e <__mulhi_const_10>:
 82e:	7a e0       	ldi	r23, 0x0A	; 10
 830:	97 9f       	mul	r25, r23
 832:	90 2d       	mov	r25, r0
 834:	87 9f       	mul	r24, r23
 836:	80 2d       	mov	r24, r0
 838:	91 0d       	add	r25, r1
 83a:	11 24       	eor	r1, r1
 83c:	08 95       	ret

0000083e <_exit>:
 83e:	f8 94       	cli

00000840 <__stop_program>:
 840:	ff cf       	rjmp	.-2      	; 0x840 <__stop_program>
