<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
<title>Kyungwook Chang</title>
<link type="text/css" rel="stylesheet" href="css/blue.css" />
<link type="text/css" rel="stylesheet" href="css/print.css" media="print"/>
<!--[if IE 7]>
<link href="css/ie7.css" rel="stylesheet" type="text/css" />
<![endif]-->
<!--[if IE 6]>
<link href="css/ie6.css" rel="stylesheet" type="text/css" />
<![endif]-->
<script type="text/javascript" src="js/jquery-1.4.2.min.js"></script>
<script type="text/javascript" src="js/jquery.tipsy.js"></script>
<script type="text/javascript" src="js/cufon.yui.js"></script>
<script type="text/javascript" src="js/scrollTo.js"></script>
<script type="text/javascript" src="js/myriad.js"></script>
<script type="text/javascript" src="js/jquery.colorbox.js"></script>
<script type="text/javascript" src="js/custom.js"></script>
<script type="text/javascript">
Cufon.replace('h1,h2');
</script>
</head>
<body>
<!-- Begin Wrapper -->
<div id="wrapper">
	<div class="wrapper-top"></div>
	<div class="wrapper-mid">
		<!-- Begin Paper -->
		<div id="paper">
			<div class="paper-top"></div>
			<div id="paper-mid">
				<div class="entry">
					<!-- Begin Image -->
					<img class="portrait" src="images/kchang.jpg" alt="Kyungwook Chang" />
					<!-- End Image -->
					<!-- Begin Personal Information -->
					<div class="self">
						<h1 class="name"><nobr>Kyungwook Chang</nobr><br /><br />
							<span>EM/IR CAD Engineer, Apple</span></h1>
						<ul>
							<li class="ad">Austin, TX</li>
							<li class="mail"><a href="mailto:k.chang@gatech.edu">k.chang@gatech.edu</a></li>
							<li class="tel"><a href="tel:+1-800-692-7753">+1-800-692-7753</a></li>
							<li class="web"><a href="http://kyungwook222.github.io">http://kyungwook222.github.io</a></li>
							<li> Last update: 09/09/2019</li>
						</ul>
					</div>
					<!-- End Personal Information -->
					<!-- Begin Social -->
					<div class="social">
						<ul>
							<li><a class='north' href="files/kchang_resume.pdf" title="kchang_resume.pdf"><img src="images/icn-save.jpg" alt="Download the pdf version" /></a></li>
							<li><a class='north' href="javascript:window.print()" title="Print"><img src="images/icn-print.jpg" alt="" /></a></li>
						</ul>
					</div>
					<!-- End Social -->
				</div>
				<!-- Begin 1st Row -->
				<div class="entry">
					<h2>ABOUT ME</h2>
					<p><b><u>EM/IR CAD Engineer</u></b><br />
					Apple Inc.</p>
				</div>
				<!-- End 1st Row -->
				<!-- Begin 2nd Row -->
				<div class="entry">
					<h2>RESEARCH INTERESTS</h2>
					<ul class="info">
						<li><b>CAD Solutions for Physical Design Challenges on 3D ICs</b></li>
						<li><b>Artificial Intelligence</b></li>
						<li><b>Design and Technology Co-Optimization</b></li>
						<li><b>Physical/Logic Design and Analysis</b></li>
					</ul>
				</div>
				<!-- End 1st Row -->
				<!-- Begin 2nd Row -->
				<div class="entry">
					<h2>EDUCATION</h2>
					<div class="content">
						<h3>Aug 2014 - May 2019</h3>
						<p><b><u>Georgia Institute of Technology, Atlanta</u></b><br />
						<p>Ph.D. in Electrical and Computer Engineering<br />
						<em>Advisor: <a href="http://limsk.ece.gatech.edu" target="_blank">Dr. Sung Kyu Lim</a></em></p>
					</div>
					<div class="content">
						<h3>Sep 2007 - Feb 2010</h3>
						<p><b><u>Seoul National University, Seoul</u></b><br />
						<p>M.S. in Electrical Engineering and Computer Science<br />
						<em>Advisor: <a href="http://dal.snu.ac.kr/~kchoi/kchoi.html" target="_blank">Dr. Kiyoung Choi</a></em></p>
					</div>
					<div class="content">
						<h3>Mar 2003 - Aug 2007</h3>
						<p><b><u>Seoul National University, Seoul</u></b><br />
						<p>B.S. in Electrical and Computer Engineering</p>
					</div>
				</div>
				<!-- End 2nd Row -->
				<!-- Begin 3rd Row -->
				<div class="entry">
					<h2>EXPERIENCE</h2>
					<div class="content">
						<h3>Jun 2019 - Present</h3>
						<p><b>EM/IR CAD Engineer</b><br />
						<p>SEG-CAD & CSG, Apple Inc., Austin, TX<br />
						<p><b></b><br /></p>
						<ul class="info">
						</ul>
					</div>
					<div class="content">
						<h3>Aug 2014 - May 2019</h3>
						<p><b><u>Graduate Research Assitant</u></b><br />
						<p><a href="http://www.gtcad.gatech.edu" target="_blank">Georgia Tech Computer Aided Design Laboratory</a>, Georgia Institute of Technology, Atlanta, GA<br />
						<em>Advisor: <a href="http://limsk.ece.gatech.edu" target="_blank">Dr. Sung Kyu Lim</a></em></p>
						<p><br />
						<p><b>Design and tool solutions for low-power and reliable 3D ICs</b><br /></p>
						<ul class="info">
							<li>Physical design flow development for 3D ICs</li>
							<li>Analysis and physical design solutions for low-power 3D ICs in advanced technology nodes</li>
							<li>Design methodologies for deep neural network 3D ICs</li>
							<li>Analysis and optimization methodologies of power delivery network of 3D ICs</li>
							<li>Temperature-aware timing analysis and optimization for 3D ICs</li>
						</ul>
						<p><br />
					</div>
					<div class="content">
						<h3>May 2015 - Apr 2016</h3>
						<p><b><u>R&D Intern</u></b><br />
						<p>Research Group, ARM Inc., Austin, TX<br />
						<p><br />
						<p><b>Analysis and design solutions for M3D (monolithic 3D) ICs on ARM cores</b><br /></p>
						<ul class="info">
							<li>Analysis on power benefits of M3D ICs on ARM cores</li>
							<li>Physical design solutions to improve power-supply integrity of M3D ICs</li>
							<li>Physical design flow development for M3D ICs</li>
						</ul>
						<p><br />
					</div>
					<div class="content">
						<h3>Jan 2010 - Aug 2013</h3>
						<p><b><u>Associate Research Engineer</u></b><br />
						<p>SoC Design Lab., AP Team, MtekVision, Seongnam, South Korea<br />
						<p><br />
						<p><b>Application processor (AP) logic design</b><br /></p>
						<ul class="info">
							<li>High speed serial interface development between AP and modem</li>
							<li>Long MP3 playtime audio system development using Tensilica DSP</li>
							<li>Hardware and software solutions for voice recognition</li>
						</ul>
						<p><br />
					</div>
					<div class="content">
						<h3>Aug 2017 - Dec 2009</h3>
						<p><b><u>Graduate Research Assitant</u></b><br />
						<p><a href="http://dal.snu.ac.kr" target="_blank">Design Automation Laboratory</a>, Seoul National University, Seoul, South Korea<br />
						<em>Advisor: <a href="http://dal.snu.ac.kr/~kchoi/kchoi.html" target="_blank">Dr. Kiyoung Choi</a></em></p>
						<p><br />
						<p><b>Hardware and software architecture of coarse-grained reconfigurable architecture (CGRA)</b><br /></p>
						<ul class="info">
							<li>Software solutions for control-intensive kernels in CGRA</li>
							<li>Design solutions for floating-point operations in CGRA</li>
							<li>Architectural solutions for high-bandwidth memory system for CGRA</li>
							<li>Compiler development for CGRA</li>
						</ul>
						<p><br />
					</div>
				</div>
				<!-- End 3rd Row -->
				<!-- Begin 4th Row -->
				<div class="entry">
					<h2>SKILLS</h2>
					<div class="content">
						<h3>EDA/CAD Tools</h3>
						<ul class="skills">
							<li><b><u>Design Compiler</u></b></li>
							<li><b><u>Innovus/Encounter</u></b></li>
							<li><b><u>PrimeTime</u></b></li>
							<li><b><u>Tempus</u></b></li>
							<li><b><u>Voltus</u></b></li>
							<li>Virtuoso</li>
							<li>Calibre</li>
							<li>SiliconSmart</li>
							<li>Liberate</li>
							<li>Genus/RTL Compiler</li>
							<li>Redhawk</li>
						</ul>
					</div>
					<div class="content">
						<h3>Design/Simulation Tools</h3>
						<ul class="skills">
							<li><b><u>ModelSim</u></b></li>
							<li>Incisive</li>
							<li>HSPICE</li>
							<li>Spectre</li>
							<li>Soc Designer</li>
							<li>MATLAB</li>
							<li>Fluent</li>
						</ul>
					</div>
					<div class="content">
						<h3>Verification Tools</h3>
						<ul class="skills">
							<li>Synplify</li>
							<li>Xilinx ISE</li>
							<li>Formality</li>
							<li>Conformal</li>
							<li>SpyGlass</li>
							<li>TRACE32</li>
						</ul>
					</div>
					<div class="content">
						<h3>Programming Languages</h3>
						<ul class="skills">
							<li><b><u>C/C++</u></b></li>
							<li><b><u>Verilog</u></b></li>
							<li><b><u>VHDL</u></b></li>
							<li><b><u>Tcl/Tk</u></b></li>
							<li><b><u>Perl</u></b></li>
							<li>Java</li>
							<li>SystemVerilog</li>
							<li>SystemC</li>
							<li>Python</li>
							<li>Shell Script</li>
						</ul>
					</div>
				</div>
				<!-- End 4th Row -->
				<!-- Begin 5th Row -->
				<div class="entry">
					<h2>PUBLICATIONS</h2>
					<div class="content">
						<h3>Journals</h3>
						<ul class="info">
							<li><b><u>Kyungwook Chang</u></b>, Saurabh Sinha, Brian Cline, Greg Yeric, and Sung Kyu Lim, "Design-aware Partitioning-based 3D IC Design Flow with 2D Commercial Tools," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (Under Review)</li>
							<li>Bon Woong Ku, <b><u>Kyungwook Chang</u></b>, and Sung Kyu Lim, "Compact-2D: A Physical Design Methodology to Build Two-Tier Gate-Level 3D ICs," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (Under Review)</li>
							<li><b><u>Kyungwook Chang</u></b>, Shidhartha Das, Saurabh Sinha, Brian Cline, Greg Yeric, and Sung Kyu Lim, "System-Level Power Delivery Network Analysis and Optimization for Monolithic 3-D ICs," IEEE Transactions on Very Large Scale Integration Systems, Vol.27, pp.888-898, 2019 <a href="https://ieeexplore.ieee.org/abstract/document/8654735" target="_blank">link</a></li>
							<li><b><u>Kyungwook Chang</u></b>, Deepak Kadetotad, Yu Cao, Jae-sun Seo, and Sung Kyu Lim, "Power, Performance, and Area Benefit of Monolithic 3D ICs for On-Chip Deep Neural Networks Targeting Speech Recognition," ACM Journals on Emerging Technologies in Conputing Systems, Vol.14, No.4, pp.4:1-42:19, 2018 <a href="https://dl.acm.org/citation.cfm?id=3273956" target="_blank">link</a></li> 
							<li><b><u>Kyungwook Chang</u></b>, Kartik Acharya, Saurabh Sinha, Brian Cline, Greg Yeric, and Sung Kyu Lim, "Impact and Design Guideline of Monolithic 3-D IC at the 7-nm Technology Node," IEEE Transactions on Very Large Scale Integration Systems, Vol.25, No.7, pp.2118-2129, 2017 <a href="http://ieeexplore.ieee.org/abstract/document/7892981/" target="_blank">link</a></li>
						</ul>
					</div>
					<div class="content">
						<h3>Conferences</h3>
						<ul class="info">
							<li>Bon Woong Ku, <b><u>Kyungwook Chang</u></b>, Sung Kyu Lim, "Compact-2D: A Physical Design Methodology to Build Commercial-Quality Face-to-Face-Bonded 3D ICs," ACM International Symposium on Physical Design, 2018 <a href="https://dl.acm.org/citation.cfm?id=3178244" target="_blank">link</a></li>
							<li><b><u>Kyungwook Chang</u></b>, Sai Pentapati, Da Eun Shim, Sung Kyu Lim, "Road to High-Performance 3D ICs: Performance Optimization Methodologies for Monolithic 3D ICs," IEEE International Conference On Computer Aided Design, 2018 <a href="https://dl.acm.org/citation.cfm?id=3218636" target="_blank">link</a></li>
							<li><b><u>Kyungwook Chang</u></b>, Shidhartha Das, Saurabh Sinha, Brian Cline, Greg Yeric, and Sung Kyu Lim, "Frequency and Time Domain Analysis of Power Delivery Network for Monolithic 3D ICs," ACM/IEEE International Symposium on Low Power Electronics and Design, 2017 <a href="https://ieeexplore.ieee.org/abstract/document/8009180" target="_blank">link</a></li>
							<li><b><u>Kyungwook Chang</u></b>, Deepak Kadetotad, Yu Cao, Jae-sun Seo, and Sung Kyu Lim, "Monolithic 3D IC Designs for Low-Power Deep Neural Networks Targeting Speech Recognition," ACM/IEEE International Symposium on Low Power Electronics and Design, 2017 <a href="http://ieeexplore.ieee.org/abstract/document/8009175" target="_blank">link</a></li>
							<li><b><u>Kyungwook Chang</u></b>, Bon Woong Ku, Saurabh Sinha, Sung Kyu Lim, "Full-chip monolithic 3D IC design and power performance analysis with ASAP7 library: (Invited Paper)," ACM/IEEE International Symposium on Low Power Electronics and Design, 2017 <a href="https://ieeexplore.ieee.org/document/8203891" target="_blank">link</a></li>
							<li><b><u>Kyungwook Chang</u></b>, Abhisheck Koneru, Krishnendu Chakrabarty, Sung Kyu Lim, "Design automation and testing of monolithic 3D ICs: Opportunities, challenges, and solutions: (Invited paper)," ACM/IEEE International Symposium on Low Power Electronics and Design, 2017 <a href="https://ieeexplore.ieee.org/document/8203860" target="_blank">link</a></li>
							<li>Kartik Acharya, <b><u>Kyungwook Chang</u></b>, Bon Woong Ku, Shreepad Panth, Saurabh Sinha, Brian Cline, Greg Yeric, and Sung Kyu Lim, "Monolithic 3D IC Design: Power, Performance, and Area Impact at 7nm," IEEE International Symposium on Quality Electronic Design, 2016 <a href="https://ieeexplore.ieee.org/abstract/document/7479174" target="_blank">link</a></li>
							<li><b><u>Kyungwook Chang</u></b>, Saurabh Sinha, Brian Cline, Raney Southerland, Michael Doherty, Greg Yeric, and Sung Kyu Lim, "Cascade2D: A design-aware partitioning approach to monolithic 3D IC with 2D commercial tools," IEEE International Conference On Computer Aided Design, 2016 <a href="http://dl.acm.org/citation.cfm?id=2967013" target="_blank">link</a></li>
							<li><b><u>Kyungwook Chang</u></b>, Saurabh Sinha, Brian Cline, Greg Yeric, and Sung Kyu Lim, "Match-making for Monolithic 3D IC: Finding the Right Technology Node," ACM Design Automation Conference, 2016 <a href="http://dl.acm.org/citation.cfm?id=2898043" target="_blank">link</a></li>
							<li><b><u>Kyungwook Chang</u></b>, Kartik Acharya, Saurabh Sinha, Brian Cline, Greg Yeric and Sung Kyu Lim, "Power Benefit Study of Monolithic 3D IC at the 7nm Technology Node," IEEE International Symposium on Low Power Electronics and Design, 2015 <a href="https://ieeexplore.ieee.org/document/7273514" target="_blank">link</a></li>
							<li>Ganghee Lee, <b><u>Kyungwook Chang</u></b> and Kiyoung Choi, "Automatic Mapping of Control Intensive Kernels onto Coarse-Grained Reconfigurable Array Architecture with Speculative Execution," Reconfigurable Architectures Workshop, 2010 <a href="https://ieeexplore.ieee.org/document/5470746" target="_blank">link</a></li>
							<li><b><u>Kyungwook Chang</u></b> and Kiyoung Choi, "Memory-Centric Communication Architecture for Reconfigurable Computing," International Symposium on Applied Reconfigurable Computing, 2010 <a href="http://dl.acm.org/citation.cfm?id=2128338" target="_blank">link</a></li>
							<li>Manhwee Jo, Ganghee Lee, <b><u>Kyungwook Chang</u></b>, Kyuseung Han, Kiyoung Choi, Hoonmo Yang and Kiwook Yoon, "Coarse-Grained Reconfigurable Architecture for Multiple Application Domains: a Case Study," International Conference on Convergence and Hybrid Information Technology, 2009 <a href="http://dl.acm.org/citation.cfm?id=1645095" target="_blank">link</a></li>
							<li><b><u>Kyungwook Chang</u></b> and Kiyoung Choi, "Mapping Control Intensive Kernels onto Coarse-Grained Reconfigurable Array Architecture," International SoC Design Conference, 2008 <a href="https://ieeexplore.ieee.org/document/4815647" target="_blank">link</a></li>
						</ul>
					</div>
					<div class="content">
						<h3>Patents</h3>
						<ul class="info">
							<li>Saurabh Sinha, Robert Aitken, Brian Cline, Greg Yeric, <b><u>Kyungwook Chang</u></b>, "Using inter-tier vias in integrated circuits," US9929149B2</li>
							<li>Saurabh Sinha, <b><u>Kyungwook Chang</u></b>, Brian Cline, Raney Southerland, "Method for generating three-dimensional integrated circuit design," US20180060475A1</li>
							<li>Kiyoung Choi, <b><u>Kyungwook Chang</u></b>, Jongkyung Paek, "Memory centric communication apparatus in coarse grained reconfigurable array," US8949550B2</li>
						</ul>
					</div>
				</div>
				<!-- End 5th Row -->
				<!-- Begin 5th Row -->
			</div>
			<div class="clear"></div>
			<div class="paper-bottom"></div>
		</div>
		<!-- End Paper -->
	</div>
	<div class="wrapper-bottom"></div>
</div>
<div id="message"><a href="#top" id="top-link">Go to Top</a></div>
<!-- End Wrapper -->
</body>
</html>
