<!DOCTYPE version="1.0"?>
<hardware xmlns:xi="http://www.w3.org/2001/XInclude">
 <version major="1" minor="0" revision="0"/>
 <xi:include href="NO_cables.php">
  <xi:fallback/>
 </xi:include>
 <vendor name="FPGA pro"/>
 <clockModels>
  <clockModel name="midfh">
   <clockNetwork lvds="false" name="oyfi"/>
  </clockModel>
  <clockModel name="ludfho">
   <clockNetwork lvds="false" name="ogyi"/>
  </clockModel>
 </clockModels>
 <resetModels>
  <resetModel name="iytfu">
   <resetNetwork lvds="false" name="ActiveLow"/>
  </resetModel>
  <resetModel name="ougyo">
   <resetNetwork lvds="false" name="ActiveLow"/>
  </resetModel>
 </resetModels>
 <units>
  <unit name="2UNIT_A">
   <fpgaRef name="xcku040fbva900"/>
   <clockRef name="midfh"/>
   <resetRef name="iytfu"/>
  </unit>
  <unit name="2UNIT_B">
   <fpgaRef name="xcku040fbva900"/>
   <clockRef name="ludfho"/>
   <resetRef name="ougyo"/>
  </unit>
 </units>
 <modules>
  <module name="MODULE_A">
   <instances>
    <instance moduleRef="2UNIT_A" name="UA"/>
    <instance moduleRef="2UNIT_B" name="UB"/>
   </instances>
  </module>
 </modules>
</hardware>
