#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1e97e60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1eafa60 .scope module, "tb" "tb" 3 129;
 .timescale -12 -12;
L_0x1e95d40 .functor NOT 1, L_0x1f04970, C4<0>, C4<0>, C4<0>;
L_0x1e969c0 .functor XOR 3, L_0x1f045e0, L_0x1f04710, C4<000>, C4<000>;
L_0x1e96ec0 .functor XOR 3, L_0x1e969c0, L_0x1f04800, C4<000>, C4<000>;
v0x1ef2b30_0 .net *"_ivl_10", 2 0, L_0x1f04800;  1 drivers
v0x1ef2c30_0 .net *"_ivl_12", 2 0, L_0x1e96ec0;  1 drivers
v0x1ef2d10_0 .net *"_ivl_2", 2 0, L_0x1f04540;  1 drivers
v0x1ef2dd0_0 .net *"_ivl_4", 2 0, L_0x1f045e0;  1 drivers
v0x1ef2eb0_0 .net *"_ivl_6", 2 0, L_0x1f04710;  1 drivers
v0x1ef2fe0_0 .net *"_ivl_8", 2 0, L_0x1e969c0;  1 drivers
v0x1ef30c0_0 .var "clk", 0 0;
v0x1ef3160_0 .net "g_dut", 3 1, v0x1ef2380_0;  1 drivers
v0x1ef3220_0 .net "g_ref", 3 1, L_0x1f04050;  1 drivers
v0x1ef3350_0 .net "r", 3 1, v0x1ef1690_0;  1 drivers
v0x1ef33f0_0 .net "resetn", 0 0, L_0x1e95f80;  1 drivers
v0x1ef3490_0 .var/2u "stats1", 159 0;
v0x1ef3570_0 .var/2u "strobe", 0 0;
v0x1ef3630_0 .net "tb_match", 0 0, L_0x1f04970;  1 drivers
v0x1ef36d0_0 .net "tb_mismatch", 0 0, L_0x1e95d40;  1 drivers
v0x1ef3770_0 .net "wavedrom_enable", 0 0, v0x1ef19f0_0;  1 drivers
v0x1ef3840_0 .net "wavedrom_title", 511 0, v0x1ef1a90_0;  1 drivers
E_0x1eab050/0 .event negedge, v0x1ef02a0_0;
E_0x1eab050/1 .event posedge, v0x1ef02a0_0;
E_0x1eab050 .event/or E_0x1eab050/0, E_0x1eab050/1;
L_0x1f04540 .concat [ 3 0 0 0], L_0x1f04050;
L_0x1f045e0 .concat [ 3 0 0 0], L_0x1f04050;
L_0x1f04710 .concat [ 3 0 0 0], v0x1ef2380_0;
L_0x1f04800 .concat [ 3 0 0 0], L_0x1f04050;
L_0x1f04970 .cmp/eeq 3, L_0x1f04540, L_0x1e96ec0;
S_0x1e78a40 .scope module, "good1" "reference_module" 3 170, 3 4 0, S_0x1eafa60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 3 "r";
    .port_info 3 /OUTPUT 3 "g";
P_0x1ece3b0 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x1ece3f0 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x1ece430 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x1ece470 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
v0x1e9d550_0 .net *"_ivl_12", 31 0, L_0x1f03d70;  1 drivers
L_0x7f9cbf6c90a8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1e9e980_0 .net *"_ivl_15", 29 0, L_0x7f9cbf6c90a8;  1 drivers
L_0x7f9cbf6c90f0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1e95db0_0 .net/2u *"_ivl_16", 31 0, L_0x7f9cbf6c90f0;  1 drivers
v0x1e96050_0 .net *"_ivl_18", 0 0, L_0x1f03eb0;  1 drivers
v0x1e96310_0 .net *"_ivl_2", 31 0, L_0x1ef3a70;  1 drivers
v0x1e96b10_0 .net *"_ivl_23", 31 0, L_0x1f041e0;  1 drivers
L_0x7f9cbf6c9138 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1e96fd0_0 .net *"_ivl_26", 29 0, L_0x7f9cbf6c9138;  1 drivers
L_0x7f9cbf6c9180 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1eefdf0_0 .net/2u *"_ivl_27", 31 0, L_0x7f9cbf6c9180;  1 drivers
v0x1eefed0_0 .net *"_ivl_29", 0 0, L_0x1f04360;  1 drivers
L_0x7f9cbf6c9018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1ef0020_0 .net *"_ivl_5", 29 0, L_0x7f9cbf6c9018;  1 drivers
L_0x7f9cbf6c9060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1ef0100_0 .net/2u *"_ivl_6", 31 0, L_0x7f9cbf6c9060;  1 drivers
v0x1ef01e0_0 .net *"_ivl_8", 0 0, L_0x1f03c00;  1 drivers
v0x1ef02a0_0 .net "clk", 0 0, v0x1ef30c0_0;  1 drivers
v0x1ef0360_0 .net "g", 3 1, L_0x1f04050;  alias, 1 drivers
v0x1ef0440_0 .var "next", 1 0;
v0x1ef0520_0 .net "r", 3 1, v0x1ef1690_0;  alias, 1 drivers
v0x1ef0600_0 .net "resetn", 0 0, L_0x1e95f80;  alias, 1 drivers
v0x1ef07d0_0 .var "state", 1 0;
E_0x1eaac40 .event anyedge, v0x1ef0520_0, v0x1ef07d0_0;
E_0x1eabed0 .event posedge, v0x1ef02a0_0;
L_0x1ef3a70 .concat [ 2 30 0 0], v0x1ef07d0_0, L_0x7f9cbf6c9018;
L_0x1f03c00 .cmp/eq 32, L_0x1ef3a70, L_0x7f9cbf6c9060;
L_0x1f03d70 .concat [ 2 30 0 0], v0x1ef07d0_0, L_0x7f9cbf6c90a8;
L_0x1f03eb0 .cmp/eq 32, L_0x1f03d70, L_0x7f9cbf6c90f0;
L_0x1f04050 .concat8 [ 1 1 1 0], L_0x1f03c00, L_0x1f03eb0, L_0x1f04360;
L_0x1f041e0 .concat [ 2 30 0 0], v0x1ef07d0_0, L_0x7f9cbf6c9138;
L_0x1f04360 .cmp/eq 32, L_0x1f041e0, L_0x7f9cbf6c9180;
S_0x1ef0930 .scope module, "stim1" "stimulus_gen" 3 165, 3 37 0, S_0x1eafa60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "resetn";
    .port_info 2 /OUTPUT 3 "r";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0x1e95f80 .functor NOT 1, v0x1ef1760_0, C4<0>, C4<0>, C4<0>;
v0x1ef15c0_0 .net "clk", 0 0, v0x1ef30c0_0;  alias, 1 drivers
v0x1ef1690_0 .var "r", 3 1;
v0x1ef1760_0 .var "reset", 0 0;
v0x1ef1830_0 .net "resetn", 0 0, L_0x1e95f80;  alias, 1 drivers
v0x1ef1900_0 .net "tb_match", 0 0, L_0x1f04970;  alias, 1 drivers
v0x1ef19f0_0 .var "wavedrom_enable", 0 0;
v0x1ef1a90_0 .var "wavedrom_title", 511 0;
S_0x1ef0bb0 .scope task, "reset_test" "reset_test" 3 48, 3 48 0, S_0x1ef0930;
 .timescale -12 -12;
v0x1ef0dd0_0 .var/2u "arfail", 0 0;
v0x1ef0eb0_0 .var "async", 0 0;
v0x1ef0f70_0 .var/2u "datafail", 0 0;
v0x1ef1010_0 .var/2u "srfail", 0 0;
E_0x1ed33b0 .event negedge, v0x1ef02a0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1eabed0;
    %wait E_0x1eabed0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ef1760_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1eabed0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x1ed33b0;
    %load/vec4 v0x1ef1900_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1ef0f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ef1760_0, 0;
    %wait E_0x1eabed0;
    %load/vec4 v0x1ef1900_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1ef0dd0_0, 0, 1;
    %wait E_0x1eabed0;
    %load/vec4 v0x1ef1900_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1ef1010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ef1760_0, 0;
    %load/vec4 v0x1ef1010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 62 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1ef0dd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1ef0eb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1ef0f70_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1ef0eb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 64 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1ef10d0 .scope task, "wavedrom_start" "wavedrom_start" 3 75, 3 75 0, S_0x1ef0930;
 .timescale -12 -12;
v0x1ef12d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1ef13b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 78, 3 78 0, S_0x1ef0930;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1ef1c30 .scope module, "top_module1" "top_module" 3 176, 4 1 0, S_0x1eafa60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 3 "r";
    .port_info 3 /OUTPUT 3 "g";
P_0x1ef1e10 .param/l "A" 0 4 9, C4<00>;
P_0x1ef1e50 .param/l "B" 0 4 10, C4<01>;
P_0x1ef1e90 .param/l "C" 0 4 11, C4<10>;
P_0x1ef1ed0 .param/l "D" 0 4 12, C4<11>;
v0x1ef2190_0 .net "clk", 0 0, v0x1ef30c0_0;  alias, 1 drivers
v0x1ef22a0_0 .net "g", 3 1, v0x1ef2380_0;  alias, 1 drivers
v0x1ef2380_0 .var "grant", 3 1;
v0x1ef2440_0 .var "next_state", 1 0;
v0x1ef2520_0 .net "r", 3 1, v0x1ef1690_0;  alias, 1 drivers
v0x1ef2680_0 .net "resetn", 0 0, L_0x1e95f80;  alias, 1 drivers
v0x1ef2770_0 .var "state", 1 0;
E_0x1e8d9f0 .event anyedge, v0x1ef0520_0, v0x1ef2770_0;
E_0x1ef2130/0 .event negedge, v0x1ef0600_0;
E_0x1ef2130/1 .event posedge, v0x1ef02a0_0;
E_0x1ef2130 .event/or E_0x1ef2130/0, E_0x1ef2130/1;
S_0x1ef28d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 184, 3 184 0, S_0x1eafa60;
 .timescale -12 -12;
E_0x1ef2ab0 .event anyedge, v0x1ef3570_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1ef3570_0;
    %nor/r;
    %assign/vec4 v0x1ef3570_0, 0;
    %wait E_0x1ef2ab0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1ef0930;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ef1760_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1ef1690_0, 0;
    %wait E_0x1eabed0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1ef1690_0, 0;
    %pushi/vec4 0, 0, 32;
    %pad/s 1;
    %store/vec4 v0x1ef0eb0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1ef0bb0;
    %join;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1ef1690_0, 0;
    %wait E_0x1eabed0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1ef1690_0, 0;
    %wait E_0x1eabed0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1ef1690_0, 0;
    %wait E_0x1eabed0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1ef1690_0, 0;
    %wait E_0x1eabed0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1ef1690_0, 0;
    %wait E_0x1eabed0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x1ef1690_0, 0;
    %wait E_0x1eabed0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x1ef1690_0, 0;
    %wait E_0x1eabed0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x1ef1690_0, 0;
    %wait E_0x1eabed0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1ef1690_0, 0;
    %wait E_0x1eabed0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1ef1690_0, 0;
    %wait E_0x1eabed0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1ef1690_0, 0;
    %wait E_0x1eabed0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1ef1690_0, 0;
    %wait E_0x1eabed0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1ef1690_0, 0;
    %wait E_0x1eabed0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1ef1690_0, 0;
    %wait E_0x1eabed0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x1ef1690_0, 0;
    %wait E_0x1eabed0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1ef1690_0, 0;
    %wait E_0x1eabed0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1ef1690_0, 0;
    %wait E_0x1eabed0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1ef1690_0, 0;
    %wait E_0x1ed33b0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1ef13b0;
    %join;
    %wait E_0x1eabed0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ef1760_0, 0;
    %wait E_0x1eabed0;
    %wait E_0x1eabed0;
    %pushi/vec4 500, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ed33b0;
    %vpi_func 3 120 "$random" 32 {0 0 0};
    %pushi/vec4 63, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x1ef1760_0, 0;
    %vpi_func 3 121 "$random" 32 {0 0 0};
    %pad/s 3;
    %assign/vec4 v0x1ef1690_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 124 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1e78a40;
T_5 ;
    %wait E_0x1eabed0;
    %load/vec4 v0x1ef0600_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1ef07d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1ef0440_0;
    %assign/vec4 v0x1ef07d0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1e78a40;
T_6 ;
    %wait E_0x1eaac40;
    %load/vec4 v0x1ef07d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x1ef0440_0, 0, 2;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0x1ef0520_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1ef0440_0, 0, 2;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x1ef0520_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1ef0440_0, 0, 2;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x1ef0520_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1ef0440_0, 0, 2;
    %jmp T_6.11;
T_6.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1ef0440_0, 0, 2;
T_6.11 ;
T_6.9 ;
T_6.7 ;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0x1ef0520_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %pad/s 2;
    %store/vec4 v0x1ef0440_0, 0, 2;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x1ef0520_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %pad/s 2;
    %store/vec4 v0x1ef0440_0, 0, 2;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x1ef0520_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_6.16, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_6.17, 8;
T_6.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.17, 8;
 ; End of false expr.
    %blend;
T_6.17;
    %pad/s 2;
    %store/vec4 v0x1ef0440_0, 0, 2;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1ef1c30;
T_7 ;
    %wait E_0x1ef2130;
    %load/vec4 v0x1ef2680_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1ef2770_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1ef2380_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1ef2440_0;
    %assign/vec4 v0x1ef2770_0, 0;
    %load/vec4 v0x1ef2770_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_7.4, 4;
    %load/vec4 v0x1ef2520_0;
    %parti/s 1, 0, 2;
    %and;
T_7.4;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1ef2380_0, 4, 5;
    %load/vec4 v0x1ef2770_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_7.7, 4;
    %load/vec4 v0x1ef2520_0;
    %parti/s 1, 1, 2;
    %and;
T_7.7;
    %flag_set/vec4 8;
    %jmp/0 T_7.5, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.6, 8;
T_7.5 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.6, 8;
 ; End of false expr.
    %blend;
T_7.6;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1ef2380_0, 4, 5;
    %load/vec4 v0x1ef2770_0;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_7.10, 4;
    %load/vec4 v0x1ef2520_0;
    %parti/s 1, 2, 3;
    %and;
T_7.10;
    %flag_set/vec4 8;
    %jmp/0 T_7.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1ef2380_0, 4, 5;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1ef1c30;
T_8 ;
    %wait E_0x1e8d9f0;
    %load/vec4 v0x1ef2770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1ef2440_0, 0, 2;
    %jmp T_8.5;
T_8.0 ;
    %load/vec4 v0x1ef2520_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.9, 10;
    %load/vec4 v0x1ef2520_0;
    %parti/s 1, 1, 2;
    %inv;
    %and;
T_8.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.8, 9;
    %load/vec4 v0x1ef2520_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
T_8.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1ef2440_0, 0, 2;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x1ef2520_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1ef2440_0, 0, 2;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0x1ef2520_0;
    %parti/s 1, 0, 2;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.14, 9;
    %load/vec4 v0x1ef2520_0;
    %parti/s 1, 1, 2;
    %and;
T_8.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1ef2440_0, 0, 2;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v0x1ef2520_0;
    %parti/s 1, 0, 2;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.18, 10;
    %load/vec4 v0x1ef2520_0;
    %parti/s 1, 1, 2;
    %inv;
    %and;
T_8.18;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.17, 9;
    %load/vec4 v0x1ef2520_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
T_8.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.15, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1ef2440_0, 0, 2;
T_8.15 ;
T_8.13 ;
T_8.11 ;
T_8.7 ;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v0x1ef2520_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.21, 9;
    %load/vec4 v0x1ef2380_0;
    %parti/s 1, 0, 2;
    %and;
T_8.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.19, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1ef2440_0, 0, 2;
    %jmp T_8.20;
T_8.19 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1ef2440_0, 0, 2;
T_8.20 ;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v0x1ef2520_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.24, 9;
    %load/vec4 v0x1ef2380_0;
    %parti/s 1, 1, 2;
    %and;
T_8.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.22, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1ef2440_0, 0, 2;
    %jmp T_8.23;
T_8.22 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1ef2440_0, 0, 2;
T_8.23 ;
    %jmp T_8.5;
T_8.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1ef2440_0, 0, 2;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1eafa60;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef30c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ef3570_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x1eafa60;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x1ef30c0_0;
    %inv;
    %store/vec4 v0x1ef30c0_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x1eafa60;
T_11 ;
    %vpi_call/w 3 157 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 158 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ef15c0_0, v0x1ef36d0_0, v0x1ef30c0_0, v0x1ef33f0_0, v0x1ef3350_0, v0x1ef3220_0, v0x1ef3160_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x1eafa60;
T_12 ;
    %load/vec4 v0x1ef3490_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x1ef3490_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1ef3490_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "g", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "g" {0 0 0};
T_12.1 ;
    %load/vec4 v0x1ef3490_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ef3490_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 196 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 197 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1ef3490_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ef3490_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 198 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x1eafa60;
T_13 ;
    %wait E_0x1eab050;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ef3490_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ef3490_0, 4, 32;
    %load/vec4 v0x1ef3630_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x1ef3490_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 209 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ef3490_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ef3490_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ef3490_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x1ef3220_0;
    %load/vec4 v0x1ef3220_0;
    %load/vec4 v0x1ef3160_0;
    %xor;
    %load/vec4 v0x1ef3220_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x1ef3490_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 213 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ef3490_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x1ef3490_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ef3490_0, 4, 32;
T_13.4 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2013_q2afsm/2013_q2afsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/2013_q2afsm/iter2/response0/top_module.sv";
