<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>D:\se50p\SE_50_P_BSP\Libero\PCIe_Gen2_EP_Demo_SE50p_v2021.2\synthesis\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z87\CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER_Z87.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>COREDDR_TIP_INT_Z146|VCO_PHSEL_ROTATE_inferred_clock[0]</data>
<data>100.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock</data>
<data>100.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>PF_DDR4_SS_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock</data>
<data>100.0 MHz</data>
<data>166.5 MHz</data>
<data>3.993</data>
</row>
<row>
<data>top|REF_CLK_0</data>
<data>100.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
</report_table>
