<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>MIDI_processor</spirit:name>
  <spirit:version>1.1</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">5</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>MIDI_processor_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>515687c3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>MIDI_processor_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>515687c3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>3b6c88bb</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0e5443b4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>midi_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>int_sig</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/MIDI_processor_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/MidiByteReader.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/MidiProcessor.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PolyphonicProcessor.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/MIDI_processor_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_d31b90b4</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/MIDI_processor_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/MidiByteReader.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/MidiProcessor.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/PolyphonicProcessor.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/MIDI_processor_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/MIDI_processor_v1_0/data/MIDI_processor.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/MIDI_processor_v1_0/data/MIDI_processor.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/MIDI_processor_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/MIDI_processor_v1_0/src/MIDI_processor.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/MIDI_processor_v1_0/src/MIDI_processor.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/MIDI_processor_v1_0/src/MIDI_processor_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/MIDI_processor_v1_1.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_0e5443b4</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>MIDI Input processing module</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">MIDI_processor_v1_1</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">artix7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>MIDI_processor_v1.1</xilinx:displayName>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>xilinx.com:user:MIDI_processor:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2021-06-06T20:18:30Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15cbc53c_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@328749ea_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13f2ee7f_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@607e5fa8_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7649c79a_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52e7bb08_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bddab3d_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62e1c27_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d5691fe_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37254748_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b7a82a5_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@538e95c6_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13155169_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b91a9ad_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ef47ce_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43e48039_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6745cb0b_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4767d517_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31dd2ea7_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ac4d00e_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4303a193_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67a613fe_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e727f8b_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@763a94bf_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2af02113_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f9dbe30_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20398a3_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@397c30c8_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d0a94b4_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48779f81_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a3337bc_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50acdc97_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d7ed561_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f80d8cb_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@96d7a37_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b07ff8a_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49c4e18a_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60626bb2_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d7e6cc8_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35070685_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c2ecc7a_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51834a7f_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79cd6e3_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c937d4d_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@311ce748_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@490880ec_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@301e61af_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@231f28d6_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62aa4990_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61d5183c_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b320418_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@228ddeb_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17b72247_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b5bbcd9_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1be6d00c_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17236053_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f1328d0_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4262f1a9_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@390abac6_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@379e835f_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b8b715a_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f8fb0a3_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21b8b0ad_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@204991e3_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27633e6_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78a32e47_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3761cc20_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4796b63b_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10d15406_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fb4e982_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69cb5ebe_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56e1518c_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c90861d_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26465086_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a90fead_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21f42b6a_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bba5efb_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bec69ec_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9707032_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b798c23_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3723044a_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fcca233_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@719cb2b0_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e320a8e_ARCHIVE_LOCATION">C:/Work/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34570db2_ARCHIVE_LOCATION">C:/Work/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38349d7c_ARCHIVE_LOCATION">C:/Work/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64db2438_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b578432_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64ab4bb0_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74b6add9_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49fdf04d_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d6bed66_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77bf87a4_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7662dfbf_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44efd864_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e48a702_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f42bab6_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50981acb_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45f49494_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d28df7f_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eaca754_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a85c5ea_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d3ae61_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@690a196a_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@188e5c6c_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70aaa1c3_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d0cdbbc_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f29fc14_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e0f1fe0_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6780d1e5_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d9bc272_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fa452ce_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5720fab2_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7099347a_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d8b16b0_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e9552af_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43d1a10b_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@378fdb90_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16a7a15c_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75882e76_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d8050ae_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13bc3a58_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25682874_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ee37576_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d2e48a3_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@172655d7_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5be993c4_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fd10502_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fac3fc9_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61f45a9c_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@db15dde_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@539c9aec_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36ef576d_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@344fb695_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77d98aa7_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78fa71ba_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c8ed55f_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50063ff3_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b928915_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cc9fae0_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a09872a_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@641b74fd_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dae0fea_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1267be43_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c8a2ada_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b648fe3_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c8aec0d_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a5fe97e_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b0bd773_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67576258_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70d64f02_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@178db7e5_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a2f6e65_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@697d338f_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a871111_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@786557c9_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15fc5690_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28c063c6_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a519027_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ca31257_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c2d9c11_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7214bddd_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c64cea3_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7557acf2_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43b9785e_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f5e6967_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66ba31e9_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@520e7999_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f47e8ce_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c08b1ef_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53cb0c00_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30debd2c_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@497027d1_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10039e3_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d3015df_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e05e9e4_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@665ee9b1_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23a866ed_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52962e9_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10080601_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6073d354_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3137c9b3_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@302c626b_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21d925c5_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4258ae30_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@217ff91f_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@82c8336_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cba2d08_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1333b727_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@570f2517_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@378c79d7_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ac3a3f0_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d100e2e_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b3c5773_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d6dd5f4_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4491e60e_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@227659ee_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e1ff13c_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4346fcc8_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@742c6bb8_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@203a8ab4_ARCHIVE_LOCATION">c:/Work/ip_repo/MIDI_processor_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="77e219dd"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="35bbeaa6"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="218c1ab1"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="2e811c89"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="5719833c"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
