/* Copyright (c) 2021, Texas Instruments Incorporated
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * *  Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 * *  Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * *  Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. */
 
#define static
#define void
#define uint32_t                  unsigned int
#define HW_WR_REG32(addr, data)   *(uint32_t *) (addr) = (uint32_t) (data)
#define HW_RD_REG32(addr)         *(uint32_t *) (addr)
#define CLR_BITS(input,mask,shift) 		(input & ~(mask<<shift))
#define SET_BITS(input,mask,shift) 		(input | (mask<<shift))
#define PUT_BITS(input,val,mask,shift)	((input & ~(mask<<shift)) | (val<<shift))
#define min(a,b) ((a<b)?a:b)
#define max(a,b) ((a>b)?a:b)
#define AUTO_TEMP_RANGE 1 //not implemented - need to manually uncomment the section in the DDR controller configuration gel file.

//FSP MAIN_CTRL_MMR register offsets
#define CHNG_DDR4_FSP_REQ 		0x14000	// Change LPDDR4 FSP Request Register - initiate a LPDDR4 frequency set point change to the DDR Controller (r/w)
#define CHNG_DDR4_FSP_ACK		0x14004 // Change LPDDR4 FSP Acknowledge Register - DDR Controller to acknowledge the LPDDR4 frequency set point shange request (read only)
#define DDR4_FSP_CLKCHNG_REQ	0x14080 // LPDDR4 FSP Clock Change Request Register - DDR Controller to request the DDR PLL clock frequency change (read only)
#define DDR4_FSP_CLKCHNG_ACK	0x140C0 // LPDDR4 FSP Clock Change Acknowledge Register - acknowledge a DDR PLL clock frequency change to the DDR Controller (r/w)

#define PADCFG_CTRL0_CFG0_BASE 0xF0000
#define PADMMR_PADCONFIG12 0x4030

#define GPIO0_BASE		(0x000600000)
#define GPIO_SET_DATA01				(0x18)
#define GPIO_DIR01					(0x10)

#define R5FSS_VIM_PID 	(0x2FFF0000)
#define VIM_PID_VALUE	(0x60900001)

#define MAIN_CTL_MMR_BASE (0x43000000)

menuitem "AM64 DDR Initialization"

/* This is dummy function - GEL does not work real-time.
 * If GELs are imported to C code, this function must be implemented a loop of
 * "delay" microseconds
 */
static void us_delay(uint32_t delay)
{
    uint32_t loop;
    for (loop = 0; loop < delay * 100; loop++)
    {
        loop = loop;
    }
}

/* Wrapper function to simplify importing GEL file to a C code */
printf(char *temp)
{
    GEL_TextOut(temp);
}

hotmenu DDR_Init()
{
	unsigned int read_pid;
	//Determine base addresses depending on which core is initializing the DDR
	//Check for running from M3 or R5 or A53
	
	//Set default values for base addresses to R5/A53 base addresses in case read_pid doesn't work
	AM64_DDRSS_SS_BASE = 0x0F300000;    
	AM64_DDRSS_CTL_BASE = 0x0F308000;   
	
	AdjustBaseAddr(AM64_DDRSS_SS_BASE);
	AdjustBaseAddr(AM64_DDRSS_CTL_BASE);
	read_pid = Read_MMR(CTRL_MMR0_CFG0_BASE+CTRLMMR_PID_OFFSET); 
	if (read_pid == CTRLMMR_PID_VAL)  //R5 or A53
	{
		//check which core we are running from
		//only run the DDR init from the A53.  DDR init from R5 has to be run manually
    
		//read R5FSS_VIM_PID to determine if running from R5 or A53
		if ((Read_MMR(R5FSS_VIM_PID)) == VIM_PID_VALUE)
		{//R5
			GEL_TextOut("Running from R5\n",,,,,);
			GEL_TextOut("\n\nDDR not initialized with R5 connect.\n\nGo to menu Scripts --> AM64 DDR Initialization -> AM64_DDR_Initialization_ECC_Disabled to initialize DDR.\n\n====\n\n");
		}
		else
		{//A53
			AM64_DDR_Initialization_ECC_Disabled();
			
		}
	}
}
	
hotmenu AM64_DDR_Initialization_ECC_Disabled()
{
	if( (HW_RD_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_0__SFR_OFFS)&0x0000FFFF) != 0x0000)
	{
			printf("DDR programming has already been performed. \n");
			printf("DDR Initialization GEL script will be skipped...\n");
	}
	else
	{
		if(DDR_MODE == DDR4)
			printf("--->>> DDR4 Initialization is in progress ... <<<---\n");
		else if(DDR_MODE == LPDDR4)
			printf("--->>> LPDDR4 Initialization is in progress ... <<<---\n");

		DDRSS_Init_Reg_Copy(0);
		DDRSS_Init_Sequence_no_Reg_Copy();	
		
		if(DDR_MODE == DDR4)
			printf("--->>> DDR4 Initialization is DONE! <<<---\n");    
		else if(DDR_MODE == LPDDR4)
			printf("--->>> LPDDR4 Initialization is DONE! <<<---\n");
	}
}                        

hotmenu AM64_DDR_Initialization_ECC_Enabled()
{
	if( ((HW_RD_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_83__SFR_OFFS) & 0x1) == 0x1) //PI STATUS
		& ((HW_RD_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_342__SFR_OFFS)&0x02000000)== 0x02000000)) 
	{
			printf("DDR programming has already been performed. \n");
			printf("DDR Initialization GEL script will be skipped...\n");
	}
	else
	{
		if(DDR_MODE == DDR4)
			printf("--->>> DDR4 Initialization is in progress ... <<<---\n");
		else if(DDR_MODE == LPDDR4)
			printf("--->>> LPDDR4 Initialization is in progress ... <<<---\n");

		DDRSS_Init_Reg_Copy(1);
		DDRSS_Init_Sequence_no_Reg_Copy();	
		
		if(DDR_MODE == DDR4)
			printf("--->>> DDR4 Initialization is DONE! <<<---\n");    
		else if(DDR_MODE == LPDDR4)
			printf("--->>> LPDDR4 Initialization is DONE! <<<---\n");
	}
}
    
static void DDRSS_Init_Reg_Copy(uint32_t ECC)
{
    uint32_t temp;
// if (*((unsigned int*)0x42000000) == 0x44827A00)
//    {
//		printf("--->>> DDR controller being done from DMSC M3... <<<---\n");    

//address_offset = 0x20000000;
//    }

// Subsystem registers

    HW_WR_REG32(AM64_DDRSS_SS_BASE + 0x020,(HW_RD_REG32(AM64_DDRSS_SS_BASE + 0x020) & ~0x3FF) | 0x1EF); //VBUSM2AXI Control Register sdram_idx, region_idx 0x11 --> 0x0F = log2(connected SDRAM size) - 16

	if(ECC == 1){
		printf("--->>> ECC Enabled <<<---\n");    

		//0x130	ECC Range 0 Start Address Register	16:0	ecc_str_adr_0 = 0 caddress[31:16]
		HW_WR_REG32((AM64_DDRSS_SS_BASE + 0x130), 0x0);
		
		//0x134	ECC Range 0 End Address Register	16:0	ecc_end_adr_0 = 0xFFFF caddress[31:16]
		HW_WR_REG32((AM64_DDRSS_SS_BASE + 0x134), 0xFFFF);	//FFFFF for all

		HW_WR_REG32((AM64_DDRSS_SS_BASE + 0x120), 0x03); //ECC Control Register 0x120 ecc_en = 1, rmw_en = 1, wr_alloc = 0, ecc_ck=0
		
		// after priming/ pre-loading good ECC data into DRAM (by writing to it) then ecc_ck=1
		printf("--->>> After priming ECC memory, enable ECC_CK bit with hotmenu AM64 DDR Memory config --> Enable_TI_InlineECC_CK_During_Reads\(\)<<<---\n");    

	}else{ //disable ECC 
		printf("--->>> ECC Disabled <<<---\n");    
		HW_WR_REG32((AM64_DDRSS_SS_BASE + 0x120), 0x00); //ECC Control Register 0x120 ecc_en = 0, rmw_en = 0, wr_alloc = 0, ecc_ck=0
	}
	
//Program the DDR Controller
    printf("--->>> DDR controller programming in progress.. <<<---\n");    
   
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_0__SFR_OFFS,   DDRSS_CTL_0_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_1__SFR_OFFS,   DDRSS_CTL_1_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_2__SFR_OFFS,   DDRSS_CTL_2_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_3__SFR_OFFS,   DDRSS_CTL_3_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_4__SFR_OFFS,   DDRSS_CTL_4_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_5__SFR_OFFS,   DDRSS_CTL_5_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_6__SFR_OFFS,   DDRSS_CTL_6_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_7__SFR_OFFS,   DDRSS_CTL_7_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_8__SFR_OFFS,   DDRSS_CTL_8_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_9__SFR_OFFS,   DDRSS_CTL_9_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_10__SFR_OFFS,  DDRSS_CTL_10_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_11__SFR_OFFS,  DDRSS_CTL_11_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_12__SFR_OFFS,  DDRSS_CTL_12_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_13__SFR_OFFS,  DDRSS_CTL_13_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_14__SFR_OFFS,  DDRSS_CTL_14_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_15__SFR_OFFS,  DDRSS_CTL_15_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_16__SFR_OFFS,  DDRSS_CTL_16_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_17__SFR_OFFS,  DDRSS_CTL_17_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_18__SFR_OFFS,  DDRSS_CTL_18_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_19__SFR_OFFS,  DDRSS_CTL_19_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_20__SFR_OFFS,  DDRSS_CTL_20_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_21__SFR_OFFS,  DDRSS_CTL_21_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_22__SFR_OFFS,  DDRSS_CTL_22_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_23__SFR_OFFS,  DDRSS_CTL_23_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_24__SFR_OFFS,  DDRSS_CTL_24_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_25__SFR_OFFS,  DDRSS_CTL_25_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_26__SFR_OFFS,  DDRSS_CTL_26_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_27__SFR_OFFS,  DDRSS_CTL_27_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_28__SFR_OFFS,  DDRSS_CTL_28_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_29__SFR_OFFS,  DDRSS_CTL_29_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_30__SFR_OFFS,  DDRSS_CTL_30_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_31__SFR_OFFS,  DDRSS_CTL_31_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_32__SFR_OFFS,  DDRSS_CTL_32_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_33__SFR_OFFS,  DDRSS_CTL_33_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_34__SFR_OFFS,  DDRSS_CTL_34_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_35__SFR_OFFS,  DDRSS_CTL_35_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_36__SFR_OFFS,  DDRSS_CTL_36_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_37__SFR_OFFS,  DDRSS_CTL_37_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_38__SFR_OFFS,  DDRSS_CTL_38_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_39__SFR_OFFS,  DDRSS_CTL_39_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_40__SFR_OFFS,  DDRSS_CTL_40_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_41__SFR_OFFS,  DDRSS_CTL_41_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_42__SFR_OFFS,  DDRSS_CTL_42_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_43__SFR_OFFS,  DDRSS_CTL_43_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_44__SFR_OFFS,  DDRSS_CTL_44_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_45__SFR_OFFS,  DDRSS_CTL_45_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_46__SFR_OFFS,  DDRSS_CTL_46_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_47__SFR_OFFS,  DDRSS_CTL_47_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_48__SFR_OFFS,  DDRSS_CTL_48_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_49__SFR_OFFS,  DDRSS_CTL_49_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_50__SFR_OFFS,  DDRSS_CTL_50_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_51__SFR_OFFS,  DDRSS_CTL_51_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_52__SFR_OFFS,  DDRSS_CTL_52_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_53__SFR_OFFS,  DDRSS_CTL_53_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_54__SFR_OFFS,  DDRSS_CTL_54_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_55__SFR_OFFS,  DDRSS_CTL_55_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_56__SFR_OFFS,  DDRSS_CTL_56_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_57__SFR_OFFS,  DDRSS_CTL_57_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_58__SFR_OFFS,  DDRSS_CTL_58_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_59__SFR_OFFS,  DDRSS_CTL_59_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_60__SFR_OFFS,  DDRSS_CTL_60_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_61__SFR_OFFS,  DDRSS_CTL_61_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_62__SFR_OFFS,  DDRSS_CTL_62_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_63__SFR_OFFS,  DDRSS_CTL_63_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_64__SFR_OFFS,  DDRSS_CTL_64_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_65__SFR_OFFS,  DDRSS_CTL_65_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_66__SFR_OFFS,  DDRSS_CTL_66_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_67__SFR_OFFS,  DDRSS_CTL_67_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_68__SFR_OFFS,  DDRSS_CTL_68_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_69__SFR_OFFS,  DDRSS_CTL_69_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_70__SFR_OFFS,  DDRSS_CTL_70_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_71__SFR_OFFS,  DDRSS_CTL_71_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_72__SFR_OFFS,  DDRSS_CTL_72_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_73__SFR_OFFS,  DDRSS_CTL_73_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_74__SFR_OFFS,  DDRSS_CTL_74_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_75__SFR_OFFS,  DDRSS_CTL_75_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_76__SFR_OFFS,  DDRSS_CTL_76_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_77__SFR_OFFS,  DDRSS_CTL_77_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_78__SFR_OFFS,  DDRSS_CTL_78_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_79__SFR_OFFS,  DDRSS_CTL_79_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_80__SFR_OFFS,  DDRSS_CTL_80_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_81__SFR_OFFS,  DDRSS_CTL_81_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_82__SFR_OFFS,  DDRSS_CTL_82_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_83__SFR_OFFS,  DDRSS_CTL_83_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_84__SFR_OFFS,  DDRSS_CTL_84_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_85__SFR_OFFS,  DDRSS_CTL_85_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_86__SFR_OFFS,  DDRSS_CTL_86_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_87__SFR_OFFS,  DDRSS_CTL_87_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_88__SFR_OFFS,  DDRSS_CTL_88_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_89__SFR_OFFS,  DDRSS_CTL_89_DATA  ); 
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_90__SFR_OFFS,  DDRSS_CTL_90_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_91__SFR_OFFS,  DDRSS_CTL_91_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_92__SFR_OFFS,  DDRSS_CTL_92_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_93__SFR_OFFS,  DDRSS_CTL_93_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_94__SFR_OFFS,  DDRSS_CTL_94_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_95__SFR_OFFS,  DDRSS_CTL_95_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_96__SFR_OFFS,  DDRSS_CTL_96_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_97__SFR_OFFS,  DDRSS_CTL_97_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_98__SFR_OFFS,  DDRSS_CTL_98_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_99__SFR_OFFS,  DDRSS_CTL_99_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_100__SFR_OFFS, DDRSS_CTL_100_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_101__SFR_OFFS, DDRSS_CTL_101_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_102__SFR_OFFS, DDRSS_CTL_102_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_103__SFR_OFFS, DDRSS_CTL_103_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_104__SFR_OFFS, DDRSS_CTL_104_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_105__SFR_OFFS, DDRSS_CTL_105_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_106__SFR_OFFS, DDRSS_CTL_106_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_107__SFR_OFFS, DDRSS_CTL_107_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_108__SFR_OFFS, DDRSS_CTL_108_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_109__SFR_OFFS, DDRSS_CTL_109_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_110__SFR_OFFS, DDRSS_CTL_110_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_111__SFR_OFFS, DDRSS_CTL_111_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_112__SFR_OFFS, DDRSS_CTL_112_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_113__SFR_OFFS, DDRSS_CTL_113_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_114__SFR_OFFS, DDRSS_CTL_114_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_115__SFR_OFFS, DDRSS_CTL_115_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_116__SFR_OFFS, DDRSS_CTL_116_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_117__SFR_OFFS, DDRSS_CTL_117_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_118__SFR_OFFS, DDRSS_CTL_118_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_119__SFR_OFFS, DDRSS_CTL_119_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_120__SFR_OFFS, DDRSS_CTL_120_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_121__SFR_OFFS, DDRSS_CTL_121_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_122__SFR_OFFS, DDRSS_CTL_122_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_123__SFR_OFFS, DDRSS_CTL_123_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_124__SFR_OFFS, DDRSS_CTL_124_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_125__SFR_OFFS, DDRSS_CTL_125_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_126__SFR_OFFS, DDRSS_CTL_126_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_127__SFR_OFFS, DDRSS_CTL_127_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_128__SFR_OFFS, DDRSS_CTL_128_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_129__SFR_OFFS, DDRSS_CTL_129_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_130__SFR_OFFS, DDRSS_CTL_130_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_131__SFR_OFFS, DDRSS_CTL_131_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_132__SFR_OFFS, DDRSS_CTL_132_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_133__SFR_OFFS, DDRSS_CTL_133_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_134__SFR_OFFS, DDRSS_CTL_134_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_135__SFR_OFFS, DDRSS_CTL_135_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_136__SFR_OFFS, DDRSS_CTL_136_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_137__SFR_OFFS, DDRSS_CTL_137_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_138__SFR_OFFS, DDRSS_CTL_138_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_139__SFR_OFFS, DDRSS_CTL_139_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_140__SFR_OFFS, DDRSS_CTL_140_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_141__SFR_OFFS, DDRSS_CTL_141_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_142__SFR_OFFS, DDRSS_CTL_142_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_143__SFR_OFFS, DDRSS_CTL_143_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_144__SFR_OFFS, DDRSS_CTL_144_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_145__SFR_OFFS, DDRSS_CTL_145_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_146__SFR_OFFS, DDRSS_CTL_146_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_147__SFR_OFFS, DDRSS_CTL_147_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_148__SFR_OFFS, DDRSS_CTL_148_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_149__SFR_OFFS, DDRSS_CTL_149_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_150__SFR_OFFS, DDRSS_CTL_150_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_151__SFR_OFFS, DDRSS_CTL_151_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_152__SFR_OFFS, DDRSS_CTL_152_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_153__SFR_OFFS, DDRSS_CTL_153_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_154__SFR_OFFS, DDRSS_CTL_154_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_155__SFR_OFFS, DDRSS_CTL_155_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_156__SFR_OFFS, DDRSS_CTL_156_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_157__SFR_OFFS, DDRSS_CTL_157_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_158__SFR_OFFS, DDRSS_CTL_158_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_159__SFR_OFFS, DDRSS_CTL_159_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_160__SFR_OFFS, DDRSS_CTL_160_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_161__SFR_OFFS, DDRSS_CTL_161_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_162__SFR_OFFS, DDRSS_CTL_162_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_163__SFR_OFFS, DDRSS_CTL_163_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_164__SFR_OFFS, DDRSS_CTL_164_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_165__SFR_OFFS, DDRSS_CTL_165_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_166__SFR_OFFS, DDRSS_CTL_166_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_167__SFR_OFFS, DDRSS_CTL_167_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_168__SFR_OFFS, DDRSS_CTL_168_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_169__SFR_OFFS, DDRSS_CTL_169_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_170__SFR_OFFS, DDRSS_CTL_170_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_171__SFR_OFFS, DDRSS_CTL_171_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_172__SFR_OFFS, DDRSS_CTL_172_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_173__SFR_OFFS, DDRSS_CTL_173_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_174__SFR_OFFS, DDRSS_CTL_174_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_175__SFR_OFFS, DDRSS_CTL_175_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_176__SFR_OFFS, DDRSS_CTL_176_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_177__SFR_OFFS, DDRSS_CTL_177_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_178__SFR_OFFS, DDRSS_CTL_178_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_179__SFR_OFFS, DDRSS_CTL_179_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_180__SFR_OFFS, DDRSS_CTL_180_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_181__SFR_OFFS, DDRSS_CTL_181_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_182__SFR_OFFS, DDRSS_CTL_182_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_183__SFR_OFFS, DDRSS_CTL_183_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_184__SFR_OFFS, DDRSS_CTL_184_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_185__SFR_OFFS, DDRSS_CTL_185_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_186__SFR_OFFS, DDRSS_CTL_186_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_187__SFR_OFFS, DDRSS_CTL_187_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_188__SFR_OFFS, DDRSS_CTL_188_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_189__SFR_OFFS, DDRSS_CTL_189_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_190__SFR_OFFS, DDRSS_CTL_190_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_191__SFR_OFFS, DDRSS_CTL_191_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_192__SFR_OFFS, DDRSS_CTL_192_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_193__SFR_OFFS, DDRSS_CTL_193_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_194__SFR_OFFS, DDRSS_CTL_194_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_195__SFR_OFFS, DDRSS_CTL_195_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_196__SFR_OFFS, DDRSS_CTL_196_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_197__SFR_OFFS, DDRSS_CTL_197_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_198__SFR_OFFS, DDRSS_CTL_198_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_199__SFR_OFFS, DDRSS_CTL_199_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_200__SFR_OFFS, DDRSS_CTL_200_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_201__SFR_OFFS, DDRSS_CTL_201_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_202__SFR_OFFS, DDRSS_CTL_202_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_203__SFR_OFFS, DDRSS_CTL_203_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_204__SFR_OFFS, DDRSS_CTL_204_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_205__SFR_OFFS, DDRSS_CTL_205_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_206__SFR_OFFS, DDRSS_CTL_206_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_207__SFR_OFFS, DDRSS_CTL_207_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_208__SFR_OFFS, DDRSS_CTL_208_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_209__SFR_OFFS, DDRSS_CTL_209_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_210__SFR_OFFS, DDRSS_CTL_210_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_211__SFR_OFFS, DDRSS_CTL_211_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_212__SFR_OFFS, DDRSS_CTL_212_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_213__SFR_OFFS, DDRSS_CTL_213_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_214__SFR_OFFS, DDRSS_CTL_214_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_215__SFR_OFFS, DDRSS_CTL_215_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_216__SFR_OFFS, DDRSS_CTL_216_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_217__SFR_OFFS, DDRSS_CTL_217_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_218__SFR_OFFS, DDRSS_CTL_218_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_219__SFR_OFFS, DDRSS_CTL_219_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_220__SFR_OFFS, DDRSS_CTL_220_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_221__SFR_OFFS, DDRSS_CTL_221_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_222__SFR_OFFS, DDRSS_CTL_222_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_223__SFR_OFFS, DDRSS_CTL_223_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_224__SFR_OFFS, DDRSS_CTL_224_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_225__SFR_OFFS, DDRSS_CTL_225_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_226__SFR_OFFS, DDRSS_CTL_226_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_227__SFR_OFFS, DDRSS_CTL_227_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_228__SFR_OFFS, DDRSS_CTL_228_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_229__SFR_OFFS, DDRSS_CTL_229_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_230__SFR_OFFS, DDRSS_CTL_230_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_231__SFR_OFFS, DDRSS_CTL_231_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_232__SFR_OFFS, DDRSS_CTL_232_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_233__SFR_OFFS, DDRSS_CTL_233_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_234__SFR_OFFS, DDRSS_CTL_234_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_235__SFR_OFFS, DDRSS_CTL_235_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_236__SFR_OFFS, DDRSS_CTL_236_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_237__SFR_OFFS, DDRSS_CTL_237_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_238__SFR_OFFS, DDRSS_CTL_238_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_239__SFR_OFFS, DDRSS_CTL_239_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_240__SFR_OFFS, DDRSS_CTL_240_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_241__SFR_OFFS, DDRSS_CTL_241_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_242__SFR_OFFS, DDRSS_CTL_242_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_243__SFR_OFFS, DDRSS_CTL_243_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_244__SFR_OFFS, DDRSS_CTL_244_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_245__SFR_OFFS, DDRSS_CTL_245_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_246__SFR_OFFS, DDRSS_CTL_246_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_247__SFR_OFFS, DDRSS_CTL_247_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_248__SFR_OFFS, DDRSS_CTL_248_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_249__SFR_OFFS, DDRSS_CTL_249_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_250__SFR_OFFS, DDRSS_CTL_250_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_251__SFR_OFFS, DDRSS_CTL_251_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_252__SFR_OFFS, DDRSS_CTL_252_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_253__SFR_OFFS, DDRSS_CTL_253_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_254__SFR_OFFS, DDRSS_CTL_254_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_255__SFR_OFFS, DDRSS_CTL_255_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_256__SFR_OFFS, DDRSS_CTL_256_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_257__SFR_OFFS, DDRSS_CTL_257_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_258__SFR_OFFS, DDRSS_CTL_258_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_259__SFR_OFFS, DDRSS_CTL_259_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_260__SFR_OFFS, DDRSS_CTL_260_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_261__SFR_OFFS, DDRSS_CTL_261_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_262__SFR_OFFS, DDRSS_CTL_262_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_263__SFR_OFFS, DDRSS_CTL_263_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_264__SFR_OFFS, DDRSS_CTL_264_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_265__SFR_OFFS, DDRSS_CTL_265_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_266__SFR_OFFS, DDRSS_CTL_266_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_267__SFR_OFFS, DDRSS_CTL_267_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_268__SFR_OFFS, DDRSS_CTL_268_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_269__SFR_OFFS, DDRSS_CTL_269_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_270__SFR_OFFS, DDRSS_CTL_270_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_271__SFR_OFFS, DDRSS_CTL_271_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_272__SFR_OFFS, DDRSS_CTL_272_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_273__SFR_OFFS, DDRSS_CTL_273_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_274__SFR_OFFS, DDRSS_CTL_274_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_275__SFR_OFFS, DDRSS_CTL_275_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_276__SFR_OFFS, DDRSS_CTL_276_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_277__SFR_OFFS, DDRSS_CTL_277_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_278__SFR_OFFS, DDRSS_CTL_278_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_279__SFR_OFFS, DDRSS_CTL_279_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_280__SFR_OFFS, DDRSS_CTL_280_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_281__SFR_OFFS, DDRSS_CTL_281_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_282__SFR_OFFS, DDRSS_CTL_282_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_283__SFR_OFFS, DDRSS_CTL_283_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_284__SFR_OFFS, DDRSS_CTL_284_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_285__SFR_OFFS, DDRSS_CTL_285_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_286__SFR_OFFS, DDRSS_CTL_286_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_287__SFR_OFFS, DDRSS_CTL_287_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_288__SFR_OFFS, DDRSS_CTL_288_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_289__SFR_OFFS, DDRSS_CTL_289_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_290__SFR_OFFS, DDRSS_CTL_290_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_291__SFR_OFFS, DDRSS_CTL_291_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_292__SFR_OFFS, DDRSS_CTL_292_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_293__SFR_OFFS, DDRSS_CTL_293_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_294__SFR_OFFS, DDRSS_CTL_294_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_295__SFR_OFFS, DDRSS_CTL_295_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_296__SFR_OFFS, DDRSS_CTL_296_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_297__SFR_OFFS, DDRSS_CTL_297_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_298__SFR_OFFS, DDRSS_CTL_298_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_299__SFR_OFFS, DDRSS_CTL_299_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_300__SFR_OFFS, DDRSS_CTL_300_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_301__SFR_OFFS, DDRSS_CTL_301_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_302__SFR_OFFS, DDRSS_CTL_302_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_303__SFR_OFFS, DDRSS_CTL_303_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_304__SFR_OFFS, DDRSS_CTL_304_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_305__SFR_OFFS, DDRSS_CTL_305_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_306__SFR_OFFS, DDRSS_CTL_306_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_307__SFR_OFFS, DDRSS_CTL_307_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_308__SFR_OFFS, DDRSS_CTL_308_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_309__SFR_OFFS, DDRSS_CTL_309_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_310__SFR_OFFS, DDRSS_CTL_310_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_311__SFR_OFFS, DDRSS_CTL_311_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_312__SFR_OFFS, DDRSS_CTL_312_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_313__SFR_OFFS, DDRSS_CTL_313_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_314__SFR_OFFS, DDRSS_CTL_314_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_315__SFR_OFFS, DDRSS_CTL_315_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_316__SFR_OFFS, DDRSS_CTL_316_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_317__SFR_OFFS, DDRSS_CTL_317_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_318__SFR_OFFS, DDRSS_CTL_318_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_319__SFR_OFFS, DDRSS_CTL_319_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_320__SFR_OFFS, DDRSS_CTL_320_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_321__SFR_OFFS, DDRSS_CTL_321_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_322__SFR_OFFS, DDRSS_CTL_322_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_323__SFR_OFFS, DDRSS_CTL_323_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_324__SFR_OFFS, DDRSS_CTL_324_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_325__SFR_OFFS, DDRSS_CTL_325_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_326__SFR_OFFS, DDRSS_CTL_326_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_327__SFR_OFFS, DDRSS_CTL_327_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_328__SFR_OFFS, DDRSS_CTL_328_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_329__SFR_OFFS, DDRSS_CTL_329_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_330__SFR_OFFS, DDRSS_CTL_330_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_331__SFR_OFFS, DDRSS_CTL_331_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_332__SFR_OFFS, DDRSS_CTL_332_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_333__SFR_OFFS, DDRSS_CTL_333_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_334__SFR_OFFS, DDRSS_CTL_334_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_335__SFR_OFFS, DDRSS_CTL_335_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_336__SFR_OFFS, DDRSS_CTL_336_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_337__SFR_OFFS, DDRSS_CTL_337_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_338__SFR_OFFS, DDRSS_CTL_338_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_339__SFR_OFFS, DDRSS_CTL_339_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_340__SFR_OFFS, DDRSS_CTL_340_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_341__SFR_OFFS, DDRSS_CTL_341_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_342__SFR_OFFS, DDRSS_CTL_342_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_343__SFR_OFFS, DDRSS_CTL_343_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_344__SFR_OFFS, DDRSS_CTL_344_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_345__SFR_OFFS, DDRSS_CTL_345_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_346__SFR_OFFS, DDRSS_CTL_346_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_347__SFR_OFFS, DDRSS_CTL_347_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_348__SFR_OFFS, DDRSS_CTL_348_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_349__SFR_OFFS, DDRSS_CTL_349_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_350__SFR_OFFS, DDRSS_CTL_350_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_351__SFR_OFFS, DDRSS_CTL_351_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_352__SFR_OFFS, DDRSS_CTL_352_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_353__SFR_OFFS, DDRSS_CTL_353_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_354__SFR_OFFS, DDRSS_CTL_354_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_355__SFR_OFFS, DDRSS_CTL_355_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_356__SFR_OFFS, DDRSS_CTL_356_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_357__SFR_OFFS, DDRSS_CTL_357_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_358__SFR_OFFS, DDRSS_CTL_358_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_359__SFR_OFFS, DDRSS_CTL_359_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_360__SFR_OFFS, DDRSS_CTL_360_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_361__SFR_OFFS, DDRSS_CTL_361_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_362__SFR_OFFS, DDRSS_CTL_362_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_363__SFR_OFFS, DDRSS_CTL_363_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_364__SFR_OFFS, DDRSS_CTL_364_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_365__SFR_OFFS, DDRSS_CTL_365_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_366__SFR_OFFS, DDRSS_CTL_366_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_367__SFR_OFFS, DDRSS_CTL_367_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_368__SFR_OFFS, DDRSS_CTL_368_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_369__SFR_OFFS, DDRSS_CTL_369_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_370__SFR_OFFS, DDRSS_CTL_370_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_371__SFR_OFFS, DDRSS_CTL_371_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_372__SFR_OFFS, DDRSS_CTL_372_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_373__SFR_OFFS, DDRSS_CTL_373_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_374__SFR_OFFS, DDRSS_CTL_374_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_375__SFR_OFFS, DDRSS_CTL_375_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_376__SFR_OFFS, DDRSS_CTL_376_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_377__SFR_OFFS, DDRSS_CTL_377_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_378__SFR_OFFS, DDRSS_CTL_378_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_379__SFR_OFFS, DDRSS_CTL_379_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_380__SFR_OFFS, DDRSS_CTL_380_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_381__SFR_OFFS, DDRSS_CTL_381_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_382__SFR_OFFS, DDRSS_CTL_382_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_383__SFR_OFFS, DDRSS_CTL_383_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_384__SFR_OFFS, DDRSS_CTL_384_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_385__SFR_OFFS, DDRSS_CTL_385_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_386__SFR_OFFS, DDRSS_CTL_386_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_387__SFR_OFFS, DDRSS_CTL_387_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_388__SFR_OFFS, DDRSS_CTL_388_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_389__SFR_OFFS, DDRSS_CTL_389_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_390__SFR_OFFS, DDRSS_CTL_390_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_391__SFR_OFFS, DDRSS_CTL_391_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_392__SFR_OFFS, DDRSS_CTL_392_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_393__SFR_OFFS, DDRSS_CTL_393_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_394__SFR_OFFS, DDRSS_CTL_394_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_395__SFR_OFFS, DDRSS_CTL_395_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_396__SFR_OFFS, DDRSS_CTL_396_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_397__SFR_OFFS, DDRSS_CTL_397_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_398__SFR_OFFS, DDRSS_CTL_398_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_399__SFR_OFFS, DDRSS_CTL_399_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_400__SFR_OFFS, DDRSS_CTL_400_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_401__SFR_OFFS, DDRSS_CTL_401_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_402__SFR_OFFS, DDRSS_CTL_402_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_403__SFR_OFFS, DDRSS_CTL_403_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_404__SFR_OFFS, DDRSS_CTL_404_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_405__SFR_OFFS, DDRSS_CTL_405_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_406__SFR_OFFS, DDRSS_CTL_406_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_407__SFR_OFFS, DDRSS_CTL_407_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_408__SFR_OFFS, DDRSS_CTL_408_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_409__SFR_OFFS, DDRSS_CTL_409_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_410__SFR_OFFS, DDRSS_CTL_410_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_411__SFR_OFFS, DDRSS_CTL_411_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_412__SFR_OFFS, DDRSS_CTL_412_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_413__SFR_OFFS, DDRSS_CTL_413_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_414__SFR_OFFS, DDRSS_CTL_414_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_415__SFR_OFFS, DDRSS_CTL_415_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_416__SFR_OFFS, DDRSS_CTL_416_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_417__SFR_OFFS, DDRSS_CTL_417_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_418__SFR_OFFS, DDRSS_CTL_418_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_419__SFR_OFFS, DDRSS_CTL_419_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_420__SFR_OFFS, DDRSS_CTL_420_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_421__SFR_OFFS, DDRSS_CTL_421_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_422__SFR_OFFS, DDRSS_CTL_422_DATA );

	printf("--->>> DDR controller programming completed... <<<---\n");    
		   
//Program the PI module
   printf("--->>> DDR PI programming in progress.. <<<---\n");    
                 
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_0__SFR_OFFS,   DDRSS_PI_0_DATA   );    
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_1__SFR_OFFS,   DDRSS_PI_1_DATA	);
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_2__SFR_OFFS,	DDRSS_PI_2_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_3__SFR_OFFS,	DDRSS_PI_3_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_4__SFR_OFFS,	DDRSS_PI_4_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_5__SFR_OFFS,	DDRSS_PI_5_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_6__SFR_OFFS,	DDRSS_PI_6_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_7__SFR_OFFS,	DDRSS_PI_7_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_8__SFR_OFFS,	DDRSS_PI_8_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_9__SFR_OFFS,	DDRSS_PI_9_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_10__SFR_OFFS,	DDRSS_PI_10_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_11__SFR_OFFS,	DDRSS_PI_11_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_12__SFR_OFFS,	DDRSS_PI_12_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_13__SFR_OFFS,	DDRSS_PI_13_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_14__SFR_OFFS,	DDRSS_PI_14_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_15__SFR_OFFS,	DDRSS_PI_15_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_16__SFR_OFFS,	DDRSS_PI_16_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_17__SFR_OFFS,	DDRSS_PI_17_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_18__SFR_OFFS,	DDRSS_PI_18_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_19__SFR_OFFS,	DDRSS_PI_19_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_20__SFR_OFFS,	DDRSS_PI_20_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_21__SFR_OFFS,	DDRSS_PI_21_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_22__SFR_OFFS,	DDRSS_PI_22_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_23__SFR_OFFS,	DDRSS_PI_23_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_24__SFR_OFFS,	DDRSS_PI_24_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_25__SFR_OFFS,	DDRSS_PI_25_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_26__SFR_OFFS,	DDRSS_PI_26_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_27__SFR_OFFS,	DDRSS_PI_27_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_28__SFR_OFFS,	DDRSS_PI_28_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_29__SFR_OFFS,	DDRSS_PI_29_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_30__SFR_OFFS,	DDRSS_PI_30_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_31__SFR_OFFS,	DDRSS_PI_31_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_32__SFR_OFFS,	DDRSS_PI_32_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_33__SFR_OFFS,	DDRSS_PI_33_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_34__SFR_OFFS,	DDRSS_PI_34_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_35__SFR_OFFS,	DDRSS_PI_35_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_36__SFR_OFFS,	DDRSS_PI_36_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_37__SFR_OFFS,	DDRSS_PI_37_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_38__SFR_OFFS,	DDRSS_PI_38_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_39__SFR_OFFS,	DDRSS_PI_39_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_40__SFR_OFFS,	DDRSS_PI_40_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_41__SFR_OFFS,	DDRSS_PI_41_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_42__SFR_OFFS,	DDRSS_PI_42_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_43__SFR_OFFS,	DDRSS_PI_43_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_44__SFR_OFFS,	DDRSS_PI_44_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_45__SFR_OFFS,	DDRSS_PI_45_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_46__SFR_OFFS,	DDRSS_PI_46_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_47__SFR_OFFS,	DDRSS_PI_47_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_48__SFR_OFFS,	DDRSS_PI_48_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_49__SFR_OFFS,	DDRSS_PI_49_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_50__SFR_OFFS,	DDRSS_PI_50_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_51__SFR_OFFS,	DDRSS_PI_51_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_52__SFR_OFFS,	DDRSS_PI_52_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_53__SFR_OFFS,	DDRSS_PI_53_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_54__SFR_OFFS,	DDRSS_PI_54_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_55__SFR_OFFS,	DDRSS_PI_55_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_56__SFR_OFFS,	DDRSS_PI_56_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_57__SFR_OFFS,	DDRSS_PI_57_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_58__SFR_OFFS,	DDRSS_PI_58_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_59__SFR_OFFS,	DDRSS_PI_59_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_60__SFR_OFFS,	DDRSS_PI_60_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_61__SFR_OFFS,	DDRSS_PI_61_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_62__SFR_OFFS,	DDRSS_PI_62_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_63__SFR_OFFS,	DDRSS_PI_63_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_64__SFR_OFFS,	DDRSS_PI_64_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_65__SFR_OFFS,	DDRSS_PI_65_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_66__SFR_OFFS,	DDRSS_PI_66_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_67__SFR_OFFS,	DDRSS_PI_67_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_68__SFR_OFFS,	DDRSS_PI_68_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_69__SFR_OFFS,	DDRSS_PI_69_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_70__SFR_OFFS,	DDRSS_PI_70_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_71__SFR_OFFS,	DDRSS_PI_71_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_72__SFR_OFFS,	DDRSS_PI_72_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_73__SFR_OFFS,	DDRSS_PI_73_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_74__SFR_OFFS,	DDRSS_PI_74_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_75__SFR_OFFS,	DDRSS_PI_75_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_76__SFR_OFFS,	DDRSS_PI_76_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_77__SFR_OFFS,	DDRSS_PI_77_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_78__SFR_OFFS,	DDRSS_PI_78_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_79__SFR_OFFS,	DDRSS_PI_79_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_80__SFR_OFFS,	DDRSS_PI_80_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_81__SFR_OFFS,	DDRSS_PI_81_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_82__SFR_OFFS,	DDRSS_PI_82_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_83__SFR_OFFS,	DDRSS_PI_83_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_84__SFR_OFFS,	DDRSS_PI_84_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_85__SFR_OFFS,	DDRSS_PI_85_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_86__SFR_OFFS,	DDRSS_PI_86_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_87__SFR_OFFS,	DDRSS_PI_87_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_88__SFR_OFFS,	DDRSS_PI_88_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_89__SFR_OFFS,	DDRSS_PI_89_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_90__SFR_OFFS,	DDRSS_PI_90_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_91__SFR_OFFS,	DDRSS_PI_91_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_92__SFR_OFFS,	DDRSS_PI_92_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_93__SFR_OFFS,	DDRSS_PI_93_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_94__SFR_OFFS,	DDRSS_PI_94_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_95__SFR_OFFS,	DDRSS_PI_95_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_96__SFR_OFFS,	DDRSS_PI_96_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_97__SFR_OFFS,	DDRSS_PI_97_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_98__SFR_OFFS,	DDRSS_PI_98_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_99__SFR_OFFS,	DDRSS_PI_99_DATA   );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_100__SFR_OFFS,	DDRSS_PI_100_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_101__SFR_OFFS,	DDRSS_PI_101_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_102__SFR_OFFS,	DDRSS_PI_102_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_103__SFR_OFFS,	DDRSS_PI_103_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_104__SFR_OFFS,	DDRSS_PI_104_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_105__SFR_OFFS,	DDRSS_PI_105_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_106__SFR_OFFS,	DDRSS_PI_106_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_107__SFR_OFFS,	DDRSS_PI_107_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_108__SFR_OFFS,	DDRSS_PI_108_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_109__SFR_OFFS,	DDRSS_PI_109_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_110__SFR_OFFS,	DDRSS_PI_110_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_111__SFR_OFFS,	DDRSS_PI_111_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_112__SFR_OFFS,	DDRSS_PI_112_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_113__SFR_OFFS,	DDRSS_PI_113_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_114__SFR_OFFS,	DDRSS_PI_114_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_115__SFR_OFFS,	DDRSS_PI_115_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_116__SFR_OFFS,	DDRSS_PI_116_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_117__SFR_OFFS,	DDRSS_PI_117_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_118__SFR_OFFS,	DDRSS_PI_118_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_119__SFR_OFFS,	DDRSS_PI_119_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_120__SFR_OFFS,	DDRSS_PI_120_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_121__SFR_OFFS,	DDRSS_PI_121_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_122__SFR_OFFS,	DDRSS_PI_122_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_123__SFR_OFFS,	DDRSS_PI_123_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_124__SFR_OFFS,	DDRSS_PI_124_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_125__SFR_OFFS,	DDRSS_PI_125_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_126__SFR_OFFS,	DDRSS_PI_126_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_127__SFR_OFFS,	DDRSS_PI_127_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_128__SFR_OFFS,	DDRSS_PI_128_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_129__SFR_OFFS,	DDRSS_PI_129_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_130__SFR_OFFS,	DDRSS_PI_130_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_131__SFR_OFFS,	DDRSS_PI_131_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_132__SFR_OFFS,	DDRSS_PI_132_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_133__SFR_OFFS,	DDRSS_PI_133_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_134__SFR_OFFS,	DDRSS_PI_134_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_135__SFR_OFFS,	DDRSS_PI_135_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_136__SFR_OFFS,	DDRSS_PI_136_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_137__SFR_OFFS,	DDRSS_PI_137_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_138__SFR_OFFS,	DDRSS_PI_138_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_139__SFR_OFFS,	DDRSS_PI_139_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_140__SFR_OFFS,	DDRSS_PI_140_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_141__SFR_OFFS,	DDRSS_PI_141_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_142__SFR_OFFS,	DDRSS_PI_142_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_143__SFR_OFFS,	DDRSS_PI_143_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_144__SFR_OFFS,	DDRSS_PI_144_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_145__SFR_OFFS,	DDRSS_PI_145_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_146__SFR_OFFS,	DDRSS_PI_146_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_147__SFR_OFFS,	DDRSS_PI_147_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_148__SFR_OFFS,	DDRSS_PI_148_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_149__SFR_OFFS,	DDRSS_PI_149_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_150__SFR_OFFS,	DDRSS_PI_150_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_151__SFR_OFFS,	DDRSS_PI_151_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_152__SFR_OFFS,	DDRSS_PI_152_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_153__SFR_OFFS,	DDRSS_PI_153_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_154__SFR_OFFS,	DDRSS_PI_154_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_155__SFR_OFFS,	DDRSS_PI_155_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_156__SFR_OFFS,	DDRSS_PI_156_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_157__SFR_OFFS,	DDRSS_PI_157_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_158__SFR_OFFS,	DDRSS_PI_158_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_159__SFR_OFFS,	DDRSS_PI_159_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_160__SFR_OFFS,	DDRSS_PI_160_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_161__SFR_OFFS,	DDRSS_PI_161_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_162__SFR_OFFS,	DDRSS_PI_162_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_163__SFR_OFFS,	DDRSS_PI_163_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_164__SFR_OFFS,	DDRSS_PI_164_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_165__SFR_OFFS,	DDRSS_PI_165_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_166__SFR_OFFS,	DDRSS_PI_166_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_167__SFR_OFFS,	DDRSS_PI_167_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_168__SFR_OFFS,	DDRSS_PI_168_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_169__SFR_OFFS,	DDRSS_PI_169_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_170__SFR_OFFS,	DDRSS_PI_170_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_171__SFR_OFFS,	DDRSS_PI_171_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_172__SFR_OFFS,	DDRSS_PI_172_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_173__SFR_OFFS,	DDRSS_PI_173_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_174__SFR_OFFS,	DDRSS_PI_174_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_175__SFR_OFFS,	DDRSS_PI_175_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_176__SFR_OFFS,	DDRSS_PI_176_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_177__SFR_OFFS,	DDRSS_PI_177_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_178__SFR_OFFS,	DDRSS_PI_178_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_179__SFR_OFFS,	DDRSS_PI_179_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_180__SFR_OFFS,	DDRSS_PI_180_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_181__SFR_OFFS,	DDRSS_PI_181_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_182__SFR_OFFS,	DDRSS_PI_182_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_183__SFR_OFFS,	DDRSS_PI_183_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_184__SFR_OFFS,	DDRSS_PI_184_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_185__SFR_OFFS,	DDRSS_PI_185_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_186__SFR_OFFS,	DDRSS_PI_186_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_187__SFR_OFFS,	DDRSS_PI_187_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_188__SFR_OFFS,	DDRSS_PI_188_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_189__SFR_OFFS,	DDRSS_PI_189_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_190__SFR_OFFS,	DDRSS_PI_190_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_191__SFR_OFFS,	DDRSS_PI_191_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_192__SFR_OFFS,	DDRSS_PI_192_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_193__SFR_OFFS,	DDRSS_PI_193_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_194__SFR_OFFS,	DDRSS_PI_194_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_195__SFR_OFFS,	DDRSS_PI_195_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_196__SFR_OFFS,	DDRSS_PI_196_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_197__SFR_OFFS,	DDRSS_PI_197_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_198__SFR_OFFS,	DDRSS_PI_198_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_199__SFR_OFFS,	DDRSS_PI_199_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_200__SFR_OFFS,	DDRSS_PI_200_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_201__SFR_OFFS,	DDRSS_PI_201_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_202__SFR_OFFS,	DDRSS_PI_202_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_203__SFR_OFFS,	DDRSS_PI_203_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_204__SFR_OFFS,	DDRSS_PI_204_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_205__SFR_OFFS,	DDRSS_PI_205_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_206__SFR_OFFS,	DDRSS_PI_206_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_207__SFR_OFFS,	DDRSS_PI_207_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_208__SFR_OFFS,	DDRSS_PI_208_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_209__SFR_OFFS,	DDRSS_PI_209_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_210__SFR_OFFS,	DDRSS_PI_210_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_211__SFR_OFFS,	DDRSS_PI_211_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_212__SFR_OFFS,	DDRSS_PI_212_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_213__SFR_OFFS,	DDRSS_PI_213_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_214__SFR_OFFS,	DDRSS_PI_214_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_215__SFR_OFFS,	DDRSS_PI_215_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_216__SFR_OFFS,	DDRSS_PI_216_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_217__SFR_OFFS,	DDRSS_PI_217_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_218__SFR_OFFS,	DDRSS_PI_218_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_219__SFR_OFFS,	DDRSS_PI_219_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_220__SFR_OFFS,	DDRSS_PI_220_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_221__SFR_OFFS,	DDRSS_PI_221_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_222__SFR_OFFS,	DDRSS_PI_222_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_223__SFR_OFFS,	DDRSS_PI_223_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_224__SFR_OFFS,	DDRSS_PI_224_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_225__SFR_OFFS,	DDRSS_PI_225_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_226__SFR_OFFS,	DDRSS_PI_226_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_227__SFR_OFFS,	DDRSS_PI_227_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_228__SFR_OFFS,	DDRSS_PI_228_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_229__SFR_OFFS,	DDRSS_PI_229_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_230__SFR_OFFS,	DDRSS_PI_230_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_231__SFR_OFFS,	DDRSS_PI_231_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_232__SFR_OFFS,	DDRSS_PI_232_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_233__SFR_OFFS,	DDRSS_PI_233_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_234__SFR_OFFS,	DDRSS_PI_234_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_235__SFR_OFFS,	DDRSS_PI_235_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_236__SFR_OFFS,	DDRSS_PI_236_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_237__SFR_OFFS,	DDRSS_PI_237_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_238__SFR_OFFS,	DDRSS_PI_238_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_239__SFR_OFFS,	DDRSS_PI_239_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_240__SFR_OFFS,	DDRSS_PI_240_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_241__SFR_OFFS,	DDRSS_PI_241_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_242__SFR_OFFS,	DDRSS_PI_242_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_243__SFR_OFFS,	DDRSS_PI_243_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_244__SFR_OFFS,	DDRSS_PI_244_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_245__SFR_OFFS,	DDRSS_PI_245_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_246__SFR_OFFS,	DDRSS_PI_246_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_247__SFR_OFFS,	DDRSS_PI_247_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_248__SFR_OFFS,	DDRSS_PI_248_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_249__SFR_OFFS,	DDRSS_PI_249_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_250__SFR_OFFS,	DDRSS_PI_250_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_251__SFR_OFFS,	DDRSS_PI_251_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_252__SFR_OFFS,	DDRSS_PI_252_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_253__SFR_OFFS,	DDRSS_PI_253_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_254__SFR_OFFS,	DDRSS_PI_254_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_255__SFR_OFFS,	DDRSS_PI_255_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_256__SFR_OFFS,	DDRSS_PI_256_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_257__SFR_OFFS,	DDRSS_PI_257_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_258__SFR_OFFS,	DDRSS_PI_258_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_259__SFR_OFFS,	DDRSS_PI_259_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_260__SFR_OFFS,	DDRSS_PI_260_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_261__SFR_OFFS,	DDRSS_PI_261_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_262__SFR_OFFS,	DDRSS_PI_262_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_263__SFR_OFFS,	DDRSS_PI_263_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_264__SFR_OFFS,	DDRSS_PI_264_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_265__SFR_OFFS,	DDRSS_PI_265_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_266__SFR_OFFS,	DDRSS_PI_266_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_267__SFR_OFFS,	DDRSS_PI_267_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_268__SFR_OFFS,	DDRSS_PI_268_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_269__SFR_OFFS,	DDRSS_PI_269_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_270__SFR_OFFS,	DDRSS_PI_270_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_271__SFR_OFFS,	DDRSS_PI_271_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_272__SFR_OFFS,	DDRSS_PI_272_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_273__SFR_OFFS,	DDRSS_PI_273_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_274__SFR_OFFS,	DDRSS_PI_274_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_275__SFR_OFFS,	DDRSS_PI_275_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_276__SFR_OFFS,	DDRSS_PI_276_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_277__SFR_OFFS,	DDRSS_PI_277_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_278__SFR_OFFS,	DDRSS_PI_278_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_279__SFR_OFFS,	DDRSS_PI_279_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_280__SFR_OFFS,	DDRSS_PI_280_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_281__SFR_OFFS,	DDRSS_PI_281_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_282__SFR_OFFS,	DDRSS_PI_282_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_283__SFR_OFFS,	DDRSS_PI_283_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_284__SFR_OFFS,	DDRSS_PI_284_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_285__SFR_OFFS,	DDRSS_PI_285_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_286__SFR_OFFS,	DDRSS_PI_286_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_287__SFR_OFFS,	DDRSS_PI_287_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_288__SFR_OFFS,	DDRSS_PI_288_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_289__SFR_OFFS,	DDRSS_PI_289_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_290__SFR_OFFS,	DDRSS_PI_290_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_291__SFR_OFFS,	DDRSS_PI_291_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_292__SFR_OFFS,	DDRSS_PI_292_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_293__SFR_OFFS,	DDRSS_PI_293_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_294__SFR_OFFS,	DDRSS_PI_294_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_295__SFR_OFFS,	DDRSS_PI_295_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_296__SFR_OFFS,	DDRSS_PI_296_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_297__SFR_OFFS,	DDRSS_PI_297_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_298__SFR_OFFS,	DDRSS_PI_298_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_299__SFR_OFFS,	DDRSS_PI_299_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_300__SFR_OFFS, DDRSS_PI_300_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_301__SFR_OFFS, DDRSS_PI_301_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_302__SFR_OFFS, DDRSS_PI_302_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_303__SFR_OFFS, DDRSS_PI_303_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_304__SFR_OFFS, DDRSS_PI_304_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_305__SFR_OFFS, DDRSS_PI_305_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_306__SFR_OFFS, DDRSS_PI_306_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_307__SFR_OFFS, DDRSS_PI_307_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_308__SFR_OFFS, DDRSS_PI_308_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_309__SFR_OFFS, DDRSS_PI_309_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_310__SFR_OFFS, DDRSS_PI_310_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_311__SFR_OFFS, DDRSS_PI_311_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_312__SFR_OFFS, DDRSS_PI_312_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_313__SFR_OFFS, DDRSS_PI_313_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_314__SFR_OFFS, DDRSS_PI_314_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_315__SFR_OFFS, DDRSS_PI_315_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_316__SFR_OFFS, DDRSS_PI_316_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_317__SFR_OFFS, DDRSS_PI_317_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_318__SFR_OFFS, DDRSS_PI_318_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_319__SFR_OFFS, DDRSS_PI_319_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_320__SFR_OFFS, DDRSS_PI_320_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_321__SFR_OFFS, DDRSS_PI_321_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_322__SFR_OFFS, DDRSS_PI_322_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_323__SFR_OFFS, DDRSS_PI_323_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_324__SFR_OFFS, DDRSS_PI_324_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_325__SFR_OFFS, DDRSS_PI_325_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_326__SFR_OFFS, DDRSS_PI_326_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_327__SFR_OFFS, DDRSS_PI_327_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_328__SFR_OFFS, DDRSS_PI_328_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_329__SFR_OFFS, DDRSS_PI_329_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_330__SFR_OFFS, DDRSS_PI_330_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_331__SFR_OFFS, DDRSS_PI_331_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_332__SFR_OFFS, DDRSS_PI_332_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_333__SFR_OFFS, DDRSS_PI_333_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_334__SFR_OFFS, DDRSS_PI_334_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_335__SFR_OFFS, DDRSS_PI_335_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_336__SFR_OFFS, DDRSS_PI_336_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_337__SFR_OFFS, DDRSS_PI_337_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_338__SFR_OFFS, DDRSS_PI_338_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_339__SFR_OFFS, DDRSS_PI_339_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_340__SFR_OFFS, DDRSS_PI_340_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_341__SFR_OFFS, DDRSS_PI_341_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_342__SFR_OFFS, DDRSS_PI_342_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_343__SFR_OFFS, DDRSS_PI_343_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_344__SFR_OFFS, DDRSS_PI_344_DATA  );
    printf("--->>> DDR PI programming completed... <<<---\n");    
 
    //Program the data slice 0            
	printf("--->>> DDR PHY Data Slice 0 programming in progress.. <<<---\n");    
 
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_0__SFR_OFFS,   	DDRSS_PHY_0_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_1__SFR_OFFS,   	DDRSS_PHY_1_DATA	);
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_2__SFR_OFFS,		DDRSS_PHY_2_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_3__SFR_OFFS,		DDRSS_PHY_3_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_4__SFR_OFFS,		DDRSS_PHY_4_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_5__SFR_OFFS,		DDRSS_PHY_5_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_6__SFR_OFFS,		DDRSS_PHY_6_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_7__SFR_OFFS,		DDRSS_PHY_7_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_8__SFR_OFFS,		DDRSS_PHY_8_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_9__SFR_OFFS,		DDRSS_PHY_9_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_10__SFR_OFFS,	DDRSS_PHY_10_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_11__SFR_OFFS,	DDRSS_PHY_11_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_12__SFR_OFFS,	DDRSS_PHY_12_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_13__SFR_OFFS,	DDRSS_PHY_13_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_14__SFR_OFFS,	DDRSS_PHY_14_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_15__SFR_OFFS,	DDRSS_PHY_15_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_16__SFR_OFFS,	DDRSS_PHY_16_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_17__SFR_OFFS,	DDRSS_PHY_17_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_18__SFR_OFFS,	DDRSS_PHY_18_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_19__SFR_OFFS,	DDRSS_PHY_19_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_20__SFR_OFFS,	DDRSS_PHY_20_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_21__SFR_OFFS,	DDRSS_PHY_21_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_22__SFR_OFFS,	DDRSS_PHY_22_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_23__SFR_OFFS,	DDRSS_PHY_23_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_24__SFR_OFFS,	DDRSS_PHY_24_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_25__SFR_OFFS,	DDRSS_PHY_25_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_26__SFR_OFFS,	DDRSS_PHY_26_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_27__SFR_OFFS,	DDRSS_PHY_27_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_28__SFR_OFFS,	DDRSS_PHY_28_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_29__SFR_OFFS,	DDRSS_PHY_29_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_30__SFR_OFFS,	DDRSS_PHY_30_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_31__SFR_OFFS,	DDRSS_PHY_31_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_32__SFR_OFFS,	DDRSS_PHY_32_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_33__SFR_OFFS,	DDRSS_PHY_33_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_34__SFR_OFFS,	DDRSS_PHY_34_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_35__SFR_OFFS,	DDRSS_PHY_35_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_36__SFR_OFFS,	DDRSS_PHY_36_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_37__SFR_OFFS,	DDRSS_PHY_37_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_38__SFR_OFFS,	DDRSS_PHY_38_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_39__SFR_OFFS,	DDRSS_PHY_39_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_40__SFR_OFFS,	DDRSS_PHY_40_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_41__SFR_OFFS,	DDRSS_PHY_41_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_42__SFR_OFFS,	DDRSS_PHY_42_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_43__SFR_OFFS,	DDRSS_PHY_43_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_44__SFR_OFFS,	DDRSS_PHY_44_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_45__SFR_OFFS,	DDRSS_PHY_45_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_46__SFR_OFFS,	DDRSS_PHY_46_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_47__SFR_OFFS,	DDRSS_PHY_47_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_48__SFR_OFFS,	DDRSS_PHY_48_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_49__SFR_OFFS,	DDRSS_PHY_49_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_50__SFR_OFFS,	DDRSS_PHY_50_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_51__SFR_OFFS,	DDRSS_PHY_51_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_52__SFR_OFFS,	DDRSS_PHY_52_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_53__SFR_OFFS,	DDRSS_PHY_53_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_54__SFR_OFFS,	DDRSS_PHY_54_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_55__SFR_OFFS,	DDRSS_PHY_55_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_56__SFR_OFFS,	DDRSS_PHY_56_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_57__SFR_OFFS,	DDRSS_PHY_57_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_58__SFR_OFFS,	DDRSS_PHY_58_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_59__SFR_OFFS,	DDRSS_PHY_59_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_60__SFR_OFFS,	DDRSS_PHY_60_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_61__SFR_OFFS,	DDRSS_PHY_61_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_62__SFR_OFFS,	DDRSS_PHY_62_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_63__SFR_OFFS,	DDRSS_PHY_63_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_64__SFR_OFFS,	DDRSS_PHY_64_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_65__SFR_OFFS,	DDRSS_PHY_65_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_66__SFR_OFFS,	DDRSS_PHY_66_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_67__SFR_OFFS,	DDRSS_PHY_67_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_68__SFR_OFFS,	DDRSS_PHY_68_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_69__SFR_OFFS,	DDRSS_PHY_69_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_70__SFR_OFFS,	DDRSS_PHY_70_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_71__SFR_OFFS,	DDRSS_PHY_71_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_72__SFR_OFFS,	DDRSS_PHY_72_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_73__SFR_OFFS,	DDRSS_PHY_73_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_74__SFR_OFFS,	DDRSS_PHY_74_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_75__SFR_OFFS,	DDRSS_PHY_75_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_76__SFR_OFFS,	DDRSS_PHY_76_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_77__SFR_OFFS,	DDRSS_PHY_77_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_78__SFR_OFFS,	DDRSS_PHY_78_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_79__SFR_OFFS,	DDRSS_PHY_79_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_80__SFR_OFFS,	DDRSS_PHY_80_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_81__SFR_OFFS,	DDRSS_PHY_81_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_82__SFR_OFFS,	DDRSS_PHY_82_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_83__SFR_OFFS,	DDRSS_PHY_83_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_84__SFR_OFFS,	DDRSS_PHY_84_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_85__SFR_OFFS,	DDRSS_PHY_85_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_86__SFR_OFFS,	DDRSS_PHY_86_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_87__SFR_OFFS,	DDRSS_PHY_87_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_88__SFR_OFFS,	DDRSS_PHY_88_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_89__SFR_OFFS,	DDRSS_PHY_89_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_90__SFR_OFFS,	DDRSS_PHY_90_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_91__SFR_OFFS,	DDRSS_PHY_91_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_92__SFR_OFFS,	DDRSS_PHY_92_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_93__SFR_OFFS,	DDRSS_PHY_93_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_94__SFR_OFFS,	DDRSS_PHY_94_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_95__SFR_OFFS,	DDRSS_PHY_95_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_96__SFR_OFFS,	DDRSS_PHY_96_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_97__SFR_OFFS,	DDRSS_PHY_97_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_98__SFR_OFFS,	DDRSS_PHY_98_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_99__SFR_OFFS,	DDRSS_PHY_99_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_100__SFR_OFFS,  DDRSS_PHY_100_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_101__SFR_OFFS,  DDRSS_PHY_101_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_102__SFR_OFFS,  DDRSS_PHY_102_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_103__SFR_OFFS,  DDRSS_PHY_103_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_104__SFR_OFFS,  DDRSS_PHY_104_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_105__SFR_OFFS,  DDRSS_PHY_105_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_106__SFR_OFFS,  DDRSS_PHY_106_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_107__SFR_OFFS,  DDRSS_PHY_107_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_108__SFR_OFFS,  DDRSS_PHY_108_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_109__SFR_OFFS,  DDRSS_PHY_109_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_110__SFR_OFFS,  DDRSS_PHY_110_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_111__SFR_OFFS,  DDRSS_PHY_111_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_112__SFR_OFFS,  DDRSS_PHY_112_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_113__SFR_OFFS,  DDRSS_PHY_113_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_114__SFR_OFFS,  DDRSS_PHY_114_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_115__SFR_OFFS,  DDRSS_PHY_115_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_116__SFR_OFFS,  DDRSS_PHY_116_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_117__SFR_OFFS,  DDRSS_PHY_117_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_118__SFR_OFFS,  DDRSS_PHY_118_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_119__SFR_OFFS,  DDRSS_PHY_119_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_120__SFR_OFFS,  DDRSS_PHY_120_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_121__SFR_OFFS,  DDRSS_PHY_121_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_122__SFR_OFFS,  DDRSS_PHY_122_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_123__SFR_OFFS,  DDRSS_PHY_123_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_124__SFR_OFFS,  DDRSS_PHY_124_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_125__SFR_OFFS,  DDRSS_PHY_125_DATA );
    printf("--->>> DDR PHY Data Slice 0 programming completed... <<<---\n");    

	printf("--->>> DDR PHY Data Slice 1 programming in progress.. <<<---\n");    
     //Program the data slice 1                                                                                                                                       
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_256__SFR_OFFS,  DDRSS_PHY_256_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_257__SFR_OFFS,  DDRSS_PHY_257_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_258__SFR_OFFS,  DDRSS_PHY_258_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_259__SFR_OFFS,  DDRSS_PHY_259_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_260__SFR_OFFS,  DDRSS_PHY_260_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_261__SFR_OFFS,  DDRSS_PHY_261_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_262__SFR_OFFS,  DDRSS_PHY_262_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_263__SFR_OFFS,  DDRSS_PHY_263_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_264__SFR_OFFS,  DDRSS_PHY_264_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_265__SFR_OFFS,  DDRSS_PHY_265_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_266__SFR_OFFS,  DDRSS_PHY_266_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_267__SFR_OFFS,  DDRSS_PHY_267_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_268__SFR_OFFS,  DDRSS_PHY_268_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_269__SFR_OFFS,  DDRSS_PHY_269_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_270__SFR_OFFS,  DDRSS_PHY_270_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_271__SFR_OFFS,  DDRSS_PHY_271_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_272__SFR_OFFS,  DDRSS_PHY_272_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_273__SFR_OFFS,  DDRSS_PHY_273_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_274__SFR_OFFS,  DDRSS_PHY_274_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_275__SFR_OFFS,  DDRSS_PHY_275_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_276__SFR_OFFS,  DDRSS_PHY_276_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_277__SFR_OFFS,  DDRSS_PHY_277_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_278__SFR_OFFS,  DDRSS_PHY_278_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_279__SFR_OFFS,  DDRSS_PHY_279_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_280__SFR_OFFS,  DDRSS_PHY_280_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_281__SFR_OFFS,  DDRSS_PHY_281_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_282__SFR_OFFS,  DDRSS_PHY_282_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_283__SFR_OFFS,  DDRSS_PHY_283_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_284__SFR_OFFS,  DDRSS_PHY_284_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_285__SFR_OFFS,  DDRSS_PHY_285_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_286__SFR_OFFS,  DDRSS_PHY_286_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_287__SFR_OFFS,  DDRSS_PHY_287_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_288__SFR_OFFS,  DDRSS_PHY_288_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_289__SFR_OFFS,  DDRSS_PHY_289_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_290__SFR_OFFS,  DDRSS_PHY_290_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_291__SFR_OFFS,  DDRSS_PHY_291_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_292__SFR_OFFS,  DDRSS_PHY_292_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_293__SFR_OFFS,  DDRSS_PHY_293_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_294__SFR_OFFS,  DDRSS_PHY_294_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_295__SFR_OFFS,  DDRSS_PHY_295_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_296__SFR_OFFS,  DDRSS_PHY_296_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_297__SFR_OFFS,  DDRSS_PHY_297_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_298__SFR_OFFS,  DDRSS_PHY_298_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_299__SFR_OFFS,  DDRSS_PHY_299_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_300__SFR_OFFS,  DDRSS_PHY_300_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_301__SFR_OFFS,  DDRSS_PHY_301_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_302__SFR_OFFS,  DDRSS_PHY_302_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_303__SFR_OFFS,  DDRSS_PHY_303_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_304__SFR_OFFS,  DDRSS_PHY_304_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_305__SFR_OFFS,  DDRSS_PHY_305_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_306__SFR_OFFS,  DDRSS_PHY_306_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_307__SFR_OFFS,  DDRSS_PHY_307_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_308__SFR_OFFS,  DDRSS_PHY_308_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_309__SFR_OFFS,  DDRSS_PHY_309_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_310__SFR_OFFS,  DDRSS_PHY_310_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_311__SFR_OFFS,  DDRSS_PHY_311_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_312__SFR_OFFS,  DDRSS_PHY_312_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_313__SFR_OFFS,  DDRSS_PHY_313_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_314__SFR_OFFS,  DDRSS_PHY_314_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_315__SFR_OFFS,  DDRSS_PHY_315_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_316__SFR_OFFS,  DDRSS_PHY_316_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_317__SFR_OFFS,  DDRSS_PHY_317_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_318__SFR_OFFS,  DDRSS_PHY_318_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_319__SFR_OFFS,  DDRSS_PHY_319_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_320__SFR_OFFS,  DDRSS_PHY_320_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_321__SFR_OFFS,  DDRSS_PHY_321_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_322__SFR_OFFS,  DDRSS_PHY_322_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_323__SFR_OFFS,  DDRSS_PHY_323_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_324__SFR_OFFS,  DDRSS_PHY_324_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_325__SFR_OFFS,  DDRSS_PHY_325_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_326__SFR_OFFS,  DDRSS_PHY_326_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_327__SFR_OFFS,  DDRSS_PHY_327_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_328__SFR_OFFS,  DDRSS_PHY_328_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_329__SFR_OFFS,  DDRSS_PHY_329_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_330__SFR_OFFS,  DDRSS_PHY_330_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_331__SFR_OFFS,  DDRSS_PHY_331_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_332__SFR_OFFS,  DDRSS_PHY_332_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_333__SFR_OFFS,  DDRSS_PHY_333_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_334__SFR_OFFS,  DDRSS_PHY_334_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_335__SFR_OFFS,  DDRSS_PHY_335_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_336__SFR_OFFS,  DDRSS_PHY_336_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_337__SFR_OFFS,  DDRSS_PHY_337_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_338__SFR_OFFS,  DDRSS_PHY_338_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_339__SFR_OFFS,  DDRSS_PHY_339_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_340__SFR_OFFS,  DDRSS_PHY_340_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_341__SFR_OFFS,  DDRSS_PHY_341_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_342__SFR_OFFS,  DDRSS_PHY_342_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_343__SFR_OFFS,  DDRSS_PHY_343_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_344__SFR_OFFS,  DDRSS_PHY_344_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_345__SFR_OFFS,  DDRSS_PHY_345_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_346__SFR_OFFS,  DDRSS_PHY_346_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_347__SFR_OFFS,  DDRSS_PHY_347_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_348__SFR_OFFS,  DDRSS_PHY_348_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_349__SFR_OFFS,  DDRSS_PHY_349_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_350__SFR_OFFS,  DDRSS_PHY_350_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_351__SFR_OFFS,  DDRSS_PHY_351_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_352__SFR_OFFS,  DDRSS_PHY_352_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_353__SFR_OFFS,  DDRSS_PHY_353_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_354__SFR_OFFS,  DDRSS_PHY_354_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_355__SFR_OFFS,  DDRSS_PHY_355_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_356__SFR_OFFS,  DDRSS_PHY_356_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_357__SFR_OFFS,  DDRSS_PHY_357_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_358__SFR_OFFS,  DDRSS_PHY_358_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_359__SFR_OFFS,  DDRSS_PHY_359_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_360__SFR_OFFS,  DDRSS_PHY_360_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_361__SFR_OFFS,  DDRSS_PHY_361_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_362__SFR_OFFS,  DDRSS_PHY_362_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_363__SFR_OFFS,  DDRSS_PHY_363_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_364__SFR_OFFS,  DDRSS_PHY_364_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_365__SFR_OFFS,  DDRSS_PHY_365_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_366__SFR_OFFS,  DDRSS_PHY_366_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_367__SFR_OFFS,  DDRSS_PHY_367_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_368__SFR_OFFS,  DDRSS_PHY_368_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_369__SFR_OFFS,  DDRSS_PHY_369_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_370__SFR_OFFS,  DDRSS_PHY_370_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_371__SFR_OFFS,  DDRSS_PHY_371_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_372__SFR_OFFS,  DDRSS_PHY_372_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_373__SFR_OFFS,  DDRSS_PHY_373_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_374__SFR_OFFS,  DDRSS_PHY_374_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_375__SFR_OFFS,  DDRSS_PHY_375_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_376__SFR_OFFS,  DDRSS_PHY_376_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_377__SFR_OFFS,  DDRSS_PHY_377_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_378__SFR_OFFS,  DDRSS_PHY_378_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_379__SFR_OFFS,  DDRSS_PHY_379_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_380__SFR_OFFS,  DDRSS_PHY_380_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Data_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_381__SFR_OFFS,  DDRSS_PHY_381_DATA );
    printf("--->>> DDR PHY Data Slice 1 programming completed... <<<---\n");    
	printf("--->>> DDR PHY Address Slice 0 programming in progress.. <<<---\n");    
     //Program the address slice 0                                                                                                                                       );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_512__SFR_OFFS,  DDRSS_PHY_512_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_513__SFR_OFFS,  DDRSS_PHY_513_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_514__SFR_OFFS,  DDRSS_PHY_514_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_515__SFR_OFFS,  DDRSS_PHY_515_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_516__SFR_OFFS,  DDRSS_PHY_516_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_517__SFR_OFFS,  DDRSS_PHY_517_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_518__SFR_OFFS,  DDRSS_PHY_518_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_519__SFR_OFFS,  DDRSS_PHY_519_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_520__SFR_OFFS,  DDRSS_PHY_520_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_521__SFR_OFFS,  DDRSS_PHY_521_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_522__SFR_OFFS,  DDRSS_PHY_522_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_523__SFR_OFFS,  DDRSS_PHY_523_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_524__SFR_OFFS,  DDRSS_PHY_524_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_525__SFR_OFFS,  DDRSS_PHY_525_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_526__SFR_OFFS,  DDRSS_PHY_526_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_527__SFR_OFFS,  DDRSS_PHY_527_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_528__SFR_OFFS,  DDRSS_PHY_528_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_529__SFR_OFFS,  DDRSS_PHY_529_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_530__SFR_OFFS,  DDRSS_PHY_530_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_531__SFR_OFFS,  DDRSS_PHY_531_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_532__SFR_OFFS,  DDRSS_PHY_532_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_533__SFR_OFFS,  DDRSS_PHY_533_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_534__SFR_OFFS,  DDRSS_PHY_534_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_535__SFR_OFFS,  DDRSS_PHY_535_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_536__SFR_OFFS,  DDRSS_PHY_536_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_537__SFR_OFFS,  DDRSS_PHY_537_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_538__SFR_OFFS,  DDRSS_PHY_538_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_539__SFR_OFFS,  DDRSS_PHY_539_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_540__SFR_OFFS,  DDRSS_PHY_540_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_541__SFR_OFFS,  DDRSS_PHY_541_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_542__SFR_OFFS,  DDRSS_PHY_542_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_543__SFR_OFFS,  DDRSS_PHY_543_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_544__SFR_OFFS,  DDRSS_PHY_544_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_545__SFR_OFFS,  DDRSS_PHY_545_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_546__SFR_OFFS,  DDRSS_PHY_546_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_547__SFR_OFFS,  DDRSS_PHY_547_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_548__SFR_OFFS,  DDRSS_PHY_548_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_549__SFR_OFFS,  DDRSS_PHY_549_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_550__SFR_OFFS,  DDRSS_PHY_550_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_551__SFR_OFFS,  DDRSS_PHY_551_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_552__SFR_OFFS,  DDRSS_PHY_552_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_553__SFR_OFFS,  DDRSS_PHY_553_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_0_REGISTER_BLOCK__OFFS + DDRSS_PHY_554__SFR_OFFS,  DDRSS_PHY_554_DATA );
    printf("--->>> DDR PHY Data Slice 2 programming completed... <<<---\n");    
	printf("--->>> DDR PHY Address Slice 1 programming in progress.. <<<---\n");    

    //Program the address slice 1            
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_768__SFR_OFFS,  DDRSS_PHY_768_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_769__SFR_OFFS,  DDRSS_PHY_769_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_770__SFR_OFFS,  DDRSS_PHY_770_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_771__SFR_OFFS,  DDRSS_PHY_771_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_772__SFR_OFFS,  DDRSS_PHY_772_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_773__SFR_OFFS,  DDRSS_PHY_773_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_774__SFR_OFFS,  DDRSS_PHY_774_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_775__SFR_OFFS,  DDRSS_PHY_775_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_776__SFR_OFFS,  DDRSS_PHY_776_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_777__SFR_OFFS,  DDRSS_PHY_777_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_778__SFR_OFFS,  DDRSS_PHY_778_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_779__SFR_OFFS,  DDRSS_PHY_779_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_780__SFR_OFFS,  DDRSS_PHY_780_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_781__SFR_OFFS,  DDRSS_PHY_781_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_782__SFR_OFFS,  DDRSS_PHY_782_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_783__SFR_OFFS,  DDRSS_PHY_783_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_784__SFR_OFFS,  DDRSS_PHY_784_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_785__SFR_OFFS,  DDRSS_PHY_785_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_786__SFR_OFFS,  DDRSS_PHY_786_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_787__SFR_OFFS,  DDRSS_PHY_787_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_788__SFR_OFFS,  DDRSS_PHY_788_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_789__SFR_OFFS,  DDRSS_PHY_789_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_790__SFR_OFFS,  DDRSS_PHY_790_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_791__SFR_OFFS,  DDRSS_PHY_791_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_792__SFR_OFFS,  DDRSS_PHY_792_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_793__SFR_OFFS,  DDRSS_PHY_793_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_794__SFR_OFFS,  DDRSS_PHY_794_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_795__SFR_OFFS,  DDRSS_PHY_795_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_796__SFR_OFFS,  DDRSS_PHY_796_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_797__SFR_OFFS,  DDRSS_PHY_797_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_798__SFR_OFFS,  DDRSS_PHY_798_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_799__SFR_OFFS,  DDRSS_PHY_799_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_800__SFR_OFFS,  DDRSS_PHY_800_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_801__SFR_OFFS,  DDRSS_PHY_801_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_802__SFR_OFFS,  DDRSS_PHY_802_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_803__SFR_OFFS,  DDRSS_PHY_803_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_804__SFR_OFFS,  DDRSS_PHY_804_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_805__SFR_OFFS,  DDRSS_PHY_805_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_806__SFR_OFFS,  DDRSS_PHY_806_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_807__SFR_OFFS,  DDRSS_PHY_807_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_808__SFR_OFFS,  DDRSS_PHY_808_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_809__SFR_OFFS,  DDRSS_PHY_809_DATA );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_1_REGISTER_BLOCK__OFFS + DDRSS_PHY_810__SFR_OFFS,  DDRSS_PHY_810_DATA );
 
    printf("--->>> DDR PHY Address Slice 1 programming completed... <<<---\n");    

	printf("--->>> DDR PHY Address slice 2 programming in progress.. <<<---\n");               
	//Program the Addres slice 2            
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1024__SFR_OFFS, DDRSS_PHY_1024_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1025__SFR_OFFS, DDRSS_PHY_1025_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1026__SFR_OFFS, DDRSS_PHY_1026_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1027__SFR_OFFS, DDRSS_PHY_1027_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1028__SFR_OFFS, DDRSS_PHY_1028_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1029__SFR_OFFS, DDRSS_PHY_1029_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1030__SFR_OFFS, DDRSS_PHY_1030_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1031__SFR_OFFS, DDRSS_PHY_1031_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1032__SFR_OFFS, DDRSS_PHY_1032_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1033__SFR_OFFS, DDRSS_PHY_1033_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1034__SFR_OFFS, DDRSS_PHY_1034_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1035__SFR_OFFS, DDRSS_PHY_1035_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1036__SFR_OFFS, DDRSS_PHY_1036_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1037__SFR_OFFS, DDRSS_PHY_1037_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1038__SFR_OFFS, DDRSS_PHY_1038_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1039__SFR_OFFS, DDRSS_PHY_1039_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1040__SFR_OFFS, DDRSS_PHY_1040_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1041__SFR_OFFS, DDRSS_PHY_1041_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1042__SFR_OFFS, DDRSS_PHY_1042_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1043__SFR_OFFS, DDRSS_PHY_1043_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1044__SFR_OFFS, DDRSS_PHY_1044_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1045__SFR_OFFS, DDRSS_PHY_1045_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1046__SFR_OFFS, DDRSS_PHY_1046_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1047__SFR_OFFS, DDRSS_PHY_1047_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1048__SFR_OFFS, DDRSS_PHY_1048_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1049__SFR_OFFS, DDRSS_PHY_1049_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1050__SFR_OFFS, DDRSS_PHY_1050_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1051__SFR_OFFS, DDRSS_PHY_1051_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1052__SFR_OFFS, DDRSS_PHY_1052_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1053__SFR_OFFS, DDRSS_PHY_1053_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1054__SFR_OFFS, DDRSS_PHY_1054_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1055__SFR_OFFS, DDRSS_PHY_1055_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1056__SFR_OFFS, DDRSS_PHY_1056_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1057__SFR_OFFS, DDRSS_PHY_1057_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1058__SFR_OFFS, DDRSS_PHY_1058_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1059__SFR_OFFS, DDRSS_PHY_1059_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1060__SFR_OFFS, DDRSS_PHY_1060_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1061__SFR_OFFS, DDRSS_PHY_1061_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1062__SFR_OFFS, DDRSS_PHY_1062_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1063__SFR_OFFS, DDRSS_PHY_1063_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1064__SFR_OFFS, DDRSS_PHY_1064_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1065__SFR_OFFS, DDRSS_PHY_1065_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_Address_Slice_2_REGISTER_BLOCK__OFFS + DDRSS_PHY_1066__SFR_OFFS, DDRSS_PHY_1066_DATA  );
	printf("--->>> DDR PHY Address Slice 2 programming completed... <<<---\n");    
	printf("--->>> DDR PHY programming in progress.. <<<---\n");    

	printf("--->>> Set PHY registers for all FSPs simultaneously (multicast)... <<<---\n");    
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1281__SFR_OFFS, 0x00000100  );	
	//DDRSS_PHY_1281[8] = PHY FREQ SEL MULTI-CAST EN: When set, a register write will update parameters for all frequency sets simultaneously
 
    //Program the PHY            
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1280__SFR_OFFS, DDRSS_PHY_1280_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1281__SFR_OFFS, DDRSS_PHY_1281_DATA  );	//0x00000100 Multicast EN: register write will update parameters for all frequency sets simultaneously
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1282__SFR_OFFS, DDRSS_PHY_1282_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1283__SFR_OFFS, DDRSS_PHY_1283_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1284__SFR_OFFS, DDRSS_PHY_1284_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1285__SFR_OFFS, DDRSS_PHY_1285_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1286__SFR_OFFS, DDRSS_PHY_1286_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1287__SFR_OFFS, DDRSS_PHY_1287_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1288__SFR_OFFS, DDRSS_PHY_1288_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1289__SFR_OFFS, DDRSS_PHY_1289_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1290__SFR_OFFS, DDRSS_PHY_1290_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1291__SFR_OFFS, DDRSS_PHY_1291_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1292__SFR_OFFS, DDRSS_PHY_1292_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1293__SFR_OFFS, DDRSS_PHY_1293_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1294__SFR_OFFS, DDRSS_PHY_1294_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1295__SFR_OFFS, DDRSS_PHY_1295_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1296__SFR_OFFS, DDRSS_PHY_1296_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1297__SFR_OFFS, DDRSS_PHY_1297_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1298__SFR_OFFS, DDRSS_PHY_1298_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1299__SFR_OFFS, DDRSS_PHY_1299_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1300__SFR_OFFS, DDRSS_PHY_1300_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1301__SFR_OFFS, DDRSS_PHY_1301_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1302__SFR_OFFS, DDRSS_PHY_1302_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1303__SFR_OFFS, DDRSS_PHY_1303_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1304__SFR_OFFS, DDRSS_PHY_1304_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1305__SFR_OFFS, DDRSS_PHY_1305_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1306__SFR_OFFS, DDRSS_PHY_1306_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1307__SFR_OFFS, DDRSS_PHY_1307_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1308__SFR_OFFS, DDRSS_PHY_1308_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1309__SFR_OFFS, DDRSS_PHY_1309_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1310__SFR_OFFS, DDRSS_PHY_1310_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1311__SFR_OFFS, DDRSS_PHY_1311_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1312__SFR_OFFS, DDRSS_PHY_1312_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1313__SFR_OFFS, DDRSS_PHY_1313_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1314__SFR_OFFS, DDRSS_PHY_1314_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1315__SFR_OFFS, DDRSS_PHY_1315_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1316__SFR_OFFS, DDRSS_PHY_1316_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1317__SFR_OFFS, DDRSS_PHY_1317_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1318__SFR_OFFS, DDRSS_PHY_1318_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1319__SFR_OFFS, DDRSS_PHY_1319_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1320__SFR_OFFS, DDRSS_PHY_1320_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1321__SFR_OFFS, DDRSS_PHY_1321_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1322__SFR_OFFS, DDRSS_PHY_1322_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1323__SFR_OFFS, DDRSS_PHY_1323_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1324__SFR_OFFS, DDRSS_PHY_1324_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1325__SFR_OFFS, DDRSS_PHY_1325_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1326__SFR_OFFS, DDRSS_PHY_1326_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1327__SFR_OFFS, DDRSS_PHY_1327_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1328__SFR_OFFS, DDRSS_PHY_1328_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1329__SFR_OFFS, DDRSS_PHY_1329_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1330__SFR_OFFS, DDRSS_PHY_1330_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1331__SFR_OFFS, DDRSS_PHY_1331_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1332__SFR_OFFS, DDRSS_PHY_1332_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1333__SFR_OFFS, DDRSS_PHY_1333_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1334__SFR_OFFS, DDRSS_PHY_1334_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1335__SFR_OFFS, DDRSS_PHY_1335_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1336__SFR_OFFS, DDRSS_PHY_1336_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1337__SFR_OFFS, DDRSS_PHY_1337_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1338__SFR_OFFS, DDRSS_PHY_1338_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1339__SFR_OFFS, DDRSS_PHY_1339_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1340__SFR_OFFS, DDRSS_PHY_1340_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1341__SFR_OFFS, DDRSS_PHY_1341_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1342__SFR_OFFS, DDRSS_PHY_1342_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1343__SFR_OFFS, DDRSS_PHY_1343_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1344__SFR_OFFS, DDRSS_PHY_1344_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1345__SFR_OFFS, DDRSS_PHY_1345_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1346__SFR_OFFS, DDRSS_PHY_1346_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1347__SFR_OFFS, DDRSS_PHY_1347_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1348__SFR_OFFS, DDRSS_PHY_1348_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1349__SFR_OFFS, DDRSS_PHY_1349_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1350__SFR_OFFS, DDRSS_PHY_1350_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1351__SFR_OFFS, DDRSS_PHY_1351_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1352__SFR_OFFS, DDRSS_PHY_1352_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1353__SFR_OFFS, DDRSS_PHY_1353_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1354__SFR_OFFS, DDRSS_PHY_1354_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1355__SFR_OFFS, DDRSS_PHY_1355_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1356__SFR_OFFS, DDRSS_PHY_1356_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1357__SFR_OFFS, DDRSS_PHY_1357_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1358__SFR_OFFS, DDRSS_PHY_1358_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1359__SFR_OFFS, DDRSS_PHY_1359_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1360__SFR_OFFS, DDRSS_PHY_1360_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1361__SFR_OFFS, DDRSS_PHY_1361_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1362__SFR_OFFS, DDRSS_PHY_1362_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1363__SFR_OFFS, DDRSS_PHY_1363_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1364__SFR_OFFS, DDRSS_PHY_1364_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1365__SFR_OFFS, DDRSS_PHY_1365_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1366__SFR_OFFS, DDRSS_PHY_1366_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1367__SFR_OFFS, DDRSS_PHY_1367_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1368__SFR_OFFS, DDRSS_PHY_1368_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1369__SFR_OFFS, DDRSS_PHY_1369_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1370__SFR_OFFS, DDRSS_PHY_1370_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1371__SFR_OFFS, DDRSS_PHY_1371_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1372__SFR_OFFS, DDRSS_PHY_1372_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1373__SFR_OFFS, DDRSS_PHY_1373_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1374__SFR_OFFS, DDRSS_PHY_1374_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1375__SFR_OFFS, DDRSS_PHY_1375_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1376__SFR_OFFS, DDRSS_PHY_1376_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1377__SFR_OFFS, DDRSS_PHY_1377_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1378__SFR_OFFS, DDRSS_PHY_1378_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1379__SFR_OFFS, DDRSS_PHY_1379_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1380__SFR_OFFS, DDRSS_PHY_1380_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1381__SFR_OFFS, DDRSS_PHY_1381_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1382__SFR_OFFS, DDRSS_PHY_1382_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1383__SFR_OFFS, DDRSS_PHY_1383_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1384__SFR_OFFS, DDRSS_PHY_1384_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1385__SFR_OFFS, DDRSS_PHY_1385_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1386__SFR_OFFS, DDRSS_PHY_1386_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1387__SFR_OFFS, DDRSS_PHY_1387_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1388__SFR_OFFS, DDRSS_PHY_1388_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1389__SFR_OFFS, DDRSS_PHY_1389_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1390__SFR_OFFS, DDRSS_PHY_1390_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1391__SFR_OFFS, DDRSS_PHY_1391_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1392__SFR_OFFS, DDRSS_PHY_1392_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1393__SFR_OFFS, DDRSS_PHY_1393_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1394__SFR_OFFS, DDRSS_PHY_1394_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1395__SFR_OFFS, DDRSS_PHY_1395_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1396__SFR_OFFS, DDRSS_PHY_1396_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1397__SFR_OFFS, DDRSS_PHY_1397_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1398__SFR_OFFS, DDRSS_PHY_1398_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1399__SFR_OFFS, DDRSS_PHY_1399_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1400__SFR_OFFS, DDRSS_PHY_1400_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1401__SFR_OFFS, DDRSS_PHY_1401_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1402__SFR_OFFS, DDRSS_PHY_1402_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1403__SFR_OFFS, DDRSS_PHY_1403_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1404__SFR_OFFS, DDRSS_PHY_1404_DATA  );
	HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1405__SFR_OFFS, DDRSS_PHY_1405_DATA  );

	// PHY FREQ SEL INDEX points to FSP1 only (not multicast)
	//HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PHY_Core_REGISTER_BLOCK__OFFS + DDRSS_PHY_1281__SFR_OFFS, 0x00010000  );

    printf("--->>> DDR PHY programming completed... <<<---\n");    
}


static void DDRSS_Init_Sequence_no_Reg_Copy()
{
	uint32_t temp;
	
	if(DDR_MODE == LPDDR4){
		//DDRSS_Set_DDR_PLL(DDRSS_PLL_BYPSASS);
		//DDR_PLL_Bypass();
		DDRSS_Set_DDR_PLL(25000000); //replace with bypass
		us_delay(5000);
		printf("--->>> Set DDR PLL to 25MHz for FSP F0... <<<---\n");    
	}
	else{ //DDR_MODE == DDR4
		DDRSS_Set_DDR_PLL(DDRSS_PLL_FREQUENCY_2); //set DDR4 frequency based on frequency from EMIF tool output
		us_delay(5000);
		GEL_TextOut("Setting DDR4 frequency...\n");
	}
		    
	//trigger the start bit (from PI)
	GEL_TextOut("Triggering start bit from PI...\n");
	if(DDR_MODE == DDR4)
		HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_0__SFR_OFFS,   0x00000A01);    
	else if(DDR_MODE == LPDDR4)
		HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_0__SFR_OFFS,   0x00000B01);   
	
	us_delay(500);
	
	printf("--->>> DDR PI initialization started... <<<---\n");    

	//trigger the start bit (from CTL)
	GEL_TextOut("Triggering start bit from CTL...\n");
	if(DDR_MODE == DDR4)
		HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_0__SFR_OFFS,   0x00000A01  );
	else if(DDR_MODE == LPDDR4)
		HW_WR_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_0__SFR_OFFS,   0x00000B01  );

    printf("--->>> DDR CTL initialization started... <<<---\n");    

	us_delay(1000);
	
	if(DDR_MODE == LPDDR4){	
		//DDR_Change_freq_ack();	//Wait for 2 Freq change req/ack handshakes (LPDDR4)
		DDR_Change_freq_ack();
		us_delay(500);
	}
	//Polling PI DONE bit after freq change handshake
	GEL_TextOut("Polling PI DONE bit...\n");
	while(((HW_RD_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_83__SFR_OFFS)) & 0x1) != 0x1); //PI INT STATUS
	
	print_pi_int_status_bits();

	//Polling CTL DONE bit
	while((HW_RD_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_342__SFR_OFFS)&0x02000000)!= 0x02000000); //CTL_342[25] = int status init[1] = 1 - The MC initialization has been completed.
		
	printf("--->>> DDR Initialization completed... <<<---\n");    
}

menuitem "AM64 DDRSS Debug"

hotmenu DDR_Status()
{
	unsigned int reg_value;

	reg_value = HW_RD_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_0__SFR_OFFS); 
	if((reg_value & 0x00000001) == 0x00000001)
        GEL_TextOut("PI Initialization has been triggered.\n");
	else
        GEL_TextOut("PI Initialization has not been triggered.\n");

	reg_value = HW_RD_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_0__SFR_OFFS); 
	if((reg_value & 0x00000001) == 0x00000001)
        GEL_TextOut("CTL Initialization has been triggered.\n");
	else
        GEL_TextOut("CTL Initialization has not been triggered.\n");


	reg_value = HW_RD_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_342__SFR_OFFS); 
	if((reg_value & 0x02000000) == 0x02000000)
        GEL_TextOut("CTL Initialization has been completed.\n");
	else
        GEL_TextOut("CTL Initialization has not completed.\n");


	reg_value = HW_RD_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_83__SFR_OFFS); 
	if((reg_value & 0x00000001) == 0x00000001)
        GEL_TextOut("PI Initialization has been completed.\n");
	else
        GEL_TextOut("PI Initialization has not completed.\n");
		
}

hotmenu print_pi_int_status_bits()
 {
     unsigned int reg_value;
     
     reg_value = HW_RD_REG32(AM64_DDRSS_CTL_BASE + DDRSS_PI_REGISTER_BLOCK__OFFS + DDRSS_PI_83__SFR_OFFS);
	 GEL_TextOut("pi_int_status = %x...\n",,,,,reg_value);

	// #define CLR_BITS(input,mask,shift) 		(input & ~(mask<<shift))
	// #define SET_BITS(input,mask,shift) 		(input | (mask<<shift))
	// #define PUT_BITS(input,val,mask,shift)	((input & ~(mask<<shift)) | (val<<shift))
		
	if((reg_value & SET_BITS(0,1,0)))	
		GEL_TextOut(" - PI_INIT_DONE_BIT set: The power-on initialization training in PI has been completed.\n");
	if((reg_value & SET_BITS(0,1,1)))   
		GEL_TextOut(" - PI_CA_PARITY_ERR_BIT set: A parity error has been detected on the address/control bus          \n");
	if((reg_value & SET_BITS(0,1,2)))   
		GEL_TextOut(" - PI_RDLVL_ERROR_BIT set: A read leveling error has occurred. Error information can be found in the pi_rdlvl_error_status parameter.\n");
	if((reg_value & SET_BITS(0,1,3)))   
		GEL_TextOut(" - PI_RDLVL_GATE_ERROR_BIT set: A read leveling gate training error has occurred. Error information can be found in the pi_rdlvl_error_status parameter\n");
	if((reg_value & SET_BITS(0,1,4)))   
		GEL_TextOut(" - PI_WRLVL_ERROR_BIT set: A write leveling error has occurred. Error information can be found in the pi_wrlvl_error_status parameter.\n");
	if((reg_value & SET_BITS(0,1,5)))   
		GEL_TextOut(" - PI_CALVL_ERROR_BIT set: A CA training error has occurred. Error information can be found in the pi_calvl_error_status parameter\n");
	if((reg_value & SET_BITS(0,1,6)))   
		GEL_TextOut(" - PI_WDQLVL_ERROR_BIT set: A write DQ training error has occurred. Error information can be found in the pi_wdqlvl_error_status parameter.\n");	
	if((reg_value & SET_BITS(0,1,7)))   
		GEL_TextOut(" - PI_UPDATE_ERROR_BIT set: A DFI update error has occurred. Error information can be found in the pi_update_error_status parameter.\n");
	if((reg_value & SET_BITS(0,1,8)))   
		GEL_TextOut(" - PI_RDLVL_REQ_BIT set: A read leveling operation has been requested.\n");
	if((reg_value & SET_BITS(0,1,9)))   
		GEL_TextOut(" - PI_RDLVL_GATE_REQ_BIT set: A read leveling gate training operation has been requested.\n");
	if((reg_value & SET_BITS(0,1,10)))  
		GEL_TextOut(" - PI_WRLVL_REQ_BIT set: A write leveling operation has been requested.\n");
	if((reg_value & SET_BITS(0,1,11)))  
		GEL_TextOut(" - PI_CALVL_REQ_BIT set: A CA training operation has been requested.\n");
	if((reg_value & SET_BITS(0,1,12)))  
		GEL_TextOut(" - PI_WDQLVL_REQ_BIT set: A write DQ training operation has been requested\n");
	if((reg_value & SET_BITS(0,1,13)))  
		GEL_TextOut(" - PI_LVL_DONE_BIT set: The leveling operation has completed.\n");
	if((reg_value & SET_BITS(0,1,14))) 
		GEL_TextOut(" - PI_BIST_DONE_BIT set: The BIST operation has completed.\n");
	if((reg_value & SET_BITS(0,1,15))) 
		GEL_TextOut(" - PI_TDFI_INIT_TIME_OUT_BIT set: The tDFI init complete timed out.\n");
	if((reg_value & SET_BITS(0,1,16)))  
		GEL_TextOut(" - PI_DLL_LOCK_STATE_CHANGE_BIT set: A state change has been detected on the dfi_init_complete signal after initialization.\n");
	if((reg_value & SET_BITS(0,1,17)))  
		GEL_TextOut(" - PI_MEM_RST_VALID_BIT set: The memory reset is valid on the DFI bus.\n");
	if((reg_value & SET_BITS(0,1,18)))  
		GEL_TextOut(" - PI_ZQ_STATUS_BIT set: The ZQ calibration operation has resulted in a status bit being set.\n");
	if((reg_value & SET_BITS(0,1,19)))  
		GEL_TextOut(" - PI_PERIPHERAL_MRR_DONE_BIT set: The requested mode register read has completed. The chip and data can be read in the pi_peripheral_mrr_data parameter.\n");
	if((reg_value & SET_BITS(0,1,20))) 
		GEL_TextOut(" - PI_WRITE_MODEREG_DONE_BIT set: The register interface-initiated mode register write has completed and another mode register write may be issued.\n");
	if((reg_value & SET_BITS(0,1,21)))  
		GEL_TextOut(" - PI_FREQ_CHANGE_DONE_BIT set: The frequency change hardware has completed all operations.\n");
	if((reg_value & SET_BITS(0,1,22)))  
		GEL_TextOut(" - PI_RDLVL_GATE_DONE_BIT set: A read leveling gate training operation has been completed.\n");
	if((reg_value & SET_BITS(0,1,23)))  
		GEL_TextOut(" - PI_RDLVL_DONE_BIT set: A read leveling operation has been completed.\n");
	if((reg_value & SET_BITS(0,1,24)))  
		GEL_TextOut(" - PI_WRLVL_DONE_BIT set: A write leveling operation has been completed.\n");
	if((reg_value & SET_BITS(0,1,25)))  
		GEL_TextOut(" - PI_CALVL_DONE_BIT set: A CA training operation has been completed.\n");
	if((reg_value & SET_BITS(0,1,26)))  
		GEL_TextOut(" - PI_WDQLVL_DONE_BIT set: A write DQ training operation has been completed.\n");
	if((reg_value & SET_BITS(0,1,27)))  
		GEL_TextOut(" - PI_VREF_DONE_BIT set: A VREF setting operation has been completed.\n");
	if((reg_value & SET_BITS(0,1,28)))  
		GEL_TextOut(" - ANY_VALID_BIT set: Any of the lower order bits has been set.\n");
	if((reg_value & SET_BITS(0,7,29)))  
		GEL_TextOut(" - Not documented bit set.\n");
	
	reg_value = HW_RD_REG32(AM64_DDRSS_CTL_BASE + DDRSS_CTL_342__SFR_OFFS); //CTL_342[25] = int status init[1] = 1 - The MC initialization has been completed.
	GEL_TextOut("ctl_int_status = %x...\n",,,,,reg_value);
	if(reg_value & 0x02000000 == 0x02000000)
        GEL_TextOut(" -  CTL DONE bit set.\n");
		//TODO parse CTL_342
		//INT STATUS INIT 31:24
		//INT STATUS FREQ 23:16
		//INT STATUS DFI 7:0
 }
 
hotmenu Enable_VTT_Regulator()
{
	unsigned int base_PAD, base_GPIO,unlock_flag;
    ;//-----------------------------------------------------------------------------                            
    ;// Enable VTT Regulator                            
    ;//-----------------------------------------------------------------------------                            
                                
	//Configure PADCONFIG12 for GPIO0_12 (OSPI0_CSN1)
	//Unlock PADMMR Partition
	base_PAD = AdjustBaseAddr(PADCFG_CTRL0_CFG0_BASE);
	PAD_Unlock(base_PAD + PADMMR_PADCONFIG12);
	
	Write_MMR(base_PAD + PADMMR_PADCONFIG12,0x20007);  //change to muxmode7, enable pullup, enable driver

	base_GPIO = AdjustBaseAddr(GPIO0_BASE);
	GEL_TextOut("base_GPIO = %x\n",,,,,base_GPIO);
	Write_MMR(base_GPIO + GPIO_SET_DATA01, 0x00001000); //set GPIO0_12=1
	Write_MMR(base_GPIO + GPIO_DIR01, Read_MMR(base_GPIO + GPIO_DIR01) & ~0x00001000); //enable output for GPIO0_12
	
	//relock the kick registers
	//CTRL_Relock(base_PAD + CTRLMMR_WKUP_PADCONFIG12);
		
    GEL_TextOut( "VTT Regulator Enabled \n");
}

 
menuitem "AM64 DDRSS Debug/Data Tests"

hotmenu Data_WrRd_test()
{
    unsigned int i,SIZE,j;
    unsigned int read_data;
    unsigned int i,j,err_cnt32,rd_data32;
    unsigned int * rd32_ptr;
    unsigned int * wr32_ptr;
    unsigned int temp_loop,temp_data;
	
	SIZE = 0x8;
	
	*(unsigned int *)0x80000000 = 0xACED1234;

    err_cnt32=0;

	GEL_TextOut("Starting WrRd Test 1: \*wr32_ptr=i \n");

    wr32_ptr=(unsigned int *)0x80000000; //make sure no conflict with code location
    for(i=0;i<SIZE/4;i++)
    {
        //MM *wr32_ptr=i;
		j = (i&0xFF);
		*wr32_ptr= (j | ((j+1)<<8) | ((j+2)<<16) | ((j+3)<<24));
		
        wr32_ptr++;
    }

    rd32_ptr=(unsigned int *)0x80000000; //make sure no conflict with code location
    for(i=0;i<SIZE/4;i++)
    {
		j = (i&0xFF);
        rd_data32=*rd32_ptr;
		//MM if(rd_data32!=i)
        if(rd_data32!=(j | ((j+1)<<8) | ((j+2)<<16) | ((j+3)<<24)))
        {
            err_cnt32++;
            GEL_TextOut("Data verification failed at %x Expected = %x Actual= %x\n","",,,,(rd32_ptr),(j | (j<<8) | (j<<16) | (j<<24)),rd_data32);
			//GEL_TextOut("DXnLCDLR%d: %x  %x  %x  %x\n","",,,,index,Read_MMR(regaddr),Read_MMR(regaddr+0x100),Read_MMR(regaddr+0x200),Read_MMR(regaddr+0x300));    

        }
        rd32_ptr++;
    }
	
	GEL_TextOut("Starting WrRd Test 2: \*wr32_ptr=\~i \n");

	
    wr32_ptr=(unsigned int *)0x80000000; //make sure no conflict with code location
    for(i=0;i<SIZE/4;i++)
    {
		j = (~i&0xFF);
        //MM *wr32_ptr=~i;
		*wr32_ptr= (j | ((j+1)<<8) | ((j+2)<<16) | ((j+3)<<24));

        wr32_ptr++;
    }
    rd32_ptr=(unsigned int *)0x80000000; //make sure no conflict with code location
    for(i=0;i<SIZE/4;i++)
    {
		j = (~i&0xFF);
		
        rd_data32=*rd32_ptr;
        if(rd_data32 != (j | ((j+1)<<8) | ((j+2)<<16) | ((j+3)<<24)))
        {
            err_cnt32++;
			 GEL_TextOut("Data verification failed at %x Expected = %x Actual= %x\n","",,,,(rd32_ptr),(j | ((j+1)<<8) | ((j+2)<<16) | ((j+3)<<24)),rd_data32);
        }
        rd32_ptr++;
    }
    if(err_cnt32==0)
    {
        GEL_TextOut("\nDDR Basic WrRd test Passed! \n");
    }
    else
    {
        GEL_TextOut("\n!!!!! DDR Basic read/write test Failed !!!!\n");

    }

}

hotmenu Data_Writes_test()
{
    unsigned int i,SIZE,j;
    unsigned int read_data;
    unsigned int i,j,err_cnt32,rd_data32;
    unsigned int * rd32_ptr;
    unsigned int * wr32_ptr;
    unsigned int temp_loop,temp_data;
	
	SIZE = 0x8;
	
	*(unsigned int *)0x80000000 = 0xACED1234;

    err_cnt32=0;

	GEL_TextOut("Starting Writes Test... \n");

    wr32_ptr=(unsigned int *)0x80000000; //make sure no conflict with code location
    for(i=0;i<SIZE/4;i++)
    {
        //MM *wr32_ptr=i;
		j = (i&0xFF);
		*wr32_ptr= (j | ((j+1)<<8) | ((j+2)<<16) | ((j+3)<<24));
		
        wr32_ptr++;
    }
        GEL_TextOut("...DDR Writes test Done! \n");

}

hotmenu Data_Reads_test()
{
    unsigned int i,SIZE,j;
    unsigned int read_data;
    unsigned int i,j,err_cnt32,rd_data32;
    unsigned int * rd32_ptr;
    unsigned int * wr32_ptr;
    unsigned int temp_loop,temp_data;
	
	SIZE = 0x8;
    err_cnt32=0;

	GEL_TextOut("Starting Reads Test: \n");

	
    rd32_ptr=(unsigned int *)0x80000000; //make sure no conflict with code location
    for(i=0;i<SIZE/4;i++)
    {
		j = (i&0xFF);
        rd_data32=*rd32_ptr;
		//MM if(rd_data32!=i)
        if(rd_data32!=(j | ((j+1)<<8) | ((j+2)<<16) | ((j+3)<<24)))
        {
            err_cnt32++;
            GEL_TextOut("Data verification failed at %x Expected = %x Actual= %x\n","",,,,(rd32_ptr),(j | ((j+1)<<8) | ((j+2)<<16) | ((j+3)<<24)),rd_data32);
        }
        rd32_ptr++;
    }
	
    GEL_TextOut("\nDDR Reads test Done! \n");
}

menuitem "AM64 DDRSS Debug/ECC"

hotmenu Enable_TI_InlineECC_CK_During_Reads()
{          

    HW_WR_REG32((AM64_DDRSS_SS_BASE + 0x120), 0x17); //ECC Control Register 0x120 ecc_en =1, rmw_en = 1, ecc_ck=1, wr_alloc = 1	
    printf("--->>> ECC enabled during reads (ecc_ck = 1).... <<<---\n");       
}


hotmenu Pop_TI_InlineECC_1bit_Error_Addr()
{          
    HW_WR_REG32((AM64_DDRSS_SS_BASE + 0x158), 0x1); //4.1.35    ECC 1-Bit Error Address Log Register 0x158 write 0x1 to pop from 2-deep fifo of ecc_1b_err_adr and ecc_1b_err_msk fields 
    printf("--->>> ECC: 2-deep FIFO popped ecc_1b_err_adr and ecc_1b_err_msk fields.... <<<---\n");       
    GEL_TextOut(" DDRSS: ECC 1-Bit Error Count Register (offset 0x150)              = %x\n",,,,,HW_RD_REG32(AM64_DDRSS_SS_BASE + 0x150));
    GEL_TextOut(" DDRSS: ECC 1-Bit Error Threshold Register (offset 0x154)          = %x\n",,,,,HW_RD_REG32(AM64_DDRSS_SS_BASE + 0x154));
    GEL_TextOut(" DDRSS: ECC 1-Bit Error Address Log Register (offset 0x158)        = %x\n",,,,,HW_RD_REG32(AM64_DDRSS_SS_BASE + 0x158));
    GEL_TextOut(" DDRSS: ECC 1-Bit Error Mask Log Register (offset 0x15C)           = %x\n",,,,,HW_RD_REG32(AM64_DDRSS_SS_BASE + 0x15C));
}


hotmenu Clear_TI_InlineECC_2bit_Error_Addr()
{          
    HW_WR_REG32((AM64_DDRSS_SS_BASE + 0x160), 0x1); //ECC 2-Bit Error Address Log Register 0x160 write 0x1 to clear ecc_2b_err_adr and ecc_2b_err_msk fields        
    printf("--->>> ECC: ecc_2b_err_adr and ecc_2b_err_msk fields cleared.... <<<---\n");    
    GEL_TextOut(" DDRSS: ECC 2-Bit Error Address Log Register (offset 0x160)        = %x\n",,,,,HW_RD_REG32(AM64_DDRSS_SS_BASE + 0x160));
    GEL_TextOut(" DDRSS: ECC 2-Bit Error Mask Log Register (offset 0x164)           = %x\n",,,,,HW_RD_REG32(AM64_DDRSS_SS_BASE + 0x164));
}

 
menuitem "AM64 DDRSS Debug/Frequency Set Points"

static void DDRSS_Set_DDR_PLL(unsigned int frequency)
{
	if(frequency == 425000000){
		Set_MAIN_PLL12_HSDIV0_CLKOUT_425MHz();
	}else if(frequency == 400000000){
		Set_MAIN_PLL12_HSDIV0_CLKOUT_400MHz();
	}else if(frequency == 333350000){
		Set_MAIN_PLL12_HSDIV0_CLKOUT_333MHz();
	}else if(frequency == 266500000){
		Set_MAIN_PLL12_HSDIV0_CLKOUT_267MHz();
	}else if(frequency == 200000000){
		Set_MAIN_PLL12_HSDIV0_CLKOUT_200MHz();
	}else if(frequency == 150000000){
        Set_MAIN_PLL12_HSDIV0_CLKOUT_150MHz();
    }else if(frequency == 100000000){
        Set_MAIN_PLL12_HSDIV0_CLKOUT_100MHz();
    }else if(frequency == 75000000){	
		Set_MAIN_PLL12_HSDIV0_CLKOUT_75MHz();
	}else if(frequency == 25000000){	//BYPASS
        //Replace with true bypass for Silicon
		Set_MAIN_PLL12_HSDIV0_CLKOUT_25MHz();
    }else{
        printf("Frequency not supported by GEL\n");
    }
}
	
static void DDR_Change_freq_ack()
{
    unsigned int req, req_type, counter;
             
    printf("--->>> Inside DDR_Change_freq_ack function ... <<<---\n");     

    //unlock MMR reg 5
	//Partition5 lockkey0 
	HW_WR_REG32((MAIN_CTL_MMR_BASE + 0x15008), 0x68EF3490); //0x80115008
	//Partition5 lockkey1
	HW_WR_REG32(( MAIN_CTL_MMR_BASE + 0x1500C), 0xD172BC5A);

	us_delay(500);

    printf("--->>> Waiting for first frequency change request ... <<<---\n");     

   for(counter = 0; counter < DDRSS_PLL_FHS_CNT; counter++)
      {
		req = (HW_RD_REG32(MAIN_CTL_MMR_BASE + DDR4_FSP_CLKCHNG_REQ) & 0x80);
		while((req ) == 0x0){
			req = (HW_RD_REG32(MAIN_CTL_MMR_BASE + DDR4_FSP_CLKCHNG_REQ) & 0x80);
		}

		req_type = HW_RD_REG32(MAIN_CTL_MMR_BASE + DDR4_FSP_CLKCHNG_REQ) & 0x03;
        GEL_TextOut("Iter %d: Frequency change request type %d received from controller \n",,,,, (counter + 1) ,req_type);
		
		if(req_type == 1){
              DDRSS_Set_DDR_PLL(DDRSS_PLL_FREQUENCY_1);
          }else if(req_type == 2){
              DDRSS_Set_DDR_PLL(DDRSS_PLL_FREQUENCY_2);
          }else if(req_type == 0){
			  DDRSS_Set_DDR_PLL(25000000);	//Replace with true bypass for Silicon
          }else{
              GEL_TextOut("error in DDR_Change_freq_ack\n",,,,,);
          }
		
		HW_WR_REG32((MAIN_CTL_MMR_BASE + DDR4_FSP_CLKCHNG_ACK), 0x1); //set the ack bit
		while(((HW_RD_REG32((MAIN_CTL_MMR_BASE + DDR4_FSP_CLKCHNG_REQ))) & 0x80) == 0x80);
		HW_WR_REG32((MAIN_CTL_MMR_BASE + DDR4_FSP_CLKCHNG_ACK), 0x0); //clear the ack bit
	  }

	printf("--->>> Frequency Change request handshake is completed... <<<---\n");
}   

static void Request_DDR_Change_freq(unsigned int req_type)
{
	unsigned int req, req_type_from_ddr, ack, error;
	unsigned int debug_info = 0;
	
	printf("--->>> Inside Request_DDR_Change_freq function ... <<<---\n");     
	//unlock MMR reg 5
	//Partition5 lockkey0 
	HW_WR_REG32((MAIN_CTL_MMR_BASE + 0x15008), 0x68EF3490); //0x63015008
	//Partition5 lockkey1
	HW_WR_REG32(( MAIN_CTL_MMR_BASE + 0x1500C), 0xD172BC5A);

	us_delay(500);

	if(!(req_type >=0 && req_type <=2)){
		GEL_TextOut("error invalid FSP req_type: %d\n",,,,,req_type);
	}else{
		GEL_TextOut("Setting the req_type and initiating FSP frequency change\n");
		HW_WR_REG32((MAIN_CTL_MMR_BASE + CHNG_DDR4_FSP_REQ), req_type & 0x3);
		
		HW_WR_REG32((MAIN_CTL_MMR_BASE + CHNG_DDR4_FSP_REQ), (req_type & 0x3) + 0x100); 

		GEL_TextOut("request sent to DDR, wait for request to come from DDR\n");
		req = (HW_RD_REG32(MAIN_CTL_MMR_BASE + DDR4_FSP_CLKCHNG_REQ) & 0x80);
		while(req == 0){
			req = (HW_RD_REG32(MAIN_CTL_MMR_BASE + DDR4_FSP_CLKCHNG_REQ) & 0x80);
		}

		req_type_from_ddr = HW_RD_REG32(MAIN_CTL_MMR_BASE + DDR4_FSP_CLKCHNG_REQ) & 0x03;
        GEL_TextOut("Frequency change request type %d received from controller \n",,,,, req_type_from_ddr);
		
		if(req_type_from_ddr == 1){
			DDRSS_Set_DDR_PLL(DDRSS_PLL_FREQUENCY_1);
		}else if(req_type_from_ddr == 2){
			DDRSS_Set_DDR_PLL(DDRSS_PLL_FREQUENCY_2);
		}else if(req_type_from_ddr == 0){
			//DDRSS_Set_DDR_PLL(DDRSS_PLL_BYPSASS);
			//DDR_PLL_Bypass();
			DDRSS_Set_DDR_PLL(25000000); //replace with bypass
		}else{
			GEL_TextOut("error\n",,,,,);
		}
		  
		HW_WR_REG32((MAIN_CTL_MMR_BASE + DDR4_FSP_CLKCHNG_ACK), 0x1); //set the ack bit
		while(((HW_RD_REG32((MAIN_CTL_MMR_BASE + DDR4_FSP_CLKCHNG_REQ))) & 0x80) == 0x80);
		HW_WR_REG32((MAIN_CTL_MMR_BASE + DDR4_FSP_CLKCHNG_ACK), 0x0); //clear the ack bit
		
		// wait for DDR to ack original request, and check error
		ack = HW_RD_REG32((MAIN_CTL_MMR_BASE + CHNG_DDR4_FSP_ACK) & 0x100);
		while(ack == 0){
			ack = HW_RD_REG32((MAIN_CTL_MMR_BASE + CHNG_DDR4_FSP_ACK) & 0x100);
		}
		error = HW_RD_REG32((MAIN_CTL_MMR_BASE + CHNG_DDR4_FSP_ACK) & 0x1);
		if(error ==0){
			GEL_TextOut("FSP change was successful\n");
		}else{
			GEL_TextOut("FSP change was not successful\n");
		}
	}
}

hotmenu DDR4_PLL_800MHz()
{
	DDRSS_Set_DDR_PLL(400000000);    
}

hotmenu DDR4_PLL_666MHz()
{
	DDRSS_Set_DDR_PLL(333350000);
}

hotmenu DDR4_PLL_533MHz()
{
	DDRSS_Set_DDR_PLL(266500000);    
}

hotmenu DDR4_PLL_400MHz()
{
    DDRSS_Set_DDR_PLL(200000000);    
}

hotmenu Request_FSP_0()
{
	Request_DDR_Change_freq(0);
}

hotmenu Request_FSP_1()
{
	Request_DDR_Change_freq(1);
}

hotmenu Request_FSP_2()
{
	Request_DDR_Change_freq(2);
}
