{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1467251239033 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1467251239034 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 29 18:47:18 2016 " "Processing started: Wed Jun 29 18:47:18 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1467251239034 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1467251239034 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off de2_115_combinationalLogicDesign -c de2_115_combinationalLogicDesign " "Command: quartus_eda --read_settings_files=off --write_settings_files=off de2_115_combinationalLogicDesign -c de2_115_combinationalLogicDesign" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1467251239034 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "de2_115_combinationalLogicDesign_7_1200mv_85c_slow.vho /home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/simulation/modelsim/ simulation " "Generated file de2_115_combinationalLogicDesign_7_1200mv_85c_slow.vho in folder \"/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1467251239881 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "de2_115_combinationalLogicDesign_7_1200mv_0c_slow.vho /home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/simulation/modelsim/ simulation " "Generated file de2_115_combinationalLogicDesign_7_1200mv_0c_slow.vho in folder \"/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1467251239921 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "de2_115_combinationalLogicDesign_min_1200mv_0c_fast.vho /home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/simulation/modelsim/ simulation " "Generated file de2_115_combinationalLogicDesign_min_1200mv_0c_fast.vho in folder \"/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1467251239952 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "de2_115_combinationalLogicDesign.vho /home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/simulation/modelsim/ simulation " "Generated file de2_115_combinationalLogicDesign.vho in folder \"/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1467251239986 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "de2_115_combinationalLogicDesign_7_1200mv_85c_vhd_slow.sdo /home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/simulation/modelsim/ simulation " "Generated file de2_115_combinationalLogicDesign_7_1200mv_85c_vhd_slow.sdo in folder \"/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1467251240030 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "de2_115_combinationalLogicDesign_7_1200mv_0c_vhd_slow.sdo /home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/simulation/modelsim/ simulation " "Generated file de2_115_combinationalLogicDesign_7_1200mv_0c_vhd_slow.sdo in folder \"/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1467251240065 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "de2_115_combinationalLogicDesign_min_1200mv_0c_vhd_fast.sdo /home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/simulation/modelsim/ simulation " "Generated file de2_115_combinationalLogicDesign_min_1200mv_0c_vhd_fast.sdo in folder \"/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1467251240097 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "de2_115_combinationalLogicDesign_vhd.sdo /home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/simulation/modelsim/ simulation " "Generated file de2_115_combinationalLogicDesign_vhd.sdo in folder \"/home/bharathwaj/ARouteToChaos-DevelopmentOfOnlineMaterial/github/ARouteToChaosUsingFPGAs-VolumeI/de2_115_combinationalLogicDesign/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1467251240125 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "333 " "Peak virtual memory: 333 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1467251240232 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 29 18:47:20 2016 " "Processing ended: Wed Jun 29 18:47:20 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1467251240232 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1467251240232 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1467251240232 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1467251240232 ""}
