E:/Documents/GitHub/midisynth_fpga/verilog/src/adsr.v
E:/Documents/GitHub/midisynth_fpga/verilog/src/dds.v
E:/Documents/GitHub/midisynth_fpga/verilog/src/dptrueram.v
E:/Documents/GitHub/midisynth_fpga/verilog/src/midi_synth.v
E:/Documents/GitHub/midisynth_fpga/verilog/src/ram.v
E:/Documents/GitHub/midisynth_fpga/verilog/src/sincos.v
E:/Documents/GitHub/midisynth_fpga/verilog/src/spi_controller.v
E:/Documents/GitHub/midisynth_fpga/verilog/src/spi_slave.v
E:/Documents/GitHub/midisynth_fpga/verilog/src/top.v
E:/Documents/GitHub/midisynth_fpga/verilog/src/tuning_code_lookup.v
E:/Documents/GitHub/midisynth_fpga/verilog/src/voice_controller.v
E:/Documents/GitHub/midisynth_fpga/verilog/src/wavetable.v
E:/Documents/GitHub/midisynth_fpga/verilog/src/square_wave.v
E:/Documents/lattice diamond projects/midisynth/pll.v
