Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto fa711d330ef9408994d893d399dda991 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot alu_8bit_tb_behav xil_defaultlib.alu_8bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'A' [D:/minor_project/rev/alu/alu.srcs/sources_1/new/alu1.v:19]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'B' [D:/minor_project/rev/alu/alu.srcs/sources_1/new/alu1.v:20]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'AND' [D:/minor_project/rev/alu/alu.srcs/sources_1/new/alu1.v:21]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'OR' [D:/minor_project/rev/alu/alu.srcs/sources_1/new/alu1.v:22]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'XOR' [D:/minor_project/rev/alu/alu.srcs/sources_1/new/alu1.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'NOT' [D:/minor_project/rev/alu/alu.srcs/sources_1/new/alu1.v:24]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
