--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml TYPE_LEARNER_SCH.twx TYPE_LEARNER_SCH.ncd -o
TYPE_LEARNER_SCH.twr TYPE_LEARNER_SCH.pcf -ucf GenIO.ucf

Design file:              TYPE_LEARNER_SCH.ncd
Physical constraint file: TYPE_LEARNER_SCH.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2898 paths analyzed, 514 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.433ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_2/XLXI_3.B (RAMB16_X1Y6.WEB), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/State_FSM_FFd3 (FF)
  Destination:          XLXI_2/XLXI_3.B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.393ns (Levels of Logic = 2)
  Clock Path Skew:      -0.040ns (0.108 - 0.148)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/State_FSM_FFd3 to XLXI_2/XLXI_3.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y9.YQ       Tcko                  0.652   XLXI_1/State_FSM_FFd3
                                                       XLXI_1/State_FSM_FFd3
    SLICE_X55Y6.G4       net (fanout=10)       1.685   XLXI_1/State_FSM_FFd3
    SLICE_X55Y6.Y        Tilo                  0.704   XLXI_1/mux0000_and0000
                                                       XLXI_1/LCD_DI_or00001
    SLICE_X55Y37.G4      net (fanout=31)       2.804   XLXI_1/LCD_DI_or0000
    SLICE_X55Y37.X       Tif5x                 1.025   XLXI_2/XLXN_699
                                                       XLXI_2/I_CursorCnt/RAM_WE_Out1
                                                       XLXI_2/I_CursorCnt/RAM_WE_Out_f5
    RAMB16_X1Y6.WEB      net (fanout=1)        1.270   XLXI_2/XLXN_699
    RAMB16_X1Y6.CLKB     Tbwck                 1.253   XLXI_2/XLXI_3
                                                       XLXI_2/XLXI_3.B
    -------------------------------------------------  ---------------------------
    Total                                      9.393ns (3.634ns logic, 5.759ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/State_FSM_FFd1 (FF)
  Destination:          XLXI_2/XLXI_3.B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      9.150ns (Levels of Logic = 2)
  Clock Path Skew:      -0.043ns (0.108 - 0.151)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/State_FSM_FFd1 to XLXI_2/XLXI_3.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y7.YQ       Tcko                  0.587   XLXI_1/State_FSM_FFd1
                                                       XLXI_1/State_FSM_FFd1
    SLICE_X55Y6.G3       net (fanout=10)       1.507   XLXI_1/State_FSM_FFd1
    SLICE_X55Y6.Y        Tilo                  0.704   XLXI_1/mux0000_and0000
                                                       XLXI_1/LCD_DI_or00001
    SLICE_X55Y37.G4      net (fanout=31)       2.804   XLXI_1/LCD_DI_or0000
    SLICE_X55Y37.X       Tif5x                 1.025   XLXI_2/XLXN_699
                                                       XLXI_2/I_CursorCnt/RAM_WE_Out1
                                                       XLXI_2/I_CursorCnt/RAM_WE_Out_f5
    RAMB16_X1Y6.WEB      net (fanout=1)        1.270   XLXI_2/XLXN_699
    RAMB16_X1Y6.CLKB     Tbwck                 1.253   XLXI_2/XLXI_3
                                                       XLXI_2/XLXI_3.B
    -------------------------------------------------  ---------------------------
    Total                                      9.150ns (3.569ns logic, 5.581ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/State_FSM_FFd2 (FF)
  Destination:          XLXI_2/XLXI_3.B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      8.981ns (Levels of Logic = 2)
  Clock Path Skew:      -0.040ns (0.108 - 0.148)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/State_FSM_FFd2 to XLXI_2/XLXI_3.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y9.YQ       Tcko                  0.587   XLXI_1/State_FSM_FFd2
                                                       XLXI_1/State_FSM_FFd2
    SLICE_X55Y6.G1       net (fanout=10)       1.338   XLXI_1/State_FSM_FFd2
    SLICE_X55Y6.Y        Tilo                  0.704   XLXI_1/mux0000_and0000
                                                       XLXI_1/LCD_DI_or00001
    SLICE_X55Y37.G4      net (fanout=31)       2.804   XLXI_1/LCD_DI_or0000
    SLICE_X55Y37.X       Tif5x                 1.025   XLXI_2/XLXN_699
                                                       XLXI_2/I_CursorCnt/RAM_WE_Out1
                                                       XLXI_2/I_CursorCnt/RAM_WE_Out_f5
    RAMB16_X1Y6.WEB      net (fanout=1)        1.270   XLXI_2/XLXN_699
    RAMB16_X1Y6.CLKB     Tbwck                 1.253   XLXI_2/XLXI_3
                                                       XLXI_2/XLXI_3.B
    -------------------------------------------------  ---------------------------
    Total                                      8.981ns (3.569ns logic, 5.412ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/State_FSM_FFd2 (SLICE_X65Y9.G1), 137 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/cntIdx_2 (FF)
  Destination:          XLXI_1/State_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.316ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/cntIdx_2 to XLXI_1/State_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y14.YQ      Tcko                  0.652   XLXI_1/cntIdx<3>
                                                       XLXI_1/cntIdx_2
    SLICE_X53Y8.G1       net (fanout=35)       2.415   XLXI_1/cntIdx<2>
    SLICE_X53Y8.X        Tif5x                 1.025   XLXI_1/Mrom_cntIdx_4_0_rom00009
                                                       XLXI_1/Mrom_cntIdx_4_0_rom00009_F
                                                       XLXI_1/Mrom_cntIdx_4_0_rom00009
    SLICE_X65Y10.F1      net (fanout=2)        1.210   XLXI_1/Mrom_cntIdx_4_0_rom00009
    SLICE_X65Y10.X       Tilo                  0.704   XLXI_1/State_FSM_FFd3-In1279
                                                       XLXI_1/State_FSM_FFd3-In1279
    SLICE_X64Y11.F4      net (fanout=1)        0.343   XLXI_1/State_FSM_FFd3-In1279
    SLICE_X64Y11.X       Tilo                  0.759   XLXI_1/State_FSM_FFd3-In1296
                                                       XLXI_1/State_FSM_FFd3-In1296
    SLICE_X65Y9.F1       net (fanout=2)        0.472   XLXI_1/State_FSM_FFd3-In1296
    SLICE_X65Y9.X        Tilo                  0.704   XLXI_1/State_FSM_FFd2
                                                       XLXI_1/State_FSM_FFd2-In651_SW0
    SLICE_X65Y9.G1       net (fanout=1)        0.195   XLXI_1/State_FSM_FFd2-In651_SW0/O
    SLICE_X65Y9.CLK      Tgck                  0.837   XLXI_1/State_FSM_FFd2
                                                       XLXI_1/State_FSM_FFd2-In651
                                                       XLXI_1/State_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      9.316ns (4.681ns logic, 4.635ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/cntIdx_2 (FF)
  Destination:          XLXI_1/State_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.275ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/cntIdx_2 to XLXI_1/State_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y14.YQ      Tcko                  0.652   XLXI_1/cntIdx<3>
                                                       XLXI_1/cntIdx_2
    SLICE_X53Y8.F1       net (fanout=35)       2.374   XLXI_1/cntIdx<2>
    SLICE_X53Y8.X        Tif5x                 1.025   XLXI_1/Mrom_cntIdx_4_0_rom00009
                                                       XLXI_1/Mrom_cntIdx_4_0_rom00009_G
                                                       XLXI_1/Mrom_cntIdx_4_0_rom00009
    SLICE_X65Y10.F1      net (fanout=2)        1.210   XLXI_1/Mrom_cntIdx_4_0_rom00009
    SLICE_X65Y10.X       Tilo                  0.704   XLXI_1/State_FSM_FFd3-In1279
                                                       XLXI_1/State_FSM_FFd3-In1279
    SLICE_X64Y11.F4      net (fanout=1)        0.343   XLXI_1/State_FSM_FFd3-In1279
    SLICE_X64Y11.X       Tilo                  0.759   XLXI_1/State_FSM_FFd3-In1296
                                                       XLXI_1/State_FSM_FFd3-In1296
    SLICE_X65Y9.F1       net (fanout=2)        0.472   XLXI_1/State_FSM_FFd3-In1296
    SLICE_X65Y9.X        Tilo                  0.704   XLXI_1/State_FSM_FFd2
                                                       XLXI_1/State_FSM_FFd2-In651_SW0
    SLICE_X65Y9.G1       net (fanout=1)        0.195   XLXI_1/State_FSM_FFd2-In651_SW0/O
    SLICE_X65Y9.CLK      Tgck                  0.837   XLXI_1/State_FSM_FFd2
                                                       XLXI_1/State_FSM_FFd2-In651
                                                       XLXI_1/State_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      9.275ns (4.681ns logic, 4.594ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/cntIdx_2 (FF)
  Destination:          XLXI_1/State_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.183ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/cntIdx_2 to XLXI_1/State_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y14.YQ      Tcko                  0.652   XLXI_1/cntIdx<3>
                                                       XLXI_1/cntIdx_2
    SLICE_X53Y9.G1       net (fanout=35)       2.415   XLXI_1/cntIdx<2>
    SLICE_X53Y9.X        Tif5x                 1.025   XLXI_1/Mrom_cntIdx_4_0_rom00001
                                                       XLXI_1/Mrom_cntIdx_4_0_rom000011114_F
                                                       XLXI_1/Mrom_cntIdx_4_0_rom000011114
    SLICE_X64Y8.F3       net (fanout=2)        1.198   XLXI_1/Mrom_cntIdx_4_0_rom00001
    SLICE_X64Y8.X        Tilo                  0.759   N76
                                                       XLXI_1/State_FSM_FFd3-In12193_SW1_SW0
    SLICE_X64Y10.F3      net (fanout=1)        0.313   N76
    SLICE_X64Y10.X       Tilo                  0.759   XLXI_1/State_FSM_FFd3-In12202
                                                       XLXI_1/State_FSM_FFd3-In12202
    SLICE_X65Y9.F3       net (fanout=2)        0.326   XLXI_1/State_FSM_FFd3-In12202
    SLICE_X65Y9.X        Tilo                  0.704   XLXI_1/State_FSM_FFd2
                                                       XLXI_1/State_FSM_FFd2-In651_SW0
    SLICE_X65Y9.G1       net (fanout=1)        0.195   XLXI_1/State_FSM_FFd2-In651_SW0/O
    SLICE_X65Y9.CLK      Tgck                  0.837   XLXI_1/State_FSM_FFd2
                                                       XLXI_1/State_FSM_FFd2-In651
                                                       XLXI_1/State_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      9.183ns (4.736ns logic, 4.447ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/State_FSM_FFd3 (SLICE_X64Y9.G2), 64 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/cntIdx_1 (FF)
  Destination:          XLXI_1/State_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.025ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/cntIdx_1 to XLXI_1/State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y8.YQ       Tcko                  0.587   XLXI_1/cntIdx<0>
                                                       XLXI_1/cntIdx_1
    SLICE_X53Y14.G2      net (fanout=34)       1.934   XLXI_1/cntIdx<1>
    SLICE_X53Y14.Y       Tilo                  0.704   N18
                                                       XLXI_1/Mrom__varindex000161
    SLICE_X55Y12.F4      net (fanout=3)        0.743   XLXI_1/Mrom__varindex00016
    SLICE_X55Y12.X       Tilo                  0.704   XLXI_1/State_FSM_FFd3-In12340
                                                       XLXI_1/State_FSM_FFd3-In12340
    SLICE_X54Y10.F2      net (fanout=1)        0.361   XLXI_1/State_FSM_FFd3-In12340
    SLICE_X54Y10.X       Tilo                  0.759   XLXI_1/State_FSM_FFd3-In12361
                                                       XLXI_1/State_FSM_FFd3-In12361
    SLICE_X65Y8.G4       net (fanout=1)        0.656   XLXI_1/State_FSM_FFd3-In12361
    SLICE_X65Y8.Y        Tilo                  0.704   N601
                                                       XLXI_1/State_FSM_FFd3-In12369
    SLICE_X64Y9.F2       net (fanout=3)        0.112   XLXI_1/State_FSM_FFd3-In12369
    SLICE_X64Y9.X        Tilo                  0.759   XLXI_1/State_FSM_FFd3
                                                       XLXI_1/State_FSM_FFd3-In12383_SW1
    SLICE_X64Y9.G2       net (fanout=1)        0.110   XLXI_1/State_FSM_FFd3-In12383_SW1/O
    SLICE_X64Y9.CLK      Tgck                  0.892   XLXI_1/State_FSM_FFd3
                                                       XLXI_1/State_FSM_FFd3-In1001
                                                       XLXI_1/State_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      9.025ns (5.109ns logic, 3.916ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/cntIdx_0 (FF)
  Destination:          XLXI_1/State_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.206ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/cntIdx_0 to XLXI_1/State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y8.XQ       Tcko                  0.591   XLXI_1/cntIdx<0>
                                                       XLXI_1/cntIdx_0
    SLICE_X53Y14.G4      net (fanout=36)       1.111   XLXI_1/cntIdx<0>
    SLICE_X53Y14.Y       Tilo                  0.704   N18
                                                       XLXI_1/Mrom__varindex000161
    SLICE_X55Y12.F4      net (fanout=3)        0.743   XLXI_1/Mrom__varindex00016
    SLICE_X55Y12.X       Tilo                  0.704   XLXI_1/State_FSM_FFd3-In12340
                                                       XLXI_1/State_FSM_FFd3-In12340
    SLICE_X54Y10.F2      net (fanout=1)        0.361   XLXI_1/State_FSM_FFd3-In12340
    SLICE_X54Y10.X       Tilo                  0.759   XLXI_1/State_FSM_FFd3-In12361
                                                       XLXI_1/State_FSM_FFd3-In12361
    SLICE_X65Y8.G4       net (fanout=1)        0.656   XLXI_1/State_FSM_FFd3-In12361
    SLICE_X65Y8.Y        Tilo                  0.704   N601
                                                       XLXI_1/State_FSM_FFd3-In12369
    SLICE_X64Y9.F2       net (fanout=3)        0.112   XLXI_1/State_FSM_FFd3-In12369
    SLICE_X64Y9.X        Tilo                  0.759   XLXI_1/State_FSM_FFd3
                                                       XLXI_1/State_FSM_FFd3-In12383_SW1
    SLICE_X64Y9.G2       net (fanout=1)        0.110   XLXI_1/State_FSM_FFd3-In12383_SW1/O
    SLICE_X64Y9.CLK      Tgck                  0.892   XLXI_1/State_FSM_FFd3
                                                       XLXI_1/State_FSM_FFd3-In1001
                                                       XLXI_1/State_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      8.206ns (5.113ns logic, 3.093ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/cntIdx_2 (FF)
  Destination:          XLXI_1/State_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.123ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/cntIdx_2 to XLXI_1/State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y14.YQ      Tcko                  0.652   XLXI_1/cntIdx<3>
                                                       XLXI_1/cntIdx_2
    SLICE_X52Y10.G3      net (fanout=35)       1.485   XLXI_1/cntIdx<2>
    SLICE_X52Y10.Y       Tilo                  0.759   XLXI_1/Mrom__varindex00014
                                                       XLXI_1/Mrom__varindex000131
    SLICE_X54Y10.G1      net (fanout=2)        0.453   XLXI_1/Mrom__varindex00013
    SLICE_X54Y10.Y       Tilo                  0.759   XLXI_1/State_FSM_FFd3-In12361
                                                       XLXI_1/State_FSM_FFd3-In12323
    SLICE_X54Y10.F4      net (fanout=1)        0.023   XLXI_1/State_FSM_FFd3-In12323/O
    SLICE_X54Y10.X       Tilo                  0.759   XLXI_1/State_FSM_FFd3-In12361
                                                       XLXI_1/State_FSM_FFd3-In12361
    SLICE_X65Y8.G4       net (fanout=1)        0.656   XLXI_1/State_FSM_FFd3-In12361
    SLICE_X65Y8.Y        Tilo                  0.704   N601
                                                       XLXI_1/State_FSM_FFd3-In12369
    SLICE_X64Y9.F2       net (fanout=3)        0.112   XLXI_1/State_FSM_FFd3-In12369
    SLICE_X64Y9.X        Tilo                  0.759   XLXI_1/State_FSM_FFd3
                                                       XLXI_1/State_FSM_FFd3-In12383_SW1
    SLICE_X64Y9.G2       net (fanout=1)        0.110   XLXI_1/State_FSM_FFd3-In12383_SW1/O
    SLICE_X64Y9.CLK      Tgck                  0.892   XLXI_1/State_FSM_FFd3
                                                       XLXI_1/State_FSM_FFd3-In1001
                                                       XLXI_1/State_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      8.123ns (5.284ns logic, 2.839ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_8/allow_new_data_bit_0 (SLICE_X67Y57.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_8/allow_new_data_bit_1 (FF)
  Destination:          XLXI_8/allow_new_data_bit_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.031ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_8/allow_new_data_bit_1 to XLXI_8/allow_new_data_bit_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y57.XQ      Tcko                  0.473   XLXI_8/allow_new_data_bit<1>
                                                       XLXI_8/allow_new_data_bit_1
    SLICE_X67Y57.BY      net (fanout=2)        0.423   XLXI_8/allow_new_data_bit<1>
    SLICE_X67Y57.CLK     Tckdi       (-Th)    -0.135   XLXI_8/allow_new_data_bit<1>
                                                       XLXI_8/allow_new_data_bit_0
    -------------------------------------------------  ---------------------------
    Total                                      1.031ns (0.608ns logic, 0.423ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_8/shift_register_data_8 (SLICE_X66Y35.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.046ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_8/shift_register_data_9 (FF)
  Destination:          XLXI_8/shift_register_data_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.046ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_8/shift_register_data_9 to XLXI_8/shift_register_data_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y35.XQ      Tcko                  0.474   XLXI_8/shift_register_data<9>
                                                       XLXI_8/shift_register_data_9
    SLICE_X66Y35.BY      net (fanout=2)        0.420   XLXI_8/shift_register_data<9>
    SLICE_X66Y35.CLK     Tckdi       (-Th)    -0.152   XLXI_8/shift_register_data<9>
                                                       XLXI_8/shift_register_data_8
    -------------------------------------------------  ---------------------------
    Total                                      1.046ns (0.626ns logic, 0.420ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/XLXI_115/XLXI_155/cntCol_0 (SLICE_X66Y84.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/XLXI_115/XLXI_155/cntCol_0 (FF)
  Destination:          XLXI_2/XLXI_115/XLXI_155/cntCol_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2/XLXI_115/XLXI_155/cntCol_0 to XLXI_2/XLXI_115/XLXI_155/cntCol_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y84.XQ      Tcko                  0.474   XLXI_2/XLXI_115/XLXI_155/cntCol<0>
                                                       XLXI_2/XLXI_115/XLXI_155/cntCol_0
    SLICE_X66Y84.BX      net (fanout=21)       0.498   XLXI_2/XLXI_115/XLXI_155/cntCol<0>
    SLICE_X66Y84.CLK     Tckdi       (-Th)    -0.134   XLXI_2/XLXI_115/XLXI_155/cntCol<0>
                                                       XLXI_2/XLXI_115/XLXI_155/cntCol_0
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.608ns logic, 0.498ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: XLXI_2/XLXI_3/CLKA
  Logical resource: XLXI_2/XLXI_3.A/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: XLXI_2/XLXI_3/CLKA
  Logical resource: XLXI_2/XLXI_3.A/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: XLXI_2/XLXI_3/CLKA
  Logical resource: XLXI_2/XLXI_3.A/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |    9.433|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2898 paths, 0 nets, and 1282 connections

Design statistics:
   Minimum period:   9.433ns{1}   (Maximum frequency: 106.011MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri May 11 14:07:05 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 118 MB



