--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml PC_Branch.twx PC_Branch.ncd -o PC_Branch.twr PC_Branch.pcf
-ucf PC_Branch.ucf

Design file:              PC_Branch.ncd
Physical constraint file: PC_Branch.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
btnd        |    1.618(R)|      SLOW  |   -0.297(R)|      SLOW  |clock_BUFGP       |   0.000|
btnl        |    1.862(R)|      SLOW  |   -0.525(R)|      SLOW  |clock_BUFGP       |   0.000|
btnr        |    1.847(R)|      SLOW  |   -0.643(R)|      FAST  |clock_BUFGP       |   0.000|
btnu        |    1.370(R)|      SLOW  |   -0.180(R)|      SLOW  |clock_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
a           |        13.238(R)|      SLOW  |         5.811(R)|      FAST  |clock_BUFGP       |   0.000|
an<0>       |        12.804(R)|      SLOW  |         5.793(R)|      FAST  |clock_BUFGP       |   0.000|
an<1>       |        12.697(R)|      SLOW  |         5.724(R)|      FAST  |clock_BUFGP       |   0.000|
an<2>       |        12.522(R)|      SLOW  |         5.825(R)|      FAST  |clock_BUFGP       |   0.000|
an<3>       |        12.416(R)|      SLOW  |         5.757(R)|      FAST  |clock_BUFGP       |   0.000|
b           |        13.811(R)|      SLOW  |         6.092(R)|      FAST  |clock_BUFGP       |   0.000|
c           |        14.142(R)|      SLOW  |         6.206(R)|      FAST  |clock_BUFGP       |   0.000|
d           |        13.864(R)|      SLOW  |         6.065(R)|      FAST  |clock_BUFGP       |   0.000|
e           |        13.928(R)|      SLOW  |         6.151(R)|      FAST  |clock_BUFGP       |   0.000|
ff          |        13.837(R)|      SLOW  |         6.104(R)|      FAST  |clock_BUFGP       |   0.000|
g           |        13.772(R)|      SLOW  |         6.067(R)|      FAST  |clock_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    6.197|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon May 01 23:43:47 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 244 MB



