<profile>

<section name = "Vivado HLS Report for 'pynq_dsp_hls'" level="0">
<item name = "Date">Sun Feb  9 18:35:41 2020
</item>
<item name = "Version">2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)</item>
<item name = "Project">pynq_dsp_hls</item>
<item name = "Solution">pynq_dsp_hls</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00, 7.000, 1.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">10, 79, 10, 79, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">12, 24, 3 ~ 6, -, -, 4, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1277, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, 3, 3275, 5127, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 479, -</column>
<column name="Register">-, -, 1051, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 1, 4, 12, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="pynq_dsp_hls_AXILiteS_s_axi_U">pynq_dsp_hls_AXILiteS_s_axi, 2, 0, 154, 174, 0</column>
<column name="pynq_dsp_hls_fcmpeOg_U6">pynq_dsp_hls_fcmpeOg, 0, 0, 66, 239, 0</column>
<column name="pynq_dsp_hls_fcmpeOg_U7">pynq_dsp_hls_fcmpeOg, 0, 0, 66, 239, 0</column>
<column name="pynq_dsp_hls_fcmpeOg_U8">pynq_dsp_hls_fcmpeOg, 0, 0, 66, 239, 0</column>
<column name="pynq_dsp_hls_fcmpeOg_U9">pynq_dsp_hls_fcmpeOg, 0, 0, 66, 239, 0</column>
<column name="pynq_dsp_hls_fdivcud_U2">pynq_dsp_hls_fdivcud, 0, 0, 761, 994, 0</column>
<column name="pynq_dsp_hls_fdivcud_U3">pynq_dsp_hls_fdivcud, 0, 0, 761, 994, 0</column>
<column name="pynq_dsp_hls_fmulbkb_U1">pynq_dsp_hls_fmulbkb, 0, 3, 143, 321, 0</column>
<column name="pynq_dsp_hls_physMemPtr_V_m_axi_U">pynq_dsp_hls_physMemPtr_V_m_axi, 2, 0, 512, 580, 0</column>
<column name="pynq_dsp_hls_sitodEe_U4">pynq_dsp_hls_sitodEe, 0, 0, 340, 554, 0</column>
<column name="pynq_dsp_hls_sitodEe_U5">pynq_dsp_hls_sitodEe, 0, 0, 340, 554, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ret_V_1_fu_1162_p2">+, 0, 0, 38, 2, 31</column>
<column name="ret_V_fu_442_p2">+, 0, 0, 38, 31, 3</column>
<column name="stageIndex_V_fu_544_p2">+, 0, 0, 12, 3, 1</column>
<column name="sh_amt_1_fu_885_p2">-, 0, 0, 15, 1, 9</column>
<column name="sh_amt_2_fu_990_p2">-, 0, 0, 15, 8, 9</column>
<column name="sh_amt_3_fu_1097_p2">-, 0, 0, 15, 1, 9</column>
<column name="sh_amt_fu_853_p2">-, 0, 0, 15, 8, 9</column>
<column name="sub_ln461_1_fu_1263_p2">-, 0, 0, 31, 1, 24</column>
<column name="sub_ln461_fu_1167_p2">-, 0, 0, 31, 1, 24</column>
<column name="and_ln103_fu_487_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln257_1_fu_729_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln257_2_fu_741_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln257_3_fu_745_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln257_fu_725_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln282_1_fu_1241_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln282_fu_1065_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln284_1_fu_1124_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln284_fu_912_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln285_1_fu_1047_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln285_2_fu_1130_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln285_3_fu_1223_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln285_fu_918_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln295_1_fu_1156_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln295_fu_944_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln60_fu_762_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln61_fu_757_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state62">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op113_readreq_state10">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op351_writeresp_state62">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln257_1_fu_685_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="icmp_ln257_2_fu_596_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln257_3_fu_602_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="icmp_ln257_4_fu_707_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln257_5_fu_713_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="icmp_ln257_fu_679_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln278_1_fu_984_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp_ln278_fu_847_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp_ln282_1_fu_996_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln282_fu_859_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln284_1_fu_1087_p2">icmp, 0, 0, 13, 9, 1</column>
<column name="icmp_ln284_fu_875_p2">icmp, 0, 0, 13, 9, 1</column>
<column name="icmp_ln285_1_fu_1092_p2">icmp, 0, 0, 13, 9, 5</column>
<column name="icmp_ln285_fu_880_p2">icmp, 0, 0, 13, 9, 5</column>
<column name="icmp_ln295_1_fu_1102_p2">icmp, 0, 0, 13, 9, 5</column>
<column name="icmp_ln295_fu_890_p2">icmp, 0, 0, 13, 9, 5</column>
<column name="icmp_ln761_fu_458_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln887_fu_538_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="lshr_ln286_1_fu_1108_p2">lshr, 0, 0, 69, 24, 24</column>
<column name="lshr_ln286_fu_896_p2">lshr, 0, 0, 69, 24, 24</column>
<column name="or_ln103_fu_498_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln257_1_fu_608_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln257_2_fu_719_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln257_fu_691_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln282_1_fu_1114_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln282_fu_902_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln284_1_fu_1144_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln284_fu_932_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln53_fu_563_p2">or, 0, 0, 5, 5, 1</column>
<column name="or_ln98_fu_471_p2">or, 0, 0, 2, 1, 1</column>
<column name="currentData_lch_fu_779_p3">select, 0, 0, 32, 1, 32</column>
<column name="ldst_fu_735_p3">select, 0, 0, 32, 1, 32</column>
<column name="rdst_fu_751_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln278_1_fu_1211_p3">select, 0, 0, 24, 1, 1</column>
<column name="select_ln278_fu_1035_p3">select, 0, 0, 24, 1, 1</column>
<column name="select_ln282_1_fu_1246_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln282_fu_1070_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln285_1_fu_1052_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln285_2_fu_1136_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln285_3_fu_1228_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln285_fu_924_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln288_1_fu_1188_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln288_fu_1012_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln295_1_fu_1205_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln295_fu_1029_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln303_1_fu_1268_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln303_fu_1172_p3">select, 0, 0, 24, 1, 24</column>
<column name="shl_ln297_1_fu_1200_p2">shl, 0, 0, 69, 24, 24</column>
<column name="shl_ln297_fu_1024_p2">shl, 0, 0, 69, 24, 24</column>
<column name="xor_ln103_1_fu_492_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln103_fu_481_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln278_1_fu_1236_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln278_fu_1060_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln282_1_fu_1118_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln282_fu_906_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln284_1_fu_1150_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln284_fu_938_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln285_1_fu_1218_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln285_fu_1042_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln60_fu_769_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln61_fu_798_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln98_fu_476_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">269, 63, 1, 63</column>
<column name="ap_phi_mux_readyLch_flag_1_phi_fu_351_p6">9, 2, 1, 2</column>
<column name="ap_phi_mux_readyRch_flag_1_phi_fu_321_p6">9, 2, 1, 2</column>
<column name="ap_phi_mux_readyRch_new_1_phi_fu_336_p6">9, 2, 1, 2</column>
<column name="configReg_address0">15, 3, 4, 12</column>
<column name="grp_fu_361_p0">15, 3, 32, 96</column>
<column name="physMemPtr_V_ARADDR">15, 3, 32, 96</column>
<column name="physMemPtr_V_ARLEN">15, 3, 32, 96</column>
<column name="physMemPtr_V_WDATA">15, 3, 32, 96</column>
<column name="physMemPtr_V_blk_n_AR">9, 2, 1, 2</column>
<column name="physMemPtr_V_blk_n_AW">9, 2, 1, 2</column>
<column name="physMemPtr_V_blk_n_B">9, 2, 1, 2</column>
<column name="physMemPtr_V_blk_n_R">9, 2, 1, 2</column>
<column name="physMemPtr_V_blk_n_W">9, 2, 1, 2</column>
<column name="readyLch_flag_1_reg_347">15, 3, 1, 3</column>
<column name="readyRch_flag_1_reg_317">15, 3, 1, 3</column>
<column name="t_V_reg_306">9, 2, 3, 6</column>
<column name="x_assign_3_fu_178">9, 2, 32, 64</column>
<column name="x_assign_fu_174">15, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln284_1_reg_1615">1, 0, 1, 0</column>
<column name="and_ln284_reg_1542">1, 0, 1, 0</column>
<column name="and_ln295_1_reg_1625">1, 0, 1, 0</column>
<column name="and_ln295_reg_1552">1, 0, 1, 0</column>
<column name="and_ln61_reg_1486">1, 0, 1, 0</column>
<column name="ap_CS_fsm">62, 0, 62, 0</column>
<column name="configReg_addr_1_reg_1417">2, 0, 4, 2</column>
<column name="configReg_load_1_reg_1426">32, 0, 32, 0</column>
<column name="icmp_ln278_1_reg_1572">1, 0, 1, 0</column>
<column name="icmp_ln278_reg_1505">1, 0, 1, 0</column>
<column name="icmp_ln282_1_reg_1587">1, 0, 1, 0</column>
<column name="icmp_ln282_reg_1520">1, 0, 1, 0</column>
<column name="icmp_ln285_1_reg_1605">1, 0, 1, 0</column>
<column name="icmp_ln285_reg_1532">1, 0, 1, 0</column>
<column name="icmp_ln761_reg_1328">1, 0, 1, 0</column>
<column name="labs_reg_1445">31, 0, 32, 1</column>
<column name="ldst_reg_1469">32, 0, 32, 0</column>
<column name="lrclk_V_0_data_reg">1, 0, 1, 0</column>
<column name="lrclk_V_0_vld_reg">0, 0, 1, 1</column>
<column name="lsrc_V_reg_1362">24, 0, 24, 0</column>
<column name="lsrcf_reg_1392">32, 0, 32, 0</column>
<column name="or_ln103_reg_1337">1, 0, 1, 0</column>
<column name="or_ln257_1_reg_1431">1, 0, 1, 0</column>
<column name="or_ln257_2_reg_1463">1, 0, 1, 0</column>
<column name="or_ln257_reg_1457">1, 0, 1, 0</column>
<column name="p_Result_8_reg_1495">1, 0, 1, 0</column>
<column name="p_Result_9_reg_1562">1, 0, 1, 0</column>
<column name="r_V_reg_1294">30, 0, 30, 0</column>
<column name="rabs_reg_1451">31, 0, 32, 1</column>
<column name="rdst_reg_1475">32, 0, 32, 0</column>
<column name="readyLch">1, 0, 1, 0</column>
<column name="readyLch_flag_1_reg_347">1, 0, 1, 0</column>
<column name="readyRch">1, 0, 1, 0</column>
<column name="readyRch_flag_1_reg_317">1, 0, 1, 0</column>
<column name="readyRch_new_1_reg_331">1, 0, 1, 0</column>
<column name="reg_422">32, 0, 32, 0</column>
<column name="reg_V_1_reg_1557">32, 0, 32, 0</column>
<column name="reg_V_reg_1490">32, 0, 32, 0</column>
<column name="ret_V_1_reg_1630">31, 0, 31, 0</column>
<column name="ret_V_reg_1304">31, 0, 31, 0</column>
<column name="rsrc_V_reg_1367">24, 0, 24, 0</column>
<column name="rsrcf_reg_1398">32, 0, 32, 0</column>
<column name="select_ln282_1_reg_1640">24, 0, 24, 0</column>
<column name="select_ln282_reg_1593">24, 0, 24, 0</column>
<column name="select_ln285_2_reg_1620">24, 0, 24, 0</column>
<column name="select_ln285_reg_1547">24, 0, 24, 0</column>
<column name="select_ln303_1_reg_1653">24, 0, 24, 0</column>
<column name="select_ln303_reg_1635">24, 0, 24, 0</column>
<column name="sh_amt_1_reg_1537">9, 0, 9, 0</column>
<column name="sh_amt_2_reg_1579">9, 0, 9, 0</column>
<column name="sh_amt_3_reg_1610">9, 0, 9, 0</column>
<column name="sh_amt_reg_1512">9, 0, 9, 0</column>
<column name="stageIndex_V_reg_1407">3, 0, 3, 0</column>
<column name="status_V_reg_1323">32, 0, 32, 0</column>
<column name="t_V_reg_306">3, 0, 3, 0</column>
<column name="threash_reg_1437">32, 0, 32, 0</column>
<column name="tmp_12_reg_1481">1, 0, 1, 0</column>
<column name="tmp_1_reg_1387">32, 0, 32, 0</column>
<column name="tmp_2_reg_1526">23, 0, 24, 1</column>
<column name="tmp_4_reg_1599">23, 0, 24, 1</column>
<column name="tmp_reg_1382">32, 0, 32, 0</column>
<column name="trunc_ln125_reg_1422">4, 0, 4, 0</column>
<column name="trunc_ln270_1_reg_1567">23, 0, 23, 0</column>
<column name="trunc_ln270_reg_1500">23, 0, 23, 0</column>
<column name="x_assign_3_fu_178">32, 0, 32, 0</column>
<column name="x_assign_fu_174">32, 0, 32, 0</column>
<column name="zext_ln215_reg_1299">30, 0, 31, 1</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_AWADDR">in, 7, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_ARADDR">in, 7, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, array</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, pynq_dsp_hls, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, pynq_dsp_hls, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, pynq_dsp_hls, return value</column>
<column name="lrclk_V">in, 1, ap_none, lrclk_V, scalar</column>
<column name="m_axi_physMemPtr_V_AWVALID">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWREADY">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWADDR">out, 32, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWID">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWLEN">out, 8, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWSIZE">out, 3, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWBURST">out, 2, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWLOCK">out, 2, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWCACHE">out, 4, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWPROT">out, 3, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWQOS">out, 4, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWREGION">out, 4, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWUSER">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_WVALID">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_WREADY">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_WDATA">out, 32, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_WSTRB">out, 4, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_WLAST">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_WID">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_WUSER">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARVALID">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARREADY">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARADDR">out, 32, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARID">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARLEN">out, 8, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARSIZE">out, 3, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARBURST">out, 2, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARLOCK">out, 2, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARCACHE">out, 4, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARPROT">out, 3, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARQOS">out, 4, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARREGION">out, 4, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARUSER">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_RVALID">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_RREADY">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_RDATA">in, 32, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_RLAST">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_RID">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_RUSER">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_RRESP">in, 2, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_BVALID">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_BREADY">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_BRESP">in, 2, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_BID">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_BUSER">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="srcL">out, 32, ap_vld, srcL, pointer</column>
<column name="srcL_ap_vld">out, 1, ap_vld, srcL, pointer</column>
<column name="srcR">out, 32, ap_vld, srcR, pointer</column>
<column name="srcR_ap_vld">out, 1, ap_vld, srcR, pointer</column>
<column name="dstL">out, 32, ap_vld, dstL, pointer</column>
<column name="dstL_ap_vld">out, 1, ap_vld, dstL, pointer</column>
<column name="dstR">out, 32, ap_vld, dstR, pointer</column>
<column name="dstR_ap_vld">out, 1, ap_vld, dstR, pointer</column>
<column name="numOfStage_V">out, 32, ap_vld, numOfStage_V, pointer</column>
<column name="numOfStage_V_ap_vld">out, 1, ap_vld, numOfStage_V, pointer</column>
<column name="configSizePerStage_V">out, 32, ap_vld, configSizePerStage_V, pointer</column>
<column name="configSizePerStage_V_ap_vld">out, 1, ap_vld, configSizePerStage_V, pointer</column>
</table>
</item>
</section>
</profile>
