\doxysection{RCC\+\_\+\+Type\+Def Struct Reference}
\label{struct_r_c_c___type_def}\index{RCC\_TypeDef@{RCC\_TypeDef}}


Reset and Clock Control.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PLLCFGR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CFGR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CIR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ AHB1\+RSTR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ AHB2\+RSTR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ AHB3\+RSTR}
\item 
uint32\+\_\+t \textbf{ RESERVED0}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ APB1\+RSTR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ APB2\+RSTR}
\item 
uint32\+\_\+t \textbf{ RESERVED1} [2]
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ AHB1\+ENR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ AHB2\+ENR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ AHB3\+ENR}
\item 
uint32\+\_\+t \textbf{ RESERVED2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ APB1\+ENR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ APB2\+ENR}
\item 
uint32\+\_\+t \textbf{ RESERVED3} [2]
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ AHB1\+LPENR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ AHB2\+LPENR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ AHB3\+LPENR}
\item 
uint32\+\_\+t \textbf{ RESERVED4}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ APB1\+LPENR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ APB2\+LPENR}
\item 
uint32\+\_\+t \textbf{ RESERVED5} [2]
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BDCR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CSR}
\item 
uint32\+\_\+t \textbf{ RESERVED6} [2]
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SSCGR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PLLI2\+SCFGR}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Reset and Clock Control. 

\doxysubsection{Field Documentation}
\label{struct_r_c_c___type_def_a1e9c75b06c99d0611535f38c7b4aa845} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB1ENR@{AHB1ENR}}
\index{AHB1ENR@{AHB1ENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{AHB1ENR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t AHB1\+ENR}

RCC AHB1 peripheral clock register, Address offset\+: 0x30 \label{struct_r_c_c___type_def_aae70b1922167eb58d564cb82d39fd10b} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB1LPENR@{AHB1LPENR}}
\index{AHB1LPENR@{AHB1LPENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{AHB1LPENR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t AHB1\+LPENR}

RCC AHB1 peripheral clock enable in low power mode register, Address offset\+: 0x50 \label{struct_r_c_c___type_def_a46c20c598e9e12f919f0ea47ebcbc90f} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB1RSTR@{AHB1RSTR}}
\index{AHB1RSTR@{AHB1RSTR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{AHB1RSTR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t AHB1\+RSTR}

RCC AHB1 peripheral reset register, Address offset\+: 0x10 \label{struct_r_c_c___type_def_a5e92ed32c33c92e7ebf6919400ad535b} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB2ENR@{AHB2ENR}}
\index{AHB2ENR@{AHB2ENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{AHB2ENR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t AHB2\+ENR}

RCC AHB2 peripheral clock register, Address offset\+: 0x34 \label{struct_r_c_c___type_def_a2b30982547fae7d545d260312771b5c9} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB2LPENR@{AHB2LPENR}}
\index{AHB2LPENR@{AHB2LPENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{AHB2LPENR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t AHB2\+LPENR}

RCC AHB2 peripheral clock enable in low power mode register, Address offset\+: 0x54 \label{struct_r_c_c___type_def_a78a5aa9dd5694c48a7d8e66888a46450} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB2RSTR@{AHB2RSTR}}
\index{AHB2RSTR@{AHB2RSTR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{AHB2RSTR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t AHB2\+RSTR}

RCC AHB2 peripheral reset register, Address offset\+: 0x14 \label{struct_r_c_c___type_def_acdaa650fcd63730825479f6e8f70d4c0} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB3ENR@{AHB3ENR}}
\index{AHB3ENR@{AHB3ENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{AHB3ENR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t AHB3\+ENR}

RCC AHB3 peripheral clock register, Address offset\+: 0x38 \label{struct_r_c_c___type_def_a2ff82b9bf0231645108965aa0febd766} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB3LPENR@{AHB3LPENR}}
\index{AHB3LPENR@{AHB3LPENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{AHB3LPENR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t AHB3\+LPENR}

RCC AHB3 peripheral clock enable in low power mode register, Address offset\+: 0x58 \label{struct_r_c_c___type_def_a28560c5bfeb45326ea7f2019dba57bea} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!AHB3RSTR@{AHB3RSTR}}
\index{AHB3RSTR@{AHB3RSTR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{AHB3RSTR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t AHB3\+RSTR}

RCC AHB3 peripheral reset register, Address offset\+: 0x18 \label{struct_r_c_c___type_def_ac88901e2eb35079b7b58a185e6bf554c} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB1ENR@{APB1ENR}}
\index{APB1ENR@{APB1ENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{APB1ENR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t APB1\+ENR}

RCC APB1 peripheral clock enable register, Address offset\+: 0x40 \label{struct_r_c_c___type_def_ad85a9951a7be79fe08ffc90f796f071b} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB1LPENR@{APB1LPENR}}
\index{APB1LPENR@{APB1LPENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{APB1LPENR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t APB1\+LPENR}

RCC APB1 peripheral clock enable in low power mode register, Address offset\+: 0x60 \label{struct_r_c_c___type_def_a7da5d372374bc59e9b9af750b01d6a78} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB1RSTR@{APB1RSTR}}
\index{APB1RSTR@{APB1RSTR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{APB1RSTR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t APB1\+RSTR}

RCC APB1 peripheral reset register, Address offset\+: 0x20 \label{struct_r_c_c___type_def_acc7bb47dddd2d94de124f74886d919be} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB2ENR@{APB2ENR}}
\index{APB2ENR@{APB2ENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{APB2ENR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t APB2\+ENR}

RCC APB2 peripheral clock enable register, Address offset\+: 0x44 \label{struct_r_c_c___type_def_aba51c57f9506e14a6f5983526c78943b} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB2LPENR@{APB2LPENR}}
\index{APB2LPENR@{APB2LPENR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{APB2LPENR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t APB2\+LPENR}

RCC APB2 peripheral clock enable in low power mode register, Address offset\+: 0x64 \label{struct_r_c_c___type_def_ab2c5389c9ff4ac188cd498b8f7170968} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!APB2RSTR@{APB2RSTR}}
\index{APB2RSTR@{APB2RSTR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{APB2RSTR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t APB2\+RSTR}

RCC APB2 peripheral reset register, Address offset\+: 0x24 \label{struct_r_c_c___type_def_a0b9a3ced775287c8585a6a61af4b40e9} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!BDCR@{BDCR}}
\index{BDCR@{BDCR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{BDCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BDCR}

RCC Backup domain control register, Address offset\+: 0x70 \label{struct_r_c_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CFGR@{CFGR}}
\index{CFGR@{CFGR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{CFGR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CFGR}

RCC clock configuration register, Address offset\+: 0x08 \label{struct_r_c_c___type_def_a907d8154c80b7e385478943f90b17a3b} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CIR@{CIR}}
\index{CIR@{CIR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{CIR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CIR}

RCC clock interrupt register, Address offset\+: 0x0C \label{struct_r_c_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CR@{CR}}
\index{CR@{CR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{CR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CR}

RCC clock control register, Address offset\+: 0x00 \label{struct_r_c_c___type_def_a876dd0a8546697065f406b7543e27af2} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!CSR@{CSR}}
\index{CSR@{CSR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{CSR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CSR}

RCC clock control \& status register, Address offset\+: 0x74 \label{struct_r_c_c___type_def_ae6ff257862eba6b4b367feea786bf1fd} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!PLLCFGR@{PLLCFGR}}
\index{PLLCFGR@{PLLCFGR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{PLLCFGR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PLLCFGR}

RCC PLL configuration register, Address offset\+: 0x04 \label{struct_r_c_c___type_def_a2d08d5f995ed77228eb56741184a1bb6} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!PLLI2SCFGR@{PLLI2SCFGR}}
\index{PLLI2SCFGR@{PLLI2SCFGR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{PLLI2SCFGR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PLLI2\+SCFGR}

RCC PLLI2S configuration register, Address offset\+: 0x84 \label{struct_r_c_c___type_def_af86c61a5d38a4fc9cef942a12744486b} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{RESERVED0}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED0}

Reserved, 0x1C ~\newline
 \label{struct_r_c_c___type_def_a28d88d9a08aab1adbebea61c42ef901e} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{RESERVED1}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1[2]}

Reserved, 0x28-\/0x2C ~\newline
 \label{struct_r_c_c___type_def_a4c9b972a304c0e08ca27cbe57627c496} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{RESERVED2}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED2}

Reserved, 0x3C ~\newline
 \label{struct_r_c_c___type_def_ab6f0f833dbe064708de75d95c68c32fd} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{RESERVED3}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED3[2]}

Reserved, 0x48-\/0x4C ~\newline
 \label{struct_r_c_c___type_def_ac0018930ee9f18afda25b695b9a4ec16} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{RESERVED4}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED4}

Reserved, 0x5C ~\newline
 \label{struct_r_c_c___type_def_ac0eb05794aeee3b4ed69c8fe54c9be3b} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{RESERVED5}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED5[2]}

Reserved, 0x68-\/0x6C ~\newline
 \label{struct_r_c_c___type_def_a10da398d74a1f88d5b42bd40718d9447} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!RESERVED6@{RESERVED6}}
\index{RESERVED6@{RESERVED6}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{RESERVED6}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED6[2]}

Reserved, 0x78-\/0x7C ~\newline
 \label{struct_r_c_c___type_def_aaef3da59eaf7c6dfdf9a12fd60ce58a8} 
\index{RCC\_TypeDef@{RCC\_TypeDef}!SSCGR@{SSCGR}}
\index{SSCGR@{SSCGR}!RCC\_TypeDef@{RCC\_TypeDef}}
\doxysubsubsection{SSCGR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SSCGR}

RCC spread spectrum clock generation register, Address offset\+: 0x80 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Inc/\textbf{ stm32f4xx.\+h}\end{DoxyCompactItemize}
