;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #105, 100
	SUB @0, @2
	SUB #72, @220
	SPL 542, <19
	DJN -1, @-20
	SPL 542, <19
	SPL 12, <19
	SUB @-127, 100
	ADD @130, 9
	ADD @130, 9
	SUB #72, @200
	SPL -100, -602
	ADD #105, 100
	SUB @12, @10
	SUB @12, @10
	ADD 210, 60
	SPL -5, -12
	SPL 0, <-22
	MOV -7, <-20
	ADD -7, <220
	ADD #105, 100
	ADD #105, 100
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	MOV -7, <-20
	ADD 270, 60
	ADD 270, 60
	SPL 0, <-22
	SPL 0, <-22
	SPL 0, <-22
	SUB @-127, 100
	SUB @-127, 100
	SPL 0, <-22
	DJN -1, @-20
	ADD -7, <220
	ADD @13, 0
	ADD -7, <220
	ADD -7, <220
	SPL @72, @200
	ADD <-7, <220
	CMP -207, <-120
	MOV -7, <-20
	CMP -207, <-120
	CMP -207, <-120
	SUB @-127, 100
	JMN 0, <-422
