# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
# Date created = 18:55:07  February 20, 2020
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		first_cpu_mem_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name TOP_LEVEL_ENTITY first_cpu_mem
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "18:55:07  FEBRUARY 20, 2020"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_M23 -to CLK
set_location_assignment PIN_G21 -to cpu_out[7]
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_G22 -to cpu_out[6]
set_location_assignment PIN_G20 -to cpu_out[5]
set_location_assignment PIN_H21 -to cpu_out[4]
set_location_assignment PIN_E24 -to cpu_out[3]
set_location_assignment PIN_E25 -to cpu_out[2]
set_location_assignment PIN_E22 -to cpu_out[1]
set_location_assignment PIN_E21 -to cpu_out[0]
set_location_assignment PIN_H22 -to HEX0[6]
set_location_assignment PIN_J22 -to HEX0[5]
set_location_assignment PIN_L25 -to HEX0[4]
set_location_assignment PIN_L26 -to HEX0[3]
set_location_assignment PIN_E17 -to HEX0[2]
set_location_assignment PIN_F22 -to HEX0[1]
set_location_assignment PIN_G18 -to HEX0[0]
set_location_assignment PIN_H15 -to MEM_OUT[9]
set_location_assignment PIN_G16 -to MEM_OUT[8]
set_location_assignment PIN_H19 -to MEM_OUT[7]
set_location_assignment PIN_J19 -to MEM_OUT[6]
set_location_assignment PIN_E18 -to MEM_OUT[5]
set_location_assignment PIN_F18 -to MEM_OUT[4]
set_location_assignment PIN_F21 -to MEM_OUT[3]
set_location_assignment PIN_F19 -to MEM_OUT[1]
set_location_assignment PIN_G19 -to MEM_OUT[0]
set_location_assignment PIN_E19 -to MEM_OUT[2]
set_global_assignment -name SIMULATION_MODE FUNCTIONAL
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST ON -section_id eda_simulation
set_location_assignment PIN_R24 -to RST
set_global_assignment -name BSF_FILE bcd2ssd.bsf
set_global_assignment -name VHDL_FILE bcd2ssd.vhd
set_global_assignment -name BSF_FILE inc.bsf
set_global_assignment -name MIF_FILE rom.mif
set_global_assignment -name SOURCE_FILE lpm_add_sub0.cmp
set_global_assignment -name SDC_FILE SDC1.sdc
set_global_assignment -name QIP_FILE lpm_add_sub0.qip
set_global_assignment -name BDF_FILE first_cpu_mem.bdf
set_global_assignment -name VHDL_FILE lpm_add_sub0.vhd
set_global_assignment -name VHDL_FILE inc.vhd
set_global_assignment -name VECTOR_WAVEFORM_FILE first_cpu_mem.vwf
set_global_assignment -name INCREMENTAL_VECTOR_INPUT_SOURCE first_cpu_mem.vwf
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top