<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>Support Files for the Black Box Module</title><link rel="Prev" href="creating_NGO_modules.htm" title="Previous" /><link rel="Next" href="instantiating_NGO.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/module.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pkQHkyulbffMPZWuSxvqs0g" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/User%20Guides/Design%20Entry/support_files_for_black_box.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Getting%20Startred/Getting_Started.htm">User Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="performing_design_entry.htm#1343799">Entering the Design</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="designing_with_modules.htm#1343799">Designing with Modules</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="black_box_intro.htm#1343799">Creating Your Own Black Box Modules</a> &gt; Support Files for the Black Box Module</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h4 id="ww1343799" class="Heading3"><span></span>Support Files for the Black Box Module</h4><p id="ww1374794" class="BodyAfterHead"><span></span>To maximize the value of a black box module, you need to create additional material such as declaration and instantiation templates, a data sheet, a simulation model, and timing attributes. The declaration and instantiation templates are the minimum information someone else will need to use the module. The other items are recommended but not required.</p><h5 id="ww1374802" class="HeadingRunIn"><span></span>Declaration Templates</h5><p id="ww1374786" class="Body"><span></span>Users will need to know how to declare the module in their designs. The simplest way to is to supply a file with the code. In the file, create an empty Verilog module or VHDL architecture declaration. Add “black box” synthesis attributes for the module and any ports that must attach to external PIOs. See <span class="Hyperlink"><a href="../../User%20Guides/Design%20Entry/support_files_for_black_box.htm#ww1343802" title="Support Files for the Black Box Module">this figure</a></span> for an example (the synthesis attribute is for Synplify Pro).</p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><caption class="FigureTitle" style="caption-side: top"><div id="ww1343802" class="FigureTitle">Verilog Sample Declaration</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1343804" class="Code">module top (DAT_B, DAT_A, CD, CK, DAT, OE)<br />/* synthesis syn_black_box black_box_pad_pin="DAT_B[15:0]" */;<br />input CD;<br />input CK;<br />input OE;<br />input [15:0] DAT; <br />inout [15:0] DAT_B;<br />output [15:0] DAT_A;<br />endmodule</pre></td></tr></table></div><h5 id="ww1343810" class="HeadingRunIn"><span></span>Instantiation Template</h5><p id="ww1374813" class="Body"><span></span>Users will also need a template for instantiating the module. In another file, create a Verilog or VHDL instantiation template such as shown in <span class="Hyperlink"><a href="../../User%20Guides/Design%20Entry/support_files_for_black_box.htm#ww1343807" title="Support Files for the Black Box Module">this figure</a></span>. Include the “FILE=” attribute for the .ngo file name. The synthesis attribute is for Synplify Pro.</p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><caption class="FigureTitle" style="caption-side: top"><div id="ww1343807" class="FigureTitle">Verilog Sample Instantiation Template</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1343809" class="Code">// Register/Bidirectional Circuit (Lattice NGO)<br />top top_1_ (<br />.DAT_B (DAT_B),<br />.DAT_A (DAT_A),<br />.CD (CD), <br />.CK (CK), <br />.DAT (cnt), <br />.OE (OE))<br />/* synthesis FILE="top.ngo" */;</pre></td></tr></table></div><h5 id="ww1374879" class="HeadingRunIn"><span></span>Data Sheet</h5><p id="ww1374880" class="Body"><span></span>Users will probably need more information to use the module effectively. So create a data sheet for the module with details about what the module does, I/O port function and format, and support contacts.</p><h5 id="ww1374901" class="HeadingRunIn"><span></span>Simulation Model</h5><p id="ww1374902" class="Body"><span></span>To fully simulate their designs, users will need a simulation model of the module. Base the model on RTL code. If there are restrictions on how the module is used, pre-compile the model for the target simulator. If you provide the RTL itself, make it clear that the RTL should not be re-synthesized unless you are willing to risk timing changes.</p><h5 id="ww1343812" class="HeadingRunIn"><span></span>Timing Attributes</h5><p id="ww1374845" class="Body"><span></span>To fully analyze the timing of their designs, users will need timing information for the module. Create an example use of the module and run static timing analysis. Then add “black box timing” attributes to the Verilog module or VHDL component declaration file.</p></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>