#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x108a6c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x108a850 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x107d2d0 .functor NOT 1, L_0x10d7ed0, C4<0>, C4<0>, C4<0>;
L_0x10d7cb0 .functor XOR 2, L_0x10d7b50, L_0x10d7c10, C4<00>, C4<00>;
L_0x10d7dc0 .functor XOR 2, L_0x10d7cb0, L_0x10d7d20, C4<00>, C4<00>;
v0x10d3870_0 .net *"_ivl_10", 1 0, L_0x10d7d20;  1 drivers
v0x10d3970_0 .net *"_ivl_12", 1 0, L_0x10d7dc0;  1 drivers
v0x10d3a50_0 .net *"_ivl_2", 1 0, L_0x10d6c30;  1 drivers
v0x10d3b10_0 .net *"_ivl_4", 1 0, L_0x10d7b50;  1 drivers
v0x10d3bf0_0 .net *"_ivl_6", 1 0, L_0x10d7c10;  1 drivers
v0x10d3d20_0 .net *"_ivl_8", 1 0, L_0x10d7cb0;  1 drivers
v0x10d3e00_0 .net "a", 0 0, v0x10d0ac0_0;  1 drivers
v0x10d3ea0_0 .net "b", 0 0, v0x10d0b60_0;  1 drivers
v0x10d3f40_0 .net "c", 0 0, v0x10d0c00_0;  1 drivers
v0x10d3fe0_0 .var "clk", 0 0;
v0x10d4080_0 .net "d", 0 0, v0x10d0d40_0;  1 drivers
v0x10d4120_0 .net "out_pos_dut", 0 0, L_0x10d78d0;  1 drivers
v0x10d41c0_0 .net "out_pos_ref", 0 0, L_0x10d56f0;  1 drivers
v0x10d4260_0 .net "out_sop_dut", 0 0, L_0x10d6650;  1 drivers
v0x10d4300_0 .net "out_sop_ref", 0 0, L_0x10ab230;  1 drivers
v0x10d43a0_0 .var/2u "stats1", 223 0;
v0x10d4440_0 .var/2u "strobe", 0 0;
v0x10d44e0_0 .net "tb_match", 0 0, L_0x10d7ed0;  1 drivers
v0x10d45b0_0 .net "tb_mismatch", 0 0, L_0x107d2d0;  1 drivers
v0x10d4650_0 .net "wavedrom_enable", 0 0, v0x10d1010_0;  1 drivers
v0x10d4720_0 .net "wavedrom_title", 511 0, v0x10d10b0_0;  1 drivers
L_0x10d6c30 .concat [ 1 1 0 0], L_0x10d56f0, L_0x10ab230;
L_0x10d7b50 .concat [ 1 1 0 0], L_0x10d56f0, L_0x10ab230;
L_0x10d7c10 .concat [ 1 1 0 0], L_0x10d78d0, L_0x10d6650;
L_0x10d7d20 .concat [ 1 1 0 0], L_0x10d56f0, L_0x10ab230;
L_0x10d7ed0 .cmp/eeq 2, L_0x10d6c30, L_0x10d7dc0;
S_0x108a9e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x108a850;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x107d6b0 .functor AND 1, v0x10d0c00_0, v0x10d0d40_0, C4<1>, C4<1>;
L_0x107da90 .functor NOT 1, v0x10d0ac0_0, C4<0>, C4<0>, C4<0>;
L_0x107de70 .functor NOT 1, v0x10d0b60_0, C4<0>, C4<0>, C4<0>;
L_0x107e0f0 .functor AND 1, L_0x107da90, L_0x107de70, C4<1>, C4<1>;
L_0x1095360 .functor AND 1, L_0x107e0f0, v0x10d0c00_0, C4<1>, C4<1>;
L_0x10ab230 .functor OR 1, L_0x107d6b0, L_0x1095360, C4<0>, C4<0>;
L_0x10d4b70 .functor NOT 1, v0x10d0b60_0, C4<0>, C4<0>, C4<0>;
L_0x10d4be0 .functor OR 1, L_0x10d4b70, v0x10d0d40_0, C4<0>, C4<0>;
L_0x10d4cf0 .functor AND 1, v0x10d0c00_0, L_0x10d4be0, C4<1>, C4<1>;
L_0x10d4db0 .functor NOT 1, v0x10d0ac0_0, C4<0>, C4<0>, C4<0>;
L_0x10d4e80 .functor OR 1, L_0x10d4db0, v0x10d0b60_0, C4<0>, C4<0>;
L_0x10d4ef0 .functor AND 1, L_0x10d4cf0, L_0x10d4e80, C4<1>, C4<1>;
L_0x10d5070 .functor NOT 1, v0x10d0b60_0, C4<0>, C4<0>, C4<0>;
L_0x10d50e0 .functor OR 1, L_0x10d5070, v0x10d0d40_0, C4<0>, C4<0>;
L_0x10d5000 .functor AND 1, v0x10d0c00_0, L_0x10d50e0, C4<1>, C4<1>;
L_0x10d5270 .functor NOT 1, v0x10d0ac0_0, C4<0>, C4<0>, C4<0>;
L_0x10d5370 .functor OR 1, L_0x10d5270, v0x10d0d40_0, C4<0>, C4<0>;
L_0x10d5430 .functor AND 1, L_0x10d5000, L_0x10d5370, C4<1>, C4<1>;
L_0x10d55e0 .functor XNOR 1, L_0x10d4ef0, L_0x10d5430, C4<0>, C4<0>;
v0x107cc00_0 .net *"_ivl_0", 0 0, L_0x107d6b0;  1 drivers
v0x107d000_0 .net *"_ivl_12", 0 0, L_0x10d4b70;  1 drivers
v0x107d3e0_0 .net *"_ivl_14", 0 0, L_0x10d4be0;  1 drivers
v0x107d7c0_0 .net *"_ivl_16", 0 0, L_0x10d4cf0;  1 drivers
v0x107dba0_0 .net *"_ivl_18", 0 0, L_0x10d4db0;  1 drivers
v0x107df80_0 .net *"_ivl_2", 0 0, L_0x107da90;  1 drivers
v0x107e200_0 .net *"_ivl_20", 0 0, L_0x10d4e80;  1 drivers
v0x10cf030_0 .net *"_ivl_24", 0 0, L_0x10d5070;  1 drivers
v0x10cf110_0 .net *"_ivl_26", 0 0, L_0x10d50e0;  1 drivers
v0x10cf1f0_0 .net *"_ivl_28", 0 0, L_0x10d5000;  1 drivers
v0x10cf2d0_0 .net *"_ivl_30", 0 0, L_0x10d5270;  1 drivers
v0x10cf3b0_0 .net *"_ivl_32", 0 0, L_0x10d5370;  1 drivers
v0x10cf490_0 .net *"_ivl_36", 0 0, L_0x10d55e0;  1 drivers
L_0x7fa7ec59f018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x10cf550_0 .net *"_ivl_38", 0 0, L_0x7fa7ec59f018;  1 drivers
v0x10cf630_0 .net *"_ivl_4", 0 0, L_0x107de70;  1 drivers
v0x10cf710_0 .net *"_ivl_6", 0 0, L_0x107e0f0;  1 drivers
v0x10cf7f0_0 .net *"_ivl_8", 0 0, L_0x1095360;  1 drivers
v0x10cf8d0_0 .net "a", 0 0, v0x10d0ac0_0;  alias, 1 drivers
v0x10cf990_0 .net "b", 0 0, v0x10d0b60_0;  alias, 1 drivers
v0x10cfa50_0 .net "c", 0 0, v0x10d0c00_0;  alias, 1 drivers
v0x10cfb10_0 .net "d", 0 0, v0x10d0d40_0;  alias, 1 drivers
v0x10cfbd0_0 .net "out_pos", 0 0, L_0x10d56f0;  alias, 1 drivers
v0x10cfc90_0 .net "out_sop", 0 0, L_0x10ab230;  alias, 1 drivers
v0x10cfd50_0 .net "pos0", 0 0, L_0x10d4ef0;  1 drivers
v0x10cfe10_0 .net "pos1", 0 0, L_0x10d5430;  1 drivers
L_0x10d56f0 .functor MUXZ 1, L_0x7fa7ec59f018, L_0x10d4ef0, L_0x10d55e0, C4<>;
S_0x10cff90 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x108a850;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x10d0ac0_0 .var "a", 0 0;
v0x10d0b60_0 .var "b", 0 0;
v0x10d0c00_0 .var "c", 0 0;
v0x10d0ca0_0 .net "clk", 0 0, v0x10d3fe0_0;  1 drivers
v0x10d0d40_0 .var "d", 0 0;
v0x10d0e30_0 .var/2u "fail", 0 0;
v0x10d0ed0_0 .var/2u "fail1", 0 0;
v0x10d0f70_0 .net "tb_match", 0 0, L_0x10d7ed0;  alias, 1 drivers
v0x10d1010_0 .var "wavedrom_enable", 0 0;
v0x10d10b0_0 .var "wavedrom_title", 511 0;
E_0x1089030/0 .event negedge, v0x10d0ca0_0;
E_0x1089030/1 .event posedge, v0x10d0ca0_0;
E_0x1089030 .event/or E_0x1089030/0, E_0x1089030/1;
S_0x10d02c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x10cff90;
 .timescale -12 -12;
v0x10d0500_0 .var/2s "i", 31 0;
E_0x1088ed0 .event posedge, v0x10d0ca0_0;
S_0x10d0600 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x10cff90;
 .timescale -12 -12;
v0x10d0800_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x10d08e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x10cff90;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x10d1290 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x108a850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x10d58a0 .functor NOT 1, v0x10d0ac0_0, C4<0>, C4<0>, C4<0>;
L_0x10d5930 .functor NOT 1, v0x10d0b60_0, C4<0>, C4<0>, C4<0>;
L_0x10d5ad0 .functor AND 1, L_0x10d58a0, L_0x10d5930, C4<1>, C4<1>;
L_0x10d5be0 .functor AND 1, L_0x10d5ad0, v0x10d0c00_0, C4<1>, C4<1>;
L_0x10d5de0 .functor NOT 1, v0x10d0d40_0, C4<0>, C4<0>, C4<0>;
L_0x10d5f60 .functor AND 1, L_0x10d5be0, L_0x10d5de0, C4<1>, C4<1>;
L_0x10d60b0 .functor NOT 1, v0x10d0ac0_0, C4<0>, C4<0>, C4<0>;
L_0x10d6230 .functor AND 1, L_0x10d60b0, v0x10d0b60_0, C4<1>, C4<1>;
L_0x10d6340 .functor AND 1, L_0x10d6230, v0x10d0c00_0, C4<1>, C4<1>;
L_0x10d6400 .functor AND 1, L_0x10d6340, v0x10d0d40_0, C4<1>, C4<1>;
L_0x10d6520 .functor OR 1, L_0x10d5f60, L_0x10d6400, C4<0>, C4<0>;
L_0x10d65e0 .functor AND 1, v0x10d0ac0_0, v0x10d0b60_0, C4<1>, C4<1>;
L_0x10d66c0 .functor AND 1, L_0x10d65e0, v0x10d0c00_0, C4<1>, C4<1>;
L_0x10d6780 .functor AND 1, L_0x10d66c0, v0x10d0d40_0, C4<1>, C4<1>;
L_0x10d6650 .functor OR 1, L_0x10d6520, L_0x10d6780, C4<0>, C4<0>;
L_0x10d69b0 .functor NOT 1, v0x10d0ac0_0, C4<0>, C4<0>, C4<0>;
L_0x10d6ab0 .functor NOT 1, v0x10d0b60_0, C4<0>, C4<0>, C4<0>;
L_0x10d6b20 .functor OR 1, L_0x10d69b0, L_0x10d6ab0, C4<0>, C4<0>;
L_0x10d6cd0 .functor OR 1, L_0x10d6b20, v0x10d0c00_0, C4<0>, C4<0>;
L_0x10d6d90 .functor NOT 1, v0x10d0d40_0, C4<0>, C4<0>, C4<0>;
L_0x10d6eb0 .functor OR 1, L_0x10d6cd0, L_0x10d6d90, C4<0>, C4<0>;
L_0x10d6fc0 .functor NOT 1, v0x10d0ac0_0, C4<0>, C4<0>, C4<0>;
L_0x10d70f0 .functor OR 1, L_0x10d6fc0, v0x10d0b60_0, C4<0>, C4<0>;
L_0x10d71b0 .functor OR 1, L_0x10d70f0, v0x10d0c00_0, C4<0>, C4<0>;
L_0x10d7340 .functor OR 1, L_0x10d71b0, v0x10d0d40_0, C4<0>, C4<0>;
L_0x10d7400 .functor AND 1, L_0x10d6eb0, L_0x10d7340, C4<1>, C4<1>;
L_0x10d75f0 .functor OR 1, v0x10d0ac0_0, v0x10d0b60_0, C4<0>, C4<0>;
L_0x10d7660 .functor OR 1, L_0x10d75f0, v0x10d0c00_0, C4<0>, C4<0>;
L_0x10d7810 .functor OR 1, L_0x10d7660, v0x10d0d40_0, C4<0>, C4<0>;
L_0x10d78d0 .functor AND 1, L_0x10d7400, L_0x10d7810, C4<1>, C4<1>;
v0x10d1450_0 .net *"_ivl_0", 0 0, L_0x10d58a0;  1 drivers
v0x10d1530_0 .net *"_ivl_10", 0 0, L_0x10d5f60;  1 drivers
v0x10d1610_0 .net *"_ivl_12", 0 0, L_0x10d60b0;  1 drivers
v0x10d1700_0 .net *"_ivl_14", 0 0, L_0x10d6230;  1 drivers
v0x10d17e0_0 .net *"_ivl_16", 0 0, L_0x10d6340;  1 drivers
v0x10d1910_0 .net *"_ivl_18", 0 0, L_0x10d6400;  1 drivers
v0x10d19f0_0 .net *"_ivl_2", 0 0, L_0x10d5930;  1 drivers
v0x10d1ad0_0 .net *"_ivl_21", 0 0, L_0x10d6520;  1 drivers
v0x10d1b90_0 .net *"_ivl_22", 0 0, L_0x10d65e0;  1 drivers
v0x10d1d00_0 .net *"_ivl_24", 0 0, L_0x10d66c0;  1 drivers
v0x10d1de0_0 .net *"_ivl_26", 0 0, L_0x10d6780;  1 drivers
v0x10d1ec0_0 .net *"_ivl_30", 0 0, L_0x10d69b0;  1 drivers
v0x10d1fa0_0 .net *"_ivl_32", 0 0, L_0x10d6ab0;  1 drivers
v0x10d2080_0 .net *"_ivl_34", 0 0, L_0x10d6b20;  1 drivers
v0x10d2160_0 .net *"_ivl_36", 0 0, L_0x10d6cd0;  1 drivers
v0x10d2240_0 .net *"_ivl_38", 0 0, L_0x10d6d90;  1 drivers
v0x10d2320_0 .net *"_ivl_4", 0 0, L_0x10d5ad0;  1 drivers
v0x10d2510_0 .net *"_ivl_40", 0 0, L_0x10d6eb0;  1 drivers
v0x10d25f0_0 .net *"_ivl_42", 0 0, L_0x10d6fc0;  1 drivers
v0x10d26d0_0 .net *"_ivl_44", 0 0, L_0x10d70f0;  1 drivers
v0x10d27b0_0 .net *"_ivl_46", 0 0, L_0x10d71b0;  1 drivers
v0x10d2890_0 .net *"_ivl_48", 0 0, L_0x10d7340;  1 drivers
v0x10d2970_0 .net *"_ivl_51", 0 0, L_0x10d7400;  1 drivers
v0x10d2a30_0 .net *"_ivl_52", 0 0, L_0x10d75f0;  1 drivers
v0x10d2b10_0 .net *"_ivl_54", 0 0, L_0x10d7660;  1 drivers
v0x10d2bf0_0 .net *"_ivl_56", 0 0, L_0x10d7810;  1 drivers
v0x10d2cd0_0 .net *"_ivl_6", 0 0, L_0x10d5be0;  1 drivers
v0x10d2db0_0 .net *"_ivl_8", 0 0, L_0x10d5de0;  1 drivers
v0x10d2e90_0 .net "a", 0 0, v0x10d0ac0_0;  alias, 1 drivers
v0x10d2f30_0 .net "b", 0 0, v0x10d0b60_0;  alias, 1 drivers
v0x10d3020_0 .net "c", 0 0, v0x10d0c00_0;  alias, 1 drivers
v0x10d3110_0 .net "d", 0 0, v0x10d0d40_0;  alias, 1 drivers
v0x10d3200_0 .net "out_pos", 0 0, L_0x10d78d0;  alias, 1 drivers
v0x10d34d0_0 .net "out_sop", 0 0, L_0x10d6650;  alias, 1 drivers
S_0x10d3650 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x108a850;
 .timescale -12 -12;
E_0x10729f0 .event anyedge, v0x10d4440_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x10d4440_0;
    %nor/r;
    %assign/vec4 v0x10d4440_0, 0;
    %wait E_0x10729f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x10cff90;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d0e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d0ed0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x10cff90;
T_4 ;
    %wait E_0x1089030;
    %load/vec4 v0x10d0f70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x10d0e30_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x10cff90;
T_5 ;
    %wait E_0x1088ed0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10d0d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d0c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d0b60_0, 0;
    %assign/vec4 v0x10d0ac0_0, 0;
    %wait E_0x1088ed0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10d0d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d0c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d0b60_0, 0;
    %assign/vec4 v0x10d0ac0_0, 0;
    %wait E_0x1088ed0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10d0d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d0c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d0b60_0, 0;
    %assign/vec4 v0x10d0ac0_0, 0;
    %wait E_0x1088ed0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10d0d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d0c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d0b60_0, 0;
    %assign/vec4 v0x10d0ac0_0, 0;
    %wait E_0x1088ed0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10d0d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d0c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d0b60_0, 0;
    %assign/vec4 v0x10d0ac0_0, 0;
    %wait E_0x1088ed0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10d0d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d0c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d0b60_0, 0;
    %assign/vec4 v0x10d0ac0_0, 0;
    %wait E_0x1088ed0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10d0d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d0c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d0b60_0, 0;
    %assign/vec4 v0x10d0ac0_0, 0;
    %wait E_0x1088ed0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10d0d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d0c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d0b60_0, 0;
    %assign/vec4 v0x10d0ac0_0, 0;
    %wait E_0x1088ed0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10d0d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d0c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d0b60_0, 0;
    %assign/vec4 v0x10d0ac0_0, 0;
    %wait E_0x1088ed0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10d0d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d0c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d0b60_0, 0;
    %assign/vec4 v0x10d0ac0_0, 0;
    %wait E_0x1088ed0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10d0d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d0c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d0b60_0, 0;
    %assign/vec4 v0x10d0ac0_0, 0;
    %wait E_0x1088ed0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x10d0d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d0c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d0b60_0, 0;
    %assign/vec4 v0x10d0ac0_0, 0;
    %wait E_0x1088ed0;
    %load/vec4 v0x10d0e30_0;
    %store/vec4 v0x10d0ed0_0, 0, 1;
    %fork t_1, S_0x10d02c0;
    %jmp t_0;
    .scope S_0x10d02c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10d0500_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x10d0500_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1088ed0;
    %load/vec4 v0x10d0500_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x10d0d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d0c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d0b60_0, 0;
    %assign/vec4 v0x10d0ac0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x10d0500_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x10d0500_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x10cff90;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1089030;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x10d0d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d0c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10d0b60_0, 0;
    %assign/vec4 v0x10d0ac0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x10d0e30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x10d0ed0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x108a850;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d3fe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10d4440_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x108a850;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x10d3fe0_0;
    %inv;
    %store/vec4 v0x10d3fe0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x108a850;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x10d0ca0_0, v0x10d45b0_0, v0x10d3e00_0, v0x10d3ea0_0, v0x10d3f40_0, v0x10d4080_0, v0x10d4300_0, v0x10d4260_0, v0x10d41c0_0, v0x10d4120_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x108a850;
T_9 ;
    %load/vec4 v0x10d43a0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x10d43a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x10d43a0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x10d43a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x10d43a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x10d43a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x10d43a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x10d43a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x10d43a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x10d43a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x108a850;
T_10 ;
    %wait E_0x1089030;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x10d43a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10d43a0_0, 4, 32;
    %load/vec4 v0x10d44e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x10d43a0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10d43a0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x10d43a0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10d43a0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x10d4300_0;
    %load/vec4 v0x10d4300_0;
    %load/vec4 v0x10d4260_0;
    %xor;
    %load/vec4 v0x10d4300_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x10d43a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10d43a0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x10d43a0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10d43a0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x10d41c0_0;
    %load/vec4 v0x10d41c0_0;
    %load/vec4 v0x10d4120_0;
    %xor;
    %load/vec4 v0x10d41c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x10d43a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10d43a0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x10d43a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10d43a0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/ece241_2013_q2/iter7/response1/top_module.sv";
