

================================================================
== Vitis HLS Report for 'pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25'
================================================================
* Date:           Thu Dec 18 21:18:48 2025

* Version:        2025.2 (Build 6295257 on Nov 12 2025)
* Project:        pyramidal_hs
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku115-flva1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.686 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |      Pipeline     |
    |   min   |   max   |    min    |    max    | min | max |        Type       |
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |     1034|     1034|  10.340 us|  10.340 us|    0|    0|  loop pipeline stp|
    +---------+---------+-----------+-----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_29_1_VITIS_LOOP_30_2  |     1032|     1032|        10|          1|          1|  1024|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     139|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     0|      196|     170|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        0|      72|    -|
|Register             |        -|     -|      510|     224|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      706|     605|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     2160|  2760|   663360|  331680|    0|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|  100|
+---------------------+---------+------+---------+--------+-----+
|Available            |     4320|  5520|  1326720|  663360|    0|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+-----+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP|  FF | LUT| URAM|
    +---------------------------+----------------------+---------+----+-----+----+-----+
    |mul_4ns_6ns_9_1_1_U195     |mul_4ns_6ns_9_1_1     |        0|   0|    0|  22|    0|
    |mul_6ns_8ns_13_1_1_U193    |mul_6ns_8ns_13_1_1    |        0|   0|    0|  40|    0|
    |sparsemux_7_2_16_1_1_U197  |sparsemux_7_2_16_1_1  |        0|   0|    0|   9|    0|
    |urem_4ns_3ns_2_8_1_U196    |urem_4ns_3ns_2_8_1    |        0|   0|   68|  31|    0|
    |urem_6ns_3ns_2_10_1_U194   |urem_6ns_3ns_2_10_1   |        0|   0|  128|  68|    0|
    +---------------------------+----------------------+---------+----+-----+----+-----+
    |Total                      |                      |        0|   0|  196| 170|    0|
    +---------------------------+----------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln29_1_fu_302_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln29_fu_290_p2       |         +|   0|  0|  18|          11|           1|
    |add_ln30_fu_398_p2       |         +|   0|  0|  13|           6|           1|
    |icmp_ln29_fu_284_p2      |      icmp|   0|  0|  19|          11|          12|
    |icmp_ln30_fu_308_p2      |      icmp|   0|  0|  14|           6|           7|
    |select_ln29_1_fu_322_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln29_fu_314_p3    |    select|   0|  0|   6|           1|           1|
    |tmp_15_fu_504_p2         |    select|   0|  0|  16|           1|          16|
    |tmp_15_fu_504_p4         |    select|   0|  0|  16|           1|          16|
    |tmp_15_fu_504_p6         |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 139|          46|          79|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten34_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_x_load                 |   9|          2|    6|         12|
    |ap_sig_allocacmp_y_load                 |   9|          2|    6|         12|
    |indvar_flatten34_fu_106                 |   9|          2|   11|         22|
    |x_fu_98                                 |   9|          2|    6|         12|
    |y_fu_102                                |   9|          2|    6|         12|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   48|         96|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |indvar_flatten34_fu_106           |  11|   0|   11|          0|
    |lshr_ln30_1_reg_578               |   4|   0|    4|          0|
    |lshr_ln32_3_reg_588               |   3|   0|    3|          0|
    |tmp_44_cast_reg_583               |   4|   0|    4|          0|
    |tmp_46_cast_reg_600               |   3|   0|    3|          0|
    |tmp_reg_593                       |   1|   0|    1|          0|
    |trunc_ln30_reg_574                |   1|   0|    1|          0|
    |trunc_ln32_6_reg_568              |   4|   0|    4|          0|
    |x_fu_98                           |   6|   0|    6|          0|
    |y_fu_102                          |   6|   0|    6|          0|
    |lshr_ln30_1_reg_578               |  64|  32|    4|          0|
    |lshr_ln32_3_reg_588               |  64|  32|    3|          0|
    |tmp_44_cast_reg_583               |  64|  32|    4|          0|
    |tmp_46_cast_reg_600               |  64|  32|    3|          0|
    |tmp_reg_593                       |  64|  32|    1|          0|
    |trunc_ln30_reg_574                |  64|  32|    1|          0|
    |trunc_ln32_6_reg_568              |  64|  32|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 510| 224|   82|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------------------------+--------------+
|                                           RTL Ports                                           | Dir | Bits|  Protocol  |                                     Source Object                                    |    C Type    |
+-----------------------------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------------------------+--------------+
|ap_clk                                                                                         |   in|    1|  ap_ctrl_hs|                                pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25|  return value|
|ap_rst                                                                                         |   in|    1|  ap_ctrl_hs|                                pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25|  return value|
|ap_start                                                                                       |   in|    1|  ap_ctrl_hs|                                pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25|  return value|
|ap_done                                                                                        |  out|    1|  ap_ctrl_hs|                                pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25|  return value|
|ap_idle                                                                                        |  out|    1|  ap_ctrl_hs|                                pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25|  return value|
|ap_ready                                                                                       |  out|    1|  ap_ctrl_hs|                                pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25|  return value|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_address0  |  out|    8|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_ce0       |  out|    1|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_we0       |  out|    1|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23_d0        |  out|   16|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_address0  |  out|    6|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_ce0       |  out|    1|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29_q0        |   in|   16|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_address0  |  out|    6|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_ce0       |  out|    1|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28_q0        |   in|   16|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_address0  |  out|    6|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_ce0       |  out|    1|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27_q0        |   in|   16|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_address0  |  out|    6|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_ce0       |  out|    1|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26_q0        |   in|   16|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_address0  |  out|    6|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_ce0       |  out|    1|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25_q0        |   in|   16|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_address0  |  out|    6|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_ce0       |  out|    1|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24_q0        |   in|   16|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_address0  |  out|    8|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_ce0       |  out|    1|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_we0       |  out|    1|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22_d0        |  out|   16|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_address0  |  out|    8|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_ce0       |  out|    1|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_we0       |  out|    1|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21_d0        |  out|   16|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_address0  |  out|    8|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_ce0       |  out|    1|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_we0       |  out|    1|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20_d0        |  out|   16|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_address0  |  out|    8|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_ce0       |  out|    1|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_we0       |  out|    1|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19_d0        |  out|   16|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_address0  |  out|    8|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_ce0       |  out|    1|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_we0       |  out|    1|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18|         array|
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18_d0        |  out|   16|   ap_memory|  p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18|         array|
+-----------------------------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.68>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [../HS_hls/src/pyramid_hls.cpp:30->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 13 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 14 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten34 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.47ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten34"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 17 [1/1] (0.47ns)   --->   "%store_ln29 = store i6 0, i6 %y" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 17 'store' 'store_ln29' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 18 [1/1] (0.47ns)   --->   "%store_ln30 = store i6 0, i6 %x" [../HS_hls/src/pyramid_hls.cpp:30->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 18 'store' 'store_ln30' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i380"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten34_load = load i11 %indvar_flatten34" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 20 'load' 'indvar_flatten34_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.16ns)   --->   "%icmp_ln29 = icmp_eq  i11 %indvar_flatten34_load, i11 1024" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 21 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.16> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.16ns)   --->   "%add_ln29 = add i11 %indvar_flatten34_load, i11 1" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 22 'add' 'add_ln29' <Predicate = true> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %for.inc12.i383, void %for.body4.preheader.exitStub" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 23 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%x_load = load i6 %x" [../HS_hls/src/pyramid_hls.cpp:30->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 24 'load' 'x_load' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%y_load = load i6 %y" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 25 'load' 'y_load' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.97ns)   --->   "%add_ln29_1 = add i6 %y_load, i6 1" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 26 'add' 'add_ln29_1' <Predicate = (!icmp_ln29)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.97ns)   --->   "%icmp_ln30 = icmp_eq  i6 %x_load, i6 32" [../HS_hls/src/pyramid_hls.cpp:30->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 27 'icmp' 'icmp_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.31ns)   --->   "%select_ln29 = select i1 %icmp_ln30, i6 0, i6 %x_load" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 28 'select' 'select_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.31ns)   --->   "%select_ln29_1 = select i1 %icmp_ln30, i6 %add_ln29_1, i6 %y_load" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 29 'select' 'select_ln29_1' <Predicate = (!icmp_ln29)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i6 %select_ln29_1" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 30 'zext' 'zext_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.92ns)   --->   "%mul_ln29 = mul i13 %zext_ln29, i13 86" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 31 'mul' 'mul_ln29' <Predicate = (!icmp_ln29)> <Delay = 1.92> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [10/10] (1.32ns)   --->   "%urem_ln29 = urem i6 %select_ln29_1, i6 3" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 32 'urem' 'urem_ln29' <Predicate = (!icmp_ln29)> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln32_6 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %select_ln29_1, i32 1, i32 4" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 33 'partselect' 'trunc_ln32_6' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i6 %select_ln29" [../HS_hls/src/pyramid_hls.cpp:30->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 34 'trunc' 'trunc_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%lshr_ln30_1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %select_ln29, i32 1, i32 4" [../HS_hls/src/pyramid_hls.cpp:30->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 35 'partselect' 'lshr_ln30_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_44_cast = partselect i4 @_ssdm_op_PartSelect.i4.i13.i32.i32, i13 %mul_ln29, i32 8, i32 11" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 36 'partselect' 'tmp_44_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%lshr_ln32_3 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %select_ln29, i32 2, i32 4" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 37 'partselect' 'lshr_ln32_3' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %select_ln29, i32 1" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 38 'bitselect' 'tmp' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.97ns)   --->   "%add_ln30 = add i6 %select_ln29, i6 1" [../HS_hls/src/pyramid_hls.cpp:30->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 39 'add' 'add_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.47ns)   --->   "%store_ln29 = store i11 %add_ln29, i11 %indvar_flatten34" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 40 'store' 'store_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.47>
ST_1 : Operation 41 [1/1] (0.47ns)   --->   "%store_ln29 = store i6 %select_ln29_1, i6 %y" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 41 'store' 'store_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.47>
ST_1 : Operation 42 [1/1] (0.47ns)   --->   "%store_ln30 = store i6 %add_ln30, i6 %x" [../HS_hls/src/pyramid_hls.cpp:30->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 42 'store' 'store_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.47>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln30 = br void %for.inc.i380" [../HS_hls/src/pyramid_hls.cpp:30->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 43 'br' 'br_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.32>
ST_2 : Operation 44 [9/10] (1.32ns)   --->   "%urem_ln29 = urem i6 %select_ln29_1, i6 3" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 44 'urem' 'urem_ln29' <Predicate = true> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.73>
ST_3 : Operation 45 [8/10] (1.32ns)   --->   "%urem_ln29 = urem i6 %select_ln29_1, i6 3" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 45 'urem' 'urem_ln29' <Predicate = true> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i4 %trunc_ln32_6" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 46 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.73ns)   --->   "%mul_ln32 = mul i9 %zext_ln32, i9 22" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 47 'mul' 'mul_ln32' <Predicate = true> <Delay = 1.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [8/8] (0.88ns)   --->   "%urem_ln32 = urem i4 %trunc_ln32_6, i4 3" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 48 'urem' 'urem_ln32' <Predicate = true> <Delay = 0.88> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_46_cast = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %mul_ln32, i32 6, i32 8" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 49 'partselect' 'tmp_46_cast' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.32>
ST_4 : Operation 50 [7/10] (1.32ns)   --->   "%urem_ln29 = urem i6 %select_ln29_1, i6 3" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 50 'urem' 'urem_ln29' <Predicate = true> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [7/8] (0.88ns)   --->   "%urem_ln32 = urem i4 %trunc_ln32_6, i4 3" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 51 'urem' 'urem_ln32' <Predicate = true> <Delay = 0.88> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.32>
ST_5 : Operation 52 [6/10] (1.32ns)   --->   "%urem_ln29 = urem i6 %select_ln29_1, i6 3" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 52 'urem' 'urem_ln29' <Predicate = true> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [6/8] (0.88ns)   --->   "%urem_ln32 = urem i4 %trunc_ln32_6, i4 3" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 53 'urem' 'urem_ln32' <Predicate = true> <Delay = 0.88> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.32>
ST_6 : Operation 54 [5/10] (1.32ns)   --->   "%urem_ln29 = urem i6 %select_ln29_1, i6 3" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 54 'urem' 'urem_ln29' <Predicate = true> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [5/8] (0.88ns)   --->   "%urem_ln32 = urem i4 %trunc_ln32_6, i4 3" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 55 'urem' 'urem_ln32' <Predicate = true> <Delay = 0.88> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.32>
ST_7 : Operation 56 [4/10] (1.32ns)   --->   "%urem_ln29 = urem i6 %select_ln29_1, i6 3" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 56 'urem' 'urem_ln29' <Predicate = true> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [4/8] (0.88ns)   --->   "%urem_ln32 = urem i4 %trunc_ln32_6, i4 3" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 57 'urem' 'urem_ln32' <Predicate = true> <Delay = 0.88> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.32>
ST_8 : Operation 58 [3/10] (1.32ns)   --->   "%urem_ln29 = urem i6 %select_ln29_1, i6 3" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 58 'urem' 'urem_ln29' <Predicate = true> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 59 [3/8] (0.88ns)   --->   "%urem_ln32 = urem i4 %trunc_ln32_6, i4 3" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 59 'urem' 'urem_ln32' <Predicate = true> <Delay = 0.88> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.32>
ST_9 : Operation 60 [2/10] (1.32ns)   --->   "%urem_ln29 = urem i6 %select_ln29_1, i6 3" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 60 'urem' 'urem_ln29' <Predicate = true> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 61 [2/8] (0.88ns)   --->   "%urem_ln32 = urem i4 %trunc_ln32_6, i4 3" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 61 'urem' 'urem_ln32' <Predicate = true> <Delay = 0.88> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %tmp_46_cast, i3 %lshr_ln32_3" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 62 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln32_2 = zext i6 %tmp_14" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 63 'zext' 'zext_ln32_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_105 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29, i64 0, i64 %zext_ln32_2" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 64 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_105' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_106 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28, i64 0, i64 %zext_ln32_2" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 65 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_106' <Predicate = (tmp)> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_107 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27, i64 0, i64 %zext_ln32_2" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 66 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_107' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_108 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26, i64 0, i64 %zext_ln32_2" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 67 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_108' <Predicate = (tmp)> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_109 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25, i64 0, i64 %zext_ln32_2" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 68 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_109' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_110 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24, i64 0, i64 %zext_ln32_2" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 69 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_110' <Predicate = (tmp)> <Delay = 0.00>
ST_9 : Operation 70 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_111 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_105" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 70 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_111' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_9 : Operation 71 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_112 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_106" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 71 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_112' <Predicate = (tmp)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_9 : Operation 72 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_113 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_107" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 72 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_113' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_9 : Operation 73 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_114 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_108" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 73 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_114' <Predicate = (tmp)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_9 : Operation 74 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_115 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_109" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 74 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_115' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_9 : Operation 75 [2/2] (0.62ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_116 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_110" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 75 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_116' <Predicate = (tmp)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_9 : Operation 120 [1/1] (0.47ns)   --->   "%ret_ln0 = ret"   --->   Operation 120 'ret' 'ret_ln0' <Predicate = (icmp_ln29)> <Delay = 0.47>

State 10 <SV = 9> <Delay = 3.40>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_29_1_VITIS_LOOP_30_2_str"   --->   Operation 76 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 77 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/10] (1.32ns)   --->   "%urem_ln29 = urem i6 %select_ln29_1, i6 3" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 78 'urem' 'urem_ln29' <Predicate = true> <Delay = 1.32> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i2 %urem_ln29" [../HS_hls/src/pyramid_hls.cpp:29->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 79 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/8] (0.88ns)   --->   "%urem_ln32 = urem i4 %trunc_ln32_6, i4 3" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 80 'urem' 'urem_ln32' <Predicate = true> <Delay = 0.88> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 7> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i2 %urem_ln32" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 81 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%specpipeline_ln31 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, i32 4294967295, void @empty_2" [../HS_hls/src/pyramid_hls.cpp:31->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 82 'specpipeline' 'specpipeline_ln31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_44_cast, i4 %lshr_ln30_1" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 83 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i8 %tmp_s" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 84 'zext' 'zext_ln32_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_99 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23, i64 0, i64 %zext_ln32_1" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 85 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_99' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_100 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22, i64 0, i64 %zext_ln32_1" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 86 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_100' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_101 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21, i64 0, i64 %zext_ln32_1" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 87 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_101' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_102 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20, i64 0, i64 %zext_ln32_1" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 88 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_102' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_103 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19, i64 0, i64 %zext_ln32_1" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 89 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_103' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_104 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18, i64 0, i64 %zext_ln32_1" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 90 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_104' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_111 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_105" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 91 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_111' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_10 : Operation 92 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_112 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_106" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 92 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_112' <Predicate = (tmp)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_10 : Operation 93 [1/1] (0.35ns)   --->   "%select_ln32 = select i1 %tmp, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_112, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_111" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 93 'select' 'select_ln32' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 94 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_113 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_107" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 94 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_113' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_10 : Operation 95 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_114 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_108" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 95 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_114' <Predicate = (tmp)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_10 : Operation 96 [1/1] (0.35ns)   --->   "%select_ln32_1 = select i1 %tmp, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_114, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_113" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 96 'select' 'select_ln32_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 97 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_115 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_109" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 97 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_115' <Predicate = (!tmp)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_10 : Operation 98 [1/2] ( I:0.62ns O:0.62ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_116 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_110" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 98 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_116' <Predicate = (tmp)> <Delay = 0.62> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_10 : Operation 99 [1/1] (0.35ns)   --->   "%select_ln32_2 = select i1 %tmp, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_116, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_115" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 99 'select' 'select_ln32_2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (0.47ns)   --->   "%tmp_15 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %select_ln32, i2 1, i16 %select_ln32_1, i2 2, i16 %select_ln32_2, i16 0, i2 %trunc_ln32" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 100 'sparsemux' 'tmp_15' <Predicate = true> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 148 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 101 [1/1] (0.64ns)   --->   "%switch_ln32 = switch i2 %trunc_ln29, void %arrayidx112.i376430.case.2, i2 0, void %arrayidx112.i376430.case.0, i2 1, void %arrayidx112.i376430.case.1" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 101 'switch' 'switch_ln32' <Predicate = true> <Delay = 0.64>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %trunc_ln30, void %arrayidx112.i376430.case.0116, void %arrayidx112.i376430.case.1117" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 102 'br' 'br_ln32' <Predicate = (trunc_ln29 == 1)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] ( I:1.42ns O:1.42ns )   --->   "%store_ln32 = store i16 %tmp_15, i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_101" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 103 'store' 'store_ln32' <Predicate = (trunc_ln29 == 1 & !trunc_ln30)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx112.i376430.exit115" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 104 'br' 'br_ln32' <Predicate = (trunc_ln29 == 1 & !trunc_ln30)> <Delay = 0.00>
ST_10 : Operation 105 [1/1] ( I:1.42ns O:1.42ns )   --->   "%store_ln32 = store i16 %tmp_15, i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_102" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 105 'store' 'store_ln32' <Predicate = (trunc_ln29 == 1 & trunc_ln30)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx112.i376430.exit115" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 106 'br' 'br_ln32' <Predicate = (trunc_ln29 == 1 & trunc_ln30)> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx112.i376430.exit" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 107 'br' 'br_ln32' <Predicate = (trunc_ln29 == 1)> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %trunc_ln30, void %arrayidx112.i376430.case.0112, void %arrayidx112.i376430.case.1113" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 108 'br' 'br_ln32' <Predicate = (trunc_ln29 == 0)> <Delay = 0.00>
ST_10 : Operation 109 [1/1] ( I:1.42ns O:1.42ns )   --->   "%store_ln32 = store i16 %tmp_15, i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_99" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 109 'store' 'store_ln32' <Predicate = (trunc_ln29 == 0 & !trunc_ln30)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx112.i376430.exit111" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 110 'br' 'br_ln32' <Predicate = (trunc_ln29 == 0 & !trunc_ln30)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] ( I:1.42ns O:1.42ns )   --->   "%store_ln32 = store i16 %tmp_15, i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_100" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 111 'store' 'store_ln32' <Predicate = (trunc_ln29 == 0 & trunc_ln30)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx112.i376430.exit111" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 112 'br' 'br_ln32' <Predicate = (trunc_ln29 == 0 & trunc_ln30)> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx112.i376430.exit" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 113 'br' 'br_ln32' <Predicate = (trunc_ln29 == 0)> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %trunc_ln30, void %arrayidx112.i376430.case.0120, void %arrayidx112.i376430.case.1121" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 114 'br' 'br_ln32' <Predicate = (trunc_ln29 != 0 & trunc_ln29 != 1)> <Delay = 0.00>
ST_10 : Operation 115 [1/1] ( I:1.42ns O:1.42ns )   --->   "%store_ln32 = store i16 %tmp_15, i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_103" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 115 'store' 'store_ln32' <Predicate = (trunc_ln29 != 0 & trunc_ln29 != 1 & !trunc_ln30)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx112.i376430.exit119" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 116 'br' 'br_ln32' <Predicate = (trunc_ln29 != 0 & trunc_ln29 != 1 & !trunc_ln30)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] ( I:1.42ns O:1.42ns )   --->   "%store_ln32 = store i16 %tmp_15, i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_104" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 117 'store' 'store_ln32' <Predicate = (trunc_ln29 != 0 & trunc_ln29 != 1 & trunc_ln30)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx112.i376430.exit119" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 118 'br' 'br_ln32' <Predicate = (trunc_ln29 != 0 & trunc_ln29 != 1 & trunc_ln30)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx112.i376430.exit" [../HS_hls/src/pyramid_hls.cpp:32->../HS_hls/src/pyramidal_hs.cpp:39]   --->   Operation 119 'br' 'br_ln32' <Predicate = (trunc_ln29 != 0 & trunc_ln29 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                                                                                     (alloca           ) [ 01000000000]
y                                                                                     (alloca           ) [ 01000000000]
indvar_flatten34                                                                      (alloca           ) [ 01000000000]
store_ln0                                                                             (store            ) [ 00000000000]
store_ln29                                                                            (store            ) [ 00000000000]
store_ln30                                                                            (store            ) [ 00000000000]
br_ln0                                                                                (br               ) [ 00000000000]
indvar_flatten34_load                                                                 (load             ) [ 00000000000]
icmp_ln29                                                                             (icmp             ) [ 01111111110]
add_ln29                                                                              (add              ) [ 00000000000]
br_ln29                                                                               (br               ) [ 00000000000]
x_load                                                                                (load             ) [ 00000000000]
y_load                                                                                (load             ) [ 00000000000]
add_ln29_1                                                                            (add              ) [ 00000000000]
icmp_ln30                                                                             (icmp             ) [ 00000000000]
select_ln29                                                                           (select           ) [ 00000000000]
select_ln29_1                                                                         (select           ) [ 01111111111]
zext_ln29                                                                             (zext             ) [ 00000000000]
mul_ln29                                                                              (mul              ) [ 00000000000]
trunc_ln32_6                                                                          (partselect       ) [ 01111111111]
trunc_ln30                                                                            (trunc            ) [ 01111111111]
lshr_ln30_1                                                                           (partselect       ) [ 01111111111]
tmp_44_cast                                                                           (partselect       ) [ 01111111111]
lshr_ln32_3                                                                           (partselect       ) [ 01111111110]
tmp                                                                                   (bitselect        ) [ 01111111111]
add_ln30                                                                              (add              ) [ 00000000000]
store_ln29                                                                            (store            ) [ 00000000000]
store_ln29                                                                            (store            ) [ 00000000000]
store_ln30                                                                            (store            ) [ 00000000000]
br_ln30                                                                               (br               ) [ 00000000000]
zext_ln32                                                                             (zext             ) [ 00000000000]
mul_ln32                                                                              (mul              ) [ 00000000000]
tmp_46_cast                                                                           (partselect       ) [ 01001111110]
tmp_14                                                                                (bitconcatenate   ) [ 00000000000]
zext_ln32_2                                                                           (zext             ) [ 00000000000]
p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_105 (getelementptr    ) [ 01000000001]
p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_106 (getelementptr    ) [ 01000000001]
p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_107 (getelementptr    ) [ 01000000001]
p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_108 (getelementptr    ) [ 01000000001]
p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_109 (getelementptr    ) [ 01000000001]
p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_110 (getelementptr    ) [ 01000000001]
specloopname_ln0                                                                      (specloopname     ) [ 00000000000]
speclooptripcount_ln0                                                                 (speclooptripcount) [ 00000000000]
urem_ln29                                                                             (urem             ) [ 00000000000]
trunc_ln29                                                                            (trunc            ) [ 01000000001]
urem_ln32                                                                             (urem             ) [ 00000000000]
trunc_ln32                                                                            (trunc            ) [ 00000000000]
specpipeline_ln31                                                                     (specpipeline     ) [ 00000000000]
tmp_s                                                                                 (bitconcatenate   ) [ 00000000000]
zext_ln32_1                                                                           (zext             ) [ 00000000000]
p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_99  (getelementptr    ) [ 00000000000]
p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_100 (getelementptr    ) [ 00000000000]
p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_101 (getelementptr    ) [ 00000000000]
p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_102 (getelementptr    ) [ 00000000000]
p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_103 (getelementptr    ) [ 00000000000]
p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_104 (getelementptr    ) [ 00000000000]
p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_111 (load             ) [ 00000000000]
p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_112 (load             ) [ 00000000000]
select_ln32                                                                           (select           ) [ 00000000000]
p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_113 (load             ) [ 00000000000]
p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_114 (load             ) [ 00000000000]
select_ln32_1                                                                         (select           ) [ 00000000000]
p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_115 (load             ) [ 00000000000]
p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_116 (load             ) [ 00000000000]
select_ln32_2                                                                         (select           ) [ 00000000000]
tmp_15                                                                                (sparsemux        ) [ 00000000000]
switch_ln32                                                                           (switch           ) [ 00000000000]
br_ln32                                                                               (br               ) [ 00000000000]
store_ln32                                                                            (store            ) [ 00000000000]
br_ln32                                                                               (br               ) [ 00000000000]
store_ln32                                                                            (store            ) [ 00000000000]
br_ln32                                                                               (br               ) [ 00000000000]
br_ln32                                                                               (br               ) [ 00000000000]
br_ln32                                                                               (br               ) [ 00000000000]
store_ln32                                                                            (store            ) [ 00000000000]
br_ln32                                                                               (br               ) [ 00000000000]
store_ln32                                                                            (store            ) [ 00000000000]
br_ln32                                                                               (br               ) [ 00000000000]
br_ln32                                                                               (br               ) [ 00000000000]
br_ln32                                                                               (br               ) [ 00000000000]
store_ln32                                                                            (store            ) [ 00000000000]
br_ln32                                                                               (br               ) [ 00000000000]
store_ln32                                                                            (store            ) [ 00000000000]
br_ln32                                                                               (br               ) [ 00000000000]
br_ln32                                                                               (br               ) [ 00000000000]
ret_ln0                                                                               (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_29_1_VITIS_LOOP_30_2_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.3i16.i16.i2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="x_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="y_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="indvar_flatten34_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten34/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_105_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="6" slack="0"/>
<pin id="114" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_105/9 "/>
</bind>
</comp>

<comp id="117" class="1004" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_106_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="6" slack="0"/>
<pin id="121" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_106/9 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_107_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="6" slack="0"/>
<pin id="128" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_107/9 "/>
</bind>
</comp>

<comp id="131" class="1004" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_108_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="16" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="6" slack="0"/>
<pin id="135" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_108/9 "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_109_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="6" slack="0"/>
<pin id="142" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_109/9 "/>
</bind>
</comp>

<comp id="145" class="1004" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_110_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="6" slack="0"/>
<pin id="149" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_110/9 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="6" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_111/9 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="6" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_112/9 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="6" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_113/9 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="6" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_114/9 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="6" slack="0"/>
<pin id="178" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_115/9 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="6" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_116/9 "/>
</bind>
</comp>

<comp id="188" class="1004" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_99_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="8" slack="0"/>
<pin id="192" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_99/10 "/>
</bind>
</comp>

<comp id="195" class="1004" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_100_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="16" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="8" slack="0"/>
<pin id="199" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_100/10 "/>
</bind>
</comp>

<comp id="202" class="1004" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_101_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="8" slack="0"/>
<pin id="206" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_101/10 "/>
</bind>
</comp>

<comp id="209" class="1004" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_102_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="16" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="8" slack="0"/>
<pin id="213" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_102/10 "/>
</bind>
</comp>

<comp id="216" class="1004" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_103_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="8" slack="0"/>
<pin id="220" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_103/10 "/>
</bind>
</comp>

<comp id="223" class="1004" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_104_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="8" slack="0"/>
<pin id="227" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_104/10 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln32_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="0" index="1" bw="16" slack="0"/>
<pin id="233" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/10 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln32_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="16" slack="0"/>
<pin id="239" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/10 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln32_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="16" slack="0"/>
<pin id="245" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/10 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln32_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="16" slack="0"/>
<pin id="251" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/10 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln32_access_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="0" index="1" bw="16" slack="0"/>
<pin id="257" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/10 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln32_access_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="0" index="1" bw="16" slack="0"/>
<pin id="263" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/10 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln0_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="11" slack="0"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln29_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="6" slack="0"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln30_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="6" slack="0"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="indvar_flatten34_load_load_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="11" slack="0"/>
<pin id="283" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten34_load/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="icmp_ln29_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="11" slack="0"/>
<pin id="286" dir="0" index="1" bw="11" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="add_ln29_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="11" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="x_load_load_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="6" slack="0"/>
<pin id="298" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="y_load_load_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="6" slack="0"/>
<pin id="301" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="add_ln29_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="6" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_1/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="icmp_ln30_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="6" slack="0"/>
<pin id="310" dir="0" index="1" bw="6" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="select_ln29_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="6" slack="0"/>
<pin id="317" dir="0" index="2" bw="6" slack="0"/>
<pin id="318" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="select_ln29_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="6" slack="0"/>
<pin id="325" dir="0" index="2" bw="6" slack="0"/>
<pin id="326" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_1/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln29_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="6" slack="0"/>
<pin id="332" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="mul_ln29_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="6" slack="0"/>
<pin id="336" dir="0" index="1" bw="8" slack="0"/>
<pin id="337" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln29/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="6" slack="0"/>
<pin id="342" dir="0" index="1" bw="3" slack="0"/>
<pin id="343" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln29/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="trunc_ln32_6_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="0"/>
<pin id="348" dir="0" index="1" bw="6" slack="0"/>
<pin id="349" dir="0" index="2" bw="1" slack="0"/>
<pin id="350" dir="0" index="3" bw="4" slack="0"/>
<pin id="351" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln32_6/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="trunc_ln30_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="6" slack="0"/>
<pin id="358" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln30/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="lshr_ln30_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="0"/>
<pin id="362" dir="0" index="1" bw="6" slack="0"/>
<pin id="363" dir="0" index="2" bw="1" slack="0"/>
<pin id="364" dir="0" index="3" bw="4" slack="0"/>
<pin id="365" dir="1" index="4" bw="4" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln30_1/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_44_cast_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="0"/>
<pin id="372" dir="0" index="1" bw="13" slack="0"/>
<pin id="373" dir="0" index="2" bw="5" slack="0"/>
<pin id="374" dir="0" index="3" bw="5" slack="0"/>
<pin id="375" dir="1" index="4" bw="4" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_44_cast/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="lshr_ln32_3_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="3" slack="0"/>
<pin id="382" dir="0" index="1" bw="6" slack="0"/>
<pin id="383" dir="0" index="2" bw="3" slack="0"/>
<pin id="384" dir="0" index="3" bw="4" slack="0"/>
<pin id="385" dir="1" index="4" bw="3" slack="8"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln32_3/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="6" slack="0"/>
<pin id="393" dir="0" index="2" bw="1" slack="0"/>
<pin id="394" dir="1" index="3" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="add_ln30_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="6" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="store_ln29_store_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="11" slack="0"/>
<pin id="406" dir="0" index="1" bw="11" slack="0"/>
<pin id="407" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="store_ln29_store_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="6" slack="0"/>
<pin id="411" dir="0" index="1" bw="6" slack="0"/>
<pin id="412" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="store_ln30_store_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="6" slack="0"/>
<pin id="416" dir="0" index="1" bw="6" slack="0"/>
<pin id="417" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln32_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4" slack="2"/>
<pin id="421" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="mul_ln32_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="4" slack="0"/>
<pin id="424" dir="0" index="1" bw="6" slack="0"/>
<pin id="425" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln32/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="grp_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="4" slack="2"/>
<pin id="430" dir="0" index="1" bw="3" slack="0"/>
<pin id="431" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln32/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_46_cast_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="3" slack="0"/>
<pin id="435" dir="0" index="1" bw="9" slack="0"/>
<pin id="436" dir="0" index="2" bw="4" slack="0"/>
<pin id="437" dir="0" index="3" bw="5" slack="0"/>
<pin id="438" dir="1" index="4" bw="3" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_46_cast/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_14_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="6" slack="0"/>
<pin id="445" dir="0" index="1" bw="3" slack="6"/>
<pin id="446" dir="0" index="2" bw="3" slack="8"/>
<pin id="447" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/9 "/>
</bind>
</comp>

<comp id="449" class="1004" name="zext_ln32_2_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="6" slack="0"/>
<pin id="451" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_2/9 "/>
</bind>
</comp>

<comp id="459" class="1004" name="trunc_ln29_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="2" slack="0"/>
<pin id="461" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/10 "/>
</bind>
</comp>

<comp id="463" class="1004" name="trunc_ln32_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="2" slack="0"/>
<pin id="465" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32/10 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_s_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="0"/>
<pin id="469" dir="0" index="1" bw="4" slack="9"/>
<pin id="470" dir="0" index="2" bw="4" slack="9"/>
<pin id="471" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/10 "/>
</bind>
</comp>

<comp id="473" class="1004" name="zext_ln32_1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="0"/>
<pin id="475" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_1/10 "/>
</bind>
</comp>

<comp id="483" class="1004" name="select_ln32_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="9"/>
<pin id="485" dir="0" index="1" bw="16" slack="0"/>
<pin id="486" dir="0" index="2" bw="16" slack="0"/>
<pin id="487" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/10 "/>
</bind>
</comp>

<comp id="490" class="1004" name="select_ln32_1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="9"/>
<pin id="492" dir="0" index="1" bw="16" slack="0"/>
<pin id="493" dir="0" index="2" bw="16" slack="0"/>
<pin id="494" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_1/10 "/>
</bind>
</comp>

<comp id="497" class="1004" name="select_ln32_2_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="9"/>
<pin id="499" dir="0" index="1" bw="16" slack="0"/>
<pin id="500" dir="0" index="2" bw="16" slack="0"/>
<pin id="501" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_2/10 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_15_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="16" slack="0"/>
<pin id="506" dir="0" index="1" bw="2" slack="0"/>
<pin id="507" dir="0" index="2" bw="16" slack="0"/>
<pin id="508" dir="0" index="3" bw="2" slack="0"/>
<pin id="509" dir="0" index="4" bw="16" slack="0"/>
<pin id="510" dir="0" index="5" bw="2" slack="0"/>
<pin id="511" dir="0" index="6" bw="16" slack="0"/>
<pin id="512" dir="0" index="7" bw="16" slack="0"/>
<pin id="513" dir="0" index="8" bw="2" slack="0"/>
<pin id="514" dir="1" index="9" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_15/10 "/>
</bind>
</comp>

<comp id="530" class="1004" name="switch_ln32_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="2" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="0" index="2" bw="1" slack="0"/>
<pin id="534" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln32/10 "/>
</bind>
</comp>

<comp id="538" class="1005" name="x_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="6" slack="0"/>
<pin id="540" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="545" class="1005" name="y_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="6" slack="0"/>
<pin id="547" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="552" class="1005" name="indvar_flatten34_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="11" slack="0"/>
<pin id="554" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten34 "/>
</bind>
</comp>

<comp id="559" class="1005" name="icmp_ln29_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="8"/>
<pin id="561" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln29 "/>
</bind>
</comp>

<comp id="563" class="1005" name="select_ln29_1_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="6" slack="1"/>
<pin id="565" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29_1 "/>
</bind>
</comp>

<comp id="568" class="1005" name="trunc_ln32_6_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="4" slack="2"/>
<pin id="570" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln32_6 "/>
</bind>
</comp>

<comp id="574" class="1005" name="trunc_ln30_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="9"/>
<pin id="576" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln30 "/>
</bind>
</comp>

<comp id="578" class="1005" name="lshr_ln30_1_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="4" slack="9"/>
<pin id="580" dir="1" index="1" bw="4" slack="9"/>
</pin_list>
<bind>
<opset="lshr_ln30_1 "/>
</bind>
</comp>

<comp id="583" class="1005" name="tmp_44_cast_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="4" slack="9"/>
<pin id="585" dir="1" index="1" bw="4" slack="9"/>
</pin_list>
<bind>
<opset="tmp_44_cast "/>
</bind>
</comp>

<comp id="588" class="1005" name="lshr_ln32_3_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="3" slack="8"/>
<pin id="590" dir="1" index="1" bw="3" slack="8"/>
</pin_list>
<bind>
<opset="lshr_ln32_3 "/>
</bind>
</comp>

<comp id="593" class="1005" name="tmp_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="8"/>
<pin id="595" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="600" class="1005" name="tmp_46_cast_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="3" slack="6"/>
<pin id="602" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opset="tmp_46_cast "/>
</bind>
</comp>

<comp id="605" class="1005" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_105_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="6" slack="1"/>
<pin id="607" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_105 "/>
</bind>
</comp>

<comp id="610" class="1005" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_106_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="6" slack="1"/>
<pin id="612" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_106 "/>
</bind>
</comp>

<comp id="615" class="1005" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_107_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="6" slack="1"/>
<pin id="617" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_107 "/>
</bind>
</comp>

<comp id="620" class="1005" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_108_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="6" slack="1"/>
<pin id="622" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_108 "/>
</bind>
</comp>

<comp id="625" class="1005" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_109_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="6" slack="1"/>
<pin id="627" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_109 "/>
</bind>
</comp>

<comp id="630" class="1005" name="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_110_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="6" slack="1"/>
<pin id="632" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_110 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="24" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="68" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="68" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="68" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="8" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="68" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="10" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="68" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="68" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="110" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="163"><net_src comp="117" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="169"><net_src comp="124" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="131" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="138" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="145" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="0" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="68" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="14" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="68" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="16" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="68" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="18" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="68" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="20" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="68" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="22" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="68" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="202" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="241"><net_src comp="209" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="247"><net_src comp="188" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="253"><net_src comp="195" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="259"><net_src comp="216" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="265"><net_src comp="223" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="26" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="28" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="28" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="288"><net_src comp="281" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="30" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="281" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="32" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="306"><net_src comp="299" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="34" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="296" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="36" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="319"><net_src comp="308" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="28" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="296" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="327"><net_src comp="308" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="302" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="299" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="333"><net_src comp="322" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="330" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="38" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="322" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="40" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="352"><net_src comp="42" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="322" pin="3"/><net_sink comp="346" pin=1"/></net>

<net id="354"><net_src comp="24" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="355"><net_src comp="44" pin="0"/><net_sink comp="346" pin=3"/></net>

<net id="359"><net_src comp="314" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="366"><net_src comp="42" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="314" pin="3"/><net_sink comp="360" pin=1"/></net>

<net id="368"><net_src comp="24" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="369"><net_src comp="44" pin="0"/><net_sink comp="360" pin=3"/></net>

<net id="376"><net_src comp="46" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="334" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="378"><net_src comp="48" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="379"><net_src comp="50" pin="0"/><net_sink comp="370" pin=3"/></net>

<net id="386"><net_src comp="52" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="314" pin="3"/><net_sink comp="380" pin=1"/></net>

<net id="388"><net_src comp="54" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="389"><net_src comp="44" pin="0"/><net_sink comp="380" pin=3"/></net>

<net id="395"><net_src comp="56" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="314" pin="3"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="24" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="402"><net_src comp="314" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="34" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="290" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="413"><net_src comp="322" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="418"><net_src comp="398" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="426"><net_src comp="419" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="58" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="60" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="439"><net_src comp="62" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="422" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="441"><net_src comp="64" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="442"><net_src comp="48" pin="0"/><net_sink comp="433" pin=3"/></net>

<net id="448"><net_src comp="66" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="452"><net_src comp="443" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="454"><net_src comp="449" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="455"><net_src comp="449" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="456"><net_src comp="449" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="457"><net_src comp="449" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="458"><net_src comp="449" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="462"><net_src comp="340" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="428" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="472"><net_src comp="86" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="476"><net_src comp="467" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="478"><net_src comp="473" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="479"><net_src comp="473" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="480"><net_src comp="473" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="481"><net_src comp="473" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="482"><net_src comp="473" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="488"><net_src comp="158" pin="3"/><net_sink comp="483" pin=1"/></net>

<net id="489"><net_src comp="152" pin="3"/><net_sink comp="483" pin=2"/></net>

<net id="495"><net_src comp="170" pin="3"/><net_sink comp="490" pin=1"/></net>

<net id="496"><net_src comp="164" pin="3"/><net_sink comp="490" pin=2"/></net>

<net id="502"><net_src comp="182" pin="3"/><net_sink comp="497" pin=1"/></net>

<net id="503"><net_src comp="176" pin="3"/><net_sink comp="497" pin=2"/></net>

<net id="515"><net_src comp="88" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="516"><net_src comp="90" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="517"><net_src comp="483" pin="3"/><net_sink comp="504" pin=2"/></net>

<net id="518"><net_src comp="92" pin="0"/><net_sink comp="504" pin=3"/></net>

<net id="519"><net_src comp="490" pin="3"/><net_sink comp="504" pin=4"/></net>

<net id="520"><net_src comp="94" pin="0"/><net_sink comp="504" pin=5"/></net>

<net id="521"><net_src comp="497" pin="3"/><net_sink comp="504" pin=6"/></net>

<net id="522"><net_src comp="96" pin="0"/><net_sink comp="504" pin=7"/></net>

<net id="523"><net_src comp="463" pin="1"/><net_sink comp="504" pin=8"/></net>

<net id="524"><net_src comp="504" pin="9"/><net_sink comp="230" pin=1"/></net>

<net id="525"><net_src comp="504" pin="9"/><net_sink comp="236" pin=1"/></net>

<net id="526"><net_src comp="504" pin="9"/><net_sink comp="242" pin=1"/></net>

<net id="527"><net_src comp="504" pin="9"/><net_sink comp="248" pin=1"/></net>

<net id="528"><net_src comp="504" pin="9"/><net_sink comp="254" pin=1"/></net>

<net id="529"><net_src comp="504" pin="9"/><net_sink comp="260" pin=1"/></net>

<net id="535"><net_src comp="459" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="90" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="537"><net_src comp="92" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="541"><net_src comp="98" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="543"><net_src comp="538" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="544"><net_src comp="538" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="548"><net_src comp="102" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="550"><net_src comp="545" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="551"><net_src comp="545" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="555"><net_src comp="106" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="558"><net_src comp="552" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="562"><net_src comp="284" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="566"><net_src comp="322" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="571"><net_src comp="346" pin="4"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="573"><net_src comp="568" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="577"><net_src comp="356" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="360" pin="4"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="467" pin=2"/></net>

<net id="586"><net_src comp="370" pin="4"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="591"><net_src comp="380" pin="4"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="596"><net_src comp="390" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="598"><net_src comp="593" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="599"><net_src comp="593" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="603"><net_src comp="433" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="608"><net_src comp="110" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="613"><net_src comp="117" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="618"><net_src comp="124" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="623"><net_src comp="131" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="628"><net_src comp="138" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="633"><net_src comp="145" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="182" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23 | {10 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29 | {}
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28 | {}
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27 | {}
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26 | {}
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25 | {}
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24 | {}
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22 | {10 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21 | {10 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20 | {10 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19 | {10 }
	Port: p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18 | {10 }
 - Input state : 
	Port: pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25 : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23 | {}
	Port: pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25 : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_29 | {9 10 }
	Port: pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25 : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_28 | {9 10 }
	Port: pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25 : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_27 | {9 10 }
	Port: pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25 : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_26 | {9 10 }
	Port: pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25 : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_25 | {9 10 }
	Port: pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25 : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_24 | {9 10 }
	Port: pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25 : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22 | {}
	Port: pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25 : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21 | {}
	Port: pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25 : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20 | {}
	Port: pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25 : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19 | {}
	Port: pyramidal_hs_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_25 : p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln29 : 1
		store_ln30 : 1
		indvar_flatten34_load : 1
		icmp_ln29 : 2
		add_ln29 : 2
		br_ln29 : 3
		x_load : 1
		y_load : 1
		add_ln29_1 : 2
		icmp_ln30 : 2
		select_ln29 : 3
		select_ln29_1 : 3
		zext_ln29 : 4
		mul_ln29 : 5
		urem_ln29 : 4
		trunc_ln32_6 : 4
		trunc_ln30 : 4
		lshr_ln30_1 : 4
		tmp_44_cast : 6
		lshr_ln32_3 : 4
		tmp : 4
		add_ln30 : 4
		store_ln29 : 3
		store_ln29 : 4
		store_ln30 : 5
	State 2
	State 3
		mul_ln32 : 1
		tmp_46_cast : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		zext_ln32_2 : 1
		p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_105 : 2
		p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_106 : 2
		p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_107 : 2
		p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_108 : 2
		p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_109 : 2
		p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_110 : 2
		p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_111 : 3
		p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_112 : 3
		p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_113 : 3
		p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_114 : 3
		p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_115 : 3
		p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_116 : 3
	State 10
		trunc_ln29 : 1
		trunc_ln32 : 1
		zext_ln32_1 : 1
		p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_99 : 2
		p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_100 : 2
		p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_101 : 2
		p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_102 : 2
		p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_103 : 2
		p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_104 : 2
		select_ln32 : 1
		select_ln32_1 : 1
		select_ln32_2 : 1
		tmp_15 : 2
		switch_ln32 : 2
		store_ln32 : 3
		store_ln32 : 3
		store_ln32 : 3
		store_ln32 : 3
		store_ln32 : 3
		store_ln32 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   urem   |      grp_fu_340      |    0    |   128   |    68   |
|          |      grp_fu_428      |    0    |    68   |    31   |
|----------|----------------------|---------|---------|---------|
|    mul   |    mul_ln29_fu_334   |    0    |    0    |    40   |
|          |    mul_ln32_fu_422   |    0    |    0    |    22   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln29_fu_314  |    0    |    0    |    6    |
|          | select_ln29_1_fu_322 |    0    |    0    |    6    |
|  select  |  select_ln32_fu_483  |    0    |    0    |    16   |
|          | select_ln32_1_fu_490 |    0    |    0    |    16   |
|          | select_ln32_2_fu_497 |    0    |    0    |    16   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln29_fu_290   |    0    |    0    |    18   |
|    add   |   add_ln29_1_fu_302  |    0    |    0    |    13   |
|          |    add_ln30_fu_398   |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln29_fu_284   |    0    |    0    |    18   |
|          |   icmp_ln30_fu_308   |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
| sparsemux|     tmp_15_fu_504    |    0    |    0    |    9    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln29_fu_330   |    0    |    0    |    0    |
|   zext   |   zext_ln32_fu_419   |    0    |    0    |    0    |
|          |  zext_ln32_2_fu_449  |    0    |    0    |    0    |
|          |  zext_ln32_1_fu_473  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  trunc_ln32_6_fu_346 |    0    |    0    |    0    |
|          |  lshr_ln30_1_fu_360  |    0    |    0    |    0    |
|partselect|  tmp_44_cast_fu_370  |    0    |    0    |    0    |
|          |  lshr_ln32_3_fu_380  |    0    |    0    |    0    |
|          |  tmp_46_cast_fu_433  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln30_fu_356  |    0    |    0    |    0    |
|   trunc  |   trunc_ln29_fu_459  |    0    |    0    |    0    |
|          |   trunc_ln32_fu_463  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
| bitselect|      tmp_fu_390      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|     tmp_14_fu_443    |    0    |    0    |    0    |
|          |     tmp_s_fu_467     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|  switch  |  switch_ln32_fu_530  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |   196   |   305   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------------------------------------------------------+--------+
|                                                                                             |   FF   |
+---------------------------------------------------------------------------------------------+--------+
|                                      icmp_ln29_reg_559                                      |    1   |
|                                   indvar_flatten34_reg_552                                  |   11   |
|                                     lshr_ln30_1_reg_578                                     |    4   |
|                                     lshr_ln32_3_reg_588                                     |    3   |
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_105_reg_605|    6   |
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_106_reg_610|    6   |
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_107_reg_615|    6   |
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_108_reg_620|    6   |
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_109_reg_625|    6   |
|p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_110_reg_630|    6   |
|                                    select_ln29_1_reg_563                                    |    6   |
|                                     tmp_44_cast_reg_583                                     |    4   |
|                                     tmp_46_cast_reg_600                                     |    3   |
|                                         tmp_reg_593                                         |    1   |
|                                      trunc_ln30_reg_574                                     |    1   |
|                                     trunc_ln32_6_reg_568                                    |    4   |
|                                          x_reg_538                                          |    6   |
|                                          y_reg_545                                          |    6   |
+---------------------------------------------------------------------------------------------+--------+
|                                            Total                                            |   86   |
+---------------------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_152 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_158 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_164 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_170 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_176 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_182 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
|     grp_fu_340    |  p0  |   2  |   6  |   12   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   84   ||  3.346  ||    0    ||    63   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   196  |   305  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    0   |   63   |
|  Register |    -   |    -   |   86   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    3   |   282  |   368  |
+-----------+--------+--------+--------+--------+
