- ðŸ‘‹ Hi, Iâ€™m VISHNU DEEP PANDURANGARAO
- ðŸ‘€ Iâ€™m interested in VLSI design , computer architecture , FPGA and ASIC (Design and verification) 
- ðŸŒ± Iâ€™m currently learning design and verfiation techniques.
- ðŸ“« How to reach me vishnudeeprao@gmail.com
- ðŸ˜„ Pronouns: ...SOUTHPAW
  

<!---
vdspw/vdspw is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
