# Image Filter using Verilog

## 1. Overview
![image_filter_IP_Top](https://github.com/kyun1016/Image_Filter_using_verilog/assets/42373004/fdd291ee-5951-432f-9476-8999b4adfa48)

## 2. APB Interface
![apb_write](https://github.com/kyun1016/Image_Filter_using_verilog/assets/42373004/57e08b52-17d7-4686-abb8-4a9dee54a037)
![apb_interface](https://github.com/kyun1016/Image_Filter_using_verilog/assets/42373004/d4818263-ea2e-432f-bd78-faefbae33f0c)

## 3. Main Operate
TBD

### 3.1 RGB to YUV
TBD

### 3.2 Filter 1
TBD

### 3.3 Filter 2
TBD

### 3.4 YUV to RGB
TBD

## 4. How to use
TBD

## 5. Output file example
TBD