RV_Int.v,verilog,xil_defaultlib,../../../../SCPU.srcs/sources_1/ip/DataPath_more_0/ip/RV_Int_0/RV_Int.v,
RV_Int_0.v,verilog,xil_defaultlib,../../../../SCPU.srcs/sources_1/ip/DataPath_more_0/ip/RV_Int_0/sim/RV_Int_0.v,
PC.v,verilog,xil_defaultlib,../../../../SCPU.srcs/sources_1/ip/DataPath_more_0/ip/REG32_0/PC.v,
REG32_0.v,verilog,xil_defaultlib,../../../../SCPU.srcs/sources_1/ip/DataPath_more_0/ip/REG32_0/sim/REG32_0.v,
ALU.v,verilog,xil_defaultlib,../../../../SCPU.srcs/sources_1/ip/DataPath_more_0/ip/ALU_0_1/sources_1/new/ALU.v,
ALU_0.v,verilog,xil_defaultlib,../../../../SCPU.srcs/sources_1/ip/DataPath_more_0/ip/ALU_0_1/sim/ALU_0.v,
Regs.v,verilog,xil_defaultlib,../../../../SCPU.srcs/sources_1/ip/DataPath_more_0/ip/Regs_0/sources_1/new/Regs.v,
Regs_0.v,verilog,xil_defaultlib,../../../../SCPU.srcs/sources_1/ip/DataPath_more_0/ip/Regs_0/sim/Regs_0.v,
MUX2T1_32.v,verilog,xil_defaultlib,../../../../SCPU.srcs/sources_1/ip/DataPath_more_0/ip/MUX2T1_32_0/MUX2T1_32.v,
MUX2T1_32_0.v,verilog,xil_defaultlib,../../../../SCPU.srcs/sources_1/ip/DataPath_more_0/ip/MUX2T1_32_0/sim/MUX2T1_32_0.v,
MUX4T1_32.v,verilog,xil_defaultlib,../../../../SCPU.srcs/sources_1/ip/DataPath_more_0/ip/MUX4T1_32_1/MUX4T1_32.v,
MUX4T1_32_1.v,verilog,xil_defaultlib,../../../../SCPU.srcs/sources_1/ip/DataPath_more_0/ip/MUX4T1_32_1/sim/MUX4T1_32_1.v,
MUX4T1_32_0.v,verilog,xil_defaultlib,../../../../SCPU.srcs/sources_1/ip/DataPath_more_0/ip/MUX4T1_32_0/sim/MUX4T1_32_0.v,
MUX2T1_32_1.v,verilog,xil_defaultlib,../../../../SCPU.srcs/sources_1/ip/DataPath_more_0/ip/MUX2T1_32_1/sim/MUX2T1_32_1.v,
add_32.v,verilog,xil_defaultlib,../../../../SCPU.srcs/sources_1/ip/DataPath_more_0/ip/add_32_1/add_32.v,
add_32_1.v,verilog,xil_defaultlib,../../../../SCPU.srcs/sources_1/ip/DataPath_more_0/ip/add_32_1/sim/add_32_1.v,
add_32_0.v,verilog,xil_defaultlib,../../../../SCPU.srcs/sources_1/ip/DataPath_more_0/ip/add_32_0/sim/add_32_0.v,
ImmGen.v,verilog,xil_defaultlib,../../../../SCPU.srcs/sources_1/ip/DataPath_more_0/ip/ImmGen_0/ImmGen.v,
ImmGen_0.v,verilog,xil_defaultlib,../../../../SCPU.srcs/sources_1/ip/DataPath_more_0/ip/ImmGen_0/sim/ImmGen_0.v,
DataPath_Int.v,verilog,xil_defaultlib,../../../../SCPU.srcs/sources_1/ip/DataPath_more_0/new/DataPath_Int.v,
DataPath_more_0.v,verilog,xil_defaultlib,../../../../SCPU.srcs/sources_1/ip/DataPath_more_0/sim/DataPath_more_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
