$comment
	File created using the following command:
		vcd file PCCompleto.msim.vcd -direction
$end
$date
	Fri Jul 07 16:06:14 2017
$end
$version
	ModelSim Version 10.1e
$end
$timescale
	1ps
$end
$scope module Proc_Simples_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var wire 1 # R_ui [7] $end
$var wire 1 $ R_ui [6] $end
$var wire 1 % R_ui [5] $end
$var wire 1 & R_ui [4] $end
$var wire 1 ' R_ui [3] $end
$var wire 1 ( R_ui [2] $end
$var wire 1 ) R_ui [1] $end
$var wire 1 * R_ui [0] $end
$var wire 1 + S_ula [7] $end
$var wire 1 , S_ula [6] $end
$var wire 1 - S_ula [5] $end
$var wire 1 . S_ula [4] $end
$var wire 1 / S_ula [3] $end
$var wire 1 0 S_ula [2] $end
$var wire 1 1 S_ula [1] $end
$var wire 1 2 S_ula [0] $end
$var wire 1 3 sais [7] $end
$var wire 1 4 sais [6] $end
$var wire 1 5 sais [5] $end
$var wire 1 6 sais [4] $end
$var wire 1 7 sais [3] $end
$var wire 1 8 sais [2] $end
$var wire 1 9 sais [1] $end
$var wire 1 : sais [0] $end
$var wire 1 ; sampler $end
$scope module i1 $end
$var wire 1 < gnd $end
$var wire 1 = vcc $end
$var wire 1 > unknown $end
$var tri1 1 ? devclrn $end
$var tri1 1 @ devpor $end
$var tri1 1 A devoe $end
$var wire 1 B rst~input_o $end
$var wire 1 C clk~input_o $end
$var wire 1 D R_ui[0]~output_o $end
$var wire 1 E R_ui[1]~output_o $end
$var wire 1 F R_ui[2]~output_o $end
$var wire 1 G R_ui[3]~output_o $end
$var wire 1 H R_ui[4]~output_o $end
$var wire 1 I R_ui[5]~output_o $end
$var wire 1 J R_ui[6]~output_o $end
$var wire 1 K R_ui[7]~output_o $end
$var wire 1 L sais[0]~output_o $end
$var wire 1 M sais[1]~output_o $end
$var wire 1 N sais[2]~output_o $end
$var wire 1 O sais[3]~output_o $end
$var wire 1 P sais[4]~output_o $end
$var wire 1 Q sais[5]~output_o $end
$var wire 1 R sais[6]~output_o $end
$var wire 1 S sais[7]~output_o $end
$var wire 1 T S_ula[0]~output_o $end
$var wire 1 U S_ula[1]~output_o $end
$var wire 1 V S_ula[2]~output_o $end
$var wire 1 W S_ula[3]~output_o $end
$var wire 1 X S_ula[4]~output_o $end
$var wire 1 Y S_ula[5]~output_o $end
$var wire 1 Z S_ula[6]~output_o $end
$var wire 1 [ S_ula[7]~output_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0*
0)
0(
0'
0&
0%
0$
0#
02
01
00
0/
0.
0-
0,
0+
0:
09
08
07
06
05
04
03
x;
0<
1=
x>
1?
1@
1A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
$end
#20000
1!
1C
0;
#40000
0!
0C
1;
#60000
1!
1C
0;
#80000
0!
0C
1;
#100000
1!
1C
0;
#120000
0!
0C
1;
#140000
1!
1C
0;
#160000
0!
0C
1;
#180000
1!
1C
0;
#200000
0!
0C
1;
#220000
1!
1C
0;
#240000
0!
0C
1;
#260000
1!
1C
0;
#280000
0!
0C
1;
#300000
1!
1C
0;
#320000
0!
0C
1;
#340000
1!
1C
0;
#360000
0!
0C
1;
#380000
1!
1C
0;
#400000
0!
0C
1;
#420000
1!
1C
0;
#440000
0!
0C
1;
#460000
1!
1C
0;
#480000
0!
0C
1;
#500000
1!
1C
0;
#520000
0!
0C
1;
#540000
1!
1C
0;
#560000
0!
0C
1;
#580000
1!
1C
0;
#600000
0!
0C
1;
#620000
1!
1C
0;
#640000
0!
0C
1;
#660000
1!
1C
0;
#680000
0!
0C
1;
#700000
1!
1C
0;
#720000
0!
0C
1;
#740000
1!
1C
0;
#760000
0!
0C
1;
#780000
1!
1C
0;
#800000
0!
0C
1;
#820000
1!
1C
0;
#840000
0!
0C
1;
#860000
1!
1C
0;
#880000
0!
0C
1;
#900000
1!
1C
0;
#920000
0!
0C
1;
#940000
1!
1C
0;
#960000
0!
0C
1;
#980000
1!
1C
0;
#1000000
