# Verilog_HDL

# References
[1] [Digital Design: With an Introduction to Verilog HDL, 5e by M Morris Mano and Michael Ciletti](https://www.amazon.in/Digital-Design-Introduction-Verilog-HDL/dp/8131794741/ref=sr_1_1?ie=UTF8&qid=1515868931&sr=8-1&keywords=digital+design+by+morris+mano+5th+edition)<br>
[2] [Digital Electronics Part I â€“ Combinational and Sequential Logic by Dr. I. J. Wassell](https://www.cl.cam.ac.uk/teaching/0708/DigElec/Digital_Electronics_pdf.pdf)<br>
[3] [What is difference between blocking and non blocking statements in verilog?](https://www.quora.com/What-is-difference-between-blocking-and-non-blocking-statements-in-verilog)<br>
[4] [Verilog If statement](https://www.doulos.com/knowhow/verilog_designers_guide/if_statement/)<br>
[5] [Memory Design Using Verilog](https://electronicsforu.com/electronics-projects/memory-design-verilog) 
