

================================================================
== Vitis HLS Report for 'ipv4_drop_optional_ip_header_64_s'
================================================================
* Date:           Tue Aug 15 18:30:01 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  5.834 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.83>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%doh_state_load = load i3 %doh_state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:211]   --->   Operation 3 'load' 'doh_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.48ns)   --->   "%switch_ln211 = switch i3 %doh_state_load, void %sw.bb.i, i3 4, void %sw.bb103.i, i3 1, void %sw.bb12.i, i3 2, void %sw.bb24.i, i3 3, void %sw.bb31.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:211]   --->   Operation 4 'switch' 'switch_ln211' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_184_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %rx_process2dropFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:273]   --->   Operation 5 'nbreadreq' 'tmp_184_i' <Predicate = (doh_state_load == 3)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %tmp_184_i, void %if.end64.i, void %if.then33.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:273]   --->   Operation 6 'br' 'br_ln273' <Predicate = (doh_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (2.33ns)   --->   "%rx_process2dropFifo_read_2 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %rx_process2dropFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:275]   --->   Operation 7 'read' 'rx_process2dropFifo_read_2' <Predicate = (doh_state_load == 3 & tmp_184_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%currWord_data_V = trunc i128 %rx_process2dropFifo_read_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:275]   --->   Operation 8 'trunc' 'currWord_data_V' <Predicate = (doh_state_load == 3 & tmp_184_i)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%currWord_keep_V = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %rx_process2dropFifo_read_2, i32 64, i32 71" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:275]   --->   Operation 9 'partselect' 'currWord_keep_V' <Predicate = (doh_state_load == 3 & tmp_184_i)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%currWord_last_V_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %rx_process2dropFifo_read_2, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:275]   --->   Operation 10 'bitselect' 'currWord_last_V_18' <Predicate = (doh_state_load == 3 & tmp_184_i)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i128 %rx_process2dropFifo_read_2"   --->   Operation 11 'trunc' 'trunc_ln628' <Predicate = (doh_state_load == 3 & tmp_184_i)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_190_i = partselect i4 @_ssdm_op_PartSelect.i4.i128.i32.i32, i128 %rx_process2dropFifo_read_2, i32 64, i32 67"   --->   Operation 12 'partselect' 'tmp_190_i' <Predicate = (doh_state_load == 3 & tmp_184_i)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %rx_process2dropFifo_read_2, i32 68"   --->   Operation 13 'bitselect' 'tmp_56' <Predicate = (doh_state_load == 3 & tmp_184_i)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %rx_process2dropFifo_read_2, i128 68" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:281]   --->   Operation 14 'bitselect' 'tmp_57' <Predicate = (doh_state_load == 3 & tmp_184_i)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln283 = br i1 %tmp_56, void %if.then56.i, void %if.else57.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:283]   --->   Operation 15 'br' 'br_ln283' <Predicate = (doh_state_load == 3 & tmp_184_i)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.88ns)   --->   "%store_ln285 = store i3 0, i3 %doh_state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:285]   --->   Operation 16 'store' 'store_ln285' <Predicate = (doh_state_load == 3 & tmp_184_i & !tmp_56)> <Delay = 0.88>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln286 = br void %if.end63.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:286]   --->   Operation 17 'br' 'br_ln286' <Predicate = (doh_state_load == 3 & tmp_184_i & !tmp_56)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln287 = br i1 %currWord_last_V_18, void %if.end62.i, void %if.then61.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:287]   --->   Operation 18 'br' 'br_ln287' <Predicate = (doh_state_load == 3 & tmp_184_i & tmp_56)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.88ns)   --->   "%store_ln289 = store i3 4, i3 %doh_state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:289]   --->   Operation 19 'store' 'store_ln289' <Predicate = (doh_state_load == 3 & tmp_184_i & tmp_56 & currWord_last_V_18)> <Delay = 0.88>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln290 = br void %if.end62.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:290]   --->   Operation 20 'br' 'br_ln290' <Predicate = (doh_state_load == 3 & tmp_184_i & tmp_56 & currWord_last_V_18)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end63.i"   --->   Operation 21 'br' 'br_ln0' <Predicate = (doh_state_load == 3 & tmp_184_i & tmp_56)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln291 = br void %if.end64.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:291]   --->   Operation 22 'br' 'br_ln291' <Predicate = (doh_state_load == 3 & tmp_184_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln292 = br void %ipv4_drop_optional_ip_header<64>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:292]   --->   Operation 23 'br' 'br_ln292' <Predicate = (doh_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_182_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %rx_process2dropFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:262]   --->   Operation 24 'nbreadreq' 'tmp_182_i' <Predicate = (doh_state_load == 2)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln262 = br i1 %tmp_182_i, void %if.end30.i, void %if.then26.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:262]   --->   Operation 25 'br' 'br_ln262' <Predicate = (doh_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.33ns)   --->   "%rx_process2dropFifo_read_1 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %rx_process2dropFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:264]   --->   Operation 26 'read' 'rx_process2dropFifo_read_1' <Predicate = (doh_state_load == 2 & tmp_182_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %rx_process2dropFifo_read_1, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:264]   --->   Operation 27 'bitselect' 'currWord_last_V' <Predicate = (doh_state_load == 2 & tmp_182_i)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln266 = br i1 %currWord_last_V, void %if.end29.i, void %if.then28.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:266]   --->   Operation 28 'br' 'br_ln266' <Predicate = (doh_state_load == 2 & tmp_182_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.88ns)   --->   "%store_ln268 = store i3 0, i3 %doh_state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:268]   --->   Operation 29 'store' 'store_ln268' <Predicate = (doh_state_load == 2 & tmp_182_i & currWord_last_V)> <Delay = 0.88>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln269 = br void %if.end29.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:269]   --->   Operation 30 'br' 'br_ln269' <Predicate = (doh_state_load == 2 & tmp_182_i & currWord_last_V)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln270 = br void %if.end30.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:270]   --->   Operation 31 'br' 'br_ln270' <Predicate = (doh_state_load == 2 & tmp_182_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln271 = br void %ipv4_drop_optional_ip_header<64>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:271]   --->   Operation 32 'br' 'br_ln271' <Predicate = (doh_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_i_260 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %rx_process2dropFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:248]   --->   Operation 33 'nbreadreq' 'tmp_i_260' <Predicate = (doh_state_load == 1)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln248 = br i1 %tmp_i_260, void %if.end23.i, void %if.then14.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:248]   --->   Operation 34 'br' 'br_ln248' <Predicate = (doh_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.33ns)   --->   "%rx_process2dropFifo_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %rx_process2dropFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:250]   --->   Operation 35 'read' 'rx_process2dropFifo_read' <Predicate = (doh_state_load == 1 & tmp_i_260)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln250 = trunc i128 %rx_process2dropFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:250]   --->   Operation 36 'trunc' 'trunc_ln250' <Predicate = (doh_state_load == 1 & tmp_i_260)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_186_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %rx_process2dropFifo_read, i32 64, i32 71" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:250]   --->   Operation 37 'partselect' 'tmp_186_i' <Predicate = (doh_state_load == 1 & tmp_i_260)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%length_V_load = load i4 %length_V"   --->   Operation 38 'load' 'length_V_load' <Predicate = (doh_state_load == 1 & tmp_i_260)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.01ns)   --->   "%add_ln841 = add i4 %length_V_load, i4 14"   --->   Operation 39 'add' 'add_ln841' <Predicate = (doh_state_load == 1 & tmp_i_260)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.84ns)   --->   "%store_ln841 = store i4 %add_ln841, i4 %length_V"   --->   Operation 40 'store' 'store_ln841' <Predicate = (doh_state_load == 1 & tmp_i_260)> <Delay = 0.84>
ST_1 : Operation 41 [1/1] (0.48ns)   --->   "%switch_ln252 = switch i4 %length_V_load, void %if.end21.i, i4 3, void %if.then17.i, i4 2, void %if.then20.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:252]   --->   Operation 41 'switch' 'switch_ln252' <Predicate = (doh_state_load == 1 & tmp_i_260)> <Delay = 0.48>
ST_1 : Operation 42 [1/1] (0.88ns)   --->   "%store_ln257 = store i3 2, i3 %doh_state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:257]   --->   Operation 42 'store' 'store_ln257' <Predicate = (doh_state_load == 1 & tmp_i_260 & length_V_load == 2)> <Delay = 0.88>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln258 = br void %if.end21.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:258]   --->   Operation 43 'br' 'br_ln258' <Predicate = (doh_state_load == 1 & tmp_i_260 & length_V_load == 2)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.88ns)   --->   "%store_ln254 = store i3 3, i3 %doh_state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:254]   --->   Operation 44 'store' 'store_ln254' <Predicate = (doh_state_load == 1 & tmp_i_260 & length_V_load == 3)> <Delay = 0.88>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln255 = br void %if.end22.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:255]   --->   Operation 45 'br' 'br_ln255' <Predicate = (doh_state_load == 1 & tmp_i_260 & length_V_load == 3)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end22.i"   --->   Operation 46 'br' 'br_ln0' <Predicate = (doh_state_load == 1 & tmp_i_260 & length_V_load != 3)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln259 = br void %if.end23.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:259]   --->   Operation 47 'br' 'br_ln259' <Predicate = (doh_state_load == 1 & tmp_i_260)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln260 = br void %ipv4_drop_optional_ip_header<64>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:260]   --->   Operation 48 'br' 'br_ln260' <Predicate = (doh_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.88ns)   --->   "%store_ln321 = store i3 0, i3 %doh_state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:321]   --->   Operation 49 'store' 'store_ln321' <Predicate = (doh_state_load == 4)> <Delay = 0.88>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i4P0A, i4 %rx_process2dropLengthFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:214]   --->   Operation 50 'nbreadreq' 'tmp_i' <Predicate = (doh_state_load != 4 & doh_state_load != 1 & doh_state_load != 2 & doh_state_load != 3)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln214 = br i1 %tmp_i, void %if.end11.i, void %land.lhs.true.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:214]   --->   Operation 51 'br' 'br_ln214' <Predicate = (doh_state_load != 4 & doh_state_load != 1 & doh_state_load != 2 & doh_state_load != 3)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_185_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %rx_process2dropFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:214]   --->   Operation 52 'nbreadreq' 'tmp_185_i' <Predicate = (doh_state_load != 4 & doh_state_load != 1 & doh_state_load != 2 & doh_state_load != 3 & tmp_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln214 = br i1 %tmp_185_i, void %if.end11.i, void %if.then.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:214]   --->   Operation 53 'br' 'br_ln214' <Predicate = (doh_state_load != 4 & doh_state_load != 1 & doh_state_load != 2 & doh_state_load != 3 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (2.33ns)   --->   "%rx_process2dropLengthFifo_read = read i4 @_ssdm_op_Read.ap_fifo.volatile.i4P0A, i4 %rx_process2dropLengthFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:216]   --->   Operation 54 'read' 'rx_process2dropLengthFifo_read' <Predicate = (doh_state_load != 4 & doh_state_load != 1 & doh_state_load != 2 & doh_state_load != 3 & tmp_i & tmp_185_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_1 : Operation 55 [1/1] (0.84ns)   --->   "%store_ln216 = store i4 %rx_process2dropLengthFifo_read, i4 %length_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:216]   --->   Operation 55 'store' 'store_ln216' <Predicate = (doh_state_load != 4 & doh_state_load != 1 & doh_state_load != 2 & doh_state_load != 3 & tmp_i & tmp_185_i)> <Delay = 0.84>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %rx_process2dropLengthFifo_read, i32 1, i32 3"   --->   Operation 56 'partselect' 'tmp_58' <Predicate = (doh_state_load != 4 & doh_state_load != 1 & doh_state_load != 2 & doh_state_load != 3 & tmp_i & tmp_185_i)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.67ns)   --->   "%icmp_ln1035 = icmp_eq  i3 %tmp_58, i3 0"   --->   Operation 57 'icmp' 'icmp_ln1035' <Predicate = (doh_state_load != 4 & doh_state_load != 1 & doh_state_load != 2 & doh_state_load != 3 & tmp_i & tmp_185_i)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.84ns)   --->   "%br_ln222 = br i1 %icmp_ln1035, void %if.end.i, void %if.else.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:222]   --->   Operation 58 'br' 'br_ln222' <Predicate = (doh_state_load != 4 & doh_state_load != 1 & doh_state_load != 2 & doh_state_load != 3 & tmp_i & tmp_185_i)> <Delay = 0.84>
ST_1 : Operation 59 [1/1] (2.33ns)   --->   "%rx_process2dropFifo_read_3 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %rx_process2dropFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:228]   --->   Operation 59 'read' 'rx_process2dropFifo_read_3' <Predicate = (doh_state_load != 4 & doh_state_load != 1 & doh_state_load != 2 & doh_state_load != 3 & tmp_i & tmp_185_i & icmp_ln1035)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln228 = trunc i128 %rx_process2dropFifo_read_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:228]   --->   Operation 60 'trunc' 'trunc_ln228' <Predicate = (doh_state_load != 4 & doh_state_load != 1 & doh_state_load != 2 & doh_state_load != 3 & tmp_i & tmp_185_i & icmp_ln1035)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_192_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %rx_process2dropFifo_read_3, i32 64, i32 71" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:228]   --->   Operation 61 'partselect' 'tmp_192_i' <Predicate = (doh_state_load != 4 & doh_state_load != 1 & doh_state_load != 2 & doh_state_load != 3 & tmp_i & tmp_185_i & icmp_ln1035)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.84ns)   --->   "%br_ln0 = br void %if.end.i"   --->   Operation 62 'br' 'br_ln0' <Predicate = (doh_state_load != 4 & doh_state_load != 1 & doh_state_load != 2 & doh_state_load != 3 & tmp_i & tmp_185_i & icmp_ln1035)> <Delay = 0.84>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%storemerge_i = phi i2 3, void %if.else.i, i2 1, void %if.then.i"   --->   Operation 63 'phi' 'storemerge_i' <Predicate = (doh_state_load != 4 & doh_state_load != 1 & doh_state_load != 2 & doh_state_load != 3 & tmp_i & tmp_185_i)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln224 = zext i2 %storemerge_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:224]   --->   Operation 64 'zext' 'zext_ln224' <Predicate = (doh_state_load != 4 & doh_state_load != 1 & doh_state_load != 2 & doh_state_load != 3 & tmp_i & tmp_185_i)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.88ns)   --->   "%store_ln224 = store i3 %zext_ln224, i3 %doh_state" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:224]   --->   Operation 65 'store' 'store_ln224' <Predicate = (doh_state_load != 4 & doh_state_load != 1 & doh_state_load != 2 & doh_state_load != 3 & tmp_i & tmp_185_i)> <Delay = 0.88>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln245 = br void %if.end11.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:245]   --->   Operation 66 'br' 'br_ln245' <Predicate = (doh_state_load != 4 & doh_state_load != 1 & doh_state_load != 2 & doh_state_load != 3 & tmp_i & tmp_185_i)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln246 = br void %ipv4_drop_optional_ip_header<64>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:246]   --->   Operation 67 'br' 'br_ln246' <Predicate = (doh_state_load != 4 & doh_state_load != 1 & doh_state_load != 2 & doh_state_load != 3)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.82>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_ip2udpFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_ip2udpFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_ip2udpFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_process2dropFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_process2dropFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_process2dropFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rx_process2dropLengthFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rx_process2dropLengthFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rx_process2dropLengthFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_ip2udpFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rx_process2dropLengthFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_process2dropFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%specpipeline_ln196 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:196]   --->   Operation 80 'specpipeline' 'specpipeline_ln196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%p_Val2_s = load i64 %prevWord_data_V"   --->   Operation 81 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%p_Val2_26 = load i8 %prevWord_keep_V_2"   --->   Operation 82 'load' 'p_Val2_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_187_i = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_Val2_s, i32 32, i32 63"   --->   Operation 83 'partselect' 'tmp_187_i' <Predicate = (doh_state_load == 3 & tmp_184_i)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.48ns)   --->   "%xor_ln281 = xor i1 %tmp_57, i1 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:281]   --->   Operation 84 'xor' 'xor_ln281' <Predicate = (doh_state_load == 3 & tmp_184_i)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %p_Val2_26, i32 4, i32 7" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:281]   --->   Operation 85 'partselect' 'tmp' <Predicate = (doh_state_load == 3 & tmp_184_i)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i73 @_ssdm_op_BitConcatenate.i73.i1.i4.i4.i32.i32, i1 %xor_ln281, i4 %tmp_190_i, i4 %tmp, i32 %trunc_ln628, i32 %tmp_187_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:281]   --->   Operation 86 'bitconcatenate' 'or_ln' <Predicate = (doh_state_load == 3 & tmp_184_i)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln281 = zext i73 %or_ln" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:281]   --->   Operation 87 'zext' 'zext_ln281' <Predicate = (doh_state_load == 3 & tmp_184_i)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%or_ln281_1_i = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i1.i80, i1 0, i80 %zext_ln281" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:281]   --->   Operation 88 'bitconcatenate' 'or_ln281_1_i' <Predicate = (doh_state_load == 3 & tmp_184_i)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln281_1 = zext i81 %or_ln281_1_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:281]   --->   Operation 89 'zext' 'zext_ln281_1' <Predicate = (doh_state_load == 3 & tmp_184_i)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (2.33ns)   --->   "%write_ln281 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %rx_ip2udpFifo, i128 %zext_ln281_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:281]   --->   Operation 90 'write' 'write_ln281' <Predicate = (doh_state_load == 3 & tmp_184_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 91 [1/1] (0.85ns)   --->   "%store_ln282 = store i64 %currWord_data_V, i64 %prevWord_data_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:282]   --->   Operation 91 'store' 'store_ln282' <Predicate = (doh_state_load == 3 & tmp_184_i)> <Delay = 0.85>
ST_2 : Operation 92 [1/1] (0.85ns)   --->   "%store_ln282 = store i8 %currWord_keep_V, i8 %prevWord_keep_V_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:282]   --->   Operation 92 'store' 'store_ln282' <Predicate = (doh_state_load == 3 & tmp_184_i)> <Delay = 0.85>
ST_2 : Operation 93 [1/1] (2.33ns)   --->   "%write_ln265 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %rx_ip2udpFifo, i128 %rx_process2dropFifo_read_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:265]   --->   Operation 93 'write' 'write_ln265' <Predicate = (doh_state_load == 2 & tmp_182_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 94 [1/1] (0.85ns)   --->   "%store_ln250 = store i64 %trunc_ln250, i64 %prevWord_data_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:250]   --->   Operation 94 'store' 'store_ln250' <Predicate = (doh_state_load == 1 & tmp_i_260)> <Delay = 0.85>
ST_2 : Operation 95 [1/1] (0.85ns)   --->   "%store_ln250 = store i8 %tmp_186_i, i8 %prevWord_keep_V_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:250]   --->   Operation 95 'store' 'store_ln250' <Predicate = (doh_state_load == 1 & tmp_i_260)> <Delay = 0.85>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_180_i = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_Val2_s, i32 32, i32 63"   --->   Operation 96 'partselect' 'tmp_180_i' <Predicate = (doh_state_load == 4)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_181_i = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %p_Val2_26, i32 4, i32 7"   --->   Operation 97 'partselect' 'tmp_181_i' <Predicate = (doh_state_load == 4)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln320_cast = bitconcatenate i73 @_ssdm_op_BitConcatenate.i73.i5.i4.i32.i32, i5 16, i4 %tmp_181_i, i32 0, i32 %tmp_180_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:320]   --->   Operation 98 'bitconcatenate' 'zext_ln320_cast' <Predicate = (doh_state_load == 4)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln320 = zext i73 %zext_ln320_cast" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:320]   --->   Operation 99 'zext' 'zext_ln320' <Predicate = (doh_state_load == 4)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (2.33ns)   --->   "%write_ln320 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %rx_ip2udpFifo, i128 %zext_ln320" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:320]   --->   Operation 100 'write' 'write_ln320' <Predicate = (doh_state_load == 4)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln322 = br void %ipv4_drop_optional_ip_header<64>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:322]   --->   Operation 101 'br' 'br_ln322' <Predicate = (doh_state_load == 4)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.85ns)   --->   "%store_ln228 = store i64 %trunc_ln228, i64 %prevWord_data_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:228]   --->   Operation 102 'store' 'store_ln228' <Predicate = (doh_state_load != 4 & doh_state_load != 1 & doh_state_load != 2 & doh_state_load != 3 & tmp_i & tmp_185_i & icmp_ln1035)> <Delay = 0.85>
ST_2 : Operation 103 [1/1] (0.85ns)   --->   "%store_ln228 = store i8 %tmp_192_i, i8 %prevWord_keep_V_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:228]   --->   Operation 103 'store' 'store_ln228' <Predicate = (doh_state_load != 4 & doh_state_load != 1 & doh_state_load != 2 & doh_state_load != 3 & tmp_i & tmp_185_i & icmp_ln1035)> <Delay = 0.85>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 104 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.4ns, clock uncertainty: 1.73ns.

 <State 1>: 5.83ns
The critical path consists of the following:
	fifo read operation ('rx_process2dropLengthFifo_read', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:216) on port 'rx_process2dropLengthFifo' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:216) [117]  (2.34 ns)
	'icmp' operation ('icmp_ln1035') [120]  (0.677 ns)
	multiplexor before 'phi' operation ('storemerge_i') [130]  (0.844 ns)
	'phi' operation ('storemerge_i') [130]  (0 ns)
	'store' operation ('store_ln224', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:224) of variable 'zext_ln224', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:224 on static variable 'doh_state' [132]  (0.886 ns)
	blocking operation 1.09 ns on control path)

 <State 2>: 2.82ns
The critical path consists of the following:
	'xor' operation ('xor_ln281', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:281) [38]  (0.485 ns)
	fifo write operation ('write_ln281', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:281) on port 'rx_ip2udpFifo' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ipv4/ipv4.hpp:281) [44]  (2.34 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
