--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 6.139 ns
From           : KEY3_ACLR
To             : LCD_Display:inst1|CLK_COUNT_400HZ[0]
From Clock     : --
To Clock       : CLK_48Mhz
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 11.952 ns
From           : LCD_Display:inst1|LCD_RW_INT
To             : LCD_RW
From Clock     : CLK_48Mhz
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -2.421 ns
From           : KEY3_ACLR
To             : LCD_Display:inst1|CHAR_COUNT[1]
From Clock     : --
To Clock       : CLK_48Mhz
Failed Paths   : 0

Type           : Clock Setup: 'CLK_48Mhz'
Slack          : N/A
Required Time  : None
Actual Time    : 242.37 MHz ( period = 4.126 ns )
From           : LCD_Display:inst1|CHAR_COUNT[4]
To             : LCD_Display:inst1|DATA_BUS_VALUE[4]
From Clock     : CLK_48Mhz
To Clock       : CLK_48Mhz
Failed Paths   : 0

Type           : Clock Setup: 'SW0_PULSE'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 420.17 MHz ( period = 2.380 ns )
From           : lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[0]
To             : lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[7]
From Clock     : SW0_PULSE
To Clock       : SW0_PULSE
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

