Info (10281): Verilog HDL Declaration information at NIOS_core_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at NIOS_core_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at NIOS_core_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at NIOS_core_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at NIOS_core_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at NIOS_core_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at NIOS_core_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at NIOS_core_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/NIOS_core_mm_interconnect_0_router.sv Line: 49
Warning (10273): Verilog HDL warning at NIOS_DE2-115.v(483): extended using "x" or "z" File: D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v Line: 483
Warning (10273): Verilog HDL warning at NIOS_DE2-115.v(484): extended using "x" or "z" File: D:/FPGA/NIOS_DE2-115/NIOS_DE2-115.v Line: 484
