vhdl xpm  \
"C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_VCOMP.vhd" \

vhdl xil_defaultlib  \
"../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.srcs/sources_1/new/adc_to_bram.vhd" \

vhdl axi_lite_ipif_v3_0_4  \
"../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \

vhdl lib_cdc_v1_0_2  \
"../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \

vhdl interrupt_control_v3_1_5  \
"../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd" \

vhdl axi_gpio_v2_0_31  \
"../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ipshared/6fbe/hdl/axi_gpio_v2_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/sim/system_axi_gpio_0_0.vhd" \

vhdl proc_sys_reset_v5_0_14  \
"../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/sim/system_rst_ps7_0_125M_0.vhd" \

vhdl fifo_generator_v13_2_9  \
"../../FPGA Designs/BRAM_Test_2/BRAM_Test_2.gen/sources_1/bd/system/ipshared/ac72/hdl/fifo_generator_v13_2_rfs.vhd" \

# Do not sort compile order
nosort
