// Seed: 2125775248
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    output wor  id_1,
    input  tri  id_2
);
  wire id_4, id_5 = id_4, id_6, id_7, id_8 = id_4;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2 ();
  id_1(
      1, 1
  );
  assign module_3.type_2 = 0;
endmodule
module module_3 (
    input  tri   id_0,
    output wor   id_1,
    output logic id_2
);
  assign id_2 = 1;
  assign id_1 = "" & "" - id_0;
  module_2 modCall_1 ();
  always id_2 <= 1;
  id_4(
      id_2 - id_2, 1
  );
endmodule
