v 20081231 1
C 40000 40000 0 0 0 title-B.sym
C 40100 48200 1 0 0 vdc-1.sym
{
T 40800 48850 5 10 1 1 0 0 1
refdes=V1
T 40800 49050 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 40800 49250 5 10 0 0 0 0 1
footprint=none
T 40800 48650 5 10 1 1 0 0 1
value=DC 5V
}
C 43400 40500 1 0 0 vsin-1.sym
{
T 44100 41150 5 10 1 1 0 0 1
refdes=V3
T 44100 41350 5 10 0 0 0 0 1
device=vsin
T 44100 41550 5 10 0 0 0 0 1
footprint=none
T 44100 40950 5 10 1 1 0 0 1
value=sin 0 5 5k
}
C 40200 40500 1 0 0 vpulse-1.sym
{
T 40900 41150 5 10 1 1 0 0 1
refdes=V2
T 40900 41350 5 10 0 0 0 0 1
device=vpulse
T 40900 41550 5 10 0 0 0 0 1
footprint=none
T 40900 40950 5 10 1 1 0 0 1
value=pulse 0 5 0 1u 1u 10u 20u
}
C 43600 40100 1 0 0 gnd-1.sym
C 40400 40100 1 0 0 gnd-1.sym
C 40300 47800 1 0 0 gnd-1.sym
N 40400 48200 40400 48100 4
N 40400 49400 40400 49500 4
N 43700 40500 43700 40400 4
N 40500 40400 40500 40500 4
T 52500 40900 9 10 1 0 0 0 1
Flip-Flop D
T 54500 40100 9 10 1 0 0 0 1
Facundo J Ferrer
T 50500 40100 9 10 1 0 0 0 1
1
T 52100 40100 9 10 1 0 0 0 1
1
T 54500 40400 9 10 1 0 0 0 1
1
T 50500 40400 9 10 1 0 0 0 1
i-flash-01.sch
C 40200 50200 1 0 0 spice-include-1.sym
{
T 40300 50500 5 10 0 1 0 0 1
device=include
T 40300 50600 5 10 1 1 0 0 1
refdes=A1
T 40800 50300 5 10 1 1 0 0 1
file=simul.cmd
}
C 40200 49500 1 0 0 vcc-2.sym
C 41800 41900 1 0 0 resistor-1.sym
{
T 42100 42300 5 10 0 0 0 0 1
device=RESISTOR
T 42000 42200 5 10 1 1 0 0 1
refdes=R2
T 41800 41900 5 10 1 1 0 0 1
value=100k
}
N 42700 42000 42800 42000 4
N 42800 42000 42800 40400 4
N 40500 41700 40500 42000 4
{
T 40500 41800 5 10 1 1 0 0 1
netname=clck
}
C 45600 46900 1 0 0 vcc-2.sym
C 47500 46200 1 90 0 resistor-1.sym
{
T 47100 46500 5 10 0 0 90 0 1
device=RESISTOR
T 47200 46400 5 10 1 1 90 0 1
refdes=R1
T 47500 46200 5 10 1 1 0 0 1
value=100k
}
C 47700 44700 1 90 0 capacitor-1.sym
{
T 47000 44900 5 10 0 0 90 0 1
device=CAPACITOR
T 47200 44900 5 10 1 1 90 0 1
refdes=C1
T 46800 44900 5 10 0 0 90 0 1
symversion=0.1
T 47700 44700 5 10 1 1 0 0 1
value=47pF
}
C 47400 44100 1 0 0 gnd-1.sym
N 47500 44400 47500 44700 4
N 47500 45600 47400 45600 4
N 47400 45600 47400 46200 4
N 46700 45800 47400 45800 4
{
T 46700 45800 5 10 1 1 0 0 1
netname=out
}
N 45800 46900 47000 46900 4
N 47000 46900 47000 47200 4
N 47000 47200 47400 47200 4
N 47400 47200 47400 47100 4
N 45800 46900 45800 46300 4
C 44800 45100 1 0 0 i-comparador-01.sym
{
T 46165 46100 5 10 1 1 0 0 1
refdes=X1
T 44800 45100 5 10 0 0 0 0 1
model-name=comp01
T 44800 45100 5 10 0 0 0 0 1
device=comp-model
T 44800 45100 5 10 0 0 0 0 1
file=model/i-comparador-01.sch.cir
T 44800 45100 5 10 0 0 0 0 1
slot=1
}
N 40500 42000 41800 42000 4
N 40500 40400 42800 40400 4
N 43700 41700 43700 45400 4
{
T 43800 41800 5 10 1 1 0 0 1
netname=d
}
N 43700 45400 45000 45400 4
C 44500 43300 1 0 0 vdc-1.sym
{
T 45200 43950 5 10 1 1 0 0 1
refdes=V4
T 45200 44150 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 45200 44350 5 10 0 0 0 0 1
footprint=none
T 45200 43750 5 10 1 1 0 0 1
value=DC 2V
}
C 44700 42900 1 0 0 gnd-1.sym
N 44800 43300 44800 43200 4
N 44800 44500 44800 45900 4
N 44800 45900 45000 45900 4
N 44800 44600 46800 44600 4
N 46800 44600 46800 45400 4
{
T 46800 44600 5 10 1 1 0 0 1
netname=in-
}
N 46800 45400 46700 45400 4
