// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1512\sampleModel1512_5_sub\Mysubsystem_3.v
// Created: 2024-06-10 05:49:28
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_3
// Source Path: sampleModel1512_5_sub/Subsystem/Mysubsystem_3
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_3
          (In1,
           In2,
           In3,
           In4,
           Out1);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  input   [7:0] In3;  // uint8
  input   [7:0] In4;  // uint8
  output  [7:0] Out1;  // uint8


  wire [7:0] cfblk67_out1;  // uint8
  wire [7:0] cfblk76_out1;  // uint8
  wire [7:0] cfblk15_const_val_1;  // uint8
  wire [7:0] cfblk15_out1;  // uint8
  wire [7:0] cfblk30_out1;  // uint8


  assign cfblk67_out1 = In3 + In4;



  assign cfblk76_out1 = cfblk67_out1 + In1;



  assign cfblk15_const_val_1 = 8'b00000000;



  assign cfblk15_out1 = cfblk76_out1 + cfblk15_const_val_1;



  assign cfblk30_out1 = cfblk15_out1 + In2;



  assign Out1 = cfblk30_out1;

endmodule  // Mysubsystem_3

