<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Mar 20 12:56:57 2018" VIVADOVERSION="2017.2">

  <SYSTEMINFO ARCH="artix7" BOARD="digilentinc.com:nexys4_ddr:part0:1.1" DEVICE="7a100t" NAME="corr_wrapper" PACKAGE="csg324" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" LEFT="3" NAME="correlation_val_axi_awaddr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="2" NAME="correlation_val_axi_awprot" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="correlation_val_axi_awvalid" SIGIS="undef"/>
    <PORT DIR="O" NAME="correlation_val_axi_awready" SIGIS="undef"/>
    <PORT DIR="I" LEFT="31" NAME="correlation_val_axi_wdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="correlation_val_axi_wstrb" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="correlation_val_axi_wvalid" SIGIS="undef"/>
    <PORT DIR="O" NAME="correlation_val_axi_wready" SIGIS="undef"/>
    <PORT DIR="O" LEFT="1" NAME="correlation_val_axi_bresp" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="correlation_val_axi_bvalid" SIGIS="undef"/>
    <PORT DIR="I" NAME="correlation_val_axi_bready" SIGIS="undef"/>
    <PORT DIR="I" LEFT="3" NAME="correlation_val_axi_araddr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="2" NAME="correlation_val_axi_arprot" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="correlation_val_axi_arvalid" SIGIS="undef"/>
    <PORT DIR="O" NAME="correlation_val_axi_arready" SIGIS="undef"/>
    <PORT DIR="O" LEFT="31" NAME="correlation_val_axi_rdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="1" NAME="correlation_val_axi_rresp" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="correlation_val_axi_rvalid" SIGIS="undef"/>
    <PORT DIR="I" NAME="correlation_val_axi_rready" SIGIS="undef"/>
    <PORT DIR="I" LEFT="15" NAME="sig2_axis_tdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="1" NAME="sig2_axis_tstrb" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="sig2_axis_tlast" SIGIS="undef"/>
    <PORT DIR="I" NAME="sig2_axis_tvalid" SIGIS="undef"/>
    <PORT DIR="O" NAME="sig2_axis_tready" SIGIS="undef"/>
    <PORT DIR="I" LEFT="15" NAME="sig1_axis_tdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" LEFT="1" NAME="sig1_axis_tstrb" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="sig1_axis_tlast" SIGIS="undef"/>
    <PORT DIR="I" NAME="sig1_axis_tvalid" SIGIS="undef"/>
    <PORT DIR="O" NAME="sig1_axis_tready" SIGIS="undef"/>
    <PORT CLKFREQUENCY="10000000" DIR="I" NAME="sclk" SIGIS="clk" SIGNAME="External_Ports_sclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mult_gen_0" PORT="CLK"/>
        <CONNECTION INSTANCE="div_gen_0" PORT="aclk"/>
        <CONNECTION INSTANCE="c_shift_ram_0" PORT="CLK"/>
        <CONNECTION INSTANCE="cordic_3" PORT="aclk"/>
        <CONNECTION INSTANCE="cordic_2" PORT="aclk"/>
        <CONNECTION INSTANCE="dp_out" PORT="CLK"/>
        <CONNECTION INSTANCE="dp_valid" PORT="CLK"/>
        <CONNECTION INSTANCE="projection_correlation_calculator_v1_0_0" PORT="signal_fft_axis_aclk"/>
        <CONNECTION INSTANCE="projection_correlation_calculator_v1_0_0" PORT="golden_fft_axis_aclk"/>
        <CONNECTION INSTANCE="projection_correlation_calculator_v1_0_0" PORT="correlation_out_axi_aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="util_vector_logic_0" PORT="Op1"/>
        <CONNECTION INSTANCE="projection_correlation_calculator_v1_0_0" PORT="signal_fft_axis_aresetn"/>
        <CONNECTION INSTANCE="projection_correlation_calculator_v1_0_0" PORT="golden_fft_axis_aresetn"/>
        <CONNECTION INSTANCE="projection_correlation_calculator_v1_0_0" PORT="correlation_out_axi_aresetn"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_correlation_val_axi" DATAWIDTH="32" NAME="correlation_val_axi" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="10000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="16"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="corr_wrapper_sclk"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="correlation_val_axi_awaddr"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="correlation_val_axi_awprot"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="correlation_val_axi_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="correlation_val_axi_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="correlation_val_axi_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="correlation_val_axi_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="correlation_val_axi_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="correlation_val_axi_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="correlation_val_axi_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="correlation_val_axi_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="correlation_val_axi_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="correlation_val_axi_araddr"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="correlation_val_axi_arprot"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="correlation_val_axi_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="correlation_val_axi_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="correlation_val_axi_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="correlation_val_axi_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="correlation_val_axi_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="correlation_val_axi_rready"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x00000FFF" INSTANCE="projection_correlation_calculator_v1_0_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="correlation_val_axi" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="correlation_out_axi"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="projection_correlation_calculator_v1_0_0"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_sig2_axis" NAME="sig2_axis" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="10000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="corr_wrapper_sclk"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="sig2_axis_tdata"/>
        <PORTMAP LOGICAL="TSTRB" PHYSICAL="sig2_axis_tstrb"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="sig2_axis_tlast"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="sig2_axis_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="sig2_axis_tready"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_sig1_axis" NAME="sig1_axis" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="10000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="corr_wrapper_sclk"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="sig1_axis_tdata"/>
        <PORTMAP LOGICAL="TSTRB" PHYSICAL="sig1_axis_tstrb"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="sig1_axis_tlast"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="sig1_axis_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="sig1_axis_tready"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE FULLNAME="/c_shift_ram_0" HWVERSION="12.0" INSTANCE="c_shift_ram_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_shift_ram" VLNV="xilinx.com:ip:c_shift_ram:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_shift_ram;v=v12_0;d=pg122-c-shift-ram.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DEPTH" VALUE="5"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_SHIFT_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPT_GOAL" VALUE="0"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
        <PARAMETER NAME="C_REG_LAST_BIT" VALUE="1"/>
        <PARAMETER NAME="C_SYNC_PRIORITY" VALUE="1"/>
        <PARAMETER NAME="C_SYNC_ENABLE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="C_MEM_INIT_FILE" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_READ_MIF" VALUE="0"/>
        <PARAMETER NAME="C_PARSER_TYPE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="corr_wrapper_c_shift_ram_0_0"/>
        <PARAMETER NAME="ShiftRegType" VALUE="Fixed_Length"/>
        <PARAMETER NAME="OptGoal" VALUE="Resources"/>
        <PARAMETER NAME="RegLastBit" VALUE="true"/>
        <PARAMETER NAME="CE" VALUE="false"/>
        <PARAMETER NAME="Width" VALUE="1"/>
        <PARAMETER NAME="Depth" VALUE="5"/>
        <PARAMETER NAME="DefaultDataRadix" VALUE="2"/>
        <PARAMETER NAME="DefaultData" VALUE="0"/>
        <PARAMETER NAME="ReadMifFile" VALUE="false"/>
        <PARAMETER NAME="MemInitFile" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="AsyncInitRadix" VALUE="2"/>
        <PARAMETER NAME="AsyncInitVal" VALUE="0"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="SCLR" VALUE="true"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SyncInitRadix" VALUE="2"/>
        <PARAMETER NAME="SyncInitVal" VALUE="0"/>
        <PARAMETER NAME="SyncCtrlPriority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="CEPriority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="D" RIGHT="0" SIGIS="data" SIGNAME="util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="10000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_sclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SCLR" SIGIS="rst" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Q" RIGHT="0" SIGIS="data" SIGNAME="c_shift_ram_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="div_gen_0" PORT="s_axis_divisor_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/cordic_2" HWVERSION="6.0" INSTANCE="cordic_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="cordic" VLNV="xilinx.com:ip:cordic:6.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=cordic;v=v6_0;d=pg105-cordic.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ARCHITECTURE" VALUE="2"/>
        <PARAMETER NAME="C_CORDIC_FUNCTION" VALUE="6"/>
        <PARAMETER NAME="C_COARSE_ROTATE" VALUE="0"/>
        <PARAMETER NAME="C_DATA_FORMAT" VALUE="2"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ACLK" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_AXIS_CARTESIAN" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_AXIS_PHASE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ARESETN" VALUE="0"/>
        <PARAMETER NAME="C_INPUT_WIDTH" VALUE="48"/>
        <PARAMETER NAME="C_ITERATIONS" VALUE="0"/>
        <PARAMETER NAME="C_OUTPUT_WIDTH" VALUE="25"/>
        <PARAMETER NAME="C_PHASE_FORMAT" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINE_MODE" VALUE="-1"/>
        <PARAMETER NAME="C_PRECISION" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_MODE" VALUE="0"/>
        <PARAMETER NAME="C_SCALE_COMP" VALUE="0"/>
        <PARAMETER NAME="C_THROTTLE_SCHEME" VALUE="4"/>
        <PARAMETER NAME="C_TLAST_RESOLUTION" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_PHASE_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_PHASE_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_S_AXIS_PHASE_TDATA_WIDTH" VALUE="48"/>
        <PARAMETER NAME="C_S_AXIS_PHASE_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_AXIS_CARTESIAN_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_CARTESIAN_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_S_AXIS_CARTESIAN_TDATA_WIDTH" VALUE="48"/>
        <PARAMETER NAME="C_S_AXIS_CARTESIAN_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_DOUT_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_DOUT_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="corr_wrapper_cordic_0_2"/>
        <PARAMETER NAME="Functional_Selection" VALUE="Square_Root"/>
        <PARAMETER NAME="Architectural_Configuration" VALUE="Parallel"/>
        <PARAMETER NAME="Pipelining_Mode" VALUE="Optimal"/>
        <PARAMETER NAME="Data_Format" VALUE="UnsignedInteger"/>
        <PARAMETER NAME="Phase_Format" VALUE="Radians"/>
        <PARAMETER NAME="Input_Width" VALUE="48"/>
        <PARAMETER NAME="Output_Width" VALUE="25"/>
        <PARAMETER NAME="Round_Mode" VALUE="Truncate"/>
        <PARAMETER NAME="Iterations" VALUE="0"/>
        <PARAMETER NAME="Precision" VALUE="0"/>
        <PARAMETER NAME="Coarse_Rotation" VALUE="false"/>
        <PARAMETER NAME="Compensation_Scaling" VALUE="No_Scale_Compensation"/>
        <PARAMETER NAME="cartesian_has_tuser" VALUE="false"/>
        <PARAMETER NAME="cartesian_tuser_width" VALUE="1"/>
        <PARAMETER NAME="cartesian_has_tlast" VALUE="false"/>
        <PARAMETER NAME="phase_has_tuser" VALUE="false"/>
        <PARAMETER NAME="phase_tuser_width" VALUE="1"/>
        <PARAMETER NAME="phase_has_tlast" VALUE="false"/>
        <PARAMETER NAME="flow_control" VALUE="Blocking"/>
        <PARAMETER NAME="optimize_goal" VALUE="Performance"/>
        <PARAMETER NAME="out_tready" VALUE="false"/>
        <PARAMETER NAME="out_tlast_behv" VALUE="Null"/>
        <PARAMETER NAME="ACLKEN" VALUE="false"/>
        <PARAMETER NAME="ARESETN" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="10000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_sclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_cartesian_tvalid" SIGIS="undef" SIGNAME="sqrt_ready_dp_valid_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sqrt_ready_dp_valid" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_cartesian_tready" SIGIS="undef" SIGNAME="cordic_2_s_axis_cartesian_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sqrts_ready" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="s_axis_cartesian_tdata" RIGHT="0" SIGIS="undef" SIGNAME="projection_correlation_calculator_v1_0_0_mag2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="projection_correlation_calculator_v1_0_0" PORT="mag2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_dout_tvalid" SIGIS="undef" SIGNAME="cordic_2_m_axis_dout_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_1" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_dout_tdata" RIGHT="0" SIGIS="undef" SIGNAME="cordic_2_m_axis_dout_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mult_gen_0" PORT="B"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXIS_CARTESIAN" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="10000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="corr_wrapper_sclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_cartesian_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_cartesian_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_cartesian_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXIS_DOUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="10000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="corr_wrapper_sclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 25} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_real {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value real} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency real_width format long minimum {} maximum {}} value 25} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cartesian_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cartesian_tuser} enabled {attribs {resolve_type generated dependency cart_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cart_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_phase_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value phase_tuser} enabled {attribs {resolve_type generated dependency phase_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency phase_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency phase_offset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TUSER_WIDTH 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_dout_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_dout_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/cordic_3" HWVERSION="6.0" INSTANCE="cordic_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="cordic" VLNV="xilinx.com:ip:cordic:6.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=cordic;v=v6_0;d=pg105-cordic.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ARCHITECTURE" VALUE="2"/>
        <PARAMETER NAME="C_CORDIC_FUNCTION" VALUE="6"/>
        <PARAMETER NAME="C_COARSE_ROTATE" VALUE="0"/>
        <PARAMETER NAME="C_DATA_FORMAT" VALUE="2"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ACLK" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_AXIS_CARTESIAN" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_AXIS_PHASE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ARESETN" VALUE="0"/>
        <PARAMETER NAME="C_INPUT_WIDTH" VALUE="48"/>
        <PARAMETER NAME="C_ITERATIONS" VALUE="0"/>
        <PARAMETER NAME="C_OUTPUT_WIDTH" VALUE="25"/>
        <PARAMETER NAME="C_PHASE_FORMAT" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINE_MODE" VALUE="-1"/>
        <PARAMETER NAME="C_PRECISION" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_MODE" VALUE="0"/>
        <PARAMETER NAME="C_SCALE_COMP" VALUE="0"/>
        <PARAMETER NAME="C_THROTTLE_SCHEME" VALUE="4"/>
        <PARAMETER NAME="C_TLAST_RESOLUTION" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_PHASE_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_PHASE_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_S_AXIS_PHASE_TDATA_WIDTH" VALUE="48"/>
        <PARAMETER NAME="C_S_AXIS_PHASE_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_AXIS_CARTESIAN_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_CARTESIAN_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_S_AXIS_CARTESIAN_TDATA_WIDTH" VALUE="48"/>
        <PARAMETER NAME="C_S_AXIS_CARTESIAN_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_DOUT_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_DOUT_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="corr_wrapper_cordic_2_0"/>
        <PARAMETER NAME="Functional_Selection" VALUE="Square_Root"/>
        <PARAMETER NAME="Architectural_Configuration" VALUE="Parallel"/>
        <PARAMETER NAME="Pipelining_Mode" VALUE="Optimal"/>
        <PARAMETER NAME="Data_Format" VALUE="UnsignedInteger"/>
        <PARAMETER NAME="Phase_Format" VALUE="Radians"/>
        <PARAMETER NAME="Input_Width" VALUE="48"/>
        <PARAMETER NAME="Output_Width" VALUE="25"/>
        <PARAMETER NAME="Round_Mode" VALUE="Truncate"/>
        <PARAMETER NAME="Iterations" VALUE="0"/>
        <PARAMETER NAME="Precision" VALUE="0"/>
        <PARAMETER NAME="Coarse_Rotation" VALUE="false"/>
        <PARAMETER NAME="Compensation_Scaling" VALUE="No_Scale_Compensation"/>
        <PARAMETER NAME="cartesian_has_tuser" VALUE="false"/>
        <PARAMETER NAME="cartesian_tuser_width" VALUE="1"/>
        <PARAMETER NAME="cartesian_has_tlast" VALUE="false"/>
        <PARAMETER NAME="phase_has_tuser" VALUE="false"/>
        <PARAMETER NAME="phase_tuser_width" VALUE="1"/>
        <PARAMETER NAME="phase_has_tlast" VALUE="false"/>
        <PARAMETER NAME="flow_control" VALUE="Blocking"/>
        <PARAMETER NAME="optimize_goal" VALUE="Performance"/>
        <PARAMETER NAME="out_tready" VALUE="false"/>
        <PARAMETER NAME="out_tlast_behv" VALUE="Null"/>
        <PARAMETER NAME="ACLKEN" VALUE="false"/>
        <PARAMETER NAME="ARESETN" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="10000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_sclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_cartesian_tvalid" SIGIS="undef" SIGNAME="sqrt_ready_dp_valid_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sqrt_ready_dp_valid" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_cartesian_tready" SIGIS="undef" SIGNAME="cordic_3_s_axis_cartesian_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sqrts_ready" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="s_axis_cartesian_tdata" RIGHT="0" SIGIS="undef" SIGNAME="projection_correlation_calculator_v1_0_0_mag1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="projection_correlation_calculator_v1_0_0" PORT="mag1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_dout_tvalid" SIGIS="undef" SIGNAME="cordic_3_m_axis_dout_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_1" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_dout_tdata" RIGHT="0" SIGIS="undef" SIGNAME="cordic_3_m_axis_dout_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mult_gen_0" PORT="A"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXIS_CARTESIAN" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="6"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="10000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="corr_wrapper_sclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_cartesian_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_cartesian_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_cartesian_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXIS_DOUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="10000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="corr_wrapper_sclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 25} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_real {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value real} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency real_width format long minimum {} maximum {}} value 25} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cartesian_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cartesian_tuser} enabled {attribs {resolve_type generated dependency cart_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cart_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_phase_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value phase_tuser} enabled {attribs {resolve_type generated dependency phase_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency phase_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency phase_offset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TUSER_WIDTH 0}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_dout_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_dout_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/div_gen_0" HWVERSION="5.1" INSTANCE="div_gen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="div_gen" VLNV="xilinx.com:ip:div_gen:5.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=div_gen;v=v5_1;d=pg151-div-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_HAS_ARESETN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="66"/>
        <PARAMETER NAME="ALGORITHM_TYPE" VALUE="1"/>
        <PARAMETER NAME="DIVISOR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="DIVIDEND_WIDTH" VALUE="64"/>
        <PARAMETER NAME="SIGNED_B" VALUE="0"/>
        <PARAMETER NAME="DIVCLK_SEL" VALUE="1"/>
        <PARAMETER NAME="FRACTIONAL_B" VALUE="0"/>
        <PARAMETER NAME="FRACTIONAL_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_HAS_DIV_BY_ZERO" VALUE="1"/>
        <PARAMETER NAME="C_THROTTLE_SCHEME" VALUE="3"/>
        <PARAMETER NAME="C_TLAST_RESOLUTION" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_DIVISOR_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_DIVISOR_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_S_AXIS_DIVISOR_TDATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_S_AXIS_DIVISOR_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_HAS_S_AXIS_DIVIDEND_TUSER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_S_AXIS_DIVIDEND_TLAST" VALUE="0"/>
        <PARAMETER NAME="C_S_AXIS_DIVIDEND_TDATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_S_AXIS_DIVIDEND_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXIS_DOUT_TDATA_WIDTH" VALUE="128"/>
        <PARAMETER NAME="C_M_AXIS_DOUT_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="corr_wrapper_div_gen_0_0"/>
        <PARAMETER NAME="algorithm_type" VALUE="Radix2"/>
        <PARAMETER NAME="dividend_and_quotient_width" VALUE="64"/>
        <PARAMETER NAME="dividend_has_tuser" VALUE="false"/>
        <PARAMETER NAME="dividend_tuser_width" VALUE="1"/>
        <PARAMETER NAME="dividend_has_tlast" VALUE="false"/>
        <PARAMETER NAME="divisor_width" VALUE="64"/>
        <PARAMETER NAME="divisor_has_tuser" VALUE="false"/>
        <PARAMETER NAME="divisor_tuser_width" VALUE="1"/>
        <PARAMETER NAME="divisor_has_tlast" VALUE="false"/>
        <PARAMETER NAME="remainder_type" VALUE="Remainder"/>
        <PARAMETER NAME="fractional_width" VALUE="64"/>
        <PARAMETER NAME="operand_sign" VALUE="Unsigned"/>
        <PARAMETER NAME="clocks_per_division" VALUE="1"/>
        <PARAMETER NAME="divide_by_zero_detect" VALUE="true"/>
        <PARAMETER NAME="FlowControl" VALUE="NonBlocking"/>
        <PARAMETER NAME="OptimizeGoal" VALUE="Performance"/>
        <PARAMETER NAME="OutTready" VALUE="false"/>
        <PARAMETER NAME="OutTLASTBehv" VALUE="Null"/>
        <PARAMETER NAME="latency_configuration" VALUE="Automatic"/>
        <PARAMETER NAME="latency" VALUE="66"/>
        <PARAMETER NAME="ACLKEN" VALUE="false"/>
        <PARAMETER NAME="ARESETN" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="10000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_sclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_divisor_tvalid" SIGIS="undef" SIGNAME="c_shift_ram_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_shift_ram_0" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axis_divisor_tdata" RIGHT="0" SIGIS="undef" SIGNAME="mult_gen_0_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mult_gen_0" PORT="P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_dividend_tvalid" SIGIS="undef" SIGNAME="dp_valid_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_valid" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axis_dividend_tdata" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_dout_tvalid" SIGIS="undef" SIGNAME="div_gen_0_m_axis_dout_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="projection_correlation_calculator_v1_0_0" PORT="correlation_normalized_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_dout_tuser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="127" NAME="m_axis_dout_tdata" RIGHT="0" SIGIS="undef" SIGNAME="div_gen_0_m_axis_dout_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_0" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXIS_DOUT" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="16"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="10000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="corr_wrapper_sclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_fractional {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value fractional} enabled {attribs {resolve_type generated dependency fract_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency fract_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency fract_remainder_fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type generated dependency fract_remainder_signed format bool minimum {} maximum {}} value false}}}}} field_remainder {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value remainder} enabled {attribs {resolve_type generated dependency remainder_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency remainder_width format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency fract_remainder_fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type generated dependency fract_remainder_signed format bool minimum {} maximum {}} value false}}}}} field_quotient {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value quotient} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency quotient_width format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type generated dependency quotient_offset format long minimum {} maximum {}} value 64} integer {signed {attribs {resolve_type generated dependency quotient_signed format bool minimum {} maximum {}} value false}}}}}}} TDATA_WIDTH 128 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_divide_by_zero {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value divide_by_zero} enabled {attribs {resolve_type generated dependency divbyzero_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency divbyzero_width format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_divisor_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value divisor_tuser} enabled {attribs {resolve_type generated dependency divisor_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency divisor_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency divisor_offset format long minimum {} maximum {}} value 1} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_dividend_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value dividend_tuser} enabled {attribs {resolve_type generated dependency dividend_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency dividend_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency dividend_offset format long minimum {} maximum {}} value 1} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TUSER_WIDTH 1}"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_dout_tdata"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_dout_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_dout_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXIS_DIVISOR" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="10000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="corr_wrapper_sclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_divisor_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_divisor_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXIS_DIVIDEND" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="10000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="corr_wrapper_sclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_dividend_tdata"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_dividend_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/dp_out" HWVERSION="12.0" INSTANCE="dp_out" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_shift_ram" VLNV="xilinx.com:ip:c_shift_ram:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_shift_ram;v=v12_0;d=pg122-c-shift-ram.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_WIDTH" VALUE="48"/>
        <PARAMETER NAME="C_DEPTH" VALUE="19"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_SHIFT_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPT_GOAL" VALUE="0"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="000000000000000000000000000000000000000000000000"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="000000000000000000000000000000000000000000000000"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="000000000000000000000000000000000000000000000000"/>
        <PARAMETER NAME="C_HAS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
        <PARAMETER NAME="C_REG_LAST_BIT" VALUE="1"/>
        <PARAMETER NAME="C_SYNC_PRIORITY" VALUE="1"/>
        <PARAMETER NAME="C_SYNC_ENABLE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="C_MEM_INIT_FILE" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_READ_MIF" VALUE="0"/>
        <PARAMETER NAME="C_PARSER_TYPE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="corr_wrapper_c_shift_ram_1_0"/>
        <PARAMETER NAME="ShiftRegType" VALUE="Fixed_Length"/>
        <PARAMETER NAME="OptGoal" VALUE="Resources"/>
        <PARAMETER NAME="RegLastBit" VALUE="true"/>
        <PARAMETER NAME="CE" VALUE="false"/>
        <PARAMETER NAME="Width" VALUE="48"/>
        <PARAMETER NAME="Depth" VALUE="19"/>
        <PARAMETER NAME="DefaultDataRadix" VALUE="2"/>
        <PARAMETER NAME="DefaultData" VALUE="000000000000000000000000000000000000000000000000"/>
        <PARAMETER NAME="ReadMifFile" VALUE="false"/>
        <PARAMETER NAME="MemInitFile" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="AsyncInitRadix" VALUE="2"/>
        <PARAMETER NAME="AsyncInitVal" VALUE="000000000000000000000000000000000000000000000000"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="SCLR" VALUE="true"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SyncInitRadix" VALUE="2"/>
        <PARAMETER NAME="SyncInitVal" VALUE="000000000000000000000000000000000000000000000000"/>
        <PARAMETER NAME="SyncCtrlPriority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="CEPriority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="47" NAME="D" RIGHT="0" SIGIS="data" SIGNAME="projection_correlation_calculator_v1_0_0_dot_product">
          <CONNECTIONS>
            <CONNECTION INSTANCE="projection_correlation_calculator_v1_0_0" PORT="dot_product"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="10000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_sclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SCLR" SIGIS="rst" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="Q" RIGHT="0" SIGIS="data" SIGNAME="dp_out_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/dp_valid" HWVERSION="12.0" INSTANCE="dp_valid" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_shift_ram" VLNV="xilinx.com:ip:c_shift_ram:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_shift_ram;v=v12_0;d=pg122-c-shift-ram.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DEPTH" VALUE="19"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_SHIFT_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPT_GOAL" VALUE="0"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
        <PARAMETER NAME="C_REG_LAST_BIT" VALUE="1"/>
        <PARAMETER NAME="C_SYNC_PRIORITY" VALUE="1"/>
        <PARAMETER NAME="C_SYNC_ENABLE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="C_MEM_INIT_FILE" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_READ_MIF" VALUE="0"/>
        <PARAMETER NAME="C_PARSER_TYPE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="corr_wrapper_c_shift_ram_2_1"/>
        <PARAMETER NAME="ShiftRegType" VALUE="Fixed_Length"/>
        <PARAMETER NAME="OptGoal" VALUE="Resources"/>
        <PARAMETER NAME="RegLastBit" VALUE="true"/>
        <PARAMETER NAME="CE" VALUE="false"/>
        <PARAMETER NAME="Width" VALUE="1"/>
        <PARAMETER NAME="Depth" VALUE="19"/>
        <PARAMETER NAME="DefaultDataRadix" VALUE="2"/>
        <PARAMETER NAME="DefaultData" VALUE="0"/>
        <PARAMETER NAME="ReadMifFile" VALUE="false"/>
        <PARAMETER NAME="MemInitFile" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="AsyncInitRadix" VALUE="2"/>
        <PARAMETER NAME="AsyncInitVal" VALUE="0"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="SCLR" VALUE="true"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SyncInitRadix" VALUE="2"/>
        <PARAMETER NAME="SyncInitVal" VALUE="0"/>
        <PARAMETER NAME="SyncCtrlPriority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="CEPriority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="D" RIGHT="0" SIGIS="data" SIGNAME="sqrt_ready_dp_valid_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sqrt_ready_dp_valid" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="10000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_sclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SCLR" SIGIS="rst" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Q" RIGHT="0" SIGIS="data" SIGNAME="dp_valid_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="div_gen_0" PORT="s_axis_dividend_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/mult_gen_0" HWVERSION="12.0" INSTANCE="mult_gen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mult_gen" VLNV="xilinx.com:ip:mult_gen:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mult_gen;v=v12_0;d=pg108-mult-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_MODEL_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPTIMIZE_GOAL" VALUE="1"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="5"/>
        <PARAMETER NAME="C_A_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_A_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_B_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_B_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_OUT_HIGH" VALUE="63"/>
        <PARAMETER NAME="C_OUT_LOW" VALUE="0"/>
        <PARAMETER NAME="C_MULT_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_CCM_IMP" VALUE="0"/>
        <PARAMETER NAME="C_B_VALUE" VALUE="10000001"/>
        <PARAMETER NAME="C_HAS_ZERO_DETECT" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_OUTPUT" VALUE="0"/>
        <PARAMETER NAME="C_ROUND_PT" VALUE="0"/>
        <PARAMETER NAME="InternalUser" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="corr_wrapper_mult_gen_0_0"/>
        <PARAMETER NAME="MultType" VALUE="Parallel_Multiplier"/>
        <PARAMETER NAME="PortAType" VALUE="Unsigned"/>
        <PARAMETER NAME="PortAWidth" VALUE="32"/>
        <PARAMETER NAME="PortBType" VALUE="Unsigned"/>
        <PARAMETER NAME="PortBWidth" VALUE="32"/>
        <PARAMETER NAME="ConstValue" VALUE="129"/>
        <PARAMETER NAME="CcmImp" VALUE="Distributed_Memory"/>
        <PARAMETER NAME="Multiplier_Construction" VALUE="Use_LUTs"/>
        <PARAMETER NAME="OptGoal" VALUE="Speed"/>
        <PARAMETER NAME="Use_Custom_Output_Width" VALUE="false"/>
        <PARAMETER NAME="OutputWidthHigh" VALUE="63"/>
        <PARAMETER NAME="OutputWidthLow" VALUE="0"/>
        <PARAMETER NAME="UseRounding" VALUE="false"/>
        <PARAMETER NAME="RoundPoint" VALUE="0"/>
        <PARAMETER NAME="PipeStages" VALUE="5"/>
        <PARAMETER NAME="ClockEnable" VALUE="false"/>
        <PARAMETER NAME="SyncClear" VALUE="false"/>
        <PARAMETER NAME="SclrCePriority" VALUE="SCLR_Overrides_CE"/>
        <PARAMETER NAME="ZeroDetect" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="10000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_sclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="A" RIGHT="0" SIGIS="data" SIGNAME="cordic_3_m_axis_dout_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cordic_3" PORT="m_axis_dout_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="B" RIGHT="0" SIGIS="data" SIGNAME="cordic_2_m_axis_dout_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cordic_2" PORT="m_axis_dout_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="P" RIGHT="0" SIGIS="data" SIGNAME="mult_gen_0_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="div_gen_0" PORT="s_axis_divisor_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/projection_correlation_calculator_v1_0_0" HWVERSION="1.0" INSTANCE="projection_correlation_calculator_v1_0_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="projection_correlation_calculator_v1_0" VLNV="user.org:user:projection_correlation_calculator_v1_0:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CORRELATION_SIZE" VALUE="32"/>
        <PARAMETER NAME="FFT_BITS" VALUE="10"/>
        <PARAMETER NAME="C_fft_AXIS_TDATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_fft_FIFO_BLOCK_SIZE" VALUE="10"/>
        <PARAMETER NAME="C_correlation_out_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_correlation_out_AXI_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="CORRELATION_SHIFT" VALUE="8"/>
        <PARAMETER NAME="DOT_PRODUCT_SIZE" VALUE="48"/>
        <PARAMETER NAME="Component_Name" VALUE="corr_wrapper_projection_correlation_calculator_v1_0_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x00000FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="10000000" DIR="I" NAME="signal_fft_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_sclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="signal_fft_axis_aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="signal_fft_axis_tready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="signal_fft_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="signal_fft_axis_tstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="signal_fft_axis_tlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="signal_fft_axis_tvalid" SIGIS="undef"/>
        <PORT CLKFREQUENCY="10000000" DIR="I" NAME="golden_fft_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_sclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="golden_fft_axis_aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="golden_fft_axis_tready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="golden_fft_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="golden_fft_axis_tstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="golden_fft_axis_tlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="golden_fft_axis_tvalid" SIGIS="undef"/>
        <PORT CLKFREQUENCY="10000000" DIR="I" NAME="correlation_out_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_sclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="correlation_out_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="correlation_out_axi_awaddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="correlation_out_axi_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="correlation_out_axi_awvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="correlation_out_axi_awready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="correlation_out_axi_wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="correlation_out_axi_wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="correlation_out_axi_wvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="correlation_out_axi_wready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="correlation_out_axi_bresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="correlation_out_axi_bvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="correlation_out_axi_bready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="correlation_out_axi_araddr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="correlation_out_axi_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="correlation_out_axi_arvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="correlation_out_axi_arready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="correlation_out_axi_rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="correlation_out_axi_rresp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="correlation_out_axi_rvalid" SIGIS="undef"/>
        <PORT DIR="I" NAME="correlation_out_axi_rready" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="correlation_out_probe" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="correlation_normalized" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="correlation_normalized_valid" SIGIS="undef" SIGNAME="div_gen_0_m_axis_dout_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="div_gen_0" PORT="m_axis_dout_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="mag1" RIGHT="0" SIGIS="undef" SIGNAME="projection_correlation_calculator_v1_0_0_mag1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cordic_3" PORT="s_axis_cartesian_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="mag2" RIGHT="0" SIGIS="undef" SIGNAME="projection_correlation_calculator_v1_0_0_mag2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cordic_2" PORT="s_axis_cartesian_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="47" NAME="dot_product" RIGHT="0" SIGIS="undef" SIGNAME="projection_correlation_calculator_v1_0_0_dot_product">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_out" PORT="D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dot_product_valid" SIGIS="undef" SIGNAME="projection_correlation_calculator_v1_0_0_dot_product_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sqrt_ready_dp_valid" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dot_product_ready" SIGIS="undef" SIGNAME="sqrts_ready_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sqrts_ready" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_sig1_axis" NAME="golden_fft_axis" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="10000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="corr_wrapper_sclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="golden_fft_axis_tdata"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="golden_fft_axis_tstrb"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="golden_fft_axis_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="golden_fft_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="golden_fft_axis_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_sig2_axis" NAME="signal_fft_axis" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="2"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="10000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="corr_wrapper_sclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="signal_fft_axis_tdata"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="signal_fft_axis_tstrb"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="signal_fft_axis_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="signal_fft_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="signal_fft_axis_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_correlation_val_axi" DATAWIDTH="32" NAME="correlation_out_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="10000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="corr_wrapper_sclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="correlation_out_axi_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="correlation_out_axi_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="correlation_out_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="correlation_out_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="correlation_out_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="correlation_out_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="correlation_out_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="correlation_out_axi_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="correlation_out_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="correlation_out_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="correlation_out_axi_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="correlation_out_axi_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="correlation_out_axi_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="correlation_out_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="correlation_out_axi_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="correlation_out_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="correlation_out_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="correlation_out_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="correlation_out_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/sqrt_ready_dp_valid" HWVERSION="2.0" INSTANCE="sqrt_ready_dp_valid" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="corr_wrapper_util_vector_logic_2_1"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="sqrts_ready_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sqrts_ready" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="projection_correlation_calculator_v1_0_0_dot_product_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="projection_correlation_calculator_v1_0_0" PORT="dot_product_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="sqrt_ready_dp_valid_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cordic_3" PORT="s_axis_cartesian_tvalid"/>
            <CONNECTION INSTANCE="cordic_2" PORT="s_axis_cartesian_tvalid"/>
            <CONNECTION INSTANCE="dp_valid" PORT="D"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/sqrts_ready" HWVERSION="2.0" INSTANCE="sqrts_ready" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="corr_wrapper_util_vector_logic_2_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="cordic_2_s_axis_cartesian_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cordic_2" PORT="s_axis_cartesian_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="cordic_3_s_axis_cartesian_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cordic_3" PORT="s_axis_cartesian_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="sqrts_ready_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sqrt_ready_dp_valid" PORT="Op1"/>
            <CONNECTION INSTANCE="projection_correlation_calculator_v1_0_0" PORT="dot_product_ready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/util_vector_logic_0" HWVERSION="2.0" INSTANCE="util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="corr_wrapper_util_vector_logic_0_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_shift_ram_0" PORT="SCLR"/>
            <CONNECTION INSTANCE="dp_valid" PORT="SCLR"/>
            <CONNECTION INSTANCE="dp_out" PORT="SCLR"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/util_vector_logic_1" HWVERSION="2.0" INSTANCE="util_vector_logic_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="corr_wrapper_util_vector_logic_1_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_andgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="cordic_3_m_axis_dout_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cordic_3" PORT="m_axis_dout_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="cordic_2_m_axis_dout_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cordic_2" PORT="m_axis_dout_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_shift_ram_0" PORT="D"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xlconcat_0" HWVERSION="2.1" INSTANCE="xlconcat_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="8"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="48"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="8"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="64"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="corr_wrapper_xlconcat_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="zero_constant_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zero_constant" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="47" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="dp_out_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dp_out" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="zero_constant_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="zero_constant" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="div_gen_0" PORT="s_axis_dividend_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xlslice_0" HWVERSION="1.0" INSTANCE="xlslice_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="128"/>
        <PARAMETER NAME="DIN_FROM" VALUE="95"/>
        <PARAMETER NAME="DIN_TO" VALUE="64"/>
        <PARAMETER NAME="Component_Name" VALUE="corr_wrapper_xlslice_0_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="32"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="127" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="div_gen_0_m_axis_dout_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="div_gen_0" PORT="m_axis_dout_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="projection_correlation_calculator_v1_0_0" PORT="correlation_normalized"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/zero_constant" HWVERSION="1.1" INSTANCE="zero_constant" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="8"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x00"/>
        <PARAMETER NAME="Component_Name" VALUE="corr_wrapper_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="7" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="zero_constant_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In0"/>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
