{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631466983201 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631466983201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 12 11:16:23 2021 " "Processing started: Sun Sep 12 11:16:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631466983201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1631466983201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off experimento-1 -c experimento-1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off experimento-1 -c experimento-1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1631466983201 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1631466983889 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1631466983889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_module " "Found entity 1: and_module" {  } { { "and_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/and_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631466994297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631466994297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_module " "Found entity 1: or_module" {  } { { "or_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/or_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631466994297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631466994297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_module_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_module_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_module_tb " "Found entity 1: and_module_tb" {  } { { "and_module_tb.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/and_module_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631466994297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631466994297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_module " "Found entity 1: xor_module" {  } { { "xor_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/xor_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631466994297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631466994297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_module_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_module_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_module_tb " "Found entity 1: xor_module_tb" {  } { { "xor_module_tb.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/xor_module_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631466994312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631466994312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_module_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_module_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_module_tb " "Found entity 1: or_module_tb" {  } { { "or_module_tb.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/or_module_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631466994312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631466994312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file sll_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sll_module " "Found entity 1: sll_module" {  } { { "sll_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/sll_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631466994312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631466994312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srl_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file srl_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 srl_module " "Found entity 1: srl_module" {  } { { "srl_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/srl_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631466994312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631466994312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srl_module_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file srl_module_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 srl_module_tb " "Found entity 1: srl_module_tb" {  } { { "srl_module_tb.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/srl_module_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631466994312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631466994312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll_module_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sll_module_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sll_module_tb " "Found entity 1: sll_module_tb" {  } { { "sll_module_tb.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/sll_module_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631466994312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631466994312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitfulladder_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file onebitfulladder_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 oneBitFullAdder_module " "Found entity 1: oneBitFullAdder_module" {  } { { "oneBitFullAdder_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/oneBitFullAdder_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631466994312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631466994312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitadder_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbitadder_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nBitAdder_module " "Found entity 1: nBitAdder_module" {  } { { "nBitAdder_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/nBitAdder_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631466994312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631466994312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitadder_module_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbitadder_module_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nBitAdder_module_tb " "Found entity 1: nBitAdder_module_tb" {  } { { "nBitAdder_module_tb.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/nBitAdder_module_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631466994312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631466994312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitfullsubstractor_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file onebitfullsubstractor_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 oneBitFullSubstractor_module " "Found entity 1: oneBitFullSubstractor_module" {  } { { "oneBitFullSubstractor_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/oneBitFullSubstractor_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631466994312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631466994312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitsubstractor_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbitsubstractor_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nBitSubstractor_module " "Found entity 1: nBitSubstractor_module" {  } { { "nBitSubstractor_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/nBitSubstractor_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631466994312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631466994312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitfullsubstractor_module_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file onebitfullsubstractor_module_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 oneBitFullSubstractor_module_tb " "Found entity 1: oneBitFullSubstractor_module_tb" {  } { { "oneBitFullSubstractor_module_tb.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/oneBitFullSubstractor_module_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631466994312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631466994312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitsubstractor_module_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbitsubstractor_module_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nBitSubstractor_module_tb " "Found entity 1: nBitSubstractor_module_tb" {  } { { "nBitSubstractor_module_tb.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/nBitSubstractor_module_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631466994328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631466994328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_module " "Found entity 1: alu_module" {  } { { "alu_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631466994328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631466994328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_module_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_module_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_module_tb " "Found entity 1: alu_module_tb" {  } { { "alu_module_tb.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631466994328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631466994328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_module " "Found entity 1: decoder_module" {  } { { "decoder_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/decoder_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631466994328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631466994328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/top_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631466994328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631466994328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_in_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_in_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_in_module " "Found entity 1: register_in_module" {  } { { "register_in_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/register_in_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631466994328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631466994328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resgister_out_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file resgister_out_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_out_module " "Found entity 1: register_out_module" {  } { { "resgister_out_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/resgister_out_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631466994328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631466994328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module_register_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_module_register_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_module_register_tb " "Found entity 1: top_module_register_tb" {  } { { "top_module_register_tb.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/top_module_register_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631466994328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631466994328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing_bits_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file testing_bits_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testing_bits_module " "Found entity 1: testing_bits_module" {  } { { "testing_bits_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/testing_bits_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631466994328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631466994328 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "temp_flag_slr alu_module.sv(42) " "Verilog HDL Implicit Net warning at alu_module.sv(42): created implicit net for \"temp_flag_slr\"" {  } { { "alu_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1631466994328 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1631466994375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_in_module register_in_module:register_in " "Elaborating entity \"register_in_module\" for hierarchy \"register_in_module:register_in\"" {  } { { "top_module.sv" "register_in" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/top_module.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631466994375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_module alu_module:alu " "Elaborating entity \"alu_module\" for hierarchy \"alu_module:alu\"" {  } { { "top_module.sv" "alu" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/top_module.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631466994375 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_result_add alu_module.sv(51) " "Verilog HDL Always Construct warning at alu_module.sv(51): variable \"temp_result_add\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1631466994375 "|top_module|alu_module:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_flag_add alu_module.sv(52) " "Verilog HDL Always Construct warning at alu_module.sv(52): variable \"temp_flag_add\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1631466994375 "|top_module|alu_module:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_result_substract alu_module.sv(56) " "Verilog HDL Always Construct warning at alu_module.sv(56): variable \"temp_result_substract\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1631466994375 "|top_module|alu_module:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_flag_substract alu_module.sv(57) " "Verilog HDL Always Construct warning at alu_module.sv(57): variable \"temp_flag_substract\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1631466994375 "|top_module|alu_module:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_result_and alu_module.sv(61) " "Verilog HDL Always Construct warning at alu_module.sv(61): variable \"temp_result_and\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1631466994375 "|top_module|alu_module:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_flag_and alu_module.sv(62) " "Verilog HDL Always Construct warning at alu_module.sv(62): variable \"temp_flag_and\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1631466994375 "|top_module|alu_module:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_result_or alu_module.sv(66) " "Verilog HDL Always Construct warning at alu_module.sv(66): variable \"temp_result_or\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1631466994375 "|top_module|alu_module:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_flag_or alu_module.sv(67) " "Verilog HDL Always Construct warning at alu_module.sv(67): variable \"temp_flag_or\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1631466994375 "|top_module|alu_module:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_result_xor alu_module.sv(71) " "Verilog HDL Always Construct warning at alu_module.sv(71): variable \"temp_result_xor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1631466994375 "|top_module|alu_module:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_flag_xor alu_module.sv(72) " "Verilog HDL Always Construct warning at alu_module.sv(72): variable \"temp_flag_xor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1631466994375 "|top_module|alu_module:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_result_sll alu_module.sv(76) " "Verilog HDL Always Construct warning at alu_module.sv(76): variable \"temp_result_sll\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1631466994375 "|top_module|alu_module:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_flag_sll alu_module.sv(77) " "Verilog HDL Always Construct warning at alu_module.sv(77): variable \"temp_flag_sll\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1631466994375 "|top_module|alu_module:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_result_srl alu_module.sv(81) " "Verilog HDL Always Construct warning at alu_module.sv(81): variable \"temp_result_srl\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1631466994375 "|top_module|alu_module:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_flag_slr alu_module.sv(82) " "Verilog HDL Always Construct warning at alu_module.sv(82): variable \"temp_flag_slr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1631466994375 "|top_module|alu_module:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitAdder_module alu_module:alu\|nBitAdder_module:adderMod " "Elaborating entity \"nBitAdder_module\" for hierarchy \"alu_module:alu\|nBitAdder_module:adderMod\"" {  } { { "alu_module.sv" "adderMod" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631466994375 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c nBitAdder_module.sv(26) " "Verilog HDL Always Construct warning at nBitAdder_module.sv(26): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "nBitAdder_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/nBitAdder_module.sv" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1631466994375 "|top_module|alu_module:alu|nBitAdder_module:adderMod"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c nBitAdder_module.sv(28) " "Verilog HDL Always Construct warning at nBitAdder_module.sv(28): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "nBitAdder_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/nBitAdder_module.sv" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1631466994375 "|top_module|alu_module:alu|nBitAdder_module:adderMod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitFullAdder_module alu_module:alu\|nBitAdder_module:adderMod\|oneBitFullAdder_module:oba0 " "Elaborating entity \"oneBitFullAdder_module\" for hierarchy \"alu_module:alu\|nBitAdder_module:adderMod\|oneBitFullAdder_module:oba0\"" {  } { { "nBitAdder_module.sv" "oba0" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/nBitAdder_module.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631466994375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitSubstractor_module alu_module:alu\|nBitSubstractor_module:subsMod " "Elaborating entity \"nBitSubstractor_module\" for hierarchy \"alu_module:alu\|nBitSubstractor_module:subsMod\"" {  } { { "alu_module.sv" "subsMod" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631466994375 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c nBitSubstractor_module.sv(25) " "Verilog HDL Always Construct warning at nBitSubstractor_module.sv(25): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "nBitSubstractor_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/nBitSubstractor_module.sv" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1631466994375 "|top_module|alu_module:alu|nBitSubstractor_module:subsMod"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c nBitSubstractor_module.sv(27) " "Verilog HDL Always Construct warning at nBitSubstractor_module.sv(27): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "nBitSubstractor_module.sv" "" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/nBitSubstractor_module.sv" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1631466994375 "|top_module|alu_module:alu|nBitSubstractor_module:subsMod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitFullSubstractor_module alu_module:alu\|nBitSubstractor_module:subsMod\|oneBitFullSubstractor_module:oba0 " "Elaborating entity \"oneBitFullSubstractor_module\" for hierarchy \"alu_module:alu\|nBitSubstractor_module:subsMod\|oneBitFullSubstractor_module:oba0\"" {  } { { "nBitSubstractor_module.sv" "oba0" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/nBitSubstractor_module.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631466994375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_module alu_module:alu\|and_module:andMod " "Elaborating entity \"and_module\" for hierarchy \"alu_module:alu\|and_module:andMod\"" {  } { { "alu_module.sv" "andMod" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631466994375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_module alu_module:alu\|or_module:orMod " "Elaborating entity \"or_module\" for hierarchy \"alu_module:alu\|or_module:orMod\"" {  } { { "alu_module.sv" "orMod" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631466994391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_module alu_module:alu\|xor_module:xorMod " "Elaborating entity \"xor_module\" for hierarchy \"alu_module:alu\|xor_module:xorMod\"" {  } { { "alu_module.sv" "xorMod" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631466994391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_module alu_module:alu\|sll_module:sllMod " "Elaborating entity \"sll_module\" for hierarchy \"alu_module:alu\|sll_module:sllMod\"" {  } { { "alu_module.sv" "sllMod" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631466994391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srl_module alu_module:alu\|srl_module:srlMod " "Elaborating entity \"srl_module\" for hierarchy \"alu_module:alu\|srl_module:srlMod\"" {  } { { "alu_module.sv" "srlMod" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/alu_module.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631466994391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_out_module register_out_module:register_out " "Elaborating entity \"register_out_module\" for hierarchy \"register_out_module:register_out\"" {  } { { "top_module.sv" "register_out" { Text "C:/Users/ranmsy/Desktop/CE3201-Laboratorio-3/experimento-1/top_module.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1631466994391 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1631466994438 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631466994484 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 12 11:16:34 2021 " "Processing ended: Sun Sep 12 11:16:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631466994484 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631466994484 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631466994484 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1631466994484 ""}
