/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [5:0] celloutsig_0_10z;
  wire [4:0] celloutsig_0_12z;
  wire [15:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  reg [3:0] celloutsig_0_1z;
  wire [6:0] celloutsig_0_27z;
  wire [3:0] celloutsig_0_32z;
  reg [8:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [29:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [12:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [5:0] _00_;
  always_latch
    if (clkin_data[0]) _00_ = 6'h00;
    else if (celloutsig_1_18z) _00_ = { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z };
  assign { celloutsig_0_4z[6], celloutsig_0_4z[4:0] } = _00_;
  assign celloutsig_1_12z = celloutsig_1_6z ? celloutsig_1_11z : celloutsig_1_8z[8];
  assign celloutsig_0_18z = celloutsig_0_14z ? celloutsig_0_17z : celloutsig_0_9z[27];
  assign celloutsig_1_2z = ~(in_data[181] & celloutsig_1_0z);
  assign celloutsig_0_14z = ~(celloutsig_0_12z[4] & celloutsig_0_7z);
  assign celloutsig_0_17z = ~(celloutsig_0_7z & celloutsig_0_3z);
  assign celloutsig_0_15z = !(1'h0 ? celloutsig_0_1z[1] : celloutsig_0_13z[6]);
  assign celloutsig_0_36z = ~(celloutsig_0_1z[0] | celloutsig_0_12z[1]);
  assign celloutsig_1_4z = in_data[158] | celloutsig_1_0z;
  assign celloutsig_1_5z = celloutsig_1_2z | celloutsig_1_4z;
  assign celloutsig_0_7z = celloutsig_0_3z ^ celloutsig_0_5z;
  assign celloutsig_0_0z = ~(in_data[91] ^ in_data[21]);
  assign celloutsig_1_11z = ~(celloutsig_1_0z ^ celloutsig_1_2z);
  assign celloutsig_1_19z = ~(celloutsig_1_4z ^ celloutsig_1_8z[4]);
  assign celloutsig_0_32z = celloutsig_0_27z[3:0] / { 1'h1, celloutsig_0_19z[2:0] };
  assign celloutsig_0_3z = in_data[93:81] && { in_data[54:47], celloutsig_0_1z };
  assign celloutsig_0_6z = in_data[83:81] && celloutsig_0_4z[4:3];
  assign celloutsig_1_0z = in_data[159:149] || in_data[133:123];
  assign celloutsig_1_6z = { in_data[159:157], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z } || { in_data[152:140], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_7z = { celloutsig_1_3z[1:0], celloutsig_1_2z, celloutsig_1_2z } % { 1'h1, in_data[112:110] };
  assign celloutsig_1_8z = { in_data[156:153], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_7z } % { 1'h1, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_19z = { celloutsig_0_12z[4:2], celloutsig_0_6z, 1'h0 } % { 1'h1, celloutsig_0_12z[1:0], celloutsig_0_0z, celloutsig_0_15z };
  assign celloutsig_0_12z = { celloutsig_0_1z, celloutsig_0_0z } | celloutsig_0_9z[28:24];
  assign celloutsig_0_5z = | { celloutsig_0_4z[6], celloutsig_0_4z[4:0], celloutsig_0_0z };
  assign celloutsig_1_18z = ^ { in_data[150:145], celloutsig_1_12z };
  assign celloutsig_0_27z = { celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_18z } >> celloutsig_0_13z[14:8];
  assign celloutsig_1_3z = in_data[165:163] <<< { in_data[157:156], celloutsig_1_0z };
  assign celloutsig_0_9z = { in_data[95:92], celloutsig_0_4z[6], 1'h0, celloutsig_0_4z[4:0], celloutsig_0_5z, 1'h0, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_4z[6], 1'h0, celloutsig_0_4z[4:0], celloutsig_0_1z, celloutsig_0_3z } <<< in_data[64:35];
  assign celloutsig_0_13z = { celloutsig_0_4z[0], 1'h1, celloutsig_0_10z, 1'h1, celloutsig_0_10z, celloutsig_0_7z } <<< { celloutsig_0_9z[28:17], 1'h0, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z };
  always_latch
    if (clkin_data[0]) celloutsig_0_35z = 9'h000;
    else if (celloutsig_1_18z) celloutsig_0_35z = { celloutsig_0_12z, celloutsig_0_32z };
  always_latch
    if (clkin_data[0]) celloutsig_0_10z = 6'h00;
    else if (!celloutsig_1_18z) celloutsig_0_10z = { celloutsig_0_9z[25:21], celloutsig_0_5z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_1z = 4'h0;
    else if (!celloutsig_1_18z) celloutsig_0_1z = in_data[48:45];
  assign celloutsig_0_4z[5] = 1'h0;
  assign { out_data[128], out_data[96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_35z, celloutsig_0_36z };
endmodule
