;redcode
;assert 1
	SPL 0, #102
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 30
	SLT 117, <20
	SUB @121, 106
	DJN -1, @-20
	SPL @270, @1
	SLT 117, <20
	ADD 190, 0
	SPL @270, @1
	SLT 117, <20
	DJN -1, @-20
	SPL @270, @1
	SPL @270, @1
	SUB 0, 32
	ADD 110, 0
	ADD 110, 0
	ADD 110, 0
	SUB @121, 103
	DJN -1, @-20
	JMN @-10, #0
	SUB 10, @118
	CMP @121, 103
	ADD <0, 0
	SUB -7, <-120
	SLT 20, @19
	SUB @121, 103
	SLT 117, <20
	SUB 10, @118
	MOV 410, 0
	MOV 410, 0
	MOV 410, 0
	JMP 410
	SUB 200, @206
	MOV 410, 0
	ADD 110, 100
	ADD <0, 0
	SUB -30, @-2
	JMN @270, @1
	JMN @270, @1
	SPL @270, @1
	SUB -30, @-2
	SUB -30, @-2
	CMP -207, <-120
	JMN @270, @1
	JMN @270, @1
	SPL 0, #202
	JMN @270, @1
	CMP -207, <-120
