// Seed: 2553515153
module module_0 (
    input wire id_0,
    output tri0 id_1,
    output supply0 id_2,
    input wire id_3,
    input tri id_4,
    input tri0 id_5,
    output tri id_6,
    input wor id_7,
    output tri id_8,
    output wire id_9,
    output wor id_10
    , id_17,
    input wor id_11,
    input supply0 id_12,
    input supply0 id_13,
    input supply1 id_14,
    input supply1 id_15
);
endmodule
module module_1 (
    input  supply0 id_0,
    input  supply1 id_1,
    output supply0 id_2,
    output supply1 id_3
);
  id_5(
      id_2 ~^ id_0 > 1, "", 1
  );
  and (id_2, id_6, id_1);
  logic [7:0] id_6;
  module_0(
      id_1, id_2, id_2, id_1, id_0, id_1, id_3, id_0, id_2, id_3, id_3, id_1, id_1, id_1, id_0, id_0
  );
  assign id_2 = id_6[1'b0 : 1];
  wire id_7;
endmodule
