
*** Running vivado
    with args -log master_control.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source master_control.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source master_control.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental {C:/Users/tawse/OneDrive/Documents/GitHub/ELEC3500 Labs/Egg Timer/eggtimer_Taweef_final/eggtimer_Taweef_saad_final.srcs/utils_1/imports/synth_1/master_control.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/tawse/OneDrive/Documents/GitHub/ELEC3500 Labs/Egg Timer/eggtimer_Taweef_final/eggtimer_Taweef_saad_final.srcs/utils_1/imports/synth_1/master_control.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top master_control -part xc7a100tcsg324-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/tawse/OneDrive/Documents/GitHub/ELEC3500 Labs/Egg Timer/eggtimer_Taweef_final/eggtimer_Taweef_saad_final.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/tawse/OneDrive/Documents/GitHub/ELEC3500 Labs/Egg Timer/eggtimer_Taweef_final/eggtimer_Taweef_saad_final.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci

INFO: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP definition 'Clocking Wizard (5.3)' for IP 'clk_wiz_0' (customized with software release 2016.3) has a newer major version in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19800
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'p_start', assumed default net type 'wire' [C:/Users/tawse/OneDrive/Documents/GitHub/ELEC3500 Labs/Egg Timer/eggtimer_Taweef_final/eggtimer_Taweef_saad_final.srcs/sources_1/new/master_control.v:51]
INFO: [Synth 8-11241] undeclared symbol 'start_pulse', assumed default net type 'wire' [C:/Users/tawse/OneDrive/Documents/GitHub/ELEC3500 Labs/Egg Timer/eggtimer_Taweef_final/eggtimer_Taweef_saad_final.srcs/sources_1/new/master_control.v:64]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1233.652 ; gain = 408.508
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'master_control' [C:/Users/tawse/OneDrive/Documents/GitHub/ELEC3500 Labs/Egg Timer/eggtimer_Taweef_final/eggtimer_Taweef_saad_final.srcs/sources_1/new/master_control.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/tawse/OneDrive/Documents/GitHub/ELEC3500 Labs/Egg Timer/eggtimer_Taweef_final/eggtimer_Taweef_saad_final.runs/synth_1/.Xil/Vivado-11840-White-Supremacy/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/tawse/OneDrive/Documents/GitHub/ELEC3500 Labs/Egg Timer/eggtimer_Taweef_final/eggtimer_Taweef_saad_final.runs/synth_1/.Xil/Vivado-11840-White-Supremacy/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clk_div_5mhzto1hz' [C:/Users/tawse/OneDrive/Documents/GitHub/ELEC3500 Labs/Egg Timer/eggtimer_Taweef_final/eggtimer_Taweef_saad_final.srcs/sources_1/new/clk_div_5mhzto1hz.v:3]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_5mhzto1hz' (0#1) [C:/Users/tawse/OneDrive/Documents/GitHub/ELEC3500 Labs/Egg Timer/eggtimer_Taweef_final/eggtimer_Taweef_saad_final.srcs/sources_1/new/clk_div_5mhzto1hz.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_5mhzto500hz' [C:/Users/tawse/OneDrive/Documents/GitHub/ELEC3500 Labs/Egg Timer/eggtimer_Taweef_final/eggtimer_Taweef_saad_final.srcs/sources_1/new/clk_div_5mhzto500hz.v:3]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_5mhzto500hz' (0#1) [C:/Users/tawse/OneDrive/Documents/GitHub/ELEC3500 Labs/Egg Timer/eggtimer_Taweef_final/eggtimer_Taweef_saad_final.srcs/sources_1/new/clk_div_5mhzto500hz.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_5mhzto100hz' [C:/Users/tawse/OneDrive/Documents/GitHub/ELEC3500 Labs/Egg Timer/eggtimer_Taweef_final/eggtimer_Taweef_saad_final.srcs/sources_1/new/clk_div_5mhzto100hz.v:3]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_5mhzto100hz' (0#1) [C:/Users/tawse/OneDrive/Documents/GitHub/ELEC3500 Labs/Egg Timer/eggtimer_Taweef_final/eggtimer_Taweef_saad_final.srcs/sources_1/new/clk_div_5mhzto100hz.v:3]
INFO: [Synth 8-6157] synthesizing module 'db_pulse' [C:/Users/tawse/OneDrive/Documents/GitHub/ELEC3500 Labs/Egg Timer/eggtimer_Taweef_final/eggtimer_Taweef_saad_final.srcs/sources_1/new/debounce.v:3]
INFO: [Synth 8-6155] done synthesizing module 'db_pulse' (0#1) [C:/Users/tawse/OneDrive/Documents/GitHub/ELEC3500 Labs/Egg Timer/eggtimer_Taweef_final/eggtimer_Taweef_saad_final.srcs/sources_1/new/debounce.v:3]
INFO: [Synth 8-6157] synthesizing module 'cook_time' [C:/Users/tawse/OneDrive/Documents/GitHub/ELEC3500 Labs/Egg Timer/eggtimer_Taweef_final/eggtimer_Taweef_saad_final.srcs/sources_1/new/cook_time.v:3]
INFO: [Synth 8-6155] done synthesizing module 'cook_time' (0#1) [C:/Users/tawse/OneDrive/Documents/GitHub/ELEC3500 Labs/Egg Timer/eggtimer_Taweef_final/eggtimer_Taweef_saad_final.srcs/sources_1/new/cook_time.v:3]
INFO: [Synth 8-6157] synthesizing module 'count_time' [C:/Users/tawse/OneDrive/Documents/GitHub/ELEC3500 Labs/Egg Timer/eggtimer_Taweef_final/eggtimer_Taweef_saad_final.srcs/sources_1/new/count_time.v:3]
INFO: [Synth 8-6155] done synthesizing module 'count_time' (0#1) [C:/Users/tawse/OneDrive/Documents/GitHub/ELEC3500 Labs/Egg Timer/eggtimer_Taweef_final/eggtimer_Taweef_saad_final.srcs/sources_1/new/count_time.v:3]
INFO: [Synth 8-6157] synthesizing module 'start_FF' [C:/Users/tawse/OneDrive/Documents/GitHub/ELEC3500 Labs/Egg Timer/eggtimer_Taweef_final/eggtimer_Taweef_saad_final.srcs/sources_1/new/pulse_gen.v:3]
INFO: [Synth 8-6155] done synthesizing module 'start_FF' (0#1) [C:/Users/tawse/OneDrive/Documents/GitHub/ELEC3500 Labs/Egg Timer/eggtimer_Taweef_final/eggtimer_Taweef_saad_final.srcs/sources_1/new/pulse_gen.v:3]
INFO: [Synth 8-6157] synthesizing module 'timer_on' [C:/Users/tawse/OneDrive/Documents/GitHub/ELEC3500 Labs/Egg Timer/eggtimer_Taweef_final/eggtimer_Taweef_saad_final.srcs/sources_1/new/timer_on.v:3]
INFO: [Synth 8-6155] done synthesizing module 'timer_on' (0#1) [C:/Users/tawse/OneDrive/Documents/GitHub/ELEC3500 Labs/Egg Timer/eggtimer_Taweef_final/eggtimer_Taweef_saad_final.srcs/sources_1/new/timer_on.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux_display' [C:/Users/tawse/OneDrive/Documents/GitHub/ELEC3500 Labs/Egg Timer/eggtimer_Taweef_final/eggtimer_Taweef_saad_final.srcs/sources_1/new/mux_control.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mux_display' (0#1) [C:/Users/tawse/OneDrive/Documents/GitHub/ELEC3500 Labs/Egg Timer/eggtimer_Taweef_final/eggtimer_Taweef_saad_final.srcs/sources_1/new/mux_control.v:3]
INFO: [Synth 8-6157] synthesizing module 'bcdto7seg' [C:/Users/tawse/OneDrive/Documents/GitHub/ELEC3500 Labs/Egg Timer/eggtimer_Taweef_final/eggtimer_Taweef_saad_final.srcs/sources_1/new/bcdto7seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bcdto7seg' (0#1) [C:/Users/tawse/OneDrive/Documents/GitHub/ELEC3500 Labs/Egg Timer/eggtimer_Taweef_final/eggtimer_Taweef_saad_final.srcs/sources_1/new/bcdto7seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'master_control' (0#1) [C:/Users/tawse/OneDrive/Documents/GitHub/ELEC3500 Labs/Egg Timer/eggtimer_Taweef_final/eggtimer_Taweef_saad_final.srcs/sources_1/new/master_control.v:3]
WARNING: [Synth 8-7129] Port rst in module db_pulse is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1326.949 ; gain = 501.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1326.949 ; gain = 501.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1326.949 ; gain = 501.805
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1326.949 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/tawse/OneDrive/Documents/GitHub/ELEC3500 Labs/Egg Timer/eggtimer_Taweef_final/eggtimer_Taweef_saad_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'wiz1'
Finished Parsing XDC File [c:/Users/tawse/OneDrive/Documents/GitHub/ELEC3500 Labs/Egg Timer/eggtimer_Taweef_final/eggtimer_Taweef_saad_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'wiz1'
Parsing XDC File [C:/Users/tawse/OneDrive/Documents/GitHub/ELEC3500 Labs/Egg Timer/eggtimer_Taweef_final/eggtimer_Taweef_saad_final.srcs/constrs_1/new/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/tawse/OneDrive/Documents/GitHub/ELEC3500 Labs/Egg Timer/eggtimer_Taweef_final/eggtimer_Taweef_saad_final.srcs/constrs_1/new/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/tawse/OneDrive/Documents/GitHub/ELEC3500 Labs/Egg Timer/eggtimer_Taweef_final/eggtimer_Taweef_saad_final.srcs/constrs_1/new/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/master_control_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/master_control_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1428.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1428.887 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1428.887 ; gain = 603.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1428.887 ; gain = 603.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  {c:/Users/tawse/OneDrive/Documents/GitHub/ELEC3500 Labs/Egg Timer/eggtimer_Taweef_final/eggtimer_Taweef_saad_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  {c:/Users/tawse/OneDrive/Documents/GitHub/ELEC3500 Labs/Egg Timer/eggtimer_Taweef_final/eggtimer_Taweef_saad_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for wiz1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1428.887 ; gain = 603.742
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'count_reg' in module 'master_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                             0000
                 iSTATE0 |                              001 |                             0001
                 iSTATE1 |                              010 |                             0010
                 iSTATE2 |                              011 |                             0011
                 iSTATE3 |                              100 |                             0100
                 iSTATE4 |                              101 |                             0101
                 iSTATE5 |                              110 |                             0110
                 iSTATE6 |                              111 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'count_reg' using encoding 'sequential' in module 'master_control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1428.887 ; gain = 603.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 12    
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               24 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input   24 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   8 Input    7 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 24    
	   5 Input    4 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 2     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 15    
	   8 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1428.887 ; gain = 603.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1428.887 ; gain = 603.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1428.887 ; gain = 603.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1428.887 ; gain = 603.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1428.887 ; gain = 603.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1428.887 ; gain = 603.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1428.887 ; gain = 603.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1428.887 ; gain = 603.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1428.887 ; gain = 603.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1428.887 ; gain = 603.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |CARRY4  |    18|
|3     |LUT1    |     1|
|4     |LUT2    |    77|
|5     |LUT3    |    30|
|6     |LUT4    |    35|
|7     |LUT5    |    18|
|8     |LUT6    |    71|
|9     |FDCE    |   100|
|10    |FDPE    |     6|
|11    |FDRE    |    25|
|12    |IBUF    |     7|
|13    |OBUF    |    19|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1428.887 ; gain = 603.742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1428.887 ; gain = 501.805
Synthesis Optimization Complete : Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1428.887 ; gain = 603.742
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1428.887 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1428.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 935870ab
INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 1428.887 ; gain = 999.469
INFO: [Common 17-1381] The checkpoint 'C:/Users/tawse/OneDrive/Documents/GitHub/ELEC3500 Labs/Egg Timer/eggtimer_Taweef_final/eggtimer_Taweef_saad_final.runs/synth_1/master_control.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file master_control_utilization_synth.rpt -pb master_control_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 11 22:22:41 2022...
