// Seed: 607324299
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_6 = id_8;
endmodule
module module_1 #(
    parameter id_11 = 32'd43,
    parameter id_13 = 32'd25
) (
    id_1,
    id_2[id_13 :-1/id_11],
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    _id_13
);
  output wire _id_13;
  input wire id_12;
  inout wire _id_11;
  inout wire id_10;
  module_0 modCall_1 (
      id_1,
      id_7,
      id_10,
      id_9,
      id_7,
      id_10,
      id_8,
      id_8,
      id_3
  );
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout logic [7:0] id_2;
  inout wire id_1;
  assign id_5 = id_10;
  logic id_14;
endmodule
