############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_pipeline -off "initializeBuffer/Initialize_Buffer_Inner_Loop"
set_directive_pipeline -off "calculateConvolution/Cal_Inner_Loop"
set_directive_pipeline -off "updateBuffer/Update_Buffer_Inner_Loop"
set_directive_pipeline "conv2D/Output_Col"
set_directive_dataflow "conv2D"
