-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
-- Date        : Tue May 25 11:51:11 2021
-- Host        : watchman running 64-bit Ubuntu 18.04.5 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top base_zynq_TARGETC_axi_int_0_2 -prefix
--               base_zynq_TARGETC_axi_int_0_2_ base_zynq_TARGETC_axi_int_0_1_sim_netlist.vhdl
-- Design      : base_zynq_TARGETC_axi_int_0_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_zynq_TARGETC_axi_int_0_2_axistream is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    StreamReady : out STD_LOGIC;
    M_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXIS_TVALID : out STD_LOGIC;
    M_AXIS_TLAST : out STD_LOGIC;
    SW_nRST : in STD_LOGIC;
    M_AXIS_ARESETN : in STD_LOGIC;
    TestStream : in STD_LOGIC;
    FIFOvalid : in STD_LOGIC;
    M_AXIS_TREADY : in STD_LOGIC;
    M_AXIS_ACLK : in STD_LOGIC;
    FIFOdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    CNT_CLR : in STD_LOGIC
  );
end base_zynq_TARGETC_axi_int_0_2_axistream;

architecture STRUCTURE of base_zynq_TARGETC_axi_int_0_2_axistream is
  signal \FSM_sequential_mst_exec_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mst_exec_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mst_exec_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mst_exec_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mst_exec_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mst_exec_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \M_AXIS_TDATA[31]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal M_AXIS_TDATA_intl : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal M_AXIS_TDATA_intl0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal M_AXIS_TDATA_intl_2 : STD_LOGIC;
  signal M_AXIS_TDATA_last : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal M_AXIS_TDATA_last_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal StreamReady_intl_i_1_n_0 : STD_LOGIC;
  signal StreamReady_intl_i_2_n_0 : STD_LOGIC;
  signal StreamReady_intl_reg_n_0 : STD_LOGIC;
  signal axis_tlast_delay_i_1_n_0 : STD_LOGIC;
  signal axis_tlast_delay_i_2_n_0 : STD_LOGIC;
  signal axis_tlast_delay_i_3_n_0 : STD_LOGIC;
  signal axis_tlast_delay_i_4_n_0 : STD_LOGIC;
  signal axis_tlast_delay_i_5_n_0 : STD_LOGIC;
  signal axis_tlast_delay_i_6_n_0 : STD_LOGIC;
  signal axis_tlast_delay_i_7_n_0 : STD_LOGIC;
  signal axis_tvalid_delay_i_1_n_0 : STD_LOGIC;
  signal cnt_stream_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cnt_stream_out[9]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_stream_out[9]_i_4_n_0\ : STD_LOGIC;
  signal cnt_stream_out_1 : STD_LOGIC;
  signal \cnt_stream_out_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_stream_out_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \cnt_stream_out_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \cnt_stream_out_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \cnt_stream_out_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_stream_out_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \cnt_stream_out_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \cnt_stream_out_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \cnt_stream_out_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_stream_out_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \cnt_stream_out_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \cnt_stream_out_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \cnt_stream_out_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_stream_out_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \cnt_stream_out_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \cnt_stream_out_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \cnt_stream_out_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \cnt_stream_out_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \cnt_stream_out_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_stream_out_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \cnt_stream_out_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \cnt_stream_out_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \cnt_stream_out_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_stream_out_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \cnt_stream_out_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \cnt_stream_out_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \cnt_stream_out_reg[9]_i_5_n_0\ : STD_LOGIC;
  signal \cnt_stream_out_reg[9]_i_5_n_1\ : STD_LOGIC;
  signal \cnt_stream_out_reg[9]_i_5_n_2\ : STD_LOGIC;
  signal \cnt_stream_out_reg[9]_i_5_n_3\ : STD_LOGIC;
  signal \cnt_stream_out_reg_n_0_[10]\ : STD_LOGIC;
  signal \cnt_stream_out_reg_n_0_[11]\ : STD_LOGIC;
  signal \cnt_stream_out_reg_n_0_[12]\ : STD_LOGIC;
  signal \cnt_stream_out_reg_n_0_[13]\ : STD_LOGIC;
  signal \cnt_stream_out_reg_n_0_[14]\ : STD_LOGIC;
  signal \cnt_stream_out_reg_n_0_[15]\ : STD_LOGIC;
  signal \cnt_stream_out_reg_n_0_[16]\ : STD_LOGIC;
  signal \cnt_stream_out_reg_n_0_[17]\ : STD_LOGIC;
  signal \cnt_stream_out_reg_n_0_[18]\ : STD_LOGIC;
  signal \cnt_stream_out_reg_n_0_[19]\ : STD_LOGIC;
  signal \cnt_stream_out_reg_n_0_[20]\ : STD_LOGIC;
  signal \cnt_stream_out_reg_n_0_[21]\ : STD_LOGIC;
  signal \cnt_stream_out_reg_n_0_[22]\ : STD_LOGIC;
  signal \cnt_stream_out_reg_n_0_[23]\ : STD_LOGIC;
  signal \cnt_stream_out_reg_n_0_[24]\ : STD_LOGIC;
  signal \cnt_stream_out_reg_n_0_[25]\ : STD_LOGIC;
  signal \cnt_stream_out_reg_n_0_[26]\ : STD_LOGIC;
  signal \cnt_stream_out_reg_n_0_[27]\ : STD_LOGIC;
  signal \cnt_stream_out_reg_n_0_[28]\ : STD_LOGIC;
  signal \cnt_stream_out_reg_n_0_[29]\ : STD_LOGIC;
  signal \cnt_stream_out_reg_n_0_[30]\ : STD_LOGIC;
  signal \cnt_stream_out_reg_n_0_[31]\ : STD_LOGIC;
  signal in13 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal mst_exec_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mst_exec_state1 : STD_LOGIC;
  signal \mst_exec_state1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \mst_exec_state1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \mst_exec_state1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \mst_exec_state1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \mst_exec_state1_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \mst_exec_state1_carry__0_n_0\ : STD_LOGIC;
  signal \mst_exec_state1_carry__0_n_1\ : STD_LOGIC;
  signal \mst_exec_state1_carry__0_n_2\ : STD_LOGIC;
  signal \mst_exec_state1_carry__0_n_3\ : STD_LOGIC;
  signal \mst_exec_state1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \mst_exec_state1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \mst_exec_state1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \mst_exec_state1_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \mst_exec_state1_carry__1_n_0\ : STD_LOGIC;
  signal \mst_exec_state1_carry__1_n_1\ : STD_LOGIC;
  signal \mst_exec_state1_carry__1_n_2\ : STD_LOGIC;
  signal \mst_exec_state1_carry__1_n_3\ : STD_LOGIC;
  signal \mst_exec_state1_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \mst_exec_state1_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \mst_exec_state1_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \mst_exec_state1_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \mst_exec_state1_carry__2_n_1\ : STD_LOGIC;
  signal \mst_exec_state1_carry__2_n_2\ : STD_LOGIC;
  signal \mst_exec_state1_carry__2_n_3\ : STD_LOGIC;
  signal mst_exec_state1_carry_i_1_n_0 : STD_LOGIC;
  signal mst_exec_state1_carry_i_2_n_0 : STD_LOGIC;
  signal mst_exec_state1_carry_i_3_n_0 : STD_LOGIC;
  signal mst_exec_state1_carry_i_4_n_0 : STD_LOGIC;
  signal mst_exec_state1_carry_i_5_n_0 : STD_LOGIC;
  signal mst_exec_state1_carry_i_6_n_0 : STD_LOGIC;
  signal mst_exec_state1_carry_n_0 : STD_LOGIC;
  signal mst_exec_state1_carry_n_1 : STD_LOGIC;
  signal mst_exec_state1_carry_n_2 : STD_LOGIC;
  signal mst_exec_state1_carry_n_3 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tx_en : STD_LOGIC;
  signal \tx_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \NLW_cnt_stream_out_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cnt_stream_out_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_mst_exec_state1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mst_exec_state1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mst_exec_state1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mst_exec_state1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_mst_exec_state[1]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \FSM_sequential_mst_exec_state[2]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \FSM_sequential_mst_exec_state[2]_i_3\ : label is "soft_lutpair1";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_mst_exec_state_reg[0]\ : label is "send_test_stream:011,start_test_stream:100,idle:000,data_stream_stall:001,data_stream:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_mst_exec_state_reg[1]\ : label is "send_test_stream:011,start_test_stream:100,idle:000,data_stream_stall:001,data_stream:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_mst_exec_state_reg[2]\ : label is "send_test_stream:011,start_test_stream:100,idle:000,data_stream_stall:001,data_stream:010";
  attribute SOFT_HLUTNM of \M_AXIS_TDATA[0]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \M_AXIS_TDATA[10]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \M_AXIS_TDATA[11]_INST_0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \M_AXIS_TDATA[12]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \M_AXIS_TDATA[13]_INST_0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \M_AXIS_TDATA[14]_INST_0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \M_AXIS_TDATA[15]_INST_0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \M_AXIS_TDATA[16]_INST_0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \M_AXIS_TDATA[17]_INST_0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \M_AXIS_TDATA[18]_INST_0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \M_AXIS_TDATA[19]_INST_0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \M_AXIS_TDATA[1]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \M_AXIS_TDATA[20]_INST_0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \M_AXIS_TDATA[21]_INST_0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \M_AXIS_TDATA[22]_INST_0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \M_AXIS_TDATA[23]_INST_0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \M_AXIS_TDATA[24]_INST_0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \M_AXIS_TDATA[25]_INST_0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \M_AXIS_TDATA[26]_INST_0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \M_AXIS_TDATA[27]_INST_0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \M_AXIS_TDATA[28]_INST_0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \M_AXIS_TDATA[29]_INST_0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \M_AXIS_TDATA[2]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \M_AXIS_TDATA[30]_INST_0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \M_AXIS_TDATA[31]_INST_0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \M_AXIS_TDATA[3]_INST_0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \M_AXIS_TDATA[4]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \M_AXIS_TDATA[5]_INST_0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \M_AXIS_TDATA[6]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \M_AXIS_TDATA[7]_INST_0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \M_AXIS_TDATA[8]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \M_AXIS_TDATA[9]_INST_0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \M_AXIS_TDATA_intl[0]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of StreamReady_intl_i_2 : label is "soft_lutpair2";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \cnt_stream_out_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \cnt_stream_out_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \cnt_stream_out_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \cnt_stream_out_reg[28]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \cnt_stream_out_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \cnt_stream_out_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \cnt_stream_out_reg[8]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \cnt_stream_out_reg[9]_i_5\ : label is 35;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of mst_exec_state1_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \mst_exec_state1_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \mst_exec_state1_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \mst_exec_state1_carry__2\ : label is 11;
  attribute SOFT_HLUTNM of \tx_state[0]_i_1\ : label is "soft_lutpair0";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
\FSM_sequential_mst_exec_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F9FB2008"
    )
        port map (
      I0 => mst_exec_state1,
      I1 => mst_exec_state(1),
      I2 => mst_exec_state(2),
      I3 => M_AXIS_TREADY,
      I4 => mst_exec_state(0),
      I5 => \cnt_stream_out[9]_i_1_n_0\,
      O => \FSM_sequential_mst_exec_state[0]_i_1_n_0\
    );
\FSM_sequential_mst_exec_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_mst_exec_state[1]_i_2_n_0\,
      I1 => M_AXIS_ARESETN,
      I2 => SW_nRST,
      O => \FSM_sequential_mst_exec_state[1]_i_1_n_0\
    );
\FSM_sequential_mst_exec_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFC30E2FF000022"
    )
        port map (
      I0 => FIFOvalid,
      I1 => mst_exec_state(0),
      I2 => M_AXIS_TREADY,
      I3 => mst_exec_state(2),
      I4 => mst_exec_state(1),
      I5 => mst_exec_state1,
      O => \FSM_sequential_mst_exec_state[1]_i_2_n_0\
    );
\FSM_sequential_mst_exec_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002222E222"
    )
        port map (
      I0 => mst_exec_state(2),
      I1 => \FSM_sequential_mst_exec_state[2]_i_2_n_0\,
      I2 => \FSM_sequential_mst_exec_state[2]_i_3_n_0\,
      I3 => TestStream,
      I4 => FIFOvalid,
      I5 => \cnt_stream_out[9]_i_1_n_0\,
      O => \FSM_sequential_mst_exec_state[2]_i_1_n_0\
    );
\FSM_sequential_mst_exec_state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"054F0F0F"
    )
        port map (
      I0 => mst_exec_state(0),
      I1 => M_AXIS_TREADY,
      I2 => mst_exec_state(2),
      I3 => mst_exec_state(1),
      I4 => mst_exec_state1,
      O => \FSM_sequential_mst_exec_state[2]_i_2_n_0\
    );
\FSM_sequential_mst_exec_state[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => mst_exec_state(2),
      I1 => mst_exec_state(0),
      I2 => mst_exec_state(1),
      O => \FSM_sequential_mst_exec_state[2]_i_3_n_0\
    );
\FSM_sequential_mst_exec_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => \FSM_sequential_mst_exec_state[0]_i_1_n_0\,
      Q => mst_exec_state(0),
      R => '0'
    );
\FSM_sequential_mst_exec_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => \FSM_sequential_mst_exec_state[1]_i_1_n_0\,
      Q => mst_exec_state(1),
      R => '0'
    );
\FSM_sequential_mst_exec_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => \FSM_sequential_mst_exec_state[2]_i_1_n_0\,
      Q => mst_exec_state(2),
      R => '0'
    );
\M_AXIS_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_AXIS_TDATA_intl(0),
      I1 => \M_AXIS_TDATA[31]_INST_0_i_1_n_0\,
      I2 => M_AXIS_TDATA_last(0),
      O => M_AXIS_TDATA(0)
    );
\M_AXIS_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_AXIS_TDATA_intl(10),
      I1 => \M_AXIS_TDATA[31]_INST_0_i_1_n_0\,
      I2 => M_AXIS_TDATA_last(10),
      O => M_AXIS_TDATA(10)
    );
\M_AXIS_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_AXIS_TDATA_intl(11),
      I1 => \M_AXIS_TDATA[31]_INST_0_i_1_n_0\,
      I2 => M_AXIS_TDATA_last(11),
      O => M_AXIS_TDATA(11)
    );
\M_AXIS_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_AXIS_TDATA_intl(12),
      I1 => \M_AXIS_TDATA[31]_INST_0_i_1_n_0\,
      I2 => M_AXIS_TDATA_last(12),
      O => M_AXIS_TDATA(12)
    );
\M_AXIS_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_AXIS_TDATA_intl(13),
      I1 => \M_AXIS_TDATA[31]_INST_0_i_1_n_0\,
      I2 => M_AXIS_TDATA_last(13),
      O => M_AXIS_TDATA(13)
    );
\M_AXIS_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_AXIS_TDATA_intl(14),
      I1 => \M_AXIS_TDATA[31]_INST_0_i_1_n_0\,
      I2 => M_AXIS_TDATA_last(14),
      O => M_AXIS_TDATA(14)
    );
\M_AXIS_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_AXIS_TDATA_intl(15),
      I1 => \M_AXIS_TDATA[31]_INST_0_i_1_n_0\,
      I2 => M_AXIS_TDATA_last(15),
      O => M_AXIS_TDATA(15)
    );
\M_AXIS_TDATA[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_AXIS_TDATA_intl(16),
      I1 => \M_AXIS_TDATA[31]_INST_0_i_1_n_0\,
      I2 => M_AXIS_TDATA_last(16),
      O => M_AXIS_TDATA(16)
    );
\M_AXIS_TDATA[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_AXIS_TDATA_intl(17),
      I1 => \M_AXIS_TDATA[31]_INST_0_i_1_n_0\,
      I2 => M_AXIS_TDATA_last(17),
      O => M_AXIS_TDATA(17)
    );
\M_AXIS_TDATA[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_AXIS_TDATA_intl(18),
      I1 => \M_AXIS_TDATA[31]_INST_0_i_1_n_0\,
      I2 => M_AXIS_TDATA_last(18),
      O => M_AXIS_TDATA(18)
    );
\M_AXIS_TDATA[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_AXIS_TDATA_intl(19),
      I1 => \M_AXIS_TDATA[31]_INST_0_i_1_n_0\,
      I2 => M_AXIS_TDATA_last(19),
      O => M_AXIS_TDATA(19)
    );
\M_AXIS_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_AXIS_TDATA_intl(1),
      I1 => \M_AXIS_TDATA[31]_INST_0_i_1_n_0\,
      I2 => M_AXIS_TDATA_last(1),
      O => M_AXIS_TDATA(1)
    );
\M_AXIS_TDATA[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_AXIS_TDATA_intl(20),
      I1 => \M_AXIS_TDATA[31]_INST_0_i_1_n_0\,
      I2 => M_AXIS_TDATA_last(20),
      O => M_AXIS_TDATA(20)
    );
\M_AXIS_TDATA[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_AXIS_TDATA_intl(21),
      I1 => \M_AXIS_TDATA[31]_INST_0_i_1_n_0\,
      I2 => M_AXIS_TDATA_last(21),
      O => M_AXIS_TDATA(21)
    );
\M_AXIS_TDATA[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_AXIS_TDATA_intl(22),
      I1 => \M_AXIS_TDATA[31]_INST_0_i_1_n_0\,
      I2 => M_AXIS_TDATA_last(22),
      O => M_AXIS_TDATA(22)
    );
\M_AXIS_TDATA[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_AXIS_TDATA_intl(23),
      I1 => \M_AXIS_TDATA[31]_INST_0_i_1_n_0\,
      I2 => M_AXIS_TDATA_last(23),
      O => M_AXIS_TDATA(23)
    );
\M_AXIS_TDATA[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_AXIS_TDATA_intl(24),
      I1 => \M_AXIS_TDATA[31]_INST_0_i_1_n_0\,
      I2 => M_AXIS_TDATA_last(24),
      O => M_AXIS_TDATA(24)
    );
\M_AXIS_TDATA[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_AXIS_TDATA_intl(25),
      I1 => \M_AXIS_TDATA[31]_INST_0_i_1_n_0\,
      I2 => M_AXIS_TDATA_last(25),
      O => M_AXIS_TDATA(25)
    );
\M_AXIS_TDATA[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_AXIS_TDATA_intl(26),
      I1 => \M_AXIS_TDATA[31]_INST_0_i_1_n_0\,
      I2 => M_AXIS_TDATA_last(26),
      O => M_AXIS_TDATA(26)
    );
\M_AXIS_TDATA[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_AXIS_TDATA_intl(27),
      I1 => \M_AXIS_TDATA[31]_INST_0_i_1_n_0\,
      I2 => M_AXIS_TDATA_last(27),
      O => M_AXIS_TDATA(27)
    );
\M_AXIS_TDATA[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_AXIS_TDATA_intl(28),
      I1 => \M_AXIS_TDATA[31]_INST_0_i_1_n_0\,
      I2 => M_AXIS_TDATA_last(28),
      O => M_AXIS_TDATA(28)
    );
\M_AXIS_TDATA[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_AXIS_TDATA_intl(29),
      I1 => \M_AXIS_TDATA[31]_INST_0_i_1_n_0\,
      I2 => M_AXIS_TDATA_last(29),
      O => M_AXIS_TDATA(29)
    );
\M_AXIS_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_AXIS_TDATA_intl(2),
      I1 => \M_AXIS_TDATA[31]_INST_0_i_1_n_0\,
      I2 => M_AXIS_TDATA_last(2),
      O => M_AXIS_TDATA(2)
    );
\M_AXIS_TDATA[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_AXIS_TDATA_intl(30),
      I1 => \M_AXIS_TDATA[31]_INST_0_i_1_n_0\,
      I2 => M_AXIS_TDATA_last(30),
      O => M_AXIS_TDATA(30)
    );
\M_AXIS_TDATA[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_AXIS_TDATA_intl(31),
      I1 => \M_AXIS_TDATA[31]_INST_0_i_1_n_0\,
      I2 => M_AXIS_TDATA_last(31),
      O => M_AXIS_TDATA(31)
    );
\M_AXIS_TDATA[31]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDDDDFD"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \tx_state_reg_n_0_[1]\,
      I2 => mst_exec_state(2),
      I3 => mst_exec_state(0),
      I4 => mst_exec_state(1),
      O => \M_AXIS_TDATA[31]_INST_0_i_1_n_0\
    );
\M_AXIS_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_AXIS_TDATA_intl(3),
      I1 => \M_AXIS_TDATA[31]_INST_0_i_1_n_0\,
      I2 => M_AXIS_TDATA_last(3),
      O => M_AXIS_TDATA(3)
    );
\M_AXIS_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_AXIS_TDATA_intl(4),
      I1 => \M_AXIS_TDATA[31]_INST_0_i_1_n_0\,
      I2 => M_AXIS_TDATA_last(4),
      O => M_AXIS_TDATA(4)
    );
\M_AXIS_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_AXIS_TDATA_intl(5),
      I1 => \M_AXIS_TDATA[31]_INST_0_i_1_n_0\,
      I2 => M_AXIS_TDATA_last(5),
      O => M_AXIS_TDATA(5)
    );
\M_AXIS_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_AXIS_TDATA_intl(6),
      I1 => \M_AXIS_TDATA[31]_INST_0_i_1_n_0\,
      I2 => M_AXIS_TDATA_last(6),
      O => M_AXIS_TDATA(6)
    );
\M_AXIS_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_AXIS_TDATA_intl(7),
      I1 => \M_AXIS_TDATA[31]_INST_0_i_1_n_0\,
      I2 => M_AXIS_TDATA_last(7),
      O => M_AXIS_TDATA(7)
    );
\M_AXIS_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_AXIS_TDATA_intl(8),
      I1 => \M_AXIS_TDATA[31]_INST_0_i_1_n_0\,
      I2 => M_AXIS_TDATA_last(8),
      O => M_AXIS_TDATA(8)
    );
\M_AXIS_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => M_AXIS_TDATA_intl(9),
      I1 => \M_AXIS_TDATA[31]_INST_0_i_1_n_0\,
      I2 => M_AXIS_TDATA_last(9),
      O => M_AXIS_TDATA(9)
    );
\M_AXIS_TDATA_intl[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000CCCAA"
    )
        port map (
      I0 => FIFOdata(0),
      I1 => \^q\(0),
      I2 => mst_exec_state(1),
      I3 => mst_exec_state(0),
      I4 => mst_exec_state(2),
      O => M_AXIS_TDATA_intl0_in(0)
    );
\M_AXIS_TDATA_intl[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000CCCAA"
    )
        port map (
      I0 => FIFOdata(10),
      I1 => \cnt_stream_out_reg_n_0_[10]\,
      I2 => mst_exec_state(1),
      I3 => mst_exec_state(0),
      I4 => mst_exec_state(2),
      O => M_AXIS_TDATA_intl0_in(10)
    );
\M_AXIS_TDATA_intl[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000CCCAA"
    )
        port map (
      I0 => FIFOdata(11),
      I1 => \cnt_stream_out_reg_n_0_[11]\,
      I2 => mst_exec_state(1),
      I3 => mst_exec_state(0),
      I4 => mst_exec_state(2),
      O => M_AXIS_TDATA_intl0_in(11)
    );
\M_AXIS_TDATA_intl[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000CCCAA"
    )
        port map (
      I0 => FIFOdata(12),
      I1 => \cnt_stream_out_reg_n_0_[12]\,
      I2 => mst_exec_state(1),
      I3 => mst_exec_state(0),
      I4 => mst_exec_state(2),
      O => M_AXIS_TDATA_intl0_in(12)
    );
\M_AXIS_TDATA_intl[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000CCCAA"
    )
        port map (
      I0 => FIFOdata(13),
      I1 => \cnt_stream_out_reg_n_0_[13]\,
      I2 => mst_exec_state(1),
      I3 => mst_exec_state(0),
      I4 => mst_exec_state(2),
      O => M_AXIS_TDATA_intl0_in(13)
    );
\M_AXIS_TDATA_intl[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000CCCAA"
    )
        port map (
      I0 => FIFOdata(14),
      I1 => \cnt_stream_out_reg_n_0_[14]\,
      I2 => mst_exec_state(1),
      I3 => mst_exec_state(0),
      I4 => mst_exec_state(2),
      O => M_AXIS_TDATA_intl0_in(14)
    );
\M_AXIS_TDATA_intl[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000CCCAA"
    )
        port map (
      I0 => FIFOdata(15),
      I1 => \cnt_stream_out_reg_n_0_[15]\,
      I2 => mst_exec_state(1),
      I3 => mst_exec_state(0),
      I4 => mst_exec_state(2),
      O => M_AXIS_TDATA_intl0_in(15)
    );
\M_AXIS_TDATA_intl[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000CCCAA"
    )
        port map (
      I0 => FIFOdata(16),
      I1 => \cnt_stream_out_reg_n_0_[16]\,
      I2 => mst_exec_state(1),
      I3 => mst_exec_state(0),
      I4 => mst_exec_state(2),
      O => M_AXIS_TDATA_intl0_in(16)
    );
\M_AXIS_TDATA_intl[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000CCCAA"
    )
        port map (
      I0 => FIFOdata(17),
      I1 => \cnt_stream_out_reg_n_0_[17]\,
      I2 => mst_exec_state(1),
      I3 => mst_exec_state(0),
      I4 => mst_exec_state(2),
      O => M_AXIS_TDATA_intl0_in(17)
    );
\M_AXIS_TDATA_intl[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000CCCAA"
    )
        port map (
      I0 => FIFOdata(18),
      I1 => \cnt_stream_out_reg_n_0_[18]\,
      I2 => mst_exec_state(1),
      I3 => mst_exec_state(0),
      I4 => mst_exec_state(2),
      O => M_AXIS_TDATA_intl0_in(18)
    );
\M_AXIS_TDATA_intl[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000CCCAA"
    )
        port map (
      I0 => FIFOdata(19),
      I1 => \cnt_stream_out_reg_n_0_[19]\,
      I2 => mst_exec_state(1),
      I3 => mst_exec_state(0),
      I4 => mst_exec_state(2),
      O => M_AXIS_TDATA_intl0_in(19)
    );
\M_AXIS_TDATA_intl[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000CCCAA"
    )
        port map (
      I0 => FIFOdata(1),
      I1 => \^q\(1),
      I2 => mst_exec_state(1),
      I3 => mst_exec_state(0),
      I4 => mst_exec_state(2),
      O => M_AXIS_TDATA_intl0_in(1)
    );
\M_AXIS_TDATA_intl[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000CCCAA"
    )
        port map (
      I0 => FIFOdata(20),
      I1 => \cnt_stream_out_reg_n_0_[20]\,
      I2 => mst_exec_state(1),
      I3 => mst_exec_state(0),
      I4 => mst_exec_state(2),
      O => M_AXIS_TDATA_intl0_in(20)
    );
\M_AXIS_TDATA_intl[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000CCCAA"
    )
        port map (
      I0 => FIFOdata(21),
      I1 => \cnt_stream_out_reg_n_0_[21]\,
      I2 => mst_exec_state(1),
      I3 => mst_exec_state(0),
      I4 => mst_exec_state(2),
      O => M_AXIS_TDATA_intl0_in(21)
    );
\M_AXIS_TDATA_intl[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000CCCAA"
    )
        port map (
      I0 => FIFOdata(22),
      I1 => \cnt_stream_out_reg_n_0_[22]\,
      I2 => mst_exec_state(1),
      I3 => mst_exec_state(0),
      I4 => mst_exec_state(2),
      O => M_AXIS_TDATA_intl0_in(22)
    );
\M_AXIS_TDATA_intl[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000CCCAA"
    )
        port map (
      I0 => FIFOdata(23),
      I1 => \cnt_stream_out_reg_n_0_[23]\,
      I2 => mst_exec_state(1),
      I3 => mst_exec_state(0),
      I4 => mst_exec_state(2),
      O => M_AXIS_TDATA_intl0_in(23)
    );
\M_AXIS_TDATA_intl[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000CCCAA"
    )
        port map (
      I0 => FIFOdata(24),
      I1 => \cnt_stream_out_reg_n_0_[24]\,
      I2 => mst_exec_state(1),
      I3 => mst_exec_state(0),
      I4 => mst_exec_state(2),
      O => M_AXIS_TDATA_intl0_in(24)
    );
\M_AXIS_TDATA_intl[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000CCCAA"
    )
        port map (
      I0 => FIFOdata(25),
      I1 => \cnt_stream_out_reg_n_0_[25]\,
      I2 => mst_exec_state(1),
      I3 => mst_exec_state(0),
      I4 => mst_exec_state(2),
      O => M_AXIS_TDATA_intl0_in(25)
    );
\M_AXIS_TDATA_intl[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000CCCAA"
    )
        port map (
      I0 => FIFOdata(26),
      I1 => \cnt_stream_out_reg_n_0_[26]\,
      I2 => mst_exec_state(1),
      I3 => mst_exec_state(0),
      I4 => mst_exec_state(2),
      O => M_AXIS_TDATA_intl0_in(26)
    );
\M_AXIS_TDATA_intl[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000CCCAA"
    )
        port map (
      I0 => FIFOdata(27),
      I1 => \cnt_stream_out_reg_n_0_[27]\,
      I2 => mst_exec_state(1),
      I3 => mst_exec_state(0),
      I4 => mst_exec_state(2),
      O => M_AXIS_TDATA_intl0_in(27)
    );
\M_AXIS_TDATA_intl[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000CCCAA"
    )
        port map (
      I0 => FIFOdata(28),
      I1 => \cnt_stream_out_reg_n_0_[28]\,
      I2 => mst_exec_state(1),
      I3 => mst_exec_state(0),
      I4 => mst_exec_state(2),
      O => M_AXIS_TDATA_intl0_in(28)
    );
\M_AXIS_TDATA_intl[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000CCCAA"
    )
        port map (
      I0 => FIFOdata(29),
      I1 => \cnt_stream_out_reg_n_0_[29]\,
      I2 => mst_exec_state(1),
      I3 => mst_exec_state(0),
      I4 => mst_exec_state(2),
      O => M_AXIS_TDATA_intl0_in(29)
    );
\M_AXIS_TDATA_intl[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000CCCAA"
    )
        port map (
      I0 => FIFOdata(2),
      I1 => \^q\(2),
      I2 => mst_exec_state(1),
      I3 => mst_exec_state(0),
      I4 => mst_exec_state(2),
      O => M_AXIS_TDATA_intl0_in(2)
    );
\M_AXIS_TDATA_intl[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000CCCAA"
    )
        port map (
      I0 => FIFOdata(30),
      I1 => \cnt_stream_out_reg_n_0_[30]\,
      I2 => mst_exec_state(1),
      I3 => mst_exec_state(0),
      I4 => mst_exec_state(2),
      O => M_AXIS_TDATA_intl0_in(30)
    );
\M_AXIS_TDATA_intl[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B1A010001000100"
    )
        port map (
      I0 => mst_exec_state(1),
      I1 => mst_exec_state(0),
      I2 => mst_exec_state(2),
      I3 => FIFOvalid,
      I4 => M_AXIS_TREADY,
      I5 => mst_exec_state1,
      O => M_AXIS_TDATA_intl_2
    );
\M_AXIS_TDATA_intl[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000CCCAA"
    )
        port map (
      I0 => FIFOdata(31),
      I1 => \cnt_stream_out_reg_n_0_[31]\,
      I2 => mst_exec_state(1),
      I3 => mst_exec_state(0),
      I4 => mst_exec_state(2),
      O => M_AXIS_TDATA_intl0_in(31)
    );
\M_AXIS_TDATA_intl[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000CCCAA"
    )
        port map (
      I0 => FIFOdata(3),
      I1 => \^q\(3),
      I2 => mst_exec_state(1),
      I3 => mst_exec_state(0),
      I4 => mst_exec_state(2),
      O => M_AXIS_TDATA_intl0_in(3)
    );
\M_AXIS_TDATA_intl[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000CCCAA"
    )
        port map (
      I0 => FIFOdata(4),
      I1 => \^q\(4),
      I2 => mst_exec_state(1),
      I3 => mst_exec_state(0),
      I4 => mst_exec_state(2),
      O => M_AXIS_TDATA_intl0_in(4)
    );
\M_AXIS_TDATA_intl[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000CCCAA"
    )
        port map (
      I0 => FIFOdata(5),
      I1 => \^q\(5),
      I2 => mst_exec_state(1),
      I3 => mst_exec_state(0),
      I4 => mst_exec_state(2),
      O => M_AXIS_TDATA_intl0_in(5)
    );
\M_AXIS_TDATA_intl[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000CCCAA"
    )
        port map (
      I0 => FIFOdata(6),
      I1 => \^q\(6),
      I2 => mst_exec_state(1),
      I3 => mst_exec_state(0),
      I4 => mst_exec_state(2),
      O => M_AXIS_TDATA_intl0_in(6)
    );
\M_AXIS_TDATA_intl[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000CCCAA"
    )
        port map (
      I0 => FIFOdata(7),
      I1 => \^q\(7),
      I2 => mst_exec_state(1),
      I3 => mst_exec_state(0),
      I4 => mst_exec_state(2),
      O => M_AXIS_TDATA_intl0_in(7)
    );
\M_AXIS_TDATA_intl[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000CCCAA"
    )
        port map (
      I0 => FIFOdata(8),
      I1 => \^q\(8),
      I2 => mst_exec_state(1),
      I3 => mst_exec_state(0),
      I4 => mst_exec_state(2),
      O => M_AXIS_TDATA_intl0_in(8)
    );
\M_AXIS_TDATA_intl[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000CCCAA"
    )
        port map (
      I0 => FIFOdata(9),
      I1 => \^q\(9),
      I2 => mst_exec_state(1),
      I3 => mst_exec_state(0),
      I4 => mst_exec_state(2),
      O => M_AXIS_TDATA_intl0_in(9)
    );
\M_AXIS_TDATA_intl_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_intl_2,
      D => M_AXIS_TDATA_intl0_in(0),
      Q => M_AXIS_TDATA_intl(0),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_intl_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_intl_2,
      D => M_AXIS_TDATA_intl0_in(10),
      Q => M_AXIS_TDATA_intl(10),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_intl_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_intl_2,
      D => M_AXIS_TDATA_intl0_in(11),
      Q => M_AXIS_TDATA_intl(11),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_intl_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_intl_2,
      D => M_AXIS_TDATA_intl0_in(12),
      Q => M_AXIS_TDATA_intl(12),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_intl_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_intl_2,
      D => M_AXIS_TDATA_intl0_in(13),
      Q => M_AXIS_TDATA_intl(13),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_intl_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_intl_2,
      D => M_AXIS_TDATA_intl0_in(14),
      Q => M_AXIS_TDATA_intl(14),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_intl_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_intl_2,
      D => M_AXIS_TDATA_intl0_in(15),
      Q => M_AXIS_TDATA_intl(15),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_intl_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_intl_2,
      D => M_AXIS_TDATA_intl0_in(16),
      Q => M_AXIS_TDATA_intl(16),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_intl_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_intl_2,
      D => M_AXIS_TDATA_intl0_in(17),
      Q => M_AXIS_TDATA_intl(17),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_intl_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_intl_2,
      D => M_AXIS_TDATA_intl0_in(18),
      Q => M_AXIS_TDATA_intl(18),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_intl_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_intl_2,
      D => M_AXIS_TDATA_intl0_in(19),
      Q => M_AXIS_TDATA_intl(19),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_intl_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_intl_2,
      D => M_AXIS_TDATA_intl0_in(1),
      Q => M_AXIS_TDATA_intl(1),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_intl_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_intl_2,
      D => M_AXIS_TDATA_intl0_in(20),
      Q => M_AXIS_TDATA_intl(20),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_intl_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_intl_2,
      D => M_AXIS_TDATA_intl0_in(21),
      Q => M_AXIS_TDATA_intl(21),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_intl_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_intl_2,
      D => M_AXIS_TDATA_intl0_in(22),
      Q => M_AXIS_TDATA_intl(22),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_intl_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_intl_2,
      D => M_AXIS_TDATA_intl0_in(23),
      Q => M_AXIS_TDATA_intl(23),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_intl_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_intl_2,
      D => M_AXIS_TDATA_intl0_in(24),
      Q => M_AXIS_TDATA_intl(24),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_intl_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_intl_2,
      D => M_AXIS_TDATA_intl0_in(25),
      Q => M_AXIS_TDATA_intl(25),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_intl_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_intl_2,
      D => M_AXIS_TDATA_intl0_in(26),
      Q => M_AXIS_TDATA_intl(26),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_intl_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_intl_2,
      D => M_AXIS_TDATA_intl0_in(27),
      Q => M_AXIS_TDATA_intl(27),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_intl_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_intl_2,
      D => M_AXIS_TDATA_intl0_in(28),
      Q => M_AXIS_TDATA_intl(28),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_intl_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_intl_2,
      D => M_AXIS_TDATA_intl0_in(29),
      Q => M_AXIS_TDATA_intl(29),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_intl_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_intl_2,
      D => M_AXIS_TDATA_intl0_in(2),
      Q => M_AXIS_TDATA_intl(2),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_intl_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_intl_2,
      D => M_AXIS_TDATA_intl0_in(30),
      Q => M_AXIS_TDATA_intl(30),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_intl_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_intl_2,
      D => M_AXIS_TDATA_intl0_in(31),
      Q => M_AXIS_TDATA_intl(31),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_intl_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_intl_2,
      D => M_AXIS_TDATA_intl0_in(3),
      Q => M_AXIS_TDATA_intl(3),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_intl_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_intl_2,
      D => M_AXIS_TDATA_intl0_in(4),
      Q => M_AXIS_TDATA_intl(4),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_intl_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_intl_2,
      D => M_AXIS_TDATA_intl0_in(5),
      Q => M_AXIS_TDATA_intl(5),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_intl_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_intl_2,
      D => M_AXIS_TDATA_intl0_in(6),
      Q => M_AXIS_TDATA_intl(6),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_intl_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_intl_2,
      D => M_AXIS_TDATA_intl0_in(7),
      Q => M_AXIS_TDATA_intl(7),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_intl_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_intl_2,
      D => M_AXIS_TDATA_intl0_in(8),
      Q => M_AXIS_TDATA_intl(8),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_intl_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_intl_2,
      D => M_AXIS_TDATA_intl0_in(9),
      Q => M_AXIS_TDATA_intl(9),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_last[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => FIFOvalid,
      I1 => mst_exec_state(1),
      I2 => mst_exec_state1,
      I3 => mst_exec_state(0),
      I4 => mst_exec_state(2),
      O => M_AXIS_TDATA_last_0
    );
\M_AXIS_TDATA_last_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_last_0,
      D => FIFOdata(0),
      Q => M_AXIS_TDATA_last(0),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_last_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_last_0,
      D => FIFOdata(10),
      Q => M_AXIS_TDATA_last(10),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_last_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_last_0,
      D => FIFOdata(11),
      Q => M_AXIS_TDATA_last(11),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_last_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_last_0,
      D => FIFOdata(12),
      Q => M_AXIS_TDATA_last(12),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_last_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_last_0,
      D => FIFOdata(13),
      Q => M_AXIS_TDATA_last(13),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_last_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_last_0,
      D => FIFOdata(14),
      Q => M_AXIS_TDATA_last(14),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_last_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_last_0,
      D => FIFOdata(15),
      Q => M_AXIS_TDATA_last(15),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_last_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_last_0,
      D => FIFOdata(16),
      Q => M_AXIS_TDATA_last(16),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_last_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_last_0,
      D => FIFOdata(17),
      Q => M_AXIS_TDATA_last(17),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_last_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_last_0,
      D => FIFOdata(18),
      Q => M_AXIS_TDATA_last(18),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_last_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_last_0,
      D => FIFOdata(19),
      Q => M_AXIS_TDATA_last(19),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_last_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_last_0,
      D => FIFOdata(1),
      Q => M_AXIS_TDATA_last(1),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_last_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_last_0,
      D => FIFOdata(20),
      Q => M_AXIS_TDATA_last(20),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_last_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_last_0,
      D => FIFOdata(21),
      Q => M_AXIS_TDATA_last(21),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_last_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_last_0,
      D => FIFOdata(22),
      Q => M_AXIS_TDATA_last(22),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_last_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_last_0,
      D => FIFOdata(23),
      Q => M_AXIS_TDATA_last(23),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_last_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_last_0,
      D => FIFOdata(24),
      Q => M_AXIS_TDATA_last(24),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_last_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_last_0,
      D => FIFOdata(25),
      Q => M_AXIS_TDATA_last(25),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_last_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_last_0,
      D => FIFOdata(26),
      Q => M_AXIS_TDATA_last(26),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_last_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_last_0,
      D => FIFOdata(27),
      Q => M_AXIS_TDATA_last(27),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_last_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_last_0,
      D => FIFOdata(28),
      Q => M_AXIS_TDATA_last(28),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_last_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_last_0,
      D => FIFOdata(29),
      Q => M_AXIS_TDATA_last(29),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_last_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_last_0,
      D => FIFOdata(2),
      Q => M_AXIS_TDATA_last(2),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_last_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_last_0,
      D => FIFOdata(30),
      Q => M_AXIS_TDATA_last(30),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_last_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_last_0,
      D => FIFOdata(31),
      Q => M_AXIS_TDATA_last(31),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_last_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_last_0,
      D => FIFOdata(3),
      Q => M_AXIS_TDATA_last(3),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_last_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_last_0,
      D => FIFOdata(4),
      Q => M_AXIS_TDATA_last(4),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_last_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_last_0,
      D => FIFOdata(5),
      Q => M_AXIS_TDATA_last(5),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_last_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_last_0,
      D => FIFOdata(6),
      Q => M_AXIS_TDATA_last(6),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_last_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_last_0,
      D => FIFOdata(7),
      Q => M_AXIS_TDATA_last(7),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_last_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_last_0,
      D => FIFOdata(8),
      Q => M_AXIS_TDATA_last(8),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\M_AXIS_TDATA_last_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => M_AXIS_TDATA_last_0,
      D => FIFOdata(9),
      Q => M_AXIS_TDATA_last(9),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
StreamReady_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000C0C0AA"
    )
        port map (
      I0 => StreamReady_intl_reg_n_0,
      I1 => mst_exec_state1,
      I2 => M_AXIS_TREADY,
      I3 => mst_exec_state(1),
      I4 => mst_exec_state(0),
      I5 => mst_exec_state(2),
      O => StreamReady
    );
StreamReady_intl_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F77337740440044"
    )
        port map (
      I0 => mst_exec_state(2),
      I1 => StreamReady_intl_i_2_n_0,
      I2 => M_AXIS_TREADY,
      I3 => mst_exec_state(1),
      I4 => mst_exec_state1,
      I5 => StreamReady_intl_reg_n_0,
      O => StreamReady_intl_i_1_n_0
    );
StreamReady_intl_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => SW_nRST,
      I1 => M_AXIS_ARESETN,
      I2 => mst_exec_state(2),
      I3 => mst_exec_state(0),
      O => StreamReady_intl_i_2_n_0
    );
StreamReady_intl_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => StreamReady_intl_i_1_n_0,
      Q => StreamReady_intl_reg_n_0,
      R => '0'
    );
axis_tlast_delay_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => axis_tlast_delay_i_2_n_0,
      I1 => axis_tlast_delay_i_3_n_0,
      I2 => M_AXIS_ARESETN,
      I3 => SW_nRST,
      O => axis_tlast_delay_i_1_n_0
    );
axis_tlast_delay_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \cnt_stream_out_reg_n_0_[28]\,
      I1 => \cnt_stream_out_reg_n_0_[29]\,
      I2 => \cnt_stream_out_reg_n_0_[26]\,
      I3 => \cnt_stream_out_reg_n_0_[27]\,
      I4 => \cnt_stream_out_reg_n_0_[31]\,
      I5 => \cnt_stream_out_reg_n_0_[30]\,
      O => axis_tlast_delay_i_2_n_0
    );
axis_tlast_delay_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => axis_tlast_delay_i_4_n_0,
      I1 => axis_tlast_delay_i_5_n_0,
      I2 => axis_tlast_delay_i_6_n_0,
      I3 => axis_tlast_delay_i_7_n_0,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => axis_tlast_delay_i_3_n_0
    );
axis_tlast_delay_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \cnt_stream_out_reg_n_0_[22]\,
      I1 => \cnt_stream_out_reg_n_0_[23]\,
      I2 => \cnt_stream_out_reg_n_0_[20]\,
      I3 => \cnt_stream_out_reg_n_0_[21]\,
      I4 => \cnt_stream_out_reg_n_0_[25]\,
      I5 => \cnt_stream_out_reg_n_0_[24]\,
      O => axis_tlast_delay_i_4_n_0
    );
axis_tlast_delay_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \cnt_stream_out_reg_n_0_[16]\,
      I1 => \cnt_stream_out_reg_n_0_[17]\,
      I2 => \cnt_stream_out_reg_n_0_[14]\,
      I3 => \cnt_stream_out_reg_n_0_[15]\,
      I4 => \cnt_stream_out_reg_n_0_[19]\,
      I5 => \cnt_stream_out_reg_n_0_[18]\,
      O => axis_tlast_delay_i_5_n_0
    );
axis_tlast_delay_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \cnt_stream_out_reg_n_0_[10]\,
      I1 => \cnt_stream_out_reg_n_0_[11]\,
      I2 => \^q\(9),
      I3 => \^q\(8),
      I4 => \cnt_stream_out_reg_n_0_[13]\,
      I5 => \cnt_stream_out_reg_n_0_[12]\,
      O => axis_tlast_delay_i_6_n_0
    );
axis_tlast_delay_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(7),
      I5 => \^q\(6),
      O => axis_tlast_delay_i_7_n_0
    );
axis_tlast_delay_reg: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => axis_tlast_delay_i_1_n_0,
      Q => M_AXIS_TLAST,
      R => '0'
    );
axis_tvalid_delay_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A28000000000000"
    )
        port map (
      I0 => mst_exec_state1,
      I1 => mst_exec_state(1),
      I2 => mst_exec_state(2),
      I3 => mst_exec_state(0),
      I4 => M_AXIS_ARESETN,
      I5 => SW_nRST,
      O => axis_tvalid_delay_i_1_n_0
    );
axis_tvalid_delay_reg: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => axis_tvalid_delay_i_1_n_0,
      Q => M_AXIS_TVALID,
      R => '0'
    );
\cnt_stream_out[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003616"
    )
        port map (
      I0 => mst_exec_state(1),
      I1 => mst_exec_state(2),
      I2 => mst_exec_state(0),
      I3 => mst_exec_state1,
      I4 => \^q\(0),
      O => cnt_stream_out(0)
    );
\cnt_stream_out[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"36160000"
    )
        port map (
      I0 => mst_exec_state(1),
      I1 => mst_exec_state(2),
      I2 => mst_exec_state(0),
      I3 => mst_exec_state1,
      I4 => in13(10),
      O => cnt_stream_out(10)
    );
\cnt_stream_out[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"36160000"
    )
        port map (
      I0 => mst_exec_state(1),
      I1 => mst_exec_state(2),
      I2 => mst_exec_state(0),
      I3 => mst_exec_state1,
      I4 => in13(11),
      O => cnt_stream_out(11)
    );
\cnt_stream_out[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"36160000"
    )
        port map (
      I0 => mst_exec_state(1),
      I1 => mst_exec_state(2),
      I2 => mst_exec_state(0),
      I3 => mst_exec_state1,
      I4 => in13(12),
      O => cnt_stream_out(12)
    );
\cnt_stream_out[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"36160000"
    )
        port map (
      I0 => mst_exec_state(1),
      I1 => mst_exec_state(2),
      I2 => mst_exec_state(0),
      I3 => mst_exec_state1,
      I4 => in13(13),
      O => cnt_stream_out(13)
    );
\cnt_stream_out[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"36160000"
    )
        port map (
      I0 => mst_exec_state(1),
      I1 => mst_exec_state(2),
      I2 => mst_exec_state(0),
      I3 => mst_exec_state1,
      I4 => in13(14),
      O => cnt_stream_out(14)
    );
\cnt_stream_out[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"36160000"
    )
        port map (
      I0 => mst_exec_state(1),
      I1 => mst_exec_state(2),
      I2 => mst_exec_state(0),
      I3 => mst_exec_state1,
      I4 => in13(15),
      O => cnt_stream_out(15)
    );
\cnt_stream_out[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"36160000"
    )
        port map (
      I0 => mst_exec_state(1),
      I1 => mst_exec_state(2),
      I2 => mst_exec_state(0),
      I3 => mst_exec_state1,
      I4 => in13(16),
      O => cnt_stream_out(16)
    );
\cnt_stream_out[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"36160000"
    )
        port map (
      I0 => mst_exec_state(1),
      I1 => mst_exec_state(2),
      I2 => mst_exec_state(0),
      I3 => mst_exec_state1,
      I4 => in13(17),
      O => cnt_stream_out(17)
    );
\cnt_stream_out[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"36160000"
    )
        port map (
      I0 => mst_exec_state(1),
      I1 => mst_exec_state(2),
      I2 => mst_exec_state(0),
      I3 => mst_exec_state1,
      I4 => in13(18),
      O => cnt_stream_out(18)
    );
\cnt_stream_out[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"36160000"
    )
        port map (
      I0 => mst_exec_state(1),
      I1 => mst_exec_state(2),
      I2 => mst_exec_state(0),
      I3 => mst_exec_state1,
      I4 => in13(19),
      O => cnt_stream_out(19)
    );
\cnt_stream_out[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"36160000"
    )
        port map (
      I0 => mst_exec_state(1),
      I1 => mst_exec_state(2),
      I2 => mst_exec_state(0),
      I3 => mst_exec_state1,
      I4 => in13(1),
      O => cnt_stream_out(1)
    );
\cnt_stream_out[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"36160000"
    )
        port map (
      I0 => mst_exec_state(1),
      I1 => mst_exec_state(2),
      I2 => mst_exec_state(0),
      I3 => mst_exec_state1,
      I4 => in13(20),
      O => cnt_stream_out(20)
    );
\cnt_stream_out[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"36160000"
    )
        port map (
      I0 => mst_exec_state(1),
      I1 => mst_exec_state(2),
      I2 => mst_exec_state(0),
      I3 => mst_exec_state1,
      I4 => in13(21),
      O => cnt_stream_out(21)
    );
\cnt_stream_out[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"36160000"
    )
        port map (
      I0 => mst_exec_state(1),
      I1 => mst_exec_state(2),
      I2 => mst_exec_state(0),
      I3 => mst_exec_state1,
      I4 => in13(22),
      O => cnt_stream_out(22)
    );
\cnt_stream_out[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"36160000"
    )
        port map (
      I0 => mst_exec_state(1),
      I1 => mst_exec_state(2),
      I2 => mst_exec_state(0),
      I3 => mst_exec_state1,
      I4 => in13(23),
      O => cnt_stream_out(23)
    );
\cnt_stream_out[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"36160000"
    )
        port map (
      I0 => mst_exec_state(1),
      I1 => mst_exec_state(2),
      I2 => mst_exec_state(0),
      I3 => mst_exec_state1,
      I4 => in13(24),
      O => cnt_stream_out(24)
    );
\cnt_stream_out[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"36160000"
    )
        port map (
      I0 => mst_exec_state(1),
      I1 => mst_exec_state(2),
      I2 => mst_exec_state(0),
      I3 => mst_exec_state1,
      I4 => in13(25),
      O => cnt_stream_out(25)
    );
\cnt_stream_out[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"36160000"
    )
        port map (
      I0 => mst_exec_state(1),
      I1 => mst_exec_state(2),
      I2 => mst_exec_state(0),
      I3 => mst_exec_state1,
      I4 => in13(26),
      O => cnt_stream_out(26)
    );
\cnt_stream_out[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"36160000"
    )
        port map (
      I0 => mst_exec_state(1),
      I1 => mst_exec_state(2),
      I2 => mst_exec_state(0),
      I3 => mst_exec_state1,
      I4 => in13(27),
      O => cnt_stream_out(27)
    );
\cnt_stream_out[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"36160000"
    )
        port map (
      I0 => mst_exec_state(1),
      I1 => mst_exec_state(2),
      I2 => mst_exec_state(0),
      I3 => mst_exec_state1,
      I4 => in13(28),
      O => cnt_stream_out(28)
    );
\cnt_stream_out[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"36160000"
    )
        port map (
      I0 => mst_exec_state(1),
      I1 => mst_exec_state(2),
      I2 => mst_exec_state(0),
      I3 => mst_exec_state1,
      I4 => in13(29),
      O => cnt_stream_out(29)
    );
\cnt_stream_out[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"36160000"
    )
        port map (
      I0 => mst_exec_state(1),
      I1 => mst_exec_state(2),
      I2 => mst_exec_state(0),
      I3 => mst_exec_state1,
      I4 => in13(2),
      O => cnt_stream_out(2)
    );
\cnt_stream_out[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"36160000"
    )
        port map (
      I0 => mst_exec_state(1),
      I1 => mst_exec_state(2),
      I2 => mst_exec_state(0),
      I3 => mst_exec_state1,
      I4 => in13(30),
      O => cnt_stream_out(30)
    );
\cnt_stream_out[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"36160000"
    )
        port map (
      I0 => mst_exec_state(1),
      I1 => mst_exec_state(2),
      I2 => mst_exec_state(0),
      I3 => mst_exec_state1,
      I4 => in13(31),
      O => cnt_stream_out(31)
    );
\cnt_stream_out[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"36160000"
    )
        port map (
      I0 => mst_exec_state(1),
      I1 => mst_exec_state(2),
      I2 => mst_exec_state(0),
      I3 => mst_exec_state1,
      I4 => in13(3),
      O => cnt_stream_out(3)
    );
\cnt_stream_out[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"36160000"
    )
        port map (
      I0 => mst_exec_state(1),
      I1 => mst_exec_state(2),
      I2 => mst_exec_state(0),
      I3 => mst_exec_state1,
      I4 => in13(4),
      O => cnt_stream_out(4)
    );
\cnt_stream_out[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"36160000"
    )
        port map (
      I0 => mst_exec_state(1),
      I1 => mst_exec_state(2),
      I2 => mst_exec_state(0),
      I3 => mst_exec_state1,
      I4 => in13(5),
      O => cnt_stream_out(5)
    );
\cnt_stream_out[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"36160000"
    )
        port map (
      I0 => mst_exec_state(1),
      I1 => mst_exec_state(2),
      I2 => mst_exec_state(0),
      I3 => mst_exec_state1,
      I4 => in13(6),
      O => cnt_stream_out(6)
    );
\cnt_stream_out[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"36160000"
    )
        port map (
      I0 => mst_exec_state(1),
      I1 => mst_exec_state(2),
      I2 => mst_exec_state(0),
      I3 => mst_exec_state1,
      I4 => in13(7),
      O => cnt_stream_out(7)
    );
\cnt_stream_out[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"36160000"
    )
        port map (
      I0 => mst_exec_state(1),
      I1 => mst_exec_state(2),
      I2 => mst_exec_state(0),
      I3 => mst_exec_state1,
      I4 => in13(8),
      O => cnt_stream_out(8)
    );
\cnt_stream_out[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => SW_nRST,
      I1 => M_AXIS_ARESETN,
      O => \cnt_stream_out[9]_i_1_n_0\
    );
\cnt_stream_out[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAFAAAAAAAE"
    )
        port map (
      I0 => \cnt_stream_out[9]_i_4_n_0\,
      I1 => TestStream,
      I2 => mst_exec_state(2),
      I3 => mst_exec_state(0),
      I4 => mst_exec_state(1),
      I5 => CNT_CLR,
      O => cnt_stream_out_1
    );
\cnt_stream_out[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"36160000"
    )
        port map (
      I0 => mst_exec_state(1),
      I1 => mst_exec_state(2),
      I2 => mst_exec_state(0),
      I3 => mst_exec_state1,
      I4 => in13(9),
      O => cnt_stream_out(9)
    );
\cnt_stream_out[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000C0F3C0C0AA"
    )
        port map (
      I0 => FIFOvalid,
      I1 => mst_exec_state1,
      I2 => M_AXIS_TREADY,
      I3 => mst_exec_state(1),
      I4 => mst_exec_state(0),
      I5 => mst_exec_state(2),
      O => \cnt_stream_out[9]_i_4_n_0\
    );
\cnt_stream_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => cnt_stream_out_1,
      D => cnt_stream_out(0),
      Q => \^q\(0),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\cnt_stream_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => cnt_stream_out_1,
      D => cnt_stream_out(10),
      Q => \cnt_stream_out_reg_n_0_[10]\,
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\cnt_stream_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => cnt_stream_out_1,
      D => cnt_stream_out(11),
      Q => \cnt_stream_out_reg_n_0_[11]\,
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\cnt_stream_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => cnt_stream_out_1,
      D => cnt_stream_out(12),
      Q => \cnt_stream_out_reg_n_0_[12]\,
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\cnt_stream_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => cnt_stream_out_1,
      D => cnt_stream_out(13),
      Q => \cnt_stream_out_reg_n_0_[13]\,
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\cnt_stream_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => cnt_stream_out_1,
      D => cnt_stream_out(14),
      Q => \cnt_stream_out_reg_n_0_[14]\,
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\cnt_stream_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => cnt_stream_out_1,
      D => cnt_stream_out(15),
      Q => \cnt_stream_out_reg_n_0_[15]\,
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\cnt_stream_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => cnt_stream_out_1,
      D => cnt_stream_out(16),
      Q => \cnt_stream_out_reg_n_0_[16]\,
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\cnt_stream_out_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_stream_out_reg[9]_i_5_n_0\,
      CO(3) => \cnt_stream_out_reg[16]_i_2_n_0\,
      CO(2) => \cnt_stream_out_reg[16]_i_2_n_1\,
      CO(1) => \cnt_stream_out_reg[16]_i_2_n_2\,
      CO(0) => \cnt_stream_out_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in13(16 downto 13),
      S(3) => \cnt_stream_out_reg_n_0_[16]\,
      S(2) => \cnt_stream_out_reg_n_0_[15]\,
      S(1) => \cnt_stream_out_reg_n_0_[14]\,
      S(0) => \cnt_stream_out_reg_n_0_[13]\
    );
\cnt_stream_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => cnt_stream_out_1,
      D => cnt_stream_out(17),
      Q => \cnt_stream_out_reg_n_0_[17]\,
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\cnt_stream_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => cnt_stream_out_1,
      D => cnt_stream_out(18),
      Q => \cnt_stream_out_reg_n_0_[18]\,
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\cnt_stream_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => cnt_stream_out_1,
      D => cnt_stream_out(19),
      Q => \cnt_stream_out_reg_n_0_[19]\,
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\cnt_stream_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => cnt_stream_out_1,
      D => cnt_stream_out(1),
      Q => \^q\(1),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\cnt_stream_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => cnt_stream_out_1,
      D => cnt_stream_out(20),
      Q => \cnt_stream_out_reg_n_0_[20]\,
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\cnt_stream_out_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_stream_out_reg[16]_i_2_n_0\,
      CO(3) => \cnt_stream_out_reg[20]_i_2_n_0\,
      CO(2) => \cnt_stream_out_reg[20]_i_2_n_1\,
      CO(1) => \cnt_stream_out_reg[20]_i_2_n_2\,
      CO(0) => \cnt_stream_out_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in13(20 downto 17),
      S(3) => \cnt_stream_out_reg_n_0_[20]\,
      S(2) => \cnt_stream_out_reg_n_0_[19]\,
      S(1) => \cnt_stream_out_reg_n_0_[18]\,
      S(0) => \cnt_stream_out_reg_n_0_[17]\
    );
\cnt_stream_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => cnt_stream_out_1,
      D => cnt_stream_out(21),
      Q => \cnt_stream_out_reg_n_0_[21]\,
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\cnt_stream_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => cnt_stream_out_1,
      D => cnt_stream_out(22),
      Q => \cnt_stream_out_reg_n_0_[22]\,
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\cnt_stream_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => cnt_stream_out_1,
      D => cnt_stream_out(23),
      Q => \cnt_stream_out_reg_n_0_[23]\,
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\cnt_stream_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => cnt_stream_out_1,
      D => cnt_stream_out(24),
      Q => \cnt_stream_out_reg_n_0_[24]\,
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\cnt_stream_out_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_stream_out_reg[20]_i_2_n_0\,
      CO(3) => \cnt_stream_out_reg[24]_i_2_n_0\,
      CO(2) => \cnt_stream_out_reg[24]_i_2_n_1\,
      CO(1) => \cnt_stream_out_reg[24]_i_2_n_2\,
      CO(0) => \cnt_stream_out_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in13(24 downto 21),
      S(3) => \cnt_stream_out_reg_n_0_[24]\,
      S(2) => \cnt_stream_out_reg_n_0_[23]\,
      S(1) => \cnt_stream_out_reg_n_0_[22]\,
      S(0) => \cnt_stream_out_reg_n_0_[21]\
    );
\cnt_stream_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => cnt_stream_out_1,
      D => cnt_stream_out(25),
      Q => \cnt_stream_out_reg_n_0_[25]\,
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\cnt_stream_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => cnt_stream_out_1,
      D => cnt_stream_out(26),
      Q => \cnt_stream_out_reg_n_0_[26]\,
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\cnt_stream_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => cnt_stream_out_1,
      D => cnt_stream_out(27),
      Q => \cnt_stream_out_reg_n_0_[27]\,
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\cnt_stream_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => cnt_stream_out_1,
      D => cnt_stream_out(28),
      Q => \cnt_stream_out_reg_n_0_[28]\,
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\cnt_stream_out_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_stream_out_reg[24]_i_2_n_0\,
      CO(3) => \cnt_stream_out_reg[28]_i_2_n_0\,
      CO(2) => \cnt_stream_out_reg[28]_i_2_n_1\,
      CO(1) => \cnt_stream_out_reg[28]_i_2_n_2\,
      CO(0) => \cnt_stream_out_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in13(28 downto 25),
      S(3) => \cnt_stream_out_reg_n_0_[28]\,
      S(2) => \cnt_stream_out_reg_n_0_[27]\,
      S(1) => \cnt_stream_out_reg_n_0_[26]\,
      S(0) => \cnt_stream_out_reg_n_0_[25]\
    );
\cnt_stream_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => cnt_stream_out_1,
      D => cnt_stream_out(29),
      Q => \cnt_stream_out_reg_n_0_[29]\,
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\cnt_stream_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => cnt_stream_out_1,
      D => cnt_stream_out(2),
      Q => \^q\(2),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\cnt_stream_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => cnt_stream_out_1,
      D => cnt_stream_out(30),
      Q => \cnt_stream_out_reg_n_0_[30]\,
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\cnt_stream_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => cnt_stream_out_1,
      D => cnt_stream_out(31),
      Q => \cnt_stream_out_reg_n_0_[31]\,
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\cnt_stream_out_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_stream_out_reg[28]_i_2_n_0\,
      CO(3 downto 2) => \NLW_cnt_stream_out_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \cnt_stream_out_reg[31]_i_2_n_2\,
      CO(0) => \cnt_stream_out_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_cnt_stream_out_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => in13(31 downto 29),
      S(3) => '0',
      S(2) => \cnt_stream_out_reg_n_0_[31]\,
      S(1) => \cnt_stream_out_reg_n_0_[30]\,
      S(0) => \cnt_stream_out_reg_n_0_[29]\
    );
\cnt_stream_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => cnt_stream_out_1,
      D => cnt_stream_out(3),
      Q => \^q\(3),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\cnt_stream_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => cnt_stream_out_1,
      D => cnt_stream_out(4),
      Q => \^q\(4),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\cnt_stream_out_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cnt_stream_out_reg[4]_i_2_n_0\,
      CO(2) => \cnt_stream_out_reg[4]_i_2_n_1\,
      CO(1) => \cnt_stream_out_reg[4]_i_2_n_2\,
      CO(0) => \cnt_stream_out_reg[4]_i_2_n_3\,
      CYINIT => \^q\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in13(4 downto 1),
      S(3 downto 0) => \^q\(4 downto 1)
    );
\cnt_stream_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => cnt_stream_out_1,
      D => cnt_stream_out(5),
      Q => \^q\(5),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\cnt_stream_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => cnt_stream_out_1,
      D => cnt_stream_out(6),
      Q => \^q\(6),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\cnt_stream_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => cnt_stream_out_1,
      D => cnt_stream_out(7),
      Q => \^q\(7),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\cnt_stream_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => cnt_stream_out_1,
      D => cnt_stream_out(8),
      Q => \^q\(8),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\cnt_stream_out_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_stream_out_reg[4]_i_2_n_0\,
      CO(3) => \cnt_stream_out_reg[8]_i_2_n_0\,
      CO(2) => \cnt_stream_out_reg[8]_i_2_n_1\,
      CO(1) => \cnt_stream_out_reg[8]_i_2_n_2\,
      CO(0) => \cnt_stream_out_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in13(8 downto 5),
      S(3 downto 0) => \^q\(8 downto 5)
    );
\cnt_stream_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => cnt_stream_out_1,
      D => cnt_stream_out(9),
      Q => \^q\(9),
      R => \cnt_stream_out[9]_i_1_n_0\
    );
\cnt_stream_out_reg[9]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_stream_out_reg[8]_i_2_n_0\,
      CO(3) => \cnt_stream_out_reg[9]_i_5_n_0\,
      CO(2) => \cnt_stream_out_reg[9]_i_5_n_1\,
      CO(1) => \cnt_stream_out_reg[9]_i_5_n_2\,
      CO(0) => \cnt_stream_out_reg[9]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in13(12 downto 9),
      S(3) => \cnt_stream_out_reg_n_0_[12]\,
      S(2) => \cnt_stream_out_reg_n_0_[11]\,
      S(1) => \cnt_stream_out_reg_n_0_[10]\,
      S(0) => \^q\(9)
    );
mst_exec_state1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => mst_exec_state1_carry_n_0,
      CO(2) => mst_exec_state1_carry_n_1,
      CO(1) => mst_exec_state1_carry_n_2,
      CO(0) => mst_exec_state1_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => mst_exec_state1_carry_i_1_n_0,
      DI(0) => mst_exec_state1_carry_i_2_n_0,
      O(3 downto 0) => NLW_mst_exec_state1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => mst_exec_state1_carry_i_3_n_0,
      S(2) => mst_exec_state1_carry_i_4_n_0,
      S(1) => mst_exec_state1_carry_i_5_n_0,
      S(0) => mst_exec_state1_carry_i_6_n_0
    );
\mst_exec_state1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => mst_exec_state1_carry_n_0,
      CO(3) => \mst_exec_state1_carry__0_n_0\,
      CO(2) => \mst_exec_state1_carry__0_n_1\,
      CO(1) => \mst_exec_state1_carry__0_n_2\,
      CO(0) => \mst_exec_state1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mst_exec_state1_carry__0_i_1_n_0\,
      O(3 downto 0) => \NLW_mst_exec_state1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \mst_exec_state1_carry__0_i_2_n_0\,
      S(2) => \mst_exec_state1_carry__0_i_3_n_0\,
      S(1) => \mst_exec_state1_carry__0_i_4_n_0\,
      S(0) => \mst_exec_state1_carry__0_i_5_n_0\
    );
\mst_exec_state1_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      O => \mst_exec_state1_carry__0_i_1_n_0\
    );
\mst_exec_state1_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cnt_stream_out_reg_n_0_[14]\,
      I1 => \cnt_stream_out_reg_n_0_[15]\,
      O => \mst_exec_state1_carry__0_i_2_n_0\
    );
\mst_exec_state1_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cnt_stream_out_reg_n_0_[12]\,
      I1 => \cnt_stream_out_reg_n_0_[13]\,
      O => \mst_exec_state1_carry__0_i_3_n_0\
    );
\mst_exec_state1_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cnt_stream_out_reg_n_0_[10]\,
      I1 => \cnt_stream_out_reg_n_0_[11]\,
      O => \mst_exec_state1_carry__0_i_4_n_0\
    );
\mst_exec_state1_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      O => \mst_exec_state1_carry__0_i_5_n_0\
    );
\mst_exec_state1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mst_exec_state1_carry__0_n_0\,
      CO(3) => \mst_exec_state1_carry__1_n_0\,
      CO(2) => \mst_exec_state1_carry__1_n_1\,
      CO(1) => \mst_exec_state1_carry__1_n_2\,
      CO(0) => \mst_exec_state1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_mst_exec_state1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \mst_exec_state1_carry__1_i_1_n_0\,
      S(2) => \mst_exec_state1_carry__1_i_2_n_0\,
      S(1) => \mst_exec_state1_carry__1_i_3_n_0\,
      S(0) => \mst_exec_state1_carry__1_i_4_n_0\
    );
\mst_exec_state1_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cnt_stream_out_reg_n_0_[22]\,
      I1 => \cnt_stream_out_reg_n_0_[23]\,
      O => \mst_exec_state1_carry__1_i_1_n_0\
    );
\mst_exec_state1_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cnt_stream_out_reg_n_0_[20]\,
      I1 => \cnt_stream_out_reg_n_0_[21]\,
      O => \mst_exec_state1_carry__1_i_2_n_0\
    );
\mst_exec_state1_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cnt_stream_out_reg_n_0_[18]\,
      I1 => \cnt_stream_out_reg_n_0_[19]\,
      O => \mst_exec_state1_carry__1_i_3_n_0\
    );
\mst_exec_state1_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cnt_stream_out_reg_n_0_[16]\,
      I1 => \cnt_stream_out_reg_n_0_[17]\,
      O => \mst_exec_state1_carry__1_i_4_n_0\
    );
\mst_exec_state1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mst_exec_state1_carry__1_n_0\,
      CO(3) => mst_exec_state1,
      CO(2) => \mst_exec_state1_carry__2_n_1\,
      CO(1) => \mst_exec_state1_carry__2_n_2\,
      CO(0) => \mst_exec_state1_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \cnt_stream_out_reg_n_0_[31]\,
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_mst_exec_state1_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \mst_exec_state1_carry__2_i_1_n_0\,
      S(2) => \mst_exec_state1_carry__2_i_2_n_0\,
      S(1) => \mst_exec_state1_carry__2_i_3_n_0\,
      S(0) => \mst_exec_state1_carry__2_i_4_n_0\
    );
\mst_exec_state1_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cnt_stream_out_reg_n_0_[30]\,
      I1 => \cnt_stream_out_reg_n_0_[31]\,
      O => \mst_exec_state1_carry__2_i_1_n_0\
    );
\mst_exec_state1_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cnt_stream_out_reg_n_0_[28]\,
      I1 => \cnt_stream_out_reg_n_0_[29]\,
      O => \mst_exec_state1_carry__2_i_2_n_0\
    );
\mst_exec_state1_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cnt_stream_out_reg_n_0_[26]\,
      I1 => \cnt_stream_out_reg_n_0_[27]\,
      O => \mst_exec_state1_carry__2_i_3_n_0\
    );
\mst_exec_state1_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cnt_stream_out_reg_n_0_[24]\,
      I1 => \cnt_stream_out_reg_n_0_[25]\,
      O => \mst_exec_state1_carry__2_i_4_n_0\
    );
mst_exec_state1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => mst_exec_state1_carry_i_1_n_0
    );
mst_exec_state1_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => mst_exec_state1_carry_i_2_n_0
    );
mst_exec_state1_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => mst_exec_state1_carry_i_3_n_0
    );
mst_exec_state1_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => mst_exec_state1_carry_i_4_n_0
    );
mst_exec_state1_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => mst_exec_state1_carry_i_5_n_0
    );
mst_exec_state1_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => mst_exec_state1_carry_i_6_n_0
    );
\tx_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040C080"
    )
        port map (
      I0 => mst_exec_state(0),
      I1 => mst_exec_state1,
      I2 => M_AXIS_TREADY,
      I3 => mst_exec_state(1),
      I4 => mst_exec_state(2),
      O => tx_en
    );
\tx_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => tx_en,
      Q => p_0_in(1),
      R => '0'
    );
\tx_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => p_0_in(1),
      Q => \tx_state_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_zynq_TARGETC_axi_int_0_2 is
  port (
    SW_nRST : in STD_LOGIC;
    TestStream : in STD_LOGIC;
    FIFOvalid : in STD_LOGIC;
    FIFOdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    StreamReady : out STD_LOGIC;
    Cnt_AXIS_DATA : out STD_LOGIC_VECTOR ( 9 downto 0 );
    CNT_CLR : in STD_LOGIC;
    TID : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXIS_ACLK : in STD_LOGIC;
    M_AXIS_ARESETN : in STD_LOGIC;
    M_AXIS_TVALID : out STD_LOGIC;
    M_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXIS_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXIS_TDEST : out STD_LOGIC_VECTOR ( 9 downto 0 );
    M_AXIS_TLAST : out STD_LOGIC;
    M_AXIS_TID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXIS_TREADY : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of base_zynq_TARGETC_axi_int_0_2 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of base_zynq_TARGETC_axi_int_0_2 : entity is "base_zynq_TARGETC_axi_int_0_1,axistream,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of base_zynq_TARGETC_axi_int_0_2 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of base_zynq_TARGETC_axi_int_0_2 : entity is "axistream,Vivado 2020.1";
end base_zynq_TARGETC_axi_int_0_2;

architecture STRUCTURE of base_zynq_TARGETC_axi_int_0_2 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^tid\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute x_interface_info : string;
  attribute x_interface_info of M_AXIS_ACLK : signal is "xilinx.com:signal:clock:1.0 M_AXIS_ACLK CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of M_AXIS_ACLK : signal is "XIL_INTERFACENAME M_AXIS_ACLK, ASSOCIATED_RESET M_AXIS_ARESETN, ASSOCIATED_BUSIF M00_AXIS, FREQ_HZ 125000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN base_zynq_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute x_interface_info of M_AXIS_ARESETN : signal is "xilinx.com:signal:reset:1.0 M_AXIS_ARESETN RST";
  attribute x_interface_parameter of M_AXIS_ARESETN : signal is "XIL_INTERFACENAME M_AXIS_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of M_AXIS_TLAST : signal is "xilinx.com:interface:axis:1.0 M00_AXIS TLAST";
  attribute x_interface_info of M_AXIS_TREADY : signal is "xilinx.com:interface:axis:1.0 M00_AXIS TREADY";
  attribute x_interface_info of M_AXIS_TVALID : signal is "xilinx.com:interface:axis:1.0 M00_AXIS TVALID";
  attribute x_interface_parameter of M_AXIS_TVALID : signal is "XIL_INTERFACENAME M00_AXIS, WIZ_DATA_WIDTH 32, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 2, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 125000000, PHASE 0.000, CLK_DOMAIN base_zynq_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of M_AXIS_TDATA : signal is "xilinx.com:interface:axis:1.0 M00_AXIS TDATA";
  attribute x_interface_info of M_AXIS_TID : signal is "xilinx.com:interface:axis:1.0 M00_AXIS TID";
  attribute x_interface_info of M_AXIS_TSTRB : signal is "xilinx.com:interface:axis:1.0 M00_AXIS TSTRB";
begin
  M_AXIS_TDEST(9) <= \<const0>\;
  M_AXIS_TDEST(8) <= \<const0>\;
  M_AXIS_TDEST(7) <= \<const0>\;
  M_AXIS_TDEST(6) <= \<const0>\;
  M_AXIS_TDEST(5) <= \<const0>\;
  M_AXIS_TDEST(4) <= \<const0>\;
  M_AXIS_TDEST(3) <= \<const0>\;
  M_AXIS_TDEST(2) <= \<const0>\;
  M_AXIS_TDEST(1) <= \<const0>\;
  M_AXIS_TDEST(0) <= \<const0>\;
  M_AXIS_TID(1 downto 0) <= \^tid\(1 downto 0);
  M_AXIS_TSTRB(3) <= \<const1>\;
  M_AXIS_TSTRB(2) <= \<const1>\;
  M_AXIS_TSTRB(1) <= \<const1>\;
  M_AXIS_TSTRB(0) <= \<const1>\;
  \^tid\(1 downto 0) <= TID(1 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.base_zynq_TARGETC_axi_int_0_2_axistream
     port map (
      CNT_CLR => CNT_CLR,
      FIFOdata(31 downto 0) => FIFOdata(31 downto 0),
      FIFOvalid => FIFOvalid,
      M_AXIS_ACLK => M_AXIS_ACLK,
      M_AXIS_ARESETN => M_AXIS_ARESETN,
      M_AXIS_TDATA(31 downto 0) => M_AXIS_TDATA(31 downto 0),
      M_AXIS_TLAST => M_AXIS_TLAST,
      M_AXIS_TREADY => M_AXIS_TREADY,
      M_AXIS_TVALID => M_AXIS_TVALID,
      Q(9 downto 0) => Cnt_AXIS_DATA(9 downto 0),
      SW_nRST => SW_nRST,
      StreamReady => StreamReady,
      TestStream => TestStream
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
