Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Tue Sep 19 23:29:30 2023
| Host             : DESKTOP-FFCQFA0 running 64-bit major release  (build 9200)
| Command          : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
| Design           : main
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.080        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 3.000        |
| Device Static (W)        | 0.081        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 69.6         |
| Junction Temperature (C) | 40.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     1.062 |      408 |       --- |             --- |
|   LUT as Logic           |     0.807 |      115 |     20800 |            0.55 |
|   LUT as Distributed RAM |     0.162 |       24 |      9600 |            0.25 |
|   CARRY4                 |     0.041 |       10 |      8150 |            0.12 |
|   Register               |     0.040 |      165 |     41600 |            0.40 |
|   BUFG                   |     0.012 |        2 |        32 |            6.25 |
|   Others                 |     0.000 |       26 |       --- |             --- |
| Signals                  |     1.288 |      320 |       --- |             --- |
| Block RAM                |     0.065 |        1 |        50 |            2.00 |
| I/O                      |     0.585 |       36 |       106 |           33.96 |
| Static Power             |     0.081 |          |           |                 |
| Total                    |     3.080 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     2.463 |       2.446 |      0.017 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.033 |       0.020 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.156 |       0.155 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.005 |       0.005 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------+-----------+
| Name                                                    | Power (W) |
+---------------------------------------------------------+-----------+
| main                                                    |     3.000 |
|   Display1                                              |     0.004 |
|   Energy_Modules                                        |     0.009 |
|   processor                                             |     1.851 |
|     address_loop[0].output_data.pc_vector_mux_lut       |     0.009 |
|     address_loop[10].output_data.pc_vector_mux_lut      |     0.009 |
|     address_loop[2].output_data.pc_vector_mux_lut       |     0.008 |
|     address_loop[4].output_data.pc_vector_mux_lut       |     0.008 |
|     address_loop[6].output_data.pc_vector_mux_lut       |     0.008 |
|     address_loop[8].output_data.pc_vector_mux_lut       |     0.008 |
|     alu_decode0_lut                                     |     0.013 |
|     alu_decode1_lut                                     |     0.008 |
|     alu_decode2_lut                                     |     0.012 |
|     carry_flag_lut                                      |     0.012 |
|     data_path_loop[0].arith_logical_lut                 |     0.016 |
|     data_path_loop[0].lsb_shift_rotate.shift_rotate_lut |     0.025 |
|     data_path_loop[0].output_data.sy_kk_mux_lut         |     0.052 |
|     data_path_loop[0].second_operand.out_port_lut       |     0.055 |
|     data_path_loop[0].small_spm.small_spm_ram.spm_ram   |     0.028 |
|     data_path_loop[1].arith_logical_lut                 |     0.016 |
|     data_path_loop[2].arith_logical_lut                 |     0.016 |
|     data_path_loop[2].mid_shift_rotate.shift_rotate_lut |     0.025 |
|     data_path_loop[2].output_data.sy_kk_mux_lut         |     0.047 |
|     data_path_loop[2].second_operand.out_port_lut       |     0.054 |
|     data_path_loop[3].arith_logical_lut                 |     0.016 |
|     data_path_loop[4].arith_logical_lut                 |     0.016 |
|     data_path_loop[4].mid_shift_rotate.shift_rotate_lut |     0.026 |
|     data_path_loop[4].output_data.sy_kk_mux_lut         |     0.048 |
|     data_path_loop[4].second_operand.out_port_lut       |     0.054 |
|     data_path_loop[4].small_spm.small_spm_ram.spm_ram   |     0.028 |
|     data_path_loop[5].arith_logical_lut                 |     0.016 |
|     data_path_loop[6].arith_logical_lut                 |     0.016 |
|     data_path_loop[6].msb_shift_rotate.shift_rotate_lut |     0.024 |
|     data_path_loop[6].output_data.sy_kk_mux_lut         |     0.024 |
|     data_path_loop[6].second_operand.out_port_lut       |     0.050 |
|     data_path_loop[7].arith_logical_lut                 |     0.016 |
|     lower_reg_banks                                     |     0.168 |
|     move_type_lut                                       |     0.009 |
|     pc_mode1_lut                                        |     0.017 |
|     push_pop_lut                                        |     0.007 |
|     register_enable_lut                                 |     0.006 |
|     register_enable_type_lut                            |     0.009 |
|     reset_lut                                           |     0.010 |
|     stack_ram_high                                      |     0.008 |
|     stack_ram_low                                       |     0.008 |
|     t_state_lut                                         |     0.010 |
|     upper_reg_banks                                     |     0.154 |
|     use_zero_flag_lut                                   |     0.007 |
|   program_rom                                           |     0.475 |
|     instantiate_loader.jtag_loader_6_inst               |     0.244 |
+---------------------------------------------------------+-----------+


