

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_21_1'
================================================================
* Date:           Sun Sep 15 02:59:39 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_iris
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.691 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_1  |        2|        2|         1|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     59|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      0|     13|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     45|    -|
|Register         |        -|   -|     20|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     20|    117|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------------+---------+----+---+----+-----+
    |      Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------------+---------+----+---+----+-----+
    |mux_3_2_16_1_1_U57  |mux_3_2_16_1_1  |        0|   0|  0|  13|    0|
    +--------------------+----------------+---------+----+---+----+-----+
    |Total               |                |        0|   0|  0|  13|    0|
    +--------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln21_fu_117_p2   |         +|   0|  0|  10|           2|           1|
    |icmp_ln21_fu_82_p2   |      icmp|   0|  0|  10|           2|           2|
    |icmp_ln23_fu_103_p2  |      icmp|   0|  0|  23|          16|          16|
    |max_val_1_fu_109_p3  |    select|   0|  0|  16|           1|          16|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  59|          21|          35|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_done_int                      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i               |   9|          2|    2|          4|
    |ap_sig_allocacmp_max_val_load_1  |   9|          2|   16|         32|
    |i_3_fu_40                        |   9|          2|    2|          4|
    |max_val_fu_36                    |   9|          2|   16|         32|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  45|         10|   37|         74|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------+----+----+-----+-----------+
    |      Name     | FF | LUT| Bits| Const Bits|
    +---------------+----+----+-----+-----------+
    |ap_CS_fsm      |   1|   0|    1|          0|
    |ap_done_reg    |   1|   0|    1|          0|
    |i_3_fu_40      |   2|   0|    2|          0|
    |max_val_fu_36  |  16|   0|   16|          0|
    +---------------+----+----+-----+-----------+
    |Total          |  20|   0|   20|          0|
    +---------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_21_1|  return value|
|p_0_0_0114_i1          |   in|   16|     ap_none|                            p_0_0_0114_i1|        scalar|
|conv_i_i_le10_lcssa17  |   in|   16|     ap_none|                    conv_i_i_le10_lcssa17|        scalar|
|conv_i_i_le12_lcssa19  |   in|   16|     ap_none|                    conv_i_i_le12_lcssa19|        scalar|
|max_val_out            |  out|   16|      ap_vld|                              max_val_out|       pointer|
|max_val_out_ap_vld     |  out|    1|      ap_vld|                              max_val_out|       pointer|
+-----------------------+-----+-----+------------+-----------------------------------------+--------------+

