{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 22 16:04:09 2024 " "Info: Processing started: Fri Nov 22 16:04:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ram_mem -c ram_mem " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ram_mem -c ram_mem" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ram_mem.vhd 2 1 " "Warning: Using design file ram_mem.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_mem-ram_mem " "Info: Found design unit 1: ram_mem-ram_mem" {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ram_mem " "Info: Found entity 1: ram_mem" {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ram_mem " "Info: Elaborating entity \"ram_mem\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "4 " "Info: Found 4 instances of uninferred RAM logic" { { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "mem0 " "Info: RAM logic \"mem0\" is uninferred due to asynchronous read logic" {  } { { "ram_mem.vhd" "mem0" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 25 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1} { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "mem1 " "Info: RAM logic \"mem1\" is uninferred due to asynchronous read logic" {  } { { "ram_mem.vhd" "mem1" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 26 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1} { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "mem2 " "Info: RAM logic \"mem2\" is uninferred due to asynchronous read logic" {  } { { "ram_mem.vhd" "mem2" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 27 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1} { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "mem_com " "Info: RAM logic \"mem_com\" is uninferred due to asynchronous read logic" {  } { { "ram_mem.vhd" "mem_com" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 28 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nrst " "Warning (15610): No output dependent on input pin \"nrst\"" {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3746 " "Info: Implemented 3746 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Info: Implemented 21 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3717 " "Info: Implemented 3717 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 22 16:04:15 2024 " "Info: Processing ended: Fri Nov 22 16:04:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 22 16:04:16 2024 " "Info: Processing started: Fri Nov 22 16:04:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ram_mem -c ram_mem " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ram_mem -c ram_mem" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "ram_mem EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"ram_mem\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/" 0 { } { { 0 { 0 ""} 0 3778 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/" 0 { } { { 0 { 0 ""} 0 3779 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/" 0 { } { { 0 { 0 ""} 0 3780 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "29 29 " "Critical Warning: No exact pin location assignment(s) for 29 pins of 29 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dbus_out\[0\] " "Info: Pin dbus_out\[0\] not assigned to an exact location on the device" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" { dbus_out[0] } } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 70 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/" 0 { } { { 0 { 0 ""} 0 8 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dbus_out\[1\] " "Info: Pin dbus_out\[1\] not assigned to an exact location on the device" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" { dbus_out[1] } } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 70 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/" 0 { } { { 0 { 0 ""} 0 6 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dbus_out\[2\] " "Info: Pin dbus_out\[2\] not assigned to an exact location on the device" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" { dbus_out[2] } } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 70 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/" 0 { } { { 0 { 0 ""} 0 21 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dbus_out\[3\] " "Info: Pin dbus_out\[3\] not assigned to an exact location on the device" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" { dbus_out[3] } } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 70 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/" 0 { } { { 0 { 0 ""} 0 19 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dbus_out\[4\] " "Info: Pin dbus_out\[4\] not assigned to an exact location on the device" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" { dbus_out[4] } } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 70 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/" 0 { } { { 0 { 0 ""} 0 17 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dbus_out\[5\] " "Info: Pin dbus_out\[5\] not assigned to an exact location on the device" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" { dbus_out[5] } } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 70 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/" 0 { } { { 0 { 0 ""} 0 15 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dbus_out\[6\] " "Info: Pin dbus_out\[6\] not assigned to an exact location on the device" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" { dbus_out[6] } } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 70 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/" 0 { } { { 0 { 0 ""} 0 13 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dbus_out\[7\] " "Info: Pin dbus_out\[7\] not assigned to an exact location on the device" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" { dbus_out[7] } } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 70 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/" 0 { } { { 0 { 0 ""} 0 11 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nrst " "Info: Pin nrst not assigned to an exact location on the device" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" { nrst } } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 9 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nrst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/" 0 { } { { 0 { 0 ""} 0 62 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "abus_in\[1\] " "Info: Pin abus_in\[1\] not assigned to an exact location on the device" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" { abus_in[1] } } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 11 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/" 0 { } { { 0 { 0 ""} 0 31 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "abus_in\[0\] " "Info: Pin abus_in\[0\] not assigned to an exact location on the device" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" { abus_in[0] } } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 11 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/" 0 { } { { 0 { 0 ""} 0 30 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "abus_in\[3\] " "Info: Pin abus_in\[3\] not assigned to an exact location on the device" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" { abus_in[3] } } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 11 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/" 0 { } { { 0 { 0 ""} 0 33 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "abus_in\[2\] " "Info: Pin abus_in\[2\] not assigned to an exact location on the device" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" { abus_in[2] } } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 11 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/" 0 { } { { 0 { 0 ""} 0 32 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "abus_in\[5\] " "Info: Pin abus_in\[5\] not assigned to an exact location on the device" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" { abus_in[5] } } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 11 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/" 0 { } { { 0 { 0 ""} 0 35 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "abus_in\[6\] " "Info: Pin abus_in\[6\] not assigned to an exact location on the device" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" { abus_in[6] } } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 11 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/" 0 { } { { 0 { 0 ""} 0 36 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "abus_in\[4\] " "Info: Pin abus_in\[4\] not assigned to an exact location on the device" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" { abus_in[4] } } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 11 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/" 0 { } { { 0 { 0 ""} 0 34 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "abus_in\[7\] " "Info: Pin abus_in\[7\] not assigned to an exact location on the device" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" { abus_in[7] } } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 11 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/" 0 { } { { 0 { 0 ""} 0 37 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "abus_in\[8\] " "Info: Pin abus_in\[8\] not assigned to an exact location on the device" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" { abus_in[8] } } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 11 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/" 0 { } { { 0 { 0 ""} 0 38 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_in " "Info: Pin clk_in not assigned to an exact location on the device" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" { clk_in } } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 10 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/" 0 { } { { 0 { 0 ""} 0 63 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_en " "Info: Pin rd_en not assigned to an exact location on the device" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" { rd_en } } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 14 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/" 0 { } { { 0 { 0 ""} 0 65 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dbus_in\[0\] " "Info: Pin dbus_in\[0\] not assigned to an exact location on the device" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" { dbus_in[0] } } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 12 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/" 0 { } { { 0 { 0 ""} 0 39 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr_en " "Info: Pin wr_en not assigned to an exact location on the device" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" { wr_en } } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 13 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/" 0 { } { { 0 { 0 ""} 0 64 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dbus_in\[1\] " "Info: Pin dbus_in\[1\] not assigned to an exact location on the device" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" { dbus_in[1] } } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 12 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/" 0 { } { { 0 { 0 ""} 0 40 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dbus_in\[2\] " "Info: Pin dbus_in\[2\] not assigned to an exact location on the device" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" { dbus_in[2] } } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 12 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/" 0 { } { { 0 { 0 ""} 0 41 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dbus_in\[3\] " "Info: Pin dbus_in\[3\] not assigned to an exact location on the device" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" { dbus_in[3] } } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 12 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/" 0 { } { { 0 { 0 ""} 0 42 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dbus_in\[4\] " "Info: Pin dbus_in\[4\] not assigned to an exact location on the device" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" { dbus_in[4] } } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 12 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/" 0 { } { { 0 { 0 ""} 0 43 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dbus_in\[5\] " "Info: Pin dbus_in\[5\] not assigned to an exact location on the device" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" { dbus_in[5] } } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 12 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/" 0 { } { { 0 { 0 ""} 0 44 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dbus_in\[6\] " "Info: Pin dbus_in\[6\] not assigned to an exact location on the device" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" { dbus_in[6] } } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 12 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/" 0 { } { { 0 { 0 ""} 0 45 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dbus_in\[7\] " "Info: Pin dbus_in\[7\] not assigned to an exact location on the device" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" { dbus_in[7] } } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 12 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/" 0 { } { { 0 { 0 ""} 0 46 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_in (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clk_in (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/pin_planner.ppl" { clk_in } } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 10 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/" 0 { } { { 0 { 0 ""} 0 63 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "28 unused 3.3V 20 8 0 " "Info: Number of I/O pins in group: 28 (unused VREF, 3.3V VCCIO, 20 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "8.457 ns register register " "Info: Estimated most critical path is register to register delay of 8.457 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mem2~35 1 REG LAB_X37_Y25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X37_Y25; Fanout = 1; REG Node = 'mem2~35'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem2~35 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.261 ns) + CELL(0.419 ns) 1.680 ns mem2~847 2 COMB LAB_X29_Y21 1 " "Info: 2: + IC(1.261 ns) + CELL(0.419 ns) = 1.680 ns; Loc. = LAB_X29_Y21; Fanout = 1; COMB Node = 'mem2~847'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { mem2~35 mem2~847 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.271 ns) 2.432 ns mem2~848 3 COMB LAB_X28_Y21 1 " "Info: 3: + IC(0.481 ns) + CELL(0.271 ns) = 2.432 ns; Loc. = LAB_X28_Y21; Fanout = 1; COMB Node = 'mem2~848'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { mem2~847 mem2~848 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.379 ns) + CELL(0.419 ns) 4.230 ns mem2~851 4 COMB LAB_X38_Y22 1 " "Info: 4: + IC(1.379 ns) + CELL(0.419 ns) = 4.230 ns; Loc. = LAB_X38_Y22; Fanout = 1; COMB Node = 'mem2~851'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.798 ns" { mem2~848 mem2~851 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 4.791 ns mem2~854 5 COMB LAB_X38_Y22 1 " "Info: 5: + IC(0.290 ns) + CELL(0.271 ns) = 4.791 ns; Loc. = LAB_X38_Y22; Fanout = 1; COMB Node = 'mem2~854'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { mem2~851 mem2~854 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 5.356 ns mem2~855 6 COMB LAB_X38_Y22 1 " "Info: 6: + IC(0.415 ns) + CELL(0.150 ns) = 5.356 ns; Loc. = LAB_X38_Y22; Fanout = 1; COMB Node = 'mem2~855'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { mem2~854 mem2~855 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 5.917 ns mem2~866 7 COMB LAB_X38_Y22 1 " "Info: 7: + IC(0.290 ns) + CELL(0.271 ns) = 5.917 ns; Loc. = LAB_X38_Y22; Fanout = 1; COMB Node = 'mem2~866'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { mem2~855 mem2~866 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 6.482 ns mem2~867 8 COMB LAB_X38_Y22 1 " "Info: 8: + IC(0.415 ns) + CELL(0.150 ns) = 6.482 ns; Loc. = LAB_X38_Y22; Fanout = 1; COMB Node = 'mem2~867'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { mem2~866 mem2~867 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 7.047 ns Selector87~0 9 COMB LAB_X38_Y22 1 " "Info: 9: + IC(0.415 ns) + CELL(0.150 ns) = 7.047 ns; Loc. = LAB_X38_Y22; Fanout = 1; COMB Node = 'Selector87~0'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { mem2~867 Selector87~0 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.055 ns) + CELL(0.271 ns) 8.373 ns Selector87~1 10 COMB LAB_X34_Y19 1 " "Info: 10: + IC(1.055 ns) + CELL(0.271 ns) = 8.373 ns; Loc. = LAB_X34_Y19; Fanout = 1; COMB Node = 'Selector87~1'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { Selector87~0 Selector87~1 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.457 ns dbus_out\[3\]~reg0 11 REG LAB_X34_Y19 1 " "Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 8.457 ns; Loc. = LAB_X34_Y19; Fanout = 1; REG Node = 'dbus_out\[3\]~reg0'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector87~1 dbus_out[3]~reg0 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 70 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.456 ns ( 29.04 % ) " "Info: Total cell delay = 2.456 ns ( 29.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.001 ns ( 70.96 % ) " "Info: Total interconnect delay = 6.001 ns ( 70.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.457 ns" { mem2~35 mem2~847 mem2~848 mem2~851 mem2~854 mem2~855 mem2~866 mem2~867 Selector87~0 Selector87~1 dbus_out[3]~reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info: Average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X22_Y12 X32_Y23 " "Info: Peak interconnect usage is 24% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning: Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbus_out\[0\] 0 " "Info: Pin \"dbus_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbus_out\[1\] 0 " "Info: Pin \"dbus_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbus_out\[2\] 0 " "Info: Pin \"dbus_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbus_out\[3\] 0 " "Info: Pin \"dbus_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbus_out\[4\] 0 " "Info: Pin \"dbus_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbus_out\[5\] 0 " "Info: Pin \"dbus_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbus_out\[6\] 0 " "Info: Pin \"dbus_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dbus_out\[7\] 0 " "Info: Pin \"dbus_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "210 " "Info: Peak virtual memory: 210 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 22 16:04:32 2024 " "Info: Processing ended: Fri Nov 22 16:04:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 22 16:04:33 2024 " "Info: Processing started: Fri Nov 22 16:04:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ram_mem -c ram_mem " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off ram_mem -c ram_mem" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 22 16:04:35 2024 " "Info: Processing ended: Fri Nov 22 16:04:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 22 16:04:36 2024 " "Info: Processing started: Fri Nov 22 16:04:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ram_mem -c ram_mem --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ram_mem -c ram_mem --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 10 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_in register mem0~24 register dbus_out\[0\]~reg0 135.03 MHz 7.406 ns Internal " "Info: Clock \"clk_in\" has Internal fmax of 135.03 MHz between source register \"mem0~24\" and destination register \"dbus_out\[0\]~reg0\" (period= 7.406 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.164 ns + Longest register register " "Info: + Longest register to register delay is 7.164 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mem0~24 1 REG LCFF_X28_Y16_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y16_N1; Fanout = 1; REG Node = 'mem0~24'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem0~24 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.150 ns) 0.644 ns mem0~689 2 COMB LCCOMB_X28_Y17_N10 1 " "Info: 2: + IC(0.494 ns) + CELL(0.150 ns) = 0.644 ns; Loc. = LCCOMB_X28_Y17_N10; Fanout = 1; COMB Node = 'mem0~689'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { mem0~24 mem0~689 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.438 ns) 1.343 ns mem0~690 3 COMB LCCOMB_X28_Y17_N16 1 " "Info: 3: + IC(0.261 ns) + CELL(0.438 ns) = 1.343 ns; Loc. = LCCOMB_X28_Y17_N16; Fanout = 1; COMB Node = 'mem0~690'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.699 ns" { mem0~689 mem0~690 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.275 ns) 2.318 ns mem0~693 4 COMB LCCOMB_X32_Y16_N28 1 " "Info: 4: + IC(0.700 ns) + CELL(0.275 ns) = 2.318 ns; Loc. = LCCOMB_X32_Y16_N28; Fanout = 1; COMB Node = 'mem0~693'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { mem0~690 mem0~693 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.435 ns) + CELL(0.271 ns) 4.024 ns mem0~696 5 COMB LCCOMB_X34_Y21_N28 1 " "Info: 5: + IC(1.435 ns) + CELL(0.271 ns) = 4.024 ns; Loc. = LCCOMB_X34_Y21_N28; Fanout = 1; COMB Node = 'mem0~696'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.706 ns" { mem0~693 mem0~696 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.419 ns) 4.696 ns mem0~697 6 COMB LCCOMB_X34_Y21_N30 1 " "Info: 6: + IC(0.253 ns) + CELL(0.419 ns) = 4.696 ns; Loc. = LCCOMB_X34_Y21_N30; Fanout = 1; COMB Node = 'mem0~697'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { mem0~696 mem0~697 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.419 ns) 5.368 ns mem0~708 7 COMB LCCOMB_X34_Y21_N24 1 " "Info: 7: + IC(0.253 ns) + CELL(0.419 ns) = 5.368 ns; Loc. = LCCOMB_X34_Y21_N24; Fanout = 1; COMB Node = 'mem0~708'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { mem0~697 mem0~708 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.275 ns) 5.897 ns mem0~709 8 COMB LCCOMB_X34_Y21_N2 1 " "Info: 8: + IC(0.254 ns) + CELL(0.275 ns) = 5.897 ns; Loc. = LCCOMB_X34_Y21_N2; Fanout = 1; COMB Node = 'mem0~709'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { mem0~708 mem0~709 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.419 ns) 6.561 ns Selector61~0 9 COMB LCCOMB_X34_Y21_N14 1 " "Info: 9: + IC(0.245 ns) + CELL(0.419 ns) = 6.561 ns; Loc. = LCCOMB_X34_Y21_N14; Fanout = 1; COMB Node = 'Selector61~0'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { mem0~709 Selector61~0 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.271 ns) 7.080 ns Selector61~1 10 COMB LCCOMB_X34_Y21_N16 1 " "Info: 10: + IC(0.248 ns) + CELL(0.271 ns) = 7.080 ns; Loc. = LCCOMB_X34_Y21_N16; Fanout = 1; COMB Node = 'Selector61~1'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.519 ns" { Selector61~0 Selector61~1 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.164 ns dbus_out\[0\]~reg0 11 REG LCFF_X34_Y21_N17 1 " "Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 7.164 ns; Loc. = LCFF_X34_Y21_N17; Fanout = 1; REG Node = 'dbus_out\[0\]~reg0'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector61~1 dbus_out[0]~reg0 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 70 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.021 ns ( 42.17 % ) " "Info: Total cell delay = 3.021 ns ( 42.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.143 ns ( 57.83 % ) " "Info: Total interconnect delay = 4.143 ns ( 57.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.164 ns" { mem0~24 mem0~689 mem0~690 mem0~693 mem0~696 mem0~697 mem0~708 mem0~709 Selector61~0 Selector61~1 dbus_out[0]~reg0 } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.164 ns" { mem0~24 {} mem0~689 {} mem0~690 {} mem0~693 {} mem0~696 {} mem0~697 {} mem0~708 {} mem0~709 {} Selector61~0 {} Selector61~1 {} dbus_out[0]~reg0 {} } { 0.000ns 0.494ns 0.261ns 0.700ns 1.435ns 0.253ns 0.253ns 0.254ns 0.245ns 0.248ns 0.000ns } { 0.000ns 0.150ns 0.438ns 0.275ns 0.271ns 0.419ns 0.419ns 0.275ns 0.419ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.028 ns - Smallest " "Info: - Smallest clock skew is -0.028 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.664 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 2.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 2064 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2064; COMB Node = 'clk_in~clkctrl'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.537 ns) 2.664 ns dbus_out\[0\]~reg0 3 REG LCFF_X34_Y21_N17 1 " "Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.664 ns; Loc. = LCFF_X34_Y21_N17; Fanout = 1; REG Node = 'dbus_out\[0\]~reg0'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { clk_in~clkctrl dbus_out[0]~reg0 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 70 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.66 % ) " "Info: Total cell delay = 1.536 ns ( 57.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.128 ns ( 42.34 % ) " "Info: Total interconnect delay = 1.128 ns ( 42.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { clk_in clk_in~clkctrl dbus_out[0]~reg0 } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} dbus_out[0]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.010ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.692 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 2.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 2064 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2064; COMB Node = 'clk_in~clkctrl'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.537 ns) 2.692 ns mem0~24 3 REG LCFF_X28_Y16_N1 1 " "Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 2.692 ns; Loc. = LCFF_X28_Y16_N1; Fanout = 1; REG Node = 'mem0~24'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { clk_in~clkctrl mem0~24 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.06 % ) " "Info: Total cell delay = 1.536 ns ( 57.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.156 ns ( 42.94 % ) " "Info: Total interconnect delay = 1.156 ns ( 42.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { clk_in clk_in~clkctrl mem0~24 } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem0~24 {} } { 0.000ns 0.000ns 0.118ns 1.038ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { clk_in clk_in~clkctrl dbus_out[0]~reg0 } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} dbus_out[0]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.010ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { clk_in clk_in~clkctrl mem0~24 } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem0~24 {} } { 0.000ns 0.000ns 0.118ns 1.038ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 70 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.164 ns" { mem0~24 mem0~689 mem0~690 mem0~693 mem0~696 mem0~697 mem0~708 mem0~709 Selector61~0 Selector61~1 dbus_out[0]~reg0 } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.164 ns" { mem0~24 {} mem0~689 {} mem0~690 {} mem0~693 {} mem0~696 {} mem0~697 {} mem0~708 {} mem0~709 {} Selector61~0 {} Selector61~1 {} dbus_out[0]~reg0 {} } { 0.000ns 0.494ns 0.261ns 0.700ns 1.435ns 0.253ns 0.253ns 0.254ns 0.245ns 0.248ns 0.000ns } { 0.000ns 0.150ns 0.438ns 0.275ns 0.271ns 0.419ns 0.419ns 0.275ns 0.419ns 0.271ns 0.084ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.664 ns" { clk_in clk_in~clkctrl dbus_out[0]~reg0 } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.664 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} dbus_out[0]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.010ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.692 ns" { clk_in clk_in~clkctrl mem0~24 } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.692 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem0~24 {} } { 0.000ns 0.000ns 0.118ns 1.038ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "mem1~568 abus_in\[5\] clk_in 12.484 ns register " "Info: tsu for register \"mem1~568\" (data pin = \"abus_in\[5\]\", clock pin = \"clk_in\") is 12.484 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.209 ns + Longest pin register " "Info: + Longest pin to register delay is 15.209 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns abus_in\[5\] 1 PIN PIN_B16 311 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B16; Fanout = 311; PIN Node = 'abus_in\[5\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[5] } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.948 ns) + CELL(0.420 ns) 8.218 ns mem0~666 2 COMB LCCOMB_X37_Y18_N20 57 " "Info: 2: + IC(6.948 ns) + CELL(0.420 ns) = 8.218 ns; Loc. = LCCOMB_X37_Y18_N20; Fanout = 57; COMB Node = 'mem0~666'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.368 ns" { abus_in[5] mem0~666 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.141 ns) + CELL(0.410 ns) 10.769 ns mem1~1081 3 COMB LCCOMB_X40_Y18_N18 16 " "Info: 3: + IC(2.141 ns) + CELL(0.410 ns) = 10.769 ns; Loc. = LCCOMB_X40_Y18_N18; Fanout = 16; COMB Node = 'mem1~1081'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.551 ns" { mem0~666 mem1~1081 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.551 ns) + CELL(0.150 ns) 12.470 ns mem1~1083 4 COMB LCCOMB_X38_Y26_N20 8 " "Info: 4: + IC(1.551 ns) + CELL(0.150 ns) = 12.470 ns; Loc. = LCCOMB_X38_Y26_N20; Fanout = 8; COMB Node = 'mem1~1083'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { mem1~1081 mem1~1083 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.079 ns) + CELL(0.660 ns) 15.209 ns mem1~568 5 REG LCFF_X28_Y15_N9 1 " "Info: 5: + IC(2.079 ns) + CELL(0.660 ns) = 15.209 ns; Loc. = LCFF_X28_Y15_N9; Fanout = 1; REG Node = 'mem1~568'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { mem1~1083 mem1~568 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 16.37 % ) " "Info: Total cell delay = 2.490 ns ( 16.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.719 ns ( 83.63 % ) " "Info: Total interconnect delay = 12.719 ns ( 83.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.209 ns" { abus_in[5] mem0~666 mem1~1081 mem1~1083 mem1~568 } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.209 ns" { abus_in[5] {} abus_in[5]~combout {} mem0~666 {} mem1~1081 {} mem1~1083 {} mem1~568 {} } { 0.000ns 0.000ns 6.948ns 2.141ns 1.551ns 2.079ns } { 0.000ns 0.850ns 0.420ns 0.410ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.689 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 2.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 2064 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2064; COMB Node = 'clk_in~clkctrl'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 2.689 ns mem1~568 3 REG LCFF_X28_Y15_N9 1 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.689 ns; Loc. = LCFF_X28_Y15_N9; Fanout = 1; REG Node = 'mem1~568'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { clk_in~clkctrl mem1~568 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.12 % ) " "Info: Total cell delay = 1.536 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.153 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.153 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clk_in clk_in~clkctrl mem1~568 } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem1~568 {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.209 ns" { abus_in[5] mem0~666 mem1~1081 mem1~1083 mem1~568 } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.209 ns" { abus_in[5] {} abus_in[5]~combout {} mem0~666 {} mem1~1081 {} mem1~1083 {} mem1~568 {} } { 0.000ns 0.000ns 6.948ns 2.141ns 1.551ns 2.079ns } { 0.000ns 0.850ns 0.420ns 0.410ns 0.150ns 0.660ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clk_in clk_in~clkctrl mem1~568 } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem1~568 {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in dbus_out\[1\] dbus_out\[1\]~en 8.387 ns register " "Info: tco from clock \"clk_in\" to destination pin \"dbus_out\[1\]\" through register \"dbus_out\[1\]~en\" is 8.387 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.631 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 2.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 2064 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2064; COMB Node = 'clk_in~clkctrl'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.537 ns) 2.631 ns dbus_out\[1\]~en 3 REG LCFF_X36_Y27_N27 1 " "Info: 3: + IC(0.977 ns) + CELL(0.537 ns) = 2.631 ns; Loc. = LCFF_X36_Y27_N27; Fanout = 1; REG Node = 'dbus_out\[1\]~en'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { clk_in~clkctrl dbus_out[1]~en } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.38 % ) " "Info: Total cell delay = 1.536 ns ( 58.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.095 ns ( 41.62 % ) " "Info: Total interconnect delay = 1.095 ns ( 41.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { clk_in clk_in~clkctrl dbus_out[1]~en } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} dbus_out[1]~en {} } { 0.000ns 0.000ns 0.118ns 0.977ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 70 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.506 ns + Longest register pin " "Info: + Longest register to pin delay is 5.506 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dbus_out\[1\]~en 1 REG LCFF_X36_Y27_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y27_N27; Fanout = 1; REG Node = 'dbus_out\[1\]~en'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_out[1]~en } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.669 ns) + CELL(2.837 ns) 5.506 ns dbus_out\[1\] 2 PIN PIN_AA13 0 " "Info: 2: + IC(2.669 ns) + CELL(2.837 ns) = 5.506 ns; Loc. = PIN_AA13; Fanout = 0; PIN Node = 'dbus_out\[1\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.506 ns" { dbus_out[1]~en dbus_out[1] } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.837 ns ( 51.53 % ) " "Info: Total cell delay = 2.837 ns ( 51.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.669 ns ( 48.47 % ) " "Info: Total interconnect delay = 2.669 ns ( 48.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.506 ns" { dbus_out[1]~en dbus_out[1] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.506 ns" { dbus_out[1]~en {} dbus_out[1] {} } { 0.000ns 2.669ns } { 0.000ns 2.837ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { clk_in clk_in~clkctrl dbus_out[1]~en } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} dbus_out[1]~en {} } { 0.000ns 0.000ns 0.118ns 0.977ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.506 ns" { dbus_out[1]~en dbus_out[1] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.506 ns" { dbus_out[1]~en {} dbus_out[1] {} } { 0.000ns 2.669ns } { 0.000ns 2.837ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "mem1~424 abus_in\[1\] clk_in -1.355 ns register " "Info: th for register \"mem1~424\" (data pin = \"abus_in\[1\]\", clock pin = \"clk_in\") is -1.355 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.691 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 2.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 2064 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2064; COMB Node = 'clk_in~clkctrl'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 2.691 ns mem1~424 3 REG LCFF_X27_Y21_N9 1 " "Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.691 ns; Loc. = LCFF_X27_Y21_N9; Fanout = 1; REG Node = 'mem1~424'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { clk_in~clkctrl mem1~424 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.08 % ) " "Info: Total cell delay = 1.536 ns ( 57.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.155 ns ( 42.92 % ) " "Info: Total interconnect delay = 1.155 ns ( 42.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { clk_in clk_in~clkctrl mem1~424 } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem1~424 {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.312 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.312 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns abus_in\[1\] 1 PIN PIN_D13 368 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 368; PIN Node = 'abus_in\[1\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[1] } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.150 ns) 2.284 ns mem2~1091 2 COMB LCCOMB_X32_Y23_N20 16 " "Info: 2: + IC(1.155 ns) + CELL(0.150 ns) = 2.284 ns; Loc. = LCCOMB_X32_Y23_N20; Fanout = 16; COMB Node = 'mem2~1091'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { abus_in[1] mem2~1091 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.150 ns) 3.424 ns mem1~1158 3 COMB LCCOMB_X27_Y21_N14 8 " "Info: 3: + IC(0.990 ns) + CELL(0.150 ns) = 3.424 ns; Loc. = LCCOMB_X27_Y21_N14; Fanout = 8; COMB Node = 'mem1~1158'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.140 ns" { mem2~1091 mem1~1158 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.660 ns) 4.312 ns mem1~424 4 REG LCFF_X27_Y21_N9 1 " "Info: 4: + IC(0.228 ns) + CELL(0.660 ns) = 4.312 ns; Loc. = LCFF_X27_Y21_N9; Fanout = 1; REG Node = 'mem1~424'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { mem1~1158 mem1~424 } "NODE_NAME" } } { "ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp3/ram_mem/ram_mem.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.939 ns ( 44.97 % ) " "Info: Total cell delay = 1.939 ns ( 44.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.373 ns ( 55.03 % ) " "Info: Total interconnect delay = 2.373 ns ( 55.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.312 ns" { abus_in[1] mem2~1091 mem1~1158 mem1~424 } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.312 ns" { abus_in[1] {} abus_in[1]~combout {} mem2~1091 {} mem1~1158 {} mem1~424 {} } { 0.000ns 0.000ns 1.155ns 0.990ns 0.228ns } { 0.000ns 0.979ns 0.150ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { clk_in clk_in~clkctrl mem1~424 } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem1~424 {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.312 ns" { abus_in[1] mem2~1091 mem1~1158 mem1~424 } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.312 ns" { abus_in[1] {} abus_in[1]~combout {} mem2~1091 {} mem1~1158 {} mem1~424 {} } { 0.000ns 0.000ns 1.155ns 0.990ns 0.228ns } { 0.000ns 0.979ns 0.150ns 0.150ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "88 " "Info: Peak virtual memory: 88 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 22 16:04:36 2024 " "Info: Processing ended: Fri Nov 22 16:04:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 8 s " "Info: Quartus II Full Compilation was successful. 0 errors, 8 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
