TRACE::2023-07-27.16:15:18::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:18::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:18::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:18::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:18::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:18::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-07-27.16:15:19::SCWPlatform::Opened new HwDB with name system_wrapper_0
TRACE::2023-07-27.16:15:19::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2023-07-27.16:15:19::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper"
		}]
}
TRACE::2023-07-27.16:15:19::SCWPlatform::Boot application domains not present, creating them
TRACE::2023-07-27.16:15:19::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-27.16:15:19::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-07-27.16:15:19::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-07-27.16:15:19::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:19::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:19::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:19::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:19::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:19::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:19::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:19::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:19::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:19::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:19::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:19::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:19::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:19::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:19::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:19::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:19::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:19::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:19::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2023-07-27.16:15:19::SCWPlatform::Generating the sources  .
TRACE::2023-07-27.16:15:19::SCWBDomain::Generating boot domain sources.
TRACE::2023-07-27.16:15:19::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2023-07-27.16:15:19::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:19::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:19::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:19::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:19::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:19::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:19::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:19::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-07-27.16:15:19::SCWMssOS::No sw design opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:19::SCWMssOS::mss does not exists at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:19::SCWMssOS::Creating sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:19::SCWMssOS::Adding the swdes entry, created swdb E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:19::SCWMssOS::updating the scw layer changes to swdes at   E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:19::SCWMssOS::Writing mss at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:19::SCWMssOS::Completed writing the mss file at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2023-07-27.16:15:19::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2023-07-27.16:15:19::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2023-07-27.16:15:19::SCWBDomain::Completed writing the mss file at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2023-07-27.16:15:23::SCWPlatform::Generating sources Done.
TRACE::2023-07-27.16:15:23::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:23::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:23::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:23::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:23::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:23::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:23::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:23::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-07-27.16:15:23::SCWMssOS::No sw design opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:23::SCWMssOS::mss exists loading the mss file  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:23::SCWMssOS::Opened the sw design from mss  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:23::SCWMssOS::Adding the swdes entry E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-07-27.16:15:23::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-27.16:15:23::SCWMssOS::Opened the sw design.  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:23::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-27.16:15:23::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-27.16:15:23::SCWMssOS::Commit changes completed.
TRACE::2023-07-27.16:15:23::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:23::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:23::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:23::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:23::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:23::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:23::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:23::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:15:23::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:23::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:23::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:23::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:23::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:23::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:23::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:23::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:23::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:15:23::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:23::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:23::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:23::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:23::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:23::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:23::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:23::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:23::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:15:23::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:23::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"bdbf3ebed9404a5f27eb090f19b330aa",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-07-27.16:15:23::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-27.16:15:23::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-27.16:15:23::SCWMssOS::Commit changes completed.
TRACE::2023-07-27.16:15:23::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:23::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:23::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:23::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:23::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:23::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:23::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:23::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:15:23::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:23::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:23::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:23::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:23::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:23::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:23::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:23::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:23::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:15:23::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:23::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:23::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:23::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:23::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:23::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:23::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:23::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:23::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:15:23::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:23::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"bdbf3ebed9404a5f27eb090f19b330aa",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-07-27.16:15:23::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:23::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:23::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:23::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:23::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:23::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:23::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-27.16:15:23::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-07-27.16:15:23::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-07-27.16:15:23::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:23::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:23::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:23::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:23::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:23::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:23::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:23::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:23::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:23::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:23::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:23::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:23::SCWDomain::Qemu Directory name is changed from "" to "qemu"
TRACE::2023-07-27.16:15:23::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:23::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:23::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:23::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:23::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:23::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:23::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:23::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:15:23::SCWMssOS::No sw design opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:23::SCWMssOS::mss does not exists at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:23::SCWMssOS::Creating sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:23::SCWMssOS::Adding the swdes entry, created swdb E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss with des name E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:23::SCWMssOS::updating the scw layer changes to swdes at   E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:23::SCWMssOS::Writing mss at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:23::SCWMssOS::Completed writing the mss file at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp
TRACE::2023-07-27.16:15:23::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2023-07-27.16:15:23::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2023-07-27.16:15:23::SCWMssOS::Completed writing the mss file at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp
TRACE::2023-07-27.16:15:23::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2023-07-27.16:15:24::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-27.16:15:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-27.16:15:24::SCWMssOS::Commit changes completed.
TRACE::2023-07-27.16:15:24::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss with des name system_0
TRACE::2023-07-27.16:15:24::SCWMssOS::Writing the mss file completed E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::Commit changes completed.
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:24::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:24::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:15:24::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:24::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:24::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:15:24::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:24::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:24::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:15:24::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:24::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:24::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:15:24::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:24::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:24::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:15:24::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:24::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:24::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:15:24::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_1",
			"sysDefaultDom":	"standalone_ps7_cortexa9_1",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"bdbf3ebed9404a5f27eb090f19b330aa",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_1",
					"domainDispName":	"standalone_ps7_cortexa9_1",
					"domainDesc":	"standalone_ps7_cortexa9_1",
					"processors":	"ps7_cortexa9_1",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"181d78d5f98a35f9cd9bfffb1a52a6af",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-07-27.16:15:24::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2023-07-27.16:15:24::SCWPlatform::Sanity checking of platform is completed
LOG::2023-07-27.16:15:24::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2023-07-27.16:15:24::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-07-27.16:15:24::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-07-27.16:15:24::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-07-27.16:15:24::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-07-27.16:15:24::SCWSystem::Checking the domain standalone_ps7_cortexa9_1
LOG::2023-07-27.16:15:24::SCWSystem::Not a boot domain 
LOG::2023-07-27.16:15:24::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_1
TRACE::2023-07-27.16:15:24::SCWDomain::Generating domain artifcats
TRACE::2023-07-27.16:15:24::SCWMssOS::Generating standalone artifcats
TRACE::2023-07-27.16:15:24::SCWMssOS::Copying the qemu file from  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt To E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2023-07-27.16:15:24::SCWMssOS::Copying the qemu file from  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt To E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_1/qemu/
TRACE::2023-07-27.16:15:24::SCWMssOS:: Copying the user libraries. 
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:24::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:24::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:15:24::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::Completed writing the mss file at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp
TRACE::2023-07-27.16:15:24::SCWMssOS::Mss edits present, copying mssfile into export location E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-07-27.16:15:24::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-07-27.16:15:24::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_1
TRACE::2023-07-27.16:15:24::SCWMssOS::skipping the bsp build ... 
TRACE::2023-07-27.16:15:24::SCWMssOS::Copying to export directory.
TRACE::2023-07-27.16:15:24::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-07-27.16:15:24::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2023-07-27.16:15:24::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2023-07-27.16:15:24::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_1
LOG::2023-07-27.16:15:24::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2023-07-27.16:15:24::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2023-07-27.16:15:24::SCWPlatform::Started preparing the platform 
TRACE::2023-07-27.16:15:24::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2023-07-27.16:15:24::SCWSystem::dir created 
TRACE::2023-07-27.16:15:24::SCWSystem::Writing the bif 
TRACE::2023-07-27.16:15:24::SCWPlatform::Started writing the spfm file 
TRACE::2023-07-27.16:15:24::SCWPlatform::Started writing the xpfm file 
TRACE::2023-07-27.16:15:24::SCWPlatform::Completed generating the platform
TRACE::2023-07-27.16:15:24::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-27.16:15:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-27.16:15:24::SCWMssOS::Commit changes completed.
TRACE::2023-07-27.16:15:24::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-27.16:15:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-27.16:15:24::SCWMssOS::Commit changes completed.
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:24::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:24::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:15:24::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:24::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:24::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:15:24::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:24::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:24::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:15:24::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:24::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:24::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:15:24::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:24::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:24::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:15:24::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:24::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:24::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:15:24::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_1",
			"sysDefaultDom":	"standalone_ps7_cortexa9_1",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"bdbf3ebed9404a5f27eb090f19b330aa",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_1",
					"domainDispName":	"standalone_ps7_cortexa9_1",
					"domainDesc":	"standalone_ps7_cortexa9_1",
					"processors":	"ps7_cortexa9_1",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"181d78d5f98a35f9cd9bfffb1a52a6af",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-07-27.16:15:24::SCWPlatform::updated the xpfm file.
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:24::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:24::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:15:24::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-27.16:15:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-27.16:15:24::SCWMssOS::Commit changes completed.
TRACE::2023-07-27.16:15:24::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-27.16:15:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-27.16:15:24::SCWMssOS::Commit changes completed.
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:24::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:24::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:15:24::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:24::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:24::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:15:24::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:24::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:24::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:15:24::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:24::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:24::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:15:24::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:24::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:24::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:15:24::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:24::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:24::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:15:24::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_1",
			"sysDefaultDom":	"standalone_ps7_cortexa9_1",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"bdbf3ebed9404a5f27eb090f19b330aa",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_1",
					"domainDispName":	"standalone_ps7_cortexa9_1",
					"domainDesc":	"standalone_ps7_cortexa9_1",
					"processors":	"ps7_cortexa9_1",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"181d78d5f98a35f9cd9bfffb1a52a6af",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:24::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:24::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:15:24::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:24::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:24::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:15:24::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-27.16:15:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-27.16:15:24::SCWMssOS::Commit changes completed.
TRACE::2023-07-27.16:15:24::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-27.16:15:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-27.16:15:24::SCWMssOS::Commit changes completed.
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:24::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:24::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:15:24::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:24::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:24::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:15:24::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:24::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:24::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:15:24::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:24::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:24::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:15:24::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:24::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:24::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:15:24::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:24::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:24::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:15:24::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_1",
			"sysDefaultDom":	"standalone_ps7_cortexa9_1",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"bdbf3ebed9404a5f27eb090f19b330aa",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_1",
					"domainDispName":	"standalone_ps7_cortexa9_1",
					"domainDesc":	"standalone_ps7_cortexa9_1",
					"processors":	"ps7_cortexa9_1",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"181d78d5f98a35f9cd9bfffb1a52a6af",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-07-27.16:15:24::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2023-07-27.16:15:24::SCWPlatform::Sanity checking of platform is completed
LOG::2023-07-27.16:15:24::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2023-07-27.16:15:24::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_1
TRACE::2023-07-27.16:15:24::SCWDomain::Generating domain artifcats
TRACE::2023-07-27.16:15:24::SCWMssOS::Generating standalone artifcats
TRACE::2023-07-27.16:15:24::SCWMssOS::Copying the qemu file from  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt To E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2023-07-27.16:15:24::SCWMssOS::Copying the qemu file from  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt To E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_1/qemu/
TRACE::2023-07-27.16:15:24::SCWMssOS:: Copying the user libraries. 
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:24::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:24::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:15:24::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::Completed writing the mss file at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp
TRACE::2023-07-27.16:15:24::SCWMssOS::Mss edits present, copying mssfile into export location E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-07-27.16:15:24::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-07-27.16:15:24::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_1
TRACE::2023-07-27.16:15:24::SCWMssOS::skipping the bsp build ... 
TRACE::2023-07-27.16:15:24::SCWMssOS::Copying to export directory.
TRACE::2023-07-27.16:15:24::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-07-27.16:15:24::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2023-07-27.16:15:24::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2023-07-27.16:15:24::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_1
LOG::2023-07-27.16:15:24::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2023-07-27.16:15:24::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2023-07-27.16:15:24::SCWPlatform::Started preparing the platform 
TRACE::2023-07-27.16:15:24::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2023-07-27.16:15:24::SCWSystem::dir created 
TRACE::2023-07-27.16:15:24::SCWSystem::Writing the bif 
TRACE::2023-07-27.16:15:24::SCWPlatform::Started writing the spfm file 
TRACE::2023-07-27.16:15:24::SCWPlatform::Started writing the xpfm file 
TRACE::2023-07-27.16:15:24::SCWPlatform::Completed generating the platform
TRACE::2023-07-27.16:15:24::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-27.16:15:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-27.16:15:24::SCWMssOS::Commit changes completed.
TRACE::2023-07-27.16:15:24::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-27.16:15:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-27.16:15:24::SCWMssOS::Commit changes completed.
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:24::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:24::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:15:24::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:24::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:24::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:15:24::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:24::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:24::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:15:24::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:24::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:24::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:15:24::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:24::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:24::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:15:24::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:15:24::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:15:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:15:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:15:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:15:24::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:15:24::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:15:24::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_1",
			"sysDefaultDom":	"standalone_ps7_cortexa9_1",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"bdbf3ebed9404a5f27eb090f19b330aa",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_1",
					"domainDispName":	"standalone_ps7_cortexa9_1",
					"domainDesc":	"standalone_ps7_cortexa9_1",
					"processors":	"ps7_cortexa9_1",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"181d78d5f98a35f9cd9bfffb1a52a6af",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-07-27.16:15:24::SCWPlatform::updated the xpfm file.
LOG::2023-07-27.16:49:40::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2023-07-27.16:49:40::SCWPlatform::Sanity checking of platform is completed
LOG::2023-07-27.16:49:40::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2023-07-27.16:49:40::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-07-27.16:49:40::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-07-27.16:49:40::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-07-27.16:49:40::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2023-07-27.16:49:40::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:49:40::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:49:40::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:49:40::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:49:40::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:49:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:49:40::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:49:40::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:49:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:49:40::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:49:40::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:49:40::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:49:40::SCWBDomain::Completed writing the mss file at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2023-07-27.16:49:40::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-07-27.16:49:40::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-07-27.16:49:40::SCWBDomain::System Command Ran  E:&  cd  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2023-07-27.16:49:41::SCWBDomain::make: Entering directory 'E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2023-07-27.16:49:41::SCWBDomain::make --no-print-directory seq_libs

TRACE::2023-07-27.16:49:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-27.16:49:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-07-27.16:49:41::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-07-27.16:49:41::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-07-27.16:49:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-07-27.16:49:41::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-07-27.16:49:41::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-07-27.16:49:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-27.16:49:41::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-27.16:49:41::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-07-27.16:49:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-27.16:49:41::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-27.16:49:41::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-07-27.16:49:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-27.16:49:41::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-27.16:49:41::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-07-27.16:49:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-27.16:49:41::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-27.16:49:41::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-07-27.16:49:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-07-27.16:49:41::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-07-27.16:49:41::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-07-27.16:49:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-27.16:49:41::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-27.16:49:41::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-07-27.16:49:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-07-27.16:49:41::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-07-27.16:49:41::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-07-27.16:49:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-27.16:49:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-27.16:49:42::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_7/src"

TRACE::2023-07-27.16:49:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-27.16:49:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-27.16:49:42::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2023-07-27.16:49:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-27.16:49:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-27.16:49:42::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2023-07-27.16:49:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-27.16:49:42::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-27.16:49:42::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:42::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2023-07-27.16:49:42::SCWBDomain::make -j 14 --no-print-directory par_libs

TRACE::2023-07-27.16:49:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-27.16:49:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-07-27.16:49:42::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-07-27.16:49:42::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-07-27.16:49:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-07-27.16:49:42::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-07-27.16:49:42::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-07-27.16:49:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-27.16:49:42::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-27.16:49:42::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-07-27.16:49:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-27.16:49:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-27.16:49:42::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-07-27.16:49:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-27.16:49:42::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-27.16:49:42::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-07-27.16:49:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-27.16:49:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-27.16:49:42::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-07-27.16:49:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-07-27.16:49:42::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-07-27.16:49:42::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-07-27.16:49:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-27.16:49:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-27.16:49:42::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-07-27.16:49:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-07-27.16:49:42::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-07-27.16:49:42::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-07-27.16:49:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-27.16:49:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-27.16:49:42::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_7/src"

TRACE::2023-07-27.16:49:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-27.16:49:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-27.16:49:42::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2023-07-27.16:49:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-27.16:49:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-27.16:49:42::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-27.16:49:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-07-27.16:49:42::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-07-27.16:49:42::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-07-27.16:49:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-07-27.16:49:42::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-07-27.16:49:42::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-07-27.16:49:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-07-27.16:49:42::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-07-27.16:49:42::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-07-27.16:49:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-27.16:49:42::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-27.16:49:42::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-07-27.16:49:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-07-27.16:49:42::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-07-27.16:49:42::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-07-27.16:49:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-27.16:49:42::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-27.16:49:42::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-07-27.16:49:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-27.16:49:42::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-27.16:49:42::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-07-27.16:49:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-27.16:49:42::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-27.16:49:42::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-07-27.16:49:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-07-27.16:49:43::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-07-27.16:49:43::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-07-27.16:49:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-27.16:49:43::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-27.16:49:43::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_7/src"

TRACE::2023-07-27.16:49:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-27.16:49:43::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-27.16:49:43::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:44::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2023-07-27.16:49:44::SCWBDomain::make --no-print-directory archive

TRACE::2023-07-27.16:49:44::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/
TRACE::2023-07-27.16:49:44::SCWBDomain::lib/xscuwdt_g.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xi
TRACE::2023-07-27.16:49:44::SCWBDomain::l_testio.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7
TRACE::2023-07-27.16:49:44::SCWBDomain::_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o p
TRACE::2023-07-27.16:49:44::SCWBDomain::s7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_uti
TRACE::2023-07-27.16:49:44::SCWBDomain::l.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib
TRACE::2023-07-27.16:49:44::SCWBDomain::/xil_misc_psreset_api.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_corte
TRACE::2023-07-27.16:49:44::SCWBDomain::xa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/write.o ps7_corte
TRACE::2023-07-27.16:49:44::SCWBDomain::xa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/u
TRACE::2023-07-27.16:49:44::SCWBDomain::sleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xad
TRACE::2023-07-27.16:49:44::SCWBDomain::cps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xi
TRACE::2023-07-27.16:49:44::SCWBDomain::l_sleeptimer.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xinterrupt_
TRACE::2023-07-27.16:49:44::SCWBDomain::wrap.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xl2cc_counter
TRACE::2023-07-27.16:49:44::SCWBDomain::.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xdevcfg_g.o
TRACE::2023-07-27.16:49:44::SCWBDomain:: ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o 
TRACE::2023-07-27.16:49:44::SCWBDomain::ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xscuwdt_si
TRACE::2023-07-27.16:49:44::SCWBDomain::nit.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0
TRACE::2023-07-27.16:49:44::SCWBDomain::/lib/_sbrk.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xil
TRACE::2023-07-27.16:49:44::SCWBDomain::_clocking.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cort
TRACE::2023-07-27.16:49:44::SCWBDomain::exa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cort
TRACE::2023-07-27.16:49:44::SCWBDomain::exa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2023-07-27.16:49:44::SCWBDomain::'Finished building libraries'

TRACE::2023-07-27.16:49:44::SCWBDomain::make: Leaving directory 'E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2023-07-27.16:49:44::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2023-07-27.16:49:44::SCWBDomain::exa9_0/include -I.

TRACE::2023-07-27.16:49:44::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-07-27.16:49:44::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-07-27.16:49:45::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2023-07-27.16:49:45::SCWBDomain::rtexa9_0/include -I.

TRACE::2023-07-27.16:49:45::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2023-07-27.16:49:45::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2023-07-27.16:49:45::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2023-07-27.16:49:45::SCWBDomain::rtexa9_0/include -I.

TRACE::2023-07-27.16:49:45::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2023-07-27.16:49:45::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2023-07-27.16:49:45::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-07-27.16:49:45::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-07-27.16:49:45::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2023-07-27.16:49:45::SCWBDomain::rtexa9_0/include -I.

TRACE::2023-07-27.16:49:45::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-07-27.16:49:45::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-07-27.16:49:45::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2023-07-27.16:49:45::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2023-07-27.16:49:45::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-07-27.16:49:45::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-07-27.16:49:45::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2023-07-27.16:49:45::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2023-07-27.16:49:45::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2023-07-27.16:49:45::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2023-07-27.16:49:45::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2023-07-27.16:49:45::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                             -Wl,--gc-sections -Lzynq_fsbl_bsp/ps7_cor
TRACE::2023-07-27.16:49:45::SCWBDomain::texa9_0/lib -L./ -Tlscript.ld

LOG::2023-07-27.16:49:46::SCWSystem::Checking the domain standalone_ps7_cortexa9_1
LOG::2023-07-27.16:49:46::SCWSystem::Not a boot domain 
LOG::2023-07-27.16:49:46::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_1
TRACE::2023-07-27.16:49:46::SCWDomain::Generating domain artifcats
TRACE::2023-07-27.16:49:46::SCWMssOS::Generating standalone artifcats
TRACE::2023-07-27.16:49:46::SCWMssOS::Copying the qemu file from  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt To E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2023-07-27.16:49:46::SCWMssOS::Copying the qemu file from  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt To E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_1/qemu/
TRACE::2023-07-27.16:49:46::SCWMssOS:: Copying the user libraries. 
TRACE::2023-07-27.16:49:46::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:49:46::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:49:46::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:49:46::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:49:46::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:49:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:49:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:49:46::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:49:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:49:46::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:49:46::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:49:46::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:49:46::SCWMssOS::Completed writing the mss file at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp
TRACE::2023-07-27.16:49:46::SCWMssOS::Mss edits present, copying mssfile into export location E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:49:46::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-07-27.16:49:46::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-07-27.16:49:46::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_1
TRACE::2023-07-27.16:49:46::SCWMssOS::doing bsp build ... 
TRACE::2023-07-27.16:49:46::SCWMssOS::System Command Ran  E: & cd  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp & make 
TRACE::2023-07-27.16:49:46::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-07-27.16:49:46::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-07-27.16:49:46::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-07-27.16:49:46::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-27.16:49:46::SCWMssOS::make -C ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-07-27.16:49:46::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-07-27.16:49:46::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:46::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-07-27.16:49:46::SCWMssOS::make -C ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-07-27.16:49:46::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-07-27.16:49:46::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:46::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/ddrps_v1_2/src"

TRACE::2023-07-27.16:49:46::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-27.16:49:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-27.16:49:46::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:46::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/devcfg_v3_7/src"

TRACE::2023-07-27.16:49:46::SCWMssOS::make -C ps7_cortexa9_1/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-27.16:49:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-27.16:49:46::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:46::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/dmaps_v2_8/src"

TRACE::2023-07-27.16:49:46::SCWMssOS::make -C ps7_cortexa9_1/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-27.16:49:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-27.16:49:46::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:46::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/scugic_v4_7/src"

TRACE::2023-07-27.16:49:46::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-27.16:49:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-27.16:49:46::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:46::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/scutimer_v2_4/src"

TRACE::2023-07-27.16:49:46::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-07-27.16:49:46::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-07-27.16:49:46::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:46::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/scuwdt_v2_4/src"

TRACE::2023-07-27.16:49:46::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-27.16:49:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-27.16:49:46::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:46::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/standalone_v7_7/src"

TRACE::2023-07-27.16:49:46::SCWMssOS::make -C ps7_cortexa9_1/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-07-27.16:49:46::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-07-27.16:49:46::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:46::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/xadcps_v2_6/src"

TRACE::2023-07-27.16:49:46::SCWMssOS::make -C ps7_cortexa9_1/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-27.16:49:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-27.16:49:46::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:46::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-27.16:49:46::SCWMssOS::make -C ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-07-27.16:49:46::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-07-27.16:49:46::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:46::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-07-27.16:49:46::SCWMssOS::make -C ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-07-27.16:49:46::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-07-27.16:49:46::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:46::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/ddrps_v1_2/src"

TRACE::2023-07-27.16:49:46::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-07-27.16:49:46::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-07-27.16:49:46::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:46::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/devcfg_v3_7/src"

TRACE::2023-07-27.16:49:46::SCWMssOS::make -C ps7_cortexa9_1/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-27.16:49:46::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-27.16:49:46::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:46::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/dmaps_v2_8/src"

TRACE::2023-07-27.16:49:46::SCWMssOS::make -C ps7_cortexa9_1/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-07-27.16:49:46::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-07-27.16:49:46::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:46::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/scugic_v4_7/src"

TRACE::2023-07-27.16:49:46::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-27.16:49:46::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-27.16:49:46::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:47::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/scutimer_v2_4/src"

TRACE::2023-07-27.16:49:47::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-27.16:49:47::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-27.16:49:47::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:47::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/scuwdt_v2_4/src"

TRACE::2023-07-27.16:49:47::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-27.16:49:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-27.16:49:47::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:47::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/standalone_v7_7/src"

TRACE::2023-07-27.16:49:47::SCWMssOS::make -C ps7_cortexa9_1/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-07-27.16:49:47::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-07-27.16:49:47::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:47::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/xadcps_v2_6/src"

TRACE::2023-07-27.16:49:47::SCWMssOS::make -C ps7_cortexa9_1/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-27.16:49:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-27.16:49:47::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.16:49:48::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-07-27.16:49:48::SCWMssOS::make --no-print-directory archive

TRACE::2023-07-27.16:49:48::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_1/lib/libxil.a ps7_cortexa9_1/lib/xadcps_selftest.o ps7_cortexa9_1/lib/kill.o ps7_cortexa9_1/
TRACE::2023-07-27.16:49:48::SCWMssOS::lib/xscuwdt_g.o ps7_cortexa9_1/lib/xplatform_info.o ps7_cortexa9_1/lib/print.o ps7_cortexa9_1/lib/_exit.o ps7_cortexa9_1/lib/xi
TRACE::2023-07-27.16:49:48::SCWMssOS::l_testio.o ps7_cortexa9_1/lib/isatty.o ps7_cortexa9_1/lib/sleep.o ps7_cortexa9_1/lib/xdevcfg_hw.o ps7_cortexa9_1/lib/xadcps_int
TRACE::2023-07-27.16:49:48::SCWMssOS::r.o ps7_cortexa9_1/lib/xpm_counter.o ps7_cortexa9_1/lib/xdmaps_g.o ps7_cortexa9_1/lib/xscutimer_g.o ps7_cortexa9_1/lib/xdmaps_s
TRACE::2023-07-27.16:49:48::SCWMssOS::init.o ps7_cortexa9_1/lib/xscutimer_sinit.o ps7_cortexa9_1/lib/xil_cache.o ps7_cortexa9_1/lib/xil_util.o ps7_cortexa9_1/lib/inb
TRACE::2023-07-27.16:49:48::SCWMssOS::yte.o ps7_cortexa9_1/lib/xdmaps_selftest.o ps7_cortexa9_1/lib/xscutimer_selftest.o ps7_cortexa9_1/lib/xil_misc_psreset_api.o ps
TRACE::2023-07-27.16:49:48::SCWMssOS::7_cortexa9_1/lib/cpputest_time.o ps7_cortexa9_1/lib/close.o ps7_cortexa9_1/lib/xscugic_hw.o ps7_cortexa9_1/lib/xil_spinlock.o p
TRACE::2023-07-27.16:49:48::SCWMssOS::s7_cortexa9_1/lib/translation_table.o ps7_cortexa9_1/lib/write.o ps7_cortexa9_1/lib/xil_mem.o ps7_cortexa9_1/lib/boot.o ps7_cor
TRACE::2023-07-27.16:49:48::SCWMssOS::texa9_1/lib/cpu_init.o ps7_cortexa9_1/lib/xscugic_g.o ps7_cortexa9_1/lib/time.o ps7_cortexa9_1/lib/usleep.o ps7_cortexa9_1/lib/
TRACE::2023-07-27.16:49:48::SCWMssOS::xil_sleepcommon.o ps7_cortexa9_1/lib/xil_printf.o ps7_cortexa9_1/lib/unlink.o ps7_cortexa9_1/lib/xadcps.o ps7_cortexa9_1/lib/xd
TRACE::2023-07-27.16:49:48::SCWMssOS::maps_hw.o ps7_cortexa9_1/lib/xscugic_intr.o ps7_cortexa9_1/lib/xscugic_sinit.o ps7_cortexa9_1/lib/xil_sleeptimer.o ps7_cortexa9
TRACE::2023-07-27.16:49:48::SCWMssOS::_1/lib/fcntl.o ps7_cortexa9_1/lib/open.o ps7_cortexa9_1/lib/outbyte.o ps7_cortexa9_1/lib/xinterrupt_wrap.o ps7_cortexa9_1/lib/r
TRACE::2023-07-27.16:49:48::SCWMssOS::ead.o ps7_cortexa9_1/lib/xtime_l.o ps7_cortexa9_1/lib/xl2cc_counter.o ps7_cortexa9_1/lib/asm_vectors.o ps7_cortexa9_1/lib/xdevc
TRACE::2023-07-27.16:49:48::SCWMssOS::fg_intr.o ps7_cortexa9_1/lib/abort.o ps7_cortexa9_1/lib/xdevcfg_g.o ps7_cortexa9_1/lib/getpid.o ps7_cortexa9_1/lib/xil_testcach
TRACE::2023-07-27.16:49:48::SCWMssOS::e.o ps7_cortexa9_1/lib/xdevcfg_sinit.o ps7_cortexa9_1/lib/xdmaps.o ps7_cortexa9_1/lib/xscutimer.o ps7_cortexa9_1/lib/xscuwdt.o 
TRACE::2023-07-27.16:49:48::SCWMssOS::ps7_cortexa9_1/lib/xdevcfg_selftest.o ps7_cortexa9_1/lib/_sbrk.o ps7_cortexa9_1/lib/xscuwdt_sinit.o ps7_cortexa9_1/lib/sbrk.o p
TRACE::2023-07-27.16:49:48::SCWMssOS::s7_cortexa9_1/lib/fstat.o ps7_cortexa9_1/lib/errno.o ps7_cortexa9_1/lib/lseek.o ps7_cortexa9_1/lib/vectors.o ps7_cortexa9_1/lib
TRACE::2023-07-27.16:49:48::SCWMssOS::/xil_exception.o ps7_cortexa9_1/lib/xil_testmem.o ps7_cortexa9_1/lib/putnum.o ps7_cortexa9_1/lib/xil_clocking.o ps7_cortexa9_1/
TRACE::2023-07-27.16:49:48::SCWMssOS::lib/xil_assert.o ps7_cortexa9_1/lib/xscuwdt_selftest.o ps7_cortexa9_1/lib/xcoresightpsdcc.o ps7_cortexa9_1/lib/xscugic.o ps7_co
TRACE::2023-07-27.16:49:48::SCWMssOS::rtexa9_1/lib/xadcps_g.o ps7_cortexa9_1/lib/xscugic_selftest.o ps7_cortexa9_1/lib/xil-crt0.o ps7_cortexa9_1/lib/xadcps_sinit.o p
TRACE::2023-07-27.16:49:48::SCWMssOS::s7_cortexa9_1/lib/xil_mmu.o ps7_cortexa9_1/lib/_open.o ps7_cortexa9_1/lib/xdevcfg.o

TRACE::2023-07-27.16:49:48::SCWMssOS::'Finished building libraries'

TRACE::2023-07-27.16:49:48::SCWMssOS::Copying to export directory.
TRACE::2023-07-27.16:49:48::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-07-27.16:49:48::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-07-27.16:49:48::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_1
LOG::2023-07-27.16:49:48::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2023-07-27.16:49:48::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2023-07-27.16:49:48::SCWPlatform::Started preparing the platform 
TRACE::2023-07-27.16:49:48::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2023-07-27.16:49:48::SCWSystem::dir created 
TRACE::2023-07-27.16:49:48::SCWSystem::Writing the bif 
TRACE::2023-07-27.16:49:48::SCWPlatform::Started writing the spfm file 
TRACE::2023-07-27.16:49:48::SCWPlatform::Started writing the xpfm file 
TRACE::2023-07-27.16:49:48::SCWPlatform::Completed generating the platform
TRACE::2023-07-27.16:49:48::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:49:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-27.16:49:48::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-27.16:49:48::SCWMssOS::Commit changes completed.
TRACE::2023-07-27.16:49:48::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:49:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-27.16:49:48::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-27.16:49:48::SCWMssOS::Commit changes completed.
TRACE::2023-07-27.16:49:48::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:49:48::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:49:48::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:49:48::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:49:48::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:49:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:49:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:49:48::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:49:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:49:48::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:49:48::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:49:48::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:49:48::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:49:48::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:49:48::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:49:48::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:49:48::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:49:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:49:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:49:48::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:49:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:49:48::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:49:48::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:49:48::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:49:48::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:49:48::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:49:48::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:49:48::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:49:48::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:49:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:49:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:49:48::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:49:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:49:48::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:49:48::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:49:48::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.16:49:48::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:49:48::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:49:48::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:49:48::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:49:48::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:49:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:49:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:49:48::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:49:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:49:48::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:49:48::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:49:48::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:49:48::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:49:48::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:49:48::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:49:48::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:49:48::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:49:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:49:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:49:48::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:49:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:49:48::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:49:48::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:49:48::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:49:48::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:49:48::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:49:48::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:49:48::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:49:48::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:49:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:49:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:49:48::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:49:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:49:48::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:49:48::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:49:48::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:49:48::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_1",
			"sysDefaultDom":	"standalone_ps7_cortexa9_1",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"bdbf3ebed9404a5f27eb090f19b330aa",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_1",
					"domainDispName":	"standalone_ps7_cortexa9_1",
					"domainDesc":	"standalone_ps7_cortexa9_1",
					"processors":	"ps7_cortexa9_1",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"181d78d5f98a35f9cd9bfffb1a52a6af",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-07-27.16:49:48::SCWPlatform::updated the xpfm file.
TRACE::2023-07-27.16:49:48::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:49:48::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:49:48::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:49:48::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.16:49:48::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.16:49:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.16:49:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2023-07-27.16:49:48::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2023-07-27.16:49:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.16:49:48::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.16:49:48::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.16:49:48::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.17:06:10::SCWPlatform::Clearing the existing platform
TRACE::2023-07-27.17:06:10::SCWSystem::Clearing the existing sysconfig
TRACE::2023-07-27.17:06:10::SCWBDomain::clearing the fsbl build
TRACE::2023-07-27.17:06:10::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.17:06:10::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.17:06:10::SCWSystem::Clearing the domains completed.
TRACE::2023-07-27.17:06:10::SCWPlatform::Clearing the opened hw db.
TRACE::2023-07-27.17:06:10::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:10::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:10::SCWPlatform:: Platform location is E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.17:06:10::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.17:06:10::SCWPlatform::Removing the HwDB with name E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:10::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:10::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:10::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:10::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.17:06:10::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.17:06:10::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-07-27.17:06:11::SCWPlatform::Opened new HwDB with name system_wrapper_2
TRACE::2023-07-27.17:06:11::SCWReader::Active system found as  system_wrapper
TRACE::2023-07-27.17:06:11::SCWReader::Handling sysconfig system_wrapper
TRACE::2023-07-27.17:06:11::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-27.17:06:11::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-07-27.17:06:11::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-07-27.17:06:11::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:11::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:11::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:11::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.17:06:11::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.17:06:11::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2023-07-27.17:06:11::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2023-07-27.17:06:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.17:06:11::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:11::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:11::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:11::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.17:06:11::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.17:06:11::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2023-07-27.17:06:11::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2023-07-27.17:06:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.17:06:11::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:11::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:11::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:11::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.17:06:11::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.17:06:11::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2023-07-27.17:06:11::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2023-07-27.17:06:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.17:06:11::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-07-27.17:06:11::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:11::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:11::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:11::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.17:06:11::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.17:06:11::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2023-07-27.17:06:11::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2023-07-27.17:06:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.17:06:11::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.17:06:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-07-27.17:06:12::SCWMssOS::No sw design opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.17:06:12::SCWMssOS::mss exists loading the mss file  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.17:06:12::SCWMssOS::Opened the sw design from mss  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.17:06:12::SCWMssOS::Adding the swdes entry E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-07-27.17:06:12::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-27.17:06:12::SCWMssOS::Opened the sw design.  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.17:06:12::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:12::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:12::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:12::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.17:06:12::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.17:06:12::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2023-07-27.17:06:12::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2023-07-27.17:06:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.17:06:12::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.17:06:12::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.17:06:12::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.17:06:12::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2023-07-27.17:06:12::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:12::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:12::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:12::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.17:06:12::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.17:06:12::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2023-07-27.17:06:12::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2023-07-27.17:06:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.17:06:12::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.17:06:12::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.17:06:12::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.17:06:12::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-07-27.17:06:12::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.17:06:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-27.17:06:12::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-27.17:06:12::SCWMssOS::Commit changes completed.
TRACE::2023-07-27.17:06:12::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-27.17:06:12::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-27.17:06:12::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:12::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:12::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:12::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.17:06:12::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.17:06:12::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2023-07-27.17:06:12::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2023-07-27.17:06:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.17:06:12::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.17:06:12::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.17:06:12::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.17:06:12::SCWReader::No isolation master present  
TRACE::2023-07-27.17:06:12::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-27.17:06:12::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-07-27.17:06:12::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-07-27.17:06:12::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:12::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:12::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:12::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.17:06:12::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.17:06:12::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2023-07-27.17:06:12::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2023-07-27.17:06:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.17:06:12::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:12::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:12::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:12::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.17:06:12::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.17:06:12::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2023-07-27.17:06:12::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2023-07-27.17:06:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.17:06:12::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:12::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:12::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:12::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.17:06:12::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.17:06:12::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2023-07-27.17:06:12::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2023-07-27.17:06:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.17:06:12::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.17:06:12::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.17:06:12::SCWMssOS::No sw design opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.17:06:12::SCWMssOS::mss exists loading the mss file  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.17:06:12::SCWMssOS::Opened the sw design from mss  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.17:06:12::SCWMssOS::Adding the swdes entry E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss with des name system_0
TRACE::2023-07-27.17:06:12::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-27.17:06:12::SCWMssOS::Opened the sw design.  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.17:06:12::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.17:06:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-27.17:06:12::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-27.17:06:12::SCWMssOS::Commit changes completed.
TRACE::2023-07-27.17:06:12::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-27.17:06:12::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-27.17:06:12::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:12::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:12::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:12::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.17:06:12::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.17:06:12::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2023-07-27.17:06:12::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2023-07-27.17:06:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.17:06:12::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.17:06:12::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.17:06:12::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.17:06:12::SCWReader::No isolation master present  
TRACE::2023-07-27.17:06:14::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-27.17:06:14::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-27.17:06:14::SCWPlatform:: Platform location is E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa
TRACE::2023-07-27.17:06:14::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-27.17:06:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.17:06:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.17:06:20::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-07-27.17:06:20::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:20::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:20::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:20::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.17:06:20::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.17:06:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2023-07-27.17:06:20::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2023-07-27.17:06:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.17:06:20::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:20::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:20::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:20::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.17:06:20::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.17:06:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2023-07-27.17:06:20::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2023-07-27.17:06:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.17:06:20::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.17:06:20::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.17:06:20::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.17:06:20::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-27.17:06:20::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-27.17:06:20::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-27.17:06:20::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa
TRACE::2023-07-27.17:06:20::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-27.17:06:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.17:06:20::SCWPlatform::update - Opened existing hwdb system_wrapper_3
TRACE::2023-07-27.17:06:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.17:06:20::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_1
TRACE::2023-07-27.17:06:20::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:20::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:20::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:20::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.17:06:20::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.17:06:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2023-07-27.17:06:20::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2023-07-27.17:06:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.17:06:20::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:20::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:20::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:20::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.17:06:20::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.17:06:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_2
TRACE::2023-07-27.17:06:20::SCWPlatform::Opened existing hwdb system_wrapper_2
TRACE::2023-07-27.17:06:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.17:06:20::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.17:06:20::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.17:06:20::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.17:06:20::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-27.17:06:20::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-27.17:06:20::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-27.17:06:20::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa
TRACE::2023-07-27.17:06:20::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-27.17:06:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.17:06:20::SCWPlatform::update - Opened existing hwdb system_wrapper_3
TRACE::2023-07-27.17:06:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.17:06:20::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.17:06:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-27.17:06:20::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-27.17:06:20::SCWMssOS::Commit changes completed.
TRACE::2023-07-27.17:06:20::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-07-27.17:06:20::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.17:06:20::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.17:06:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-27.17:06:20::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-27.17:06:20::SCWMssOS::Commit changes completed.
TRACE::2023-07-27.17:06:20::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_1
TRACE::2023-07-27.17:06:20::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.17:06:20::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:20::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:20::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:20::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.17:06:20::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.17:06:20::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-07-27.17:06:25::SCWPlatform::Opened new HwDB with name system_wrapper_4
TRACE::2023-07-27.17:06:25::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.17:06:25::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-07-27.17:06:25::SCWMssOS::Writing the mss file completed E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.17:06:25::SCWMssOS::Commit changes completed.
TRACE::2023-07-27.17:06:25::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.17:06:25::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss with des name system_0
TRACE::2023-07-27.17:06:25::SCWMssOS::Writing the mss file completed E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.17:06:25::SCWMssOS::Commit changes completed.
TRACE::2023-07-27.17:06:25::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:25::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:25::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:25::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.17:06:25::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.17:06:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2023-07-27.17:06:25::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2023-07-27.17:06:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.17:06:25::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.17:06:25::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.17:06:25::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.17:06:25::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:25::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:25::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:25::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.17:06:25::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.17:06:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2023-07-27.17:06:25::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2023-07-27.17:06:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.17:06:25::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.17:06:25::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.17:06:25::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.17:06:25::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_1",
			"sysDefaultDom":	"standalone_ps7_cortexa9_1",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"bdbf3ebed9404a5f27eb090f19b330aa1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_1",
					"domainDispName":	"standalone_ps7_cortexa9_1",
					"domainDesc":	"standalone_ps7_cortexa9_1",
					"processors":	"ps7_cortexa9_1",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"181d78d5f98a35f9cd9bfffb1a52a6af1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-07-27.17:06:33::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2023-07-27.17:06:33::SCWPlatform::Sanity checking of platform is completed
LOG::2023-07-27.17:06:33::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2023-07-27.17:06:33::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-07-27.17:06:33::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-07-27.17:06:33::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-07-27.17:06:33::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-07-27.17:06:33::SCWSystem::Checking the domain standalone_ps7_cortexa9_1
LOG::2023-07-27.17:06:33::SCWSystem::Not a boot domain 
LOG::2023-07-27.17:06:33::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_1
TRACE::2023-07-27.17:06:33::SCWDomain::Generating domain artifcats
TRACE::2023-07-27.17:06:33::SCWMssOS::Generating standalone artifcats
TRACE::2023-07-27.17:06:33::SCWMssOS::Copying the qemu file from  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt To E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2023-07-27.17:06:33::SCWMssOS::Copying the qemu file from  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt To E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_1/qemu/
TRACE::2023-07-27.17:06:33::SCWMssOS:: Copying the user libraries. 
TRACE::2023-07-27.17:06:33::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:33::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:33::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:33::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.17:06:33::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.17:06:33::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2023-07-27.17:06:33::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2023-07-27.17:06:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.17:06:33::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.17:06:33::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.17:06:33::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.17:06:33::SCWMssOS::Completed writing the mss file at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp
TRACE::2023-07-27.17:06:33::SCWMssOS::Mss edits present, copying mssfile into export location E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.17:06:33::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-07-27.17:06:34::SCWMssOS::doing bsp build ... 
TRACE::2023-07-27.17:06:34::SCWMssOS::System Command Ran  E: & cd  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp & make 
TRACE::2023-07-27.17:06:34::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-07-27.17:06:34::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-07-27.17:06:34::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-07-27.17:06:34::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-27.17:06:34::SCWMssOS::make -C ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-07-27.17:06:34::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-07-27.17:06:34::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.17:06:34::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-07-27.17:06:34::SCWMssOS::make -C ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-07-27.17:06:34::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-07-27.17:06:34::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.17:06:34::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/ddrps_v1_2/src"

TRACE::2023-07-27.17:06:34::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-27.17:06:34::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-27.17:06:34::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.17:06:34::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/devcfg_v3_7/src"

TRACE::2023-07-27.17:06:34::SCWMssOS::make -C ps7_cortexa9_1/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-27.17:06:34::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-27.17:06:34::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.17:06:34::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/dmaps_v2_8/src"

TRACE::2023-07-27.17:06:34::SCWMssOS::make -C ps7_cortexa9_1/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-27.17:06:34::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-27.17:06:34::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.17:06:34::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/scugic_v4_7/src"

TRACE::2023-07-27.17:06:34::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-27.17:06:34::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-27.17:06:34::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.17:06:34::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/scutimer_v2_4/src"

TRACE::2023-07-27.17:06:34::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-07-27.17:06:34::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-07-27.17:06:34::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.17:06:34::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/scuwdt_v2_4/src"

TRACE::2023-07-27.17:06:34::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-27.17:06:34::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-27.17:06:34::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.17:06:34::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/standalone_v7_7/src"

TRACE::2023-07-27.17:06:34::SCWMssOS::make -C ps7_cortexa9_1/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-07-27.17:06:34::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-07-27.17:06:34::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.17:06:34::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/xadcps_v2_6/src"

TRACE::2023-07-27.17:06:34::SCWMssOS::make -C ps7_cortexa9_1/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-27.17:06:34::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-27.17:06:34::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.17:06:34::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-27.17:06:34::SCWMssOS::make -C ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-07-27.17:06:34::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-07-27.17:06:34::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.17:06:34::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-07-27.17:06:34::SCWMssOS::make -C ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-07-27.17:06:34::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-07-27.17:06:34::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.17:06:34::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/ddrps_v1_2/src"

TRACE::2023-07-27.17:06:34::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-07-27.17:06:34::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-07-27.17:06:34::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.17:06:34::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/devcfg_v3_7/src"

TRACE::2023-07-27.17:06:34::SCWMssOS::make -C ps7_cortexa9_1/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-27.17:06:34::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-27.17:06:34::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.17:06:34::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/dmaps_v2_8/src"

TRACE::2023-07-27.17:06:34::SCWMssOS::make -C ps7_cortexa9_1/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-07-27.17:06:34::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-07-27.17:06:34::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.17:06:34::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/scugic_v4_7/src"

TRACE::2023-07-27.17:06:34::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-27.17:06:34::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-27.17:06:34::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.17:06:34::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/scutimer_v2_4/src"

TRACE::2023-07-27.17:06:34::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-27.17:06:34::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-27.17:06:34::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.17:06:34::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/scuwdt_v2_4/src"

TRACE::2023-07-27.17:06:34::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-27.17:06:34::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-27.17:06:34::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.17:06:35::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/standalone_v7_7/src"

TRACE::2023-07-27.17:06:35::SCWMssOS::make -C ps7_cortexa9_1/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-07-27.17:06:35::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-07-27.17:06:35::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.17:06:35::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/xadcps_v2_6/src"

TRACE::2023-07-27.17:06:35::SCWMssOS::make -C ps7_cortexa9_1/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-27.17:06:35::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-27.17:06:35::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-27.17:06:36::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-07-27.17:06:36::SCWMssOS::make --no-print-directory archive

TRACE::2023-07-27.17:06:36::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_1/lib/libxil.a ps7_cortexa9_1/lib/xadcps_selftest.o ps7_cortexa9_1/lib/kill.o ps7_cortexa9_1/
TRACE::2023-07-27.17:06:36::SCWMssOS::lib/xscuwdt_g.o ps7_cortexa9_1/lib/xplatform_info.o ps7_cortexa9_1/lib/print.o ps7_cortexa9_1/lib/_exit.o ps7_cortexa9_1/lib/xi
TRACE::2023-07-27.17:06:36::SCWMssOS::l_testio.o ps7_cortexa9_1/lib/isatty.o ps7_cortexa9_1/lib/sleep.o ps7_cortexa9_1/lib/xdevcfg_hw.o ps7_cortexa9_1/lib/xadcps_int
TRACE::2023-07-27.17:06:36::SCWMssOS::r.o ps7_cortexa9_1/lib/xpm_counter.o ps7_cortexa9_1/lib/xdmaps_g.o ps7_cortexa9_1/lib/xscutimer_g.o ps7_cortexa9_1/lib/xdmaps_s
TRACE::2023-07-27.17:06:36::SCWMssOS::init.o ps7_cortexa9_1/lib/xscutimer_sinit.o ps7_cortexa9_1/lib/xil_cache.o ps7_cortexa9_1/lib/xil_util.o ps7_cortexa9_1/lib/inb
TRACE::2023-07-27.17:06:36::SCWMssOS::yte.o ps7_cortexa9_1/lib/xdmaps_selftest.o ps7_cortexa9_1/lib/xscutimer_selftest.o ps7_cortexa9_1/lib/xil_misc_psreset_api.o ps
TRACE::2023-07-27.17:06:36::SCWMssOS::7_cortexa9_1/lib/cpputest_time.o ps7_cortexa9_1/lib/close.o ps7_cortexa9_1/lib/xscugic_hw.o ps7_cortexa9_1/lib/xil_spinlock.o p
TRACE::2023-07-27.17:06:36::SCWMssOS::s7_cortexa9_1/lib/translation_table.o ps7_cortexa9_1/lib/write.o ps7_cortexa9_1/lib/xil_mem.o ps7_cortexa9_1/lib/boot.o ps7_cor
TRACE::2023-07-27.17:06:36::SCWMssOS::texa9_1/lib/cpu_init.o ps7_cortexa9_1/lib/xscugic_g.o ps7_cortexa9_1/lib/time.o ps7_cortexa9_1/lib/usleep.o ps7_cortexa9_1/lib/
TRACE::2023-07-27.17:06:36::SCWMssOS::xil_sleepcommon.o ps7_cortexa9_1/lib/xil_printf.o ps7_cortexa9_1/lib/unlink.o ps7_cortexa9_1/lib/xadcps.o ps7_cortexa9_1/lib/xd
TRACE::2023-07-27.17:06:36::SCWMssOS::maps_hw.o ps7_cortexa9_1/lib/xscugic_intr.o ps7_cortexa9_1/lib/xscugic_sinit.o ps7_cortexa9_1/lib/xil_sleeptimer.o ps7_cortexa9
TRACE::2023-07-27.17:06:36::SCWMssOS::_1/lib/fcntl.o ps7_cortexa9_1/lib/open.o ps7_cortexa9_1/lib/outbyte.o ps7_cortexa9_1/lib/xinterrupt_wrap.o ps7_cortexa9_1/lib/r
TRACE::2023-07-27.17:06:36::SCWMssOS::ead.o ps7_cortexa9_1/lib/xtime_l.o ps7_cortexa9_1/lib/xl2cc_counter.o ps7_cortexa9_1/lib/asm_vectors.o ps7_cortexa9_1/lib/xdevc
TRACE::2023-07-27.17:06:36::SCWMssOS::fg_intr.o ps7_cortexa9_1/lib/abort.o ps7_cortexa9_1/lib/xdevcfg_g.o ps7_cortexa9_1/lib/getpid.o ps7_cortexa9_1/lib/xil_testcach
TRACE::2023-07-27.17:06:36::SCWMssOS::e.o ps7_cortexa9_1/lib/xdevcfg_sinit.o ps7_cortexa9_1/lib/xdmaps.o ps7_cortexa9_1/lib/xscutimer.o ps7_cortexa9_1/lib/xscuwdt.o 
TRACE::2023-07-27.17:06:36::SCWMssOS::ps7_cortexa9_1/lib/xdevcfg_selftest.o ps7_cortexa9_1/lib/_sbrk.o ps7_cortexa9_1/lib/xscuwdt_sinit.o ps7_cortexa9_1/lib/sbrk.o p
TRACE::2023-07-27.17:06:36::SCWMssOS::s7_cortexa9_1/lib/fstat.o ps7_cortexa9_1/lib/errno.o ps7_cortexa9_1/lib/lseek.o ps7_cortexa9_1/lib/vectors.o ps7_cortexa9_1/lib
TRACE::2023-07-27.17:06:36::SCWMssOS::/xil_exception.o ps7_cortexa9_1/lib/xil_testmem.o ps7_cortexa9_1/lib/putnum.o ps7_cortexa9_1/lib/xil_clocking.o ps7_cortexa9_1/
TRACE::2023-07-27.17:06:36::SCWMssOS::lib/xil_assert.o ps7_cortexa9_1/lib/xscuwdt_selftest.o ps7_cortexa9_1/lib/xcoresightpsdcc.o ps7_cortexa9_1/lib/xscugic.o ps7_co
TRACE::2023-07-27.17:06:36::SCWMssOS::rtexa9_1/lib/xadcps_g.o ps7_cortexa9_1/lib/xscugic_selftest.o ps7_cortexa9_1/lib/xil-crt0.o ps7_cortexa9_1/lib/xadcps_sinit.o p
TRACE::2023-07-27.17:06:36::SCWMssOS::s7_cortexa9_1/lib/xil_mmu.o ps7_cortexa9_1/lib/_open.o ps7_cortexa9_1/lib/xdevcfg.o

TRACE::2023-07-27.17:06:36::SCWMssOS::'Finished building libraries'

TRACE::2023-07-27.17:06:36::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-07-27.17:06:36::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-07-27.17:06:36::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_1
LOG::2023-07-27.17:06:36::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2023-07-27.17:06:36::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2023-07-27.17:06:36::SCWPlatform::Started preparing the platform 
TRACE::2023-07-27.17:06:36::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2023-07-27.17:06:36::SCWSystem::dir created 
TRACE::2023-07-27.17:06:36::SCWSystem::Writing the bif 
TRACE::2023-07-27.17:06:36::SCWPlatform::Started writing the spfm file 
TRACE::2023-07-27.17:06:36::SCWPlatform::Started writing the xpfm file 
TRACE::2023-07-27.17:06:36::SCWPlatform::Completed generating the platform
TRACE::2023-07-27.17:06:36::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.17:06:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-27.17:06:36::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-27.17:06:36::SCWMssOS::Commit changes completed.
TRACE::2023-07-27.17:06:36::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.17:06:36::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss with des name system_0
TRACE::2023-07-27.17:06:36::SCWMssOS::Writing the mss file completed E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.17:06:36::SCWMssOS::Commit changes completed.
TRACE::2023-07-27.17:06:36::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:36::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:36::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:36::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.17:06:36::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.17:06:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2023-07-27.17:06:36::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2023-07-27.17:06:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.17:06:36::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.17:06:36::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.17:06:36::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-27.17:06:36::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:36::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:36::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:36::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.17:06:36::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.17:06:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2023-07-27.17:06:36::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2023-07-27.17:06:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.17:06:36::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.17:06:36::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.17:06:36::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.17:06:36::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_1",
			"sysDefaultDom":	"standalone_ps7_cortexa9_1",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"bdbf3ebed9404a5f27eb090f19b330aa1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_1",
					"domainDispName":	"standalone_ps7_cortexa9_1",
					"domainDesc":	"standalone_ps7_cortexa9_1",
					"processors":	"ps7_cortexa9_1",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"181d78d5f98a35f9cd9bfffb1a52a6af",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-07-27.17:06:36::SCWPlatform::updated the xpfm file.
TRACE::2023-07-27.17:06:36::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:36::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:36::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:36::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-27.17:06:36::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-27.17:06:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-27.17:06:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2023-07-27.17:06:36::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2023-07-27.17:06:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-27.17:06:36::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-27.17:06:36::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-27.17:06:36::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:47:50::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:47:50::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:47:50::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:47:50::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.09:47:50::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:47:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:47:50::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-07-28.09:47:56::SCWPlatform::Opened new HwDB with name system_wrapper_3
TRACE::2023-07-28.09:47:56::SCWReader::Active system found as  system_wrapper
TRACE::2023-07-28.09:47:56::SCWReader::Handling sysconfig system_wrapper
TRACE::2023-07-28.09:47:56::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-28.09:47:56::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-07-28.09:47:56::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-07-28.09:47:56::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:47:56::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:47:56::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:47:56::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.09:47:56::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:47:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:47:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2023-07-28.09:47:56::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2023-07-28.09:47:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.09:47:56::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:47:56::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:47:56::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:47:56::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.09:47:56::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:47:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:47:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2023-07-28.09:47:56::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2023-07-28.09:47:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.09:47:56::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:47:56::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:47:56::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:47:56::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.09:47:56::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:47:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:47:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2023-07-28.09:47:56::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2023-07-28.09:47:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.09:47:56::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-07-28.09:47:56::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:47:56::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:47:56::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:47:56::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.09:47:56::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:47:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:47:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2023-07-28.09:47:56::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2023-07-28.09:47:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.09:47:56::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.09:47:56::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-07-28.09:47:56::SCWMssOS::No sw design opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.09:47:56::SCWMssOS::mss exists loading the mss file  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.09:47:56::SCWMssOS::Opened the sw design from mss  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.09:47:56::SCWMssOS::Adding the swdes entry E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-07-28.09:47:56::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-28.09:47:56::SCWMssOS::Opened the sw design.  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.09:47:56::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:47:56::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:47:56::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:47:56::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.09:47:56::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:47:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:47:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2023-07-28.09:47:56::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2023-07-28.09:47:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.09:47:56::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.09:47:56::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.09:47:56::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.09:47:56::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2023-07-28.09:47:56::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:47:56::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:47:56::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:47:56::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.09:47:56::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:47:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:47:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2023-07-28.09:47:56::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2023-07-28.09:47:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.09:47:56::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.09:47:56::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.09:47:56::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.09:47:56::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-07-28.09:47:56::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.09:47:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.09:47:56::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.09:47:56::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.09:47:56::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-28.09:47:56::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-28.09:47:56::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:47:56::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:47:56::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:47:56::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.09:47:56::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:47:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:47:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2023-07-28.09:47:56::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2023-07-28.09:47:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.09:47:56::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.09:47:56::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.09:47:56::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.09:47:56::SCWReader::No isolation master present  
TRACE::2023-07-28.09:47:56::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-28.09:47:56::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-07-28.09:47:56::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-07-28.09:47:56::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:47:56::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:47:56::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:47:56::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.09:47:56::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:47:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:47:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2023-07-28.09:47:56::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2023-07-28.09:47:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.09:47:56::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:47:56::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:47:56::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:47:56::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.09:47:56::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:47:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:47:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2023-07-28.09:47:56::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2023-07-28.09:47:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.09:47:56::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:47:56::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:47:56::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:47:56::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.09:47:56::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:47:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:47:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2023-07-28.09:47:56::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2023-07-28.09:47:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.09:47:56::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:47:56::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.09:47:56::SCWMssOS::No sw design opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:47:56::SCWMssOS::mss exists loading the mss file  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:47:56::SCWMssOS::Opened the sw design from mss  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:47:56::SCWMssOS::Adding the swdes entry E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss with des name system_0
TRACE::2023-07-28.09:47:56::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-28.09:47:56::SCWMssOS::Opened the sw design.  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:47:56::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:47:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.09:47:56::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.09:47:56::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.09:47:56::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-28.09:47:56::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-28.09:47:56::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:47:56::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:47:56::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:47:56::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.09:47:56::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:47:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:47:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2023-07-28.09:47:56::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2023-07-28.09:47:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.09:47:56::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:47:56::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.09:47:56::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:47:56::SCWReader::No isolation master present  
TRACE::2023-07-28.09:47:58::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.09:47:58::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.09:47:58::SCWPlatform:: Platform location is E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa
TRACE::2023-07-28.09:47:58::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.09:47:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:48:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.09:48:02::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-07-28.09:48:02::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:48:02::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:48:02::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:48:02::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.09:48:02::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:48:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:48:02::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2023-07-28.09:48:02::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2023-07-28.09:48:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.09:48:02::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:48:02::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:48:02::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:48:02::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.09:48:02::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:48:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:48:02::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2023-07-28.09:48:02::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2023-07-28.09:48:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.09:48:02::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.09:48:02::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.09:48:02::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.09:48:02::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.09:48:02::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.09:48:02::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.09:48:02::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa
TRACE::2023-07-28.09:48:02::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.09:48:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:48:02::SCWPlatform::update - Opened existing hwdb system_wrapper_4
TRACE::2023-07-28.09:48:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.09:48:02::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_1
TRACE::2023-07-28.09:48:02::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:48:02::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:48:02::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:48:02::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.09:48:02::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:48:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:48:02::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2023-07-28.09:48:02::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2023-07-28.09:48:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.09:48:02::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:48:02::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:48:02::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:48:02::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.09:48:02::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:48:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:48:02::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2023-07-28.09:48:02::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2023-07-28.09:48:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.09:48:02::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:48:02::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.09:48:02::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:48:02::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.09:48:02::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.09:48:02::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.09:48:02::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa
TRACE::2023-07-28.09:48:02::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.09:48:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:48:02::SCWPlatform::update - Opened existing hwdb system_wrapper_4
TRACE::2023-07-28.09:48:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.09:48:02::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.09:48:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.09:48:02::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.09:48:02::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.09:48:02::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-07-28.09:48:02::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.09:48:02::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:48:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.09:48:02::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.09:48:02::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.09:48:02::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_1
TRACE::2023-07-28.09:48:02::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:48:02::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:48:02::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:48:02::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:48:02::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.09:48:02::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:48:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:48:02::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-07-28.09:48:06::SCWPlatform::Opened new HwDB with name system_wrapper_5
TRACE::2023-07-28.09:48:06::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.09:48:06::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-07-28.09:48:06::SCWMssOS::Writing the mss file completed E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.09:48:06::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.09:48:06::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:48:06::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss with des name system_0
TRACE::2023-07-28.09:48:06::SCWMssOS::Writing the mss file completed E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:48:06::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.09:48:06::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:48:06::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:48:06::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:48:06::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.09:48:06::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:48:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:48:06::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2023-07-28.09:48:06::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2023-07-28.09:48:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.09:48:06::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.09:48:06::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.09:48:06::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.09:48:06::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:48:06::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:48:06::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:48:06::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.09:48:06::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:48:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:48:06::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2023-07-28.09:48:06::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2023-07-28.09:48:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.09:48:06::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:48:06::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.09:48:06::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:48:06::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_1",
			"sysDefaultDom":	"standalone_ps7_cortexa9_1",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"bdbf3ebed9404a5f27eb090f19b330aa1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_1",
					"domainDispName":	"standalone_ps7_cortexa9_1",
					"domainDesc":	"standalone_ps7_cortexa9_1",
					"processors":	"ps7_cortexa9_1",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"181d78d5f98a35f9cd9bfffb1a52a6af1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-07-28.09:48:34::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2023-07-28.09:48:34::SCWPlatform::Sanity checking of platform is completed
LOG::2023-07-28.09:48:34::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2023-07-28.09:48:34::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-07-28.09:48:34::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-07-28.09:48:34::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-07-28.09:48:34::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-07-28.09:48:34::SCWSystem::Checking the domain standalone_ps7_cortexa9_1
LOG::2023-07-28.09:48:34::SCWSystem::Not a boot domain 
LOG::2023-07-28.09:48:34::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_1
TRACE::2023-07-28.09:48:34::SCWDomain::Generating domain artifcats
TRACE::2023-07-28.09:48:34::SCWMssOS::Generating standalone artifcats
TRACE::2023-07-28.09:48:34::SCWMssOS::Copying the qemu file from  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt To E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2023-07-28.09:48:34::SCWMssOS::Copying the qemu file from  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt To E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_1/qemu/
TRACE::2023-07-28.09:48:34::SCWMssOS:: Copying the user libraries. 
TRACE::2023-07-28.09:48:34::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:48:34::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:48:34::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:48:34::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.09:48:34::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:48:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:48:34::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2023-07-28.09:48:34::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2023-07-28.09:48:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.09:48:34::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:48:34::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.09:48:34::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:48:34::SCWMssOS::Completed writing the mss file at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp
TRACE::2023-07-28.09:48:34::SCWMssOS::Mss edits present, copying mssfile into export location E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:48:34::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-07-28.09:48:35::SCWMssOS::doing bsp build ... 
TRACE::2023-07-28.09:48:35::SCWMssOS::System Command Ran  E: & cd  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp & make 
TRACE::2023-07-28.09:48:35::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-07-28.09:48:35::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-07-28.09:48:35::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-07-28.09:48:35::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-28.09:48:35::SCWMssOS::make -C ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-07-28.09:48:35::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-07-28.09:48:35::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.09:48:35::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-07-28.09:48:35::SCWMssOS::make -C ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-07-28.09:48:35::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-07-28.09:48:35::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.09:48:35::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/ddrps_v1_2/src"

TRACE::2023-07-28.09:48:35::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-28.09:48:35::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-28.09:48:35::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.09:48:35::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/devcfg_v3_7/src"

TRACE::2023-07-28.09:48:35::SCWMssOS::make -C ps7_cortexa9_1/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.09:48:35::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.09:48:35::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.09:48:35::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/dmaps_v2_8/src"

TRACE::2023-07-28.09:48:35::SCWMssOS::make -C ps7_cortexa9_1/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-28.09:48:35::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-28.09:48:35::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.09:48:35::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/scugic_v4_7/src"

TRACE::2023-07-28.09:48:35::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.09:48:35::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.09:48:35::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.09:48:35::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/scutimer_v2_4/src"

TRACE::2023-07-28.09:48:35::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-07-28.09:48:35::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-07-28.09:48:35::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.09:48:35::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/scuwdt_v2_4/src"

TRACE::2023-07-28.09:48:35::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.09:48:35::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.09:48:35::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.09:48:35::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/standalone_v7_7/src"

TRACE::2023-07-28.09:48:35::SCWMssOS::make -C ps7_cortexa9_1/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-07-28.09:48:35::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-07-28.09:48:35::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.09:48:35::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/xadcps_v2_6/src"

TRACE::2023-07-28.09:48:35::SCWMssOS::make -C ps7_cortexa9_1/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.09:48:35::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.09:48:35::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.09:48:36::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-28.09:48:36::SCWMssOS::make -C ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-07-28.09:48:36::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-07-28.09:48:36::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.09:48:36::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-07-28.09:48:36::SCWMssOS::make -C ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-07-28.09:48:36::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-07-28.09:48:36::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.09:48:36::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/ddrps_v1_2/src"

TRACE::2023-07-28.09:48:36::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-07-28.09:48:36::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-07-28.09:48:36::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.09:48:36::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/devcfg_v3_7/src"

TRACE::2023-07-28.09:48:36::SCWMssOS::make -C ps7_cortexa9_1/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.09:48:36::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.09:48:36::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.09:48:36::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/dmaps_v2_8/src"

TRACE::2023-07-28.09:48:36::SCWMssOS::make -C ps7_cortexa9_1/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-07-28.09:48:36::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-07-28.09:48:36::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.09:48:36::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/scugic_v4_7/src"

TRACE::2023-07-28.09:48:36::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.09:48:36::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.09:48:36::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.09:48:36::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/scutimer_v2_4/src"

TRACE::2023-07-28.09:48:36::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-28.09:48:36::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-28.09:48:36::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.09:48:36::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/scuwdt_v2_4/src"

TRACE::2023-07-28.09:48:36::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.09:48:36::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.09:48:36::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.09:48:36::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/standalone_v7_7/src"

TRACE::2023-07-28.09:48:36::SCWMssOS::make -C ps7_cortexa9_1/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-07-28.09:48:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-07-28.09:48:36::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.09:48:36::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/xadcps_v2_6/src"

TRACE::2023-07-28.09:48:36::SCWMssOS::make -C ps7_cortexa9_1/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.09:48:36::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.09:48:36::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.09:48:37::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-07-28.09:48:37::SCWMssOS::make --no-print-directory archive

TRACE::2023-07-28.09:48:37::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_1/lib/libxil.a ps7_cortexa9_1/lib/xadcps_selftest.o ps7_cortexa9_1/lib/kill.o ps7_cortexa9_1/
TRACE::2023-07-28.09:48:37::SCWMssOS::lib/xscuwdt_g.o ps7_cortexa9_1/lib/xplatform_info.o ps7_cortexa9_1/lib/print.o ps7_cortexa9_1/lib/_exit.o ps7_cortexa9_1/lib/xi
TRACE::2023-07-28.09:48:37::SCWMssOS::l_testio.o ps7_cortexa9_1/lib/isatty.o ps7_cortexa9_1/lib/sleep.o ps7_cortexa9_1/lib/xdevcfg_hw.o ps7_cortexa9_1/lib/xadcps_int
TRACE::2023-07-28.09:48:37::SCWMssOS::r.o ps7_cortexa9_1/lib/xpm_counter.o ps7_cortexa9_1/lib/xdmaps_g.o ps7_cortexa9_1/lib/xscutimer_g.o ps7_cortexa9_1/lib/xdmaps_s
TRACE::2023-07-28.09:48:37::SCWMssOS::init.o ps7_cortexa9_1/lib/xscutimer_sinit.o ps7_cortexa9_1/lib/xil_cache.o ps7_cortexa9_1/lib/xil_util.o ps7_cortexa9_1/lib/inb
TRACE::2023-07-28.09:48:37::SCWMssOS::yte.o ps7_cortexa9_1/lib/xdmaps_selftest.o ps7_cortexa9_1/lib/xscutimer_selftest.o ps7_cortexa9_1/lib/xil_misc_psreset_api.o ps
TRACE::2023-07-28.09:48:37::SCWMssOS::7_cortexa9_1/lib/cpputest_time.o ps7_cortexa9_1/lib/close.o ps7_cortexa9_1/lib/xscugic_hw.o ps7_cortexa9_1/lib/xil_spinlock.o p
TRACE::2023-07-28.09:48:37::SCWMssOS::s7_cortexa9_1/lib/translation_table.o ps7_cortexa9_1/lib/write.o ps7_cortexa9_1/lib/xil_mem.o ps7_cortexa9_1/lib/boot.o ps7_cor
TRACE::2023-07-28.09:48:37::SCWMssOS::texa9_1/lib/cpu_init.o ps7_cortexa9_1/lib/xscugic_g.o ps7_cortexa9_1/lib/time.o ps7_cortexa9_1/lib/usleep.o ps7_cortexa9_1/lib/
TRACE::2023-07-28.09:48:37::SCWMssOS::xil_sleepcommon.o ps7_cortexa9_1/lib/xil_printf.o ps7_cortexa9_1/lib/unlink.o ps7_cortexa9_1/lib/xadcps.o ps7_cortexa9_1/lib/xd
TRACE::2023-07-28.09:48:37::SCWMssOS::maps_hw.o ps7_cortexa9_1/lib/xscugic_intr.o ps7_cortexa9_1/lib/xscugic_sinit.o ps7_cortexa9_1/lib/xil_sleeptimer.o ps7_cortexa9
TRACE::2023-07-28.09:48:37::SCWMssOS::_1/lib/fcntl.o ps7_cortexa9_1/lib/open.o ps7_cortexa9_1/lib/outbyte.o ps7_cortexa9_1/lib/xinterrupt_wrap.o ps7_cortexa9_1/lib/r
TRACE::2023-07-28.09:48:37::SCWMssOS::ead.o ps7_cortexa9_1/lib/xtime_l.o ps7_cortexa9_1/lib/xl2cc_counter.o ps7_cortexa9_1/lib/asm_vectors.o ps7_cortexa9_1/lib/xdevc
TRACE::2023-07-28.09:48:37::SCWMssOS::fg_intr.o ps7_cortexa9_1/lib/abort.o ps7_cortexa9_1/lib/xdevcfg_g.o ps7_cortexa9_1/lib/getpid.o ps7_cortexa9_1/lib/xil_testcach
TRACE::2023-07-28.09:48:37::SCWMssOS::e.o ps7_cortexa9_1/lib/xdevcfg_sinit.o ps7_cortexa9_1/lib/xdmaps.o ps7_cortexa9_1/lib/xscutimer.o ps7_cortexa9_1/lib/xscuwdt.o 
TRACE::2023-07-28.09:48:37::SCWMssOS::ps7_cortexa9_1/lib/xdevcfg_selftest.o ps7_cortexa9_1/lib/_sbrk.o ps7_cortexa9_1/lib/xscuwdt_sinit.o ps7_cortexa9_1/lib/sbrk.o p
TRACE::2023-07-28.09:48:37::SCWMssOS::s7_cortexa9_1/lib/fstat.o ps7_cortexa9_1/lib/errno.o ps7_cortexa9_1/lib/lseek.o ps7_cortexa9_1/lib/vectors.o ps7_cortexa9_1/lib
TRACE::2023-07-28.09:48:37::SCWMssOS::/xil_exception.o ps7_cortexa9_1/lib/xil_testmem.o ps7_cortexa9_1/lib/putnum.o ps7_cortexa9_1/lib/xil_clocking.o ps7_cortexa9_1/
TRACE::2023-07-28.09:48:37::SCWMssOS::lib/xil_assert.o ps7_cortexa9_1/lib/xscuwdt_selftest.o ps7_cortexa9_1/lib/xcoresightpsdcc.o ps7_cortexa9_1/lib/xscugic.o ps7_co
TRACE::2023-07-28.09:48:37::SCWMssOS::rtexa9_1/lib/xadcps_g.o ps7_cortexa9_1/lib/xscugic_selftest.o ps7_cortexa9_1/lib/xil-crt0.o ps7_cortexa9_1/lib/xadcps_sinit.o p
TRACE::2023-07-28.09:48:37::SCWMssOS::s7_cortexa9_1/lib/xil_mmu.o ps7_cortexa9_1/lib/_open.o ps7_cortexa9_1/lib/xdevcfg.o

TRACE::2023-07-28.09:48:37::SCWMssOS::'Finished building libraries'

TRACE::2023-07-28.09:48:37::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-07-28.09:48:37::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-07-28.09:48:37::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_1
LOG::2023-07-28.09:48:37::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2023-07-28.09:48:37::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2023-07-28.09:48:37::SCWPlatform::Started preparing the platform 
TRACE::2023-07-28.09:48:37::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2023-07-28.09:48:37::SCWSystem::dir created 
TRACE::2023-07-28.09:48:37::SCWSystem::Writing the bif 
TRACE::2023-07-28.09:48:37::SCWPlatform::Started writing the spfm file 
TRACE::2023-07-28.09:48:37::SCWPlatform::Started writing the xpfm file 
TRACE::2023-07-28.09:48:37::SCWPlatform::Completed generating the platform
TRACE::2023-07-28.09:48:37::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.09:48:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.09:48:37::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.09:48:37::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.09:48:37::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:48:37::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss with des name system_0
TRACE::2023-07-28.09:48:37::SCWMssOS::Writing the mss file completed E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:48:37::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.09:48:37::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:48:37::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:48:37::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:48:37::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.09:48:37::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:48:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:48:37::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2023-07-28.09:48:37::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2023-07-28.09:48:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.09:48:37::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.09:48:37::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.09:48:37::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.09:48:37::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:48:37::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:48:37::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:48:37::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.09:48:37::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:48:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:48:37::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2023-07-28.09:48:37::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2023-07-28.09:48:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.09:48:37::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:48:37::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.09:48:37::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:48:37::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_1",
			"sysDefaultDom":	"standalone_ps7_cortexa9_1",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"bdbf3ebed9404a5f27eb090f19b330aa1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_1",
					"domainDispName":	"standalone_ps7_cortexa9_1",
					"domainDesc":	"standalone_ps7_cortexa9_1",
					"processors":	"ps7_cortexa9_1",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"181d78d5f98a35f9cd9bfffb1a52a6af",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-07-28.09:48:37::SCWPlatform::updated the xpfm file.
TRACE::2023-07-28.09:48:38::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:48:38::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:48:38::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:48:38::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.09:48:38::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:48:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:48:38::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_5
TRACE::2023-07-28.09:48:38::SCWPlatform::Opened existing hwdb system_wrapper_5
TRACE::2023-07-28.09:48:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.09:48:38::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:48:38::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.09:48:38::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:56:47::SCWPlatform::Clearing the existing platform
TRACE::2023-07-28.09:56:47::SCWSystem::Clearing the existing sysconfig
TRACE::2023-07-28.09:56:47::SCWBDomain::clearing the fsbl build
TRACE::2023-07-28.09:56:47::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.09:56:47::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:56:47::SCWSystem::Clearing the domains completed.
TRACE::2023-07-28.09:56:47::SCWPlatform::Clearing the opened hw db.
TRACE::2023-07-28.09:56:47::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:47::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:47::SCWPlatform:: Platform location is E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.09:56:47::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:56:47::SCWPlatform::Removing the HwDB with name E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:47::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:47::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:47::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:47::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.09:56:47::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:56:47::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-07-28.09:56:51::SCWPlatform::Opened new HwDB with name system_wrapper_7
TRACE::2023-07-28.09:56:51::SCWReader::Active system found as  system_wrapper
TRACE::2023-07-28.09:56:51::SCWReader::Handling sysconfig system_wrapper
TRACE::2023-07-28.09:56:51::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-28.09:56:51::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-07-28.09:56:51::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-07-28.09:56:51::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:51::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:51::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:51::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.09:56:51::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:56:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2023-07-28.09:56:51::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2023-07-28.09:56:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.09:56:51::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:51::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:51::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:51::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.09:56:51::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:56:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2023-07-28.09:56:51::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2023-07-28.09:56:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.09:56:51::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:51::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:51::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:51::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.09:56:51::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:56:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2023-07-28.09:56:51::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2023-07-28.09:56:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.09:56:51::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-07-28.09:56:51::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:51::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:51::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:51::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.09:56:51::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:56:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2023-07-28.09:56:51::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2023-07-28.09:56:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.09:56:51::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.09:56:51::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-07-28.09:56:51::SCWMssOS::No sw design opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.09:56:51::SCWMssOS::mss exists loading the mss file  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.09:56:51::SCWMssOS::Opened the sw design from mss  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.09:56:51::SCWMssOS::Adding the swdes entry E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-07-28.09:56:51::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-28.09:56:51::SCWMssOS::Opened the sw design.  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.09:56:51::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:51::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:51::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:51::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.09:56:51::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:56:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2023-07-28.09:56:51::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2023-07-28.09:56:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.09:56:51::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.09:56:51::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.09:56:51::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.09:56:51::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2023-07-28.09:56:51::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:51::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:51::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:51::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.09:56:51::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:56:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2023-07-28.09:56:51::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2023-07-28.09:56:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.09:56:51::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.09:56:51::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.09:56:51::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.09:56:51::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-07-28.09:56:51::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.09:56:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.09:56:51::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.09:56:51::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.09:56:51::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-28.09:56:51::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-28.09:56:51::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:51::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:51::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:51::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.09:56:51::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:56:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2023-07-28.09:56:51::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2023-07-28.09:56:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.09:56:51::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.09:56:51::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.09:56:51::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.09:56:51::SCWReader::No isolation master present  
TRACE::2023-07-28.09:56:51::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-28.09:56:51::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-07-28.09:56:51::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-07-28.09:56:51::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:51::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:51::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:51::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.09:56:51::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:56:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2023-07-28.09:56:51::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2023-07-28.09:56:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.09:56:51::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:51::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:51::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:51::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.09:56:51::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:56:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2023-07-28.09:56:51::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2023-07-28.09:56:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.09:56:51::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:51::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:51::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:51::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.09:56:51::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:56:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2023-07-28.09:56:51::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2023-07-28.09:56:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.09:56:51::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:56:51::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.09:56:51::SCWMssOS::No sw design opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:56:51::SCWMssOS::mss exists loading the mss file  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:56:51::SCWMssOS::Opened the sw design from mss  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:56:51::SCWMssOS::Adding the swdes entry E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss with des name system_0
TRACE::2023-07-28.09:56:51::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-28.09:56:51::SCWMssOS::Opened the sw design.  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:56:51::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:56:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.09:56:51::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.09:56:51::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.09:56:51::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-28.09:56:51::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-28.09:56:51::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:51::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:51::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:51::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.09:56:51::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:56:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2023-07-28.09:56:51::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2023-07-28.09:56:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.09:56:51::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:56:51::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.09:56:51::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:56:51::SCWReader::No isolation master present  
TRACE::2023-07-28.09:56:53::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.09:56:53::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.09:56:53::SCWPlatform:: Platform location is E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa
TRACE::2023-07-28.09:56:53::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.09:56:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:56:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.09:56:59::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-07-28.09:56:59::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:59::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:59::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:59::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.09:56:59::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:56:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2023-07-28.09:56:59::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2023-07-28.09:56:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.09:56:59::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:59::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:59::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:59::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.09:56:59::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:56:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2023-07-28.09:56:59::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2023-07-28.09:56:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.09:56:59::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.09:56:59::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.09:56:59::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.09:56:59::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.09:56:59::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.09:56:59::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.09:56:59::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa
TRACE::2023-07-28.09:56:59::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.09:56:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:56:59::SCWPlatform::update - Opened existing hwdb system_wrapper_8
TRACE::2023-07-28.09:56:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.09:56:59::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_1
TRACE::2023-07-28.09:56:59::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:59::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:59::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:59::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.09:56:59::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:56:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2023-07-28.09:56:59::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2023-07-28.09:56:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.09:56:59::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:59::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:59::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:59::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.09:56:59::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:56:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2023-07-28.09:56:59::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2023-07-28.09:56:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.09:56:59::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:56:59::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.09:56:59::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:56:59::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.09:56:59::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.09:56:59::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.09:56:59::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa
TRACE::2023-07-28.09:56:59::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.09:56:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:56:59::SCWPlatform::update - Opened existing hwdb system_wrapper_8
TRACE::2023-07-28.09:56:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.09:56:59::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.09:56:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.09:56:59::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.09:56:59::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.09:56:59::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-07-28.09:56:59::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.09:56:59::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:56:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.09:56:59::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.09:56:59::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.09:56:59::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_1
TRACE::2023-07-28.09:56:59::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:56:59::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:59::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:59::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:59::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.09:56:59::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:56:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:56:59::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-07-28.09:57:05::SCWPlatform::Opened new HwDB with name system_wrapper_9
TRACE::2023-07-28.09:57:05::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.09:57:05::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-07-28.09:57:05::SCWMssOS::Writing the mss file completed E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.09:57:05::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.09:57:05::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:57:05::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss with des name system_0
TRACE::2023-07-28.09:57:05::SCWMssOS::Writing the mss file completed E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:57:05::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.09:57:05::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:57:05::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:57:05::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:57:05::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.09:57:05::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:57:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:57:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2023-07-28.09:57:05::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2023-07-28.09:57:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.09:57:05::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.09:57:05::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.09:57:05::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.09:57:05::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:57:05::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:57:05::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:57:05::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.09:57:05::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:57:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:57:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2023-07-28.09:57:05::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2023-07-28.09:57:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.09:57:05::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:57:05::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.09:57:05::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:57:05::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_1",
			"sysDefaultDom":	"standalone_ps7_cortexa9_1",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"bdbf3ebed9404a5f27eb090f19b330aa1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_1",
					"domainDispName":	"standalone_ps7_cortexa9_1",
					"domainDesc":	"standalone_ps7_cortexa9_1",
					"processors":	"ps7_cortexa9_1",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"181d78d5f98a35f9cd9bfffb1a52a6af1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-07-28.09:57:12::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2023-07-28.09:57:12::SCWPlatform::Sanity checking of platform is completed
LOG::2023-07-28.09:57:12::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2023-07-28.09:57:12::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-07-28.09:57:12::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-07-28.09:57:12::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-07-28.09:57:12::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-07-28.09:57:12::SCWSystem::Checking the domain standalone_ps7_cortexa9_1
LOG::2023-07-28.09:57:12::SCWSystem::Not a boot domain 
LOG::2023-07-28.09:57:12::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_1
TRACE::2023-07-28.09:57:12::SCWDomain::Generating domain artifcats
TRACE::2023-07-28.09:57:12::SCWMssOS::Generating standalone artifcats
TRACE::2023-07-28.09:57:12::SCWMssOS::Copying the qemu file from  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt To E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2023-07-28.09:57:12::SCWMssOS::Copying the qemu file from  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt To E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_1/qemu/
TRACE::2023-07-28.09:57:12::SCWMssOS:: Copying the user libraries. 
TRACE::2023-07-28.09:57:12::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:57:12::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:57:12::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:57:12::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.09:57:12::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:57:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:57:12::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2023-07-28.09:57:12::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2023-07-28.09:57:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.09:57:12::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:57:12::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.09:57:12::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:57:12::SCWMssOS::Completed writing the mss file at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp
TRACE::2023-07-28.09:57:12::SCWMssOS::Mss edits present, copying mssfile into export location E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:57:12::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-07-28.09:57:12::SCWMssOS::doing bsp build ... 
TRACE::2023-07-28.09:57:12::SCWMssOS::System Command Ran  E: & cd  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp & make 
TRACE::2023-07-28.09:57:12::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-07-28.09:57:12::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-07-28.09:57:12::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-07-28.09:57:12::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-28.09:57:12::SCWMssOS::make -C ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-07-28.09:57:12::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-07-28.09:57:12::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.09:57:12::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-07-28.09:57:12::SCWMssOS::make -C ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-07-28.09:57:12::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-07-28.09:57:12::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.09:57:12::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/ddrps_v1_2/src"

TRACE::2023-07-28.09:57:12::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-28.09:57:12::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-28.09:57:12::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.09:57:12::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/devcfg_v3_7/src"

TRACE::2023-07-28.09:57:12::SCWMssOS::make -C ps7_cortexa9_1/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.09:57:12::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.09:57:12::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.09:57:12::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/dmaps_v2_8/src"

TRACE::2023-07-28.09:57:12::SCWMssOS::make -C ps7_cortexa9_1/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-28.09:57:12::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-28.09:57:12::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.09:57:12::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/scugic_v4_7/src"

TRACE::2023-07-28.09:57:12::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.09:57:12::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.09:57:12::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.09:57:12::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/scutimer_v2_4/src"

TRACE::2023-07-28.09:57:12::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-07-28.09:57:12::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-07-28.09:57:12::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.09:57:12::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/scuwdt_v2_4/src"

TRACE::2023-07-28.09:57:12::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.09:57:12::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.09:57:12::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.09:57:12::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/standalone_v7_7/src"

TRACE::2023-07-28.09:57:13::SCWMssOS::make -C ps7_cortexa9_1/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-07-28.09:57:13::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-07-28.09:57:13::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.09:57:13::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/xadcps_v2_6/src"

TRACE::2023-07-28.09:57:13::SCWMssOS::make -C ps7_cortexa9_1/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.09:57:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.09:57:13::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.09:57:13::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-28.09:57:13::SCWMssOS::make -C ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-07-28.09:57:13::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-07-28.09:57:13::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.09:57:13::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-07-28.09:57:13::SCWMssOS::make -C ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-07-28.09:57:13::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-07-28.09:57:13::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.09:57:13::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/ddrps_v1_2/src"

TRACE::2023-07-28.09:57:13::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-07-28.09:57:13::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-07-28.09:57:13::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.09:57:13::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/devcfg_v3_7/src"

TRACE::2023-07-28.09:57:13::SCWMssOS::make -C ps7_cortexa9_1/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.09:57:13::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.09:57:13::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.09:57:13::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/dmaps_v2_8/src"

TRACE::2023-07-28.09:57:13::SCWMssOS::make -C ps7_cortexa9_1/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-07-28.09:57:13::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-07-28.09:57:13::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.09:57:13::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/scugic_v4_7/src"

TRACE::2023-07-28.09:57:13::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.09:57:13::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.09:57:13::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.09:57:13::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/scutimer_v2_4/src"

TRACE::2023-07-28.09:57:13::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-28.09:57:13::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-28.09:57:13::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.09:57:13::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/scuwdt_v2_4/src"

TRACE::2023-07-28.09:57:13::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.09:57:13::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.09:57:13::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.09:57:13::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/standalone_v7_7/src"

TRACE::2023-07-28.09:57:13::SCWMssOS::make -C ps7_cortexa9_1/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-07-28.09:57:13::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-07-28.09:57:13::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.09:57:13::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/xadcps_v2_6/src"

TRACE::2023-07-28.09:57:13::SCWMssOS::make -C ps7_cortexa9_1/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.09:57:13::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.09:57:13::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.09:57:14::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-07-28.09:57:14::SCWMssOS::make --no-print-directory archive

TRACE::2023-07-28.09:57:14::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_1/lib/libxil.a ps7_cortexa9_1/lib/xadcps_selftest.o ps7_cortexa9_1/lib/kill.o ps7_cortexa9_1/
TRACE::2023-07-28.09:57:14::SCWMssOS::lib/xscuwdt_g.o ps7_cortexa9_1/lib/xplatform_info.o ps7_cortexa9_1/lib/print.o ps7_cortexa9_1/lib/_exit.o ps7_cortexa9_1/lib/xi
TRACE::2023-07-28.09:57:14::SCWMssOS::l_testio.o ps7_cortexa9_1/lib/isatty.o ps7_cortexa9_1/lib/sleep.o ps7_cortexa9_1/lib/xdevcfg_hw.o ps7_cortexa9_1/lib/xadcps_int
TRACE::2023-07-28.09:57:14::SCWMssOS::r.o ps7_cortexa9_1/lib/xpm_counter.o ps7_cortexa9_1/lib/xdmaps_g.o ps7_cortexa9_1/lib/xscutimer_g.o ps7_cortexa9_1/lib/xdmaps_s
TRACE::2023-07-28.09:57:14::SCWMssOS::init.o ps7_cortexa9_1/lib/xscutimer_sinit.o ps7_cortexa9_1/lib/xil_cache.o ps7_cortexa9_1/lib/xil_util.o ps7_cortexa9_1/lib/inb
TRACE::2023-07-28.09:57:14::SCWMssOS::yte.o ps7_cortexa9_1/lib/xdmaps_selftest.o ps7_cortexa9_1/lib/xscutimer_selftest.o ps7_cortexa9_1/lib/xil_misc_psreset_api.o ps
TRACE::2023-07-28.09:57:14::SCWMssOS::7_cortexa9_1/lib/cpputest_time.o ps7_cortexa9_1/lib/close.o ps7_cortexa9_1/lib/xscugic_hw.o ps7_cortexa9_1/lib/xil_spinlock.o p
TRACE::2023-07-28.09:57:14::SCWMssOS::s7_cortexa9_1/lib/translation_table.o ps7_cortexa9_1/lib/write.o ps7_cortexa9_1/lib/xil_mem.o ps7_cortexa9_1/lib/boot.o ps7_cor
TRACE::2023-07-28.09:57:14::SCWMssOS::texa9_1/lib/cpu_init.o ps7_cortexa9_1/lib/xscugic_g.o ps7_cortexa9_1/lib/time.o ps7_cortexa9_1/lib/usleep.o ps7_cortexa9_1/lib/
TRACE::2023-07-28.09:57:14::SCWMssOS::xil_sleepcommon.o ps7_cortexa9_1/lib/xil_printf.o ps7_cortexa9_1/lib/unlink.o ps7_cortexa9_1/lib/xadcps.o ps7_cortexa9_1/lib/xd
TRACE::2023-07-28.09:57:14::SCWMssOS::maps_hw.o ps7_cortexa9_1/lib/xscugic_intr.o ps7_cortexa9_1/lib/xscugic_sinit.o ps7_cortexa9_1/lib/xil_sleeptimer.o ps7_cortexa9
TRACE::2023-07-28.09:57:14::SCWMssOS::_1/lib/fcntl.o ps7_cortexa9_1/lib/open.o ps7_cortexa9_1/lib/outbyte.o ps7_cortexa9_1/lib/xinterrupt_wrap.o ps7_cortexa9_1/lib/r
TRACE::2023-07-28.09:57:14::SCWMssOS::ead.o ps7_cortexa9_1/lib/xtime_l.o ps7_cortexa9_1/lib/xl2cc_counter.o ps7_cortexa9_1/lib/asm_vectors.o ps7_cortexa9_1/lib/xdevc
TRACE::2023-07-28.09:57:14::SCWMssOS::fg_intr.o ps7_cortexa9_1/lib/abort.o ps7_cortexa9_1/lib/xdevcfg_g.o ps7_cortexa9_1/lib/getpid.o ps7_cortexa9_1/lib/xil_testcach
TRACE::2023-07-28.09:57:14::SCWMssOS::e.o ps7_cortexa9_1/lib/xdevcfg_sinit.o ps7_cortexa9_1/lib/xdmaps.o ps7_cortexa9_1/lib/xscutimer.o ps7_cortexa9_1/lib/xscuwdt.o 
TRACE::2023-07-28.09:57:14::SCWMssOS::ps7_cortexa9_1/lib/xdevcfg_selftest.o ps7_cortexa9_1/lib/_sbrk.o ps7_cortexa9_1/lib/xscuwdt_sinit.o ps7_cortexa9_1/lib/sbrk.o p
TRACE::2023-07-28.09:57:14::SCWMssOS::s7_cortexa9_1/lib/fstat.o ps7_cortexa9_1/lib/errno.o ps7_cortexa9_1/lib/lseek.o ps7_cortexa9_1/lib/vectors.o ps7_cortexa9_1/lib
TRACE::2023-07-28.09:57:14::SCWMssOS::/xil_exception.o ps7_cortexa9_1/lib/xil_testmem.o ps7_cortexa9_1/lib/putnum.o ps7_cortexa9_1/lib/xil_clocking.o ps7_cortexa9_1/
TRACE::2023-07-28.09:57:14::SCWMssOS::lib/xil_assert.o ps7_cortexa9_1/lib/xscuwdt_selftest.o ps7_cortexa9_1/lib/xcoresightpsdcc.o ps7_cortexa9_1/lib/xscugic.o ps7_co
TRACE::2023-07-28.09:57:14::SCWMssOS::rtexa9_1/lib/xadcps_g.o ps7_cortexa9_1/lib/xscugic_selftest.o ps7_cortexa9_1/lib/xil-crt0.o ps7_cortexa9_1/lib/xadcps_sinit.o p
TRACE::2023-07-28.09:57:14::SCWMssOS::s7_cortexa9_1/lib/xil_mmu.o ps7_cortexa9_1/lib/_open.o ps7_cortexa9_1/lib/xdevcfg.o

TRACE::2023-07-28.09:57:14::SCWMssOS::'Finished building libraries'

TRACE::2023-07-28.09:57:14::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-07-28.09:57:14::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-07-28.09:57:14::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_1
LOG::2023-07-28.09:57:14::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2023-07-28.09:57:14::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2023-07-28.09:57:14::SCWPlatform::Started preparing the platform 
TRACE::2023-07-28.09:57:14::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2023-07-28.09:57:14::SCWSystem::dir created 
TRACE::2023-07-28.09:57:14::SCWSystem::Writing the bif 
TRACE::2023-07-28.09:57:14::SCWPlatform::Started writing the spfm file 
TRACE::2023-07-28.09:57:14::SCWPlatform::Started writing the xpfm file 
TRACE::2023-07-28.09:57:14::SCWPlatform::Completed generating the platform
TRACE::2023-07-28.09:57:14::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.09:57:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.09:57:14::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.09:57:14::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.09:57:14::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:57:14::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss with des name system_0
TRACE::2023-07-28.09:57:14::SCWMssOS::Writing the mss file completed E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:57:14::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.09:57:14::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:57:14::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:57:14::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:57:14::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.09:57:14::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:57:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:57:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2023-07-28.09:57:14::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2023-07-28.09:57:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.09:57:14::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.09:57:14::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.09:57:14::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.09:57:14::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:57:14::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:57:14::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:57:14::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.09:57:14::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:57:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:57:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2023-07-28.09:57:14::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2023-07-28.09:57:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.09:57:14::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:57:14::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.09:57:14::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:57:14::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_1",
			"sysDefaultDom":	"standalone_ps7_cortexa9_1",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"bdbf3ebed9404a5f27eb090f19b330aa1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_1",
					"domainDispName":	"standalone_ps7_cortexa9_1",
					"domainDesc":	"standalone_ps7_cortexa9_1",
					"processors":	"ps7_cortexa9_1",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"181d78d5f98a35f9cd9bfffb1a52a6af",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-07-28.09:57:14::SCWPlatform::updated the xpfm file.
TRACE::2023-07-28.09:57:14::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:57:14::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:57:15::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:57:15::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.09:57:15::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.09:57:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.09:57:15::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_9
TRACE::2023-07-28.09:57:15::SCWPlatform::Opened existing hwdb system_wrapper_9
TRACE::2023-07-28.09:57:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.09:57:15::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.09:57:15::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.09:57:15::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.10:03:23::SCWPlatform::Clearing the existing platform
TRACE::2023-07-28.10:03:23::SCWSystem::Clearing the existing sysconfig
TRACE::2023-07-28.10:03:23::SCWBDomain::clearing the fsbl build
TRACE::2023-07-28.10:03:23::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.10:03:23::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.10:03:23::SCWSystem::Clearing the domains completed.
TRACE::2023-07-28.10:03:23::SCWPlatform::Clearing the opened hw db.
TRACE::2023-07-28.10:03:23::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:23::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:23::SCWPlatform:: Platform location is E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.10:03:23::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.10:03:23::SCWPlatform::Removing the HwDB with name E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:23::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:23::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:23::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:23::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.10:03:23::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.10:03:23::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-07-28.10:03:29::SCWPlatform::Opened new HwDB with name system_wrapper_11
TRACE::2023-07-28.10:03:29::SCWReader::Active system found as  system_wrapper
TRACE::2023-07-28.10:03:29::SCWReader::Handling sysconfig system_wrapper
TRACE::2023-07-28.10:03:29::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-28.10:03:29::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-07-28.10:03:29::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-07-28.10:03:29::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:29::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:29::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:29::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.10:03:29::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.10:03:29::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2023-07-28.10:03:29::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2023-07-28.10:03:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.10:03:29::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:29::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:29::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:29::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.10:03:29::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.10:03:29::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2023-07-28.10:03:29::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2023-07-28.10:03:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.10:03:29::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:29::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:29::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:29::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.10:03:29::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.10:03:29::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2023-07-28.10:03:29::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2023-07-28.10:03:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.10:03:29::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-07-28.10:03:29::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:29::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:29::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:29::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.10:03:29::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.10:03:29::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2023-07-28.10:03:29::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2023-07-28.10:03:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.10:03:29::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.10:03:29::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-07-28.10:03:29::SCWMssOS::No sw design opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.10:03:29::SCWMssOS::mss exists loading the mss file  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.10:03:29::SCWMssOS::Opened the sw design from mss  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.10:03:29::SCWMssOS::Adding the swdes entry E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-07-28.10:03:29::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-28.10:03:29::SCWMssOS::Opened the sw design.  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.10:03:29::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:29::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:29::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:29::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.10:03:29::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.10:03:29::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2023-07-28.10:03:29::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2023-07-28.10:03:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.10:03:29::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.10:03:29::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.10:03:29::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.10:03:29::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2023-07-28.10:03:29::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:29::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:29::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:29::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.10:03:29::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.10:03:29::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2023-07-28.10:03:29::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2023-07-28.10:03:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.10:03:29::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.10:03:29::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.10:03:29::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.10:03:29::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-07-28.10:03:29::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.10:03:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.10:03:29::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.10:03:29::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.10:03:29::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-28.10:03:29::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-28.10:03:29::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:29::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:29::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:29::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.10:03:29::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.10:03:29::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2023-07-28.10:03:29::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2023-07-28.10:03:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.10:03:29::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.10:03:29::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.10:03:29::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.10:03:29::SCWReader::No isolation master present  
TRACE::2023-07-28.10:03:29::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-28.10:03:29::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-07-28.10:03:29::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-07-28.10:03:29::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:29::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:29::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:29::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.10:03:29::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.10:03:29::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2023-07-28.10:03:29::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2023-07-28.10:03:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.10:03:29::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:29::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:29::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:29::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.10:03:29::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.10:03:29::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2023-07-28.10:03:29::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2023-07-28.10:03:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.10:03:29::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:29::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:29::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:29::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.10:03:29::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.10:03:29::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2023-07-28.10:03:29::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2023-07-28.10:03:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.10:03:29::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.10:03:29::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.10:03:29::SCWMssOS::No sw design opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.10:03:29::SCWMssOS::mss exists loading the mss file  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.10:03:29::SCWMssOS::Opened the sw design from mss  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.10:03:29::SCWMssOS::Adding the swdes entry E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss with des name system_0
TRACE::2023-07-28.10:03:29::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-28.10:03:29::SCWMssOS::Opened the sw design.  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.10:03:29::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.10:03:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.10:03:29::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.10:03:29::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.10:03:29::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-28.10:03:29::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-28.10:03:29::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:29::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:29::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:29::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.10:03:29::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.10:03:29::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2023-07-28.10:03:29::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2023-07-28.10:03:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.10:03:29::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.10:03:29::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.10:03:29::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.10:03:29::SCWReader::No isolation master present  
TRACE::2023-07-28.10:03:31::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.10:03:31::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.10:03:31::SCWPlatform:: Platform location is E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa
TRACE::2023-07-28.10:03:31::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.10:03:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.10:03:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.10:03:36::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-07-28.10:03:36::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:36::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:36::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:36::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.10:03:36::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.10:03:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2023-07-28.10:03:36::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2023-07-28.10:03:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.10:03:36::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:36::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:36::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:36::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.10:03:36::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.10:03:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2023-07-28.10:03:36::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2023-07-28.10:03:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.10:03:36::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.10:03:36::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.10:03:36::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.10:03:36::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.10:03:36::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.10:03:36::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.10:03:36::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa
TRACE::2023-07-28.10:03:36::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.10:03:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.10:03:36::SCWPlatform::update - Opened existing hwdb system_wrapper_12
TRACE::2023-07-28.10:03:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.10:03:36::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_1
TRACE::2023-07-28.10:03:36::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:36::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:36::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:36::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.10:03:36::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.10:03:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2023-07-28.10:03:36::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2023-07-28.10:03:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.10:03:36::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:36::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:36::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:36::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.10:03:36::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.10:03:36::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_11
TRACE::2023-07-28.10:03:36::SCWPlatform::Opened existing hwdb system_wrapper_11
TRACE::2023-07-28.10:03:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.10:03:36::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.10:03:36::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.10:03:36::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.10:03:36::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.10:03:36::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.10:03:36::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.10:03:36::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa
TRACE::2023-07-28.10:03:36::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.10:03:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.10:03:36::SCWPlatform::update - Opened existing hwdb system_wrapper_12
TRACE::2023-07-28.10:03:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.10:03:36::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.10:03:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.10:03:36::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.10:03:36::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.10:03:36::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-07-28.10:03:36::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.10:03:36::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.10:03:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.10:03:36::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.10:03:36::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.10:03:36::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_1
TRACE::2023-07-28.10:03:36::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.10:03:37::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:37::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:37::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:37::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.10:03:37::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.10:03:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-07-28.10:03:42::SCWPlatform::Opened new HwDB with name system_wrapper_13
TRACE::2023-07-28.10:03:42::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.10:03:42::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-07-28.10:03:42::SCWMssOS::Writing the mss file completed E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.10:03:42::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.10:03:42::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.10:03:42::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss with des name system_0
TRACE::2023-07-28.10:03:42::SCWMssOS::Writing the mss file completed E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.10:03:42::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.10:03:42::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:42::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:42::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:42::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.10:03:42::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.10:03:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_13
TRACE::2023-07-28.10:03:42::SCWPlatform::Opened existing hwdb system_wrapper_13
TRACE::2023-07-28.10:03:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.10:03:42::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.10:03:42::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.10:03:42::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.10:03:42::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:42::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:42::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:42::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.10:03:42::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.10:03:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_13
TRACE::2023-07-28.10:03:42::SCWPlatform::Opened existing hwdb system_wrapper_13
TRACE::2023-07-28.10:03:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.10:03:42::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.10:03:42::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.10:03:42::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.10:03:42::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_1",
			"sysDefaultDom":	"standalone_ps7_cortexa9_1",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"bdbf3ebed9404a5f27eb090f19b330aa1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_1",
					"domainDispName":	"standalone_ps7_cortexa9_1",
					"domainDesc":	"standalone_ps7_cortexa9_1",
					"processors":	"ps7_cortexa9_1",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"181d78d5f98a35f9cd9bfffb1a52a6af1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-07-28.10:03:50::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2023-07-28.10:03:50::SCWPlatform::Sanity checking of platform is completed
LOG::2023-07-28.10:03:50::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2023-07-28.10:03:50::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-07-28.10:03:50::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-07-28.10:03:50::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-07-28.10:03:50::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-07-28.10:03:50::SCWSystem::Checking the domain standalone_ps7_cortexa9_1
LOG::2023-07-28.10:03:50::SCWSystem::Not a boot domain 
LOG::2023-07-28.10:03:50::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_1
TRACE::2023-07-28.10:03:50::SCWDomain::Generating domain artifcats
TRACE::2023-07-28.10:03:50::SCWMssOS::Generating standalone artifcats
TRACE::2023-07-28.10:03:50::SCWMssOS::Copying the qemu file from  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt To E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2023-07-28.10:03:50::SCWMssOS::Copying the qemu file from  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt To E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_1/qemu/
TRACE::2023-07-28.10:03:50::SCWMssOS:: Copying the user libraries. 
TRACE::2023-07-28.10:03:50::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:50::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:50::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:50::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.10:03:50::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.10:03:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_13
TRACE::2023-07-28.10:03:50::SCWPlatform::Opened existing hwdb system_wrapper_13
TRACE::2023-07-28.10:03:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.10:03:50::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.10:03:50::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.10:03:50::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.10:03:50::SCWMssOS::Completed writing the mss file at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp
TRACE::2023-07-28.10:03:50::SCWMssOS::Mss edits present, copying mssfile into export location E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.10:03:50::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-07-28.10:03:50::SCWMssOS::doing bsp build ... 
TRACE::2023-07-28.10:03:50::SCWMssOS::System Command Ran  E: & cd  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp & make 
TRACE::2023-07-28.10:03:50::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-07-28.10:03:50::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-07-28.10:03:50::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-07-28.10:03:50::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-28.10:03:50::SCWMssOS::make -C ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-07-28.10:03:50::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-07-28.10:03:50::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.10:03:50::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-07-28.10:03:50::SCWMssOS::make -C ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-07-28.10:03:50::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-07-28.10:03:50::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.10:03:50::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/ddrps_v1_2/src"

TRACE::2023-07-28.10:03:50::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-28.10:03:50::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-28.10:03:50::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.10:03:50::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/devcfg_v3_7/src"

TRACE::2023-07-28.10:03:50::SCWMssOS::make -C ps7_cortexa9_1/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.10:03:50::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.10:03:50::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.10:03:50::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/dmaps_v2_8/src"

TRACE::2023-07-28.10:03:51::SCWMssOS::make -C ps7_cortexa9_1/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-28.10:03:51::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-28.10:03:51::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.10:03:51::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/scugic_v4_7/src"

TRACE::2023-07-28.10:03:51::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.10:03:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.10:03:51::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.10:03:51::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/scutimer_v2_4/src"

TRACE::2023-07-28.10:03:51::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-07-28.10:03:51::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-07-28.10:03:51::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.10:03:51::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/scuwdt_v2_4/src"

TRACE::2023-07-28.10:03:51::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.10:03:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.10:03:51::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.10:03:51::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/standalone_v7_7/src"

TRACE::2023-07-28.10:03:51::SCWMssOS::make -C ps7_cortexa9_1/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-07-28.10:03:51::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-07-28.10:03:51::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.10:03:51::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/xadcps_v2_6/src"

TRACE::2023-07-28.10:03:51::SCWMssOS::make -C ps7_cortexa9_1/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.10:03:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.10:03:51::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.10:03:51::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-28.10:03:51::SCWMssOS::make -C ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-07-28.10:03:51::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-07-28.10:03:51::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.10:03:51::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-07-28.10:03:51::SCWMssOS::make -C ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-07-28.10:03:51::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-07-28.10:03:51::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.10:03:51::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/ddrps_v1_2/src"

TRACE::2023-07-28.10:03:51::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-07-28.10:03:51::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-07-28.10:03:51::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.10:03:51::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/devcfg_v3_7/src"

TRACE::2023-07-28.10:03:51::SCWMssOS::make -C ps7_cortexa9_1/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.10:03:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.10:03:51::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.10:03:51::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/dmaps_v2_8/src"

TRACE::2023-07-28.10:03:51::SCWMssOS::make -C ps7_cortexa9_1/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-07-28.10:03:51::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-07-28.10:03:51::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.10:03:51::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/scugic_v4_7/src"

TRACE::2023-07-28.10:03:51::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.10:03:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.10:03:51::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.10:03:51::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/scutimer_v2_4/src"

TRACE::2023-07-28.10:03:51::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-28.10:03:51::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-28.10:03:51::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.10:03:51::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/scuwdt_v2_4/src"

TRACE::2023-07-28.10:03:51::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.10:03:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.10:03:51::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.10:03:51::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/standalone_v7_7/src"

TRACE::2023-07-28.10:03:51::SCWMssOS::make -C ps7_cortexa9_1/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-07-28.10:03:51::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-07-28.10:03:51::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.10:03:51::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/xadcps_v2_6/src"

TRACE::2023-07-28.10:03:51::SCWMssOS::make -C ps7_cortexa9_1/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.10:03:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.10:03:51::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.10:03:52::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-07-28.10:03:52::SCWMssOS::make --no-print-directory archive

TRACE::2023-07-28.10:03:52::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_1/lib/libxil.a ps7_cortexa9_1/lib/xadcps_selftest.o ps7_cortexa9_1/lib/kill.o ps7_cortexa9_1/
TRACE::2023-07-28.10:03:52::SCWMssOS::lib/xscuwdt_g.o ps7_cortexa9_1/lib/xplatform_info.o ps7_cortexa9_1/lib/print.o ps7_cortexa9_1/lib/_exit.o ps7_cortexa9_1/lib/xi
TRACE::2023-07-28.10:03:52::SCWMssOS::l_testio.o ps7_cortexa9_1/lib/isatty.o ps7_cortexa9_1/lib/sleep.o ps7_cortexa9_1/lib/xdevcfg_hw.o ps7_cortexa9_1/lib/xadcps_int
TRACE::2023-07-28.10:03:52::SCWMssOS::r.o ps7_cortexa9_1/lib/xpm_counter.o ps7_cortexa9_1/lib/xdmaps_g.o ps7_cortexa9_1/lib/xscutimer_g.o ps7_cortexa9_1/lib/xdmaps_s
TRACE::2023-07-28.10:03:52::SCWMssOS::init.o ps7_cortexa9_1/lib/xscutimer_sinit.o ps7_cortexa9_1/lib/xil_cache.o ps7_cortexa9_1/lib/xil_util.o ps7_cortexa9_1/lib/inb
TRACE::2023-07-28.10:03:52::SCWMssOS::yte.o ps7_cortexa9_1/lib/xdmaps_selftest.o ps7_cortexa9_1/lib/xscutimer_selftest.o ps7_cortexa9_1/lib/xil_misc_psreset_api.o ps
TRACE::2023-07-28.10:03:52::SCWMssOS::7_cortexa9_1/lib/cpputest_time.o ps7_cortexa9_1/lib/close.o ps7_cortexa9_1/lib/xscugic_hw.o ps7_cortexa9_1/lib/xil_spinlock.o p
TRACE::2023-07-28.10:03:52::SCWMssOS::s7_cortexa9_1/lib/translation_table.o ps7_cortexa9_1/lib/write.o ps7_cortexa9_1/lib/xil_mem.o ps7_cortexa9_1/lib/boot.o ps7_cor
TRACE::2023-07-28.10:03:52::SCWMssOS::texa9_1/lib/cpu_init.o ps7_cortexa9_1/lib/xscugic_g.o ps7_cortexa9_1/lib/time.o ps7_cortexa9_1/lib/usleep.o ps7_cortexa9_1/lib/
TRACE::2023-07-28.10:03:52::SCWMssOS::xil_sleepcommon.o ps7_cortexa9_1/lib/xil_printf.o ps7_cortexa9_1/lib/unlink.o ps7_cortexa9_1/lib/xadcps.o ps7_cortexa9_1/lib/xd
TRACE::2023-07-28.10:03:52::SCWMssOS::maps_hw.o ps7_cortexa9_1/lib/xscugic_intr.o ps7_cortexa9_1/lib/xscugic_sinit.o ps7_cortexa9_1/lib/xil_sleeptimer.o ps7_cortexa9
TRACE::2023-07-28.10:03:52::SCWMssOS::_1/lib/fcntl.o ps7_cortexa9_1/lib/open.o ps7_cortexa9_1/lib/outbyte.o ps7_cortexa9_1/lib/xinterrupt_wrap.o ps7_cortexa9_1/lib/r
TRACE::2023-07-28.10:03:52::SCWMssOS::ead.o ps7_cortexa9_1/lib/xtime_l.o ps7_cortexa9_1/lib/xl2cc_counter.o ps7_cortexa9_1/lib/asm_vectors.o ps7_cortexa9_1/lib/xdevc
TRACE::2023-07-28.10:03:52::SCWMssOS::fg_intr.o ps7_cortexa9_1/lib/abort.o ps7_cortexa9_1/lib/xdevcfg_g.o ps7_cortexa9_1/lib/getpid.o ps7_cortexa9_1/lib/xil_testcach
TRACE::2023-07-28.10:03:52::SCWMssOS::e.o ps7_cortexa9_1/lib/xdevcfg_sinit.o ps7_cortexa9_1/lib/xdmaps.o ps7_cortexa9_1/lib/xscutimer.o ps7_cortexa9_1/lib/xscuwdt.o 
TRACE::2023-07-28.10:03:52::SCWMssOS::ps7_cortexa9_1/lib/xdevcfg_selftest.o ps7_cortexa9_1/lib/_sbrk.o ps7_cortexa9_1/lib/xscuwdt_sinit.o ps7_cortexa9_1/lib/sbrk.o p
TRACE::2023-07-28.10:03:52::SCWMssOS::s7_cortexa9_1/lib/fstat.o ps7_cortexa9_1/lib/errno.o ps7_cortexa9_1/lib/lseek.o ps7_cortexa9_1/lib/vectors.o ps7_cortexa9_1/lib
TRACE::2023-07-28.10:03:52::SCWMssOS::/xil_exception.o ps7_cortexa9_1/lib/xil_testmem.o ps7_cortexa9_1/lib/putnum.o ps7_cortexa9_1/lib/xil_clocking.o ps7_cortexa9_1/
TRACE::2023-07-28.10:03:52::SCWMssOS::lib/xil_assert.o ps7_cortexa9_1/lib/xscuwdt_selftest.o ps7_cortexa9_1/lib/xcoresightpsdcc.o ps7_cortexa9_1/lib/xscugic.o ps7_co
TRACE::2023-07-28.10:03:52::SCWMssOS::rtexa9_1/lib/xadcps_g.o ps7_cortexa9_1/lib/xscugic_selftest.o ps7_cortexa9_1/lib/xil-crt0.o ps7_cortexa9_1/lib/xadcps_sinit.o p
TRACE::2023-07-28.10:03:52::SCWMssOS::s7_cortexa9_1/lib/xil_mmu.o ps7_cortexa9_1/lib/_open.o ps7_cortexa9_1/lib/xdevcfg.o

TRACE::2023-07-28.10:03:52::SCWMssOS::'Finished building libraries'

TRACE::2023-07-28.10:03:53::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-07-28.10:03:53::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-07-28.10:03:53::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_1
LOG::2023-07-28.10:03:53::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2023-07-28.10:03:53::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2023-07-28.10:03:53::SCWPlatform::Started preparing the platform 
TRACE::2023-07-28.10:03:53::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2023-07-28.10:03:53::SCWSystem::dir created 
TRACE::2023-07-28.10:03:53::SCWSystem::Writing the bif 
TRACE::2023-07-28.10:03:53::SCWPlatform::Started writing the spfm file 
TRACE::2023-07-28.10:03:53::SCWPlatform::Started writing the xpfm file 
TRACE::2023-07-28.10:03:53::SCWPlatform::Completed generating the platform
TRACE::2023-07-28.10:03:53::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.10:03:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.10:03:53::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.10:03:53::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.10:03:53::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.10:03:53::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss with des name system_0
TRACE::2023-07-28.10:03:53::SCWMssOS::Writing the mss file completed E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.10:03:53::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.10:03:53::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:53::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:53::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:53::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.10:03:53::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.10:03:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_13
TRACE::2023-07-28.10:03:53::SCWPlatform::Opened existing hwdb system_wrapper_13
TRACE::2023-07-28.10:03:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.10:03:53::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.10:03:53::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.10:03:53::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.10:03:53::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:53::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:53::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:53::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.10:03:53::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.10:03:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_13
TRACE::2023-07-28.10:03:53::SCWPlatform::Opened existing hwdb system_wrapper_13
TRACE::2023-07-28.10:03:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.10:03:53::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.10:03:53::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.10:03:53::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.10:03:53::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_1",
			"sysDefaultDom":	"standalone_ps7_cortexa9_1",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"bdbf3ebed9404a5f27eb090f19b330aa1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_1",
					"domainDispName":	"standalone_ps7_cortexa9_1",
					"domainDesc":	"standalone_ps7_cortexa9_1",
					"processors":	"ps7_cortexa9_1",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"181d78d5f98a35f9cd9bfffb1a52a6af",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-07-28.10:03:53::SCWPlatform::updated the xpfm file.
TRACE::2023-07-28.10:03:53::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:53::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:53::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:53::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.10:03:53::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.10:03:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.10:03:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_13
TRACE::2023-07-28.10:03:53::SCWPlatform::Opened existing hwdb system_wrapper_13
TRACE::2023-07-28.10:03:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.10:03:53::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.10:03:53::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.10:03:53::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.11:10:36::SCWBDomain::System Command Ran  E:&  cd  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl & make clean
TRACE::2023-07-28.11:10:36::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2023-07-28.11:10:36::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

TRACE::2023-07-28.11:10:36::SCWBDomain::System Command Ran  E:&  cd  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2023-07-28.11:10:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2023-07-28.11:10:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s clean 

TRACE::2023-07-28.11:10:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s clean 

TRACE::2023-07-28.11:10:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s clean 

TRACE::2023-07-28.11:10:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s clean 

TRACE::2023-07-28.11:10:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s clean 

TRACE::2023-07-28.11:10:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s clean 

TRACE::2023-07-28.11:10:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s clean 

TRACE::2023-07-28.11:10:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s clean 

TRACE::2023-07-28.11:10:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s clean 

TRACE::2023-07-28.11:10:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_7/src -s clean 

TRACE::2023-07-28.11:10:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s clean 

TRACE::2023-07-28.11:10:37::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2023-07-28.11:10:37::SCWMssOS::cleaning the bsp 
TRACE::2023-07-28.11:10:37::SCWMssOS::System Command Ran  E: & cd  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp & make clean 
TRACE::2023-07-28.11:10:38::SCWMssOS::make -C ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2023-07-28.11:10:38::SCWMssOS::make -C ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src -s clean 

TRACE::2023-07-28.11:10:38::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ddrps_v1_2/src -s clean 

TRACE::2023-07-28.11:10:38::SCWMssOS::make -C ps7_cortexa9_1/libsrc/devcfg_v3_7/src -s clean 

TRACE::2023-07-28.11:10:38::SCWMssOS::make -C ps7_cortexa9_1/libsrc/dmaps_v2_8/src -s clean 

TRACE::2023-07-28.11:10:38::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scugic_v4_7/src -s clean 

TRACE::2023-07-28.11:10:38::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scutimer_v2_4/src -s clean 

TRACE::2023-07-28.11:10:38::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scuwdt_v2_4/src -s clean 

TRACE::2023-07-28.11:10:38::SCWMssOS::make -C ps7_cortexa9_1/libsrc/standalone_v7_7/src -s clean 

TRACE::2023-07-28.11:10:38::SCWMssOS::make -C ps7_cortexa9_1/libsrc/xadcps_v2_6/src -s clean 

TRACE::2023-07-28.11:10:38::SCWMssOS::rm -f ps7_cortexa9_1/lib/libxil.a

LOG::2023-07-28.11:10:50::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2023-07-28.11:10:50::SCWPlatform::Sanity checking of platform is completed
LOG::2023-07-28.11:10:50::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2023-07-28.11:10:50::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-07-28.11:10:50::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-07-28.11:10:50::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-07-28.11:10:50::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2023-07-28.11:10:50::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.11:10:50::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.11:10:50::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.11:10:50::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.11:10:50::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.11:10:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.11:10:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_13
TRACE::2023-07-28.11:10:50::SCWPlatform::Opened existing hwdb system_wrapper_13
TRACE::2023-07-28.11:10:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.11:10:50::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.11:10:50::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.11:10:50::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.11:10:50::SCWBDomain::Completed writing the mss file at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2023-07-28.11:10:50::SCWBDomain::bsp generated is stale removing and regenerating. 
TRACE::2023-07-28.11:10:51::SCWBDomain::Updating the makefile used for building the Application zynq_fsbl
TRACE::2023-07-28.11:10:51::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.11:10:51::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.11:10:51::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.11:10:51::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.11:10:51::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.11:10:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.11:10:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_13
TRACE::2023-07-28.11:10:51::SCWPlatform::Opened existing hwdb system_wrapper_13
TRACE::2023-07-28.11:10:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.11:10:51::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.11:10:51::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||

TRACE::2023-07-28.11:10:51::SCWMssOS::No sw design opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.11:10:51::SCWMssOS::mss exists loading the mss file  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.11:10:51::SCWMssOS::Opened the sw design from mss  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.11:10:51::SCWMssOS::Adding the swdes entry E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-07-28.11:10:51::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-28.11:10:51::SCWMssOS::Opened the sw design.  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.11:10:56::SCWBDomain::removing the temporary location in _platform.
TRACE::2023-07-28.11:10:56::SCWBDomain::Makefile is Updated.
TRACE::2023-07-28.11:10:56::SCWBDomain::doing clean.
TRACE::2023-07-28.11:10:56::SCWBDomain::System Command Ran  E:&  cd  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl & make clean
TRACE::2023-07-28.11:10:56::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2023-07-28.11:10:56::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

TRACE::2023-07-28.11:10:56::SCWBDomain::System Command Ran  E:&  cd  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2023-07-28.11:10:56::SCWBDomain::make: Entering directory 'E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2023-07-28.11:10:56::SCWBDomain::make --no-print-directory seq_libs

TRACE::2023-07-28.11:10:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-28.11:10:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-07-28.11:10:56::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-07-28.11:10:56::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:10:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-07-28.11:10:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-07-28.11:10:56::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-07-28.11:10:56::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:10:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-07-28.11:10:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-28.11:10:56::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-28.11:10:56::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:10:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-07-28.11:10:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.11:10:57::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.11:10:57::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:10:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-07-28.11:10:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-28.11:10:57::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-28.11:10:57::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:10:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-07-28.11:10:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.11:10:57::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.11:10:57::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:10:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-07-28.11:10:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-07-28.11:10:57::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-07-28.11:10:57::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:10:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-07-28.11:10:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.11:10:57::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.11:10:57::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:10:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-07-28.11:10:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-07-28.11:10:57::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-07-28.11:10:57::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:10:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-07-28.11:10:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.11:10:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.11:10:58::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:10:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_7/src"

TRACE::2023-07-28.11:10:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.11:10:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.11:10:58::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:10:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2023-07-28.11:10:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.11:10:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.11:10:58::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:10:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2023-07-28.11:10:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.11:10:58::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.11:10:58::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:10:58::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2023-07-28.11:10:58::SCWBDomain::make -j 14 --no-print-directory par_libs

TRACE::2023-07-28.11:10:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-28.11:10:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-07-28.11:10:58::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-07-28.11:10:58::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:10:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-07-28.11:10:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-07-28.11:10:58::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-07-28.11:10:58::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:10:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-07-28.11:10:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-28.11:10:58::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-28.11:10:58::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:10:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-07-28.11:10:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.11:10:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.11:10:58::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:10:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-07-28.11:10:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-28.11:10:58::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-28.11:10:58::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:10:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-07-28.11:10:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.11:10:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.11:10:58::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:10:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-07-28.11:10:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-07-28.11:10:58::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-07-28.11:10:58::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:10:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-07-28.11:10:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.11:10:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.11:10:58::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:10:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-07-28.11:10:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-07-28.11:10:58::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-07-28.11:10:58::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:10:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-07-28.11:10:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.11:10:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.11:10:58::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:10:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_7/src"

TRACE::2023-07-28.11:10:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.11:10:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.11:10:58::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:10:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2023-07-28.11:10:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.11:10:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.11:10:58::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:10:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-28.11:10:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-07-28.11:10:58::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-07-28.11:10:58::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:10:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-07-28.11:10:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-07-28.11:10:58::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-07-28.11:10:58::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:10:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-07-28.11:10:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-07-28.11:10:58::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-07-28.11:10:58::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:10:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-07-28.11:10:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.11:10:58::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.11:10:58::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:10:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-07-28.11:10:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-07-28.11:10:58::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-07-28.11:10:58::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:10:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_7/src"

TRACE::2023-07-28.11:10:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.11:10:58::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.11:10:58::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:10:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2023-07-28.11:10:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-28.11:10:58::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-28.11:10:58::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:10:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-07-28.11:10:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.11:10:58::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.11:10:58::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:10:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_7/src"

TRACE::2023-07-28.11:10:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-07-28.11:10:59::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-07-28.11:10:59::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:10:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-07-28.11:10:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.11:10:59::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.11:10:59::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:10:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_7/src"

TRACE::2023-07-28.11:10:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.11:10:59::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.11:10:59::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:11:00::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2023-07-28.11:11:00::SCWBDomain::make --no-print-directory archive

TRACE::2023-07-28.11:11:00::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/
TRACE::2023-07-28.11:11:00::SCWBDomain::lib/xscuwdt_g.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xi
TRACE::2023-07-28.11:11:00::SCWBDomain::l_testio.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7
TRACE::2023-07-28.11:11:00::SCWBDomain::_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o p
TRACE::2023-07-28.11:11:00::SCWBDomain::s7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_uti
TRACE::2023-07-28.11:11:00::SCWBDomain::l.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib
TRACE::2023-07-28.11:11:00::SCWBDomain::/xil_misc_psreset_api.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_corte
TRACE::2023-07-28.11:11:00::SCWBDomain::xa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/write.o ps7_corte
TRACE::2023-07-28.11:11:00::SCWBDomain::xa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/u
TRACE::2023-07-28.11:11:00::SCWBDomain::sleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xad
TRACE::2023-07-28.11:11:00::SCWBDomain::cps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xi
TRACE::2023-07-28.11:11:00::SCWBDomain::l_sleeptimer.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xinterrupt_
TRACE::2023-07-28.11:11:00::SCWBDomain::wrap.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xl2cc_counter
TRACE::2023-07-28.11:11:00::SCWBDomain::.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xdevcfg_g.o
TRACE::2023-07-28.11:11:00::SCWBDomain:: ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o 
TRACE::2023-07-28.11:11:00::SCWBDomain::ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xscuwdt_si
TRACE::2023-07-28.11:11:00::SCWBDomain::nit.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0
TRACE::2023-07-28.11:11:00::SCWBDomain::/lib/_sbrk.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xil
TRACE::2023-07-28.11:11:00::SCWBDomain::_clocking.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cort
TRACE::2023-07-28.11:11:00::SCWBDomain::exa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cort
TRACE::2023-07-28.11:11:00::SCWBDomain::exa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2023-07-28.11:11:00::SCWBDomain::'Finished building libraries'

TRACE::2023-07-28.11:11:00::SCWBDomain::make: Leaving directory 'E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2023-07-28.11:11:00::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2023-07-28.11:11:00::SCWBDomain::exa9_0/include -I.

TRACE::2023-07-28.11:11:00::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-07-28.11:11:00::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-07-28.11:11:00::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2023-07-28.11:11:00::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2023-07-28.11:11:00::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2023-07-28.11:11:00::SCWBDomain::rtexa9_0/include -I.

TRACE::2023-07-28.11:11:00::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2023-07-28.11:11:00::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2023-07-28.11:11:01::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-07-28.11:11:01::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-07-28.11:11:01::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2023-07-28.11:11:01::SCWBDomain::rtexa9_0/include -I.

TRACE::2023-07-28.11:11:01::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2023-07-28.11:11:01::SCWBDomain::rtexa9_0/include -I.

TRACE::2023-07-28.11:11:01::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-07-28.11:11:01::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-07-28.11:11:01::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2023-07-28.11:11:01::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2023-07-28.11:11:01::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-07-28.11:11:01::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-07-28.11:11:01::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2023-07-28.11:11:01::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2023-07-28.11:11:01::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2023-07-28.11:11:01::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2023-07-28.11:11:01::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2023-07-28.11:11:01::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                             -Wl,--gc-sections -Lzynq_fsbl_bsp/ps7_cor
TRACE::2023-07-28.11:11:01::SCWBDomain::texa9_0/lib -L./ -Tlscript.ld

LOG::2023-07-28.11:11:01::SCWSystem::Checking the domain standalone_ps7_cortexa9_1
LOG::2023-07-28.11:11:01::SCWSystem::Not a boot domain 
LOG::2023-07-28.11:11:01::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_1
TRACE::2023-07-28.11:11:01::SCWDomain::Generating domain artifcats
TRACE::2023-07-28.11:11:01::SCWMssOS::Generating standalone artifcats
TRACE::2023-07-28.11:11:01::SCWMssOS::Copying the qemu file from  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt To E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2023-07-28.11:11:01::SCWMssOS::Copying the qemu file from  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt To E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_1/qemu/
TRACE::2023-07-28.11:11:01::SCWMssOS:: Copying the user libraries. 
TRACE::2023-07-28.11:11:01::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.11:11:01::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.11:11:01::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.11:11:01::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.11:11:01::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.11:11:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.11:11:01::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_13
TRACE::2023-07-28.11:11:01::SCWPlatform::Opened existing hwdb system_wrapper_13
TRACE::2023-07-28.11:11:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.11:11:01::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.11:11:01::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.11:11:01::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.11:11:01::SCWMssOS::Completed writing the mss file at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp
TRACE::2023-07-28.11:11:01::SCWMssOS::Mss edits present, copying mssfile into export location E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.11:11:01::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-07-28.11:11:01::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-07-28.11:11:01::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_1
TRACE::2023-07-28.11:11:01::SCWMssOS::doing bsp build ... 
TRACE::2023-07-28.11:11:01::SCWMssOS::System Command Ran  E: & cd  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp & make 
TRACE::2023-07-28.11:11:01::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-07-28.11:11:01::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-07-28.11:11:01::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-07-28.11:11:01::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-28.11:11:01::SCWMssOS::make -C ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-07-28.11:11:01::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-07-28.11:11:01::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:11:01::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-07-28.11:11:01::SCWMssOS::make -C ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-07-28.11:11:01::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-07-28.11:11:01::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:11:01::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/ddrps_v1_2/src"

TRACE::2023-07-28.11:11:01::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-28.11:11:01::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-28.11:11:01::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:11:01::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/devcfg_v3_7/src"

TRACE::2023-07-28.11:11:01::SCWMssOS::make -C ps7_cortexa9_1/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.11:11:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.11:11:01::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:11:01::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/dmaps_v2_8/src"

TRACE::2023-07-28.11:11:01::SCWMssOS::make -C ps7_cortexa9_1/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-28.11:11:01::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-28.11:11:01::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:11:01::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/scugic_v4_7/src"

TRACE::2023-07-28.11:11:01::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.11:11:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.11:11:01::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:11:01::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/scutimer_v2_4/src"

TRACE::2023-07-28.11:11:01::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-07-28.11:11:01::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-07-28.11:11:01::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:11:01::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/scuwdt_v2_4/src"

TRACE::2023-07-28.11:11:01::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.11:11:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.11:11:01::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:11:01::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/standalone_v7_7/src"

TRACE::2023-07-28.11:11:01::SCWMssOS::make -C ps7_cortexa9_1/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-07-28.11:11:01::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-07-28.11:11:01::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:11:01::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/xadcps_v2_6/src"

TRACE::2023-07-28.11:11:01::SCWMssOS::make -C ps7_cortexa9_1/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.11:11:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.11:11:01::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:11:02::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-28.11:11:02::SCWMssOS::make -C ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-07-28.11:11:02::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-07-28.11:11:02::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:11:02::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-07-28.11:11:02::SCWMssOS::make -C ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-07-28.11:11:02::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-07-28.11:11:02::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:11:02::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/ddrps_v1_2/src"

TRACE::2023-07-28.11:11:02::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-07-28.11:11:02::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-07-28.11:11:02::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:11:02::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/devcfg_v3_7/src"

TRACE::2023-07-28.11:11:02::SCWMssOS::make -C ps7_cortexa9_1/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.11:11:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.11:11:02::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:11:02::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/dmaps_v2_8/src"

TRACE::2023-07-28.11:11:02::SCWMssOS::make -C ps7_cortexa9_1/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-07-28.11:11:02::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-07-28.11:11:02::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:11:02::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/scugic_v4_7/src"

TRACE::2023-07-28.11:11:02::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.11:11:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.11:11:02::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:11:02::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/scutimer_v2_4/src"

TRACE::2023-07-28.11:11:02::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-28.11:11:02::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-28.11:11:02::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:11:02::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/scuwdt_v2_4/src"

TRACE::2023-07-28.11:11:02::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.11:11:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.11:11:02::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:11:02::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/standalone_v7_7/src"

TRACE::2023-07-28.11:11:02::SCWMssOS::make -C ps7_cortexa9_1/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-07-28.11:11:02::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-07-28.11:11:02::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:11:02::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/xadcps_v2_6/src"

TRACE::2023-07-28.11:11:02::SCWMssOS::make -C ps7_cortexa9_1/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.11:11:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.11:11:02::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.11:11:03::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-07-28.11:11:03::SCWMssOS::make --no-print-directory archive

TRACE::2023-07-28.11:11:03::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_1/lib/libxil.a ps7_cortexa9_1/lib/xadcps_selftest.o ps7_cortexa9_1/lib/kill.o ps7_cortexa9_1/
TRACE::2023-07-28.11:11:03::SCWMssOS::lib/xscuwdt_g.o ps7_cortexa9_1/lib/xplatform_info.o ps7_cortexa9_1/lib/print.o ps7_cortexa9_1/lib/_exit.o ps7_cortexa9_1/lib/xi
TRACE::2023-07-28.11:11:03::SCWMssOS::l_testio.o ps7_cortexa9_1/lib/isatty.o ps7_cortexa9_1/lib/sleep.o ps7_cortexa9_1/lib/xdevcfg_hw.o ps7_cortexa9_1/lib/xadcps_int
TRACE::2023-07-28.11:11:03::SCWMssOS::r.o ps7_cortexa9_1/lib/xpm_counter.o ps7_cortexa9_1/lib/xdmaps_g.o ps7_cortexa9_1/lib/xscutimer_g.o ps7_cortexa9_1/lib/xdmaps_s
TRACE::2023-07-28.11:11:03::SCWMssOS::init.o ps7_cortexa9_1/lib/xscutimer_sinit.o ps7_cortexa9_1/lib/xil_cache.o ps7_cortexa9_1/lib/xil_util.o ps7_cortexa9_1/lib/inb
TRACE::2023-07-28.11:11:03::SCWMssOS::yte.o ps7_cortexa9_1/lib/xdmaps_selftest.o ps7_cortexa9_1/lib/xscutimer_selftest.o ps7_cortexa9_1/lib/xil_misc_psreset_api.o ps
TRACE::2023-07-28.11:11:03::SCWMssOS::7_cortexa9_1/lib/cpputest_time.o ps7_cortexa9_1/lib/close.o ps7_cortexa9_1/lib/xscugic_hw.o ps7_cortexa9_1/lib/xil_spinlock.o p
TRACE::2023-07-28.11:11:03::SCWMssOS::s7_cortexa9_1/lib/translation_table.o ps7_cortexa9_1/lib/write.o ps7_cortexa9_1/lib/xil_mem.o ps7_cortexa9_1/lib/boot.o ps7_cor
TRACE::2023-07-28.11:11:03::SCWMssOS::texa9_1/lib/cpu_init.o ps7_cortexa9_1/lib/xscugic_g.o ps7_cortexa9_1/lib/time.o ps7_cortexa9_1/lib/usleep.o ps7_cortexa9_1/lib/
TRACE::2023-07-28.11:11:03::SCWMssOS::xil_sleepcommon.o ps7_cortexa9_1/lib/xil_printf.o ps7_cortexa9_1/lib/unlink.o ps7_cortexa9_1/lib/xadcps.o ps7_cortexa9_1/lib/xd
TRACE::2023-07-28.11:11:03::SCWMssOS::maps_hw.o ps7_cortexa9_1/lib/xscugic_intr.o ps7_cortexa9_1/lib/xscugic_sinit.o ps7_cortexa9_1/lib/xil_sleeptimer.o ps7_cortexa9
TRACE::2023-07-28.11:11:03::SCWMssOS::_1/lib/fcntl.o ps7_cortexa9_1/lib/open.o ps7_cortexa9_1/lib/outbyte.o ps7_cortexa9_1/lib/xinterrupt_wrap.o ps7_cortexa9_1/lib/r
TRACE::2023-07-28.11:11:03::SCWMssOS::ead.o ps7_cortexa9_1/lib/xtime_l.o ps7_cortexa9_1/lib/xl2cc_counter.o ps7_cortexa9_1/lib/asm_vectors.o ps7_cortexa9_1/lib/xdevc
TRACE::2023-07-28.11:11:03::SCWMssOS::fg_intr.o ps7_cortexa9_1/lib/abort.o ps7_cortexa9_1/lib/xdevcfg_g.o ps7_cortexa9_1/lib/getpid.o ps7_cortexa9_1/lib/xil_testcach
TRACE::2023-07-28.11:11:03::SCWMssOS::e.o ps7_cortexa9_1/lib/xdevcfg_sinit.o ps7_cortexa9_1/lib/xdmaps.o ps7_cortexa9_1/lib/xscutimer.o ps7_cortexa9_1/lib/xscuwdt.o 
TRACE::2023-07-28.11:11:03::SCWMssOS::ps7_cortexa9_1/lib/xdevcfg_selftest.o ps7_cortexa9_1/lib/_sbrk.o ps7_cortexa9_1/lib/xscuwdt_sinit.o ps7_cortexa9_1/lib/sbrk.o p
TRACE::2023-07-28.11:11:03::SCWMssOS::s7_cortexa9_1/lib/fstat.o ps7_cortexa9_1/lib/errno.o ps7_cortexa9_1/lib/lseek.o ps7_cortexa9_1/lib/vectors.o ps7_cortexa9_1/lib
TRACE::2023-07-28.11:11:03::SCWMssOS::/xil_exception.o ps7_cortexa9_1/lib/xil_testmem.o ps7_cortexa9_1/lib/putnum.o ps7_cortexa9_1/lib/xil_clocking.o ps7_cortexa9_1/
TRACE::2023-07-28.11:11:03::SCWMssOS::lib/xil_assert.o ps7_cortexa9_1/lib/xscuwdt_selftest.o ps7_cortexa9_1/lib/xcoresightpsdcc.o ps7_cortexa9_1/lib/xscugic.o ps7_co
TRACE::2023-07-28.11:11:03::SCWMssOS::rtexa9_1/lib/xadcps_g.o ps7_cortexa9_1/lib/xscugic_selftest.o ps7_cortexa9_1/lib/xil-crt0.o ps7_cortexa9_1/lib/xadcps_sinit.o p
TRACE::2023-07-28.11:11:03::SCWMssOS::s7_cortexa9_1/lib/xil_mmu.o ps7_cortexa9_1/lib/_open.o ps7_cortexa9_1/lib/xdevcfg.o

TRACE::2023-07-28.11:11:03::SCWMssOS::'Finished building libraries'

TRACE::2023-07-28.11:11:03::SCWMssOS::Copying to export directory.
TRACE::2023-07-28.11:11:03::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-07-28.11:11:03::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-07-28.11:11:03::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_1
LOG::2023-07-28.11:11:03::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2023-07-28.11:11:03::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2023-07-28.11:11:03::SCWPlatform::Started preparing the platform 
TRACE::2023-07-28.11:11:03::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2023-07-28.11:11:03::SCWSystem::dir created 
TRACE::2023-07-28.11:11:03::SCWSystem::Writing the bif 
TRACE::2023-07-28.11:11:03::SCWPlatform::Started writing the spfm file 
TRACE::2023-07-28.11:11:03::SCWPlatform::Started writing the xpfm file 
TRACE::2023-07-28.11:11:03::SCWPlatform::Completed generating the platform
TRACE::2023-07-28.11:11:03::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.11:11:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.11:11:03::SCWMssOS::Running validate of swdbs.
KEYINFO::2023-07-28.11:11:03::SCWMssOS::Could not open the swdb for system
KEYINFO::2023-07-28.11:11:03::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2023-07-28.11:11:03::SCWMssOS::Cleared the swdb table entry
TRACE::2023-07-28.11:11:03::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-07-28.11:11:03::SCWMssOS::Writing the mss file completed E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.11:11:03::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.11:11:03::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.11:11:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.11:11:03::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.11:11:03::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.11:11:03::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.11:11:03::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.11:11:03::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.11:11:03::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.11:11:03::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.11:11:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.11:11:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_13
TRACE::2023-07-28.11:11:03::SCWPlatform::Opened existing hwdb system_wrapper_13
TRACE::2023-07-28.11:11:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.11:11:03::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.11:11:03::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.11:11:03::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.11:11:03::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.11:11:03::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.11:11:03::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.11:11:03::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.11:11:03::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.11:11:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.11:11:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_13
TRACE::2023-07-28.11:11:03::SCWPlatform::Opened existing hwdb system_wrapper_13
TRACE::2023-07-28.11:11:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.11:11:03::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.11:11:03::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.11:11:03::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.11:11:03::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_1",
			"sysDefaultDom":	"standalone_ps7_cortexa9_1",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"bdbf3ebed9404a5f27eb090f19b330aa",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_1",
					"domainDispName":	"standalone_ps7_cortexa9_1",
					"domainDesc":	"standalone_ps7_cortexa9_1",
					"processors":	"ps7_cortexa9_1",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"181d78d5f98a35f9cd9bfffb1a52a6af",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-07-28.11:11:03::SCWPlatform::updated the xpfm file.
TRACE::2023-07-28.11:11:03::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.11:11:03::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.11:11:03::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.11:11:03::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.11:11:03::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.11:11:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.11:11:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_13
TRACE::2023-07-28.11:11:03::SCWPlatform::Opened existing hwdb system_wrapper_13
TRACE::2023-07-28.11:11:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.11:11:03::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.11:11:03::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.11:11:03::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:09:29::SCWPlatform::Clearing the existing platform
TRACE::2023-07-28.15:09:29::SCWSystem::Clearing the existing sysconfig
TRACE::2023-07-28.15:09:29::SCWBDomain::clearing the fsbl build
TRACE::2023-07-28.15:09:29::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:09:29::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:09:29::SCWSystem::Clearing the domains completed.
TRACE::2023-07-28.15:09:29::SCWPlatform::Clearing the opened hw db.
TRACE::2023-07-28.15:09:29::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:29::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:29::SCWPlatform:: Platform location is E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:09:29::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:09:29::SCWPlatform::Removing the HwDB with name E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:29::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:29::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:29::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:29::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:09:29::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:09:29::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-07-28.15:09:35::SCWPlatform::Opened new HwDB with name system_wrapper_15
TRACE::2023-07-28.15:09:35::SCWReader::Active system found as  system_wrapper
TRACE::2023-07-28.15:09:35::SCWReader::Handling sysconfig system_wrapper
TRACE::2023-07-28.15:09:35::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-28.15:09:35::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-07-28.15:09:35::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-07-28.15:09:35::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:35::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:35::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:35::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:09:35::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:09:35::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2023-07-28.15:09:35::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2023-07-28.15:09:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:09:35::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:35::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:35::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:35::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:09:35::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:09:35::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2023-07-28.15:09:35::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2023-07-28.15:09:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:09:35::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:35::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:35::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:35::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:09:35::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:09:35::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2023-07-28.15:09:35::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2023-07-28.15:09:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:09:35::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-07-28.15:09:35::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:35::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:35::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:35::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:09:35::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:09:35::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2023-07-28.15:09:35::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2023-07-28.15:09:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:09:35::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:09:35::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-07-28.15:09:35::SCWMssOS::No sw design opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:09:35::SCWMssOS::mss exists loading the mss file  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:09:35::SCWMssOS::Opened the sw design from mss  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:09:35::SCWMssOS::Adding the swdes entry E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-07-28.15:09:35::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-28.15:09:35::SCWMssOS::Opened the sw design.  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:09:35::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:35::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:35::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:35::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:09:35::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:09:35::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2023-07-28.15:09:35::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2023-07-28.15:09:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:09:35::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:09:35::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:09:35::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:09:35::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2023-07-28.15:09:35::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:35::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:35::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:35::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:09:35::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:09:35::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2023-07-28.15:09:35::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2023-07-28.15:09:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:09:35::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:09:35::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:09:35::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:09:35::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-07-28.15:09:35::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:09:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.15:09:35::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.15:09:35::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.15:09:35::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-28.15:09:35::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-28.15:09:35::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:35::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:35::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:35::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:09:35::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:09:35::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2023-07-28.15:09:35::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2023-07-28.15:09:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:09:35::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:09:35::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:09:35::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:09:35::SCWReader::No isolation master present  
TRACE::2023-07-28.15:09:35::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-28.15:09:35::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-07-28.15:09:35::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-07-28.15:09:35::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:35::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:35::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:35::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:09:35::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:09:35::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2023-07-28.15:09:35::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2023-07-28.15:09:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:09:35::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:35::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:35::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:35::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:09:35::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:09:35::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2023-07-28.15:09:35::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2023-07-28.15:09:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:09:35::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:35::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:35::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:35::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:09:35::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:09:35::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2023-07-28.15:09:35::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2023-07-28.15:09:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:09:35::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:09:35::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:09:35::SCWMssOS::No sw design opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:09:35::SCWMssOS::mss exists loading the mss file  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:09:35::SCWMssOS::Opened the sw design from mss  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:09:35::SCWMssOS::Adding the swdes entry E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss with des name system_0
TRACE::2023-07-28.15:09:35::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-28.15:09:35::SCWMssOS::Opened the sw design.  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:09:35::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:09:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.15:09:35::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.15:09:35::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.15:09:35::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-28.15:09:35::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-28.15:09:35::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:35::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:35::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:35::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:09:35::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:09:35::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2023-07-28.15:09:35::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2023-07-28.15:09:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:09:35::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:09:35::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:09:35::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:09:35::SCWReader::No isolation master present  
TRACE::2023-07-28.15:09:37::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:09:37::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:09:37::SCWPlatform:: Platform location is E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa
TRACE::2023-07-28.15:09:37::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:09:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:09:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:09:43::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-07-28.15:09:43::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:43::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:43::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:43::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:09:43::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:09:43::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2023-07-28.15:09:43::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2023-07-28.15:09:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:09:43::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:43::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:43::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:43::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:09:43::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:09:43::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2023-07-28.15:09:43::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2023-07-28.15:09:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:09:43::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:09:43::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:09:43::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:09:43::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:09:43::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:09:43::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:09:43::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa
TRACE::2023-07-28.15:09:43::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:09:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:09:43::SCWPlatform::update - Opened existing hwdb system_wrapper_16
TRACE::2023-07-28.15:09:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:09:43::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_1
TRACE::2023-07-28.15:09:43::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:43::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:43::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:43::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:09:43::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:09:43::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2023-07-28.15:09:43::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2023-07-28.15:09:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:09:43::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:43::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:43::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:43::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:09:43::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:09:43::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2023-07-28.15:09:43::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2023-07-28.15:09:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:09:43::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:09:43::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:09:43::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:09:43::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:09:43::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:09:43::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:09:43::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa
TRACE::2023-07-28.15:09:43::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:09:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:09:43::SCWPlatform::update - Opened existing hwdb system_wrapper_16
TRACE::2023-07-28.15:09:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:09:43::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:09:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.15:09:43::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.15:09:43::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.15:09:43::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-07-28.15:09:43::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:09:43::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:09:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.15:09:43::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.15:09:43::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.15:09:43::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_1
TRACE::2023-07-28.15:09:43::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:09:43::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:43::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:43::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:43::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:09:43::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:09:43::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-07-28.15:09:49::SCWPlatform::Opened new HwDB with name system_wrapper_17
TRACE::2023-07-28.15:09:49::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:09:49::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-07-28.15:09:49::SCWMssOS::Writing the mss file completed E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:09:49::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.15:09:49::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:09:49::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss with des name system_0
TRACE::2023-07-28.15:09:49::SCWMssOS::Writing the mss file completed E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:09:49::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.15:09:49::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:49::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:49::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:49::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:09:49::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:09:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_17
TRACE::2023-07-28.15:09:49::SCWPlatform::Opened existing hwdb system_wrapper_17
TRACE::2023-07-28.15:09:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:09:49::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:09:49::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:09:49::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:09:49::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:49::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:49::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:49::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:09:49::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:09:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_17
TRACE::2023-07-28.15:09:49::SCWPlatform::Opened existing hwdb system_wrapper_17
TRACE::2023-07-28.15:09:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:09:49::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:09:49::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:09:49::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:09:49::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_1",
			"sysDefaultDom":	"standalone_ps7_cortexa9_1",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"bdbf3ebed9404a5f27eb090f19b330aa1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_1",
					"domainDispName":	"standalone_ps7_cortexa9_1",
					"domainDesc":	"standalone_ps7_cortexa9_1",
					"processors":	"ps7_cortexa9_1",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"181d78d5f98a35f9cd9bfffb1a52a6af1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-07-28.15:09:54::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2023-07-28.15:09:54::SCWPlatform::Sanity checking of platform is completed
LOG::2023-07-28.15:09:54::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2023-07-28.15:09:54::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-07-28.15:09:54::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-07-28.15:09:54::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-07-28.15:09:54::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-07-28.15:09:54::SCWSystem::Checking the domain standalone_ps7_cortexa9_1
LOG::2023-07-28.15:09:54::SCWSystem::Not a boot domain 
LOG::2023-07-28.15:09:54::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_1
TRACE::2023-07-28.15:09:54::SCWDomain::Generating domain artifcats
TRACE::2023-07-28.15:09:54::SCWMssOS::Generating standalone artifcats
TRACE::2023-07-28.15:09:54::SCWMssOS::Copying the qemu file from  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt To E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2023-07-28.15:09:54::SCWMssOS::Copying the qemu file from  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt To E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_1/qemu/
TRACE::2023-07-28.15:09:54::SCWMssOS:: Copying the user libraries. 
TRACE::2023-07-28.15:09:54::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:54::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:54::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:54::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:09:54::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:09:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_17
TRACE::2023-07-28.15:09:54::SCWPlatform::Opened existing hwdb system_wrapper_17
TRACE::2023-07-28.15:09:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:09:54::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:09:54::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:09:54::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:09:54::SCWMssOS::Completed writing the mss file at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp
TRACE::2023-07-28.15:09:54::SCWMssOS::Mss edits present, copying mssfile into export location E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:09:55::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-07-28.15:09:55::SCWMssOS::doing bsp build ... 
TRACE::2023-07-28.15:09:55::SCWMssOS::System Command Ran  E: & cd  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp & make 
TRACE::2023-07-28.15:09:56::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-07-28.15:09:56::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-07-28.15:09:56::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-07-28.15:09:56::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-28.15:09:56::SCWMssOS::make -C ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-07-28.15:09:56::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-07-28.15:09:56::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:09:56::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-07-28.15:09:56::SCWMssOS::make -C ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-07-28.15:09:56::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-07-28.15:09:56::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:09:56::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/ddrps_v1_2/src"

TRACE::2023-07-28.15:09:56::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-28.15:09:56::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-28.15:09:56::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:09:56::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/devcfg_v3_7/src"

TRACE::2023-07-28.15:09:56::SCWMssOS::make -C ps7_cortexa9_1/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.15:09:56::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.15:09:56::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:09:56::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/dmaps_v2_8/src"

TRACE::2023-07-28.15:09:56::SCWMssOS::make -C ps7_cortexa9_1/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-28.15:09:56::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-28.15:09:56::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:09:56::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/scugic_v4_7/src"

TRACE::2023-07-28.15:09:56::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.15:09:56::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.15:09:56::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:09:56::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/scutimer_v2_4/src"

TRACE::2023-07-28.15:09:56::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-07-28.15:09:56::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-07-28.15:09:56::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:09:56::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/scuwdt_v2_4/src"

TRACE::2023-07-28.15:09:56::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.15:09:56::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.15:09:56::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:09:56::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/standalone_v7_7/src"

TRACE::2023-07-28.15:09:56::SCWMssOS::make -C ps7_cortexa9_1/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-07-28.15:09:56::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-07-28.15:09:56::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:09:56::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/xadcps_v2_6/src"

TRACE::2023-07-28.15:09:56::SCWMssOS::make -C ps7_cortexa9_1/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.15:09:56::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.15:09:56::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:09:56::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-28.15:09:56::SCWMssOS::make -C ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-07-28.15:09:56::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-07-28.15:09:56::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:09:56::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-07-28.15:09:56::SCWMssOS::make -C ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-07-28.15:09:56::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-07-28.15:09:56::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:09:56::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/ddrps_v1_2/src"

TRACE::2023-07-28.15:09:56::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-07-28.15:09:56::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-07-28.15:09:56::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:09:56::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/devcfg_v3_7/src"

TRACE::2023-07-28.15:09:56::SCWMssOS::make -C ps7_cortexa9_1/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.15:09:56::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.15:09:56::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:09:56::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/dmaps_v2_8/src"

TRACE::2023-07-28.15:09:56::SCWMssOS::make -C ps7_cortexa9_1/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-07-28.15:09:56::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-07-28.15:09:56::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:09:56::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/scugic_v4_7/src"

TRACE::2023-07-28.15:09:56::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.15:09:56::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.15:09:56::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:09:56::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/scutimer_v2_4/src"

TRACE::2023-07-28.15:09:56::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-28.15:09:56::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-28.15:09:56::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:09:56::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/scuwdt_v2_4/src"

TRACE::2023-07-28.15:09:56::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.15:09:56::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.15:09:56::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:09:57::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/standalone_v7_7/src"

TRACE::2023-07-28.15:09:57::SCWMssOS::make -C ps7_cortexa9_1/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-07-28.15:09:57::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-07-28.15:09:57::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:09:57::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/xadcps_v2_6/src"

TRACE::2023-07-28.15:09:57::SCWMssOS::make -C ps7_cortexa9_1/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.15:09:57::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.15:09:57::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:09:58::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-07-28.15:09:58::SCWMssOS::make --no-print-directory archive

TRACE::2023-07-28.15:09:58::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_1/lib/libxil.a ps7_cortexa9_1/lib/xadcps_selftest.o ps7_cortexa9_1/lib/kill.o ps7_cortexa9_1/
TRACE::2023-07-28.15:09:58::SCWMssOS::lib/xscuwdt_g.o ps7_cortexa9_1/lib/xplatform_info.o ps7_cortexa9_1/lib/print.o ps7_cortexa9_1/lib/_exit.o ps7_cortexa9_1/lib/xi
TRACE::2023-07-28.15:09:58::SCWMssOS::l_testio.o ps7_cortexa9_1/lib/isatty.o ps7_cortexa9_1/lib/sleep.o ps7_cortexa9_1/lib/xdevcfg_hw.o ps7_cortexa9_1/lib/xadcps_int
TRACE::2023-07-28.15:09:58::SCWMssOS::r.o ps7_cortexa9_1/lib/xpm_counter.o ps7_cortexa9_1/lib/xdmaps_g.o ps7_cortexa9_1/lib/xscutimer_g.o ps7_cortexa9_1/lib/xdmaps_s
TRACE::2023-07-28.15:09:58::SCWMssOS::init.o ps7_cortexa9_1/lib/xscutimer_sinit.o ps7_cortexa9_1/lib/xil_cache.o ps7_cortexa9_1/lib/xil_util.o ps7_cortexa9_1/lib/inb
TRACE::2023-07-28.15:09:58::SCWMssOS::yte.o ps7_cortexa9_1/lib/xdmaps_selftest.o ps7_cortexa9_1/lib/xscutimer_selftest.o ps7_cortexa9_1/lib/xil_misc_psreset_api.o ps
TRACE::2023-07-28.15:09:58::SCWMssOS::7_cortexa9_1/lib/cpputest_time.o ps7_cortexa9_1/lib/close.o ps7_cortexa9_1/lib/xscugic_hw.o ps7_cortexa9_1/lib/xil_spinlock.o p
TRACE::2023-07-28.15:09:58::SCWMssOS::s7_cortexa9_1/lib/translation_table.o ps7_cortexa9_1/lib/write.o ps7_cortexa9_1/lib/xil_mem.o ps7_cortexa9_1/lib/boot.o ps7_cor
TRACE::2023-07-28.15:09:58::SCWMssOS::texa9_1/lib/cpu_init.o ps7_cortexa9_1/lib/xscugic_g.o ps7_cortexa9_1/lib/time.o ps7_cortexa9_1/lib/usleep.o ps7_cortexa9_1/lib/
TRACE::2023-07-28.15:09:58::SCWMssOS::xil_sleepcommon.o ps7_cortexa9_1/lib/xil_printf.o ps7_cortexa9_1/lib/unlink.o ps7_cortexa9_1/lib/xadcps.o ps7_cortexa9_1/lib/xd
TRACE::2023-07-28.15:09:58::SCWMssOS::maps_hw.o ps7_cortexa9_1/lib/xscugic_intr.o ps7_cortexa9_1/lib/xscugic_sinit.o ps7_cortexa9_1/lib/xil_sleeptimer.o ps7_cortexa9
TRACE::2023-07-28.15:09:58::SCWMssOS::_1/lib/fcntl.o ps7_cortexa9_1/lib/open.o ps7_cortexa9_1/lib/outbyte.o ps7_cortexa9_1/lib/xinterrupt_wrap.o ps7_cortexa9_1/lib/r
TRACE::2023-07-28.15:09:58::SCWMssOS::ead.o ps7_cortexa9_1/lib/xtime_l.o ps7_cortexa9_1/lib/xl2cc_counter.o ps7_cortexa9_1/lib/asm_vectors.o ps7_cortexa9_1/lib/xdevc
TRACE::2023-07-28.15:09:58::SCWMssOS::fg_intr.o ps7_cortexa9_1/lib/abort.o ps7_cortexa9_1/lib/xdevcfg_g.o ps7_cortexa9_1/lib/getpid.o ps7_cortexa9_1/lib/xil_testcach
TRACE::2023-07-28.15:09:58::SCWMssOS::e.o ps7_cortexa9_1/lib/xdevcfg_sinit.o ps7_cortexa9_1/lib/xdmaps.o ps7_cortexa9_1/lib/xscutimer.o ps7_cortexa9_1/lib/xscuwdt.o 
TRACE::2023-07-28.15:09:58::SCWMssOS::ps7_cortexa9_1/lib/xdevcfg_selftest.o ps7_cortexa9_1/lib/_sbrk.o ps7_cortexa9_1/lib/xscuwdt_sinit.o ps7_cortexa9_1/lib/sbrk.o p
TRACE::2023-07-28.15:09:58::SCWMssOS::s7_cortexa9_1/lib/fstat.o ps7_cortexa9_1/lib/errno.o ps7_cortexa9_1/lib/lseek.o ps7_cortexa9_1/lib/vectors.o ps7_cortexa9_1/lib
TRACE::2023-07-28.15:09:58::SCWMssOS::/xil_exception.o ps7_cortexa9_1/lib/xil_testmem.o ps7_cortexa9_1/lib/putnum.o ps7_cortexa9_1/lib/xil_clocking.o ps7_cortexa9_1/
TRACE::2023-07-28.15:09:58::SCWMssOS::lib/xil_assert.o ps7_cortexa9_1/lib/xscuwdt_selftest.o ps7_cortexa9_1/lib/xcoresightpsdcc.o ps7_cortexa9_1/lib/xscugic.o ps7_co
TRACE::2023-07-28.15:09:58::SCWMssOS::rtexa9_1/lib/xadcps_g.o ps7_cortexa9_1/lib/xscugic_selftest.o ps7_cortexa9_1/lib/xil-crt0.o ps7_cortexa9_1/lib/xadcps_sinit.o p
TRACE::2023-07-28.15:09:58::SCWMssOS::s7_cortexa9_1/lib/xil_mmu.o ps7_cortexa9_1/lib/_open.o ps7_cortexa9_1/lib/xdevcfg.o

TRACE::2023-07-28.15:09:58::SCWMssOS::'Finished building libraries'

TRACE::2023-07-28.15:09:58::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-07-28.15:09:58::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-07-28.15:09:58::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_1
LOG::2023-07-28.15:09:58::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2023-07-28.15:09:58::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2023-07-28.15:09:58::SCWPlatform::Started preparing the platform 
TRACE::2023-07-28.15:09:58::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2023-07-28.15:09:58::SCWSystem::dir created 
TRACE::2023-07-28.15:09:58::SCWSystem::Writing the bif 
TRACE::2023-07-28.15:09:58::SCWPlatform::Started writing the spfm file 
TRACE::2023-07-28.15:09:58::SCWPlatform::Started writing the xpfm file 
TRACE::2023-07-28.15:09:58::SCWPlatform::Completed generating the platform
TRACE::2023-07-28.15:09:58::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:09:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.15:09:58::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.15:09:58::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.15:09:58::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:09:58::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss with des name system_0
TRACE::2023-07-28.15:09:58::SCWMssOS::Writing the mss file completed E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:09:58::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.15:09:58::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:58::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:58::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:58::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:09:58::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:09:58::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_17
TRACE::2023-07-28.15:09:58::SCWPlatform::Opened existing hwdb system_wrapper_17
TRACE::2023-07-28.15:09:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:09:58::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:09:58::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:09:58::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:09:58::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:58::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:58::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:58::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:09:58::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:09:58::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_17
TRACE::2023-07-28.15:09:58::SCWPlatform::Opened existing hwdb system_wrapper_17
TRACE::2023-07-28.15:09:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:09:58::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:09:58::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:09:58::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:09:58::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_1",
			"sysDefaultDom":	"standalone_ps7_cortexa9_1",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"bdbf3ebed9404a5f27eb090f19b330aa1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_1",
					"domainDispName":	"standalone_ps7_cortexa9_1",
					"domainDesc":	"standalone_ps7_cortexa9_1",
					"processors":	"ps7_cortexa9_1",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"181d78d5f98a35f9cd9bfffb1a52a6af",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-07-28.15:09:58::SCWPlatform::updated the xpfm file.
TRACE::2023-07-28.15:09:58::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:58::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:58::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:58::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:09:58::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:09:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:09:58::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_17
TRACE::2023-07-28.15:09:58::SCWPlatform::Opened existing hwdb system_wrapper_17
TRACE::2023-07-28.15:09:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:09:58::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:09:58::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:09:58::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:25:27::SCWPlatform::Clearing the existing platform
TRACE::2023-07-28.15:25:27::SCWSystem::Clearing the existing sysconfig
TRACE::2023-07-28.15:25:27::SCWBDomain::clearing the fsbl build
TRACE::2023-07-28.15:25:27::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:25:27::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:25:27::SCWSystem::Clearing the domains completed.
TRACE::2023-07-28.15:25:27::SCWPlatform::Clearing the opened hw db.
TRACE::2023-07-28.15:25:27::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:27::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:27::SCWPlatform:: Platform location is E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:25:27::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:25:27::SCWPlatform::Removing the HwDB with name E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:27::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:27::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:27::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:27::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:25:27::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:25:27::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-07-28.15:25:33::SCWPlatform::Opened new HwDB with name system_wrapper_19
TRACE::2023-07-28.15:25:33::SCWReader::Active system found as  system_wrapper
TRACE::2023-07-28.15:25:33::SCWReader::Handling sysconfig system_wrapper
TRACE::2023-07-28.15:25:33::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-28.15:25:33::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-07-28.15:25:33::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-07-28.15:25:33::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:33::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:33::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:33::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:25:33::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:25:33::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2023-07-28.15:25:33::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2023-07-28.15:25:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:25:33::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:33::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:33::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:33::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:25:33::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:25:33::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2023-07-28.15:25:33::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2023-07-28.15:25:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:25:33::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:33::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:33::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:33::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:25:33::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:25:33::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2023-07-28.15:25:33::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2023-07-28.15:25:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:25:33::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-07-28.15:25:33::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:33::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:33::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:33::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:25:33::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:25:33::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2023-07-28.15:25:33::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2023-07-28.15:25:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:25:33::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:25:33::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-07-28.15:25:33::SCWMssOS::No sw design opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:25:33::SCWMssOS::mss exists loading the mss file  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:25:33::SCWMssOS::Opened the sw design from mss  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:25:33::SCWMssOS::Adding the swdes entry E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-07-28.15:25:33::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-28.15:25:33::SCWMssOS::Opened the sw design.  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:25:33::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:33::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:33::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:33::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:25:33::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:25:33::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2023-07-28.15:25:33::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2023-07-28.15:25:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:25:33::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:25:33::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:25:33::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:25:33::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2023-07-28.15:25:33::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:33::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:33::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:33::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:25:33::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:25:33::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2023-07-28.15:25:33::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2023-07-28.15:25:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:25:33::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:25:33::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:25:33::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:25:33::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-07-28.15:25:33::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:25:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.15:25:33::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.15:25:33::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.15:25:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-28.15:25:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-28.15:25:33::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:33::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:33::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:33::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:25:33::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:25:33::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2023-07-28.15:25:33::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2023-07-28.15:25:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:25:33::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:25:33::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:25:33::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:25:33::SCWReader::No isolation master present  
TRACE::2023-07-28.15:25:33::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-28.15:25:33::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-07-28.15:25:33::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-07-28.15:25:33::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:33::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:33::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:33::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:25:33::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:25:33::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2023-07-28.15:25:33::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2023-07-28.15:25:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:25:33::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:33::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:33::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:33::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:25:33::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:25:33::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2023-07-28.15:25:33::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2023-07-28.15:25:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:25:33::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:33::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:33::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:33::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:25:33::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:25:33::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2023-07-28.15:25:33::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2023-07-28.15:25:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:25:33::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:25:33::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:25:33::SCWMssOS::No sw design opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:25:33::SCWMssOS::mss exists loading the mss file  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:25:33::SCWMssOS::Opened the sw design from mss  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:25:33::SCWMssOS::Adding the swdes entry E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss with des name system_0
TRACE::2023-07-28.15:25:33::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-28.15:25:33::SCWMssOS::Opened the sw design.  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:25:33::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:25:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.15:25:33::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.15:25:33::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.15:25:33::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-28.15:25:33::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-28.15:25:33::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:33::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:33::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:33::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:25:33::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:25:33::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2023-07-28.15:25:33::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2023-07-28.15:25:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:25:33::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:25:33::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:25:33::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:25:33::SCWReader::No isolation master present  
TRACE::2023-07-28.15:25:39::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:25:39::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:25:39::SCWPlatform:: Platform location is E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa
TRACE::2023-07-28.15:25:39::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:25:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:25:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:25:45::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-07-28.15:25:45::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:45::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:45::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:45::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:25:45::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:25:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2023-07-28.15:25:45::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2023-07-28.15:25:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:25:45::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:45::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:45::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:45::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:25:45::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:25:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2023-07-28.15:25:45::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2023-07-28.15:25:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:25:45::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:25:45::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:25:45::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:25:45::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:25:45::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:25:45::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:25:45::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa
TRACE::2023-07-28.15:25:45::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:25:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:25:45::SCWPlatform::update - Opened existing hwdb system_wrapper_20
TRACE::2023-07-28.15:25:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:25:45::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_1
TRACE::2023-07-28.15:25:45::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:45::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:45::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:45::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:25:45::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:25:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2023-07-28.15:25:45::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2023-07-28.15:25:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:25:45::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:45::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:45::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:45::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:25:45::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:25:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_19
TRACE::2023-07-28.15:25:45::SCWPlatform::Opened existing hwdb system_wrapper_19
TRACE::2023-07-28.15:25:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:25:45::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:25:45::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:25:45::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:25:45::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:25:45::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:25:45::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:25:45::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa
TRACE::2023-07-28.15:25:45::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:25:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:25:45::SCWPlatform::update - Opened existing hwdb system_wrapper_20
TRACE::2023-07-28.15:25:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:25:45::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:25:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.15:25:45::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.15:25:45::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.15:25:45::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-07-28.15:25:45::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:25:45::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:25:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.15:25:45::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.15:25:45::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.15:25:45::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_1
TRACE::2023-07-28.15:25:45::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:25:45::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:45::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:45::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:45::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:25:45::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:25:45::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-07-28.15:25:51::SCWPlatform::Opened new HwDB with name system_wrapper_21
TRACE::2023-07-28.15:25:51::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:25:51::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-07-28.15:25:51::SCWMssOS::Writing the mss file completed E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:25:51::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.15:25:51::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:25:51::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss with des name system_0
TRACE::2023-07-28.15:25:51::SCWMssOS::Writing the mss file completed E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:25:51::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.15:25:51::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:51::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:51::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:51::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:25:51::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:25:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_21
TRACE::2023-07-28.15:25:51::SCWPlatform::Opened existing hwdb system_wrapper_21
TRACE::2023-07-28.15:25:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:25:51::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:25:51::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:25:51::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:25:51::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:51::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:51::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:51::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:25:51::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:25:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_21
TRACE::2023-07-28.15:25:51::SCWPlatform::Opened existing hwdb system_wrapper_21
TRACE::2023-07-28.15:25:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:25:51::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:25:51::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:25:51::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:25:51::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_1",
			"sysDefaultDom":	"standalone_ps7_cortexa9_1",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"bdbf3ebed9404a5f27eb090f19b330aa1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_1",
					"domainDispName":	"standalone_ps7_cortexa9_1",
					"domainDesc":	"standalone_ps7_cortexa9_1",
					"processors":	"ps7_cortexa9_1",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"181d78d5f98a35f9cd9bfffb1a52a6af1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-07-28.15:25:57::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2023-07-28.15:25:57::SCWPlatform::Sanity checking of platform is completed
LOG::2023-07-28.15:25:57::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2023-07-28.15:25:57::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-07-28.15:25:57::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-07-28.15:25:57::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-07-28.15:25:57::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-07-28.15:25:57::SCWSystem::Checking the domain standalone_ps7_cortexa9_1
LOG::2023-07-28.15:25:57::SCWSystem::Not a boot domain 
LOG::2023-07-28.15:25:57::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_1
TRACE::2023-07-28.15:25:57::SCWDomain::Generating domain artifcats
TRACE::2023-07-28.15:25:57::SCWMssOS::Generating standalone artifcats
TRACE::2023-07-28.15:25:57::SCWMssOS::Copying the qemu file from  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt To E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2023-07-28.15:25:57::SCWMssOS::Copying the qemu file from  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt To E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_1/qemu/
TRACE::2023-07-28.15:25:57::SCWMssOS:: Copying the user libraries. 
TRACE::2023-07-28.15:25:57::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:57::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:57::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:57::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:25:57::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:25:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:25:57::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_21
TRACE::2023-07-28.15:25:57::SCWPlatform::Opened existing hwdb system_wrapper_21
TRACE::2023-07-28.15:25:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:25:57::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:25:57::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:25:57::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:25:57::SCWMssOS::Completed writing the mss file at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp
TRACE::2023-07-28.15:25:57::SCWMssOS::Mss edits present, copying mssfile into export location E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:25:57::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-07-28.15:25:58::SCWMssOS::doing bsp build ... 
TRACE::2023-07-28.15:25:58::SCWMssOS::System Command Ran  E: & cd  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp & make 
TRACE::2023-07-28.15:25:58::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-07-28.15:25:58::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-07-28.15:25:58::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-07-28.15:25:58::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-28.15:25:58::SCWMssOS::make -C ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-07-28.15:25:58::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-07-28.15:25:58::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:25:58::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-07-28.15:25:58::SCWMssOS::make -C ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-07-28.15:25:58::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-07-28.15:25:58::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:25:58::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/ddrps_v1_2/src"

TRACE::2023-07-28.15:25:58::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-28.15:25:58::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-28.15:25:58::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:25:58::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/devcfg_v3_7/src"

TRACE::2023-07-28.15:25:58::SCWMssOS::make -C ps7_cortexa9_1/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.15:25:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.15:25:58::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:25:58::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/dmaps_v2_8/src"

TRACE::2023-07-28.15:25:58::SCWMssOS::make -C ps7_cortexa9_1/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-28.15:25:58::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-28.15:25:58::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:25:58::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/scugic_v4_7/src"

TRACE::2023-07-28.15:25:58::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.15:25:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.15:25:58::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:25:58::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/scutimer_v2_4/src"

TRACE::2023-07-28.15:25:58::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-07-28.15:25:58::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-07-28.15:25:58::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:25:58::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/scuwdt_v2_4/src"

TRACE::2023-07-28.15:25:58::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.15:25:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.15:25:58::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:25:58::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/standalone_v7_7/src"

TRACE::2023-07-28.15:25:58::SCWMssOS::make -C ps7_cortexa9_1/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-07-28.15:25:58::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-07-28.15:25:58::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:25:58::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/xadcps_v2_6/src"

TRACE::2023-07-28.15:25:58::SCWMssOS::make -C ps7_cortexa9_1/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.15:25:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.15:25:58::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:25:58::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-28.15:25:58::SCWMssOS::make -C ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-07-28.15:25:58::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-07-28.15:25:58::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:25:58::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-07-28.15:25:58::SCWMssOS::make -C ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-07-28.15:25:58::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-07-28.15:25:58::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:25:58::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/ddrps_v1_2/src"

TRACE::2023-07-28.15:25:58::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-07-28.15:25:58::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-07-28.15:25:58::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:25:58::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/devcfg_v3_7/src"

TRACE::2023-07-28.15:25:58::SCWMssOS::make -C ps7_cortexa9_1/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.15:25:58::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.15:25:58::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:25:58::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/dmaps_v2_8/src"

TRACE::2023-07-28.15:25:59::SCWMssOS::make -C ps7_cortexa9_1/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-07-28.15:25:59::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-07-28.15:25:59::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:25:59::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/scugic_v4_7/src"

TRACE::2023-07-28.15:25:59::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.15:25:59::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.15:25:59::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:25:59::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/scutimer_v2_4/src"

TRACE::2023-07-28.15:25:59::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-28.15:25:59::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-28.15:25:59::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:25:59::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/scuwdt_v2_4/src"

TRACE::2023-07-28.15:25:59::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.15:25:59::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.15:25:59::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:25:59::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/standalone_v7_7/src"

TRACE::2023-07-28.15:25:59::SCWMssOS::make -C ps7_cortexa9_1/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-07-28.15:25:59::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-07-28.15:25:59::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:25:59::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/xadcps_v2_6/src"

TRACE::2023-07-28.15:25:59::SCWMssOS::make -C ps7_cortexa9_1/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.15:25:59::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.15:25:59::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:26:00::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-07-28.15:26:00::SCWMssOS::make --no-print-directory archive

TRACE::2023-07-28.15:26:00::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_1/lib/libxil.a ps7_cortexa9_1/lib/xadcps_selftest.o ps7_cortexa9_1/lib/kill.o ps7_cortexa9_1/
TRACE::2023-07-28.15:26:00::SCWMssOS::lib/xscuwdt_g.o ps7_cortexa9_1/lib/xplatform_info.o ps7_cortexa9_1/lib/print.o ps7_cortexa9_1/lib/_exit.o ps7_cortexa9_1/lib/xi
TRACE::2023-07-28.15:26:00::SCWMssOS::l_testio.o ps7_cortexa9_1/lib/isatty.o ps7_cortexa9_1/lib/sleep.o ps7_cortexa9_1/lib/xdevcfg_hw.o ps7_cortexa9_1/lib/xadcps_int
TRACE::2023-07-28.15:26:00::SCWMssOS::r.o ps7_cortexa9_1/lib/xpm_counter.o ps7_cortexa9_1/lib/xdmaps_g.o ps7_cortexa9_1/lib/xscutimer_g.o ps7_cortexa9_1/lib/xdmaps_s
TRACE::2023-07-28.15:26:00::SCWMssOS::init.o ps7_cortexa9_1/lib/xscutimer_sinit.o ps7_cortexa9_1/lib/xil_cache.o ps7_cortexa9_1/lib/xil_util.o ps7_cortexa9_1/lib/inb
TRACE::2023-07-28.15:26:00::SCWMssOS::yte.o ps7_cortexa9_1/lib/xdmaps_selftest.o ps7_cortexa9_1/lib/xscutimer_selftest.o ps7_cortexa9_1/lib/xil_misc_psreset_api.o ps
TRACE::2023-07-28.15:26:00::SCWMssOS::7_cortexa9_1/lib/cpputest_time.o ps7_cortexa9_1/lib/close.o ps7_cortexa9_1/lib/xscugic_hw.o ps7_cortexa9_1/lib/xil_spinlock.o p
TRACE::2023-07-28.15:26:00::SCWMssOS::s7_cortexa9_1/lib/translation_table.o ps7_cortexa9_1/lib/write.o ps7_cortexa9_1/lib/xil_mem.o ps7_cortexa9_1/lib/boot.o ps7_cor
TRACE::2023-07-28.15:26:00::SCWMssOS::texa9_1/lib/cpu_init.o ps7_cortexa9_1/lib/xscugic_g.o ps7_cortexa9_1/lib/time.o ps7_cortexa9_1/lib/usleep.o ps7_cortexa9_1/lib/
TRACE::2023-07-28.15:26:00::SCWMssOS::xil_sleepcommon.o ps7_cortexa9_1/lib/xil_printf.o ps7_cortexa9_1/lib/unlink.o ps7_cortexa9_1/lib/xadcps.o ps7_cortexa9_1/lib/xd
TRACE::2023-07-28.15:26:00::SCWMssOS::maps_hw.o ps7_cortexa9_1/lib/xscugic_intr.o ps7_cortexa9_1/lib/xscugic_sinit.o ps7_cortexa9_1/lib/xil_sleeptimer.o ps7_cortexa9
TRACE::2023-07-28.15:26:00::SCWMssOS::_1/lib/fcntl.o ps7_cortexa9_1/lib/open.o ps7_cortexa9_1/lib/outbyte.o ps7_cortexa9_1/lib/xinterrupt_wrap.o ps7_cortexa9_1/lib/r
TRACE::2023-07-28.15:26:00::SCWMssOS::ead.o ps7_cortexa9_1/lib/xtime_l.o ps7_cortexa9_1/lib/xl2cc_counter.o ps7_cortexa9_1/lib/asm_vectors.o ps7_cortexa9_1/lib/xdevc
TRACE::2023-07-28.15:26:00::SCWMssOS::fg_intr.o ps7_cortexa9_1/lib/abort.o ps7_cortexa9_1/lib/xdevcfg_g.o ps7_cortexa9_1/lib/getpid.o ps7_cortexa9_1/lib/xil_testcach
TRACE::2023-07-28.15:26:00::SCWMssOS::e.o ps7_cortexa9_1/lib/xdevcfg_sinit.o ps7_cortexa9_1/lib/xdmaps.o ps7_cortexa9_1/lib/xscutimer.o ps7_cortexa9_1/lib/xscuwdt.o 
TRACE::2023-07-28.15:26:00::SCWMssOS::ps7_cortexa9_1/lib/xdevcfg_selftest.o ps7_cortexa9_1/lib/_sbrk.o ps7_cortexa9_1/lib/xscuwdt_sinit.o ps7_cortexa9_1/lib/sbrk.o p
TRACE::2023-07-28.15:26:00::SCWMssOS::s7_cortexa9_1/lib/fstat.o ps7_cortexa9_1/lib/errno.o ps7_cortexa9_1/lib/lseek.o ps7_cortexa9_1/lib/vectors.o ps7_cortexa9_1/lib
TRACE::2023-07-28.15:26:00::SCWMssOS::/xil_exception.o ps7_cortexa9_1/lib/xil_testmem.o ps7_cortexa9_1/lib/putnum.o ps7_cortexa9_1/lib/xil_clocking.o ps7_cortexa9_1/
TRACE::2023-07-28.15:26:00::SCWMssOS::lib/xil_assert.o ps7_cortexa9_1/lib/xscuwdt_selftest.o ps7_cortexa9_1/lib/xcoresightpsdcc.o ps7_cortexa9_1/lib/xscugic.o ps7_co
TRACE::2023-07-28.15:26:00::SCWMssOS::rtexa9_1/lib/xadcps_g.o ps7_cortexa9_1/lib/xscugic_selftest.o ps7_cortexa9_1/lib/xil-crt0.o ps7_cortexa9_1/lib/xadcps_sinit.o p
TRACE::2023-07-28.15:26:00::SCWMssOS::s7_cortexa9_1/lib/xil_mmu.o ps7_cortexa9_1/lib/_open.o ps7_cortexa9_1/lib/xdevcfg.o

TRACE::2023-07-28.15:26:00::SCWMssOS::'Finished building libraries'

TRACE::2023-07-28.15:26:00::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-07-28.15:26:00::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-07-28.15:26:00::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_1
LOG::2023-07-28.15:26:00::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2023-07-28.15:26:00::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2023-07-28.15:26:00::SCWPlatform::Started preparing the platform 
TRACE::2023-07-28.15:26:00::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2023-07-28.15:26:00::SCWSystem::dir created 
TRACE::2023-07-28.15:26:00::SCWSystem::Writing the bif 
TRACE::2023-07-28.15:26:00::SCWPlatform::Started writing the spfm file 
TRACE::2023-07-28.15:26:00::SCWPlatform::Started writing the xpfm file 
TRACE::2023-07-28.15:26:00::SCWPlatform::Completed generating the platform
TRACE::2023-07-28.15:26:00::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:26:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.15:26:00::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.15:26:00::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.15:26:00::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:26:00::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss with des name system_0
TRACE::2023-07-28.15:26:00::SCWMssOS::Writing the mss file completed E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:26:00::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.15:26:00::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:26:00::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:26:00::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:26:00::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:26:00::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:26:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:26:00::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_21
TRACE::2023-07-28.15:26:00::SCWPlatform::Opened existing hwdb system_wrapper_21
TRACE::2023-07-28.15:26:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:26:00::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:26:00::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:26:00::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:26:00::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:26:00::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:26:00::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:26:00::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:26:00::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:26:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:26:00::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_21
TRACE::2023-07-28.15:26:00::SCWPlatform::Opened existing hwdb system_wrapper_21
TRACE::2023-07-28.15:26:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:26:00::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:26:00::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:26:00::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:26:00::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_1",
			"sysDefaultDom":	"standalone_ps7_cortexa9_1",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"bdbf3ebed9404a5f27eb090f19b330aa1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_1",
					"domainDispName":	"standalone_ps7_cortexa9_1",
					"domainDesc":	"standalone_ps7_cortexa9_1",
					"processors":	"ps7_cortexa9_1",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"181d78d5f98a35f9cd9bfffb1a52a6af",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-07-28.15:26:00::SCWPlatform::updated the xpfm file.
TRACE::2023-07-28.15:26:00::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:26:00::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:26:00::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:26:00::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:26:00::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:26:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:26:00::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_21
TRACE::2023-07-28.15:26:00::SCWPlatform::Opened existing hwdb system_wrapper_21
TRACE::2023-07-28.15:26:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:26:00::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:26:00::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:26:00::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:35:38::SCWPlatform::Clearing the existing platform
TRACE::2023-07-28.15:35:38::SCWSystem::Clearing the existing sysconfig
TRACE::2023-07-28.15:35:38::SCWBDomain::clearing the fsbl build
TRACE::2023-07-28.15:35:38::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:35:38::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:35:38::SCWSystem::Clearing the domains completed.
TRACE::2023-07-28.15:35:38::SCWPlatform::Clearing the opened hw db.
TRACE::2023-07-28.15:35:38::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:38::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:38::SCWPlatform:: Platform location is E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:35:38::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:35:38::SCWPlatform::Removing the HwDB with name E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:38::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:38::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:38::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:38::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:35:38::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:35:38::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-07-28.15:35:44::SCWPlatform::Opened new HwDB with name system_wrapper_23
TRACE::2023-07-28.15:35:44::SCWReader::Active system found as  system_wrapper
TRACE::2023-07-28.15:35:44::SCWReader::Handling sysconfig system_wrapper
TRACE::2023-07-28.15:35:44::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-28.15:35:44::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-07-28.15:35:44::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-07-28.15:35:44::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:44::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:44::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:44::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:35:44::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:35:44::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2023-07-28.15:35:44::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2023-07-28.15:35:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:35:44::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:44::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:44::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:44::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:35:44::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:35:44::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2023-07-28.15:35:44::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2023-07-28.15:35:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:35:44::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:44::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:44::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:44::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:35:44::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:35:44::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2023-07-28.15:35:44::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2023-07-28.15:35:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:35:44::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-07-28.15:35:44::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:44::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:44::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:44::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:35:44::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:35:44::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2023-07-28.15:35:44::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2023-07-28.15:35:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:35:44::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:35:44::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-07-28.15:35:44::SCWMssOS::No sw design opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:35:44::SCWMssOS::mss exists loading the mss file  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:35:44::SCWMssOS::Opened the sw design from mss  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:35:44::SCWMssOS::Adding the swdes entry E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-07-28.15:35:44::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-28.15:35:44::SCWMssOS::Opened the sw design.  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:35:44::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:44::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:44::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:44::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:35:44::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:35:44::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2023-07-28.15:35:44::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2023-07-28.15:35:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:35:44::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:35:44::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:35:44::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:35:44::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2023-07-28.15:35:44::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:44::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:44::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:44::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:35:44::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:35:44::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2023-07-28.15:35:44::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2023-07-28.15:35:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:35:44::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:35:44::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:35:44::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:35:44::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-07-28.15:35:44::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:35:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.15:35:44::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.15:35:44::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.15:35:44::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-28.15:35:44::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-28.15:35:44::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:44::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:44::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:44::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:35:44::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:35:44::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2023-07-28.15:35:44::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2023-07-28.15:35:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:35:44::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:35:44::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:35:44::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:35:44::SCWReader::No isolation master present  
TRACE::2023-07-28.15:35:44::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-28.15:35:44::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-07-28.15:35:44::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-07-28.15:35:44::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:44::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:44::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:44::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:35:44::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:35:44::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2023-07-28.15:35:44::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2023-07-28.15:35:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:35:44::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:44::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:44::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:44::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:35:44::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:35:44::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2023-07-28.15:35:44::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2023-07-28.15:35:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:35:44::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:44::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:44::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:44::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:35:44::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:35:44::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2023-07-28.15:35:44::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2023-07-28.15:35:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:35:44::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:35:44::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:35:44::SCWMssOS::No sw design opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:35:44::SCWMssOS::mss exists loading the mss file  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:35:44::SCWMssOS::Opened the sw design from mss  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:35:44::SCWMssOS::Adding the swdes entry E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss with des name system_0
TRACE::2023-07-28.15:35:44::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-28.15:35:44::SCWMssOS::Opened the sw design.  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:35:44::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:35:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.15:35:44::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.15:35:44::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.15:35:44::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-28.15:35:44::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-28.15:35:44::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:44::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:44::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:44::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:35:44::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:35:44::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2023-07-28.15:35:44::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2023-07-28.15:35:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:35:44::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:35:44::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:35:44::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:35:44::SCWReader::No isolation master present  
TRACE::2023-07-28.15:35:48::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:35:48::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:35:48::SCWPlatform:: Platform location is E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa
TRACE::2023-07-28.15:35:48::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:35:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:35:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:35:53::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-07-28.15:35:53::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:53::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:53::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:53::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:35:53::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:35:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2023-07-28.15:35:53::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2023-07-28.15:35:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:35:53::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:53::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:53::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:53::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:35:53::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:35:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2023-07-28.15:35:53::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2023-07-28.15:35:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:35:53::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:35:53::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:35:53::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:35:53::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:35:53::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:35:53::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:35:53::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa
TRACE::2023-07-28.15:35:53::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:35:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:35:53::SCWPlatform::update - Opened existing hwdb system_wrapper_24
TRACE::2023-07-28.15:35:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:35:53::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_1
TRACE::2023-07-28.15:35:53::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:53::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:53::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:53::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:35:53::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:35:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2023-07-28.15:35:53::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2023-07-28.15:35:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:35:53::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:53::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:53::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:53::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:35:53::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:35:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_23
TRACE::2023-07-28.15:35:53::SCWPlatform::Opened existing hwdb system_wrapper_23
TRACE::2023-07-28.15:35:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:35:53::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:35:53::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:35:53::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:35:53::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:35:53::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:35:53::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:35:53::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa
TRACE::2023-07-28.15:35:53::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:35:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:35:53::SCWPlatform::update - Opened existing hwdb system_wrapper_24
TRACE::2023-07-28.15:35:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:35:53::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:35:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.15:35:53::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.15:35:53::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.15:35:53::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-07-28.15:35:53::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:35:53::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:35:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.15:35:53::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.15:35:53::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.15:35:53::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_1
TRACE::2023-07-28.15:35:53::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:35:53::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:53::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:53::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:53::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:35:53::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:35:53::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-07-28.15:35:59::SCWPlatform::Opened new HwDB with name system_wrapper_25
TRACE::2023-07-28.15:35:59::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:35:59::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-07-28.15:35:59::SCWMssOS::Writing the mss file completed E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:35:59::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.15:35:59::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:35:59::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss with des name system_0
TRACE::2023-07-28.15:35:59::SCWMssOS::Writing the mss file completed E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:35:59::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.15:35:59::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:59::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:59::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:59::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:35:59::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:35:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_25
TRACE::2023-07-28.15:35:59::SCWPlatform::Opened existing hwdb system_wrapper_25
TRACE::2023-07-28.15:35:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:35:59::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:35:59::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:35:59::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:35:59::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:59::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:59::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:59::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:35:59::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:35:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:35:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_25
TRACE::2023-07-28.15:35:59::SCWPlatform::Opened existing hwdb system_wrapper_25
TRACE::2023-07-28.15:35:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:35:59::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:35:59::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:35:59::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:35:59::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_1",
			"sysDefaultDom":	"standalone_ps7_cortexa9_1",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"bdbf3ebed9404a5f27eb090f19b330aa1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_1",
					"domainDispName":	"standalone_ps7_cortexa9_1",
					"domainDesc":	"standalone_ps7_cortexa9_1",
					"processors":	"ps7_cortexa9_1",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"181d78d5f98a35f9cd9bfffb1a52a6af1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-07-28.15:36:06::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2023-07-28.15:36:06::SCWPlatform::Sanity checking of platform is completed
LOG::2023-07-28.15:36:06::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2023-07-28.15:36:06::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-07-28.15:36:06::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-07-28.15:36:06::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-07-28.15:36:06::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-07-28.15:36:06::SCWSystem::Checking the domain standalone_ps7_cortexa9_1
LOG::2023-07-28.15:36:06::SCWSystem::Not a boot domain 
LOG::2023-07-28.15:36:06::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_1
TRACE::2023-07-28.15:36:06::SCWDomain::Generating domain artifcats
TRACE::2023-07-28.15:36:06::SCWMssOS::Generating standalone artifcats
TRACE::2023-07-28.15:36:06::SCWMssOS::Copying the qemu file from  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt To E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2023-07-28.15:36:06::SCWMssOS::Copying the qemu file from  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt To E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_1/qemu/
TRACE::2023-07-28.15:36:06::SCWMssOS:: Copying the user libraries. 
TRACE::2023-07-28.15:36:06::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:36:06::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:36:06::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:36:06::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:36:06::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:36:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:36:06::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_25
TRACE::2023-07-28.15:36:06::SCWPlatform::Opened existing hwdb system_wrapper_25
TRACE::2023-07-28.15:36:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:36:06::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:36:06::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:36:06::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:36:06::SCWMssOS::Completed writing the mss file at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp
TRACE::2023-07-28.15:36:06::SCWMssOS::Mss edits present, copying mssfile into export location E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:36:06::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-07-28.15:36:07::SCWMssOS::doing bsp build ... 
TRACE::2023-07-28.15:36:07::SCWMssOS::System Command Ran  E: & cd  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp & make 
TRACE::2023-07-28.15:36:07::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-07-28.15:36:07::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-07-28.15:36:07::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-07-28.15:36:07::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-28.15:36:07::SCWMssOS::make -C ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-07-28.15:36:07::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-07-28.15:36:07::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:36:07::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-07-28.15:36:07::SCWMssOS::make -C ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-07-28.15:36:07::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-07-28.15:36:07::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:36:07::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/ddrps_v1_2/src"

TRACE::2023-07-28.15:36:07::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-28.15:36:07::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-28.15:36:07::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:36:07::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/devcfg_v3_7/src"

TRACE::2023-07-28.15:36:07::SCWMssOS::make -C ps7_cortexa9_1/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.15:36:07::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.15:36:07::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:36:07::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/dmaps_v2_8/src"

TRACE::2023-07-28.15:36:07::SCWMssOS::make -C ps7_cortexa9_1/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-28.15:36:07::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-28.15:36:07::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:36:07::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/scugic_v4_7/src"

TRACE::2023-07-28.15:36:07::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.15:36:07::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.15:36:07::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:36:07::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/scutimer_v2_4/src"

TRACE::2023-07-28.15:36:07::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-07-28.15:36:07::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-07-28.15:36:07::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:36:07::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/scuwdt_v2_4/src"

TRACE::2023-07-28.15:36:07::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.15:36:07::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.15:36:07::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:36:07::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/standalone_v7_7/src"

TRACE::2023-07-28.15:36:07::SCWMssOS::make -C ps7_cortexa9_1/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-07-28.15:36:07::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-07-28.15:36:07::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:36:07::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/xadcps_v2_6/src"

TRACE::2023-07-28.15:36:07::SCWMssOS::make -C ps7_cortexa9_1/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.15:36:07::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.15:36:07::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:36:07::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-28.15:36:07::SCWMssOS::make -C ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-07-28.15:36:07::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-07-28.15:36:07::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:36:07::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-07-28.15:36:08::SCWMssOS::make -C ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-07-28.15:36:08::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-07-28.15:36:08::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:36:08::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/ddrps_v1_2/src"

TRACE::2023-07-28.15:36:08::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-07-28.15:36:08::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-07-28.15:36:08::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:36:08::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/devcfg_v3_7/src"

TRACE::2023-07-28.15:36:08::SCWMssOS::make -C ps7_cortexa9_1/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.15:36:08::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.15:36:08::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:36:08::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/dmaps_v2_8/src"

TRACE::2023-07-28.15:36:08::SCWMssOS::make -C ps7_cortexa9_1/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-07-28.15:36:08::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-07-28.15:36:08::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:36:08::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/scugic_v4_7/src"

TRACE::2023-07-28.15:36:08::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.15:36:08::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.15:36:08::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:36:08::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/scutimer_v2_4/src"

TRACE::2023-07-28.15:36:08::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-28.15:36:08::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-28.15:36:08::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:36:08::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/scuwdt_v2_4/src"

TRACE::2023-07-28.15:36:08::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.15:36:08::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.15:36:08::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:36:08::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/standalone_v7_7/src"

TRACE::2023-07-28.15:36:08::SCWMssOS::make -C ps7_cortexa9_1/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-07-28.15:36:08::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-07-28.15:36:08::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:36:08::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/xadcps_v2_6/src"

TRACE::2023-07-28.15:36:08::SCWMssOS::make -C ps7_cortexa9_1/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.15:36:08::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.15:36:08::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:36:09::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-07-28.15:36:09::SCWMssOS::make --no-print-directory archive

TRACE::2023-07-28.15:36:09::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_1/lib/libxil.a ps7_cortexa9_1/lib/xadcps_selftest.o ps7_cortexa9_1/lib/kill.o ps7_cortexa9_1/
TRACE::2023-07-28.15:36:09::SCWMssOS::lib/xscuwdt_g.o ps7_cortexa9_1/lib/xplatform_info.o ps7_cortexa9_1/lib/print.o ps7_cortexa9_1/lib/_exit.o ps7_cortexa9_1/lib/xi
TRACE::2023-07-28.15:36:09::SCWMssOS::l_testio.o ps7_cortexa9_1/lib/isatty.o ps7_cortexa9_1/lib/sleep.o ps7_cortexa9_1/lib/xdevcfg_hw.o ps7_cortexa9_1/lib/xadcps_int
TRACE::2023-07-28.15:36:09::SCWMssOS::r.o ps7_cortexa9_1/lib/xpm_counter.o ps7_cortexa9_1/lib/xdmaps_g.o ps7_cortexa9_1/lib/xscutimer_g.o ps7_cortexa9_1/lib/xdmaps_s
TRACE::2023-07-28.15:36:09::SCWMssOS::init.o ps7_cortexa9_1/lib/xscutimer_sinit.o ps7_cortexa9_1/lib/xil_cache.o ps7_cortexa9_1/lib/xil_util.o ps7_cortexa9_1/lib/inb
TRACE::2023-07-28.15:36:09::SCWMssOS::yte.o ps7_cortexa9_1/lib/xdmaps_selftest.o ps7_cortexa9_1/lib/xscutimer_selftest.o ps7_cortexa9_1/lib/xil_misc_psreset_api.o ps
TRACE::2023-07-28.15:36:09::SCWMssOS::7_cortexa9_1/lib/cpputest_time.o ps7_cortexa9_1/lib/close.o ps7_cortexa9_1/lib/xscugic_hw.o ps7_cortexa9_1/lib/xil_spinlock.o p
TRACE::2023-07-28.15:36:09::SCWMssOS::s7_cortexa9_1/lib/translation_table.o ps7_cortexa9_1/lib/write.o ps7_cortexa9_1/lib/xil_mem.o ps7_cortexa9_1/lib/boot.o ps7_cor
TRACE::2023-07-28.15:36:09::SCWMssOS::texa9_1/lib/cpu_init.o ps7_cortexa9_1/lib/xscugic_g.o ps7_cortexa9_1/lib/time.o ps7_cortexa9_1/lib/usleep.o ps7_cortexa9_1/lib/
TRACE::2023-07-28.15:36:09::SCWMssOS::xil_sleepcommon.o ps7_cortexa9_1/lib/xil_printf.o ps7_cortexa9_1/lib/unlink.o ps7_cortexa9_1/lib/xadcps.o ps7_cortexa9_1/lib/xd
TRACE::2023-07-28.15:36:09::SCWMssOS::maps_hw.o ps7_cortexa9_1/lib/xscugic_intr.o ps7_cortexa9_1/lib/xscugic_sinit.o ps7_cortexa9_1/lib/xil_sleeptimer.o ps7_cortexa9
TRACE::2023-07-28.15:36:09::SCWMssOS::_1/lib/fcntl.o ps7_cortexa9_1/lib/open.o ps7_cortexa9_1/lib/outbyte.o ps7_cortexa9_1/lib/xinterrupt_wrap.o ps7_cortexa9_1/lib/r
TRACE::2023-07-28.15:36:09::SCWMssOS::ead.o ps7_cortexa9_1/lib/xtime_l.o ps7_cortexa9_1/lib/xl2cc_counter.o ps7_cortexa9_1/lib/asm_vectors.o ps7_cortexa9_1/lib/xdevc
TRACE::2023-07-28.15:36:09::SCWMssOS::fg_intr.o ps7_cortexa9_1/lib/abort.o ps7_cortexa9_1/lib/xdevcfg_g.o ps7_cortexa9_1/lib/getpid.o ps7_cortexa9_1/lib/xil_testcach
TRACE::2023-07-28.15:36:09::SCWMssOS::e.o ps7_cortexa9_1/lib/xdevcfg_sinit.o ps7_cortexa9_1/lib/xdmaps.o ps7_cortexa9_1/lib/xscutimer.o ps7_cortexa9_1/lib/xscuwdt.o 
TRACE::2023-07-28.15:36:09::SCWMssOS::ps7_cortexa9_1/lib/xdevcfg_selftest.o ps7_cortexa9_1/lib/_sbrk.o ps7_cortexa9_1/lib/xscuwdt_sinit.o ps7_cortexa9_1/lib/sbrk.o p
TRACE::2023-07-28.15:36:09::SCWMssOS::s7_cortexa9_1/lib/fstat.o ps7_cortexa9_1/lib/errno.o ps7_cortexa9_1/lib/lseek.o ps7_cortexa9_1/lib/vectors.o ps7_cortexa9_1/lib
TRACE::2023-07-28.15:36:09::SCWMssOS::/xil_exception.o ps7_cortexa9_1/lib/xil_testmem.o ps7_cortexa9_1/lib/putnum.o ps7_cortexa9_1/lib/xil_clocking.o ps7_cortexa9_1/
TRACE::2023-07-28.15:36:09::SCWMssOS::lib/xil_assert.o ps7_cortexa9_1/lib/xscuwdt_selftest.o ps7_cortexa9_1/lib/xcoresightpsdcc.o ps7_cortexa9_1/lib/xscugic.o ps7_co
TRACE::2023-07-28.15:36:09::SCWMssOS::rtexa9_1/lib/xadcps_g.o ps7_cortexa9_1/lib/xscugic_selftest.o ps7_cortexa9_1/lib/xil-crt0.o ps7_cortexa9_1/lib/xadcps_sinit.o p
TRACE::2023-07-28.15:36:09::SCWMssOS::s7_cortexa9_1/lib/xil_mmu.o ps7_cortexa9_1/lib/_open.o ps7_cortexa9_1/lib/xdevcfg.o

TRACE::2023-07-28.15:36:09::SCWMssOS::'Finished building libraries'

TRACE::2023-07-28.15:36:09::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-07-28.15:36:09::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-07-28.15:36:09::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_1
LOG::2023-07-28.15:36:09::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2023-07-28.15:36:09::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2023-07-28.15:36:09::SCWPlatform::Started preparing the platform 
TRACE::2023-07-28.15:36:09::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2023-07-28.15:36:09::SCWSystem::dir created 
TRACE::2023-07-28.15:36:09::SCWSystem::Writing the bif 
TRACE::2023-07-28.15:36:09::SCWPlatform::Started writing the spfm file 
TRACE::2023-07-28.15:36:09::SCWPlatform::Started writing the xpfm file 
TRACE::2023-07-28.15:36:09::SCWPlatform::Completed generating the platform
TRACE::2023-07-28.15:36:09::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:36:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.15:36:09::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.15:36:09::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.15:36:09::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:36:09::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss with des name system_0
TRACE::2023-07-28.15:36:09::SCWMssOS::Writing the mss file completed E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:36:09::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.15:36:09::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:36:09::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:36:09::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:36:09::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:36:09::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:36:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:36:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_25
TRACE::2023-07-28.15:36:09::SCWPlatform::Opened existing hwdb system_wrapper_25
TRACE::2023-07-28.15:36:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:36:09::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:36:09::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:36:09::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:36:09::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:36:09::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:36:09::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:36:09::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:36:09::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:36:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:36:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_25
TRACE::2023-07-28.15:36:09::SCWPlatform::Opened existing hwdb system_wrapper_25
TRACE::2023-07-28.15:36:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:36:09::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:36:09::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:36:09::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:36:09::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_1",
			"sysDefaultDom":	"standalone_ps7_cortexa9_1",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"bdbf3ebed9404a5f27eb090f19b330aa1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_1",
					"domainDispName":	"standalone_ps7_cortexa9_1",
					"domainDesc":	"standalone_ps7_cortexa9_1",
					"processors":	"ps7_cortexa9_1",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"181d78d5f98a35f9cd9bfffb1a52a6af",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-07-28.15:36:09::SCWPlatform::updated the xpfm file.
TRACE::2023-07-28.15:36:09::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:36:09::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:36:09::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:36:09::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:36:09::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:36:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:36:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_25
TRACE::2023-07-28.15:36:09::SCWPlatform::Opened existing hwdb system_wrapper_25
TRACE::2023-07-28.15:36:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:36:09::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:36:09::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:36:09::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:42:45::SCWPlatform::Clearing the existing platform
TRACE::2023-07-28.15:42:45::SCWSystem::Clearing the existing sysconfig
TRACE::2023-07-28.15:42:45::SCWBDomain::clearing the fsbl build
TRACE::2023-07-28.15:42:45::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:42:45::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:42:45::SCWSystem::Clearing the domains completed.
TRACE::2023-07-28.15:42:45::SCWPlatform::Clearing the opened hw db.
TRACE::2023-07-28.15:42:45::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:45::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:45::SCWPlatform:: Platform location is E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:42:45::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:42:45::SCWPlatform::Removing the HwDB with name E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:45::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:45::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:45::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:45::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:42:45::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:42:45::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-07-28.15:42:51::SCWPlatform::Opened new HwDB with name system_wrapper_27
TRACE::2023-07-28.15:42:51::SCWReader::Active system found as  system_wrapper
TRACE::2023-07-28.15:42:51::SCWReader::Handling sysconfig system_wrapper
TRACE::2023-07-28.15:42:51::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-28.15:42:51::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-07-28.15:42:51::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-07-28.15:42:51::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:51::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:51::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:51::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:42:51::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:42:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_27
TRACE::2023-07-28.15:42:51::SCWPlatform::Opened existing hwdb system_wrapper_27
TRACE::2023-07-28.15:42:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:42:51::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:51::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:51::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:51::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:42:51::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:42:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_27
TRACE::2023-07-28.15:42:51::SCWPlatform::Opened existing hwdb system_wrapper_27
TRACE::2023-07-28.15:42:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:42:51::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:51::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:51::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:51::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:42:51::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:42:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_27
TRACE::2023-07-28.15:42:51::SCWPlatform::Opened existing hwdb system_wrapper_27
TRACE::2023-07-28.15:42:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:42:51::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-07-28.15:42:51::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:51::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:51::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:51::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:42:51::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:42:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_27
TRACE::2023-07-28.15:42:51::SCWPlatform::Opened existing hwdb system_wrapper_27
TRACE::2023-07-28.15:42:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:42:51::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:42:51::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-07-28.15:42:51::SCWMssOS::No sw design opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:42:51::SCWMssOS::mss exists loading the mss file  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:42:51::SCWMssOS::Opened the sw design from mss  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:42:51::SCWMssOS::Adding the swdes entry E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-07-28.15:42:51::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-28.15:42:51::SCWMssOS::Opened the sw design.  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:42:51::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:51::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:51::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:51::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:42:51::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:42:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_27
TRACE::2023-07-28.15:42:51::SCWPlatform::Opened existing hwdb system_wrapper_27
TRACE::2023-07-28.15:42:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:42:51::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:42:51::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:42:51::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:42:51::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2023-07-28.15:42:51::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:51::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:51::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:51::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:42:51::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:42:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_27
TRACE::2023-07-28.15:42:51::SCWPlatform::Opened existing hwdb system_wrapper_27
TRACE::2023-07-28.15:42:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:42:51::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:42:51::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:42:51::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:42:51::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-07-28.15:42:51::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:42:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.15:42:51::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.15:42:51::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.15:42:51::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-28.15:42:51::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-28.15:42:51::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:51::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:51::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:51::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:42:51::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:42:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_27
TRACE::2023-07-28.15:42:51::SCWPlatform::Opened existing hwdb system_wrapper_27
TRACE::2023-07-28.15:42:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:42:51::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:42:51::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:42:51::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:42:51::SCWReader::No isolation master present  
TRACE::2023-07-28.15:42:51::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-28.15:42:51::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-07-28.15:42:51::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-07-28.15:42:51::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:51::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:51::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:51::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:42:51::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:42:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_27
TRACE::2023-07-28.15:42:51::SCWPlatform::Opened existing hwdb system_wrapper_27
TRACE::2023-07-28.15:42:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:42:51::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:51::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:51::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:51::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:42:51::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:42:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_27
TRACE::2023-07-28.15:42:51::SCWPlatform::Opened existing hwdb system_wrapper_27
TRACE::2023-07-28.15:42:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:42:51::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:51::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:51::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:51::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:42:51::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:42:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_27
TRACE::2023-07-28.15:42:51::SCWPlatform::Opened existing hwdb system_wrapper_27
TRACE::2023-07-28.15:42:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:42:51::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:42:51::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:42:51::SCWMssOS::No sw design opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:42:51::SCWMssOS::mss exists loading the mss file  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:42:51::SCWMssOS::Opened the sw design from mss  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:42:51::SCWMssOS::Adding the swdes entry E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss with des name system_0
TRACE::2023-07-28.15:42:51::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-28.15:42:51::SCWMssOS::Opened the sw design.  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:42:51::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:42:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.15:42:51::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.15:42:51::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.15:42:51::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-28.15:42:51::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-28.15:42:51::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:51::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:51::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:51::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:42:51::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:42:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_27
TRACE::2023-07-28.15:42:51::SCWPlatform::Opened existing hwdb system_wrapper_27
TRACE::2023-07-28.15:42:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:42:51::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:42:51::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:42:51::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:42:51::SCWReader::No isolation master present  
TRACE::2023-07-28.15:42:53::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:42:53::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:42:53::SCWPlatform:: Platform location is E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa
TRACE::2023-07-28.15:42:53::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:42:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:42:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:42:59::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-07-28.15:42:59::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:59::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:59::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:59::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:42:59::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:42:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_27
TRACE::2023-07-28.15:42:59::SCWPlatform::Opened existing hwdb system_wrapper_27
TRACE::2023-07-28.15:42:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:42:59::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:59::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:59::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:59::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:42:59::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:42:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_27
TRACE::2023-07-28.15:42:59::SCWPlatform::Opened existing hwdb system_wrapper_27
TRACE::2023-07-28.15:42:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:42:59::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:42:59::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:42:59::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:42:59::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:42:59::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:42:59::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:42:59::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa
TRACE::2023-07-28.15:42:59::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:42:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:42:59::SCWPlatform::update - Opened existing hwdb system_wrapper_28
TRACE::2023-07-28.15:42:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:42:59::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_1
TRACE::2023-07-28.15:42:59::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:59::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:59::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:59::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:42:59::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:42:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_27
TRACE::2023-07-28.15:42:59::SCWPlatform::Opened existing hwdb system_wrapper_27
TRACE::2023-07-28.15:42:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:42:59::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:59::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:59::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:59::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:42:59::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:42:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_27
TRACE::2023-07-28.15:42:59::SCWPlatform::Opened existing hwdb system_wrapper_27
TRACE::2023-07-28.15:42:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:42:59::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:42:59::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:42:59::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:42:59::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:42:59::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:42:59::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:42:59::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa
TRACE::2023-07-28.15:42:59::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:42:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:42:59::SCWPlatform::update - Opened existing hwdb system_wrapper_28
TRACE::2023-07-28.15:42:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:42:59::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:42:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.15:42:59::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.15:42:59::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.15:42:59::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-07-28.15:42:59::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:42:59::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:42:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.15:42:59::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.15:42:59::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.15:42:59::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_1
TRACE::2023-07-28.15:42:59::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:42:59::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:59::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:59::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:59::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:42:59::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:42:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:42:59::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-07-28.15:43:05::SCWPlatform::Opened new HwDB with name system_wrapper_29
TRACE::2023-07-28.15:43:05::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:43:05::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-07-28.15:43:05::SCWMssOS::Writing the mss file completed E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:43:05::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.15:43:05::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:43:05::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss with des name system_0
TRACE::2023-07-28.15:43:05::SCWMssOS::Writing the mss file completed E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:43:05::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.15:43:05::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:43:05::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:43:05::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:43:05::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:43:05::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:43:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:43:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_29
TRACE::2023-07-28.15:43:05::SCWPlatform::Opened existing hwdb system_wrapper_29
TRACE::2023-07-28.15:43:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:43:05::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:43:05::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:43:05::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:43:05::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:43:05::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:43:05::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:43:05::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:43:05::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:43:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:43:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_29
TRACE::2023-07-28.15:43:05::SCWPlatform::Opened existing hwdb system_wrapper_29
TRACE::2023-07-28.15:43:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:43:05::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:43:05::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:43:05::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:43:05::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_1",
			"sysDefaultDom":	"standalone_ps7_cortexa9_1",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"bdbf3ebed9404a5f27eb090f19b330aa1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_1",
					"domainDispName":	"standalone_ps7_cortexa9_1",
					"domainDesc":	"standalone_ps7_cortexa9_1",
					"processors":	"ps7_cortexa9_1",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"181d78d5f98a35f9cd9bfffb1a52a6af1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-07-28.15:43:20::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2023-07-28.15:43:20::SCWPlatform::Sanity checking of platform is completed
LOG::2023-07-28.15:43:20::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2023-07-28.15:43:20::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-07-28.15:43:20::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-07-28.15:43:20::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-07-28.15:43:20::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-07-28.15:43:20::SCWSystem::Checking the domain standalone_ps7_cortexa9_1
LOG::2023-07-28.15:43:20::SCWSystem::Not a boot domain 
LOG::2023-07-28.15:43:20::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_1
TRACE::2023-07-28.15:43:20::SCWDomain::Generating domain artifcats
TRACE::2023-07-28.15:43:20::SCWMssOS::Generating standalone artifcats
TRACE::2023-07-28.15:43:20::SCWMssOS::Copying the qemu file from  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt To E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2023-07-28.15:43:20::SCWMssOS::Copying the qemu file from  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt To E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_1/qemu/
TRACE::2023-07-28.15:43:20::SCWMssOS:: Copying the user libraries. 
TRACE::2023-07-28.15:43:20::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:43:20::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:43:20::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:43:20::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:43:20::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:43:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:43:20::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_29
TRACE::2023-07-28.15:43:20::SCWPlatform::Opened existing hwdb system_wrapper_29
TRACE::2023-07-28.15:43:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:43:20::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:43:20::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:43:20::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:43:20::SCWMssOS::Completed writing the mss file at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp
TRACE::2023-07-28.15:43:20::SCWMssOS::Mss edits present, copying mssfile into export location E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:43:21::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-07-28.15:43:21::SCWMssOS::doing bsp build ... 
TRACE::2023-07-28.15:43:21::SCWMssOS::System Command Ran  E: & cd  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp & make 
TRACE::2023-07-28.15:43:21::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-07-28.15:43:21::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-07-28.15:43:21::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-07-28.15:43:21::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-28.15:43:21::SCWMssOS::make -C ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-07-28.15:43:21::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-07-28.15:43:21::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:43:21::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-07-28.15:43:21::SCWMssOS::make -C ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-07-28.15:43:21::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-07-28.15:43:21::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:43:21::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/ddrps_v1_2/src"

TRACE::2023-07-28.15:43:21::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-28.15:43:21::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-28.15:43:21::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:43:21::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/devcfg_v3_7/src"

TRACE::2023-07-28.15:43:21::SCWMssOS::make -C ps7_cortexa9_1/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.15:43:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.15:43:21::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:43:21::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/dmaps_v2_8/src"

TRACE::2023-07-28.15:43:21::SCWMssOS::make -C ps7_cortexa9_1/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-28.15:43:21::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-28.15:43:21::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:43:21::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/scugic_v4_7/src"

TRACE::2023-07-28.15:43:21::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.15:43:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.15:43:21::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:43:21::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/scutimer_v2_4/src"

TRACE::2023-07-28.15:43:21::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-07-28.15:43:21::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-07-28.15:43:21::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:43:21::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/scuwdt_v2_4/src"

TRACE::2023-07-28.15:43:21::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.15:43:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.15:43:21::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:43:21::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/standalone_v7_7/src"

TRACE::2023-07-28.15:43:21::SCWMssOS::make -C ps7_cortexa9_1/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-07-28.15:43:21::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-07-28.15:43:21::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:43:22::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/xadcps_v2_6/src"

TRACE::2023-07-28.15:43:22::SCWMssOS::make -C ps7_cortexa9_1/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.15:43:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.15:43:22::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:43:22::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-28.15:43:22::SCWMssOS::make -C ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-07-28.15:43:22::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-07-28.15:43:22::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:43:22::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-07-28.15:43:22::SCWMssOS::make -C ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-07-28.15:43:22::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-07-28.15:43:22::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:43:22::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/ddrps_v1_2/src"

TRACE::2023-07-28.15:43:22::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-07-28.15:43:22::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-07-28.15:43:22::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:43:22::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/devcfg_v3_7/src"

TRACE::2023-07-28.15:43:22::SCWMssOS::make -C ps7_cortexa9_1/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.15:43:22::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.15:43:22::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:43:22::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/dmaps_v2_8/src"

TRACE::2023-07-28.15:43:22::SCWMssOS::make -C ps7_cortexa9_1/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-07-28.15:43:22::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-07-28.15:43:22::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:43:22::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/scugic_v4_7/src"

TRACE::2023-07-28.15:43:22::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.15:43:22::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.15:43:22::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:43:22::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/scutimer_v2_4/src"

TRACE::2023-07-28.15:43:22::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-28.15:43:22::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-28.15:43:22::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:43:22::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/scuwdt_v2_4/src"

TRACE::2023-07-28.15:43:22::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.15:43:22::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.15:43:22::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:43:22::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/standalone_v7_7/src"

TRACE::2023-07-28.15:43:22::SCWMssOS::make -C ps7_cortexa9_1/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-07-28.15:43:22::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-07-28.15:43:22::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:43:22::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/xadcps_v2_6/src"

TRACE::2023-07-28.15:43:22::SCWMssOS::make -C ps7_cortexa9_1/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.15:43:22::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.15:43:22::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:43:23::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-07-28.15:43:23::SCWMssOS::make --no-print-directory archive

TRACE::2023-07-28.15:43:23::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_1/lib/libxil.a ps7_cortexa9_1/lib/xadcps_selftest.o ps7_cortexa9_1/lib/kill.o ps7_cortexa9_1/
TRACE::2023-07-28.15:43:23::SCWMssOS::lib/xscuwdt_g.o ps7_cortexa9_1/lib/xplatform_info.o ps7_cortexa9_1/lib/print.o ps7_cortexa9_1/lib/_exit.o ps7_cortexa9_1/lib/xi
TRACE::2023-07-28.15:43:23::SCWMssOS::l_testio.o ps7_cortexa9_1/lib/isatty.o ps7_cortexa9_1/lib/sleep.o ps7_cortexa9_1/lib/xdevcfg_hw.o ps7_cortexa9_1/lib/xadcps_int
TRACE::2023-07-28.15:43:23::SCWMssOS::r.o ps7_cortexa9_1/lib/xpm_counter.o ps7_cortexa9_1/lib/xdmaps_g.o ps7_cortexa9_1/lib/xscutimer_g.o ps7_cortexa9_1/lib/xdmaps_s
TRACE::2023-07-28.15:43:23::SCWMssOS::init.o ps7_cortexa9_1/lib/xscutimer_sinit.o ps7_cortexa9_1/lib/xil_cache.o ps7_cortexa9_1/lib/xil_util.o ps7_cortexa9_1/lib/inb
TRACE::2023-07-28.15:43:23::SCWMssOS::yte.o ps7_cortexa9_1/lib/xdmaps_selftest.o ps7_cortexa9_1/lib/xscutimer_selftest.o ps7_cortexa9_1/lib/xil_misc_psreset_api.o ps
TRACE::2023-07-28.15:43:23::SCWMssOS::7_cortexa9_1/lib/cpputest_time.o ps7_cortexa9_1/lib/close.o ps7_cortexa9_1/lib/xscugic_hw.o ps7_cortexa9_1/lib/xil_spinlock.o p
TRACE::2023-07-28.15:43:23::SCWMssOS::s7_cortexa9_1/lib/translation_table.o ps7_cortexa9_1/lib/write.o ps7_cortexa9_1/lib/xil_mem.o ps7_cortexa9_1/lib/boot.o ps7_cor
TRACE::2023-07-28.15:43:23::SCWMssOS::texa9_1/lib/cpu_init.o ps7_cortexa9_1/lib/xscugic_g.o ps7_cortexa9_1/lib/time.o ps7_cortexa9_1/lib/usleep.o ps7_cortexa9_1/lib/
TRACE::2023-07-28.15:43:23::SCWMssOS::xil_sleepcommon.o ps7_cortexa9_1/lib/xil_printf.o ps7_cortexa9_1/lib/unlink.o ps7_cortexa9_1/lib/xadcps.o ps7_cortexa9_1/lib/xd
TRACE::2023-07-28.15:43:23::SCWMssOS::maps_hw.o ps7_cortexa9_1/lib/xscugic_intr.o ps7_cortexa9_1/lib/xscugic_sinit.o ps7_cortexa9_1/lib/xil_sleeptimer.o ps7_cortexa9
TRACE::2023-07-28.15:43:23::SCWMssOS::_1/lib/fcntl.o ps7_cortexa9_1/lib/open.o ps7_cortexa9_1/lib/outbyte.o ps7_cortexa9_1/lib/xinterrupt_wrap.o ps7_cortexa9_1/lib/r
TRACE::2023-07-28.15:43:23::SCWMssOS::ead.o ps7_cortexa9_1/lib/xtime_l.o ps7_cortexa9_1/lib/xl2cc_counter.o ps7_cortexa9_1/lib/asm_vectors.o ps7_cortexa9_1/lib/xdevc
TRACE::2023-07-28.15:43:23::SCWMssOS::fg_intr.o ps7_cortexa9_1/lib/abort.o ps7_cortexa9_1/lib/xdevcfg_g.o ps7_cortexa9_1/lib/getpid.o ps7_cortexa9_1/lib/xil_testcach
TRACE::2023-07-28.15:43:23::SCWMssOS::e.o ps7_cortexa9_1/lib/xdevcfg_sinit.o ps7_cortexa9_1/lib/xdmaps.o ps7_cortexa9_1/lib/xscutimer.o ps7_cortexa9_1/lib/xscuwdt.o 
TRACE::2023-07-28.15:43:23::SCWMssOS::ps7_cortexa9_1/lib/xdevcfg_selftest.o ps7_cortexa9_1/lib/_sbrk.o ps7_cortexa9_1/lib/xscuwdt_sinit.o ps7_cortexa9_1/lib/sbrk.o p
TRACE::2023-07-28.15:43:23::SCWMssOS::s7_cortexa9_1/lib/fstat.o ps7_cortexa9_1/lib/errno.o ps7_cortexa9_1/lib/lseek.o ps7_cortexa9_1/lib/vectors.o ps7_cortexa9_1/lib
TRACE::2023-07-28.15:43:23::SCWMssOS::/xil_exception.o ps7_cortexa9_1/lib/xil_testmem.o ps7_cortexa9_1/lib/putnum.o ps7_cortexa9_1/lib/xil_clocking.o ps7_cortexa9_1/
TRACE::2023-07-28.15:43:23::SCWMssOS::lib/xil_assert.o ps7_cortexa9_1/lib/xscuwdt_selftest.o ps7_cortexa9_1/lib/xcoresightpsdcc.o ps7_cortexa9_1/lib/xscugic.o ps7_co
TRACE::2023-07-28.15:43:23::SCWMssOS::rtexa9_1/lib/xadcps_g.o ps7_cortexa9_1/lib/xscugic_selftest.o ps7_cortexa9_1/lib/xil-crt0.o ps7_cortexa9_1/lib/xadcps_sinit.o p
TRACE::2023-07-28.15:43:23::SCWMssOS::s7_cortexa9_1/lib/xil_mmu.o ps7_cortexa9_1/lib/_open.o ps7_cortexa9_1/lib/xdevcfg.o

TRACE::2023-07-28.15:43:23::SCWMssOS::'Finished building libraries'

TRACE::2023-07-28.15:43:24::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-07-28.15:43:24::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-07-28.15:43:24::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_1
LOG::2023-07-28.15:43:24::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2023-07-28.15:43:24::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2023-07-28.15:43:24::SCWPlatform::Started preparing the platform 
TRACE::2023-07-28.15:43:24::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2023-07-28.15:43:24::SCWSystem::dir created 
TRACE::2023-07-28.15:43:24::SCWSystem::Writing the bif 
TRACE::2023-07-28.15:43:24::SCWPlatform::Started writing the spfm file 
TRACE::2023-07-28.15:43:24::SCWPlatform::Started writing the xpfm file 
TRACE::2023-07-28.15:43:24::SCWPlatform::Completed generating the platform
TRACE::2023-07-28.15:43:24::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:43:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.15:43:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.15:43:24::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.15:43:24::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:43:24::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss with des name system_0
TRACE::2023-07-28.15:43:24::SCWMssOS::Writing the mss file completed E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:43:24::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.15:43:24::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:43:24::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:43:24::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:43:24::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:43:24::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:43:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:43:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_29
TRACE::2023-07-28.15:43:24::SCWPlatform::Opened existing hwdb system_wrapper_29
TRACE::2023-07-28.15:43:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:43:24::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:43:24::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:43:24::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:43:24::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:43:24::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:43:24::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:43:24::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:43:24::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:43:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:43:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_29
TRACE::2023-07-28.15:43:24::SCWPlatform::Opened existing hwdb system_wrapper_29
TRACE::2023-07-28.15:43:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:43:24::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:43:24::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:43:24::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:43:24::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_1",
			"sysDefaultDom":	"standalone_ps7_cortexa9_1",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"bdbf3ebed9404a5f27eb090f19b330aa1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_1",
					"domainDispName":	"standalone_ps7_cortexa9_1",
					"domainDesc":	"standalone_ps7_cortexa9_1",
					"processors":	"ps7_cortexa9_1",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"181d78d5f98a35f9cd9bfffb1a52a6af",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-07-28.15:43:24::SCWPlatform::updated the xpfm file.
TRACE::2023-07-28.15:43:24::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:43:24::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:43:24::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:43:24::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:43:24::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:43:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:43:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_29
TRACE::2023-07-28.15:43:24::SCWPlatform::Opened existing hwdb system_wrapper_29
TRACE::2023-07-28.15:43:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:43:24::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:43:24::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:43:24::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:50:44::SCWPlatform::Clearing the existing platform
TRACE::2023-07-28.15:50:44::SCWSystem::Clearing the existing sysconfig
TRACE::2023-07-28.15:50:44::SCWBDomain::clearing the fsbl build
TRACE::2023-07-28.15:50:44::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:50:44::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:50:44::SCWSystem::Clearing the domains completed.
TRACE::2023-07-28.15:50:44::SCWPlatform::Clearing the opened hw db.
TRACE::2023-07-28.15:50:44::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:44::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:44::SCWPlatform:: Platform location is E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:50:44::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:50:44::SCWPlatform::Removing the HwDB with name E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:44::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:44::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:44::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:44::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:50:44::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:50:44::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-07-28.15:50:50::SCWPlatform::Opened new HwDB with name system_wrapper_31
TRACE::2023-07-28.15:50:50::SCWReader::Active system found as  system_wrapper
TRACE::2023-07-28.15:50:50::SCWReader::Handling sysconfig system_wrapper
TRACE::2023-07-28.15:50:50::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-28.15:50:50::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-07-28.15:50:50::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-07-28.15:50:50::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:50::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:50::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:50::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:50:50::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:50:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_31
TRACE::2023-07-28.15:50:50::SCWPlatform::Opened existing hwdb system_wrapper_31
TRACE::2023-07-28.15:50:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:50:50::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:50::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:50::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:50::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:50:50::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:50:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_31
TRACE::2023-07-28.15:50:50::SCWPlatform::Opened existing hwdb system_wrapper_31
TRACE::2023-07-28.15:50:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:50:50::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:50::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:50::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:50::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:50:50::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:50:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_31
TRACE::2023-07-28.15:50:50::SCWPlatform::Opened existing hwdb system_wrapper_31
TRACE::2023-07-28.15:50:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:50:50::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-07-28.15:50:50::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:50::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:50::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:50::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:50:50::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:50:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_31
TRACE::2023-07-28.15:50:50::SCWPlatform::Opened existing hwdb system_wrapper_31
TRACE::2023-07-28.15:50:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:50:50::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:50:50::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-07-28.15:50:50::SCWMssOS::No sw design opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:50:50::SCWMssOS::mss exists loading the mss file  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:50:50::SCWMssOS::Opened the sw design from mss  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:50:50::SCWMssOS::Adding the swdes entry E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-07-28.15:50:50::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-28.15:50:50::SCWMssOS::Opened the sw design.  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:50:50::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:50::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:50::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:50::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:50:50::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:50:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_31
TRACE::2023-07-28.15:50:50::SCWPlatform::Opened existing hwdb system_wrapper_31
TRACE::2023-07-28.15:50:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:50:50::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:50:50::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:50:50::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:50:50::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2023-07-28.15:50:50::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:50::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:50::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:50::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:50:50::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:50:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_31
TRACE::2023-07-28.15:50:50::SCWPlatform::Opened existing hwdb system_wrapper_31
TRACE::2023-07-28.15:50:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:50:50::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:50:50::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:50:50::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:50:50::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-07-28.15:50:50::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:50:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.15:50:50::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.15:50:50::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.15:50:50::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-28.15:50:50::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-28.15:50:50::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:50::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:50::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:50::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:50:50::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:50:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_31
TRACE::2023-07-28.15:50:50::SCWPlatform::Opened existing hwdb system_wrapper_31
TRACE::2023-07-28.15:50:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:50:50::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:50:50::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:50:50::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:50:50::SCWReader::No isolation master present  
TRACE::2023-07-28.15:50:50::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-28.15:50:50::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-07-28.15:50:50::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-07-28.15:50:50::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:50::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:50::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:50::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:50:50::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:50:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_31
TRACE::2023-07-28.15:50:50::SCWPlatform::Opened existing hwdb system_wrapper_31
TRACE::2023-07-28.15:50:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:50:50::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:50::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:50::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:50::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:50:50::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:50:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_31
TRACE::2023-07-28.15:50:50::SCWPlatform::Opened existing hwdb system_wrapper_31
TRACE::2023-07-28.15:50:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:50:50::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:50::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:50::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:50::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:50:50::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:50:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_31
TRACE::2023-07-28.15:50:50::SCWPlatform::Opened existing hwdb system_wrapper_31
TRACE::2023-07-28.15:50:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:50:50::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:50:50::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:50:50::SCWMssOS::No sw design opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:50:50::SCWMssOS::mss exists loading the mss file  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:50:50::SCWMssOS::Opened the sw design from mss  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:50:50::SCWMssOS::Adding the swdes entry E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss with des name system_0
TRACE::2023-07-28.15:50:50::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-28.15:50:50::SCWMssOS::Opened the sw design.  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:50:50::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:50:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.15:50:50::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.15:50:50::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.15:50:50::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-28.15:50:50::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-28.15:50:50::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:50::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:50::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:50::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:50:50::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:50:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_31
TRACE::2023-07-28.15:50:50::SCWPlatform::Opened existing hwdb system_wrapper_31
TRACE::2023-07-28.15:50:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:50:50::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:50:50::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:50:50::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:50:50::SCWReader::No isolation master present  
TRACE::2023-07-28.15:50:53::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:50:53::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:50:53::SCWPlatform:: Platform location is E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa
TRACE::2023-07-28.15:50:53::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:50:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:50:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:50:58::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-07-28.15:50:58::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:58::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:58::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:58::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:50:58::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:50:58::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_31
TRACE::2023-07-28.15:50:58::SCWPlatform::Opened existing hwdb system_wrapper_31
TRACE::2023-07-28.15:50:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:50:58::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:58::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:58::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:58::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:50:58::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:50:58::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_31
TRACE::2023-07-28.15:50:58::SCWPlatform::Opened existing hwdb system_wrapper_31
TRACE::2023-07-28.15:50:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:50:58::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:50:58::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:50:58::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:50:58::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:50:58::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:50:58::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:50:58::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa
TRACE::2023-07-28.15:50:58::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:50:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:50:58::SCWPlatform::update - Opened existing hwdb system_wrapper_32
TRACE::2023-07-28.15:50:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:50:58::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_1
TRACE::2023-07-28.15:50:58::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:58::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:58::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:58::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:50:58::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:50:58::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_31
TRACE::2023-07-28.15:50:58::SCWPlatform::Opened existing hwdb system_wrapper_31
TRACE::2023-07-28.15:50:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:50:58::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:58::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:58::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:58::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:50:58::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:50:58::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_31
TRACE::2023-07-28.15:50:58::SCWPlatform::Opened existing hwdb system_wrapper_31
TRACE::2023-07-28.15:50:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:50:58::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:50:58::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:50:58::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:50:58::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:50:58::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:50:58::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:50:58::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa
TRACE::2023-07-28.15:50:58::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.15:50:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:50:58::SCWPlatform::update - Opened existing hwdb system_wrapper_32
TRACE::2023-07-28.15:50:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:50:58::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:50:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.15:50:58::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.15:50:58::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.15:50:58::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-07-28.15:50:58::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:50:58::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:50:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.15:50:58::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.15:50:58::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.15:50:58::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_1
TRACE::2023-07-28.15:50:58::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:50:58::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:58::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:58::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:58::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:50:58::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:50:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:50:58::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-07-28.15:51:04::SCWPlatform::Opened new HwDB with name system_wrapper_33
TRACE::2023-07-28.15:51:04::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:51:04::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-07-28.15:51:04::SCWMssOS::Writing the mss file completed E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:51:04::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.15:51:04::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:51:04::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss with des name system_0
TRACE::2023-07-28.15:51:04::SCWMssOS::Writing the mss file completed E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:51:04::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.15:51:04::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:51:04::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:51:04::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:51:04::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:51:04::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:51:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:51:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_33
TRACE::2023-07-28.15:51:04::SCWPlatform::Opened existing hwdb system_wrapper_33
TRACE::2023-07-28.15:51:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:51:04::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:51:04::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:51:04::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:51:04::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:51:04::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:51:04::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:51:04::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:51:04::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:51:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:51:04::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_33
TRACE::2023-07-28.15:51:04::SCWPlatform::Opened existing hwdb system_wrapper_33
TRACE::2023-07-28.15:51:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:51:04::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:51:04::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:51:04::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:51:04::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_1",
			"sysDefaultDom":	"standalone_ps7_cortexa9_1",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"bdbf3ebed9404a5f27eb090f19b330aa1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_1",
					"domainDispName":	"standalone_ps7_cortexa9_1",
					"domainDesc":	"standalone_ps7_cortexa9_1",
					"processors":	"ps7_cortexa9_1",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"181d78d5f98a35f9cd9bfffb1a52a6af1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-07-28.15:51:10::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2023-07-28.15:51:10::SCWPlatform::Sanity checking of platform is completed
LOG::2023-07-28.15:51:10::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2023-07-28.15:51:11::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-07-28.15:51:11::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-07-28.15:51:11::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-07-28.15:51:11::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-07-28.15:51:11::SCWSystem::Checking the domain standalone_ps7_cortexa9_1
LOG::2023-07-28.15:51:11::SCWSystem::Not a boot domain 
LOG::2023-07-28.15:51:11::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_1
TRACE::2023-07-28.15:51:11::SCWDomain::Generating domain artifcats
TRACE::2023-07-28.15:51:11::SCWMssOS::Generating standalone artifcats
TRACE::2023-07-28.15:51:11::SCWMssOS::Copying the qemu file from  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt To E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2023-07-28.15:51:11::SCWMssOS::Copying the qemu file from  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt To E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_1/qemu/
TRACE::2023-07-28.15:51:11::SCWMssOS:: Copying the user libraries. 
TRACE::2023-07-28.15:51:11::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:51:11::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:51:11::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:51:11::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:51:11::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:51:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:51:11::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_33
TRACE::2023-07-28.15:51:11::SCWPlatform::Opened existing hwdb system_wrapper_33
TRACE::2023-07-28.15:51:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:51:11::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:51:11::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:51:11::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:51:11::SCWMssOS::Completed writing the mss file at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp
TRACE::2023-07-28.15:51:11::SCWMssOS::Mss edits present, copying mssfile into export location E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:51:11::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-07-28.15:51:11::SCWMssOS::doing bsp build ... 
TRACE::2023-07-28.15:51:11::SCWMssOS::System Command Ran  E: & cd  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp & make 
TRACE::2023-07-28.15:51:11::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-07-28.15:51:11::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-07-28.15:51:11::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-07-28.15:51:11::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-28.15:51:11::SCWMssOS::make -C ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-07-28.15:51:11::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-07-28.15:51:11::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:51:11::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-07-28.15:51:11::SCWMssOS::make -C ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-07-28.15:51:11::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-07-28.15:51:11::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:51:11::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/ddrps_v1_2/src"

TRACE::2023-07-28.15:51:11::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-28.15:51:11::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-28.15:51:11::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:51:11::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/devcfg_v3_7/src"

TRACE::2023-07-28.15:51:11::SCWMssOS::make -C ps7_cortexa9_1/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.15:51:11::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.15:51:11::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:51:11::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/dmaps_v2_8/src"

TRACE::2023-07-28.15:51:11::SCWMssOS::make -C ps7_cortexa9_1/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-28.15:51:11::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-28.15:51:11::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:51:11::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/scugic_v4_7/src"

TRACE::2023-07-28.15:51:11::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.15:51:11::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.15:51:11::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:51:12::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/scutimer_v2_4/src"

TRACE::2023-07-28.15:51:12::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-07-28.15:51:12::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-07-28.15:51:12::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:51:12::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/scuwdt_v2_4/src"

TRACE::2023-07-28.15:51:12::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.15:51:12::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.15:51:12::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:51:12::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/standalone_v7_7/src"

TRACE::2023-07-28.15:51:12::SCWMssOS::make -C ps7_cortexa9_1/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-07-28.15:51:12::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-07-28.15:51:12::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:51:12::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/xadcps_v2_6/src"

TRACE::2023-07-28.15:51:12::SCWMssOS::make -C ps7_cortexa9_1/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.15:51:12::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.15:51:12::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:51:12::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-28.15:51:12::SCWMssOS::make -C ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-07-28.15:51:12::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-07-28.15:51:12::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:51:12::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-07-28.15:51:12::SCWMssOS::make -C ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-07-28.15:51:12::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-07-28.15:51:12::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:51:12::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/ddrps_v1_2/src"

TRACE::2023-07-28.15:51:12::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-07-28.15:51:12::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-07-28.15:51:12::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:51:12::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/devcfg_v3_7/src"

TRACE::2023-07-28.15:51:12::SCWMssOS::make -C ps7_cortexa9_1/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.15:51:12::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.15:51:12::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:51:12::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/dmaps_v2_8/src"

TRACE::2023-07-28.15:51:12::SCWMssOS::make -C ps7_cortexa9_1/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-07-28.15:51:12::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-07-28.15:51:12::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:51:12::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/scugic_v4_7/src"

TRACE::2023-07-28.15:51:12::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.15:51:12::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.15:51:12::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:51:12::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/scutimer_v2_4/src"

TRACE::2023-07-28.15:51:12::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-28.15:51:12::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-28.15:51:12::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:51:12::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/scuwdt_v2_4/src"

TRACE::2023-07-28.15:51:12::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.15:51:12::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.15:51:12::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:51:12::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/standalone_v7_7/src"

TRACE::2023-07-28.15:51:12::SCWMssOS::make -C ps7_cortexa9_1/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-07-28.15:51:12::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-07-28.15:51:12::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:51:12::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/xadcps_v2_6/src"

TRACE::2023-07-28.15:51:12::SCWMssOS::make -C ps7_cortexa9_1/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.15:51:12::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.15:51:12::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.15:51:13::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-07-28.15:51:13::SCWMssOS::make --no-print-directory archive

TRACE::2023-07-28.15:51:13::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_1/lib/libxil.a ps7_cortexa9_1/lib/xadcps_selftest.o ps7_cortexa9_1/lib/kill.o ps7_cortexa9_1/
TRACE::2023-07-28.15:51:13::SCWMssOS::lib/xscuwdt_g.o ps7_cortexa9_1/lib/xplatform_info.o ps7_cortexa9_1/lib/print.o ps7_cortexa9_1/lib/_exit.o ps7_cortexa9_1/lib/xi
TRACE::2023-07-28.15:51:13::SCWMssOS::l_testio.o ps7_cortexa9_1/lib/isatty.o ps7_cortexa9_1/lib/sleep.o ps7_cortexa9_1/lib/xdevcfg_hw.o ps7_cortexa9_1/lib/xadcps_int
TRACE::2023-07-28.15:51:13::SCWMssOS::r.o ps7_cortexa9_1/lib/xpm_counter.o ps7_cortexa9_1/lib/xdmaps_g.o ps7_cortexa9_1/lib/xscutimer_g.o ps7_cortexa9_1/lib/xdmaps_s
TRACE::2023-07-28.15:51:13::SCWMssOS::init.o ps7_cortexa9_1/lib/xscutimer_sinit.o ps7_cortexa9_1/lib/xil_cache.o ps7_cortexa9_1/lib/xil_util.o ps7_cortexa9_1/lib/inb
TRACE::2023-07-28.15:51:13::SCWMssOS::yte.o ps7_cortexa9_1/lib/xdmaps_selftest.o ps7_cortexa9_1/lib/xscutimer_selftest.o ps7_cortexa9_1/lib/xil_misc_psreset_api.o ps
TRACE::2023-07-28.15:51:13::SCWMssOS::7_cortexa9_1/lib/cpputest_time.o ps7_cortexa9_1/lib/close.o ps7_cortexa9_1/lib/xscugic_hw.o ps7_cortexa9_1/lib/xil_spinlock.o p
TRACE::2023-07-28.15:51:13::SCWMssOS::s7_cortexa9_1/lib/translation_table.o ps7_cortexa9_1/lib/write.o ps7_cortexa9_1/lib/xil_mem.o ps7_cortexa9_1/lib/boot.o ps7_cor
TRACE::2023-07-28.15:51:13::SCWMssOS::texa9_1/lib/cpu_init.o ps7_cortexa9_1/lib/xscugic_g.o ps7_cortexa9_1/lib/time.o ps7_cortexa9_1/lib/usleep.o ps7_cortexa9_1/lib/
TRACE::2023-07-28.15:51:13::SCWMssOS::xil_sleepcommon.o ps7_cortexa9_1/lib/xil_printf.o ps7_cortexa9_1/lib/unlink.o ps7_cortexa9_1/lib/xadcps.o ps7_cortexa9_1/lib/xd
TRACE::2023-07-28.15:51:13::SCWMssOS::maps_hw.o ps7_cortexa9_1/lib/xscugic_intr.o ps7_cortexa9_1/lib/xscugic_sinit.o ps7_cortexa9_1/lib/xil_sleeptimer.o ps7_cortexa9
TRACE::2023-07-28.15:51:13::SCWMssOS::_1/lib/fcntl.o ps7_cortexa9_1/lib/open.o ps7_cortexa9_1/lib/outbyte.o ps7_cortexa9_1/lib/xinterrupt_wrap.o ps7_cortexa9_1/lib/r
TRACE::2023-07-28.15:51:13::SCWMssOS::ead.o ps7_cortexa9_1/lib/xtime_l.o ps7_cortexa9_1/lib/xl2cc_counter.o ps7_cortexa9_1/lib/asm_vectors.o ps7_cortexa9_1/lib/xdevc
TRACE::2023-07-28.15:51:13::SCWMssOS::fg_intr.o ps7_cortexa9_1/lib/abort.o ps7_cortexa9_1/lib/xdevcfg_g.o ps7_cortexa9_1/lib/getpid.o ps7_cortexa9_1/lib/xil_testcach
TRACE::2023-07-28.15:51:13::SCWMssOS::e.o ps7_cortexa9_1/lib/xdevcfg_sinit.o ps7_cortexa9_1/lib/xdmaps.o ps7_cortexa9_1/lib/xscutimer.o ps7_cortexa9_1/lib/xscuwdt.o 
TRACE::2023-07-28.15:51:13::SCWMssOS::ps7_cortexa9_1/lib/xdevcfg_selftest.o ps7_cortexa9_1/lib/_sbrk.o ps7_cortexa9_1/lib/xscuwdt_sinit.o ps7_cortexa9_1/lib/sbrk.o p
TRACE::2023-07-28.15:51:13::SCWMssOS::s7_cortexa9_1/lib/fstat.o ps7_cortexa9_1/lib/errno.o ps7_cortexa9_1/lib/lseek.o ps7_cortexa9_1/lib/vectors.o ps7_cortexa9_1/lib
TRACE::2023-07-28.15:51:13::SCWMssOS::/xil_exception.o ps7_cortexa9_1/lib/xil_testmem.o ps7_cortexa9_1/lib/putnum.o ps7_cortexa9_1/lib/xil_clocking.o ps7_cortexa9_1/
TRACE::2023-07-28.15:51:13::SCWMssOS::lib/xil_assert.o ps7_cortexa9_1/lib/xscuwdt_selftest.o ps7_cortexa9_1/lib/xcoresightpsdcc.o ps7_cortexa9_1/lib/xscugic.o ps7_co
TRACE::2023-07-28.15:51:13::SCWMssOS::rtexa9_1/lib/xadcps_g.o ps7_cortexa9_1/lib/xscugic_selftest.o ps7_cortexa9_1/lib/xil-crt0.o ps7_cortexa9_1/lib/xadcps_sinit.o p
TRACE::2023-07-28.15:51:13::SCWMssOS::s7_cortexa9_1/lib/xil_mmu.o ps7_cortexa9_1/lib/_open.o ps7_cortexa9_1/lib/xdevcfg.o

TRACE::2023-07-28.15:51:13::SCWMssOS::'Finished building libraries'

TRACE::2023-07-28.15:51:14::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-07-28.15:51:14::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-07-28.15:51:14::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_1
LOG::2023-07-28.15:51:14::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2023-07-28.15:51:14::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2023-07-28.15:51:14::SCWPlatform::Started preparing the platform 
TRACE::2023-07-28.15:51:14::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2023-07-28.15:51:14::SCWSystem::dir created 
TRACE::2023-07-28.15:51:14::SCWSystem::Writing the bif 
TRACE::2023-07-28.15:51:14::SCWPlatform::Started writing the spfm file 
TRACE::2023-07-28.15:51:14::SCWPlatform::Started writing the xpfm file 
TRACE::2023-07-28.15:51:14::SCWPlatform::Completed generating the platform
TRACE::2023-07-28.15:51:14::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:51:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.15:51:14::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.15:51:14::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.15:51:14::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:51:14::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss with des name system_0
TRACE::2023-07-28.15:51:14::SCWMssOS::Writing the mss file completed E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:51:14::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.15:51:14::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:51:14::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:51:14::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:51:14::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:51:14::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:51:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:51:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_33
TRACE::2023-07-28.15:51:14::SCWPlatform::Opened existing hwdb system_wrapper_33
TRACE::2023-07-28.15:51:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:51:14::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:51:14::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:51:14::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.15:51:14::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:51:14::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:51:14::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:51:14::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:51:14::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:51:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:51:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_33
TRACE::2023-07-28.15:51:14::SCWPlatform::Opened existing hwdb system_wrapper_33
TRACE::2023-07-28.15:51:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:51:14::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:51:14::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:51:14::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:51:14::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_1",
			"sysDefaultDom":	"standalone_ps7_cortexa9_1",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"bdbf3ebed9404a5f27eb090f19b330aa1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_1",
					"domainDispName":	"standalone_ps7_cortexa9_1",
					"domainDesc":	"standalone_ps7_cortexa9_1",
					"processors":	"ps7_cortexa9_1",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"181d78d5f98a35f9cd9bfffb1a52a6af",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-07-28.15:51:14::SCWPlatform::updated the xpfm file.
TRACE::2023-07-28.15:51:14::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:51:14::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:51:14::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:51:14::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.15:51:14::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.15:51:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.15:51:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_33
TRACE::2023-07-28.15:51:14::SCWPlatform::Opened existing hwdb system_wrapper_33
TRACE::2023-07-28.15:51:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.15:51:14::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.15:51:14::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.15:51:14::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:01:24::SCWPlatform::Clearing the existing platform
TRACE::2023-07-28.16:01:24::SCWSystem::Clearing the existing sysconfig
TRACE::2023-07-28.16:01:24::SCWBDomain::clearing the fsbl build
TRACE::2023-07-28.16:01:24::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:01:24::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:01:24::SCWSystem::Clearing the domains completed.
TRACE::2023-07-28.16:01:24::SCWPlatform::Clearing the opened hw db.
TRACE::2023-07-28.16:01:24::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:24::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:24::SCWPlatform:: Platform location is E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:01:24::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:01:24::SCWPlatform::Removing the HwDB with name E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:24::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:24::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:24::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:24::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:01:24::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:01:24::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-07-28.16:01:30::SCWPlatform::Opened new HwDB with name system_wrapper_35
TRACE::2023-07-28.16:01:30::SCWReader::Active system found as  system_wrapper
TRACE::2023-07-28.16:01:30::SCWReader::Handling sysconfig system_wrapper
TRACE::2023-07-28.16:01:30::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-28.16:01:30::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-07-28.16:01:30::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-07-28.16:01:30::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:30::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:30::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:30::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:01:30::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:01:30::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_35
TRACE::2023-07-28.16:01:30::SCWPlatform::Opened existing hwdb system_wrapper_35
TRACE::2023-07-28.16:01:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:01:30::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:30::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:30::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:30::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:01:30::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:01:30::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_35
TRACE::2023-07-28.16:01:30::SCWPlatform::Opened existing hwdb system_wrapper_35
TRACE::2023-07-28.16:01:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:01:30::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:30::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:30::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:30::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:01:30::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:01:30::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_35
TRACE::2023-07-28.16:01:30::SCWPlatform::Opened existing hwdb system_wrapper_35
TRACE::2023-07-28.16:01:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:01:30::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-07-28.16:01:30::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:30::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:30::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:30::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:01:30::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:01:30::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_35
TRACE::2023-07-28.16:01:30::SCWPlatform::Opened existing hwdb system_wrapper_35
TRACE::2023-07-28.16:01:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:01:30::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:01:30::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-07-28.16:01:30::SCWMssOS::No sw design opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:01:30::SCWMssOS::mss exists loading the mss file  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:01:30::SCWMssOS::Opened the sw design from mss  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:01:30::SCWMssOS::Adding the swdes entry E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-07-28.16:01:30::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-28.16:01:30::SCWMssOS::Opened the sw design.  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:01:30::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:30::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:30::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:30::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:01:30::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:01:30::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_35
TRACE::2023-07-28.16:01:30::SCWPlatform::Opened existing hwdb system_wrapper_35
TRACE::2023-07-28.16:01:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:01:30::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:01:30::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:01:30::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:01:30::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2023-07-28.16:01:30::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:30::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:30::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:30::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:01:30::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:01:30::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_35
TRACE::2023-07-28.16:01:30::SCWPlatform::Opened existing hwdb system_wrapper_35
TRACE::2023-07-28.16:01:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:01:30::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:01:30::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:01:30::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:01:30::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-07-28.16:01:30::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:01:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.16:01:30::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.16:01:30::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.16:01:30::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-28.16:01:30::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-28.16:01:30::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:30::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:30::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:30::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:01:30::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:01:30::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_35
TRACE::2023-07-28.16:01:30::SCWPlatform::Opened existing hwdb system_wrapper_35
TRACE::2023-07-28.16:01:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:01:30::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:01:30::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:01:30::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:01:30::SCWReader::No isolation master present  
TRACE::2023-07-28.16:01:30::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-28.16:01:30::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-07-28.16:01:30::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-07-28.16:01:30::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:30::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:30::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:30::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:01:30::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:01:30::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_35
TRACE::2023-07-28.16:01:30::SCWPlatform::Opened existing hwdb system_wrapper_35
TRACE::2023-07-28.16:01:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:01:30::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:30::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:30::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:30::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:01:30::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:01:30::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_35
TRACE::2023-07-28.16:01:30::SCWPlatform::Opened existing hwdb system_wrapper_35
TRACE::2023-07-28.16:01:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:01:30::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:30::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:30::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:30::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:01:30::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:01:30::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_35
TRACE::2023-07-28.16:01:30::SCWPlatform::Opened existing hwdb system_wrapper_35
TRACE::2023-07-28.16:01:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:01:30::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:01:30::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:01:30::SCWMssOS::No sw design opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:01:30::SCWMssOS::mss exists loading the mss file  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:01:30::SCWMssOS::Opened the sw design from mss  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:01:30::SCWMssOS::Adding the swdes entry E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss with des name system_0
TRACE::2023-07-28.16:01:30::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-28.16:01:30::SCWMssOS::Opened the sw design.  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:01:30::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:01:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.16:01:30::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.16:01:30::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.16:01:30::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-28.16:01:30::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-28.16:01:30::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:30::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:30::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:30::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:01:30::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:01:30::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_35
TRACE::2023-07-28.16:01:30::SCWPlatform::Opened existing hwdb system_wrapper_35
TRACE::2023-07-28.16:01:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:01:30::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:01:30::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:01:30::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:01:30::SCWReader::No isolation master present  
TRACE::2023-07-28.16:01:32::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.16:01:32::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.16:01:32::SCWPlatform:: Platform location is E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa
TRACE::2023-07-28.16:01:32::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.16:01:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:01:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:01:38::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-07-28.16:01:38::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:38::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:38::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:38::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:01:38::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:01:38::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_35
TRACE::2023-07-28.16:01:38::SCWPlatform::Opened existing hwdb system_wrapper_35
TRACE::2023-07-28.16:01:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:01:38::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:38::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:38::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:38::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:01:38::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:01:38::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_35
TRACE::2023-07-28.16:01:38::SCWPlatform::Opened existing hwdb system_wrapper_35
TRACE::2023-07-28.16:01:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:01:38::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:01:38::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:01:38::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:01:38::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.16:01:38::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.16:01:38::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.16:01:38::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa
TRACE::2023-07-28.16:01:38::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.16:01:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:01:38::SCWPlatform::update - Opened existing hwdb system_wrapper_36
TRACE::2023-07-28.16:01:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:01:38::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_1
TRACE::2023-07-28.16:01:38::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:38::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:38::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:38::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:01:38::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:01:38::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_35
TRACE::2023-07-28.16:01:38::SCWPlatform::Opened existing hwdb system_wrapper_35
TRACE::2023-07-28.16:01:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:01:38::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:38::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:38::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:38::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:01:38::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:01:38::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_35
TRACE::2023-07-28.16:01:38::SCWPlatform::Opened existing hwdb system_wrapper_35
TRACE::2023-07-28.16:01:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:01:38::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:01:38::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:01:38::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:01:38::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.16:01:38::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.16:01:38::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.16:01:38::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa
TRACE::2023-07-28.16:01:38::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.16:01:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:01:38::SCWPlatform::update - Opened existing hwdb system_wrapper_36
TRACE::2023-07-28.16:01:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:01:38::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:01:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.16:01:38::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.16:01:38::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.16:01:38::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-07-28.16:01:38::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:01:38::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:01:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.16:01:38::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.16:01:38::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.16:01:38::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_1
TRACE::2023-07-28.16:01:38::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:01:38::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:38::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:38::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:38::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:01:38::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:01:38::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-07-28.16:01:44::SCWPlatform::Opened new HwDB with name system_wrapper_37
TRACE::2023-07-28.16:01:44::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:01:44::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-07-28.16:01:44::SCWMssOS::Writing the mss file completed E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:01:44::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.16:01:44::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:01:44::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss with des name system_0
TRACE::2023-07-28.16:01:44::SCWMssOS::Writing the mss file completed E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:01:44::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.16:01:44::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:44::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:44::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:44::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:01:44::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:01:44::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_37
TRACE::2023-07-28.16:01:44::SCWPlatform::Opened existing hwdb system_wrapper_37
TRACE::2023-07-28.16:01:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:01:44::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:01:44::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:01:44::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:01:44::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:44::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:44::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:44::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:01:44::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:01:44::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_37
TRACE::2023-07-28.16:01:44::SCWPlatform::Opened existing hwdb system_wrapper_37
TRACE::2023-07-28.16:01:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:01:44::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:01:44::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:01:44::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:01:44::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_1",
			"sysDefaultDom":	"standalone_ps7_cortexa9_1",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"bdbf3ebed9404a5f27eb090f19b330aa1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_1",
					"domainDispName":	"standalone_ps7_cortexa9_1",
					"domainDesc":	"standalone_ps7_cortexa9_1",
					"processors":	"ps7_cortexa9_1",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"181d78d5f98a35f9cd9bfffb1a52a6af1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-07-28.16:01:51::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2023-07-28.16:01:51::SCWPlatform::Sanity checking of platform is completed
LOG::2023-07-28.16:01:51::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2023-07-28.16:01:51::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-07-28.16:01:51::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-07-28.16:01:51::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-07-28.16:01:51::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-07-28.16:01:51::SCWSystem::Checking the domain standalone_ps7_cortexa9_1
LOG::2023-07-28.16:01:51::SCWSystem::Not a boot domain 
LOG::2023-07-28.16:01:51::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_1
TRACE::2023-07-28.16:01:51::SCWDomain::Generating domain artifcats
TRACE::2023-07-28.16:01:51::SCWMssOS::Generating standalone artifcats
TRACE::2023-07-28.16:01:51::SCWMssOS::Copying the qemu file from  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt To E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2023-07-28.16:01:51::SCWMssOS::Copying the qemu file from  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt To E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_1/qemu/
TRACE::2023-07-28.16:01:51::SCWMssOS:: Copying the user libraries. 
TRACE::2023-07-28.16:01:51::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:51::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:51::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:51::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:01:51::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:01:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_37
TRACE::2023-07-28.16:01:51::SCWPlatform::Opened existing hwdb system_wrapper_37
TRACE::2023-07-28.16:01:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:01:51::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:01:51::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:01:51::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:01:51::SCWMssOS::Completed writing the mss file at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp
TRACE::2023-07-28.16:01:51::SCWMssOS::Mss edits present, copying mssfile into export location E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:01:51::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-07-28.16:01:52::SCWMssOS::doing bsp build ... 
TRACE::2023-07-28.16:01:52::SCWMssOS::System Command Ran  E: & cd  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp & make 
TRACE::2023-07-28.16:01:52::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-07-28.16:01:52::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-07-28.16:01:52::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-07-28.16:01:52::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-28.16:01:52::SCWMssOS::make -C ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-07-28.16:01:52::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-07-28.16:01:52::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:01:52::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-07-28.16:01:52::SCWMssOS::make -C ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-07-28.16:01:52::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-07-28.16:01:52::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:01:52::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/ddrps_v1_2/src"

TRACE::2023-07-28.16:01:52::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-28.16:01:52::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-28.16:01:52::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:01:52::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/devcfg_v3_7/src"

TRACE::2023-07-28.16:01:52::SCWMssOS::make -C ps7_cortexa9_1/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.16:01:52::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.16:01:52::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:01:52::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/dmaps_v2_8/src"

TRACE::2023-07-28.16:01:52::SCWMssOS::make -C ps7_cortexa9_1/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-28.16:01:52::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-28.16:01:52::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:01:52::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/scugic_v4_7/src"

TRACE::2023-07-28.16:01:52::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.16:01:52::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.16:01:52::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:01:52::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/scutimer_v2_4/src"

TRACE::2023-07-28.16:01:52::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-07-28.16:01:52::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-07-28.16:01:52::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:01:52::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/scuwdt_v2_4/src"

TRACE::2023-07-28.16:01:52::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.16:01:52::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.16:01:52::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:01:52::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/standalone_v7_7/src"

TRACE::2023-07-28.16:01:52::SCWMssOS::make -C ps7_cortexa9_1/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-07-28.16:01:52::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-07-28.16:01:52::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:01:52::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/xadcps_v2_6/src"

TRACE::2023-07-28.16:01:52::SCWMssOS::make -C ps7_cortexa9_1/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.16:01:52::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.16:01:52::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:01:52::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-28.16:01:52::SCWMssOS::make -C ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-07-28.16:01:52::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-07-28.16:01:52::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:01:52::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-07-28.16:01:52::SCWMssOS::make -C ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-07-28.16:01:52::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-07-28.16:01:52::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:01:52::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/ddrps_v1_2/src"

TRACE::2023-07-28.16:01:52::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-07-28.16:01:52::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-07-28.16:01:52::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:01:52::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/devcfg_v3_7/src"

TRACE::2023-07-28.16:01:52::SCWMssOS::make -C ps7_cortexa9_1/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.16:01:52::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.16:01:52::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:01:52::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/dmaps_v2_8/src"

TRACE::2023-07-28.16:01:52::SCWMssOS::make -C ps7_cortexa9_1/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-07-28.16:01:52::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-07-28.16:01:52::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:01:52::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/scugic_v4_7/src"

TRACE::2023-07-28.16:01:52::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.16:01:52::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.16:01:52::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:01:52::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/scutimer_v2_4/src"

TRACE::2023-07-28.16:01:52::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-28.16:01:52::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-28.16:01:52::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:01:52::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/scuwdt_v2_4/src"

TRACE::2023-07-28.16:01:52::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.16:01:52::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.16:01:52::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:01:52::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/standalone_v7_7/src"

TRACE::2023-07-28.16:01:52::SCWMssOS::make -C ps7_cortexa9_1/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-07-28.16:01:52::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-07-28.16:01:52::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:01:53::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/xadcps_v2_6/src"

TRACE::2023-07-28.16:01:53::SCWMssOS::make -C ps7_cortexa9_1/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.16:01:53::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.16:01:53::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:01:54::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-07-28.16:01:54::SCWMssOS::make --no-print-directory archive

TRACE::2023-07-28.16:01:54::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_1/lib/libxil.a ps7_cortexa9_1/lib/xadcps_selftest.o ps7_cortexa9_1/lib/kill.o ps7_cortexa9_1/
TRACE::2023-07-28.16:01:54::SCWMssOS::lib/xscuwdt_g.o ps7_cortexa9_1/lib/xplatform_info.o ps7_cortexa9_1/lib/print.o ps7_cortexa9_1/lib/_exit.o ps7_cortexa9_1/lib/xi
TRACE::2023-07-28.16:01:54::SCWMssOS::l_testio.o ps7_cortexa9_1/lib/isatty.o ps7_cortexa9_1/lib/sleep.o ps7_cortexa9_1/lib/xdevcfg_hw.o ps7_cortexa9_1/lib/xadcps_int
TRACE::2023-07-28.16:01:54::SCWMssOS::r.o ps7_cortexa9_1/lib/xpm_counter.o ps7_cortexa9_1/lib/xdmaps_g.o ps7_cortexa9_1/lib/xscutimer_g.o ps7_cortexa9_1/lib/xdmaps_s
TRACE::2023-07-28.16:01:54::SCWMssOS::init.o ps7_cortexa9_1/lib/xscutimer_sinit.o ps7_cortexa9_1/lib/xil_cache.o ps7_cortexa9_1/lib/xil_util.o ps7_cortexa9_1/lib/inb
TRACE::2023-07-28.16:01:54::SCWMssOS::yte.o ps7_cortexa9_1/lib/xdmaps_selftest.o ps7_cortexa9_1/lib/xscutimer_selftest.o ps7_cortexa9_1/lib/xil_misc_psreset_api.o ps
TRACE::2023-07-28.16:01:54::SCWMssOS::7_cortexa9_1/lib/cpputest_time.o ps7_cortexa9_1/lib/close.o ps7_cortexa9_1/lib/xscugic_hw.o ps7_cortexa9_1/lib/xil_spinlock.o p
TRACE::2023-07-28.16:01:54::SCWMssOS::s7_cortexa9_1/lib/translation_table.o ps7_cortexa9_1/lib/write.o ps7_cortexa9_1/lib/xil_mem.o ps7_cortexa9_1/lib/boot.o ps7_cor
TRACE::2023-07-28.16:01:54::SCWMssOS::texa9_1/lib/cpu_init.o ps7_cortexa9_1/lib/xscugic_g.o ps7_cortexa9_1/lib/time.o ps7_cortexa9_1/lib/usleep.o ps7_cortexa9_1/lib/
TRACE::2023-07-28.16:01:54::SCWMssOS::xil_sleepcommon.o ps7_cortexa9_1/lib/xil_printf.o ps7_cortexa9_1/lib/unlink.o ps7_cortexa9_1/lib/xadcps.o ps7_cortexa9_1/lib/xd
TRACE::2023-07-28.16:01:54::SCWMssOS::maps_hw.o ps7_cortexa9_1/lib/xscugic_intr.o ps7_cortexa9_1/lib/xscugic_sinit.o ps7_cortexa9_1/lib/xil_sleeptimer.o ps7_cortexa9
TRACE::2023-07-28.16:01:54::SCWMssOS::_1/lib/fcntl.o ps7_cortexa9_1/lib/open.o ps7_cortexa9_1/lib/outbyte.o ps7_cortexa9_1/lib/xinterrupt_wrap.o ps7_cortexa9_1/lib/r
TRACE::2023-07-28.16:01:54::SCWMssOS::ead.o ps7_cortexa9_1/lib/xtime_l.o ps7_cortexa9_1/lib/xl2cc_counter.o ps7_cortexa9_1/lib/asm_vectors.o ps7_cortexa9_1/lib/xdevc
TRACE::2023-07-28.16:01:54::SCWMssOS::fg_intr.o ps7_cortexa9_1/lib/abort.o ps7_cortexa9_1/lib/xdevcfg_g.o ps7_cortexa9_1/lib/getpid.o ps7_cortexa9_1/lib/xil_testcach
TRACE::2023-07-28.16:01:54::SCWMssOS::e.o ps7_cortexa9_1/lib/xdevcfg_sinit.o ps7_cortexa9_1/lib/xdmaps.o ps7_cortexa9_1/lib/xscutimer.o ps7_cortexa9_1/lib/xscuwdt.o 
TRACE::2023-07-28.16:01:54::SCWMssOS::ps7_cortexa9_1/lib/xdevcfg_selftest.o ps7_cortexa9_1/lib/_sbrk.o ps7_cortexa9_1/lib/xscuwdt_sinit.o ps7_cortexa9_1/lib/sbrk.o p
TRACE::2023-07-28.16:01:54::SCWMssOS::s7_cortexa9_1/lib/fstat.o ps7_cortexa9_1/lib/errno.o ps7_cortexa9_1/lib/lseek.o ps7_cortexa9_1/lib/vectors.o ps7_cortexa9_1/lib
TRACE::2023-07-28.16:01:54::SCWMssOS::/xil_exception.o ps7_cortexa9_1/lib/xil_testmem.o ps7_cortexa9_1/lib/putnum.o ps7_cortexa9_1/lib/xil_clocking.o ps7_cortexa9_1/
TRACE::2023-07-28.16:01:54::SCWMssOS::lib/xil_assert.o ps7_cortexa9_1/lib/xscuwdt_selftest.o ps7_cortexa9_1/lib/xcoresightpsdcc.o ps7_cortexa9_1/lib/xscugic.o ps7_co
TRACE::2023-07-28.16:01:54::SCWMssOS::rtexa9_1/lib/xadcps_g.o ps7_cortexa9_1/lib/xscugic_selftest.o ps7_cortexa9_1/lib/xil-crt0.o ps7_cortexa9_1/lib/xadcps_sinit.o p
TRACE::2023-07-28.16:01:54::SCWMssOS::s7_cortexa9_1/lib/xil_mmu.o ps7_cortexa9_1/lib/_open.o ps7_cortexa9_1/lib/xdevcfg.o

TRACE::2023-07-28.16:01:54::SCWMssOS::'Finished building libraries'

TRACE::2023-07-28.16:01:54::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-07-28.16:01:54::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-07-28.16:01:54::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_1
LOG::2023-07-28.16:01:54::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2023-07-28.16:01:54::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2023-07-28.16:01:54::SCWPlatform::Started preparing the platform 
TRACE::2023-07-28.16:01:54::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2023-07-28.16:01:54::SCWSystem::dir created 
TRACE::2023-07-28.16:01:54::SCWSystem::Writing the bif 
TRACE::2023-07-28.16:01:54::SCWPlatform::Started writing the spfm file 
TRACE::2023-07-28.16:01:54::SCWPlatform::Started writing the xpfm file 
TRACE::2023-07-28.16:01:54::SCWPlatform::Completed generating the platform
TRACE::2023-07-28.16:01:54::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:01:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.16:01:54::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.16:01:54::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.16:01:54::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:01:54::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss with des name system_0
TRACE::2023-07-28.16:01:54::SCWMssOS::Writing the mss file completed E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:01:54::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.16:01:54::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:54::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:54::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:54::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:01:54::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:01:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_37
TRACE::2023-07-28.16:01:54::SCWPlatform::Opened existing hwdb system_wrapper_37
TRACE::2023-07-28.16:01:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:01:54::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:01:54::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:01:54::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:01:54::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:54::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:54::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:54::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:01:54::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:01:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_37
TRACE::2023-07-28.16:01:54::SCWPlatform::Opened existing hwdb system_wrapper_37
TRACE::2023-07-28.16:01:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:01:54::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:01:54::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:01:54::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:01:54::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_1",
			"sysDefaultDom":	"standalone_ps7_cortexa9_1",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"bdbf3ebed9404a5f27eb090f19b330aa1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_1",
					"domainDispName":	"standalone_ps7_cortexa9_1",
					"domainDesc":	"standalone_ps7_cortexa9_1",
					"processors":	"ps7_cortexa9_1",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"181d78d5f98a35f9cd9bfffb1a52a6af",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-07-28.16:01:54::SCWPlatform::updated the xpfm file.
TRACE::2023-07-28.16:01:54::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:54::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:54::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:54::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:01:54::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:01:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:01:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_37
TRACE::2023-07-28.16:01:54::SCWPlatform::Opened existing hwdb system_wrapper_37
TRACE::2023-07-28.16:01:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:01:54::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:01:54::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:01:54::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:10:03::SCWPlatform::Clearing the existing platform
TRACE::2023-07-28.16:10:03::SCWSystem::Clearing the existing sysconfig
TRACE::2023-07-28.16:10:03::SCWBDomain::clearing the fsbl build
TRACE::2023-07-28.16:10:03::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:10:03::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:10:03::SCWSystem::Clearing the domains completed.
TRACE::2023-07-28.16:10:03::SCWPlatform::Clearing the opened hw db.
TRACE::2023-07-28.16:10:03::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:03::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:03::SCWPlatform:: Platform location is E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:10:03::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:10:03::SCWPlatform::Removing the HwDB with name E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:03::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:03::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:03::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:03::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:10:03::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:10:03::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-07-28.16:10:09::SCWPlatform::Opened new HwDB with name system_wrapper_39
TRACE::2023-07-28.16:10:09::SCWReader::Active system found as  system_wrapper
TRACE::2023-07-28.16:10:09::SCWReader::Handling sysconfig system_wrapper
TRACE::2023-07-28.16:10:09::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-28.16:10:09::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-07-28.16:10:09::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-07-28.16:10:09::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:09::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:09::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:09::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:10:09::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:10:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_39
TRACE::2023-07-28.16:10:09::SCWPlatform::Opened existing hwdb system_wrapper_39
TRACE::2023-07-28.16:10:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:10:09::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:09::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:09::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:09::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:10:09::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:10:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_39
TRACE::2023-07-28.16:10:09::SCWPlatform::Opened existing hwdb system_wrapper_39
TRACE::2023-07-28.16:10:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:10:09::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:09::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:09::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:09::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:10:09::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:10:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_39
TRACE::2023-07-28.16:10:09::SCWPlatform::Opened existing hwdb system_wrapper_39
TRACE::2023-07-28.16:10:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:10:09::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-07-28.16:10:09::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:09::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:09::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:09::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:10:09::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:10:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_39
TRACE::2023-07-28.16:10:09::SCWPlatform::Opened existing hwdb system_wrapper_39
TRACE::2023-07-28.16:10:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:10:09::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:10:09::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-07-28.16:10:09::SCWMssOS::No sw design opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:10:09::SCWMssOS::mss exists loading the mss file  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:10:09::SCWMssOS::Opened the sw design from mss  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:10:09::SCWMssOS::Adding the swdes entry E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-07-28.16:10:09::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-28.16:10:09::SCWMssOS::Opened the sw design.  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:10:09::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:09::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:09::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:09::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:10:09::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:10:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_39
TRACE::2023-07-28.16:10:09::SCWPlatform::Opened existing hwdb system_wrapper_39
TRACE::2023-07-28.16:10:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:10:09::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:10:09::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:10:09::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:10:09::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2023-07-28.16:10:09::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:09::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:09::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:09::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:10:09::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:10:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_39
TRACE::2023-07-28.16:10:09::SCWPlatform::Opened existing hwdb system_wrapper_39
TRACE::2023-07-28.16:10:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:10:09::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:10:09::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:10:09::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:10:09::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-07-28.16:10:09::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:10:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.16:10:09::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.16:10:09::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.16:10:09::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-28.16:10:09::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-28.16:10:09::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:09::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:09::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:09::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:10:09::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:10:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_39
TRACE::2023-07-28.16:10:09::SCWPlatform::Opened existing hwdb system_wrapper_39
TRACE::2023-07-28.16:10:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:10:09::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:10:09::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:10:09::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:10:09::SCWReader::No isolation master present  
TRACE::2023-07-28.16:10:09::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-28.16:10:09::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-07-28.16:10:09::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-07-28.16:10:09::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:09::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:09::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:09::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:10:09::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:10:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_39
TRACE::2023-07-28.16:10:09::SCWPlatform::Opened existing hwdb system_wrapper_39
TRACE::2023-07-28.16:10:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:10:09::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:09::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:09::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:09::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:10:09::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:10:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_39
TRACE::2023-07-28.16:10:09::SCWPlatform::Opened existing hwdb system_wrapper_39
TRACE::2023-07-28.16:10:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:10:09::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:09::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:09::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:09::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:10:09::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:10:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_39
TRACE::2023-07-28.16:10:09::SCWPlatform::Opened existing hwdb system_wrapper_39
TRACE::2023-07-28.16:10:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:10:09::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:10:09::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:10:09::SCWMssOS::No sw design opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:10:09::SCWMssOS::mss exists loading the mss file  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:10:09::SCWMssOS::Opened the sw design from mss  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:10:09::SCWMssOS::Adding the swdes entry E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss with des name system_0
TRACE::2023-07-28.16:10:09::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-28.16:10:09::SCWMssOS::Opened the sw design.  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:10:09::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:10:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.16:10:09::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.16:10:09::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.16:10:09::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-28.16:10:09::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-28.16:10:09::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:09::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:09::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:09::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:10:09::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:10:09::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_39
TRACE::2023-07-28.16:10:09::SCWPlatform::Opened existing hwdb system_wrapper_39
TRACE::2023-07-28.16:10:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:10:09::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:10:09::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:10:09::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:10:09::SCWReader::No isolation master present  
TRACE::2023-07-28.16:10:19::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.16:10:19::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.16:10:19::SCWPlatform:: Platform location is E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa
TRACE::2023-07-28.16:10:19::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.16:10:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:10:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:10:25::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-07-28.16:10:25::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:25::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:25::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:25::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:10:25::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:10:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_39
TRACE::2023-07-28.16:10:25::SCWPlatform::Opened existing hwdb system_wrapper_39
TRACE::2023-07-28.16:10:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:10:25::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:25::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:25::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:25::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:10:25::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:10:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_39
TRACE::2023-07-28.16:10:25::SCWPlatform::Opened existing hwdb system_wrapper_39
TRACE::2023-07-28.16:10:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:10:25::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:10:25::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:10:25::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:10:25::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.16:10:25::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.16:10:25::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.16:10:25::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa
TRACE::2023-07-28.16:10:25::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.16:10:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:10:25::SCWPlatform::update - Opened existing hwdb system_wrapper_40
TRACE::2023-07-28.16:10:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:10:25::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_1
TRACE::2023-07-28.16:10:25::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:25::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:25::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:25::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:10:25::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:10:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_39
TRACE::2023-07-28.16:10:25::SCWPlatform::Opened existing hwdb system_wrapper_39
TRACE::2023-07-28.16:10:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:10:25::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:25::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:25::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:25::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:10:25::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:10:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_39
TRACE::2023-07-28.16:10:25::SCWPlatform::Opened existing hwdb system_wrapper_39
TRACE::2023-07-28.16:10:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:10:25::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:10:25::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:10:25::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:10:25::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.16:10:25::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.16:10:25::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.16:10:25::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa
TRACE::2023-07-28.16:10:25::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.16:10:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:10:25::SCWPlatform::update - Opened existing hwdb system_wrapper_40
TRACE::2023-07-28.16:10:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:10:25::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:10:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.16:10:25::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.16:10:25::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.16:10:25::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-07-28.16:10:25::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:10:25::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:10:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.16:10:25::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.16:10:25::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.16:10:25::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_1
TRACE::2023-07-28.16:10:25::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:10:25::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:25::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:25::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:25::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:10:25::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:10:25::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-07-28.16:10:30::SCWPlatform::Opened new HwDB with name system_wrapper_41
TRACE::2023-07-28.16:10:30::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:10:30::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-07-28.16:10:30::SCWMssOS::Writing the mss file completed E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:10:30::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.16:10:30::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:10:30::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss with des name system_0
TRACE::2023-07-28.16:10:30::SCWMssOS::Writing the mss file completed E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:10:30::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.16:10:30::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:30::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:30::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:30::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:10:30::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:10:30::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_41
TRACE::2023-07-28.16:10:30::SCWPlatform::Opened existing hwdb system_wrapper_41
TRACE::2023-07-28.16:10:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:10:30::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:10:30::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:10:30::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:10:30::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:30::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:30::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:30::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:10:30::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:10:30::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_41
TRACE::2023-07-28.16:10:30::SCWPlatform::Opened existing hwdb system_wrapper_41
TRACE::2023-07-28.16:10:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:10:30::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:10:30::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:10:30::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:10:30::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_1",
			"sysDefaultDom":	"standalone_ps7_cortexa9_1",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"bdbf3ebed9404a5f27eb090f19b330aa1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_1",
					"domainDispName":	"standalone_ps7_cortexa9_1",
					"domainDesc":	"standalone_ps7_cortexa9_1",
					"processors":	"ps7_cortexa9_1",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"181d78d5f98a35f9cd9bfffb1a52a6af1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-07-28.16:10:39::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2023-07-28.16:10:39::SCWPlatform::Sanity checking of platform is completed
LOG::2023-07-28.16:10:39::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2023-07-28.16:10:39::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-07-28.16:10:39::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-07-28.16:10:39::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-07-28.16:10:39::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-07-28.16:10:39::SCWSystem::Checking the domain standalone_ps7_cortexa9_1
LOG::2023-07-28.16:10:39::SCWSystem::Not a boot domain 
LOG::2023-07-28.16:10:39::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_1
TRACE::2023-07-28.16:10:39::SCWDomain::Generating domain artifcats
TRACE::2023-07-28.16:10:39::SCWMssOS::Generating standalone artifcats
TRACE::2023-07-28.16:10:39::SCWMssOS::Copying the qemu file from  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt To E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2023-07-28.16:10:39::SCWMssOS::Copying the qemu file from  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt To E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_1/qemu/
TRACE::2023-07-28.16:10:39::SCWMssOS:: Copying the user libraries. 
TRACE::2023-07-28.16:10:39::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:39::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:39::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:39::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:10:39::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:10:39::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_41
TRACE::2023-07-28.16:10:39::SCWPlatform::Opened existing hwdb system_wrapper_41
TRACE::2023-07-28.16:10:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:10:39::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:10:39::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:10:39::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:10:39::SCWMssOS::Completed writing the mss file at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp
TRACE::2023-07-28.16:10:39::SCWMssOS::Mss edits present, copying mssfile into export location E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:10:39::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-07-28.16:10:39::SCWMssOS::doing bsp build ... 
TRACE::2023-07-28.16:10:39::SCWMssOS::System Command Ran  E: & cd  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp & make 
TRACE::2023-07-28.16:10:39::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-07-28.16:10:39::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-07-28.16:10:39::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-07-28.16:10:40::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-28.16:10:40::SCWMssOS::make -C ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-07-28.16:10:40::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-07-28.16:10:40::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:10:40::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-07-28.16:10:40::SCWMssOS::make -C ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-07-28.16:10:40::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-07-28.16:10:40::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:10:40::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/ddrps_v1_2/src"

TRACE::2023-07-28.16:10:40::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-28.16:10:40::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-28.16:10:40::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:10:40::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/devcfg_v3_7/src"

TRACE::2023-07-28.16:10:40::SCWMssOS::make -C ps7_cortexa9_1/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.16:10:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.16:10:40::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:10:40::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/dmaps_v2_8/src"

TRACE::2023-07-28.16:10:40::SCWMssOS::make -C ps7_cortexa9_1/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-28.16:10:40::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-28.16:10:40::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:10:40::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/scugic_v4_7/src"

TRACE::2023-07-28.16:10:40::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.16:10:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.16:10:40::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:10:40::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/scutimer_v2_4/src"

TRACE::2023-07-28.16:10:40::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-07-28.16:10:40::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-07-28.16:10:40::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:10:40::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/scuwdt_v2_4/src"

TRACE::2023-07-28.16:10:40::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.16:10:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.16:10:40::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:10:40::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/standalone_v7_7/src"

TRACE::2023-07-28.16:10:40::SCWMssOS::make -C ps7_cortexa9_1/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-07-28.16:10:40::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-07-28.16:10:40::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:10:40::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/xadcps_v2_6/src"

TRACE::2023-07-28.16:10:40::SCWMssOS::make -C ps7_cortexa9_1/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.16:10:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.16:10:40::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:10:40::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-28.16:10:40::SCWMssOS::make -C ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-07-28.16:10:40::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-07-28.16:10:40::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:10:40::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-07-28.16:10:40::SCWMssOS::make -C ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-07-28.16:10:40::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-07-28.16:10:40::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:10:40::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/ddrps_v1_2/src"

TRACE::2023-07-28.16:10:40::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-07-28.16:10:40::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-07-28.16:10:40::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:10:40::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/devcfg_v3_7/src"

TRACE::2023-07-28.16:10:40::SCWMssOS::make -C ps7_cortexa9_1/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.16:10:40::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.16:10:40::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:10:40::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/dmaps_v2_8/src"

TRACE::2023-07-28.16:10:40::SCWMssOS::make -C ps7_cortexa9_1/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-07-28.16:10:40::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-07-28.16:10:40::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:10:40::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/scugic_v4_7/src"

TRACE::2023-07-28.16:10:40::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.16:10:40::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.16:10:40::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:10:40::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/scutimer_v2_4/src"

TRACE::2023-07-28.16:10:40::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-28.16:10:40::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-28.16:10:40::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:10:40::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/scuwdt_v2_4/src"

TRACE::2023-07-28.16:10:40::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.16:10:40::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.16:10:40::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:10:40::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/standalone_v7_7/src"

TRACE::2023-07-28.16:10:40::SCWMssOS::make -C ps7_cortexa9_1/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-07-28.16:10:40::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-07-28.16:10:40::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:10:40::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/xadcps_v2_6/src"

TRACE::2023-07-28.16:10:41::SCWMssOS::make -C ps7_cortexa9_1/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.16:10:41::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.16:10:41::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:10:42::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-07-28.16:10:42::SCWMssOS::make --no-print-directory archive

TRACE::2023-07-28.16:10:42::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_1/lib/libxil.a ps7_cortexa9_1/lib/xadcps_selftest.o ps7_cortexa9_1/lib/kill.o ps7_cortexa9_1/
TRACE::2023-07-28.16:10:42::SCWMssOS::lib/xscuwdt_g.o ps7_cortexa9_1/lib/xplatform_info.o ps7_cortexa9_1/lib/print.o ps7_cortexa9_1/lib/_exit.o ps7_cortexa9_1/lib/xi
TRACE::2023-07-28.16:10:42::SCWMssOS::l_testio.o ps7_cortexa9_1/lib/isatty.o ps7_cortexa9_1/lib/sleep.o ps7_cortexa9_1/lib/xdevcfg_hw.o ps7_cortexa9_1/lib/xadcps_int
TRACE::2023-07-28.16:10:42::SCWMssOS::r.o ps7_cortexa9_1/lib/xpm_counter.o ps7_cortexa9_1/lib/xdmaps_g.o ps7_cortexa9_1/lib/xscutimer_g.o ps7_cortexa9_1/lib/xdmaps_s
TRACE::2023-07-28.16:10:42::SCWMssOS::init.o ps7_cortexa9_1/lib/xscutimer_sinit.o ps7_cortexa9_1/lib/xil_cache.o ps7_cortexa9_1/lib/xil_util.o ps7_cortexa9_1/lib/inb
TRACE::2023-07-28.16:10:42::SCWMssOS::yte.o ps7_cortexa9_1/lib/xdmaps_selftest.o ps7_cortexa9_1/lib/xscutimer_selftest.o ps7_cortexa9_1/lib/xil_misc_psreset_api.o ps
TRACE::2023-07-28.16:10:42::SCWMssOS::7_cortexa9_1/lib/cpputest_time.o ps7_cortexa9_1/lib/close.o ps7_cortexa9_1/lib/xscugic_hw.o ps7_cortexa9_1/lib/xil_spinlock.o p
TRACE::2023-07-28.16:10:42::SCWMssOS::s7_cortexa9_1/lib/translation_table.o ps7_cortexa9_1/lib/write.o ps7_cortexa9_1/lib/xil_mem.o ps7_cortexa9_1/lib/boot.o ps7_cor
TRACE::2023-07-28.16:10:42::SCWMssOS::texa9_1/lib/cpu_init.o ps7_cortexa9_1/lib/xscugic_g.o ps7_cortexa9_1/lib/time.o ps7_cortexa9_1/lib/usleep.o ps7_cortexa9_1/lib/
TRACE::2023-07-28.16:10:42::SCWMssOS::xil_sleepcommon.o ps7_cortexa9_1/lib/xil_printf.o ps7_cortexa9_1/lib/unlink.o ps7_cortexa9_1/lib/xadcps.o ps7_cortexa9_1/lib/xd
TRACE::2023-07-28.16:10:42::SCWMssOS::maps_hw.o ps7_cortexa9_1/lib/xscugic_intr.o ps7_cortexa9_1/lib/xscugic_sinit.o ps7_cortexa9_1/lib/xil_sleeptimer.o ps7_cortexa9
TRACE::2023-07-28.16:10:42::SCWMssOS::_1/lib/fcntl.o ps7_cortexa9_1/lib/open.o ps7_cortexa9_1/lib/outbyte.o ps7_cortexa9_1/lib/xinterrupt_wrap.o ps7_cortexa9_1/lib/r
TRACE::2023-07-28.16:10:42::SCWMssOS::ead.o ps7_cortexa9_1/lib/xtime_l.o ps7_cortexa9_1/lib/xl2cc_counter.o ps7_cortexa9_1/lib/asm_vectors.o ps7_cortexa9_1/lib/xdevc
TRACE::2023-07-28.16:10:42::SCWMssOS::fg_intr.o ps7_cortexa9_1/lib/abort.o ps7_cortexa9_1/lib/xdevcfg_g.o ps7_cortexa9_1/lib/getpid.o ps7_cortexa9_1/lib/xil_testcach
TRACE::2023-07-28.16:10:42::SCWMssOS::e.o ps7_cortexa9_1/lib/xdevcfg_sinit.o ps7_cortexa9_1/lib/xdmaps.o ps7_cortexa9_1/lib/xscutimer.o ps7_cortexa9_1/lib/xscuwdt.o 
TRACE::2023-07-28.16:10:42::SCWMssOS::ps7_cortexa9_1/lib/xdevcfg_selftest.o ps7_cortexa9_1/lib/_sbrk.o ps7_cortexa9_1/lib/xscuwdt_sinit.o ps7_cortexa9_1/lib/sbrk.o p
TRACE::2023-07-28.16:10:42::SCWMssOS::s7_cortexa9_1/lib/fstat.o ps7_cortexa9_1/lib/errno.o ps7_cortexa9_1/lib/lseek.o ps7_cortexa9_1/lib/vectors.o ps7_cortexa9_1/lib
TRACE::2023-07-28.16:10:42::SCWMssOS::/xil_exception.o ps7_cortexa9_1/lib/xil_testmem.o ps7_cortexa9_1/lib/putnum.o ps7_cortexa9_1/lib/xil_clocking.o ps7_cortexa9_1/
TRACE::2023-07-28.16:10:42::SCWMssOS::lib/xil_assert.o ps7_cortexa9_1/lib/xscuwdt_selftest.o ps7_cortexa9_1/lib/xcoresightpsdcc.o ps7_cortexa9_1/lib/xscugic.o ps7_co
TRACE::2023-07-28.16:10:42::SCWMssOS::rtexa9_1/lib/xadcps_g.o ps7_cortexa9_1/lib/xscugic_selftest.o ps7_cortexa9_1/lib/xil-crt0.o ps7_cortexa9_1/lib/xadcps_sinit.o p
TRACE::2023-07-28.16:10:42::SCWMssOS::s7_cortexa9_1/lib/xil_mmu.o ps7_cortexa9_1/lib/_open.o ps7_cortexa9_1/lib/xdevcfg.o

TRACE::2023-07-28.16:10:42::SCWMssOS::'Finished building libraries'

TRACE::2023-07-28.16:10:42::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-07-28.16:10:42::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-07-28.16:10:42::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_1
LOG::2023-07-28.16:10:42::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2023-07-28.16:10:42::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2023-07-28.16:10:42::SCWPlatform::Started preparing the platform 
TRACE::2023-07-28.16:10:42::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2023-07-28.16:10:42::SCWSystem::dir created 
TRACE::2023-07-28.16:10:42::SCWSystem::Writing the bif 
TRACE::2023-07-28.16:10:42::SCWPlatform::Started writing the spfm file 
TRACE::2023-07-28.16:10:42::SCWPlatform::Started writing the xpfm file 
TRACE::2023-07-28.16:10:42::SCWPlatform::Completed generating the platform
TRACE::2023-07-28.16:10:42::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:10:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.16:10:42::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.16:10:42::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.16:10:42::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:10:42::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss with des name system_0
TRACE::2023-07-28.16:10:42::SCWMssOS::Writing the mss file completed E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:10:42::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.16:10:42::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:42::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:42::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:42::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:10:42::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:10:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_41
TRACE::2023-07-28.16:10:42::SCWPlatform::Opened existing hwdb system_wrapper_41
TRACE::2023-07-28.16:10:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:10:42::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:10:42::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:10:42::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:10:42::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:42::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:42::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:42::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:10:42::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:10:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_41
TRACE::2023-07-28.16:10:42::SCWPlatform::Opened existing hwdb system_wrapper_41
TRACE::2023-07-28.16:10:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:10:42::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:10:42::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:10:42::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:10:42::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_1",
			"sysDefaultDom":	"standalone_ps7_cortexa9_1",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"bdbf3ebed9404a5f27eb090f19b330aa1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_1",
					"domainDispName":	"standalone_ps7_cortexa9_1",
					"domainDesc":	"standalone_ps7_cortexa9_1",
					"processors":	"ps7_cortexa9_1",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"181d78d5f98a35f9cd9bfffb1a52a6af",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-07-28.16:10:42::SCWPlatform::updated the xpfm file.
TRACE::2023-07-28.16:10:42::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:42::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:42::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:42::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:10:42::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:10:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:10:42::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_41
TRACE::2023-07-28.16:10:42::SCWPlatform::Opened existing hwdb system_wrapper_41
TRACE::2023-07-28.16:10:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:10:42::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:10:42::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:10:42::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:17:57::SCWPlatform::Clearing the existing platform
TRACE::2023-07-28.16:17:57::SCWSystem::Clearing the existing sysconfig
TRACE::2023-07-28.16:17:57::SCWBDomain::clearing the fsbl build
TRACE::2023-07-28.16:17:57::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:17:57::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:17:57::SCWSystem::Clearing the domains completed.
TRACE::2023-07-28.16:17:57::SCWPlatform::Clearing the opened hw db.
TRACE::2023-07-28.16:17:57::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:17:57::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:17:57::SCWPlatform:: Platform location is E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:17:57::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:17:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:17:57::SCWPlatform::Removing the HwDB with name E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:17:57::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:17:57::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:17:57::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:17:57::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:17:57::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:17:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:17:57::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-07-28.16:18:03::SCWPlatform::Opened new HwDB with name system_wrapper_43
TRACE::2023-07-28.16:18:03::SCWReader::Active system found as  system_wrapper
TRACE::2023-07-28.16:18:03::SCWReader::Handling sysconfig system_wrapper
TRACE::2023-07-28.16:18:03::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-28.16:18:03::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-07-28.16:18:03::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-07-28.16:18:03::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:03::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:03::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:03::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:18:03::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:18:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_43
TRACE::2023-07-28.16:18:03::SCWPlatform::Opened existing hwdb system_wrapper_43
TRACE::2023-07-28.16:18:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:18:03::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:03::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:03::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:03::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:18:03::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:18:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_43
TRACE::2023-07-28.16:18:03::SCWPlatform::Opened existing hwdb system_wrapper_43
TRACE::2023-07-28.16:18:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:18:03::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:03::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:03::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:03::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:18:03::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:18:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_43
TRACE::2023-07-28.16:18:03::SCWPlatform::Opened existing hwdb system_wrapper_43
TRACE::2023-07-28.16:18:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:18:03::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-07-28.16:18:03::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:03::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:03::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:03::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:18:03::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:18:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_43
TRACE::2023-07-28.16:18:03::SCWPlatform::Opened existing hwdb system_wrapper_43
TRACE::2023-07-28.16:18:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:18:03::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:18:03::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-07-28.16:18:03::SCWMssOS::No sw design opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:18:03::SCWMssOS::mss exists loading the mss file  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:18:03::SCWMssOS::Opened the sw design from mss  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:18:03::SCWMssOS::Adding the swdes entry E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-07-28.16:18:03::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-28.16:18:03::SCWMssOS::Opened the sw design.  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:18:03::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:03::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:03::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:03::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:18:03::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:18:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_43
TRACE::2023-07-28.16:18:03::SCWPlatform::Opened existing hwdb system_wrapper_43
TRACE::2023-07-28.16:18:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:18:03::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:18:03::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:18:03::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:18:03::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2023-07-28.16:18:03::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:03::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:03::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:03::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:18:03::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:18:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_43
TRACE::2023-07-28.16:18:03::SCWPlatform::Opened existing hwdb system_wrapper_43
TRACE::2023-07-28.16:18:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:18:03::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:18:03::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:18:03::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:18:03::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-07-28.16:18:03::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:18:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.16:18:03::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.16:18:03::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.16:18:03::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-28.16:18:03::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-28.16:18:03::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:03::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:03::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:03::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:18:03::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:18:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_43
TRACE::2023-07-28.16:18:03::SCWPlatform::Opened existing hwdb system_wrapper_43
TRACE::2023-07-28.16:18:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:18:03::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:18:03::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:18:03::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:18:03::SCWReader::No isolation master present  
TRACE::2023-07-28.16:18:03::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-28.16:18:03::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-07-28.16:18:03::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-07-28.16:18:03::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:03::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:03::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:03::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:18:03::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:18:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_43
TRACE::2023-07-28.16:18:03::SCWPlatform::Opened existing hwdb system_wrapper_43
TRACE::2023-07-28.16:18:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:18:03::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:03::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:03::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:03::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:18:03::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:18:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_43
TRACE::2023-07-28.16:18:03::SCWPlatform::Opened existing hwdb system_wrapper_43
TRACE::2023-07-28.16:18:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:18:03::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:03::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:03::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:03::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:18:03::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:18:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_43
TRACE::2023-07-28.16:18:03::SCWPlatform::Opened existing hwdb system_wrapper_43
TRACE::2023-07-28.16:18:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:18:03::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:18:03::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:18:03::SCWMssOS::No sw design opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:18:03::SCWMssOS::mss exists loading the mss file  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:18:03::SCWMssOS::Opened the sw design from mss  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:18:03::SCWMssOS::Adding the swdes entry E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss with des name system_0
TRACE::2023-07-28.16:18:03::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-28.16:18:03::SCWMssOS::Opened the sw design.  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:18:03::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:18:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.16:18:03::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.16:18:03::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.16:18:03::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-28.16:18:03::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-28.16:18:03::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:03::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:03::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:03::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:18:03::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:18:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_43
TRACE::2023-07-28.16:18:03::SCWPlatform::Opened existing hwdb system_wrapper_43
TRACE::2023-07-28.16:18:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:18:03::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:18:03::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:18:03::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:18:03::SCWReader::No isolation master present  
TRACE::2023-07-28.16:18:05::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.16:18:05::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.16:18:05::SCWPlatform:: Platform location is E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa
TRACE::2023-07-28.16:18:05::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.16:18:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:18:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:18:10::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-07-28.16:18:10::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:10::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:10::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:10::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:18:10::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:18:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_43
TRACE::2023-07-28.16:18:10::SCWPlatform::Opened existing hwdb system_wrapper_43
TRACE::2023-07-28.16:18:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:18:10::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:10::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:10::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:10::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:18:10::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:18:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_43
TRACE::2023-07-28.16:18:10::SCWPlatform::Opened existing hwdb system_wrapper_43
TRACE::2023-07-28.16:18:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:18:10::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:18:10::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:18:10::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:18:10::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.16:18:10::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.16:18:10::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.16:18:10::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa
TRACE::2023-07-28.16:18:10::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.16:18:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:18:10::SCWPlatform::update - Opened existing hwdb system_wrapper_44
TRACE::2023-07-28.16:18:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:18:10::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_1
TRACE::2023-07-28.16:18:10::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:10::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:10::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:10::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:18:10::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:18:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_43
TRACE::2023-07-28.16:18:10::SCWPlatform::Opened existing hwdb system_wrapper_43
TRACE::2023-07-28.16:18:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:18:10::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:10::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:10::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:10::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:18:10::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:18:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_43
TRACE::2023-07-28.16:18:10::SCWPlatform::Opened existing hwdb system_wrapper_43
TRACE::2023-07-28.16:18:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:18:10::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:18:10::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:18:10::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:18:10::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.16:18:10::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.16:18:10::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.16:18:10::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa
TRACE::2023-07-28.16:18:10::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.16:18:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:18:10::SCWPlatform::update - Opened existing hwdb system_wrapper_44
TRACE::2023-07-28.16:18:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:18:10::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:18:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.16:18:10::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.16:18:10::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.16:18:10::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-07-28.16:18:10::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:18:10::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:18:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.16:18:10::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.16:18:10::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.16:18:10::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_1
TRACE::2023-07-28.16:18:10::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:18:10::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:10::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:10::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:10::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:18:10::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:18:10::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-07-28.16:18:16::SCWPlatform::Opened new HwDB with name system_wrapper_45
TRACE::2023-07-28.16:18:16::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:18:16::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-07-28.16:18:16::SCWMssOS::Writing the mss file completed E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:18:16::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.16:18:16::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:18:16::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss with des name system_0
TRACE::2023-07-28.16:18:16::SCWMssOS::Writing the mss file completed E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:18:16::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.16:18:16::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:16::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:16::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:16::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:18:16::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:18:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_45
TRACE::2023-07-28.16:18:16::SCWPlatform::Opened existing hwdb system_wrapper_45
TRACE::2023-07-28.16:18:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:18:16::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:18:16::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:18:16::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:18:16::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:16::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:16::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:16::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:18:16::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:18:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_45
TRACE::2023-07-28.16:18:16::SCWPlatform::Opened existing hwdb system_wrapper_45
TRACE::2023-07-28.16:18:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:18:16::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:18:16::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:18:16::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:18:16::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_1",
			"sysDefaultDom":	"standalone_ps7_cortexa9_1",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"bdbf3ebed9404a5f27eb090f19b330aa1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_1",
					"domainDispName":	"standalone_ps7_cortexa9_1",
					"domainDesc":	"standalone_ps7_cortexa9_1",
					"processors":	"ps7_cortexa9_1",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"181d78d5f98a35f9cd9bfffb1a52a6af1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-07-28.16:18:23::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2023-07-28.16:18:23::SCWPlatform::Sanity checking of platform is completed
LOG::2023-07-28.16:18:23::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2023-07-28.16:18:23::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-07-28.16:18:23::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-07-28.16:18:23::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-07-28.16:18:23::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-07-28.16:18:23::SCWSystem::Checking the domain standalone_ps7_cortexa9_1
LOG::2023-07-28.16:18:23::SCWSystem::Not a boot domain 
LOG::2023-07-28.16:18:23::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_1
TRACE::2023-07-28.16:18:23::SCWDomain::Generating domain artifcats
TRACE::2023-07-28.16:18:23::SCWMssOS::Generating standalone artifcats
TRACE::2023-07-28.16:18:23::SCWMssOS::Copying the qemu file from  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt To E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2023-07-28.16:18:23::SCWMssOS::Copying the qemu file from  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt To E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_1/qemu/
TRACE::2023-07-28.16:18:23::SCWMssOS:: Copying the user libraries. 
TRACE::2023-07-28.16:18:23::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:23::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:23::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:23::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:18:23::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:18:23::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_45
TRACE::2023-07-28.16:18:23::SCWPlatform::Opened existing hwdb system_wrapper_45
TRACE::2023-07-28.16:18:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:18:23::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:18:23::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:18:23::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:18:23::SCWMssOS::Completed writing the mss file at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp
TRACE::2023-07-28.16:18:23::SCWMssOS::Mss edits present, copying mssfile into export location E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:18:23::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-07-28.16:18:24::SCWMssOS::doing bsp build ... 
TRACE::2023-07-28.16:18:24::SCWMssOS::System Command Ran  E: & cd  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp & make 
TRACE::2023-07-28.16:18:24::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-07-28.16:18:24::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-07-28.16:18:24::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-07-28.16:18:24::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-28.16:18:24::SCWMssOS::make -C ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-07-28.16:18:24::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-07-28.16:18:24::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:18:24::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-07-28.16:18:24::SCWMssOS::make -C ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-07-28.16:18:24::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-07-28.16:18:24::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:18:24::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/ddrps_v1_2/src"

TRACE::2023-07-28.16:18:24::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-28.16:18:24::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-28.16:18:24::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:18:24::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/devcfg_v3_7/src"

TRACE::2023-07-28.16:18:24::SCWMssOS::make -C ps7_cortexa9_1/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.16:18:24::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.16:18:24::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:18:24::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/dmaps_v2_8/src"

TRACE::2023-07-28.16:18:24::SCWMssOS::make -C ps7_cortexa9_1/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-28.16:18:24::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-28.16:18:24::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:18:24::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/scugic_v4_7/src"

TRACE::2023-07-28.16:18:24::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.16:18:24::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.16:18:24::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:18:24::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/scutimer_v2_4/src"

TRACE::2023-07-28.16:18:24::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-07-28.16:18:24::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-07-28.16:18:24::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:18:24::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/scuwdt_v2_4/src"

TRACE::2023-07-28.16:18:24::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.16:18:24::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.16:18:24::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:18:24::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/standalone_v7_7/src"

TRACE::2023-07-28.16:18:24::SCWMssOS::make -C ps7_cortexa9_1/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-07-28.16:18:24::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-07-28.16:18:24::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:18:24::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/xadcps_v2_6/src"

TRACE::2023-07-28.16:18:24::SCWMssOS::make -C ps7_cortexa9_1/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.16:18:24::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.16:18:24::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:18:24::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-28.16:18:24::SCWMssOS::make -C ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-07-28.16:18:24::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-07-28.16:18:24::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:18:24::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-07-28.16:18:24::SCWMssOS::make -C ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-07-28.16:18:24::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-07-28.16:18:24::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:18:24::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/ddrps_v1_2/src"

TRACE::2023-07-28.16:18:24::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-07-28.16:18:24::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-07-28.16:18:24::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:18:24::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/devcfg_v3_7/src"

TRACE::2023-07-28.16:18:24::SCWMssOS::make -C ps7_cortexa9_1/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.16:18:24::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.16:18:24::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:18:24::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/dmaps_v2_8/src"

TRACE::2023-07-28.16:18:24::SCWMssOS::make -C ps7_cortexa9_1/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-07-28.16:18:24::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-07-28.16:18:24::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:18:24::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/scugic_v4_7/src"

TRACE::2023-07-28.16:18:24::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.16:18:24::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.16:18:24::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:18:24::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/scutimer_v2_4/src"

TRACE::2023-07-28.16:18:25::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-28.16:18:25::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-28.16:18:25::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:18:25::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/scuwdt_v2_4/src"

TRACE::2023-07-28.16:18:25::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.16:18:25::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.16:18:25::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:18:25::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/standalone_v7_7/src"

TRACE::2023-07-28.16:18:25::SCWMssOS::make -C ps7_cortexa9_1/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-07-28.16:18:25::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-07-28.16:18:25::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:18:25::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/xadcps_v2_6/src"

TRACE::2023-07-28.16:18:25::SCWMssOS::make -C ps7_cortexa9_1/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.16:18:25::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.16:18:25::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:18:26::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-07-28.16:18:26::SCWMssOS::make --no-print-directory archive

TRACE::2023-07-28.16:18:26::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_1/lib/libxil.a ps7_cortexa9_1/lib/xadcps_selftest.o ps7_cortexa9_1/lib/kill.o ps7_cortexa9_1/
TRACE::2023-07-28.16:18:26::SCWMssOS::lib/xscuwdt_g.o ps7_cortexa9_1/lib/xplatform_info.o ps7_cortexa9_1/lib/print.o ps7_cortexa9_1/lib/_exit.o ps7_cortexa9_1/lib/xi
TRACE::2023-07-28.16:18:26::SCWMssOS::l_testio.o ps7_cortexa9_1/lib/isatty.o ps7_cortexa9_1/lib/sleep.o ps7_cortexa9_1/lib/xdevcfg_hw.o ps7_cortexa9_1/lib/xadcps_int
TRACE::2023-07-28.16:18:26::SCWMssOS::r.o ps7_cortexa9_1/lib/xpm_counter.o ps7_cortexa9_1/lib/xdmaps_g.o ps7_cortexa9_1/lib/xscutimer_g.o ps7_cortexa9_1/lib/xdmaps_s
TRACE::2023-07-28.16:18:26::SCWMssOS::init.o ps7_cortexa9_1/lib/xscutimer_sinit.o ps7_cortexa9_1/lib/xil_cache.o ps7_cortexa9_1/lib/xil_util.o ps7_cortexa9_1/lib/inb
TRACE::2023-07-28.16:18:26::SCWMssOS::yte.o ps7_cortexa9_1/lib/xdmaps_selftest.o ps7_cortexa9_1/lib/xscutimer_selftest.o ps7_cortexa9_1/lib/xil_misc_psreset_api.o ps
TRACE::2023-07-28.16:18:26::SCWMssOS::7_cortexa9_1/lib/cpputest_time.o ps7_cortexa9_1/lib/close.o ps7_cortexa9_1/lib/xscugic_hw.o ps7_cortexa9_1/lib/xil_spinlock.o p
TRACE::2023-07-28.16:18:26::SCWMssOS::s7_cortexa9_1/lib/translation_table.o ps7_cortexa9_1/lib/write.o ps7_cortexa9_1/lib/xil_mem.o ps7_cortexa9_1/lib/boot.o ps7_cor
TRACE::2023-07-28.16:18:26::SCWMssOS::texa9_1/lib/cpu_init.o ps7_cortexa9_1/lib/xscugic_g.o ps7_cortexa9_1/lib/time.o ps7_cortexa9_1/lib/usleep.o ps7_cortexa9_1/lib/
TRACE::2023-07-28.16:18:26::SCWMssOS::xil_sleepcommon.o ps7_cortexa9_1/lib/xil_printf.o ps7_cortexa9_1/lib/unlink.o ps7_cortexa9_1/lib/xadcps.o ps7_cortexa9_1/lib/xd
TRACE::2023-07-28.16:18:26::SCWMssOS::maps_hw.o ps7_cortexa9_1/lib/xscugic_intr.o ps7_cortexa9_1/lib/xscugic_sinit.o ps7_cortexa9_1/lib/xil_sleeptimer.o ps7_cortexa9
TRACE::2023-07-28.16:18:26::SCWMssOS::_1/lib/fcntl.o ps7_cortexa9_1/lib/open.o ps7_cortexa9_1/lib/outbyte.o ps7_cortexa9_1/lib/xinterrupt_wrap.o ps7_cortexa9_1/lib/r
TRACE::2023-07-28.16:18:26::SCWMssOS::ead.o ps7_cortexa9_1/lib/xtime_l.o ps7_cortexa9_1/lib/xl2cc_counter.o ps7_cortexa9_1/lib/asm_vectors.o ps7_cortexa9_1/lib/xdevc
TRACE::2023-07-28.16:18:26::SCWMssOS::fg_intr.o ps7_cortexa9_1/lib/abort.o ps7_cortexa9_1/lib/xdevcfg_g.o ps7_cortexa9_1/lib/getpid.o ps7_cortexa9_1/lib/xil_testcach
TRACE::2023-07-28.16:18:26::SCWMssOS::e.o ps7_cortexa9_1/lib/xdevcfg_sinit.o ps7_cortexa9_1/lib/xdmaps.o ps7_cortexa9_1/lib/xscutimer.o ps7_cortexa9_1/lib/xscuwdt.o 
TRACE::2023-07-28.16:18:26::SCWMssOS::ps7_cortexa9_1/lib/xdevcfg_selftest.o ps7_cortexa9_1/lib/_sbrk.o ps7_cortexa9_1/lib/xscuwdt_sinit.o ps7_cortexa9_1/lib/sbrk.o p
TRACE::2023-07-28.16:18:26::SCWMssOS::s7_cortexa9_1/lib/fstat.o ps7_cortexa9_1/lib/errno.o ps7_cortexa9_1/lib/lseek.o ps7_cortexa9_1/lib/vectors.o ps7_cortexa9_1/lib
TRACE::2023-07-28.16:18:26::SCWMssOS::/xil_exception.o ps7_cortexa9_1/lib/xil_testmem.o ps7_cortexa9_1/lib/putnum.o ps7_cortexa9_1/lib/xil_clocking.o ps7_cortexa9_1/
TRACE::2023-07-28.16:18:26::SCWMssOS::lib/xil_assert.o ps7_cortexa9_1/lib/xscuwdt_selftest.o ps7_cortexa9_1/lib/xcoresightpsdcc.o ps7_cortexa9_1/lib/xscugic.o ps7_co
TRACE::2023-07-28.16:18:26::SCWMssOS::rtexa9_1/lib/xadcps_g.o ps7_cortexa9_1/lib/xscugic_selftest.o ps7_cortexa9_1/lib/xil-crt0.o ps7_cortexa9_1/lib/xadcps_sinit.o p
TRACE::2023-07-28.16:18:26::SCWMssOS::s7_cortexa9_1/lib/xil_mmu.o ps7_cortexa9_1/lib/_open.o ps7_cortexa9_1/lib/xdevcfg.o

TRACE::2023-07-28.16:18:26::SCWMssOS::'Finished building libraries'

TRACE::2023-07-28.16:18:26::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-07-28.16:18:26::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-07-28.16:18:26::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_1
LOG::2023-07-28.16:18:26::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2023-07-28.16:18:26::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2023-07-28.16:18:26::SCWPlatform::Started preparing the platform 
TRACE::2023-07-28.16:18:26::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2023-07-28.16:18:26::SCWSystem::dir created 
TRACE::2023-07-28.16:18:26::SCWSystem::Writing the bif 
TRACE::2023-07-28.16:18:26::SCWPlatform::Started writing the spfm file 
TRACE::2023-07-28.16:18:26::SCWPlatform::Started writing the xpfm file 
TRACE::2023-07-28.16:18:26::SCWPlatform::Completed generating the platform
TRACE::2023-07-28.16:18:26::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:18:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.16:18:26::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.16:18:26::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.16:18:26::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:18:26::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss with des name system_0
TRACE::2023-07-28.16:18:26::SCWMssOS::Writing the mss file completed E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:18:26::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.16:18:26::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:26::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:26::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:26::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:18:26::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:18:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_45
TRACE::2023-07-28.16:18:26::SCWPlatform::Opened existing hwdb system_wrapper_45
TRACE::2023-07-28.16:18:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:18:26::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:18:26::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:18:26::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:18:26::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:26::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:26::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:26::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:18:26::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:18:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_45
TRACE::2023-07-28.16:18:26::SCWPlatform::Opened existing hwdb system_wrapper_45
TRACE::2023-07-28.16:18:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:18:26::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:18:26::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:18:26::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:18:26::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_1",
			"sysDefaultDom":	"standalone_ps7_cortexa9_1",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"bdbf3ebed9404a5f27eb090f19b330aa1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_1",
					"domainDispName":	"standalone_ps7_cortexa9_1",
					"domainDesc":	"standalone_ps7_cortexa9_1",
					"processors":	"ps7_cortexa9_1",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"181d78d5f98a35f9cd9bfffb1a52a6af",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-07-28.16:18:26::SCWPlatform::updated the xpfm file.
TRACE::2023-07-28.16:18:26::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:26::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:26::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:26::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:18:26::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:18:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:18:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_45
TRACE::2023-07-28.16:18:26::SCWPlatform::Opened existing hwdb system_wrapper_45
TRACE::2023-07-28.16:18:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:18:26::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:18:26::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:18:26::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:35:36::SCWPlatform::Clearing the existing platform
TRACE::2023-07-28.16:35:36::SCWSystem::Clearing the existing sysconfig
TRACE::2023-07-28.16:35:36::SCWBDomain::clearing the fsbl build
TRACE::2023-07-28.16:35:36::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:35:36::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:35:36::SCWSystem::Clearing the domains completed.
TRACE::2023-07-28.16:35:36::SCWPlatform::Clearing the opened hw db.
TRACE::2023-07-28.16:35:36::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:36::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:36::SCWPlatform:: Platform location is E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:35:36::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:35:36::SCWPlatform::Removing the HwDB with name E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:36::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:36::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:36::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:36::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:35:36::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:35:36::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-07-28.16:35:41::SCWPlatform::Opened new HwDB with name system_wrapper_47
TRACE::2023-07-28.16:35:41::SCWReader::Active system found as  system_wrapper
TRACE::2023-07-28.16:35:41::SCWReader::Handling sysconfig system_wrapper
TRACE::2023-07-28.16:35:41::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-28.16:35:41::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-07-28.16:35:41::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-07-28.16:35:41::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:41::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:41::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:41::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:35:41::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:35:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_47
TRACE::2023-07-28.16:35:41::SCWPlatform::Opened existing hwdb system_wrapper_47
TRACE::2023-07-28.16:35:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:35:41::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:41::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:41::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:41::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:35:41::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:35:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_47
TRACE::2023-07-28.16:35:41::SCWPlatform::Opened existing hwdb system_wrapper_47
TRACE::2023-07-28.16:35:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:35:41::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:41::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:41::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:41::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:35:41::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:35:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_47
TRACE::2023-07-28.16:35:41::SCWPlatform::Opened existing hwdb system_wrapper_47
TRACE::2023-07-28.16:35:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:35:41::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-07-28.16:35:41::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:41::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:41::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:41::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:35:41::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:35:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_47
TRACE::2023-07-28.16:35:41::SCWPlatform::Opened existing hwdb system_wrapper_47
TRACE::2023-07-28.16:35:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:35:41::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:35:41::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-07-28.16:35:41::SCWMssOS::No sw design opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:35:41::SCWMssOS::mss exists loading the mss file  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:35:41::SCWMssOS::Opened the sw design from mss  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:35:41::SCWMssOS::Adding the swdes entry E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-07-28.16:35:41::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-28.16:35:41::SCWMssOS::Opened the sw design.  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:35:41::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:41::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:41::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:41::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:35:41::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:35:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_47
TRACE::2023-07-28.16:35:41::SCWPlatform::Opened existing hwdb system_wrapper_47
TRACE::2023-07-28.16:35:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:35:41::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:35:41::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:35:41::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:35:41::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2023-07-28.16:35:41::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:41::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:41::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:41::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:35:41::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:35:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_47
TRACE::2023-07-28.16:35:41::SCWPlatform::Opened existing hwdb system_wrapper_47
TRACE::2023-07-28.16:35:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:35:41::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:35:41::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:35:41::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:35:41::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-07-28.16:35:41::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:35:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.16:35:41::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.16:35:41::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.16:35:41::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-28.16:35:41::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-28.16:35:41::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:41::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:41::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:41::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:35:41::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:35:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_47
TRACE::2023-07-28.16:35:41::SCWPlatform::Opened existing hwdb system_wrapper_47
TRACE::2023-07-28.16:35:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:35:41::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:35:41::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:35:41::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:35:41::SCWReader::No isolation master present  
TRACE::2023-07-28.16:35:41::SCWDomain::checking for install qemu data   : 
TRACE::2023-07-28.16:35:41::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-07-28.16:35:41::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2022.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-07-28.16:35:41::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:41::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:41::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:41::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:35:41::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:35:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_47
TRACE::2023-07-28.16:35:41::SCWPlatform::Opened existing hwdb system_wrapper_47
TRACE::2023-07-28.16:35:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:35:41::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:41::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:41::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:41::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:35:41::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:35:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_47
TRACE::2023-07-28.16:35:41::SCWPlatform::Opened existing hwdb system_wrapper_47
TRACE::2023-07-28.16:35:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:35:41::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:41::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:41::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:41::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:35:41::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:35:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_47
TRACE::2023-07-28.16:35:41::SCWPlatform::Opened existing hwdb system_wrapper_47
TRACE::2023-07-28.16:35:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:35:41::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:35:41::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:35:41::SCWMssOS::No sw design opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:35:41::SCWMssOS::mss exists loading the mss file  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:35:41::SCWMssOS::Opened the sw design from mss  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:35:41::SCWMssOS::Adding the swdes entry E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss with des name system_0
TRACE::2023-07-28.16:35:41::SCWMssOS::updating the scw layer about changes
TRACE::2023-07-28.16:35:41::SCWMssOS::Opened the sw design.  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:35:41::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:35:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.16:35:41::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.16:35:41::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.16:35:41::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-07-28.16:35:41::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-07-28.16:35:41::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:41::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:41::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:41::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:35:41::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:35:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_47
TRACE::2023-07-28.16:35:41::SCWPlatform::Opened existing hwdb system_wrapper_47
TRACE::2023-07-28.16:35:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:35:41::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:35:41::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:35:41::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:35:41::SCWReader::No isolation master present  
TRACE::2023-07-28.16:35:44::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.16:35:44::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.16:35:44::SCWPlatform:: Platform location is E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa
TRACE::2023-07-28.16:35:44::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.16:35:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:35:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:35:49::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2023-07-28.16:35:49::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:49::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:49::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:49::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:35:49::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:35:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_47
TRACE::2023-07-28.16:35:49::SCWPlatform::Opened existing hwdb system_wrapper_47
TRACE::2023-07-28.16:35:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:35:49::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:49::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:49::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:49::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:35:49::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:35:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_47
TRACE::2023-07-28.16:35:49::SCWPlatform::Opened existing hwdb system_wrapper_47
TRACE::2023-07-28.16:35:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:35:49::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:35:49::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:35:49::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:35:49::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.16:35:49::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.16:35:49::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.16:35:49::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa
TRACE::2023-07-28.16:35:50::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.16:35:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:35:50::SCWPlatform::update - Opened existing hwdb system_wrapper_48
TRACE::2023-07-28.16:35:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:35:50::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_1
TRACE::2023-07-28.16:35:50::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:50::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:50::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:50::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:35:50::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:35:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_47
TRACE::2023-07-28.16:35:50::SCWPlatform::Opened existing hwdb system_wrapper_47
TRACE::2023-07-28.16:35:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:35:50::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:50::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:50::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:50::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:35:50::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:35:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_47
TRACE::2023-07-28.16:35:50::SCWPlatform::Opened existing hwdb system_wrapper_47
TRACE::2023-07-28.16:35:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:35:50::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:35:50::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:35:50::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:35:50::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.16:35:50::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.16:35:50::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.16:35:50::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa
TRACE::2023-07-28.16:35:50::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2023-07-28.16:35:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:35:50::SCWPlatform::update - Opened existing hwdb system_wrapper_48
TRACE::2023-07-28.16:35:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:35:50::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:35:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.16:35:50::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.16:35:50::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.16:35:50::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2023-07-28.16:35:50::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:35:50::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:35:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.16:35:50::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.16:35:50::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.16:35:50::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_1
TRACE::2023-07-28.16:35:50::SCWMssOS::Removing the swdes entry for  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:35:50::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:50::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:50::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:50::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:35:50::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:35:50::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-07-28.16:35:55::SCWPlatform::Opened new HwDB with name system_wrapper_49
TRACE::2023-07-28.16:35:55::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:35:55::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-07-28.16:35:55::SCWMssOS::Writing the mss file completed E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:35:55::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.16:35:55::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:35:55::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss with des name system_0
TRACE::2023-07-28.16:35:55::SCWMssOS::Writing the mss file completed E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:35:55::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.16:35:55::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:55::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:55::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:55::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:35:55::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:35:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_49
TRACE::2023-07-28.16:35:55::SCWPlatform::Opened existing hwdb system_wrapper_49
TRACE::2023-07-28.16:35:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:35:55::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:35:55::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:35:55::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:35:55::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:55::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:55::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:55::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:35:55::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:35:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:35:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_49
TRACE::2023-07-28.16:35:55::SCWPlatform::Opened existing hwdb system_wrapper_49
TRACE::2023-07-28.16:35:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:35:55::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:35:55::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:35:55::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:35:55::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_1",
			"sysDefaultDom":	"standalone_ps7_cortexa9_1",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"bdbf3ebed9404a5f27eb090f19b330aa1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_1",
					"domainDispName":	"standalone_ps7_cortexa9_1",
					"domainDesc":	"standalone_ps7_cortexa9_1",
					"processors":	"ps7_cortexa9_1",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"181d78d5f98a35f9cd9bfffb1a52a6af1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-07-28.16:36:02::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2023-07-28.16:36:02::SCWPlatform::Sanity checking of platform is completed
LOG::2023-07-28.16:36:02::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2023-07-28.16:36:02::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-07-28.16:36:02::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-07-28.16:36:02::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-07-28.16:36:02::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-07-28.16:36:02::SCWSystem::Checking the domain standalone_ps7_cortexa9_1
LOG::2023-07-28.16:36:02::SCWSystem::Not a boot domain 
LOG::2023-07-28.16:36:02::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_1
TRACE::2023-07-28.16:36:02::SCWDomain::Generating domain artifcats
TRACE::2023-07-28.16:36:02::SCWMssOS::Generating standalone artifcats
TRACE::2023-07-28.16:36:02::SCWMssOS::Copying the qemu file from  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt To E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2023-07-28.16:36:02::SCWMssOS::Copying the qemu file from  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt To E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_1/qemu/
TRACE::2023-07-28.16:36:02::SCWMssOS:: Copying the user libraries. 
TRACE::2023-07-28.16:36:02::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:36:02::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:36:02::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:36:02::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:36:02::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:36:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:36:02::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_49
TRACE::2023-07-28.16:36:02::SCWPlatform::Opened existing hwdb system_wrapper_49
TRACE::2023-07-28.16:36:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:36:02::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:36:02::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:36:02::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:36:02::SCWMssOS::Completed writing the mss file at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp
TRACE::2023-07-28.16:36:02::SCWMssOS::Mss edits present, copying mssfile into export location E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:36:02::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2023-07-28.16:36:02::SCWMssOS::doing bsp build ... 
TRACE::2023-07-28.16:36:02::SCWMssOS::System Command Ran  E: & cd  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp & make 
TRACE::2023-07-28.16:36:02::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-07-28.16:36:02::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-07-28.16:36:02::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-07-28.16:36:02::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-28.16:36:02::SCWMssOS::make -C ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-07-28.16:36:02::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-07-28.16:36:02::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:36:02::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-07-28.16:36:02::SCWMssOS::make -C ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-07-28.16:36:02::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-07-28.16:36:02::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:36:02::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/ddrps_v1_2/src"

TRACE::2023-07-28.16:36:02::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-28.16:36:02::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-28.16:36:02::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:36:02::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/devcfg_v3_7/src"

TRACE::2023-07-28.16:36:03::SCWMssOS::make -C ps7_cortexa9_1/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.16:36:03::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.16:36:03::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:36:03::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/dmaps_v2_8/src"

TRACE::2023-07-28.16:36:03::SCWMssOS::make -C ps7_cortexa9_1/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-28.16:36:03::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-28.16:36:03::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:36:03::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/scugic_v4_7/src"

TRACE::2023-07-28.16:36:03::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scugic_v4_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.16:36:03::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.16:36:03::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:36:03::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/scutimer_v2_4/src"

TRACE::2023-07-28.16:36:03::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-07-28.16:36:03::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-07-28.16:36:03::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:36:03::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/scuwdt_v2_4/src"

TRACE::2023-07-28.16:36:03::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.16:36:03::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.16:36:03::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:36:03::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/standalone_v7_7/src"

TRACE::2023-07-28.16:36:03::SCWMssOS::make -C ps7_cortexa9_1/libsrc/standalone_v7_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-07-28.16:36:03::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-07-28.16:36:03::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:36:03::SCWMssOS::"Running Make include in ps7_cortexa9_1/libsrc/xadcps_v2_6/src"

TRACE::2023-07-28.16:36:03::SCWMssOS::make -C ps7_cortexa9_1/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-07-28.16:36:03::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-07-28.16:36:03::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:36:03::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-07-28.16:36:03::SCWMssOS::make -C ps7_cortexa9_1/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-07-28.16:36:03::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-07-28.16:36:03::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:36:03::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-07-28.16:36:03::SCWMssOS::make -C ps7_cortexa9_1/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-07-28.16:36:03::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-07-28.16:36:03::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:36:03::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/ddrps_v1_2/src"

TRACE::2023-07-28.16:36:03::SCWMssOS::make -C ps7_cortexa9_1/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-07-28.16:36:03::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-07-28.16:36:03::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:36:03::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/devcfg_v3_7/src"

TRACE::2023-07-28.16:36:03::SCWMssOS::make -C ps7_cortexa9_1/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.16:36:03::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.16:36:03::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:36:03::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/dmaps_v2_8/src"

TRACE::2023-07-28.16:36:03::SCWMssOS::make -C ps7_cortexa9_1/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-07-28.16:36:03::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-07-28.16:36:03::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:36:03::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/scugic_v4_7/src"

TRACE::2023-07-28.16:36:03::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scugic_v4_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.16:36:03::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.16:36:03::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:36:03::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/scutimer_v2_4/src"

TRACE::2023-07-28.16:36:03::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-07-28.16:36:03::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-07-28.16:36:03::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:36:03::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/scuwdt_v2_4/src"

TRACE::2023-07-28.16:36:03::SCWMssOS::make -C ps7_cortexa9_1/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.16:36:03::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.16:36:03::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:36:03::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/standalone_v7_7/src"

TRACE::2023-07-28.16:36:03::SCWMssOS::make -C ps7_cortexa9_1/libsrc/standalone_v7_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-07-28.16:36:03::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-07-28.16:36:03::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:36:03::SCWMssOS::"Running Make libs in ps7_cortexa9_1/libsrc/xadcps_v2_6/src"

TRACE::2023-07-28.16:36:03::SCWMssOS::make -C ps7_cortexa9_1/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-07-28.16:36:03::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-07-28.16:36:03::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-07-28.16:36:04::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-07-28.16:36:04::SCWMssOS::make --no-print-directory archive

TRACE::2023-07-28.16:36:04::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_1/lib/libxil.a ps7_cortexa9_1/lib/xadcps_selftest.o ps7_cortexa9_1/lib/kill.o ps7_cortexa9_1/
TRACE::2023-07-28.16:36:04::SCWMssOS::lib/xscuwdt_g.o ps7_cortexa9_1/lib/xplatform_info.o ps7_cortexa9_1/lib/print.o ps7_cortexa9_1/lib/_exit.o ps7_cortexa9_1/lib/xi
TRACE::2023-07-28.16:36:04::SCWMssOS::l_testio.o ps7_cortexa9_1/lib/isatty.o ps7_cortexa9_1/lib/sleep.o ps7_cortexa9_1/lib/xdevcfg_hw.o ps7_cortexa9_1/lib/xadcps_int
TRACE::2023-07-28.16:36:04::SCWMssOS::r.o ps7_cortexa9_1/lib/xpm_counter.o ps7_cortexa9_1/lib/xdmaps_g.o ps7_cortexa9_1/lib/xscutimer_g.o ps7_cortexa9_1/lib/xdmaps_s
TRACE::2023-07-28.16:36:04::SCWMssOS::init.o ps7_cortexa9_1/lib/xscutimer_sinit.o ps7_cortexa9_1/lib/xil_cache.o ps7_cortexa9_1/lib/xil_util.o ps7_cortexa9_1/lib/inb
TRACE::2023-07-28.16:36:04::SCWMssOS::yte.o ps7_cortexa9_1/lib/xdmaps_selftest.o ps7_cortexa9_1/lib/xscutimer_selftest.o ps7_cortexa9_1/lib/xil_misc_psreset_api.o ps
TRACE::2023-07-28.16:36:04::SCWMssOS::7_cortexa9_1/lib/cpputest_time.o ps7_cortexa9_1/lib/close.o ps7_cortexa9_1/lib/xscugic_hw.o ps7_cortexa9_1/lib/xil_spinlock.o p
TRACE::2023-07-28.16:36:04::SCWMssOS::s7_cortexa9_1/lib/translation_table.o ps7_cortexa9_1/lib/write.o ps7_cortexa9_1/lib/xil_mem.o ps7_cortexa9_1/lib/boot.o ps7_cor
TRACE::2023-07-28.16:36:04::SCWMssOS::texa9_1/lib/cpu_init.o ps7_cortexa9_1/lib/xscugic_g.o ps7_cortexa9_1/lib/time.o ps7_cortexa9_1/lib/usleep.o ps7_cortexa9_1/lib/
TRACE::2023-07-28.16:36:04::SCWMssOS::xil_sleepcommon.o ps7_cortexa9_1/lib/xil_printf.o ps7_cortexa9_1/lib/unlink.o ps7_cortexa9_1/lib/xadcps.o ps7_cortexa9_1/lib/xd
TRACE::2023-07-28.16:36:04::SCWMssOS::maps_hw.o ps7_cortexa9_1/lib/xscugic_intr.o ps7_cortexa9_1/lib/xscugic_sinit.o ps7_cortexa9_1/lib/xil_sleeptimer.o ps7_cortexa9
TRACE::2023-07-28.16:36:04::SCWMssOS::_1/lib/fcntl.o ps7_cortexa9_1/lib/open.o ps7_cortexa9_1/lib/outbyte.o ps7_cortexa9_1/lib/xinterrupt_wrap.o ps7_cortexa9_1/lib/r
TRACE::2023-07-28.16:36:04::SCWMssOS::ead.o ps7_cortexa9_1/lib/xtime_l.o ps7_cortexa9_1/lib/xl2cc_counter.o ps7_cortexa9_1/lib/asm_vectors.o ps7_cortexa9_1/lib/xdevc
TRACE::2023-07-28.16:36:04::SCWMssOS::fg_intr.o ps7_cortexa9_1/lib/abort.o ps7_cortexa9_1/lib/xdevcfg_g.o ps7_cortexa9_1/lib/getpid.o ps7_cortexa9_1/lib/xil_testcach
TRACE::2023-07-28.16:36:04::SCWMssOS::e.o ps7_cortexa9_1/lib/xdevcfg_sinit.o ps7_cortexa9_1/lib/xdmaps.o ps7_cortexa9_1/lib/xscutimer.o ps7_cortexa9_1/lib/xscuwdt.o 
TRACE::2023-07-28.16:36:04::SCWMssOS::ps7_cortexa9_1/lib/xdevcfg_selftest.o ps7_cortexa9_1/lib/_sbrk.o ps7_cortexa9_1/lib/xscuwdt_sinit.o ps7_cortexa9_1/lib/sbrk.o p
TRACE::2023-07-28.16:36:04::SCWMssOS::s7_cortexa9_1/lib/fstat.o ps7_cortexa9_1/lib/errno.o ps7_cortexa9_1/lib/lseek.o ps7_cortexa9_1/lib/vectors.o ps7_cortexa9_1/lib
TRACE::2023-07-28.16:36:04::SCWMssOS::/xil_exception.o ps7_cortexa9_1/lib/xil_testmem.o ps7_cortexa9_1/lib/putnum.o ps7_cortexa9_1/lib/xil_clocking.o ps7_cortexa9_1/
TRACE::2023-07-28.16:36:04::SCWMssOS::lib/xil_assert.o ps7_cortexa9_1/lib/xscuwdt_selftest.o ps7_cortexa9_1/lib/xcoresightpsdcc.o ps7_cortexa9_1/lib/xscugic.o ps7_co
TRACE::2023-07-28.16:36:04::SCWMssOS::rtexa9_1/lib/xadcps_g.o ps7_cortexa9_1/lib/xscugic_selftest.o ps7_cortexa9_1/lib/xil-crt0.o ps7_cortexa9_1/lib/xadcps_sinit.o p
TRACE::2023-07-28.16:36:04::SCWMssOS::s7_cortexa9_1/lib/xil_mmu.o ps7_cortexa9_1/lib/_open.o ps7_cortexa9_1/lib/xdevcfg.o

TRACE::2023-07-28.16:36:05::SCWMssOS::'Finished building libraries'

TRACE::2023-07-28.16:36:05::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-07-28.16:36:05::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-07-28.16:36:05::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_1
LOG::2023-07-28.16:36:05::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2023-07-28.16:36:05::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2023-07-28.16:36:05::SCWPlatform::Started preparing the platform 
TRACE::2023-07-28.16:36:05::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2023-07-28.16:36:05::SCWSystem::dir created 
TRACE::2023-07-28.16:36:05::SCWSystem::Writing the bif 
TRACE::2023-07-28.16:36:05::SCWPlatform::Started writing the spfm file 
TRACE::2023-07-28.16:36:05::SCWPlatform::Started writing the xpfm file 
TRACE::2023-07-28.16:36:05::SCWPlatform::Completed generating the platform
TRACE::2023-07-28.16:36:05::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:36:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-07-28.16:36:05::SCWMssOS::Completed writemss as part of save.
TRACE::2023-07-28.16:36:05::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.16:36:05::SCWMssOS::Saving the mss changes E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:36:05::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss with des name system_0
TRACE::2023-07-28.16:36:05::SCWMssOS::Writing the mss file completed E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:36:05::SCWMssOS::Commit changes completed.
TRACE::2023-07-28.16:36:05::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:36:05::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:36:05::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:36:05::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:36:05::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:36:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:36:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_49
TRACE::2023-07-28.16:36:05::SCWPlatform::Opened existing hwdb system_wrapper_49
TRACE::2023-07-28.16:36:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:36:05::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:36:05::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:36:05::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-07-28.16:36:05::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:36:05::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:36:05::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:36:05::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:36:05::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:36:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:36:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_49
TRACE::2023-07-28.16:36:05::SCWPlatform::Opened existing hwdb system_wrapper_49
TRACE::2023-07-28.16:36:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:36:05::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:36:05::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:36:05::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:36:05::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/system_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_1",
			"sysDefaultDom":	"standalone_ps7_cortexa9_1",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"bdbf3ebed9404a5f27eb090f19b330aa1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_1",
					"domainDispName":	"standalone_ps7_cortexa9_1",
					"domainDesc":	"standalone_ps7_cortexa9_1",
					"processors":	"ps7_cortexa9_1",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/system_wrapper/standalone_ps7_cortexa9_1/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"181d78d5f98a35f9cd9bfffb1a52a6af",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-07-28.16:36:05::SCWPlatform::updated the xpfm file.
TRACE::2023-07-28.16:36:05::SCWPlatform::Trying to open the hw design at E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:36:05::SCWPlatform::DSA given E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:36:05::SCWPlatform::DSA absoulate path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:36:05::SCWPlatform::DSA directory E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw
TRACE::2023-07-28.16:36:05::SCWPlatform:: Platform Path E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/hw/system_wrapper.xsa
TRACE::2023-07-28.16:36:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-07-28.16:36:05::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_49
TRACE::2023-07-28.16:36:05::SCWPlatform::Opened existing hwdb system_wrapper_49
TRACE::2023-07-28.16:36:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-07-28.16:36:05::SCWMssOS::Checking the sw design at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
TRACE::2023-07-28.16:36:05::SCWMssOS::DEBUG:  swdes dump  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss|system_0||
E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-07-28.16:36:05::SCWMssOS::Sw design exists and opened at  E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/ps7_cortexa9_1/standalone_ps7_cortexa9_1/bsp/system.mss
