/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire [24:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_4z;
  wire [10:0] celloutsig_0_5z;
  reg [14:0] celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire [13:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [5:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~(in_data[172] & in_data[181]);
  assign celloutsig_1_18z = !(celloutsig_1_4z[4] ? celloutsig_1_6z[2] : in_data[184]);
  assign celloutsig_1_1z = ~((in_data[124] | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_0_1z = ~((in_data[45] | in_data[82]) & (celloutsig_0_0z[2] | in_data[64]));
  assign celloutsig_1_8z = celloutsig_1_5z | ~(celloutsig_1_1z);
  assign celloutsig_1_0z = in_data[125] | in_data[186];
  reg [7:0] _06_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[32])
    if (clkin_data[32]) _06_ <= 8'h00;
    else _06_ <= { celloutsig_1_8z, celloutsig_1_16z, celloutsig_1_15z };
  assign out_data[103:96] = _06_;
  assign celloutsig_0_0z = in_data[75:72] / { 1'h1, in_data[93:91] };
  assign celloutsig_1_9z = { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z } * celloutsig_1_6z[3:0];
  assign celloutsig_1_10z = celloutsig_1_9z[2] ? in_data[159:146] : in_data[136:123];
  assign celloutsig_1_2z = & { celloutsig_1_1z, in_data[130:129] };
  assign celloutsig_1_5z = | celloutsig_1_4z[3:1];
  assign celloutsig_1_15z = celloutsig_1_2z & celloutsig_1_0z;
  assign celloutsig_0_4z = { in_data[21:19], celloutsig_0_1z } >> celloutsig_0_0z;
  assign celloutsig_1_7z = { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_1z } >> { celloutsig_1_6z[1:0], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_16z = celloutsig_1_7z[7:2] >> { celloutsig_1_7z[6:5], celloutsig_1_5z, celloutsig_1_13z };
  assign celloutsig_0_5z = { celloutsig_0_2z[9:4], celloutsig_0_4z, celloutsig_0_1z } >> { celloutsig_0_2z[10:4], celloutsig_0_0z };
  assign celloutsig_0_2z = { in_data[14:9], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } >> { in_data[80:67], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_4z = { in_data[136:134], celloutsig_1_3z, celloutsig_1_2z } ~^ { in_data[168], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_6z = { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z } ~^ { in_data[144:140], celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_13z = { celloutsig_1_9z[3], celloutsig_1_8z, celloutsig_1_3z } ~^ celloutsig_1_10z[6:4];
  always_latch
    if (!clkin_data[0]) celloutsig_0_6z = 15'h0000;
    else if (celloutsig_1_18z) celloutsig_0_6z = { in_data[67:64], celloutsig_0_5z };
  assign { out_data[128], out_data[42:32], out_data[14:0] } = { celloutsig_1_18z, celloutsig_0_5z, celloutsig_0_6z };
endmodule
