

================================================================
== Vitis HLS Report for 'Radix2wECC_Pipeline_VITIS_LOOP_92_1'
================================================================
* Date:           Thu Dec 26 18:43:12 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        HardwareAcceleratedECC-PointMultiplication
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.808 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_92_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%Q = alloca i32 1"   --->   Operation 5 'alloca' 'Q' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%n = alloca i32 1"   --->   Operation 6 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln86_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sext_ln86"   --->   Operation 7 'read' 'sext_ln86_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln86_cast = sext i6 %sext_ln86_read"   --->   Operation 8 'sext' 'sext_ln86_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %n"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %sext_ln86_cast, i32 %Q"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.14>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%Q_1 = load i32 %Q" [module.cpp:93]   --->   Operation 12 'load' 'Q_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%n_load = load i32 %n" [module.cpp:94]   --->   Operation 13 'load' 'n_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = trunc i32 %Q_1" [module.cpp:93]   --->   Operation 14 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.55ns)   --->   "%add_ln94 = add i32 %n_load, i32 1" [module.cpp:94]   --->   Operation 16 'add' 'add_ln94' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %empty, void, void %.exitStub" [module.cpp:92]   --->   Operation 17 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (2.55ns)   --->   "%sub_ln93 = sub i32 0, i32 %Q_1" [module.cpp:93]   --->   Operation 18 'sub' 'sub_ln93' <Predicate = (!empty)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%lshr_ln93_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln93, i32 1, i32 31" [module.cpp:93]   --->   Operation 19 'partselect' 'lshr_ln93_1' <Predicate = (!empty)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln92 = store i32 %add_ln94, i32 %n" [module.cpp:92]   --->   Operation 20 'store' 'store_ln92' <Predicate = (!empty)> <Delay = 1.58>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%write_ln94 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %n_out, i32 %n_load" [module.cpp:94]   --->   Operation 30 'write' 'write_ln94' <Predicate = (empty)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %Q_1_out, i32 %Q_1" [module.cpp:93]   --->   Operation 31 'write' 'write_ln93' <Predicate = (empty)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 32 'ret' 'ret_ln0' <Predicate = (empty)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.80>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [module.cpp:93]   --->   Operation 21 'specloopname' 'specloopname_ln93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %Q_1, i32 31" [module.cpp:93]   --->   Operation 22 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i31 %lshr_ln93_1" [module.cpp:93]   --->   Operation 23 'zext' 'zext_ln93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (2.52ns)   --->   "%sub_ln93_1 = sub i32 0, i32 %zext_ln93" [module.cpp:93]   --->   Operation 24 'sub' 'sub_ln93_1' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%lshr_ln93_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %Q_1, i32 1, i32 31" [module.cpp:93]   --->   Operation 25 'partselect' 'lshr_ln93_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln93_1 = zext i31 %lshr_ln93_2" [module.cpp:93]   --->   Operation 26 'zext' 'zext_ln93_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.69ns)   --->   "%Q_2 = select i1 %tmp, i32 %sub_ln93_1, i32 %zext_ln93_1" [module.cpp:93]   --->   Operation 27 'select' 'Q_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln92 = store i32 %Q_2, i32 %Q" [module.cpp:92]   --->   Operation 28 'store' 'store_ln92' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln92 = br void %.preheader" [module.cpp:92]   --->   Operation 29 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('n') [5]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'n' [8]  (1.59 ns)

 <State 2>: 4.14ns
The critical path consists of the following:
	'load' operation ('n_load', module.cpp:94) on local variable 'n' [13]  (0 ns)
	'add' operation ('add_ln94', module.cpp:94) [16]  (2.55 ns)
	'store' operation ('store_ln92', module.cpp:92) of variable 'add_ln94', module.cpp:94 on local variable 'n' [28]  (1.59 ns)

 <State 3>: 4.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln93_1', module.cpp:93) [24]  (2.52 ns)
	'select' operation ('Q', module.cpp:93) [27]  (0.698 ns)
	'store' operation ('store_ln92', module.cpp:92) of variable 'Q', module.cpp:93 on local variable 'Q' [29]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
