/home/eda/rapidsilicon/Raptor_0.2.8/bin/vpr /home/eda/rapidsilicon/Raptor_0.2.8/share/raptor/etc/devices/gemini/gemini_vpr.xmle RS_DSP_MULT_REGIN_post_synth.blif --sdc_file RS_DSP_MULT_REGIN_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report RS_DSP_MULT_REGIN_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --route
