+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|  clk_out1_system_pll_0_0 |  clk_out3_system_pll_0_0 |                                                                      system_i/writer_0/inst/fifo_0/DI[31]|
|  clk_out1_system_pll_0_0 |  clk_out3_system_pll_0_0 |                                                                       system_i/writer_0/inst/fifo_0/DI[9]|
|  clk_out1_system_pll_0_0 |  clk_out3_system_pll_0_0 |                                                                      system_i/writer_0/inst/fifo_0/DI[47]|
|  clk_out1_system_pll_0_0 |  clk_out3_system_pll_0_0 |                                                                      system_i/writer_0/inst/fifo_0/DI[24]|
|  clk_out1_system_pll_0_0 |  clk_out3_system_pll_0_0 |                                                                       system_i/writer_0/inst/fifo_0/DI[2]|
|  clk_out1_system_pll_0_0 |  clk_out3_system_pll_0_0 |                                                                       system_i/writer_0/inst/fifo_0/DI[6]|
|  clk_out1_system_pll_0_0 |  clk_out3_system_pll_0_0 |                                                                      system_i/writer_0/inst/fifo_0/DI[48]|
|  clk_out1_system_pll_0_0 |  clk_out3_system_pll_0_0 |                                                                      system_i/writer_0/inst/fifo_0/DI[54]|
|  clk_out1_system_pll_0_0 |  clk_out3_system_pll_0_0 |                                                                      system_i/writer_0/inst/fifo_0/DI[38]|
|  clk_out1_system_pll_0_0 |  clk_out3_system_pll_0_0 |                                                                      system_i/writer_0/inst/fifo_0/DI[36]|
|  clk_out1_system_pll_0_0 |  clk_out3_system_pll_0_0 |                                                                      system_i/writer_0/inst/fifo_0/DI[12]|
|  clk_out1_system_pll_0_0 |  clk_out3_system_pll_0_0 |                                                                      system_i/writer_0/inst/fifo_0/DI[45]|
|  clk_out1_system_pll_0_0 |  clk_out3_system_pll_0_0 |                                                                      system_i/writer_0/inst/fifo_0/DI[22]|
|  clk_out1_system_pll_0_0 |  clk_out3_system_pll_0_0 |                                                                      system_i/writer_0/inst/fifo_0/DI[39]|
|  clk_out1_system_pll_0_0 |  clk_out3_system_pll_0_0 |                                                                      system_i/writer_0/inst/fifo_0/DI[40]|
|  clk_out1_system_pll_0_0 |  clk_out3_system_pll_0_0 |                                                                      system_i/writer_0/inst/fifo_0/DI[17]|
|  clk_out1_system_pll_0_0 |  clk_out3_system_pll_0_0 |                                                                      system_i/writer_0/inst/fifo_0/DI[35]|
|  clk_out1_system_pll_0_0 |  clk_out3_system_pll_0_0 |                                                                      system_i/writer_0/inst/fifo_0/DI[44]|
|  clk_out1_system_pll_0_0 |  clk_out3_system_pll_0_0 |                                                                      system_i/writer_0/inst/fifo_0/DI[60]|
|  clk_out1_system_pll_0_0 |  clk_out3_system_pll_0_0 |                                                                      system_i/writer_0/inst/fifo_0/DI[52]|
|  clk_out1_system_pll_0_0 |  clk_out3_system_pll_0_0 |                                                                      system_i/writer_0/inst/fifo_0/DI[25]|
|  clk_out1_system_pll_0_0 |  clk_out3_system_pll_0_0 |                                                                      system_i/writer_0/inst/fifo_0/DI[18]|
|  clk_out1_system_pll_0_0 |  clk_out3_system_pll_0_0 |                                                                      system_i/writer_0/inst/fifo_0/DI[49]|
|  clk_out1_system_pll_0_0 |  clk_out3_system_pll_0_0 |                                                                      system_i/writer_0/inst/fifo_0/DI[20]|
|  clk_out1_system_pll_0_0 |  clk_out3_system_pll_0_0 |                                                                      system_i/writer_0/inst/fifo_0/DI[32]|
|  clk_out3_system_pll_0_0 |  clk_out1_system_pll_0_0 |system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[45]/D|
|  clk_out3_system_pll_0_0 |  clk_out1_system_pll_0_0 |system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[47]/D|
|  clk_out3_system_pll_0_0 |  clk_out1_system_pll_0_0 |system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[29]/D|
|  clk_out3_system_pll_0_0 |  clk_out1_system_pll_0_0 |system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[18]/D|
|  clk_out3_system_pll_0_0 |  clk_out1_system_pll_0_0 |system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[40]/D|
|  clk_out3_system_pll_0_0 |  clk_out1_system_pll_0_0 |system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[28]/D|
|  clk_out3_system_pll_0_0 |  clk_out3_system_pll_0_0 |system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_valid_r_reg/D|
|  clk_out3_system_pll_0_0 |  clk_out1_system_pll_0_0 |system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[35]/D|
|  clk_out3_system_pll_0_0 |  clk_out1_system_pll_0_0 |system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[25]/D|
|  clk_out3_system_pll_0_0 |  clk_out1_system_pll_0_0 |system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_sequential_gen_sync_clock_converter.state_reg[1]/D|
|  clk_out3_system_pll_0_0 |  clk_out1_system_pll_0_0 |system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/FSM_sequential_gen_sync_clock_converter.state_reg[0]/D|
|  clk_out3_system_pll_0_0 |  clk_out1_system_pll_0_0 |system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[60]/D|
|  clk_out3_system_pll_0_0 |  clk_out1_system_pll_0_0 |system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[39]/D|
|  clk_out3_system_pll_0_0 |  clk_out1_system_pll_0_0 |system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[27]/D|
|  clk_out3_system_pll_0_0 |  clk_out1_system_pll_0_0 |system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[46]/D|
|  clk_out3_system_pll_0_0 |  clk_out1_system_pll_0_0 |system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[43]/D|
|  clk_out3_system_pll_0_0 |  clk_out1_system_pll_0_0 |system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[22]/D|
|  clk_out3_system_pll_0_0 |  clk_out1_system_pll_0_0 |system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[32]/D|
|  clk_out3_system_pll_0_0 |  clk_out1_system_pll_0_0 |system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[24]/D|
|  clk_out3_system_pll_0_0 |  clk_out1_system_pll_0_0 |system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[41]/D|
|  clk_out3_system_pll_0_0 |  clk_out1_system_pll_0_0 |system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[34]/D|
|  clk_out3_system_pll_0_0 |  clk_out1_system_pll_0_0 |system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[54]/D|
|  clk_out1_system_pll_0_0 |  clk_out3_system_pll_0_0 |                                                                      system_i/writer_0/inst/fifo_0/DI[10]|
|  clk_out3_system_pll_0_0 |  clk_out1_system_pll_0_0 |system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[37]/D|
|  clk_out3_system_pll_0_0 |  clk_out1_system_pll_0_0 |system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[44]/D|
|  clk_out3_system_pll_0_0 |  clk_out1_system_pll_0_0 |system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[5]/D|
|  clk_out3_system_pll_0_0 |  clk_out1_system_pll_0_0 |system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[20]/D|
|  clk_out3_system_pll_0_0 |  clk_out1_system_pll_0_0 |system_i/axis_clock_converter_0/inst/gen_sync_ck_conv.axisc_sync_clock_converter_0/gen_sync_clock_converter.m_payload_r_reg[53]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
