JDF B
// Created by Version 1.3 
PROJECT Untitled
DESIGN uart Normal
DEVKIT LC4256ZE-5TN100C
ENTRY Schematic/Verilog HDL
MODULE uart.v
MODSTYLE uart Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE uart
