WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Oracle branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2559386 heartbeat IPC: 3.90719 cumulative IPC: 3.90719 (Simulation time: 0 hr 2 min 45 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2559387 cumulative IPC: 3.90719 (Simulation time: 0 hr 2 min 45 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2559387 (Simulation time: 0 hr 2 min 45 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 6190728 heartbeat IPC: 2.75381 cumulative IPC: 2.75381 (Simulation time: 0 hr 6 min 43 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 9830271 heartbeat IPC: 2.7476 cumulative IPC: 2.7507 (Simulation time: 0 hr 10 min 52 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 13484112 heartbeat IPC: 2.73685 cumulative IPC: 2.74607 (Simulation time: 0 hr 14 min 59 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 17129883 heartbeat IPC: 2.74291 cumulative IPC: 2.74528 (Simulation time: 0 hr 18 min 46 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 20791953 heartbeat IPC: 2.7307 cumulative IPC: 2.74235 (Simulation time: 0 hr 21 min 20 sec) 
Simulation finished CPU 0 instructions: 50000002 cycles: 18232567 cumulative IPC: 2.74235 (Simulation time: 0 hr 21 min 20 sec) 

Simulation complete CPU 0 instructions: 50000002 cycles: 18232567 (Simulation time: 0 hr 21 min 20 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/628.pop2_s-17B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.74235 instructions: 50000002 cycles: 18232567
CPU 0 Branch Prediction Accuracy: 99.8328% MPKI: 0.19156 Average ROB Occupancy at Mispredict: 155.741
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.05126
BRANCH_INDIRECT: 0.00164
BRANCH_CONDITIONAL: 0.13866
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:     533118  HIT:     380514  MISS:     152604
LLC LOAD         ACCESS:     343291  HIT:     204566  MISS:     138725
LLC RFO          ACCESS:      97530  HIT:      86095  MISS:      11435
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:      89477  HIT:      88870  MISS:        607
LLC TRANSLATION  ACCESS:       2820  HIT:        983  MISS:       1837
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 195.381 cycles
cpu0_DTLB TOTAL       ACCESS:   13231273  HIT:   13085265  MISS:     146008
cpu0_DTLB LOAD         ACCESS:   13231273  HIT:   13085265  MISS:     146008
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.7766 cycles
cpu0_ITLB TOTAL       ACCESS:     247040  HIT:     238876  MISS:       8164
cpu0_ITLB LOAD         ACCESS:     247040  HIT:     238876  MISS:       8164
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.4319 cycles
cpu0_L1D TOTAL       ACCESS:   14147500  HIT:   10592431  MISS:    3555069
cpu0_L1D LOAD         ACCESS:   10286489  HIT:    7877111  MISS:    2409378
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    3856011  HIT:    2715147  MISS:    1140864
cpu0_L1D TRANSLATION  ACCESS:       5000  HIT:        173  MISS:       4827
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 13.6664 cycles
cpu0_L1I TOTAL       ACCESS:     293198  HIT:     158271  MISS:     134927
cpu0_L1I LOAD         ACCESS:     293198  HIT:     158271  MISS:     134927
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 13.028 cycles
cpu0_L2C TOTAL       ACCESS:    1365930  HIT:     922286  MISS:     443644
cpu0_L2C LOAD         ACCESS:     811088  HIT:     467796  MISS:     343292
cpu0_L2C RFO          ACCESS:     274133  HIT:     176603  MISS:      97530
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     277589  HIT:     277587  MISS:          2
cpu0_L2C TRANSLATION  ACCESS:       3120  HIT:        300  MISS:       2820
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 87.5687 cycles
cpu0_STLB TOTAL       ACCESS:      43848  HIT:      41385  MISS:       2463
cpu0_STLB LOAD         ACCESS:      43848  HIT:      41385  MISS:       2463
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 502.275 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      73225
  ROW_BUFFER_MISS:      78772
 AVG DBUS CONGESTED CYCLE:    3.86323
 WQ ROW_BUFFER_HIT:       6413
  ROW_BUFFER_MISS:      34116  FULL:          0

