{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542752115991 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542752115992 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 20 16:15:15 2018 " "Processing started: Tue Nov 20 16:15:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542752115992 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752115992 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mario_cv_game -c mario_cv_game " "Command: quartus_map --read_settings_files=on --write_settings_files=off mario_cv_game -c mario_cv_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752115992 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542752116297 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542752116298 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "final_project.qsys " "Elaborating Platform Designer system entity \"final_project.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752125934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.20.16:15:29 Progress: Loading final_project/final_project.qsys " "2018.11.20.16:15:29 Progress: Loading final_project/final_project.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752129960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.20.16:15:30 Progress: Reading input file " "2018.11.20.16:15:30 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752130311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.20.16:15:30 Progress: Adding clk_0 \[clock_source 18.1\] " "2018.11.20.16:15:30 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752130414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.20.16:15:31 Progress: Parameterizing module clk_0 " "2018.11.20.16:15:31 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752131237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.20.16:15:31 Progress: Adding jtag_game_nios \[altera_avalon_jtag_uart 18.1\] " "2018.11.20.16:15:31 Progress: Adding jtag_game_nios \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752131238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.20.16:15:31 Progress: Parameterizing module jtag_game_nios " "2018.11.20.16:15:31 Progress: Parameterizing module jtag_game_nios" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752131295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.20.16:15:31 Progress: Adding master_template_0 \[master_template 1.0\] " "2018.11.20.16:15:31 Progress: Adding master_template_0 \[master_template 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752131297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.20.16:15:33 Progress: Parameterizing module master_template_0 " "2018.11.20.16:15:33 Progress: Parameterizing module master_template_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752133769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.20.16:15:33 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2018.11.20.16:15:33 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752133770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.20.16:15:33 Progress: Parameterizing module nios2_gen2_0 " "2018.11.20.16:15:33 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752133975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.20.16:15:33 Progress: Adding pll \[altpll 18.1\] " "2018.11.20.16:15:33 Progress: Adding pll \[altpll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752133980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.20.16:15:34 Progress: Parameterizing module pll " "2018.11.20.16:15:34 Progress: Parameterizing module pll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752134374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.20.16:15:34 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\] " "2018.11.20.16:15:34 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752134375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.20.16:15:34 Progress: Parameterizing module sdram " "2018.11.20.16:15:34 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752134408 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.20.16:15:34 Progress: Adding sprite_address_pio \[altera_avalon_pio 18.1\] " "2018.11.20.16:15:34 Progress: Adding sprite_address_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752134409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.20.16:15:34 Progress: Parameterizing module sprite_address_pio " "2018.11.20.16:15:34 Progress: Parameterizing module sprite_address_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752134429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.20.16:15:34 Progress: Adding sprite_height_pio \[altera_avalon_pio 18.1\] " "2018.11.20.16:15:34 Progress: Adding sprite_height_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752134429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.20.16:15:34 Progress: Parameterizing module sprite_height_pio " "2018.11.20.16:15:34 Progress: Parameterizing module sprite_height_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752134430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.20.16:15:34 Progress: Adding sprite_id_pio \[altera_avalon_pio 18.1\] " "2018.11.20.16:15:34 Progress: Adding sprite_id_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752134430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.20.16:15:34 Progress: Parameterizing module sprite_id_pio " "2018.11.20.16:15:34 Progress: Parameterizing module sprite_id_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752134431 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.20.16:15:34 Progress: Adding sprite_width_pio \[altera_avalon_pio 18.1\] " "2018.11.20.16:15:34 Progress: Adding sprite_width_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752134431 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.20.16:15:34 Progress: Parameterizing module sprite_width_pio " "2018.11.20.16:15:34 Progress: Parameterizing module sprite_width_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752134432 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.20.16:15:34 Progress: Adding sprite_x_pio \[altera_avalon_pio 18.1\] " "2018.11.20.16:15:34 Progress: Adding sprite_x_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752134432 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.20.16:15:34 Progress: Parameterizing module sprite_x_pio " "2018.11.20.16:15:34 Progress: Parameterizing module sprite_x_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752134432 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.20.16:15:34 Progress: Adding sprite_y_pio \[altera_avalon_pio 18.1\] " "2018.11.20.16:15:34 Progress: Adding sprite_y_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752134435 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.20.16:15:34 Progress: Parameterizing module sprite_y_pio " "2018.11.20.16:15:34 Progress: Parameterizing module sprite_y_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752134435 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.20.16:15:34 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.1\] " "2018.11.20.16:15:34 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752134436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.20.16:15:34 Progress: Parameterizing module sysid " "2018.11.20.16:15:34 Progress: Parameterizing module sysid" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752134455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.20.16:15:34 Progress: Building connections " "2018.11.20.16:15:34 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752134456 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.20.16:15:34 Progress: Parameterizing connections " "2018.11.20.16:15:34 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752134512 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.20.16:15:34 Progress: Validating " "2018.11.20.16:15:34 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752134514 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.11.20.16:15:35 Progress: Done reading input file " "2018.11.20.16:15:35 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752135239 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Final_project.jtag_game_nios: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Final_project.jtag_game_nios: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752135658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Final_project.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Final_project.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752135658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Final_project.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Final_project.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752135658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Final_project.sysid: Time stamp will be automatically updated when this component is generated. " "Final_project.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752135659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Final_project: Generating final_project \"final_project\" for QUARTUS_SYNTH " "Final_project: Generating final_project \"final_project\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752136746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_004.sink0 " "Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_004.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752139036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_002.src4 and cmd_mux_004.sink1 " "Inserting clock-crossing logic between cmd_demux_002.src4 and cmd_mux_004.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752139053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux_001.sink4 " "Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux_001.sink4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752139060 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_004.src1 and rsp_mux_002.sink4 " "Inserting clock-crossing logic between rsp_demux_004.src1 and rsp_mux_002.sink4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752139068 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_game_nios: Starting RTL generation for module 'final_project_jtag_game_nios' " "Jtag_game_nios: Starting RTL generation for module 'final_project_jtag_game_nios'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752143126 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_game_nios:   Generation command is \[exec /opt/altera/18.1/quartus/linux64/perl/bin/perl -I /opt/altera/18.1/quartus/linux64/perl/lib -I /opt/altera/18.1/quartus/sopc_builder/bin/europa -I /opt/altera/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/18.1/quartus/sopc_builder/bin -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=final_project_jtag_game_nios --dir=/tmp/alt7855_1881392400914355392.dir/0004_jtag_game_nios_gen/ --quartus_dir=/opt/altera/18.1/quartus --verilog --config=/tmp/alt7855_1881392400914355392.dir/0004_jtag_game_nios_gen//final_project_jtag_game_nios_component_configuration.pl  --do_build_sim=0  \] " "Jtag_game_nios:   Generation command is \[exec /opt/altera/18.1/quartus/linux64/perl/bin/perl -I /opt/altera/18.1/quartus/linux64/perl/lib -I /opt/altera/18.1/quartus/sopc_builder/bin/europa -I /opt/altera/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/18.1/quartus/sopc_builder/bin -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=final_project_jtag_game_nios --dir=/tmp/alt7855_1881392400914355392.dir/0004_jtag_game_nios_gen/ --quartus_dir=/opt/altera/18.1/quartus --verilog --config=/tmp/alt7855_1881392400914355392.dir/0004_jtag_game_nios_gen//final_project_jtag_game_nios_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752143126 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_game_nios: Done RTL generation for module 'final_project_jtag_game_nios' " "Jtag_game_nios: Done RTL generation for module 'final_project_jtag_game_nios'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752143306 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_game_nios: \"final_project\" instantiated altera_avalon_jtag_uart \"jtag_game_nios\" " "Jtag_game_nios: \"final_project\" instantiated altera_avalon_jtag_uart \"jtag_game_nios\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752143309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_template_0: \"final_project\" instantiated master_template \"master_template_0\" " "Master_template_0: \"final_project\" instantiated master_template \"master_template_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752144716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"final_project\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"final_project\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752144770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll: \"final_project\" instantiated altpll \"pll\" " "Pll: \"final_project\" instantiated altpll \"pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752145716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'final_project_sdram' " "Sdram: Starting RTL generation for module 'final_project_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752145718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec /opt/altera/18.1/quartus/linux64/perl/bin/perl -I /opt/altera/18.1/quartus/linux64/perl/lib -I /opt/altera/18.1/quartus/sopc_builder/bin/europa -I /opt/altera/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/18.1/quartus/sopc_builder/bin -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=final_project_sdram --dir=/tmp/alt7855_1881392400914355392.dir/0008_sdram_gen/ --quartus_dir=/opt/altera/18.1/quartus --verilog --config=/tmp/alt7855_1881392400914355392.dir/0008_sdram_gen//final_project_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec /opt/altera/18.1/quartus/linux64/perl/bin/perl -I /opt/altera/18.1/quartus/linux64/perl/lib -I /opt/altera/18.1/quartus/sopc_builder/bin/europa -I /opt/altera/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/18.1/quartus/sopc_builder/bin -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=final_project_sdram --dir=/tmp/alt7855_1881392400914355392.dir/0008_sdram_gen/ --quartus_dir=/opt/altera/18.1/quartus --verilog --config=/tmp/alt7855_1881392400914355392.dir/0008_sdram_gen//final_project_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752145718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'final_project_sdram' " "Sdram: Done RTL generation for module 'final_project_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752145946 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"final_project\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"final_project\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752145947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_address_pio: Starting RTL generation for module 'final_project_sprite_address_pio' " "Sprite_address_pio: Starting RTL generation for module 'final_project_sprite_address_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752145949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_address_pio:   Generation command is \[exec /opt/altera/18.1/quartus/linux64/perl/bin/perl -I /opt/altera/18.1/quartus/linux64/perl/lib -I /opt/altera/18.1/quartus/sopc_builder/bin/europa -I /opt/altera/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/18.1/quartus/sopc_builder/bin -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_sprite_address_pio --dir=/tmp/alt7855_1881392400914355392.dir/0009_sprite_address_pio_gen/ --quartus_dir=/opt/altera/18.1/quartus --verilog --config=/tmp/alt7855_1881392400914355392.dir/0009_sprite_address_pio_gen//final_project_sprite_address_pio_component_configuration.pl  --do_build_sim=0  \] " "Sprite_address_pio:   Generation command is \[exec /opt/altera/18.1/quartus/linux64/perl/bin/perl -I /opt/altera/18.1/quartus/linux64/perl/lib -I /opt/altera/18.1/quartus/sopc_builder/bin/europa -I /opt/altera/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/18.1/quartus/sopc_builder/bin -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_sprite_address_pio --dir=/tmp/alt7855_1881392400914355392.dir/0009_sprite_address_pio_gen/ --quartus_dir=/opt/altera/18.1/quartus --verilog --config=/tmp/alt7855_1881392400914355392.dir/0009_sprite_address_pio_gen//final_project_sprite_address_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752145949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_address_pio: Done RTL generation for module 'final_project_sprite_address_pio' " "Sprite_address_pio: Done RTL generation for module 'final_project_sprite_address_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752146041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_address_pio: \"final_project\" instantiated altera_avalon_pio \"sprite_address_pio\" " "Sprite_address_pio: \"final_project\" instantiated altera_avalon_pio \"sprite_address_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752146042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_height_pio: Starting RTL generation for module 'final_project_sprite_height_pio' " "Sprite_height_pio: Starting RTL generation for module 'final_project_sprite_height_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752146043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_height_pio:   Generation command is \[exec /opt/altera/18.1/quartus/linux64/perl/bin/perl -I /opt/altera/18.1/quartus/linux64/perl/lib -I /opt/altera/18.1/quartus/sopc_builder/bin/europa -I /opt/altera/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/18.1/quartus/sopc_builder/bin -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_sprite_height_pio --dir=/tmp/alt7855_1881392400914355392.dir/0010_sprite_height_pio_gen/ --quartus_dir=/opt/altera/18.1/quartus --verilog --config=/tmp/alt7855_1881392400914355392.dir/0010_sprite_height_pio_gen//final_project_sprite_height_pio_component_configuration.pl  --do_build_sim=0  \] " "Sprite_height_pio:   Generation command is \[exec /opt/altera/18.1/quartus/linux64/perl/bin/perl -I /opt/altera/18.1/quartus/linux64/perl/lib -I /opt/altera/18.1/quartus/sopc_builder/bin/europa -I /opt/altera/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/18.1/quartus/sopc_builder/bin -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_sprite_height_pio --dir=/tmp/alt7855_1881392400914355392.dir/0010_sprite_height_pio_gen/ --quartus_dir=/opt/altera/18.1/quartus --verilog --config=/tmp/alt7855_1881392400914355392.dir/0010_sprite_height_pio_gen//final_project_sprite_height_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752146043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_height_pio: Done RTL generation for module 'final_project_sprite_height_pio' " "Sprite_height_pio: Done RTL generation for module 'final_project_sprite_height_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752146126 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sprite_height_pio: \"final_project\" instantiated altera_avalon_pio \"sprite_height_pio\" " "Sprite_height_pio: \"final_project\" instantiated altera_avalon_pio \"sprite_height_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752146127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid: \"final_project\" instantiated altera_avalon_sysid_qsys \"sysid\" " "Sysid: \"final_project\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752146135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752147013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752147068 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752147129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752147183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752147240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752147312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752147361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752147411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752147463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752147528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752147574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"final_project\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"final_project\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752148472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"final_project\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"final_project\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752148477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"final_project\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"final_project\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752148480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'final_project_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'final_project_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752148498 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /opt/altera/18.1/quartus/linux64//eperlcmd -I /opt/altera/18.1/quartus/linux64//perl/lib -I /opt/altera/18.1/quartus/sopc_builder/bin/europa -I /opt/altera/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/18.1/quartus/sopc_builder/bin -I /opt/altera/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/altera/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/altera/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/altera/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/altera/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=final_project_nios2_gen2_0_cpu --dir=/tmp/alt7855_1881392400914355392.dir/0014_cpu_gen/ --quartus_bindir=/opt/altera/18.1/quartus/linux64/ --verilog --config=/tmp/alt7855_1881392400914355392.dir/0014_cpu_gen//final_project_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /opt/altera/18.1/quartus/linux64//eperlcmd -I /opt/altera/18.1/quartus/linux64//perl/lib -I /opt/altera/18.1/quartus/sopc_builder/bin/europa -I /opt/altera/18.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/18.1/quartus/sopc_builder/bin -I /opt/altera/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/altera/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/altera/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/altera/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/altera/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=final_project_nios2_gen2_0_cpu --dir=/tmp/alt7855_1881392400914355392.dir/0014_cpu_gen/ --quartus_bindir=/opt/altera/18.1/quartus/linux64/ --verilog --config=/tmp/alt7855_1881392400914355392.dir/0014_cpu_gen//final_project_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752148499 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.11.20 16:15:48 (*) Starting Nios II generation " "Cpu: # 2018.11.20 16:15:48 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752150712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.11.20 16:15:48 (*)   Checking for plaintext license. " "Cpu: # 2018.11.20 16:15:48 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752150713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.11.20 16:15:49 (*)   Couldn't query license setup in Quartus directory /opt/altera/18.1/quartus/linux64/ " "Cpu: # 2018.11.20 16:15:49 (*)   Couldn't query license setup in Quartus directory /opt/altera/18.1/quartus/linux64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752150716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.11.20 16:15:49 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2018.11.20 16:15:49 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752150716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.11.20 16:15:49 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2018.11.20 16:15:49 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752150716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.11.20 16:15:49 (*)   Plaintext license not found. " "Cpu: # 2018.11.20 16:15:49 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752150717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.11.20 16:15:49 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2018.11.20 16:15:49 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752150717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.11.20 16:15:49 (*)   Elaborating CPU configuration settings " "Cpu: # 2018.11.20 16:15:49 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752150717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.11.20 16:15:49 (*)   Creating all objects for CPU " "Cpu: # 2018.11.20 16:15:49 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752150717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.11.20 16:15:50 (*)   Generating RTL from CPU objects " "Cpu: # 2018.11.20 16:15:50 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752150717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.11.20 16:15:50 (*)   Creating plain-text RTL " "Cpu: # 2018.11.20 16:15:50 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752150717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.11.20 16:15:50 (*) Done Nios II generation " "Cpu: # 2018.11.20 16:15:50 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752150717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'final_project_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'final_project_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752150717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752150718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_template_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"master_template_0_avalon_master_translator\" " "Master_template_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"master_template_0_avalon_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752150720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_game_nios_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_game_nios_avalon_jtag_slave_translator\" " "Jtag_game_nios_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_game_nios_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752150721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_template_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"master_template_0_avalon_master_agent\" " "Master_template_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"master_template_0_avalon_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752150722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_game_nios_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_game_nios_avalon_jtag_slave_agent\" " "Jtag_game_nios_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_game_nios_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752150723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_game_nios_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_game_nios_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_game_nios_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_game_nios_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752150724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752150732 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752150739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752150746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\" " "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752150750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_template_0_avalon_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"master_template_0_avalon_master_limiter\" " "Master_template_0_avalon_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"master_template_0_avalon_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752150751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_avalon_sc_fifo.v " "Reusing file /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752150752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_game_nios_avalon_jtag_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"jtag_game_nios_avalon_jtag_slave_burst_adapter\" " "Jtag_game_nios_avalon_jtag_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"jtag_game_nios_avalon_jtag_slave_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752150757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752150758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752150762 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752150767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752150785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\" " "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752150801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752150802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752150806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\" " "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752150811 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\" " "Rsp_demux_005: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752150816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752150843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752150843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752150861 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752150862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_template_0_avalon_master_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"master_template_0_avalon_master_cmd_width_adapter\" " "Master_template_0_avalon_master_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"master_template_0_avalon_master_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752150863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752150864 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752150864 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752150866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752150866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752150900 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752150908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Final_project: Done \"final_project\" with 37 modules, 66 files " "Final_project: Done \"final_project\" with 37 modules, 66 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752150908 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "final_project.qsys " "Finished elaborating Platform Designer system entity \"final_project.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752153033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_verilog/sprite_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_verilog/sprite_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_controller " "Found entity 1: sprite_controller" {  } { { "system_verilog/sprite_controller.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/sprite_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_verilog/read_frame_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_verilog/read_frame_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 read_frame_mux " "Found entity 1: read_frame_mux" {  } { { "system_verilog/read_frame_mux.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/read_frame_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_verilog/write_frame_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_verilog/write_frame_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 write_frame_mux " "Found entity 1: write_frame_mux" {  } { { "system_verilog/write_frame_mux.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/write_frame_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_verilog/frame_number.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_verilog/frame_number.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frame_number " "Found entity 1: frame_number" {  } { { "system_verilog/frame_number.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/frame_number.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153159 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sprite_fifo.sv(19) " "Verilog HDL information at sprite_fifo.sv(19): always construct contains both blocking and non-blocking assignments" {  } { { "system_verilog/sprite_fifo.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/sprite_fifo.sv" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1542752153159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_verilog/sprite_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_verilog/sprite_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_fifo " "Found entity 1: sprite_fifo" {  } { { "system_verilog/sprite_fifo.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/sprite_fifo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_verilog/frame_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_verilog/frame_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frame_controller " "Found entity 1: frame_controller" {  } { { "system_verilog/frame_controller.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/frame_controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_verilog/RAM_param.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_verilog/RAM_param.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_param " "Found entity 1: RAM_param" {  } { { "system_verilog/RAM_param.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/RAM_param.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_verilog/VGA_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_verilog/VGA_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "system_verilog/VGA_controller.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153161 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Color_Mapper.sv(257) " "Verilog HDL warning at Color_Mapper.sv(257): extended using \"x\" or \"z\"" {  } { { "system_verilog/Color_Mapper.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/Color_Mapper.sv" 257 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1542752153161 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Color_Mapper.sv(258) " "Verilog HDL warning at Color_Mapper.sv(258): extended using \"x\" or \"z\"" {  } { { "system_verilog/Color_Mapper.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/Color_Mapper.sv" 258 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1542752153162 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Color_Mapper.sv(259) " "Verilog HDL warning at Color_Mapper.sv(259): extended using \"x\" or \"z\"" {  } { { "system_verilog/Color_Mapper.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/Color_Mapper.sv" 259 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1542752153162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_verilog/Color_Mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_verilog/Color_Mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Color_Mapper " "Found entity 1: Color_Mapper" {  } { { "system_verilog/Color_Mapper.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/Color_Mapper.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_verilog/mario_cv_game.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_verilog/mario_cv_game.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mario_cv_game " "Found entity 1: mario_cv_game" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/final_project.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/final_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project " "Found entity 1: final_project" {  } { { "db/ip/final_project/final_project.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/final_project.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/final_project/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/final_project/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/final_project/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/final_project/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/final_project/submodules/altera_default_burst_converter.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/final_project/submodules/altera_incr_burst_converter.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/final_project/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/final_project/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/final_project/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153171 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/final_project/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153174 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153174 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153174 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153174 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542752153177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/final_project/submodules/altera_merlin_master_agent.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/final_project/submodules/altera_merlin_master_translator.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/final_project/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/final_project/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153182 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/final_project/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/final_project/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/final_project/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/final_project/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/final_project/submodules/altera_reset_controller.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/final_project/submodules/altera_reset_synchronizer.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/final_project/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153191 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/final_project/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542752153191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/final_project/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/burst_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/burst_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 burst_read_master " "Found entity 1: burst_read_master" {  } { { "db/ip/final_project/submodules/burst_read_master.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/burst_read_master.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/burst_write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/burst_write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 burst_write_master " "Found entity 1: burst_write_master" {  } { { "db/ip/final_project/submodules/burst_write_master.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/burst_write_master.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/custom_master.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/custom_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 custom_master " "Found entity 1: custom_master" {  } { { "db/ip/final_project/submodules/custom_master.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/custom_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_irq_mapper " "Found entity 1: final_project_irq_mapper" {  } { { "db/ip/final_project/submodules/final_project_irq_mapper.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_jtag_game_nios.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/final_project/submodules/final_project_jtag_game_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_jtag_game_nios_sim_scfifo_w " "Found entity 1: final_project_jtag_game_nios_sim_scfifo_w" {  } { { "db/ip/final_project/submodules/final_project_jtag_game_nios.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_jtag_game_nios.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153196 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_jtag_game_nios_scfifo_w " "Found entity 2: final_project_jtag_game_nios_scfifo_w" {  } { { "db/ip/final_project/submodules/final_project_jtag_game_nios.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_jtag_game_nios.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153196 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_jtag_game_nios_sim_scfifo_r " "Found entity 3: final_project_jtag_game_nios_sim_scfifo_r" {  } { { "db/ip/final_project/submodules/final_project_jtag_game_nios.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_jtag_game_nios.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153196 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_jtag_game_nios_scfifo_r " "Found entity 4: final_project_jtag_game_nios_scfifo_r" {  } { { "db/ip/final_project/submodules/final_project_jtag_game_nios.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_jtag_game_nios.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153196 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_project_jtag_game_nios " "Found entity 5: final_project_jtag_game_nios" {  } { { "db/ip/final_project/submodules/final_project_jtag_game_nios.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_jtag_game_nios.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0 " "Found entity 1: final_project_mm_interconnect_0" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_avalon_st_adapter " "Found entity 1: final_project_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_cmd_demux " "Found entity 1: final_project_mm_interconnect_0_cmd_demux" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_cmd_demux_001 " "Found entity 1: final_project_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_cmd_mux " "Found entity 1: final_project_mm_interconnect_0_cmd_mux" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_cmd_mux_004 " "Found entity 1: final_project_mm_interconnect_0_cmd_mux_004" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux_004.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153213 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542752153213 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542752153213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_router_default_decode " "Found entity 1: final_project_mm_interconnect_0_router_default_decode" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153214 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_mm_interconnect_0_router " "Found entity 2: final_project_mm_interconnect_0_router" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153214 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542752153214 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542752153214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_router_001_default_decode " "Found entity 1: final_project_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153215 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_mm_interconnect_0_router_001 " "Found entity 2: final_project_mm_interconnect_0_router_001" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153215 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542752153215 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542752153215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_router_003_default_decode " "Found entity 1: final_project_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153216 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_mm_interconnect_0_router_003 " "Found entity 2: final_project_mm_interconnect_0_router_003" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153216 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_007.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542752153216 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_007.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542752153216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_router_007_default_decode " "Found entity 1: final_project_mm_interconnect_0_router_007_default_decode" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_007.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153217 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_mm_interconnect_0_router_007 " "Found entity 2: final_project_mm_interconnect_0_router_007" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_007.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_rsp_demux " "Found entity 1: final_project_mm_interconnect_0_rsp_demux" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_rsp_demux_004 " "Found entity 1: final_project_mm_interconnect_0_rsp_demux_004" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux_004.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_rsp_demux_005 " "Found entity 1: final_project_mm_interconnect_0_rsp_demux_005" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux_005.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_rsp_mux " "Found entity 1: final_project_mm_interconnect_0_rsp_mux" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_rsp_mux_001 " "Found entity 1: final_project_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_nios2_gen2_0 " "Found entity 1: final_project_nios2_gen2_0" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: final_project_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153232 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: final_project_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153232 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: final_project_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153232 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: final_project_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153232 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_project_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: final_project_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153232 ""} { "Info" "ISGN_ENTITY_NAME" "6 final_project_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: final_project_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153232 ""} { "Info" "ISGN_ENTITY_NAME" "7 final_project_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: final_project_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153232 ""} { "Info" "ISGN_ENTITY_NAME" "8 final_project_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: final_project_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153232 ""} { "Info" "ISGN_ENTITY_NAME" "9 final_project_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: final_project_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153232 ""} { "Info" "ISGN_ENTITY_NAME" "10 final_project_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: final_project_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153232 ""} { "Info" "ISGN_ENTITY_NAME" "11 final_project_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: final_project_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153232 ""} { "Info" "ISGN_ENTITY_NAME" "12 final_project_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: final_project_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153232 ""} { "Info" "ISGN_ENTITY_NAME" "13 final_project_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: final_project_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153232 ""} { "Info" "ISGN_ENTITY_NAME" "14 final_project_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: final_project_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153232 ""} { "Info" "ISGN_ENTITY_NAME" "15 final_project_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: final_project_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153232 ""} { "Info" "ISGN_ENTITY_NAME" "16 final_project_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: final_project_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153232 ""} { "Info" "ISGN_ENTITY_NAME" "17 final_project_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: final_project_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153232 ""} { "Info" "ISGN_ENTITY_NAME" "18 final_project_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: final_project_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153232 ""} { "Info" "ISGN_ENTITY_NAME" "19 final_project_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: final_project_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153232 ""} { "Info" "ISGN_ENTITY_NAME" "20 final_project_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: final_project_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153232 ""} { "Info" "ISGN_ENTITY_NAME" "21 final_project_nios2_gen2_0_cpu " "Found entity 21: final_project_nios2_gen2_0_cpu" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: final_project_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: final_project_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: final_project_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_nios2_gen2_0_cpu_test_bench " "Found entity 1: final_project_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/final_project/submodules/final_project_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_pll_dffpipe_l2c " "Found entity 1: final_project_pll_dffpipe_l2c" {  } { { "db/ip/final_project/submodules/final_project_pll.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153237 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_pll_stdsync_sv6 " "Found entity 2: final_project_pll_stdsync_sv6" {  } { { "db/ip/final_project/submodules/final_project_pll.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153237 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_pll_altpll_1qn2 " "Found entity 3: final_project_pll_altpll_1qn2" {  } { { "db/ip/final_project/submodules/final_project_pll.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153237 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_pll " "Found entity 4: final_project_pll" {  } { { "db/ip/final_project/submodules/final_project_pll.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_pll.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/final_project/submodules/final_project_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_sdram_input_efifo_module " "Found entity 1: final_project_sdram_input_efifo_module" {  } { { "db/ip/final_project/submodules/final_project_sdram.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153239 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_sdram " "Found entity 2: final_project_sdram" {  } { { "db/ip/final_project/submodules/final_project_sdram.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_sprite_address_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_sprite_address_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_sprite_address_pio " "Found entity 1: final_project_sprite_address_pio" {  } { { "db/ip/final_project/submodules/final_project_sprite_address_pio.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_sprite_address_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_sprite_height_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_sprite_height_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_sprite_height_pio " "Found entity 1: final_project_sprite_height_pio" {  } { { "db/ip/final_project/submodules/final_project_sprite_height_pio.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_sprite_height_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/final_project_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_sysid " "Found entity 1: final_project_sysid" {  } { { "db/ip/final_project/submodules/final_project_sysid.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/latency_aware_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/latency_aware_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 latency_aware_read_master " "Found entity 1: latency_aware_read_master" {  } { { "db/ip/final_project/submodules/latency_aware_read_master.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/latency_aware_read_master.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/final_project/submodules/write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_master " "Found entity 1: write_master" {  } { { "db/ip/final_project/submodules/write_master.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/write_master.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752153242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752153242 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Reset mario_cv_game.sv(37) " "Verilog HDL Implicit Net warning at mario_cv_game.sv(37): created implicit net for \"Reset\"" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752153243 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Reset_h mario_cv_game.sv(38) " "Verilog HDL Implicit Net warning at mario_cv_game.sv(38): created implicit net for \"Reset_h\"" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752153243 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fb_current_write mario_cv_game.sv(183) " "Verilog HDL Implicit Net warning at mario_cv_game.sv(183): created implicit net for \"fb_current_write\"" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 183 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752153243 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_sdram.v(318) " "Verilog HDL or VHDL warning at final_project_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/final_project/submodules/final_project_sdram.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1542752153260 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_sdram.v(328) " "Verilog HDL or VHDL warning at final_project_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/final_project/submodules/final_project_sdram.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1542752153260 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_sdram.v(338) " "Verilog HDL or VHDL warning at final_project_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/final_project/submodules/final_project_sdram.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1542752153260 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_sdram.v(682) " "Verilog HDL or VHDL warning at final_project_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/final_project/submodules/final_project_sdram.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1542752153262 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mario_cv_game " "Elaborating entity \"mario_cv_game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542752153369 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Reset_h mario_cv_game.sv(38) " "Verilog HDL or VHDL warning at mario_cv_game.sv(38): object \"Reset_h\" assigned a value but never read" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542752153370 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fifo_full mario_cv_game.sv(67) " "Verilog HDL or VHDL warning at mario_cv_game.sv(67): object \"fifo_full\" assigned a value but never read" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542752153370 "|mario_cv_game"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fb_curr_write 0 mario_cv_game.sv(132) " "Net \"fb_curr_write\" at mario_cv_game.sv(132) has no driver or initial value, using a default initial value '0'" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 132 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1542752153374 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR mario_cv_game.sv(18) " "Output port \"OTG_ADDR\" at mario_cv_game.sv(18) has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542752153374 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N mario_cv_game.sv(19) " "Output port \"OTG_CS_N\" at mario_cv_game.sv(19) has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542752153374 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N mario_cv_game.sv(20) " "Output port \"OTG_RD_N\" at mario_cv_game.sv(20) has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542752153374 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WR_N mario_cv_game.sv(21) " "Output port \"OTG_WR_N\" at mario_cv_game.sv(21) has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542752153374 "|mario_cv_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N mario_cv_game.sv(22) " "Output port \"OTG_RST_N\" at mario_cv_game.sv(22) has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542752153374 "|mario_cv_game"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_fifo sprite_fifo:sprite_id_fifo " "Elaborating entity \"sprite_fifo\" for hierarchy \"sprite_fifo:sprite_id_fifo\"" {  } { { "system_verilog/mario_cv_game.sv" "sprite_id_fifo" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752153387 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sprite_fifo.sv(41) " "Verilog HDL assignment warning at sprite_fifo.sv(41): truncated value with size 32 to match size of target (16)" {  } { { "system_verilog/sprite_fifo.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/sprite_fifo.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542752153407 "|mario_cv_game|sprite_fifo:sprite_id_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sprite_fifo.sv(47) " "Verilog HDL assignment warning at sprite_fifo.sv(47): truncated value with size 32 to match size of target (16)" {  } { { "system_verilog/sprite_fifo.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/sprite_fifo.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542752153411 "|mario_cv_game|sprite_fifo:sprite_id_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_fifo sprite_fifo:sprite_address_fifo " "Elaborating entity \"sprite_fifo\" for hierarchy \"sprite_fifo:sprite_address_fifo\"" {  } { { "system_verilog/mario_cv_game.sv" "sprite_address_fifo" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752153931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_frame_mux read_frame_mux:frame_read_mux " "Elaborating entity \"read_frame_mux\" for hierarchy \"read_frame_mux:frame_read_mux\"" {  } { { "system_verilog/mario_cv_game.sv" "frame_read_mux" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752154921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_frame_mux write_frame_mux:frame_write_mux " "Elaborating entity \"write_frame_mux\" for hierarchy \"write_frame_mux:frame_write_mux\"" {  } { { "system_verilog/mario_cv_game.sv" "frame_write_mux" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752154923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project final_project:nios_system " "Elaborating entity \"final_project\" for hierarchy \"final_project:nios_system\"" {  } { { "system_verilog/mario_cv_game.sv" "nios_system" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752154927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_jtag_game_nios final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios " "Elaborating entity \"final_project_jtag_game_nios\" for hierarchy \"final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\"" {  } { { "db/ip/final_project/final_project.v" "jtag_game_nios" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/final_project.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752154960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_jtag_game_nios_scfifo_w final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|final_project_jtag_game_nios_scfifo_w:the_final_project_jtag_game_nios_scfifo_w " "Elaborating entity \"final_project_jtag_game_nios_scfifo_w\" for hierarchy \"final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|final_project_jtag_game_nios_scfifo_w:the_final_project_jtag_game_nios_scfifo_w\"" {  } { { "db/ip/final_project/submodules/final_project_jtag_game_nios.v" "the_final_project_jtag_game_nios_scfifo_w" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_jtag_game_nios.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752154967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|final_project_jtag_game_nios_scfifo_w:the_final_project_jtag_game_nios_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|final_project_jtag_game_nios_scfifo_w:the_final_project_jtag_game_nios_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/final_project/submodules/final_project_jtag_game_nios.v" "wfifo" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_jtag_game_nios.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752155132 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|final_project_jtag_game_nios_scfifo_w:the_final_project_jtag_game_nios_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|final_project_jtag_game_nios_scfifo_w:the_final_project_jtag_game_nios_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/final_project/submodules/final_project_jtag_game_nios.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_jtag_game_nios.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752155136 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|final_project_jtag_game_nios_scfifo_w:the_final_project_jtag_game_nios_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|final_project_jtag_game_nios_scfifo_w:the_final_project_jtag_game_nios_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752155136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752155136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752155136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752155136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752155136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752155136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752155136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752155136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752155136 ""}  } { { "db/ip/final_project/submodules/final_project_jtag_game_nios.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_jtag_game_nios.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542752155136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752155170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752155170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|final_project_jtag_game_nios_scfifo_w:the_final_project_jtag_game_nios_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|final_project_jtag_game_nios_scfifo_w:the_final_project_jtag_game_nios_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752155170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752155175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752155175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|final_project_jtag_game_nios_scfifo_w:the_final_project_jtag_game_nios_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|final_project_jtag_game_nios_scfifo_w:the_final_project_jtag_game_nios_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/joey/courses/ece385/final_project/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752155176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752155180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752155180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|final_project_jtag_game_nios_scfifo_w:the_final_project_jtag_game_nios_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|final_project_jtag_game_nios_scfifo_w:the_final_project_jtag_game_nios_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "/home/joey/courses/ece385/final_project/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752155181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752155215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752155215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|final_project_jtag_game_nios_scfifo_w:the_final_project_jtag_game_nios_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|final_project_jtag_game_nios_scfifo_w:the_final_project_jtag_game_nios_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/joey/courses/ece385/final_project/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752155216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752155253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752155253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|final_project_jtag_game_nios_scfifo_w:the_final_project_jtag_game_nios_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|final_project_jtag_game_nios_scfifo_w:the_final_project_jtag_game_nios_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "/home/joey/courses/ece385/final_project/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752155254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752155290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752155290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|final_project_jtag_game_nios_scfifo_w:the_final_project_jtag_game_nios_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|final_project_jtag_game_nios_scfifo_w:the_final_project_jtag_game_nios_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "/home/joey/courses/ece385/final_project/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752155291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_jtag_game_nios_scfifo_r final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|final_project_jtag_game_nios_scfifo_r:the_final_project_jtag_game_nios_scfifo_r " "Elaborating entity \"final_project_jtag_game_nios_scfifo_r\" for hierarchy \"final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|final_project_jtag_game_nios_scfifo_r:the_final_project_jtag_game_nios_scfifo_r\"" {  } { { "db/ip/final_project/submodules/final_project_jtag_game_nios.v" "the_final_project_jtag_game_nios_scfifo_r" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_jtag_game_nios.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752155298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|alt_jtag_atlantic:final_project_jtag_game_nios_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|alt_jtag_atlantic:final_project_jtag_game_nios_alt_jtag_atlantic\"" {  } { { "db/ip/final_project/submodules/final_project_jtag_game_nios.v" "final_project_jtag_game_nios_alt_jtag_atlantic" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_jtag_game_nios.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752155573 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|alt_jtag_atlantic:final_project_jtag_game_nios_alt_jtag_atlantic " "Elaborated megafunction instantiation \"final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|alt_jtag_atlantic:final_project_jtag_game_nios_alt_jtag_atlantic\"" {  } { { "db/ip/final_project/submodules/final_project_jtag_game_nios.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_jtag_game_nios.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752155587 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|alt_jtag_atlantic:final_project_jtag_game_nios_alt_jtag_atlantic " "Instantiated megafunction \"final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|alt_jtag_atlantic:final_project_jtag_game_nios_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752155587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752155587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752155587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752155587 ""}  } { { "db/ip/final_project/submodules/final_project_jtag_game_nios.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_jtag_game_nios.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542752155587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|alt_jtag_atlantic:final_project_jtag_game_nios_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|alt_jtag_atlantic:final_project_jtag_game_nios_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752156068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|alt_jtag_atlantic:final_project_jtag_game_nios_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"final_project:nios_system\|final_project_jtag_game_nios:jtag_game_nios\|alt_jtag_atlantic:final_project_jtag_game_nios_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752156230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_master final_project:nios_system\|custom_master:master_template_0 " "Elaborating entity \"custom_master\" for hierarchy \"final_project:nios_system\|custom_master:master_template_0\"" {  } { { "db/ip/final_project/final_project.v" "master_template_0" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/final_project.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752156282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "burst_read_master final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master " "Elaborating entity \"burst_read_master\" for hierarchy \"final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\"" {  } { { "db/ip/final_project/submodules/custom_master.v" "a_burst_read_master" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/custom_master.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752156286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo " "Elaborating entity \"scfifo\" for hierarchy \"final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\"" {  } { { "db/ip/final_project/submodules/burst_read_master.v" "the_master_to_user_fifo" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/burst_read_master.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752156427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo " "Elaborated megafunction instantiation \"final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\"" {  } { { "db/ip/final_project/submodules/burst_read_master.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/burst_read_master.v" 247 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752156431 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo " "Instantiated megafunction \"final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752156431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752156431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752156431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752156431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752156431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752156431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752156431 ""}  } { { "db/ip/final_project/submodules/burst_read_master.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/burst_read_master.v" 247 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542752156431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_a801.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_a801.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_a801 " "Found entity 1: scfifo_a801" {  } { { "db/scfifo_a801.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/scfifo_a801.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752156462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752156462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_a801 final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\|scfifo_a801:auto_generated " "Elaborating entity \"scfifo_a801\" for hierarchy \"final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\|scfifo_a801:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752156463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_he01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_he01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_he01 " "Found entity 1: a_dpfifo_he01" {  } { { "db/a_dpfifo_he01.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/a_dpfifo_he01.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752156468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752156468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_he01 final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\|scfifo_a801:auto_generated\|a_dpfifo_he01:dpfifo " "Elaborating entity \"a_dpfifo_he01\" for hierarchy \"final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\|scfifo_a801:auto_generated\|a_dpfifo_he01:dpfifo\"" {  } { { "db/scfifo_a801.tdf" "dpfifo" { Text "/home/joey/courses/ece385/final_project/db/scfifo_a801.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752156468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dqb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dqb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dqb1 " "Found entity 1: altsyncram_dqb1" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/altsyncram_dqb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752156504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752156504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dqb1 final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\|scfifo_a801:auto_generated\|a_dpfifo_he01:dpfifo\|altsyncram_dqb1:FIFOram " "Elaborating entity \"altsyncram_dqb1\" for hierarchy \"final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\|scfifo_a801:auto_generated\|a_dpfifo_he01:dpfifo\|altsyncram_dqb1:FIFOram\"" {  } { { "db/a_dpfifo_he01.tdf" "FIFOram" { Text "/home/joey/courses/ece385/final_project/db/a_dpfifo_he01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752156505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/cmpr_ks8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752156542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752156542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\|scfifo_a801:auto_generated\|a_dpfifo_he01:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\|scfifo_a801:auto_generated\|a_dpfifo_he01:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_he01.tdf" "almost_full_comparer" { Text "/home/joey/courses/ece385/final_project/db/a_dpfifo_he01.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752156543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\|scfifo_a801:auto_generated\|a_dpfifo_he01:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\|scfifo_a801:auto_generated\|a_dpfifo_he01:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_he01.tdf" "three_comparison" { Text "/home/joey/courses/ece385/final_project/db/a_dpfifo_he01.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752156546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_eo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_eo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_eo7 " "Found entity 1: cntr_eo7" {  } { { "db/cntr_eo7.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/cntr_eo7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752156581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752156581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_eo7 final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\|scfifo_a801:auto_generated\|a_dpfifo_he01:dpfifo\|cntr_eo7:usedw_counter " "Elaborating entity \"cntr_eo7\" for hierarchy \"final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\|scfifo_a801:auto_generated\|a_dpfifo_he01:dpfifo\|cntr_eo7:usedw_counter\"" {  } { { "db/a_dpfifo_he01.tdf" "usedw_counter" { Text "/home/joey/courses/ece385/final_project/db/a_dpfifo_he01.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752156582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2ob " "Found entity 1: cntr_2ob" {  } { { "db/cntr_2ob.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/cntr_2ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752156617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752156617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2ob final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\|scfifo_a801:auto_generated\|a_dpfifo_he01:dpfifo\|cntr_2ob:wr_ptr " "Elaborating entity \"cntr_2ob\" for hierarchy \"final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\|scfifo_a801:auto_generated\|a_dpfifo_he01:dpfifo\|cntr_2ob:wr_ptr\"" {  } { { "db/a_dpfifo_he01.tdf" "wr_ptr" { Text "/home/joey/courses/ece385/final_project/db/a_dpfifo_he01.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752156618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0 final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"final_project_nios2_gen2_0\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/final_project/final_project.v" "nios2_gen2_0" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/final_project.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752156623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu " "Elaborating entity \"final_project_nios2_gen2_0_cpu\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0.v" "cpu" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752156630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_test_bench final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_test_bench:the_final_project_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"final_project_nios2_gen2_0_cpu_test_bench\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_test_bench:the_final_project_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_test_bench" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752156726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_register_bank_a_module final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_register_bank_a_module:final_project_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"final_project_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_register_bank_a_module:final_project_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "final_project_nios2_gen2_0_cpu_register_bank_a" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752156737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_register_bank_a_module:final_project_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_register_bank_a_module:final_project_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752156758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_register_bank_a_module:final_project_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_register_bank_a_module:final_project_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752156766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_register_bank_a_module:final_project_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_register_bank_a_module:final_project_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752156766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752156766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752156766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752156766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752156766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752156766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752156766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752156766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752156766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752156766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752156766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752156766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752156766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752156766 ""}  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542752156766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752156804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752156804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_register_bank_a_module:final_project_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_register_bank_a_module:final_project_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752156805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_register_bank_b_module final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_register_bank_b_module:final_project_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"final_project_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_register_bank_b_module:final_project_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "final_project_nios2_gen2_0_cpu_register_bank_b" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752156820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_nios2_oci final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"final_project_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_nios2_oci" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752156831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_nios2_oci_debug final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"final_project_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752156852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752156863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752156866 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752156866 ""}  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542752156866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_nios2_oci_break final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"final_project_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_nios2_oci_break" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752156868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_nios2_oci_xbrk final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_project_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"final_project_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_project_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752156917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_nios2_oci_dbrk final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"final_project_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752156922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_nios2_oci_itrace final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_itrace:the_final_project_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"final_project_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_itrace:the_final_project_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752156928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_nios2_oci_dtrace final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"final_project_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752156934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_nios2_oci_td_mode final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_nios2_gen2_0_cpu_nios2_oci_dtrace\|final_project_nios2_gen2_0_cpu_nios2_oci_td_mode:final_project_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"final_project_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_nios2_gen2_0_cpu_nios2_oci_dtrace\|final_project_nios2_gen2_0_cpu_nios2_oci_td_mode:final_project_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "final_project_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752156992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_nios2_oci_fifo final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"final_project_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752156996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_final_project_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"final_project_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_final_project_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752157025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"final_project_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752157028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"final_project_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752157031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_nios2_oci_pib final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_pib:the_final_project_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"final_project_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_pib:the_final_project_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752157035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_nios2_oci_im final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_im:the_final_project_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"final_project_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_im:the_final_project_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_nios2_oci_im" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752157038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_nios2_avalon_reg final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"final_project_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752157049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_nios2_ocimem final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"final_project_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_nios2_ocimem" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752157055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_ociram_sp_ram_module final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem\|final_project_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"final_project_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem\|final_project_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "final_project_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752157098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem\|final_project_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem\|final_project_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752157106 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem\|final_project_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem\|final_project_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752157115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem\|final_project_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem\|final_project_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752157115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752157115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752157115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752157115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752157115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752157115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752157115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752157115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752157115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752157115 ""}  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542752157115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752157152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752157152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem\|final_project_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem\|final_project_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752157153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_debug_slave_wrapper final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"final_project_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752157168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_debug_slave_tck final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"final_project_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_final_project_nios2_gen2_0_cpu_debug_slave_tck" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752157174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_debug_slave_sysclk final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"final_project_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_final_project_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752157225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" "final_project_nios2_gen2_0_cpu_debug_slave_phy" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752157268 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752157271 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752157271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752157271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752157271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752157271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752157271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752157271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752157271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752157271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542752157271 ""}  } { { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542752157271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752157272 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752157276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752157277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"final_project:nios_system\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752157281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_pll final_project:nios_system\|final_project_pll:pll " "Elaborating entity \"final_project_pll\" for hierarchy \"final_project:nios_system\|final_project_pll:pll\"" {  } { { "db/ip/final_project/final_project.v" "pll" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/final_project.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752157290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_pll_stdsync_sv6 final_project:nios_system\|final_project_pll:pll\|final_project_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"final_project_pll_stdsync_sv6\" for hierarchy \"final_project:nios_system\|final_project_pll:pll\|final_project_pll_stdsync_sv6:stdsync2\"" {  } { { "db/ip/final_project/submodules/final_project_pll.v" "stdsync2" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752157296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_pll_dffpipe_l2c final_project:nios_system\|final_project_pll:pll\|final_project_pll_stdsync_sv6:stdsync2\|final_project_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"final_project_pll_dffpipe_l2c\" for hierarchy \"final_project:nios_system\|final_project_pll:pll\|final_project_pll_stdsync_sv6:stdsync2\|final_project_pll_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/final_project/submodules/final_project_pll.v" "dffpipe3" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752157299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_pll_altpll_1qn2 final_project:nios_system\|final_project_pll:pll\|final_project_pll_altpll_1qn2:sd1 " "Elaborating entity \"final_project_pll_altpll_1qn2\" for hierarchy \"final_project:nios_system\|final_project_pll:pll\|final_project_pll_altpll_1qn2:sd1\"" {  } { { "db/ip/final_project/submodules/final_project_pll.v" "sd1" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_pll.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752157305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_sdram final_project:nios_system\|final_project_sdram:sdram " "Elaborating entity \"final_project_sdram\" for hierarchy \"final_project:nios_system\|final_project_sdram:sdram\"" {  } { { "db/ip/final_project/final_project.v" "sdram" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/final_project.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752157313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_sdram_input_efifo_module final_project:nios_system\|final_project_sdram:sdram\|final_project_sdram_input_efifo_module:the_final_project_sdram_input_efifo_module " "Elaborating entity \"final_project_sdram_input_efifo_module\" for hierarchy \"final_project:nios_system\|final_project_sdram:sdram\|final_project_sdram_input_efifo_module:the_final_project_sdram_input_efifo_module\"" {  } { { "db/ip/final_project/submodules/final_project_sdram.v" "the_final_project_sdram_input_efifo_module" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752157382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_sprite_address_pio final_project:nios_system\|final_project_sprite_address_pio:sprite_address_pio " "Elaborating entity \"final_project_sprite_address_pio\" for hierarchy \"final_project:nios_system\|final_project_sprite_address_pio:sprite_address_pio\"" {  } { { "db/ip/final_project/final_project.v" "sprite_address_pio" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/final_project.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752157401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_sprite_height_pio final_project:nios_system\|final_project_sprite_height_pio:sprite_height_pio " "Elaborating entity \"final_project_sprite_height_pio\" for hierarchy \"final_project:nios_system\|final_project_sprite_height_pio:sprite_height_pio\"" {  } { { "db/ip/final_project/final_project.v" "sprite_height_pio" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/final_project.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752157408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_sysid final_project:nios_system\|final_project_sysid:sysid " "Elaborating entity \"final_project_sysid\" for hierarchy \"final_project:nios_system\|final_project_sysid:sysid\"" {  } { { "db/ip/final_project/final_project.v" "sysid" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/final_project.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752157416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0 final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"final_project_mm_interconnect_0\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/final_project/final_project.v" "mm_interconnect_0" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/final_project.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752157419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_template_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_template_0_avalon_master_translator\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "master_template_0_avalon_master_translator" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 1151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752157876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 1211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752157893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 1271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752157906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_game_nios_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_game_nios_avalon_jtag_slave_translator\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "jtag_game_nios_avalon_jtag_slave_translator" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 1335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752157918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 1399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752157930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 1463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752157943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "sdram_s1_translator" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 1527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752157955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_pll_slave_translator\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "pll_pll_slave_translator" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 1591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752157965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sprite_id_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sprite_id_pio_s1_translator\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "sprite_id_pio_s1_translator" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 1655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752157977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_template_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_template_0_avalon_master_agent\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "master_template_0_avalon_master_agent" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752157994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 2137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 2218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_game_nios_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_game_nios_avalon_jtag_slave_agent\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "jtag_game_nios_avalon_jtag_slave_agent" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 2302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_game_nios_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_game_nios_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/final_project/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_game_nios_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_game_nios_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "jtag_game_nios_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 2343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_game_nios_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_game_nios_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "jtag_game_nios_avalon_jtag_slave_agent_rdata_fifo" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 2384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 2841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 2882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_router final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router:router " "Elaborating entity \"final_project_mm_interconnect_0_router\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router:router\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "router" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 4060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_router_default_decode final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router:router\|final_project_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"final_project_mm_interconnect_0_router_default_decode\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router:router\|final_project_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_router_001 final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"final_project_mm_interconnect_0_router_001\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "router_001" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 4076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_router_001_default_decode final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router_001:router_001\|final_project_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"final_project_mm_interconnect_0_router_001_default_decode\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router_001:router_001\|final_project_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_001.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_router_003 final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"final_project_mm_interconnect_0_router_003\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "router_003" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 4108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_router_003_default_decode final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router_003:router_003\|final_project_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"final_project_mm_interconnect_0_router_003_default_decode\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router_003:router_003\|final_project_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_router_007 final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"final_project_mm_interconnect_0_router_007\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router_007:router_007\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "router_007" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 4172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_router_007_default_decode final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router_007:router_007\|final_project_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"final_project_mm_interconnect_0_router_007_default_decode\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router_007:router_007\|final_project_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_template_0_avalon_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_template_0_avalon_master_limiter\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "master_template_0_avalon_master_limiter" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158316 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 1 altera_merlin_traffic_limiter.sv(721) " "Verilog HDL assignment warning at altera_merlin_traffic_limiter.sv(721): truncated value with size 11 to match size of target (1)" {  } { { "db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542752158321 "|mario_cv_game|final_project:nios_system|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_template_0_avalon_master_limiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_game_nios_avalon_jtag_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_game_nios_avalon_jtag_slave_burst_adapter\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "jtag_game_nios_avalon_jtag_slave_burst_adapter" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 4368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_game_nios_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_game_nios_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158338 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 3 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 7 to match size of target (3)" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542752158346 "|mario_cv_game|final_project:nios_system|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_game_nios_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_game_nios_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_game_nios_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_game_nios_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_game_nios_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_game_nios_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_game_nios_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_game_nios_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_game_nios_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_game_nios_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_game_nios_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_cmd_demux final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"final_project_mm_interconnect_0_cmd_demux\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "cmd_demux" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 4553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_cmd_demux_001 final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"final_project_mm_interconnect_0_cmd_demux_001\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 4630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_cmd_mux final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"final_project_mm_interconnect_0_cmd_mux\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "cmd_mux" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 4736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/final_project/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_cmd_mux_004 final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"final_project_mm_interconnect_0_cmd_mux_004\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "cmd_mux_004" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 4846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux_004.sv" "arb" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux_004.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/final_project/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_rsp_demux final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"final_project_mm_interconnect_0_rsp_demux\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "rsp_demux" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 5013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_rsp_demux_004 final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"final_project_mm_interconnect_0_rsp_demux_004\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "rsp_demux_004" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 5123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_rsp_demux_005 final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_rsp_demux_005:rsp_demux_005 " "Elaborating entity \"final_project_mm_interconnect_0_rsp_demux_005\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_rsp_demux_005:rsp_demux_005\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "rsp_demux_005" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 5146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_rsp_mux final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"final_project_mm_interconnect_0_rsp_mux\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "rsp_mux" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 5296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/final_project/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_rsp_mux_001 final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"final_project_mm_interconnect_0_rsp_mux_001\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 5373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux_001.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/final_project/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:master_template_0_avalon_master_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:master_template_0_avalon_master_cmd_width_adapter\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "master_template_0_avalon_master_cmd_width_adapter" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 5516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158677 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/final_project/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542752158686 "|mario_cv_game|final_project:nios_system|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:master_template_0_avalon_master_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:master_template_0_avalon_master_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:master_template_0_avalon_master_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/final_project/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:master_template_0_avalon_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:master_template_0_avalon_master_rsp_width_adapter\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "master_template_0_avalon_master_rsp_width_adapter" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 5582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "crosser" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 5616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/final_project/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_avalon_st_adapter final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"final_project_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0.v" 5747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0 final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_irq_mapper final_project:nios_system\|final_project_irq_mapper:irq_mapper " "Elaborating entity \"final_project_irq_mapper\" for hierarchy \"final_project:nios_system\|final_project_irq_mapper:irq_mapper\"" {  } { { "db/ip/final_project/final_project.v" "irq_mapper" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/final_project.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_project:nios_system\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_project:nios_system\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/final_project/final_project.v" "rst_controller" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/final_project.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer final_project:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"final_project:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/final_project/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer final_project:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"final_project:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/final_project/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_project:nios_system\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_project:nios_system\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/final_project/final_project.v" "rst_controller_001" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/final_project.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_number frame_number:f_num " "Elaborating entity \"frame_number\" for hierarchy \"frame_number:f_num\"" {  } { { "system_verilog/mario_cv_game.sv" "f_num" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:vga_controller " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:vga_controller\"" {  } { { "system_verilog/mario_cv_game.sv" "vga_controller" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_param RAM_param:fb_curr " "Elaborating entity \"RAM_param\" for hierarchy \"RAM_param:fb_curr\"" {  } { { "system_verilog/mario_cv_game.sv" "fb_curr" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752158865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_controller frame_controller:f_ctl " "Elaborating entity \"frame_controller\" for hierarchy \"frame_controller:f_ctl\"" {  } { { "system_verilog/mario_cv_game.sv" "f_ctl" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752159857 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "curr_data frame_controller.sv(12) " "Verilog HDL or VHDL warning at frame_controller.sv(12): object \"curr_data\" assigned a value but never read" {  } { { "system_verilog/frame_controller.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/frame_controller.sv" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542752159858 "|mario_cv_game|frame_controller:f_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 frame_controller.sv(19) " "Verilog HDL assignment warning at frame_controller.sv(19): truncated value with size 32 to match size of target (2)" {  } { { "system_verilog/frame_controller.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/frame_controller.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542752159858 "|mario_cv_game|frame_controller:f_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 frame_controller.sv(29) " "Verilog HDL assignment warning at frame_controller.sv(29): truncated value with size 32 to match size of target (18)" {  } { { "system_verilog/frame_controller.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/frame_controller.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542752159858 "|mario_cv_game|frame_controller:f_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 frame_controller.sv(34) " "Verilog HDL assignment warning at frame_controller.sv(34): truncated value with size 32 to match size of target (8)" {  } { { "system_verilog/frame_controller.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/frame_controller.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542752159858 "|mario_cv_game|frame_controller:f_ctl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Color_Mapper frame_controller:f_ctl\|Color_Mapper:color_mapper " "Elaborating entity \"Color_Mapper\" for hierarchy \"frame_controller:f_ctl\|Color_Mapper:color_mapper\"" {  } { { "system_verilog/frame_controller.sv" "color_mapper" { Text "/home/joey/courses/ece385/final_project/system_verilog/frame_controller.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752159863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_controller sprite_controller:s_ctl " "Elaborating entity \"sprite_controller\" for hierarchy \"sprite_controller:s_ctl\"" {  } { { "system_verilog/mario_cv_game.sv" "s_ctl" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752159885 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "curr_state sprite_controller.sv(26) " "Verilog HDL warning at sprite_controller.sv(26): object curr_state used but never assigned" {  } { { "system_verilog/sprite_controller.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/sprite_controller.sv" 26 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1542752159886 "|mario_cv_game|sprite_controller:s_ctl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "next_state sprite_controller.sv(26) " "Verilog HDL or VHDL warning at sprite_controller.sv(26): object \"next_state\" assigned a value but never read" {  } { { "system_verilog/sprite_controller.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/sprite_controller.sv" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542752159886 "|mario_cv_game|sprite_controller:s_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sprite_controller.sv(24) " "Verilog HDL assignment warning at sprite_controller.sv(24): truncated value with size 32 to match size of target (1)" {  } { { "system_verilog/sprite_controller.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/sprite_controller.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542752159886 "|mario_cv_game|sprite_controller:s_ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 sprite_controller.sv(57) " "Verilog HDL assignment warning at sprite_controller.sv(57): truncated value with size 32 to match size of target (18)" {  } { { "system_verilog/sprite_controller.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/sprite_controller.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542752159886 "|mario_cv_game|sprite_controller:s_ctl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sprite_controller.sv(32) " "Verilog HDL Case Statement information at sprite_controller.sv(32): all case item expressions in this case statement are onehot" {  } { { "system_verilog/sprite_controller.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/sprite_controller.sv" 32 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1542752159887 "|mario_cv_game|sprite_controller:s_ctl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "curr_state.WAIT 0 sprite_controller.sv(26) " "Net \"curr_state.WAIT\" at sprite_controller.sv(26) has no driver or initial value, using a default initial value '0'" {  } { { "system_verilog/sprite_controller.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/sprite_controller.sv" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1542752159889 "|mario_cv_game|sprite_controller:s_ctl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "curr_state.LOAD_NEW_SPRITE 0 sprite_controller.sv(26) " "Net \"curr_state.LOAD_NEW_SPRITE\" at sprite_controller.sv(26) has no driver or initial value, using a default initial value '0'" {  } { { "system_verilog/sprite_controller.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/sprite_controller.sv" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1542752159889 "|mario_cv_game|sprite_controller:s_ctl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "curr_state.FETCH_AVALON_MEM 0 sprite_controller.sv(26) " "Net \"curr_state.FETCH_AVALON_MEM\" at sprite_controller.sv(26) has no driver or initial value, using a default initial value '0'" {  } { { "system_verilog/sprite_controller.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/sprite_controller.sv" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1542752159889 "|mario_cv_game|sprite_controller:s_ctl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "curr_state.FETCH_FB_ROW 0 sprite_controller.sv(26) " "Net \"curr_state.FETCH_FB_ROW\" at sprite_controller.sv(26) has no driver or initial value, using a default initial value '0'" {  } { { "system_verilog/sprite_controller.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/sprite_controller.sv" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1542752159889 "|mario_cv_game|sprite_controller:s_ctl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "curr_state.FETCH_FB_ROW_2 0 sprite_controller.sv(26) " "Net \"curr_state.FETCH_FB_ROW_2\" at sprite_controller.sv(26) has no driver or initial value, using a default initial value '0'" {  } { { "system_verilog/sprite_controller.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/sprite_controller.sv" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1542752159889 "|mario_cv_game|sprite_controller:s_ctl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "curr_state.DONE 0 sprite_controller.sv(26) " "Net \"curr_state.DONE\" at sprite_controller.sv(26) has no driver or initial value, using a default initial value '0'" {  } { { "system_verilog/sprite_controller.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/sprite_controller.sv" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1542752159889 "|mario_cv_game|sprite_controller:s_ctl"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1542752163185 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.11.20.16:16:07 Progress: Loading sldd887a179/alt_sld_fab_wrapper_hw.tcl " "2018.11.20.16:16:07 Progress: Loading sldd887a179/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752167387 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752169539 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752169704 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752170802 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752170954 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752171106 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752171280 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752171282 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752171283 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1542752171942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd887a179/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd887a179/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd887a179/alt_sld_fab.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/sldd887a179/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752172238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752172238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd887a179/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd887a179/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd887a179/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/sldd887a179/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752172357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752172357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd887a179/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd887a179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd887a179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/sldd887a179/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752172358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752172358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd887a179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd887a179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd887a179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/sldd887a179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752172454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752172454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd887a179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd887a179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd887a179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/joey/courses/ece385/final_project/db/ip/sldd887a179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752172570 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd887a179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/joey/courses/ece385/final_project/db/ip/sldd887a179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752172570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752172570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd887a179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd887a179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd887a179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/sldd887a179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542752172670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752172670 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\|scfifo_a801:auto_generated\|a_dpfifo_he01:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[0\] " "Synthesized away node \"final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\|scfifo_a801:auto_generated\|a_dpfifo_he01:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/altsyncram_dqb1.tdf" 37 2 0 } } { "db/a_dpfifo_he01.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/a_dpfifo_he01.tdf" 45 2 0 } } { "db/scfifo_a801.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/scfifo_a801.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/final_project/submodules/burst_read_master.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/burst_read_master.v" 247 0 0 } } { "db/ip/final_project/submodules/custom_master.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/custom_master.v" 111 0 0 } } { "db/ip/final_project/final_project.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/final_project.v" 173 0 0 } } { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542752174499 "|mario_cv_game|final_project:nios_system|custom_master:master_template_0|burst_read_master:a_burst_read_master|scfifo:the_master_to_user_fifo|scfifo_a801:auto_generated|a_dpfifo_he01:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\|scfifo_a801:auto_generated\|a_dpfifo_he01:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[1\] " "Synthesized away node \"final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\|scfifo_a801:auto_generated\|a_dpfifo_he01:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/altsyncram_dqb1.tdf" 67 2 0 } } { "db/a_dpfifo_he01.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/a_dpfifo_he01.tdf" 45 2 0 } } { "db/scfifo_a801.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/scfifo_a801.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/final_project/submodules/burst_read_master.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/burst_read_master.v" 247 0 0 } } { "db/ip/final_project/submodules/custom_master.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/custom_master.v" 111 0 0 } } { "db/ip/final_project/final_project.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/final_project.v" 173 0 0 } } { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542752174499 "|mario_cv_game|final_project:nios_system|custom_master:master_template_0|burst_read_master:a_burst_read_master|scfifo:the_master_to_user_fifo|scfifo_a801:auto_generated|a_dpfifo_he01:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\|scfifo_a801:auto_generated\|a_dpfifo_he01:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[2\] " "Synthesized away node \"final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\|scfifo_a801:auto_generated\|a_dpfifo_he01:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/altsyncram_dqb1.tdf" 97 2 0 } } { "db/a_dpfifo_he01.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/a_dpfifo_he01.tdf" 45 2 0 } } { "db/scfifo_a801.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/scfifo_a801.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/final_project/submodules/burst_read_master.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/burst_read_master.v" 247 0 0 } } { "db/ip/final_project/submodules/custom_master.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/custom_master.v" 111 0 0 } } { "db/ip/final_project/final_project.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/final_project.v" 173 0 0 } } { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542752174499 "|mario_cv_game|final_project:nios_system|custom_master:master_template_0|burst_read_master:a_burst_read_master|scfifo:the_master_to_user_fifo|scfifo_a801:auto_generated|a_dpfifo_he01:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\|scfifo_a801:auto_generated\|a_dpfifo_he01:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[3\] " "Synthesized away node \"final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\|scfifo_a801:auto_generated\|a_dpfifo_he01:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/altsyncram_dqb1.tdf" 127 2 0 } } { "db/a_dpfifo_he01.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/a_dpfifo_he01.tdf" 45 2 0 } } { "db/scfifo_a801.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/scfifo_a801.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/final_project/submodules/burst_read_master.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/burst_read_master.v" 247 0 0 } } { "db/ip/final_project/submodules/custom_master.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/custom_master.v" 111 0 0 } } { "db/ip/final_project/final_project.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/final_project.v" 173 0 0 } } { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542752174499 "|mario_cv_game|final_project:nios_system|custom_master:master_template_0|burst_read_master:a_burst_read_master|scfifo:the_master_to_user_fifo|scfifo_a801:auto_generated|a_dpfifo_he01:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\|scfifo_a801:auto_generated\|a_dpfifo_he01:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[4\] " "Synthesized away node \"final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\|scfifo_a801:auto_generated\|a_dpfifo_he01:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/altsyncram_dqb1.tdf" 157 2 0 } } { "db/a_dpfifo_he01.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/a_dpfifo_he01.tdf" 45 2 0 } } { "db/scfifo_a801.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/scfifo_a801.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/final_project/submodules/burst_read_master.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/burst_read_master.v" 247 0 0 } } { "db/ip/final_project/submodules/custom_master.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/custom_master.v" 111 0 0 } } { "db/ip/final_project/final_project.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/final_project.v" 173 0 0 } } { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542752174499 "|mario_cv_game|final_project:nios_system|custom_master:master_template_0|burst_read_master:a_burst_read_master|scfifo:the_master_to_user_fifo|scfifo_a801:auto_generated|a_dpfifo_he01:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\|scfifo_a801:auto_generated\|a_dpfifo_he01:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[5\] " "Synthesized away node \"final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\|scfifo_a801:auto_generated\|a_dpfifo_he01:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/altsyncram_dqb1.tdf" 187 2 0 } } { "db/a_dpfifo_he01.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/a_dpfifo_he01.tdf" 45 2 0 } } { "db/scfifo_a801.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/scfifo_a801.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/final_project/submodules/burst_read_master.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/burst_read_master.v" 247 0 0 } } { "db/ip/final_project/submodules/custom_master.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/custom_master.v" 111 0 0 } } { "db/ip/final_project/final_project.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/final_project.v" 173 0 0 } } { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542752174499 "|mario_cv_game|final_project:nios_system|custom_master:master_template_0|burst_read_master:a_burst_read_master|scfifo:the_master_to_user_fifo|scfifo_a801:auto_generated|a_dpfifo_he01:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\|scfifo_a801:auto_generated\|a_dpfifo_he01:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[6\] " "Synthesized away node \"final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\|scfifo_a801:auto_generated\|a_dpfifo_he01:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/altsyncram_dqb1.tdf" 217 2 0 } } { "db/a_dpfifo_he01.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/a_dpfifo_he01.tdf" 45 2 0 } } { "db/scfifo_a801.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/scfifo_a801.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/final_project/submodules/burst_read_master.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/burst_read_master.v" 247 0 0 } } { "db/ip/final_project/submodules/custom_master.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/custom_master.v" 111 0 0 } } { "db/ip/final_project/final_project.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/final_project.v" 173 0 0 } } { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542752174499 "|mario_cv_game|final_project:nios_system|custom_master:master_template_0|burst_read_master:a_burst_read_master|scfifo:the_master_to_user_fifo|scfifo_a801:auto_generated|a_dpfifo_he01:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\|scfifo_a801:auto_generated\|a_dpfifo_he01:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[7\] " "Synthesized away node \"final_project:nios_system\|custom_master:master_template_0\|burst_read_master:a_burst_read_master\|scfifo:the_master_to_user_fifo\|scfifo_a801:auto_generated\|a_dpfifo_he01:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/altsyncram_dqb1.tdf" 247 2 0 } } { "db/a_dpfifo_he01.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/a_dpfifo_he01.tdf" 45 2 0 } } { "db/scfifo_a801.tdf" "" { Text "/home/joey/courses/ece385/final_project/db/scfifo_a801.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "db/ip/final_project/submodules/burst_read_master.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/burst_read_master.v" 247 0 0 } } { "db/ip/final_project/submodules/custom_master.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/custom_master.v" 111 0 0 } } { "db/ip/final_project/final_project.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/final_project.v" 173 0 0 } } { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 173 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542752174499 "|mario_cv_game|final_project:nios_system|custom_master:master_template_0|burst_read_master:a_burst_read_master|scfifo:the_master_to_user_fifo|scfifo_a801:auto_generated|a_dpfifo_he01:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1542752174499 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1542752174499 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"final_project:nios_system\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/final_project/submodules/altera_avalon_sc_fifo.v" "mem" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1542752176675 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1542752176675 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "OTG_INT 0 " "Ignored assignment(s) for \"OTG_INT\[0\]\" because \"OTG_INT\" is not a bus or array" {  } { { "system_verilog/mario_cv_game.sv" "OTG_INT" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 23 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542752179502 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "OTG_INT 1 " "Ignored assignment(s) for \"OTG_INT\[1\]\" because \"OTG_INT\" is not a bus or array" {  } { { "system_verilog/mario_cv_game.sv" "OTG_INT" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 23 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1542752179502 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1542752179582 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[0\] " "bidirectional pin \"OTG_DATA\[0\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1542752179706 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[1\] " "bidirectional pin \"OTG_DATA\[1\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1542752179706 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[2\] " "bidirectional pin \"OTG_DATA\[2\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1542752179706 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[3\] " "bidirectional pin \"OTG_DATA\[3\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1542752179706 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[4\] " "bidirectional pin \"OTG_DATA\[4\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1542752179706 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[5\] " "bidirectional pin \"OTG_DATA\[5\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1542752179706 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[6\] " "bidirectional pin \"OTG_DATA\[6\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1542752179706 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[7\] " "bidirectional pin \"OTG_DATA\[7\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1542752179706 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[8\] " "bidirectional pin \"OTG_DATA\[8\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1542752179706 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[9\] " "bidirectional pin \"OTG_DATA\[9\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1542752179706 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[10\] " "bidirectional pin \"OTG_DATA\[10\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1542752179706 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[11\] " "bidirectional pin \"OTG_DATA\[11\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1542752179706 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[12\] " "bidirectional pin \"OTG_DATA\[12\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1542752179706 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[13\] " "bidirectional pin \"OTG_DATA\[13\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1542752179706 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[14\] " "bidirectional pin \"OTG_DATA\[14\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1542752179706 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[15\] " "bidirectional pin \"OTG_DATA\[15\]\" has no driver" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1542752179706 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1542752179706 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/final_project/submodules/final_project_sdram.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_sdram.v" 442 -1 0 } } { "db/ip/final_project/submodules/final_project_sdram.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_sdram.v" 356 -1 0 } } { "db/ip/final_project/submodules/altera_reset_synchronizer.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/final_project/submodules/final_project_sdram.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/final_project/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "db/ip/final_project/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "db/ip/final_project/submodules/final_project_jtag_game_nios.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_jtag_game_nios.v" 398 -1 0 } } { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "db/ip/final_project/submodules/final_project_jtag_game_nios.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_jtag_game_nios.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/final_project/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "db/ip/final_project/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/altera_merlin_width_adapter.sv" 747 -1 0 } } { "db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "db/ip/final_project/submodules/final_project_pll.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_pll.v" 278 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1542752179745 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1542752179745 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] VCC " "Pin \"VGA_R\[0\]\" is stuck at VCC" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542752181950 "|mario_cv_game|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542752181950 "|mario_cv_game|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542752181950 "|mario_cv_game|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] VCC " "Pin \"VGA_R\[3\]\" is stuck at VCC" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542752181950 "|mario_cv_game|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] VCC " "Pin \"VGA_R\[4\]\" is stuck at VCC" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542752181950 "|mario_cv_game|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] VCC " "Pin \"VGA_R\[5\]\" is stuck at VCC" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542752181950 "|mario_cv_game|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542752181950 "|mario_cv_game|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542752181950 "|mario_cv_game|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] VCC " "Pin \"VGA_G\[0\]\" is stuck at VCC" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542752181950 "|mario_cv_game|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542752181950 "|mario_cv_game|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] VCC " "Pin \"VGA_G\[2\]\" is stuck at VCC" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542752181950 "|mario_cv_game|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] VCC " "Pin \"VGA_G\[3\]\" is stuck at VCC" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542752181950 "|mario_cv_game|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] VCC " "Pin \"VGA_G\[4\]\" is stuck at VCC" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542752181950 "|mario_cv_game|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] VCC " "Pin \"VGA_G\[5\]\" is stuck at VCC" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542752181950 "|mario_cv_game|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542752181950 "|mario_cv_game|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] VCC " "Pin \"VGA_G\[7\]\" is stuck at VCC" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542752181950 "|mario_cv_game|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] VCC " "Pin \"VGA_B\[0\]\" is stuck at VCC" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542752181950 "|mario_cv_game|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] VCC " "Pin \"VGA_B\[1\]\" is stuck at VCC" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542752181950 "|mario_cv_game|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] VCC " "Pin \"VGA_B\[2\]\" is stuck at VCC" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542752181950 "|mario_cv_game|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] VCC " "Pin \"VGA_B\[3\]\" is stuck at VCC" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542752181950 "|mario_cv_game|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] VCC " "Pin \"VGA_B\[4\]\" is stuck at VCC" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542752181950 "|mario_cv_game|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] VCC " "Pin \"VGA_B\[5\]\" is stuck at VCC" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542752181950 "|mario_cv_game|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] VCC " "Pin \"VGA_B\[6\]\" is stuck at VCC" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542752181950 "|mario_cv_game|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] VCC " "Pin \"VGA_B\[7\]\" is stuck at VCC" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542752181950 "|mario_cv_game|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542752181950 "|mario_cv_game|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542752181950 "|mario_cv_game|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542752181950 "|mario_cv_game|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Pin \"OTG_CS_N\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542752181950 "|mario_cv_game|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Pin \"OTG_RD_N\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542752181950 "|mario_cv_game|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WR_N GND " "Pin \"OTG_WR_N\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542752181950 "|mario_cv_game|OTG_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542752181950 "|mario_cv_game|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542752181950 "|mario_cv_game|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542752181950 "|mario_cv_game|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1542752181950 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752182301 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "367 " "367 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542752186100 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/joey/courses/ece385/final_project/output_files/mario_cv_game.map.smsg " "Generated suppressed messages file /home/joey/courses/ece385/final_project/output_files/mario_cv_game.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752186719 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542752188186 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542752188186 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "final_project:nios_system\|final_project_pll:pll\|final_project_pll_altpll_1qn2:sd1\|pll7 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"final_project:nios_system\|final_project_pll:pll\|final_project_pll_altpll_1qn2:sd1\|pll7\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/ip/final_project/submodules/final_project_pll.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_pll.v" 150 -1 0 } } { "db/ip/final_project/submodules/final_project_pll.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/submodules/final_project_pll.v" 300 0 0 } } { "db/ip/final_project/final_project.v" "" { Text "/home/joey/courses/ece385/final_project/db/ip/final_project/final_project.v" 228 0 0 } } { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 173 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1542752188398 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542752188679 "|mario_cv_game|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542752188679 "|mario_cv_game|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542752188679 "|mario_cv_game|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT " "No output dependent on input pin \"OTG_INT\"" {  } { { "system_verilog/mario_cv_game.sv" "" { Text "/home/joey/courses/ece385/final_project/system_verilog/mario_cv_game.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542752188679 "|mario_cv_game|OTG_INT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1542752188679 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6037 " "Implemented 6037 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542752188679 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542752188679 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1542752188679 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5804 " "Implemented 5804 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542752188679 ""} { "Info" "ICUT_CUT_TM_RAMS" "112 " "Implemented 112 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1542752188679 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1542752188679 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542752188679 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 105 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 105 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1382 " "Peak virtual memory: 1382 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542752188744 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 20 16:16:28 2018 " "Processing ended: Tue Nov 20 16:16:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542752188744 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542752188744 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:20 " "Total CPU time (on all processors): 00:02:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542752188744 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542752188744 ""}
