module top_module (
	input [2:0] a, 
	output reg [15:0] q
);

	always @(a) begin
		case(a)
			3'd0: q <= 16'b0100101101101010; // 4658
			3'd1: q <= 16'b1010110111000000; // 44768
			3'd2: q <= 16'b0010100010010100; // 10196
			3'd3: q <= 16'b0101101110101110; // 23054
			3'd4: q <= 16'b0010000100101010; // 8294
			3'd5: q <= 16'b0110010001011110; // 25806
			3'd6: q <= 16'b1100001111000110; // 50470
			3'd7: q <= 16'b0010110111101001; // 12057
		endcase
	end

endmodule
