python2 ./pr_flow.py optical_flow  



===========================================================================
prflow: version.2019.7 from IC group@Upenn
The scripts for benchmark  optical_flow will be generated.
We will reuse the previous overlay!
Subfunction implementation information:
Place and Route mode: noquick
	gradient_xyz_calc    -> page_X0Y3
	gradient_weight_y_1  -> page_X0Y6
	gradient_weight_y_2  -> page_X0Y5
	gradient_weight_y_3  -> page_X0Y4
	gradient_weight_x1   -> page_X1Y6
	gradient_weight_x2   -> page_X1Y5
	gradient_weight_x3   -> page_X1Y4
	outer_product1       -> page_X2Y5
	outer_product2       -> page_X3Y5
	tensor_weight_y1     -> page_X2Y4
	tensor_weight_y2     -> page_X3Y4
	tensor_weight_x1     -> page_X2Y3
	tensor_weight_x2     -> page_X3Y3
	flow_calc_1          -> page_X2Y2
	flow_calc_2          -> page_X3Y1
	output_fun           -> page_X2Y1
===========================================================================



maximum used wires for all the pages
X0Y0 [0, 0, 0, 0]
X0Y1 [0, 0, 0, 0]
X0Y2 [0, 0, 0, 0]
X0Y3 [0, 132, 0, 0]
X0Y4 [0, 66, 132, 130]
X0Y5 [0, 33, 66, 33]
X0Y6 [0, 0, 33, 33]
X1Y0 [0, 0, 0, 0]
X1Y1 [0, 0, 0, 0]
X1Y2 [0, 130, 0, 0]
X1Y3 [0, 129, 130, 129]
X1Y4 [130, 0, 129, 66]
X1Y5 [33, 0, 0, 66]
X1Y6 [33, 0, 0, 66]
X2Y0 [0, 0, 0, 0]
X2Y1 [0, 130, 0, 33]
X2Y2 [0, 323, 130, 162]
X2Y3 [129, 161, 323, 0]
X2Y4 [66, 162, 161, 33]
X2Y5 [66, 33, 162, 33]
X2Y6 [66, 0, 33, 33]
X3Y0 [0, 0, 0, 0]
X3Y1 [33, 322, 0, 0]
X3Y2 [162, 322, 322, 0]
X3Y3 [0, 161, 322, 0]
X3Y4 [33, 162, 161, 0]
X3Y5 [33, 33, 162, 0]
X3Y6 [33, 0, 33, 0]
cd workspace/F002_hls_optical_flow && ./main.sh

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 18:44:48 EDT 2021
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 18:44:48 EDT 2021
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 18:44:48 EDT 2021
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 18:44:48 EDT 2021
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_optical_flow'
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_optical_flow'
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_optical_flow'
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 18:44:48 EDT 2021
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 18:44:48 EDT 2021
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 18:44:48 EDT 2021
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 18:44:48 EDT 2021
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_optical_flow'
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 18:44:48 EDT 2021
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 18:44:48 EDT 2021
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 18:44:48 EDT 2021
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 18:44:48 EDT 2021
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 18:44:48 EDT 2021
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 18:44:48 EDT 2021
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 18:44:48 EDT 2021
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_optical_flow/output_fun_prj'.
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj'.
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 18:44:48 EDT 2021
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_optical_flow/tensor_weight_y2_prj'.
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_weight_y_3_prj'.
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_optical_flow/output_fun_prj/output_fun/output_fun.aps file found.
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/flow_calc_2.aps file found.
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_optical_flow/tensor_weight_y2_prj/tensor_weight_y2/tensor_weight_y2.aps file found.
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_weight_y_3_prj/gradient_weight_y_3/gradient_weight_y_3.aps file found.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/host/typedefs.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/host/typedefs.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/host/typedefs.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/host/typedefs.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/sdsoc/input_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/sdsoc/input_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/sdsoc/input_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/sdsoc/optical_flow.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/sdsoc/optical_flow.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/sdsoc/input_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/sdsoc/optical_flow.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_optical_flow/output_fun_prj/output_fun'.
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_optical_flow/tensor_weight_y2_prj/tensor_weight_y2'.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/sdsoc/optical_flow.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_weight_y_3_prj/gradient_weight_y_3'.
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2'.
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_optical_flow'
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_optical_flow'
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_optical_flow'
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_optical_flow'
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_optical_flow'
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_optical_flow'
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_optical_flow'
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_optical_flow'
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_optical_flow'
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_optical_flow'
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_optical_flow'
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product1_prj'.
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product2_prj'.
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_optical_flow/tensor_weight_x1_prj'.
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_weight_x1_prj'.
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_weight_x3_prj'.
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_optical_flow/tensor_weight_x2_prj'.
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_optical_flow'
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_weight_x2_prj'.
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj'.
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_weight_y_1_prj'.
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_weight_y_2_prj'.
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product1_prj/outer_product1/outer_product1.aps file found.
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product2_prj/outer_product2/outer_product2.aps file found.
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_optical_flow/tensor_weight_x1_prj/tensor_weight_x1/tensor_weight_x1.aps file found.
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_weight_x1_prj/gradient_weight_x1/gradient_weight_x1.aps file found.
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_weight_x3_prj/gradient_weight_x3/gradient_weight_x3.aps file found.
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_optical_flow/tensor_weight_x2_prj/tensor_weight_x2/tensor_weight_x2.aps file found.
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_weight_x2_prj/gradient_weight_x2/gradient_weight_x2.aps file found.
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/gradient_xyz_calc.aps file found.
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj'.
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_weight_y_1_prj/gradient_weight_y_1/gradient_weight_y_1.aps file found.
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_weight_y_2_prj/gradient_weight_y_2/gradient_weight_y_2.aps file found.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/host/typedefs.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/host/typedefs.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/host/typedefs.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/host/typedefs.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/host/typedefs.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/host/typedefs.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/host/typedefs.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/host/typedefs.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/host/typedefs.h' to the project
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_optical_flow/tensor_weight_y1_prj'.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/host/typedefs.h' to the project
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/flow_calc_1.aps file found.
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_optical_flow/tensor_weight_y1_prj/tensor_weight_y1/tensor_weight_y1.aps file found.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/host/typedefs.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/host/typedefs.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/sdsoc/input_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/sdsoc/input_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/sdsoc/input_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/sdsoc/input_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/sdsoc/input_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/sdsoc/input_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/sdsoc/input_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/sdsoc/input_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/sdsoc/input_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/sdsoc/input_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/sdsoc/optical_flow.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/sdsoc/optical_flow.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/sdsoc/optical_flow.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/sdsoc/optical_flow.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/sdsoc/optical_flow.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/sdsoc/optical_flow.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/sdsoc/optical_flow.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/sdsoc/optical_flow.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/sdsoc/optical_flow.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/sdsoc/optical_flow.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/sdsoc/input_data.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product2_prj/outer_product2'.
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_optical_flow/tensor_weight_x1_prj/tensor_weight_x1'.
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product1_prj/outer_product1'.
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_weight_x1_prj/gradient_weight_x1'.
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc'.
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_weight_x3_prj/gradient_weight_x3'.
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_optical_flow/tensor_weight_x2_prj/tensor_weight_x2'.
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_weight_x2_prj/gradient_weight_x2'.
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_weight_y_1_prj/gradient_weight_y_1'.
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_weight_y_2_prj/gradient_weight_y_2'.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/sdsoc/input_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/sdsoc/optical_flow.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/optical_flow/sdsoc/optical_flow.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_optical_flow/tensor_weight_y1_prj/tensor_weight_y1'.
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1'.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp' ... 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp' ... 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp' ... 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp' ... 
WARNING: [HLS 200-40] In file included from ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:1:
In file included from ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:1:
In file included from ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.h:12:
In file included from ../../input_files/hls_src/optical_flow/sdsoc/../hls/typedefs.h:21:
../../input_files/hls_src/optical_flow/sdsoc/../hls/./gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
../../input_files/hls_src/optical_flow/sdsoc/../hls/./gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
../../input_files/hls_src/optical_flow/sdsoc/../hls/./gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.\n
WARNING: [HLS 200-40] In file included from ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:1:
In file included from ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:1:
In file included from ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.h:12:
In file included from ../../input_files/hls_src/optical_flow/sdsoc/../hls/typedefs.h:21:
../../input_files/hls_src/optical_flow/sdsoc/../hls/./gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
../../input_files/hls_src/optical_flow/sdsoc/../hls/./gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
../../input_files/hls_src/optical_flow/sdsoc/../hls/./gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.\n
WARNING: [HLS 200-40] In file included from ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:1:
In file included from ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:1:
In file included from ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.h:12:
In file included from ../../input_files/hls_src/optical_flow/sdsoc/../hls/typedefs.h:21:
../../input_files/hls_src/optical_flow/sdsoc/../hls/./gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
../../input_files/hls_src/optical_flow/sdsoc/../hls/./gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
../../input_files/hls_src/optical_flow/sdsoc/../hls/./gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.\n
WARNING: [HLS 200-40] In file included from ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:1:
In file included from ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:1:
In file included from ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.h:12:
In file included from ../../input_files/hls_src/optical_flow/sdsoc/../hls/typedefs.h:21:
../../input_files/hls_src/optical_flow/sdsoc/../hls/./gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
../../input_files/hls_src/optical_flow/sdsoc/../hls/./gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
../../input_files/hls_src/optical_flow/sdsoc/../hls/./gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.\n
WARNING: [HLS 200-40] In file included from ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:1:
In file included from ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:1:
In file included from ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.h:12:
In file included from ../../input_files/hls_src/optical_flow/sdsoc/../hls/typedefs.h:21:
../../input_files/hls_src/optical_flow/sdsoc/../hls/./gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
../../input_files/hls_src/optical_flow/sdsoc/../hls/./gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
../../input_files/hls_src/optical_flow/sdsoc/../hls/./gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.\n
WARNING: [HLS 200-40] In file included from ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:1:
In file included from ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:1:
In file included from ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.h:12:
In file included from ../../input_files/hls_src/optical_flow/sdsoc/../hls/typedefs.h:21:
../../input_files/hls_src/optical_flow/sdsoc/../hls/./gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
../../input_files/hls_src/optical_flow/sdsoc/../hls/./gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
../../input_files/hls_src/optical_flow/sdsoc/../hls/./gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.\n
WARNING: [HLS 200-40] In file included from ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:1:
In file included from ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:1:
In file included from ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.h:12:
In file included from ../../input_files/hls_src/optical_flow/sdsoc/../hls/typedefs.h:21:
../../input_files/hls_src/optical_flow/sdsoc/../hls/./gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
../../input_files/hls_src/optical_flow/sdsoc/../hls/./gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
../../input_files/hls_src/optical_flow/sdsoc/../hls/./gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.\n
WARNING: [HLS 200-40] In file included from ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:1:
In file included from ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:1:
In file included from ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.h:12:
In file included from ../../input_files/hls_src/optical_flow/sdsoc/../hls/typedefs.h:21:
../../input_files/hls_src/optical_flow/sdsoc/../hls/./gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
../../input_files/hls_src/optical_flow/sdsoc/../hls/./gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
../../input_files/hls_src/optical_flow/sdsoc/../hls/./gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.\n
WARNING: [HLS 200-40] In file included from ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:1:
In file included from ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:1:
In file included from ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.h:12:
In file included from ../../input_files/hls_src/optical_flow/sdsoc/../hls/typedefs.h:21:
../../input_files/hls_src/optical_flow/sdsoc/../hls/./gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
../../input_files/hls_src/optical_flow/sdsoc/../hls/./gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
../../input_files/hls_src/optical_flow/sdsoc/../hls/./gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.\n
WARNING: [HLS 200-40] In file included from ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:1:
In file included from ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:1:
In file included from ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.h:12:
In file included from ../../input_files/hls_src/optical_flow/sdsoc/../hls/typedefs.h:21:
../../input_files/hls_src/optical_flow/sdsoc/../hls/./gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
../../input_files/hls_src/optical_flow/sdsoc/../hls/./gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
../../input_files/hls_src/optical_flow/sdsoc/../hls/./gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.\n
WARNING: [HLS 200-40] In file included from ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:1:
In file included from ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:1:
In file included from ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.h:12:
In file included from ../../input_files/hls_src/optical_flow/sdsoc/../hls/typedefs.h:21:
../../input_files/hls_src/optical_flow/sdsoc/../hls/./gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
../../input_files/hls_src/optical_flow/sdsoc/../hls/./gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
../../input_files/hls_src/optical_flow/sdsoc/../hls/./gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.\n
WARNING: [HLS 200-40] In file included from ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:1:
In file included from ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:1:
In file included from ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.h:12:
In file included from ../../input_files/hls_src/optical_flow/sdsoc/../hls/typedefs.h:21:
../../input_files/hls_src/optical_flow/sdsoc/../hls/./gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
../../input_files/hls_src/optical_flow/sdsoc/../hls/./gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
../../input_files/hls_src/optical_flow/sdsoc/../hls/./gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.\n
WARNING: [HLS 200-40] In file included from ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:1:
In file included from ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:1:
In file included from ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.h:12:
In file included from ../../input_files/hls_src/optical_flow/sdsoc/../hls/typedefs.h:21:
../../input_files/hls_src/optical_flow/sdsoc/../hls/./gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
../../input_files/hls_src/optical_flow/sdsoc/../hls/./gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
../../input_files/hls_src/optical_flow/sdsoc/../hls/./gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.\n
WARNING: [HLS 200-40] In file included from ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:1:
In file included from ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:1:
In file included from ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.h:12:
In file included from ../../input_files/hls_src/optical_flow/sdsoc/../hls/typedefs.h:21:
../../input_files/hls_src/optical_flow/sdsoc/../hls/./gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
../../input_files/hls_src/optical_flow/sdsoc/../hls/./gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
../../input_files/hls_src/optical_flow/sdsoc/../hls/./gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.\n
WARNING: [HLS 200-40] In file included from ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:1:
In file included from ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:1:
In file included from ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.h:12:
In file included from ../../input_files/hls_src/optical_flow/sdsoc/../hls/typedefs.h:21:
../../input_files/hls_src/optical_flow/sdsoc/../hls/./gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
../../input_files/hls_src/optical_flow/sdsoc/../hls/./gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
../../input_files/hls_src/optical_flow/sdsoc/../hls/./gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.\n
WARNING: [HLS 200-40] In file included from ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:1:
In file included from ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:1:
In file included from ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.h:12:
In file included from ../../input_files/hls_src/optical_flow/sdsoc/../hls/typedefs.h:21:
../../input_files/hls_src/optical_flow/sdsoc/../hls/./gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
../../input_files/hls_src/optical_flow/sdsoc/../hls/./gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
../../input_files/hls_src/optical_flow/sdsoc/../hls/./gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.\n
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:1825:3
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:1825:3
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:1825:3
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:1825:3
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:1825:3
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:1825:3
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:1825:3
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:1825:3
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:1825:3
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:1825:3
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:1825:3
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:1825:3
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:1825:3
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:1825:3
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:1825:3
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:1825:3
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 349.105 ; gain = 0.426 ; free physical = 104276 ; free virtual = 141822
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 349.105 ; gain = 0.426 ; free physical = 104274 ; free virtual = 141819
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 104302 ; free virtual = 141850
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 104306 ; free virtual = 141853
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 104358 ; free virtual = 141916
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 104399 ; free virtual = 141957
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 104516 ; free virtual = 142079
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 104509 ; free virtual = 142072
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 349.113 ; gain = 0.426 ; free physical = 104562 ; free virtual = 142125
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 349.113 ; gain = 0.426 ; free physical = 104549 ; free virtual = 142112
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 349.105 ; gain = 0.426 ; free physical = 104379 ; free virtual = 141959
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 349.105 ; gain = 0.426 ; free physical = 104374 ; free virtual = 141954
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 349.105 ; gain = 0.426 ; free physical = 104408 ; free virtual = 141994
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 349.105 ; gain = 0.426 ; free physical = 104413 ; free virtual = 141999
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 104423 ; free virtual = 142014
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 104419 ; free virtual = 142010
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 349.105 ; gain = 0.426 ; free physical = 104443 ; free virtual = 142038
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 349.105 ; gain = 0.426 ; free physical = 104443 ; free virtual = 142038
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 104451 ; free virtual = 142050
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 104449 ; free virtual = 142048
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 104482 ; free virtual = 142085
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 104479 ; free virtual = 142082
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 349.105 ; gain = 0.426 ; free physical = 104461 ; free virtual = 142073
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 349.105 ; gain = 0.426 ; free physical = 104460 ; free virtual = 142072
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 349.105 ; gain = 0.426 ; free physical = 104334 ; free virtual = 141956
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 349.105 ; gain = 0.426 ; free physical = 104331 ; free virtual = 141956
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 104161 ; free virtual = 141794
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 104158 ; free virtual = 141792
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 104206 ; free virtual = 141842
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 104204 ; free virtual = 141840
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 104115 ; free virtual = 141759
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 104113 ; free virtual = 141758
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:123) in function 'hls::Window<1, 3, tensor_half_t>::shift_pixels_left()' completely.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 479.000 ; gain = 130.316 ; free physical = 103984 ; free virtual = 141652
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:123) in function 'hls::Window<1, 7, gradient_t>::shift_pixels_left()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:123) in function 'hls::Window<1, 7, gradient_t>::shift_pixels_left()' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:123) in function 'hls::Window<1, 3, tensor_half_t>::shift_pixels_left()' completely.
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<96, 56, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'flow_calc_1' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:862).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<96, 56, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'flow_calc_1' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:862).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 479.000 ; gain = 130.316 ; free physical = 104094 ; free virtual = 141774
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 479.016 ; gain = 130.332 ; free physical = 104075 ; free virtual = 141762
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_fixed<17, 9, (ap_q_mode)5, (ap_o_mode)3, 0> >::shift_pixels_left' into 'gradient_xyz_calc' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:122).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_fixed<17, 9, (ap_q_mode)5, (ap_o_mode)3, 0> >::shift_pixels_left' into 'gradient_xyz_calc' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:115).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_fixed<17, 9, (ap_q_mode)5, (ap_o_mode)3, 0> >::insert_pixel' into 'gradient_xyz_calc' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:118).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_fixed<17, 9, (ap_q_mode)5, (ap_o_mode)3, 0> >::insert_pixel' into 'gradient_xyz_calc' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:123).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_fixed<17, 9, (ap_q_mode)5, (ap_o_mode)3, 0> >::insert_pixel' into 'gradient_xyz_calc' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:124).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_fixed<17, 9, (ap_q_mode)5, (ap_o_mode)3, 0> >::insert_pixel' into 'gradient_xyz_calc' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:125).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:123) in function 'hls::Window<1, 7, gradient_t>::shift_pixels_left()' completely.
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_fixed<17, 9, (ap_q_mode)5, (ap_o_mode)3, 0> >::insert_pixel' into 'gradient_xyz_calc' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:126).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_fixed<17, 9, (ap_q_mode)5, (ap_o_mode)3, 0> >::insert_pixel' into 'gradient_xyz_calc' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:127).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_fixed<17, 9, (ap_q_mode)5, (ap_o_mode)3, 0> >::getval' into 'gradient_xyz_calc' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:141).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_fixed<17, 9, (ap_q_mode)5, (ap_o_mode)3, 0> >::getval' into 'gradient_xyz_calc' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:140).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 479.078 ; gain = 130.398 ; free physical = 103921 ; free virtual = 141616
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-120] ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:857: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
WARNING: [SYNCHK 200-23] ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:862: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 479.016 ; gain = 130.332 ; free physical = 103986 ; free virtual = 141683
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 542.855 ; gain = 194.172 ; free physical = 103988 ; free virtual = 141692
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<96, 56, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'flow_calc_2' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:919).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<96, 56, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'flow_calc_2' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:919).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 478.977 ; gain = 130.293 ; free physical = 103953 ; free virtual = 141660
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 479.016 ; gain = 130.332 ; free physical = 103940 ; free virtual = 141650
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'FLOW_INNER' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:837) in function 'flow_calc_1' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:862) in function 'flow_calc_1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:862) in function 'flow_calc_1' completely.
INFO: [XFORM 203-102] Partitioning array 'tmp_tensor.val.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:839) automatically.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 479.000 ; gain = 130.316 ; free physical = 103907 ; free virtual = 141619
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 479.078 ; gain = 130.398 ; free physical = 103895 ; free virtual = 141608
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER_OUTER' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:550:4) in function 'outer_product2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 542.855 ; gain = 194.172 ; free physical = 103835 ; free virtual = 141557
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'outer_product2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'outer_product2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTER_OUTER_OUTER_INNER'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 74.5 seconds; current allocated memory: 177.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:876:7) to (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:836:43) in function 'flow_calc_1'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:862:25) to (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:864:8) in function 'flow_calc_1'... converting 13 basic blocks.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'GRAD_XY_INNER' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:45) in function 'gradient_xyz_calc' for pipelining.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 478.977 ; gain = 130.293 ; free physical = 103773 ; free virtual = 141498
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 177.249 MB.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:48) in function 'gradient_xyz_calc' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:101) in function 'gradient_xyz_calc' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:107) in function 'gradient_xyz_calc' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:123) in function 'gradient_xyz_calc' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4.1' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:125) in function 'gradient_xyz_calc' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:117) in function 'gradient_xyz_calc' completely.
INFO: [XFORM 203-11] Balancing expressions in function 'flow_calc_1' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:826)...3 expression(s) balanced.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.6' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:123) in function 'gradient_xyz_calc' completely.
WARNING: [SYNCHK 200-120] ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:914: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.6.1' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:125) in function 'gradient_xyz_calc' completely.
WARNING: [SYNCHK 200-23] ../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:919: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [XFORM 203-501] Unrolling loop 'GRAD_XY_XYGRAD' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:139) in function 'gradient_xyz_calc' completely.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'outer_product2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'outer_product2/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'outer_product2/Input_2_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'outer_product2/Input_3_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'outer_product2/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'outer_product2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'outer_product2'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 177.642 MB.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 479.016 ; gain = 130.332 ; free physical = 103754 ; free virtual = 141483
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 479.000 ; gain = 130.316 ; free physical = 103744 ; free virtual = 141476
INFO: [XFORM 203-101] Partitioning array 'buf.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'smallbuf.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.val.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'window.val.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:35) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 542.824 ; gain = 194.141 ; free physical = 103734 ; free virtual = 141472
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'buf.V.1' in function 'gradient_xyz_calc'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'buf.V.2' in function 'gradient_xyz_calc'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'buf.V.3' in function 'gradient_xyz_calc'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'buf.V.4' in function 'gradient_xyz_calc'.
INFO: [XFORM 203-541] Flattening a loop nest 'FLOW_OUTER' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:835:4) in function 'flow_calc_1'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'FLOW_INNER' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:894) in function 'flow_calc_2' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:919) in function 'flow_calc_2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:919) in function 'flow_calc_2' completely.
INFO: [XFORM 203-102] Partitioning array 'tmp_tensor.val.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:896) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:113:7) to (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:136:7) in function 'gradient_xyz_calc'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'gradient_xyz_calc' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:17)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 542.824 ; gain = 194.141 ; free physical = 103621 ; free virtual = 141364
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flow_calc_1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flow_calc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 542.965 ; gain = 194.285 ; free physical = 103573 ; free virtual = 141320
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 542.746 ; gain = 194.062 ; free physical = 103548 ; free virtual = 141297
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 542.855 ; gain = 194.172 ; free physical = 103509 ; free virtual = 141260
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:933:7) to (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:893:43) in function 'flow_calc_2'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:919:26) to (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:921:8) in function 'flow_calc_2'... converting 13 basic blocks.
INFO: [XFORM 203-541] Flattening a loop nest 'GRAD_XY_OUTER' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:43:4) in function 'gradient_xyz_calc'.
INFO: [XFORM 203-11] Balancing expressions in function 'flow_calc_2' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:883)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 542.855 ; gain = 194.172 ; free physical = 103504 ; free virtual = 141255
INFO: [SYSC 207-301] Generating SystemC RTL for outer_product2.
INFO: [VHDL 208-304] Generating VHDL RTL for outer_product2.
INFO: [VLOG 209-307] Generating Verilog RTL for outer_product2.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER_OUTER' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:502:4) in function 'outer_product1'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 542.824 ; gain = 194.141 ; free physical = 103480 ; free virtual = 141233
INFO: [SCHED 204-61] Pipelining loop 'FLOW_OUTER_FLOW_INNER'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 34.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 542.855 ; gain = 194.172 ; free physical = 103475 ; free virtual = 141229
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'outer_product1' ...
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'outer_product1' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 542.746 ; gain = 194.062 ; free physical = 103474 ; free virtual = 141229
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'output_fun' ...
INFO: [HLS 200-111]  Elapsed time: 75.25 seconds; current allocated memory: 180.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'output_fun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUT_CONVERT'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 542.965 ; gain = 194.285 ; free physical = 103469 ; free virtual = 141225
INFO: [SCHED 204-61] Pipelining loop 'OUTER_OUTER_OUTER_INNER'.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [HLS 200-10] Synthesizing 'gradient_xyz_calc' ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gradient_xyz_calc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-111]  Elapsed time: 75.35 seconds; current allocated memory: 176.213 MB.
INFO: [HLS 200-111]  Elapsed time: 75.25 seconds; current allocated memory: 177.033 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'FLOW_OUTER' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:892:4) in function 'flow_calc_2'.
WARNING: [HLS 200-433] Loop - OUT_CONVERT has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 177.202 MB.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 176.373 MB.
WARNING: [HLS 200-433] Loop - OUT_CONVERT has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'outer_product1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'outer_product1/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'outer_product1/Input_2_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'outer_product1/Input_3_V_V' to 'ap_hs'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'outer_product1/Output_1_V_V' to 'ap_hs'.
INFO: [HLS 200-10] -- Generating RTL for module 'output_fun' 
INFO: [RTGEN 206-500] Setting interface mode on function 'outer_product1' to 'ap_ctrl_hs'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'output_fun/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'output_fun/Input_2_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'output_fun/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'output_fun' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'outer_product1'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 177.585 MB.
INFO: [RTGEN 206-100] Finished creating RTL model for 'output_fun'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 176.698 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
WARNING: [HLS 200-433] Loop - OUT_CONVERT has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [SCHED 204-61] Pipelining loop 'GRAD_XY_OUTER_GRAD_XY_INNER'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [HLS 200-433] Loop - OUT_CONVERT has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-433] Loop - OUT_CONVERT has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-111]  Elapsed time: 75.52 seconds; current allocated memory: 180.437 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 542.824 ; gain = 194.141 ; free physical = 103466 ; free virtual = 141223
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flow_calc_2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flow_calc_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 181.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 181.283 MB.
INFO: [SCHED 204-61] Pipelining loop 'FLOW_OUTER_FLOW_INNER'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 34.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flow_calc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'flow_calc_1/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flow_calc_1/Input_2_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flow_calc_1/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'flow_calc_1' to 'ap_ctrl_hs'.
INFO: [HLS 200-111]  Elapsed time: 75.9 seconds; current allocated memory: 180.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gradient_xyz_calc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'gradient_xyz_calc/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gradient_xyz_calc/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gradient_xyz_calc/Output_2_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gradient_xyz_calc/Output_3_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'gradient_xyz_calc' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'gradient_xyz_calc_buf_V_1' to 'gradient_xyz_calcbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gradient_xyz_calc_buf_V_2' to 'gradient_xyz_calccud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gradient_xyz_calc_buf_V_3' to 'gradient_xyz_calcdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gradient_xyz_calc_buf_V_4' to 'gradient_xyz_calceOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'flow_calc_1_fdiv_32ns_32ns_32_16_1' to 'flow_calc_1_fdiv_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'flow_calc_1_uitofp_32ns_32_6_1' to 'flow_calc_1_uitofcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'flow_calc_1_fpext_32ns_64_1_1' to 'flow_calc_1_fpextdEe' due to the length limit 20
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 542.855 ; gain = 194.172 ; free physical = 103453 ; free virtual = 141214
INFO: [SYN 201-210] Renamed object name 'flow_calc_1_mul_67s_67s_134_3_1' to 'flow_calc_1_mul_6eOg' due to the length limit 20
INFO: [SYSC 207-301] Generating SystemC RTL for outer_product1.
INFO: [VHDL 208-304] Generating VHDL RTL for outer_product1.
INFO: [VLOG 209-307] Generating Verilog RTL for outer_product1.
INFO: [RTGEN 206-100] Finished creating RTL model for 'gradient_xyz_calc'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 182.825 MB.
INFO: [RTGEN 206-100] Generating core module 'flow_calc_1_fdiv_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'flow_calc_1_fpextdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'flow_calc_1_mul_6eOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'flow_calc_1_uitofcud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flow_calc_1'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 184.000 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 542.746 ; gain = 194.062 ; free physical = 103450 ; free virtual = 141211
INFO: [SYSC 207-301] Generating SystemC RTL for output_fun.
INFO: [VHDL 208-304] Generating VHDL RTL for output_fun.
INFO: [VLOG 209-307] Generating Verilog RTL for output_fun.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 181.486 MB.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flow_calc_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'flow_calc_2/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flow_calc_2/Input_2_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flow_calc_2/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'flow_calc_2' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'flow_calc_2_fdiv_32ns_32ns_32_16_1' to 'flow_calc_2_fdiv_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'flow_calc_2_uitofp_32ns_32_6_1' to 'flow_calc_2_uitofcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'flow_calc_2_fpext_32ns_64_1_1' to 'flow_calc_2_fpextdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'flow_calc_2_mul_67s_67s_134_3_1' to 'flow_calc_2_mul_6eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'flow_calc_2_fdiv_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'flow_calc_2_fpextdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'flow_calc_2_mul_6eOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'flow_calc_2_uitofcud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'flow_calc_2'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 183.998 MB.
INFO: [RTMG 210-278] Implementing memory 'gradient_xyz_calcbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'gradient_z_V_V_U(fifo_w32_d3072_A)' using Block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:13 ; elapsed = 00:01:17 . Memory (MB): peak = 604.887 ; gain = 256.207 ; free physical = 103367 ; free virtual = 141135
INFO: [SYSC 207-301] Generating SystemC RTL for gradient_xyz_calc.
INFO: [VHDL 208-304] Generating VHDL RTL for gradient_xyz_calc.
INFO: [VLOG 209-307] Generating Verilog RTL for gradient_xyz_calc.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [RTMG 210-282] Generating pipelined core: 'flow_calc_1_mul_6eOg_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'flow_calc_2_mul_6eOg_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 604.891 ; gain = 256.207 ; free physical = 103338 ; free virtual = 141109
INFO: [SYSC 207-301] Generating SystemC RTL for flow_calc_1.
INFO: [VHDL 208-304] Generating VHDL RTL for flow_calc_1.
INFO: [VLOG 209-307] Generating Verilog RTL for flow_calc_1.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 604.891 ; gain = 256.207 ; free physical = 103321 ; free virtual = 141093
INFO: [SYSC 207-301] Generating SystemC RTL for flow_calc_2.
INFO: [VHDL 208-304] Generating VHDL RTL for flow_calc_2.
INFO: [VLOG 209-307] Generating Verilog RTL for flow_calc_2.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:46:16 2021...
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:46:16 2021...
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:46:16 2021...
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [HLS 200-112] Total elapsed time: 89.51 seconds; peak allocated memory: 177.585 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 18:46:16 2021...
INFO: [HLS 200-112] Total elapsed time: 89.62 seconds; peak allocated memory: 176.698 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 18:46:16 2021...
INFO: [HLS 200-112] Total elapsed time: 89.66 seconds; peak allocated memory: 177.642 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 18:46:16 2021...
cd workspace/F003_syn_optical_flow && ./main.sh
/tmp/direct_wires/workspace/F003_syn_optical_flow
/tmp/direct_wires/workspace/F003_syn_optical_flow
/tmp/direct_wires/workspace/F003_syn_optical_flow
/tmp/direct_wires/workspace/F003_syn_optical_flow
/tmp/direct_wires/workspace/F003_syn_optical_flow
/tmp/direct_wires/workspace/F003_syn_optical_flow
/tmp/direct_wires/workspace/F003_syn_optical_flow
/tmp/direct_wires/workspace/F003_syn_optical_flow
/tmp/direct_wires/workspace/F003_syn_optical_flow
/tmp/direct_wires/workspace/F003_syn_optical_flow
/tmp/direct_wires/workspace/F003_syn_optical_flow
/tmp/direct_wires/workspace/F003_syn_optical_flow
/tmp/direct_wires/workspace/F003_syn_optical_flow
/tmp/direct_wires/workspace/F003_syn_optical_flow
/tmp/direct_wires/workspace/F003_syn_optical_flow
/tmp/direct_wires/workspace/F003_syn_optical_flow
/tmp/direct_wires/workspace/F003_syn_optical_flow
/tmp/direct_wires/workspace/F003_syn_optical_flow
/tmp/direct_wires/workspace/F003_syn_optical_flow
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:46:18 2021...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [HLS 200-112] Total elapsed time: 90.99 seconds; peak allocated memory: 182.825 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 18:46:18 2021...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'flow_calc_1_ap_fdiv_14_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [IP_Flow 19-4832] The IP name 'flow_calc_2_ap_fdiv_14_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
create_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1274.500 ; gain = 82.094 ; free physical = 102891 ; free virtual = 140663
create_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1274.504 ; gain = 82.094 ; free physical = 102889 ; free virtual = 140662
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'flow_calc_1_ap_fdiv_14_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'flow_calc_1_ap_fdiv_14_no_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'flow_calc_1_ap_fpext_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'flow_calc_2_ap_fdiv_14_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'flow_calc_2_ap_fdiv_14_no_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'flow_calc_2_ap_fpext_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'flow_calc_1_ap_fpext_0_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'flow_calc_1_ap_fpext_0_no_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'flow_calc_1_ap_uitofp_4_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'flow_calc_2_ap_fpext_0_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'flow_calc_2_ap_fpext_0_no_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'flow_calc_2_ap_uitofp_4_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'flow_calc_1_ap_uitofp_4_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'flow_calc_1_ap_uitofp_4_no_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'flow_calc_2_ap_uitofp_4_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'flow_calc_2_ap_uitofp_4_no_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:46:32 2021...
INFO: [HLS 200-112] Total elapsed time: 104.88 seconds; peak allocated memory: 184.000 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 18:46:32 2021...
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_optical_flow/tensor_weight_x1_prj/tensor_weight_x1/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty1111.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_tensor_weight_x1.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty1111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Command: synth_design -top pe_empty1111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30906 
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_optical_flow/outer_product1_prj/outer_product1/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty1111.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_outer_product1.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty1111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:46:32 2021...
Command: synth_design -top pe_empty1111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_optical_flow/gradient_weight_x1_prj/gradient_weight_x1/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty1011.v
INFO: Launching helper process for spawning children vivado processes
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_gradient_weight_x1.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty1011 -part xczu9eg-ffvb1156-2-e -mode out_of_context
INFO: [HLS 200-112] Total elapsed time: 105.42 seconds; peak allocated memory: 183.998 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 18:46:32 2021...
INFO: Helper process launched with PID 30950 
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_optical_flow/gradient_weight_y_2_prj/gradient_weight_y_2/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty0111.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_gradient_weight_y_2.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty0111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Command: synth_design -top pe_empty1011 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_optical_flow/tensor_weight_x2_prj/tensor_weight_x2/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty1110.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_tensor_weight_x2.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty1110 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Command: synth_design -top pe_empty0111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty0101.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_gradient_xyz_calc.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty0101 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Command: synth_design -top pe_empty1110 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Command: synth_design -top pe_empty0101 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30995 
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30997 
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_optical_flow/switchbox_prj/switchbox/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty1010.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_switchbox.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty1010 -part xczu9eg-ffvb1156-2-e -mode out_of_context
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Helper process launched with PID 31041 
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31059 
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog"
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set dir "../../F002_hls_optical_flow/output_fun_prj/output_fun/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
## set vivado_ver [version -short]
## set fpo_ver 7.1
# set_param general.maxThreads  8
## if {[regexp -nocase {2015\.1.*} $vivado_ver match]} {
##     set fpo_ver 7.0
## }
# add_files  -norecurse ./pe_empty0111.v
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name flow_calc_1_ap_uitofp_4_no_dsp_32
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_output_fun.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty0111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Command: synth_design -top pe_empty1010 -part xczu9eg-ffvb1156-2-e -mode out_of_context
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_optical_flow/switchbox_prj/switchbox/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty1011.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_switchbox.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty1011 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_optical_flow/gradient_weight_x2_prj/gradient_weight_x2/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# add_files  -norecurse ./pe_empty1111.v
# set dir "../../F002_hls_optical_flow/switchbox_prj/switchbox/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty1121.v
# set logFileId [open ./runLog_gradient_weight_x2.log "a"]
# set start_time [clock seconds]
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set_param general.maxThreads  8 
# synth_design -top pe_empty1111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
# set logFileId [open ./runLog_switchbox.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty1121 -part xczu9eg-ffvb1156-2-e -mode out_of_context
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_optical_flow/gradient_weight_y_1_prj/gradient_weight_y_1/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty0011.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_gradient_weight_y_1.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
Command: synth_design -top pe_empty0111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
# synth_design -top pe_empty0011 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
Command: synth_design -top pe_empty1011 -part xczu9eg-ffvb1156-2-e -mode out_of_context
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_optical_flow/gradient_weight_x3_prj/gradient_weight_x3/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty1111.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_gradient_weight_x3.log "a"]
# set start_time [clock seconds]
Starting synth_design
# set_param general.maxThreads  8 
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
# synth_design -top pe_empty1111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Command: synth_design -top pe_empty1111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Command: synth_design -top pe_empty1121 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Command: synth_design -top pe_empty0011 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Command: synth_design -top pe_empty1111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31141 
INFO: Helper process launched with PID 31143 
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_optical_flow/switchbox_prj/switchbox/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty1110.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_switchbox.log "a"]
INFO: Helper process launched with PID 31196 
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty1110 -part xczu9eg-ffvb1156-2-e -mode out_of_context
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31216 
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31228 
Command: synth_design -top pe_empty1110 -part xczu9eg-ffvb1156-2-e -mode out_of_context
INFO: Launching helper process for spawning children vivado processes
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: Helper process launched with PID 31253 
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31283 
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
## set vivado_ver [version -short]
## set fpo_ver 7.1
## if {[regexp -nocase {2015\.1.*} $vivado_ver match]} {
##     set fpo_ver 7.0
## }
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name flow_calc_2_ap_fdiv_14_no_dsp_32
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31310 
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_optical_flow/gradient_weight_y_3_prj/gradient_weight_y_3/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty0111.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_gradient_weight_y_3.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty0111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Command: synth_design -top pe_empty0111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_optical_flow/tensor_weight_y2_prj/tensor_weight_y2/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty1110.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_tensor_weight_y2.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty1110 -part xczu9eg-ffvb1156-2-e -mode out_of_context
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_optical_flow/tensor_weight_y1_prj/tensor_weight_y1/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty1111.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_tensor_weight_y1.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty1111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Command: synth_design -top pe_empty1110 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31510 
Command: synth_design -top pe_empty1111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31532 
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31551 
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_optical_flow/outer_product2_prj/outer_product2/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty1110.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_outer_product2.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty1110 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Command: synth_design -top pe_empty1110 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31664 
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<7, 1024, ap_fixed<32, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::shift_pixels_up' into 'gradient_weight_y_2' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:246).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<7, 1024, ap_fixed<32, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::shift_pixels_up' into 'gradient_weight_y_2' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:237).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<7, 1024, ap_fixed<32, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::insert_bottom_row' into 'gradient_weight_y_2' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:249).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<7, 1024, ap_fixed<32, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::insert_bottom_row' into 'gradient_weight_y_2' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:242).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<7, 1024, ap_fixed<32, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::getval' into 'gradient_weight_y_2' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:259).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:44 ; elapsed = 00:01:48 . Memory (MB): peak = 479.039 ; gain = 130.355 ; free physical = 98139 ; free virtual = 135961
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<7, 1024, ap_fixed<32, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::shift_pixels_up' into 'gradient_weight_y_3' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:302).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<7, 1024, ap_fixed<32, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::shift_pixels_up' into 'gradient_weight_y_3' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:293).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<7, 1024, ap_fixed<32, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::insert_bottom_row' into 'gradient_weight_y_3' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:305).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<7, 1024, ap_fixed<32, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::insert_bottom_row' into 'gradient_weight_y_3' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:298).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<7, 1024, ap_fixed<32, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::getval' into 'gradient_weight_y_3' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:315).
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:44 ; elapsed = 00:01:48 . Memory (MB): peak = 479.039 ; gain = 130.355 ; free physical = 98064 ; free virtual = 135888
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:45 ; elapsed = 00:01:49 . Memory (MB): peak = 479.039 ; gain = 130.355 ; free physical = 97829 ; free virtual = 135660
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:45 ; elapsed = 00:01:49 . Memory (MB): peak = 479.039 ; gain = 130.355 ; free physical = 97721 ; free virtual = 135556
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'GRAD_WEIGHT_Y_INNER' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:231) in function 'gradient_weight_y_2' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:727) in function 'gradient_weight_y_2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:727) in function 'gradient_weight_y_2' completely.
INFO: [XFORM 203-501] Unrolling loop 'GRAD_WEIGHT_Y_ACC' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:258) in function 'gradient_weight_y_2' completely.
INFO: [XFORM 203-101] Partitioning array 'buf.val.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:225) in dimension 1 completely.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'GRAD_WEIGHT_Y_INNER' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:287) in function 'gradient_weight_y_3' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:727) in function 'gradient_weight_y_3' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:727) in function 'gradient_weight_y_3' completely.
INFO: [XFORM 203-501] Unrolling loop 'GRAD_WEIGHT_Y_ACC' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:314) in function 'gradient_weight_y_3' completely.
INFO: [XFORM 203-101] Partitioning array 'buf.val.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:281) in dimension 1 completely.
WARNING: [IP_Flow 19-4832] The IP name 'flow_calc_1_ap_uitofp_4_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:45 ; elapsed = 00:01:50 . Memory (MB): peak = 542.949 ; gain = 194.266 ; free physical = 97414 ; free virtual = 135255
WARNING: [IP_Flow 19-4832] The IP name 'flow_calc_2_ap_fdiv_14_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:46 ; elapsed = 00:01:50 . Memory (MB): peak = 542.953 ; gain = 194.270 ; free physical = 97369 ; free virtual = 135213
INFO: [XFORM 203-541] Flattening a loop nest 'GRAD_WEIGHT_Y_OUTER' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:229:4) in function 'gradient_weight_y_2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.val[2].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:225).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.val[3].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:225).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.val[4].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:225).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.val[5].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:225).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.val[6].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:225).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.val[1].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:225).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.val[0].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:225).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buf.val[2].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:225).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buf.val[3].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:225).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buf.val[4].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:225).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buf.val[5].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:225).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buf.val[6].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:225).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buf.val[1].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:225).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buf.val[0].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:225).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.val[2].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:225).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.val[3].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:225).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.val[4].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:225).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.val[5].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:225).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.val[6].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:225).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.val[1].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:225).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.val[0].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:225).
INFO: [XFORM 203-541] Flattening a loop nest 'GRAD_WEIGHT_Y_OUTER' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:285:4) in function 'gradient_weight_y_3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.val[0].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:281).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.val[1].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:281).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.val[2].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:281).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.val[3].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:281).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.val[4].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:281).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.val[5].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:281).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.val[6].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:281).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buf.val[0].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:281).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buf.val[1].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:281).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buf.val[2].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:281).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buf.val[3].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:281).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buf.val[4].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:281).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buf.val[5].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:281).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buf.val[6].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:281).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.val[0].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:281).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.val[1].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:281).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.val[2].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:281).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.val[3].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:281).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.val[4].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:281).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.val[5].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:281).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.val[6].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:281).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:46 ; elapsed = 00:01:50 . Memory (MB): peak = 542.949 ; gain = 194.266 ; free physical = 97282 ; free virtual = 135127
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'gradient_weight_y_2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gradient_weight_y_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1292.070 ; gain = 89.000 ; free physical = 97265 ; free virtual = 135109
---------------------------------------------------------------------------------
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:46 ; elapsed = 00:01:50 . Memory (MB): peak = 542.953 ; gain = 194.270 ; free physical = 97262 ; free virtual = 135108
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'gradient_weight_y_3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gradient_weight_y_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 110.49 seconds; current allocated memory: 177.953 MB.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1292.074 ; gain = 89.000 ; free physical = 97230 ; free virtual = 135075
---------------------------------------------------------------------------------
INFO: [SCHED 204-61] Pipelining loop 'GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1292.062 ; gain = 89.000 ; free physical = 97223 ; free virtual = 135069
---------------------------------------------------------------------------------
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 110.51 seconds; current allocated memory: 177.952 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<7, 1024, ap_fixed<32, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::shift_pixels_up' into 'gradient_weight_y_1' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:191).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<7, 1024, ap_fixed<32, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::shift_pixels_up' into 'gradient_weight_y_1' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:181).
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<7, 1024, ap_fixed<32, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::insert_bottom_row' into 'gradient_weight_y_1' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:194).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<7, 1024, ap_fixed<32, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::insert_bottom_row' into 'gradient_weight_y_1' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:187).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<7, 1024, ap_fixed<32, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::getval' into 'gradient_weight_y_1' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:205).
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 178.394 MB.
INFO: [BIND 205-101] Binding ...
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1292.066 ; gain = 89.000 ; free physical = 97181 ; free virtual = 135026
---------------------------------------------------------------------------------
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 178.393 MB.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:47 ; elapsed = 00:01:51 . Memory (MB): peak = 479.039 ; gain = 130.355 ; free physical = 97166 ; free virtual = 135013
INFO: [HLS 200-10] Checking synthesizability ...
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1293.070 ; gain = 89.000 ; free physical = 97160 ; free virtual = 135007
---------------------------------------------------------------------------------
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gradient_weight_y_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
---------------------------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'gradient_weight_y_2/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gradient_weight_y_2/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'gradient_weight_y_2' to 'ap_ctrl_hs'.
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.070 ; gain = 89.000 ; free physical = 97118 ; free virtual = 134966
---------------------------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'gradient_weight_y_2_buf_val_0_V' to 'gradient_weight_ybkb' due to the length limit 20
---------------------------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'gradient_weight_y_2_buf_val_1_V' to 'gradient_weight_ycud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gradient_weight_y_2_buf_val_2_V' to 'gradient_weight_ydEe' due to the length limit 20
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1292.070 ; gain = 89.000 ; free physical = 97110 ; free virtual = 134958
INFO: [SYN 201-210] Renamed object name 'gradient_weight_y_2_buf_val_3_V' to 'gradient_weight_yeOg' due to the length limit 20
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'gradient_weight_y_2_buf_val_4_V' to 'gradient_weight_yfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gradient_weight_y_2_buf_val_5_V' to 'gradient_weight_yg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gradient_weight_y_2_buf_val_6_V' to 'gradient_weight_yhbi' due to the length limit 20
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1292.066 ; gain = 89.000 ; free physical = 97107 ; free virtual = 134956
---------------------------------------------------------------------------------
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gradient_weight_y_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'gradient_weight_y_3/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gradient_weight_y_3/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'gradient_weight_y_3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'gradient_weight_y_3_buf_val_0_V' to 'gradient_weight_ybkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gradient_weight_y_3_buf_val_1_V' to 'gradient_weight_ycud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gradient_weight_y_3_buf_val_2_V' to 'gradient_weight_ydEe' due to the length limit 20
---------------------------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'gradient_weight_y_3_buf_val_3_V' to 'gradient_weight_yeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gradient_weight_y_3_buf_val_4_V' to 'gradient_weight_yfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gradient_weight_y_3_buf_val_5_V' to 'gradient_weight_yg8j' due to the length limit 20
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1292.070 ; gain = 89.000 ; free physical = 97088 ; free virtual = 134937
---------------------------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'gradient_weight_y_3_buf_val_6_V' to 'gradient_weight_yhbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'gradient_weight_y_2'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 179.381 MB.
INFO: [RTGEN 206-100] Finished creating RTL model for 'gradient_weight_y_3'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 179.379 MB.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1293.062 ; gain = 89.000 ; free physical = 97033 ; free virtual = 134884
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1293.070 ; gain = 89.000 ; free physical = 96992 ; free virtual = 134843
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1292.066 ; gain = 89.000 ; free physical = 96991 ; free virtual = 134842
---------------------------------------------------------------------------------
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:47 ; elapsed = 00:01:51 . Memory (MB): peak = 479.039 ; gain = 130.355 ; free physical = 96968 ; free virtual = 134821
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1292.066 ; gain = 89.000 ; free physical = 96951 ; free virtual = 134807
---------------------------------------------------------------------------------
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'GRAD_WEIGHT_Y_INNER' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:175) in function 'gradient_weight_y_1' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:727) in function 'gradient_weight_y_1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:727) in function 'gradient_weight_y_1' completely.
INFO: [XFORM 203-501] Unrolling loop 'GRAD_WEIGHT_Y_ACC' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:204) in function 'gradient_weight_y_1' completely.
INFO: [XFORM 203-101] Partitioning array 'buf.val.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:169) in dimension 1 completely.
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1293.066 ; gain = 89.000 ; free physical = 96776 ; free virtual = 134631
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1293.070 ; gain = 89.000 ; free physical = 96771 ; free virtual = 134626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1293.070 ; gain = 89.000 ; free physical = 96726 ; free virtual = 134584
---------------------------------------------------------------------------------
create_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1271.492 ; gain = 81.094 ; free physical = 96680 ; free virtual = 134537
## set_property -dict [list CONFIG.a_precision_type Custom \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Both \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 64 \
##                           CONFIG.c_a_fraction_width 0 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 4 \
##                           CONFIG.c_mult_usage No_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name flow_calc_1_ap_uitofp_4_no_dsp_32 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Fixed_to_Float \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips flow_calc_1_ap_uitofp_4_no_dsp_32] -quiet
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pe_empty1121' [/tmp/direct_wires/workspace/F003_syn_optical_flow/X1Y3/pe_empty1121.v:1]
	Parameter AXIS_WIDTH bound to: 128 - type: integer 
	Parameter EAST_WIDTH bound to: 130 - type: integer 
	Parameter WEST_WIDTH bound to: 34 - type: integer 
	Parameter NORTH_WIDTH bound to: 130 - type: integer 
	Parameter SOUTH_WIDTH bound to: 130 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RelayStation' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
	Parameter PAYLOAD_BITS bound to: 128 - type: integer 
	Parameter EMPTY bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter FULL bound to: 2'b10 
	Parameter ERR bound to: 2'b11 
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1293.066 ; gain = 89.000 ; free physical = 96664 ; free virtual = 134521
---------------------------------------------------------------------------------
INFO: [Synth 8-6155] done synthesizing module 'RelayStation' (1#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
INFO: [Synth 8-6155] done synthesizing module 'pe_empty1121' (2#1) [/tmp/direct_wires/workspace/F003_syn_optical_flow/X1Y3/pe_empty1121.v:1]
create_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1270.504 ; gain = 81.094 ; free physical = 96628 ; free virtual = 134485
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Both \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 14 \
##                           CONFIG.c_mult_usage No_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name flow_calc_2_ap_fdiv_14_no_dsp_32 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Divide \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips flow_calc_2_ap_fdiv_14_no_dsp_32] -quiet
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[33] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[32] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[31] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[30] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[29] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[28] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[27] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[26] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[25] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[24] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[23] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[22] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[21] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[20] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[19] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[18] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[17] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[16] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[15] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[14] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[13] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[12] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[11] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[10] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[9] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[8] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[7] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[6] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[5] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[4] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[3] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[2] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[1] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[0] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[129] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[128] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[127] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[126] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[125] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[124] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[123] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[122] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[121] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[120] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[119] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[118] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[117] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[116] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[115] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[114] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[113] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[112] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[111] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[110] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[109] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[108] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[107] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[106] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[105] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[104] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[103] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[102] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[101] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[100] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[99] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[98] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[97] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[96] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[95] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[94] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[93] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[92] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[91] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[90] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[89] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[88] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[87] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[86] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[85] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[84] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[83] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[82] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[81] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[80] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[79] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[78] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[77] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[76] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[75] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[74] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[73] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[72] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[71] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[70] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[69] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[68] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[67] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[66] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[65] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_east[64] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port ap_start
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[33]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[32]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[31]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[30]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[29]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[28]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[27]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[26]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[25]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[24]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[23]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[22]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[21]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[20]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[19]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[18]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[17]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[16]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[15]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[14]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[13]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[12]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[11]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[10]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[9]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[8]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[7]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[6]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[5]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[4]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[3]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[2]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[1]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[0]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_east[129]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[129]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[128]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[127]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[126]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[125]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[124]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[123]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[122]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[121]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[120]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[119]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[118]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[117]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[116]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[115]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[114]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[113]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[112]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[111]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[110]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[109]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[108]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[107]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[106]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[105]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[104]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[103]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[102]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[101]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[100]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[99]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[98]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[97]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[96]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[95]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[94]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[93]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[92]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[91]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[90]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[89]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[88]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[87]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[86]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[85]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[84]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[83]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[82]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[81]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[80]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[79]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[78]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[77]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[76]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[75]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[74]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[73]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[72]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[71]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[70]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[69]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[68]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[67]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[66]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'pe_empty1111' [/tmp/direct_wires/workspace/F003_syn_optical_flow/X2Y3/pe_empty1111.v:1]
	Parameter EAST_WIDTH bound to: 131 - type: integer 
	Parameter WEST_WIDTH bound to: 130 - type: integer 
	Parameter NORTH_WIDTH bound to: 167 - type: integer 
	Parameter SOUTH_WIDTH bound to: 324 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RelayStation' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
	Parameter PAYLOAD_BITS bound to: 128 - type: integer 
	Parameter EMPTY bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter FULL bound to: 2'b10 
	Parameter ERR bound to: 2'b11 
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:48 ; elapsed = 00:01:52 . Memory (MB): peak = 542.953 ; gain = 194.270 ; free physical = 96607 ; free virtual = 134468
INFO: [Synth 8-6155] done synthesizing module 'RelayStation' (1#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 160 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 160 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
---------------------------------------------------------------------------------	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 

	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 160 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1336.691 ; gain = 133.625 ; free physical = 96598 ; free virtual = 134460
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
---------------------------------------------------------------------------------
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 160 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 160 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 20480 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 20480 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 160 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 160 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 160 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 160 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 160 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 160 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 160 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 160 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 160 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
INFO: [Synth 8-6157] synthesizing module 'pe_empty1011' [/tmp/direct_wires/workspace/F003_syn_optical_flow/X2Y6/pe_empty1011.v:1]
	Parameter EAST_WIDTH bound to: 130 - type: integer 
	Parameter WEST_WIDTH bound to: 164 - type: integer 
	Parameter NORTH_WIDTH bound to: 32 - type: integer 
	Parameter SOUTH_WIDTH bound to: 66 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RelayStation' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter EMPTY bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter FULL bound to: 2'b10 
	Parameter ERR bound to: 2'b11 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'RelayStation' (1#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
INFO: [Synth 8-6157] synthesizing module 'pe_empty1010' [/tmp/direct_wires/workspace/F003_syn_optical_flow/X3Y6/pe_empty1010.v:1]
	Parameter EAST_WIDTH bound to: 32 - type: integer 
	Parameter WEST_WIDTH bound to: 130 - type: integer 
	Parameter NORTH_WIDTH bound to: 32 - type: integer 
	Parameter SOUTH_WIDTH bound to: 130 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RelayStation' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter EMPTY bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter FULL bound to: 2'b10 
	Parameter ERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'pe_empty1011' (2#1) [/tmp/direct_wires/workspace/F003_syn_optical_flow/X2Y6/pe_empty1011.v:1]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RelayStation' (1#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pe_empty1010' (2#1) [/tmp/direct_wires/workspace/F003_syn_optical_flow/X3Y6/pe_empty1010.v:1]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pe_empty1111' [/tmp/direct_wires/workspace/F003_syn_optical_flow/X2Y4/pe_empty1111.v:1]
	Parameter EAST_WIDTH bound to: 130 - type: integer 
	Parameter WEST_WIDTH bound to: 68 - type: integer 
	Parameter NORTH_WIDTH bound to: 200 - type: integer 
	Parameter SOUTH_WIDTH bound to: 167 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RelayStation' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter EMPTY bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter FULL bound to: 2'b10 
	Parameter ERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'RelayStation' (1#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 160 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 160 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 160 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 160 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 160 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 20480 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 20480 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 160 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 160 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 160 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 160 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 160 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 160 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 160 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 160 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 160 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [XFORM 203-541] Flattening a loop nest 'GRAD_WEIGHT_Y_OUTER' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:173:4) in function 'gradient_weight_y_1'.
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (7#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (8#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1294.062 ; gain = 90.000 ; free physical = 96575 ; free virtual = 134436
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[129] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[128] driven by constant 0
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[127] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[126] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[125] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[124] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[123] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[122] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[121] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[120] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[119] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[118] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[117] driven by constant 0
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[116] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[115] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[114] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[113] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[112] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[111] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[110] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[109] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[108] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[107] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[106] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[105] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[104] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[103] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[102] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[101] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[100] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[99] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[98] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[97] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[96] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[95] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[94] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[93] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[92] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[91] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[90] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[89] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[88] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[87] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[86] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[85] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[84] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[83] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[82] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[81] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[80] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[79] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[78] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[77] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[76] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[75] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[74] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[73] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[72] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[71] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[70] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[69] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[68] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[67] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[66] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[65] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[64] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[63] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[62] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[61] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[60] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[59] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[58] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[57] driven by constant 0
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.val[0].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:169).
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[56] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[55] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[54] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[53] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[52] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[51] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[50] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[49] driven by constant 0
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.val[4].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:169).
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[48] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[47] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[46] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[45] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[44] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[43] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[42] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[41] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[40] driven by constant 0
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.val[5].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:169).
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[39] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[38] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[37] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[36] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[35] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[34] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[33] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_west[163] driven by constant 0
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.val[6].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:169).
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_west[162] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_west[161] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.val[1].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:169).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.val[3].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:169).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.val[2].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:169).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buf.val[0].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:169).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buf.val[4].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:169).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buf.val[5].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:169).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buf.val[6].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:169).
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[129] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[128] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[127] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[126] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[125] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[124] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[123] driven by constant 0
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buf.val[1].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:169).
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[122] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[121] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[120] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[119] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[118] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[117] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[116] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[115] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[114] driven by constant 0
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buf.val[3].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:169).
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[113] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[112] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[111] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[110] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[109] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[108] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[107] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[106] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[105] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[104] driven by constant 0
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buf.val[2].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:169).
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[103] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[102] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[101] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[100] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[99] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[98] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[97] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[96] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[95] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[94] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[93] driven by constant 0
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.val[0].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:169).
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[92] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[91] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[90] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[89] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[88] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[87] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[86] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[85] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[84] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[83] driven by constant 0
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.val[4].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:169).
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[82] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[81] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[80] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[79] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[78] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[77] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[76] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[75] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[74] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[73] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[72] driven by constant 0
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.val[5].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:169).
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[71] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[70] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port ap_start
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[69] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[129]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[68] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[128]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[127]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[67] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[126]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[66] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[125]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[65] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[124]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[123]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[64] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[122]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[63] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[121]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[120]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[62] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[119]
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.val[6].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:169).
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[61] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[118]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[117]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[60] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[116]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[59] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[115]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[114]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[58] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[113]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[57] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[112]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[111]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[56] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[110]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[55] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[109]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[108]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[54] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[107]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[53] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[106]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[105]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[52] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[104]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[51] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[103]
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.val[1].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:169).
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[102]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[50] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[101]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[49] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[100]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[99]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[48] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[98]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[47] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[97]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[96]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[46] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[95]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[45] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[94]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[93]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[44] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[92]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[43] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[91]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[90]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[42] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[89]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[41] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[88]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[87]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[40] driven by constant 0
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.val[3].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:169).
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[86]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[39] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[85]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[84]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[38] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[83]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[37] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[82]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[36] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[81]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[80]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[35] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[79]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[34] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[78]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[77]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[33] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[76]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[32] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[75]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[74]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[31] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[73]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[30] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[72]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[71]
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.val[2].V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:169).
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[70]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[69]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[68]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[67]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[66]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[65]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[64]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[63]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[62]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[61]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[60]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[59]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[58]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[57]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[56]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[55]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[54]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[53]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[52]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[51]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[50]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[49]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[48]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[47]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[46]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[45]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[44]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[43]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[42]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[41]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[40]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[39]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[38]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[37]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[36]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[35]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[34]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[33]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[32]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[31]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (7#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port ap_start
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[129]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[128]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[127]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[126]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[125]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[124]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[123]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[122]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[121]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[120]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[119]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[118]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[117]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[116]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[115]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[114]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[113]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[112]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[111]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[110]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[109]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[108]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[107]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[106]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[105]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[104]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[103]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[102]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[101]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[100]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[99]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[98]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[97]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[96]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[95]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[94]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[93]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[92]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[91]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[90]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[89]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[88]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[87]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[86]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[85]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[84]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[83]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[82]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[81]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[80]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[79]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[78]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[77]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[76]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[75]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[74]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[73]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[72]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[71]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[70]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[69]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[68]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[67]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[66]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[65]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[64]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[63]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[62]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[61]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[60]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[59]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[58]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[57]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[56]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[55]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[54]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[53]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[52]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[51]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[50]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[49]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[48]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[47]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[46]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[45]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[44]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[43]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[42]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[41]
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (8#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[40]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[39]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[38]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[37]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[36]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[35]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[34]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[33]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_south[129]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_south[128]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [RTMG 210-278] Implementing memory 'gradient_weight_ybkb_ram (RAM)' using block RAMs.
INFO: [Synth 8-6157] synthesizing module 'pe_empty0011' [/tmp/direct_wires/workspace/F003_syn_optical_flow/X0Y6/pe_empty0011.v:1]
	Parameter EAST_WIDTH bound to: 164 - type: integer 
	Parameter WEST_WIDTH bound to: 32 - type: integer 
	Parameter NORTH_WIDTH bound to: 32 - type: integer 
	Parameter SOUTH_WIDTH bound to: 34 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4096 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
---------------------------------------------------------------------------------
INFO: [RTMG 210-278] Implementing memory 'gradient_weight_ycud_ram (RAM)' using block RAMs.
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1336.699 ; gain = 133.625 ; free physical = 96615 ; free virtual = 134478
INFO: [RTMG 210-278] Implementing memory 'gradient_weight_ybkb_ram (RAM)' using block RAMs.
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1336.688 ; gain = 133.625 ; free physical = 96618 ; free virtual = 134481
---------------------------------------------------------------------------------
INFO: [RTMG 210-278] Implementing memory 'gradient_weight_ycud_ram (RAM)' using block RAMs.
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (1#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1336.695 ; gain = 133.625 ; free physical = 96674 ; free virtual = 134537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1337.688 ; gain = 133.625 ; free physical = 96674 ; free virtual = 134537
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
RTL Elaboration failed
30 Infos, 75 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 75 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:46:39 2021...
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1336.691 ; gain = 133.625 ; free physical = 96698 ; free virtual = 134561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:46:39 2021...
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1336.691 ; gain = 133.625 ; free physical = 96698 ; free virtual = 134562
---------------------------------------------------------------------------------
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:48 ; elapsed = 00:01:53 . Memory (MB): peak = 542.953 ; gain = 194.270 ; free physical = 96698 ; free virtual = 134562
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [HLS 200-10] Synthesizing 'gradient_weight_y_1' ...
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [HLS 200-42] -- Implementing module 'gradient_weight_y_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (7#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Synth 8-6157] synthesizing module 'pe_empty0111' [/tmp/direct_wires/workspace/F003_syn_optical_flow/X0Y5/pe_empty0111.v:1]
	Parameter EAST_WIDTH bound to: 260 - type: integer 
	Parameter WEST_WIDTH bound to: 32 - type: integer 
	Parameter NORTH_WIDTH bound to: 34 - type: integer 
	Parameter SOUTH_WIDTH bound to: 164 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RelayStation' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter EMPTY bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter FULL bound to: 2'b10 
	Parameter ERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'RelayStation' (1#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4096 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1336.691 ; gain = 133.625 ; free physical = 97323 ; free virtual = 135187
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 75 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
## set_property generate_synth_checkpoint false [get_files flow_calc_2_ap_fdiv_14_no_dsp_32.xci]
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:46:40 2021...
## generate_target {synthesis simulation} [get_files flow_calc_2_ap_fdiv_14_no_dsp_32.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'flow_calc_2_ap_fdiv_14_no_dsp_32'...
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'flow_calc_2_ap_fdiv_14_no_dsp_32'...
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'pe_empty0101' [/tmp/direct_wires/workspace/F003_syn_optical_flow/X0Y3/pe_empty0101.v:1]
	Parameter EAST_WIDTH bound to: 34 - type: integer 
	Parameter WEST_WIDTH bound to: 32 - type: integer 
	Parameter NORTH_WIDTH bound to: 164 - type: integer 
	Parameter SOUTH_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 128 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [SCHED 204-61] Pipelining loop 'GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER'.
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 16384 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
## set vivado_ver [version -short]
## set fpo_ver 7.1
## if {[regexp -nocase {2015\.1.*} $vivado_ver match]} {
##     set fpo_ver 7.0
## }
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name flow_calc_2_ap_uitofp_4_no_dsp_32
WARNING: [IP_Flow 19-4832] The IP name 'flow_calc_2_ap_uitofp_4_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 128 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 128 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 128 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
INFO: [SCHED 204-11] Finished scheduling.
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
INFO: [HLS 200-111]  Elapsed time: 112.82 seconds; current allocated memory: 177.962 MB.
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (7#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6157] synthesizing module 'pe_empty1111' [/tmp/direct_wires/workspace/F003_syn_optical_flow/X2Y5/pe_empty1111.v:1]
	Parameter EAST_WIDTH bound to: 134 - type: integer 
	Parameter WEST_WIDTH bound to: 68 - type: integer 
	Parameter NORTH_WIDTH bound to: 66 - type: integer 
	Parameter SOUTH_WIDTH bound to: 200 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RelayStation' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter EMPTY bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter FULL bound to: 2'b10 
	Parameter ERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (8#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Synth 8-6157] synthesizing module 'pe_empty0111' [/tmp/direct_wires/workspace/F003_syn_optical_flow/X2Y1/pe_empty0111.v:1]
	Parameter EAST_WIDTH bound to: 130 - type: integer 
	Parameter WEST_WIDTH bound to: 32 - type: integer 
	Parameter NORTH_WIDTH bound to: 130 - type: integer 
	Parameter SOUTH_WIDTH bound to: 130 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4096 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'RelayStation' (1#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter VALDATA bound to: 1'b1 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4096 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
## set_property generate_synth_checkpoint false [get_files flow_calc_1_ap_uitofp_4_no_dsp_32.xci]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (1#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
## generate_target {synthesis simulation} [get_files flow_calc_1_ap_uitofp_4_no_dsp_32.xci]
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'flow_calc_1_ap_uitofp_4_no_dsp_32'...
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (1#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'flow_calc_1_ap_uitofp_4_no_dsp_32'...
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]

Report Check Netlist: 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1336.699 ; gain = 133.625 ; free physical = 97702 ; free virtual = 135582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1336.699 ; gain = 133.625 ; free physical = 97702 ; free virtual = 135582
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
---------------------------------------------------------------------------------
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [Synth 8-6157] synthesizing module 'pe_empty1011' [/tmp/direct_wires/workspace/F003_syn_optical_flow/X1Y6/pe_empty1011.v:1]
	Parameter EAST_WIDTH bound to: 164 - type: integer 
	Parameter WEST_WIDTH bound to: 164 - type: integer 
	Parameter NORTH_WIDTH bound to: 32 - type: integer 
	Parameter SOUTH_WIDTH bound to: 260 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [BIND 205-101] Performing variable lifetime analysis.
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
---------------------------------------------------------------------------------
## set vivado_ver [version -short]
## set fpo_ver 7.1
## if {[regexp -nocase {2015\.1.*} $vivado_ver match]} {
##     set fpo_ver 7.0
## }
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
---------------------------------------------------------------------------------
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name flow_calc_1_ap_fpext_0_no_dsp_32
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [IP_Flow 19-4832] The IP name 'flow_calc_1_ap_fpext_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1336.688 ; gain = 133.625 ; free physical = 97687 ; free virtual = 135567
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1336.688 ; gain = 133.625 ; free physical = 97687 ; free virtual = 135567
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
---------------------------------------------------------------------------------
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4096 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:48 ; elapsed = 00:01:53 . Memory (MB): peak = 542.949 ; gain = 194.266 ; free physical = 97683 ; free virtual = 135563
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [SYSC 207-301] Generating SystemC RTL for gradient_weight_y_2.
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [VHDL 208-304] Generating VHDL RTL for gradient_weight_y_2.
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [VLOG 209-307] Generating Verilog RTL for gradient_weight_y_2.
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [BIND 205-101] Binding ...
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (7#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:48 ; elapsed = 00:01:53 . Memory (MB): peak = 542.953 ; gain = 194.270 ; free physical = 97677 ; free virtual = 135557
INFO: [Synth 8-6157] synthesizing module 'output_fun' [/tmp/direct_wires/workspace/F002_hls_optical_flow/output_fun_prj/output_fun/syn/verilog/output_fun.v:12]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state3 bound to: 7'b0000100 
	Parameter ap_ST_fsm_state4 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state5 bound to: 7'b0010000 
	Parameter ap_ST_fsm_state6 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state7 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_optical_flow/output_fun_prj/output_fun/syn/verilog/output_fun.v:62]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
INFO: [SYSC 207-301] Generating SystemC RTL for gradient_weight_y_3.
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
INFO: [VHDL 208-304] Generating VHDL RTL for gradient_weight_y_3.
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter RST_VALUE bound to: 0 - type: integer 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
INFO: [VLOG 209-307] Generating Verilog RTL for gradient_weight_y_3.
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'output_fun' (8#1) [/tmp/direct_wires/workspace/F002_hls_optical_flow/output_fun_prj/output_fun/syn/verilog/output_fun.v:12]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'pe_empty0111' (9#1) [/tmp/direct_wires/workspace/F003_syn_optical_flow/X2Y1/pe_empty0111.v:1]
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (7#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Synth 8-6157] synthesizing module 'gradient_xyz_calc' [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calc.v:12]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state7 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calc.v:66]
INFO: [Synth 8-6157] synthesizing module 'gradient_xyz_calcbkb' [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calcbkb.v:57]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gradient_xyz_calcbkb_ram' [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calcbkb.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calcbkb.v:24]
INFO: [Synth 8-3876] $readmem data file './gradient_xyz_calcbkb_ram.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calcbkb.v:27]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [BIND 205-100] Finished micro-architecture generation.
---------------------------------------------------------------------------------
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 178.401 MB.
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1337.695 ; gain = 133.625 ; free physical = 97692 ; free virtual = 135572
---------------------------------------------------------------------------------
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (1#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 75 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
INFO: [Synth 8-6155] done synthesizing module 'gradient_xyz_calcbkb_ram' (8#1) [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calcbkb.v:9]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gradient_xyz_calcbkb' (9#1) [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calcbkb.v:57]
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:46:40 2021...
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d3072_A' [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/fifo_w32_d3072_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 3072 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (7#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (8#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Synth 8-6157] synthesizing module 'outer_product1' [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product1_prj/outer_product1/syn/verilog/outer_product1.v:12]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product1_prj/outer_product1/syn/verilog/outer_product1.v:64]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[129] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[128] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[127] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[126] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[125] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[124] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[123] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[122] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[121] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[120] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[119] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[118] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[117] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[116] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[115] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[114] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[113] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[112] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[111] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[110] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[109] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[108] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[107] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[106] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[105] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[104] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[103] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[102] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[101] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[100] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[99] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[98] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[97] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[96] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[95] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[94] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[93] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[92] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[91] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[90] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[89] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[88] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[87] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[86] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[85] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[84] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[83] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[82] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[81] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[80] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[79] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[78] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[77] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[76] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[75] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[74] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[73] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[72] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[71] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[70] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[69] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[68] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[67] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[66] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[65] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[64] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[63] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[62] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[61] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[60] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[59] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[58] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[57] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[56] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[55] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[54] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[53] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[52] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[51] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[50] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[49] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[48] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[47] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[46] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[45] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[44] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[43] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[42] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[41] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[40] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[39] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[38] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[37] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[36] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[35] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[34] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[33] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[32] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[31] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[30] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[31]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[30]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[29]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[28]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[27]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[26]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[25]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[24]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[23]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[22]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[21]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[20]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[19]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[18]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[17]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[16]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[15]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[14]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[12]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[11]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[10]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[9]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[8]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[129]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[128]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[127]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[126]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[125]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[124]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[123]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[122]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[121]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[120]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[119]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[118]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[117]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[116]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[115]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[114]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[113]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[112]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[111]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[110]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[109]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[108]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[107]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[106]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[105]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[104]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[103]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[102]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[101]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[100]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[99]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[98]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[97]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[96]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[95]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[94]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[93]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[92]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[91]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[90]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[89]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[88]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[87]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[86]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[85]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[84]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[83]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[82]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[81]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[80]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[79]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[78]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[77]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[76]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[75]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[74]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[73]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[72]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'outer_product1' (9#1) [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product1_prj/outer_product1/syn/verilog/outer_product1.v:12]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d3072_A' (10#1) [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/fifo_w32_d3072_A.v:11]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'pe_empty1111' (10#1) [/tmp/direct_wires/workspace/F003_syn_optical_flow/X2Y5/pe_empty1111.v:1]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (7#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calc.v:995]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calc.v:1081]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calc.v:1083]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calc.v:1093]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calc.v:1099]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calc.v:1121]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calc.v:1149]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calc.v:1157]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calc.v:1163]
---------------------------------------------------------------------------------
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calc.v:1191]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calc.v:1217]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calc.v:1219]
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1336.691 ; gain = 133.625 ; free physical = 97889 ; free virtual = 135769
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calc.v:1221]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calc.v:1223]
---------------------------------------------------------------------------------
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calc.v:1225]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calc.v:1227]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calc.v:1229]
INFO: [Synth 8-6157] synthesizing module 'pe_empty1110' [/tmp/direct_wires/workspace/F003_syn_optical_flow/X3Y3/pe_empty1110.v:1]
	Parameter EAST_WIDTH bound to: 32 - type: integer 
	Parameter WEST_WIDTH bound to: 131 - type: integer 
	Parameter NORTH_WIDTH bound to: 294 - type: integer 
	Parameter SOUTH_WIDTH bound to: 424 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 160 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 160 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 160 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 160 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 160 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 20480 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 20480 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 160 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 160 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 160 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 160 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 160 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 160 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 160 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 160 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 160 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pe_empty1111' [/tmp/direct_wires/workspace/F003_syn_optical_flow/X1Y5/pe_empty1111.v:1]
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter EAST_WIDTH bound to: 68 - type: integer 
	Parameter WEST_WIDTH bound to: 260 - type: integer 
	Parameter NORTH_WIDTH bound to: 260 - type: integer 
	Parameter SOUTH_WIDTH bound to: 166 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
INFO: [HLS 200-10] ----------------------------------------------------------------
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4096 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
INFO: [HLS 200-10] -- Generating RTL for module 'gradient_weight_y_1' 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [RTGEN 206-500] Setting interface mode on port 'gradient_weight_y_1/Input_1_V_V' to 'ap_hs'.
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [RTGEN 206-500] Setting interface mode on port 'gradient_weight_y_1/Output_1_V_V' to 'ap_hs'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
INFO: [RTGEN 206-500] Setting interface mode on function 'gradient_weight_y_1' to 'ap_ctrl_hs'.
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
INFO: [SYN 201-210] Renamed object name 'gradient_weight_y_1_buf_val_0_V' to 'gradient_weight_ybkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gradient_weight_y_1_buf_val_1_V' to 'gradient_weight_ycud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gradient_weight_y_1_buf_val_2_V' to 'gradient_weight_ydEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gradient_weight_y_1_buf_val_3_V' to 'gradient_weight_yeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gradient_weight_y_1_buf_val_4_V' to 'gradient_weight_yfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gradient_weight_y_1_buf_val_5_V' to 'gradient_weight_yg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'gradient_weight_y_1_buf_val_6_V' to 'gradient_weight_yhbi' due to the length limit 20
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (1#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [RTGEN 206-100] Finished creating RTL model for 'gradient_weight_y_1'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 179.387 MB.
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[133] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[132] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[131] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[130] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[129] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[128] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[127] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[126] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[125] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[124] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[123] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[122] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[121] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[120] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[119] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[118] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[117] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[116] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[115] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[114] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[113] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[112] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[111] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[110] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[109] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[108] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[107] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[106] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[105] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[104] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[103] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[102] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[101] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[100] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[99] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[98] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[97] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[96] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[95] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[94] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[93] driven by constant 0
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[92] driven by constant 0
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[91] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[90] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[89] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[88] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[87] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[86] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[85] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[84] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[83] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[82] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[81] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[80] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[79] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[78] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[77] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[76] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[75] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[74] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[73] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[72] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[71] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[70] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[69] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[68] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[67] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[66] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[65] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[64] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[63] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[62] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[61] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[60] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[59] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[58] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[57] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[56] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[55] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[54] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[53] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[52] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[51] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[50] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[49] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[48] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[47] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[46] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[45] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[44] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[43] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[42] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[41] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[40] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[39] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[38] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[37] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[36] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[35] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[34] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design outer_product1 has unconnected port Input_3_V_V[31]
WARNING: [Synth 8-3331] design outer_product1 has unconnected port Input_3_V_V[30]
WARNING: [Synth 8-3331] design outer_product1 has unconnected port Input_3_V_V[29]
WARNING: [Synth 8-3331] design outer_product1 has unconnected port Input_3_V_V[28]
WARNING: [Synth 8-3331] design outer_product1 has unconnected port Input_3_V_V[27]
WARNING: [Synth 8-3331] design outer_product1 has unconnected port Input_3_V_V[26]
WARNING: [Synth 8-3331] design outer_product1 has unconnected port Input_3_V_V[25]
WARNING: [Synth 8-3331] design outer_product1 has unconnected port Input_3_V_V[24]
WARNING: [Synth 8-3331] design outer_product1 has unconnected port Input_3_V_V[23]
WARNING: [Synth 8-3331] design outer_product1 has unconnected port Input_3_V_V[22]
WARNING: [Synth 8-3331] design outer_product1 has unconnected port Input_3_V_V[21]
WARNING: [Synth 8-3331] design outer_product1 has unconnected port Input_3_V_V[20]
WARNING: [Synth 8-3331] design outer_product1 has unconnected port Input_3_V_V[19]
WARNING: [Synth 8-3331] design outer_product1 has unconnected port Input_3_V_V[18]
WARNING: [Synth 8-3331] design outer_product1 has unconnected port Input_3_V_V[17]
WARNING: [Synth 8-3331] design outer_product1 has unconnected port Input_3_V_V[16]
WARNING: [Synth 8-3331] design outer_product1 has unconnected port Input_3_V_V[15]
WARNING: [Synth 8-3331] design outer_product1 has unconnected port Input_3_V_V[14]
WARNING: [Synth 8-3331] design outer_product1 has unconnected port Input_3_V_V[13]
WARNING: [Synth 8-3331] design outer_product1 has unconnected port Input_3_V_V[12]
WARNING: [Synth 8-3331] design outer_product1 has unconnected port Input_3_V_V[11]
WARNING: [Synth 8-3331] design outer_product1 has unconnected port Input_3_V_V[10]
WARNING: [Synth 8-3331] design outer_product1 has unconnected port Input_3_V_V[9]
WARNING: [Synth 8-3331] design outer_product1 has unconnected port Input_3_V_V[8]
WARNING: [Synth 8-3331] design outer_product1 has unconnected port Input_3_V_V[7]
WARNING: [Synth 8-3331] design outer_product1 has unconnected port Input_3_V_V[6]
WARNING: [Synth 8-3331] design outer_product1 has unconnected port Input_3_V_V[5]
WARNING: [Synth 8-3331] design outer_product1 has unconnected port Input_3_V_V[4]
WARNING: [Synth 8-3331] design outer_product1 has unconnected port Input_3_V_V[3]
WARNING: [Synth 8-3331] design outer_product1 has unconnected port Input_3_V_V[2]
WARNING: [Synth 8-3331] design outer_product1 has unconnected port Input_3_V_V[1]
WARNING: [Synth 8-3331] design outer_product1 has unconnected port Input_3_V_V[0]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (1#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[31]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[30]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[29]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[28]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[27]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[26]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[25]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[24]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[23]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[22]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[21]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[20]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[19]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[18]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[17]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[16]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[15]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[14]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[12]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[11]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[10]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[9]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[8]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[133]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[132]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[131]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[130]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[129]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[128]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[127]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[126]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[125]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[124]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[123]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[122]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[121]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[120]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[119]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[118]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[117]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[116]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[115]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[114]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[113]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[112]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[111]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[110]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[109]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[108]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1336.695 ; gain = 133.625 ; free physical = 98113 ; free virtual = 135993
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
---------------------------------------------------------------------------------
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (7#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
RTL Elaboration failed
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 75 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
INFO: [Synth 8-6155] done synthesizing module 'gradient_xyz_calc' (11#1) [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calc.v:12]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:46:40 2021...
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pe_empty1110' [/tmp/direct_wires/workspace/F003_syn_optical_flow/X3Y4/pe_empty1110.v:1]
	Parameter EAST_WIDTH bound to: 32 - type: integer 
	Parameter WEST_WIDTH bound to: 130 - type: integer 
	Parameter NORTH_WIDTH bound to: 164 - type: integer 
	Parameter SOUTH_WIDTH bound to: 294 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RelayStation' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter EMPTY bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter FULL bound to: 2'b10 
	Parameter ERR bound to: 2'b11 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'pe_empty0101' (12#1) [/tmp/direct_wires/workspace/F003_syn_optical_flow/X0Y3/pe_empty0101.v:1]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'RelayStation' (1#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 160 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 160 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 160 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 160 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 160 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 20480 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 20480 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 160 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 160 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 160 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 160 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 160 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 160 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 160 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 160 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 160 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1336.695 ; gain = 133.625 ; free physical = 98155 ; free virtual = 136037
---------------------------------------------------------------------------------
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1336.691 ; gain = 133.625 ; free physical = 98196 ; free virtual = 136077
---------------------------------------------------------------------------------
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
RTL Elaboration failed
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 75 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (7#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:46:40 2021...
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1336.691 ; gain = 133.625 ; free physical = 98538 ; free virtual = 136419
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1336.691 ; gain = 133.625 ; free physical = 98551 ; free virtual = 136432
---------------------------------------------------------------------------------
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (7#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (8#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[33] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[32] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[31] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[30] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[29] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[28] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[27] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[26] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[25] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[24] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[23] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[22] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[21] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[20] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[19] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[18] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[17] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[16] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[15] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[14] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[13] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[12] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[11] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[10] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[9] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[8] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[7] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[6] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[5] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[4] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[3] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[2] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[1] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[0] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[163] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[162] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[161] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[160] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[159] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[158] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[157] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[156] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[155] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[154] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[153] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[152] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[151] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[150] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[149] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[148] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[147] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[146] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[145] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[144] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[143] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[142] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[141] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[140] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[139] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[138] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[137] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[136] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[135] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[134] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[133] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[132] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[131] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[130] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[129] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[128] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[127] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[126] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[125] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[124] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[123] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[122] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[121] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[120] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[119] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[118] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[117] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[116] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[115] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[114] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[113] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[112] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[111] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[110] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[109] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[108] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[107] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[106] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[105] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[104] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[103] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[102] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[101] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[100] driven by constant 0
WARNING: [Synth 8-3331] design gradient_xyz_calcbkb has unconnected port reset
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[127]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[126]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[125]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[124]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[123]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[122]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[121]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[120]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[119]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[118]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[117]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[116]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[115]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[114]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[113]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[112]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[111]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[110]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[109]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[108]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[107]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[106]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[105]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[104]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[103]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[102]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[101]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[100]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[99]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[98]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[97]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[96]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[95]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[94]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[93]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[92]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[91]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[90]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[89]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[88]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[87]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[86]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[85]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[84]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[83]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[82]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[81]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[80]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[79]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[78]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[77]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[76]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[75]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[74]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[73]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[72]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[71]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[70]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[69]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[68]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[67]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[66]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[65]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[64]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[63]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[62]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[61]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[60]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[59]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[58]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[57]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[56]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[55]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[54]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[53]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[52]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[51]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[50]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[49]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[48]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[47]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[46]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[45]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[44]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[43]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[42]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[41]
WARNING: [Synth 8-3331] design gradient_xyz_calc has unconnected port Input_1_V_V[40]
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[127]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[125]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1337.695 ; gain = 133.625 ; free physical = 98951 ; free virtual = 136835
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Synth 8-6157] synthesizing module 'pe_empty1110' [/tmp/direct_wires/workspace/F003_syn_optical_flow/X3Y2/pe_empty1110.v:1]
	Parameter EAST_WIDTH bound to: 32 - type: integer 
INFO: [Common 17-83] Releasing license: Synthesis
	Parameter WEST_WIDTH bound to: 162 - type: integer 
	Parameter NORTH_WIDTH bound to: 424 - type: integer 
	Parameter SOUTH_WIDTH bound to: 324 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
28 Infos, 75 Warnings, 0 Critical Warnings and 3 Errors encountered.
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
synth_design failed
INFO: [Synth 8-6157] synthesizing module 'RelayStation' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
	Parameter PAYLOAD_BITS bound to: 160 - type: integer 
	Parameter EMPTY bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter FULL bound to: 2'b10 
	Parameter ERR bound to: 2'b11 
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:46:40 2021...
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1337.695 ; gain = 133.625 ; free physical = 98979 ; free virtual = 136863
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 75 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:46:40 2021...
INFO: [Synth 8-6155] done synthesizing module 'RelayStation' (1#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
INFO: [Synth 8-6155] done synthesizing module 'pe_empty1110' (2#1) [/tmp/direct_wires/workspace/F003_syn_optical_flow/X3Y2/pe_empty1110.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1338.695 ; gain = 135.625 ; free physical = 99011 ; free virtual = 136894
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[423] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[422] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[421] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[420] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[419] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[418] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[417] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[416] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[415] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[414] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[413] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[412] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[411] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[410] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[409] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[408] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[407] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[406] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[405] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[404] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[403] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[402] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[401] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[400] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[399] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[398] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[397] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[396] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[395] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[394] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[393] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[392] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[391] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[390] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[389] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[388] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[387] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[386] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[385] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[384] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[383] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[382] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[381] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[380] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[379] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[378] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[377] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[376] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[375] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[374] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[373] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[372] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[371] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[370] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[369] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[368] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[367] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[366] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[365] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[364] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[363] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[362] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[361] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[360] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[359] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[358] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[357] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[356] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[355] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[354] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[353] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[352] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[351] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[350] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[349] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[348] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[347] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[346] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[345] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[344] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[343] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[342] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[341] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[340] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[339] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[338] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[337] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[336] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[335] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[334] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[333] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[332] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[331] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[330] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[329] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[328] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[327] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[326] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[325] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[324] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port ap_start
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[423]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[422]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[421]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[420]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[419]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[418]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[417]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[416]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[415]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[414]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[413]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[412]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[411]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[410]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[409]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[408]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[407]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[406]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[405]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[404]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[403]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[402]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[401]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[400]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[399]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[398]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[397]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[396]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[395]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[394]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[393]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[392]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[391]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[390]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[389]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[388]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[387]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[386]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[385]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[384]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[383]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[382]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[381]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[380]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[379]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[378]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[377]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[376]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[375]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[374]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[373]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[372]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[371]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[370]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[369]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[368]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[367]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[366]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[365]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[364]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[363]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[362]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[361]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[360]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[359]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[358]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[357]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[356]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[355]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[354]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[353]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[352]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[351]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[350]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[349]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[348]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[347]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[346]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[345]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[344]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[343]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[342]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[341]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[340]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[339]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[338]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[337]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[336]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[335]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[334]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[333]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[332]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[331]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[330]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[329]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[328]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[327]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[326]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_north[325]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'pe_empty1110' [/tmp/direct_wires/workspace/F003_syn_optical_flow/X3Y5/pe_empty1110.v:1]
	Parameter EAST_WIDTH bound to: 32 - type: integer 
	Parameter WEST_WIDTH bound to: 134 - type: integer 
	Parameter NORTH_WIDTH bound to: 130 - type: integer 
	Parameter SOUTH_WIDTH bound to: 164 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4096 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1337.691 ; gain = 133.625 ; free physical = 99706 ; free virtual = 137590
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (1#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
---------------------------------------------------------------------------------
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1336.695 ; gain = 133.625 ; free physical = 99700 ; free virtual = 137584
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1336.695 ; gain = 133.625 ; free physical = 99700 ; free virtual = 137584
---------------------------------------------------------------------------------
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6157] synthesizing module 'pe_empty0111' [/tmp/direct_wires/workspace/F003_syn_optical_flow/X0Y4/pe_empty0111.v:1]
	Parameter EAST_WIDTH bound to: 132 - type: integer 
	Parameter WEST_WIDTH bound to: 32 - type: integer 
	Parameter NORTH_WIDTH bound to: 164 - type: integer 
	Parameter SOUTH_WIDTH bound to: 164 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RelayStation' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
	Parameter PAYLOAD_BITS bound to: 128 - type: integer 
	Parameter EMPTY bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter FULL bound to: 2'b10 
	Parameter ERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6157] synthesizing module 'pe_empty1111' [/tmp/direct_wires/workspace/F003_syn_optical_flow/X1Y4/pe_empty1111.v:1]
	Parameter EAST_WIDTH bound to: 68 - type: integer 
	Parameter WEST_WIDTH bound to: 132 - type: integer 
	Parameter NORTH_WIDTH bound to: 166 - type: integer 
	Parameter SOUTH_WIDTH bound to: 130 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RelayStation' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
	Parameter PAYLOAD_BITS bound to: 128 - type: integer 
	Parameter EMPTY bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter FULL bound to: 2'b10 
	Parameter ERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'RelayStation' (1#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
INFO: [Synth 8-6157] synthesizing module 'RelayStation__parameterized0' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter EMPTY bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter FULL bound to: 2'b10 
	Parameter ERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (7#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Synth 8-6157] synthesizing module 'outer_product2' [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product2_prj/outer_product2/syn/verilog/outer_product2.v:12]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product2_prj/outer_product2/syn/verilog/outer_product2.v:64]
INFO: [Synth 8-6155] done synthesizing module 'RelayStation__parameterized0' (1#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'RelayStation' (1#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'outer_product2' (8#1) [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product2_prj/outer_product2/syn/verilog/outer_product2.v:12]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pe_empty1110' (9#1) [/tmp/direct_wires/workspace/F003_syn_optical_flow/X3Y5/pe_empty1110.v:1]
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4096 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4096 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[133] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[132] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[131] driven by constant 0
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[130] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[129] driven by constant 0
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[128] driven by constant 0
	Parameter RESET_VALUE bound to: 0 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[127] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[126] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[125] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[124] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[123] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[122] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[121] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[120] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[119] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[118] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[117] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[116] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[115] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[114] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[113] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[112] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[111] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[110] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[109] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[108] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[107] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[106] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[105] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[104] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[103] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[102] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[101] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[100] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[99] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[98] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[97] driven by constant 0
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[96] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[95] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[94] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[93] driven by constant 0
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[92] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[91] driven by constant 0
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[90] driven by constant 0
	Parameter RESET_VALUE bound to: 2 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[89] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[88] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[87] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[86] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[85] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[84] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[83] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[82] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[81] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[80] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[79] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[78] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[77] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[76] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[75] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[74] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[73] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[72] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[71] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[70] driven by constant 0
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[69] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[68] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[67] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[66] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[65] driven by constant 0
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[64] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[63] driven by constant 0
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[62] driven by constant 0
	Parameter RESET_VALUE bound to: 1 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[61] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[60] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[59] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[58] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[57] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[56] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[55] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[54] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[53] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[52] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[51] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[50] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[49] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[48] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[47] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[46] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[45] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[44] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[43] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[42] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[41] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[40] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[39] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[38] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[37] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[36] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[35] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[34] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[31]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[30]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[29]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[28]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[27]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[26]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[25]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[24]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[23]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[22]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[21]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[20]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[19]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[18]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[17]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[16]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[15]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[14]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[12]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[11]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[10]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[9]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[8]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[5]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[0]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[133]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[132]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[131]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[130]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[129]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[128]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[127]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[126]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[125]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[124]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[123]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[122]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[121]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[120]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[119]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[118]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[117]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[116]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[115]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[114]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[113]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[112]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[111]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[110]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[109]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[108]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[107]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[106]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[105]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[104]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[103]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[102]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[101]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[100]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[99]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[98]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[97]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[96]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[95]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[94]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[93]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[92]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[91]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[90]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[89]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[88]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[87]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[86]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[85]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[84]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[83]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[82]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[81]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[80]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[79]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[78]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[77]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[76]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1338.688 ; gain = 134.625 ; free physical = 99715 ; free virtual = 137599
---------------------------------------------------------------------------------
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (7#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1337.691 ; gain = 133.625 ; free physical = 99714 ; free virtual = 137598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1337.691 ; gain = 133.625 ; free physical = 99714 ; free virtual = 137598
---------------------------------------------------------------------------------
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (7#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (8#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (8#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Both \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 0 \
##                           CONFIG.c_mult_usage No_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 11 \
##                           CONFIG.c_result_fraction_width 53 \
##                           CONFIG.component_name flow_calc_1_ap_fpext_0_no_dsp_32 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken false \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Float_to_Float \
##                           CONFIG.result_precision_type Double \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips flow_calc_1_ap_fpext_0_no_dsp_32] -quiet
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
## set_property -dict [list CONFIG.a_precision_type Custom \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Both \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 64 \
##                           CONFIG.c_a_fraction_width 0 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 4 \
##                           CONFIG.c_mult_usage No_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name flow_calc_2_ap_uitofp_4_no_dsp_32 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Fixed_to_Float \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips flow_calc_2_ap_uitofp_4_no_dsp_32] -quiet

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1338.695 ; gain = 135.625 ; free physical = 99729 ; free virtual = 137613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1338.695 ; gain = 135.625 ; free physical = 99730 ; free virtual = 137615
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1337.691 ; gain = 133.625 ; free physical = 99754 ; free virtual = 137638
---------------------------------------------------------------------------------
INFO: [RTMG 210-278] Implementing memory 'gradient_weight_ybkb_ram (RAM)' using block RAMs.
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 75 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:46:41 2021...
INFO: [RTMG 210-278] Implementing memory 'gradient_weight_ycud_ram (RAM)' using block RAMs.
## set_property generate_synth_checkpoint false [get_files flow_calc_1_ap_fpext_0_no_dsp_32.xci]
## generate_target {synthesis simulation} [get_files flow_calc_1_ap_fpext_0_no_dsp_32.xci]
---------------------------------------------------------------------------------
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'flow_calc_1_ap_fpext_0_no_dsp_32'...
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1337.695 ; gain = 133.625 ; free physical = 99786 ; free virtual = 137671
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 75 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:46:41 2021...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'flow_calc_1_ap_fpext_0_no_dsp_32'...
## set vivado_ver [version -short]
## set fpo_ver 7.1
## if {[regexp -nocase {2015\.1.*} $vivado_ver match]} {
##     set fpo_ver 7.0
## }
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name flow_calc_1_ap_fdiv_14_no_dsp_32
WARNING: [IP_Flow 19-4832] The IP name 'flow_calc_1_ap_fdiv_14_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1338.688 ; gain = 134.625 ; free physical = 100099 ; free virtual = 137990
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1338.688 ; gain = 134.625 ; free physical = 100113 ; free virtual = 138005
---------------------------------------------------------------------------------
## set_property generate_synth_checkpoint false [get_files flow_calc_2_ap_uitofp_4_no_dsp_32.xci]
## generate_target {synthesis simulation} [get_files flow_calc_2_ap_uitofp_4_no_dsp_32.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'flow_calc_2_ap_uitofp_4_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'flow_calc_2_ap_uitofp_4_no_dsp_32'...
## set vivado_ver [version -short]
## set fpo_ver 7.1
## if {[regexp -nocase {2015\.1.*} $vivado_ver match]} {
##     set fpo_ver 7.0
## }
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name flow_calc_2_ap_fpext_0_no_dsp_32
WARNING: [IP_Flow 19-4832] The IP name 'flow_calc_2_ap_fpext_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:50 ; elapsed = 00:01:55 . Memory (MB): peak = 542.953 ; gain = 194.270 ; free physical = 100299 ; free virtual = 138198
INFO: [SYSC 207-301] Generating SystemC RTL for gradient_weight_y_1.
INFO: [VHDL 208-304] Generating VHDL RTL for gradient_weight_y_1.
INFO: [VLOG 209-307] Generating Verilog RTL for gradient_weight_y_1.
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 7, gradient_t>::shift_pixels_left' into 'gradient_weight_x2' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:398).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 7, gradient_t>::insert_pixel' into 'gradient_weight_x2' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:412).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 7, gradient_t>::getval' into 'gradient_weight_x2' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:420).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:51 ; elapsed = 00:01:55 . Memory (MB): peak = 479.035 ; gain = 130.355 ; free physical = 100120 ; free virtual = 138022
INFO: [HLS 200-10] Checking synthesizability ...
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Both \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 0 \
##                           CONFIG.c_mult_usage No_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 11 \
##                           CONFIG.c_result_fraction_width 53 \
##                           CONFIG.component_name flow_calc_2_ap_fpext_0_no_dsp_32 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken false \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Float_to_Float \
##                           CONFIG.result_precision_type Double \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips flow_calc_2_ap_fpext_0_no_dsp_32] -quiet
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:52 ; elapsed = 00:01:56 . Memory (MB): peak = 479.035 ; gain = 130.355 ; free physical = 99998 ; free virtual = 137903
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 7, gradient_t>::shift_pixels_left' into 'gradient_weight_x3' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:451).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 7, gradient_t>::insert_pixel' into 'gradient_weight_x3' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:464).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 7, gradient_t>::getval' into 'gradient_weight_x3' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:472).
## set_property generate_synth_checkpoint false [get_files flow_calc_2_ap_fpext_0_no_dsp_32.xci]
## generate_target {synthesis simulation} [get_files flow_calc_2_ap_fpext_0_no_dsp_32.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'flow_calc_2_ap_fpext_0_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'flow_calc_2_ap_fpext_0_no_dsp_32'...
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty1110.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_flow_calc_2.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty1110 -part xczu9eg-ffvb1156-2-e -mode out_of_context
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:51 ; elapsed = 00:01:56 . Memory (MB): peak = 479.043 ; gain = 130.355 ; free physical = 99964 ; free virtual = 137882
INFO: [HLS 200-10] Checking synthesizability ...
Command: synth_design -top pe_empty1110 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Both \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 14 \
##                           CONFIG.c_mult_usage No_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name flow_calc_1_ap_fdiv_14_no_dsp_32 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Divide \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips flow_calc_1_ap_fdiv_14_no_dsp_32] -quiet
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'GRAD_WEIGHT_X_INNER' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:396) in function 'gradient_weight_x2' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:125) in function 'gradient_weight_x2' completely.
INFO: [XFORM 203-501] Unrolling loop 'GRAD_WEIGHT_X_ACC' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:419) in function 'gradient_weight_x2' completely.
INFO: [XFORM 203-101] Partitioning array 'buf.val.x.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:391) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf.val.y.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:391) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf.val.z.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:391) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf.val.x.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:391) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf.val.y.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:391) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf.val.z.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:391) in dimension 2 completely.
## set_property generate_synth_checkpoint false [get_files flow_calc_1_ap_fdiv_14_no_dsp_32.xci]
## generate_target {synthesis simulation} [get_files flow_calc_1_ap_fdiv_14_no_dsp_32.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'flow_calc_1_ap_fdiv_14_no_dsp_32'...
INFO: Launching helper process for spawning children vivado processes
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'flow_calc_1_ap_fdiv_14_no_dsp_32'...
INFO: Helper process launched with PID 31869 
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty0111.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_flow_calc_1.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty0111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Command: synth_design -top pe_empty0111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:52 ; elapsed = 00:01:56 . Memory (MB): peak = 479.043 ; gain = 130.355 ; free physical = 99787 ; free virtual = 137718
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:52 ; elapsed = 00:01:56 . Memory (MB): peak = 542.945 ; gain = 194.266 ; free physical = 99744 ; free virtual = 137679
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31913 
INFO: [XFORM 203-541] Flattening a loop nest 'GRAD_WEIGHT_X_OUTER' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:394:4) in function 'gradient_weight_x2'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'GRAD_WEIGHT_X_INNER' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:449) in function 'gradient_weight_x3' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:125) in function 'gradient_weight_x3' completely.
INFO: [XFORM 203-501] Unrolling loop 'GRAD_WEIGHT_X_ACC' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:471) in function 'gradient_weight_x3' completely.
INFO: [XFORM 203-101] Partitioning array 'buf.val.x.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:444) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf.val.y.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:444) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf.val.z.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:444) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf.val.x.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:444) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf.val.y.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:444) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf.val.z.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:444) in dimension 2 completely.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:52 ; elapsed = 00:01:56 . Memory (MB): peak = 542.945 ; gain = 194.266 ; free physical = 99663 ; free virtual = 137599
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'gradient_weight_x2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gradient_weight_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 116.54 seconds; current allocated memory: 177.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 177.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gradient_weight_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'gradient_weight_x2/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gradient_weight_x2/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gradient_weight_x2/Output_2_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'gradient_weight_x2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'gradient_weight_x2'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 178.666 MB.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:52 ; elapsed = 00:01:57 . Memory (MB): peak = 542.953 ; gain = 194.266 ; free physical = 99450 ; free virtual = 137390
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 7, gradient_t>::shift_pixels_left' into 'gradient_weight_x1' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:345).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 7, gradient_t>::insert_pixel' into 'gradient_weight_x1' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:358).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 7, gradient_t>::getval' into 'gradient_weight_x1' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:366).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:53 ; elapsed = 00:01:57 . Memory (MB): peak = 479.035 ; gain = 130.355 ; free physical = 99408 ; free virtual = 137350
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-541] Flattening a loop nest 'GRAD_WEIGHT_X_OUTER' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:447:4) in function 'gradient_weight_x3'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:53 ; elapsed = 00:01:57 . Memory (MB): peak = 542.953 ; gain = 194.266 ; free physical = 99353 ; free virtual = 137296
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'gradient_weight_x3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gradient_weight_x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 117.36 seconds; current allocated memory: 177.544 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 177.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gradient_weight_x3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'gradient_weight_x3/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gradient_weight_x3/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gradient_weight_x3/Output_2_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'gradient_weight_x3' to 'ap_ctrl_hs'.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:53 ; elapsed = 00:01:58 . Memory (MB): peak = 479.035 ; gain = 130.355 ; free physical = 99236 ; free virtual = 137183
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:53 ; elapsed = 00:01:58 . Memory (MB): peak = 542.945 ; gain = 194.266 ; free physical = 99229 ; free virtual = 137178
INFO: [SYSC 207-301] Generating SystemC RTL for gradient_weight_x2.
INFO: [RTGEN 206-100] Finished creating RTL model for 'gradient_weight_x3'.
INFO: [VHDL 208-304] Generating VHDL RTL for gradient_weight_x2.
INFO: [VLOG 209-307] Generating Verilog RTL for gradient_weight_x2.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 178.669 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'GRAD_WEIGHT_X_INNER' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:343) in function 'gradient_weight_x1' for pipelining.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:125) in function 'gradient_weight_x1' completely.
INFO: [XFORM 203-501] Unrolling loop 'GRAD_WEIGHT_X_ACC' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:365) in function 'gradient_weight_x1' completely.
INFO: [XFORM 203-101] Partitioning array 'buf.val.x.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:338) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf.val.y.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:338) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf.val.z.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:338) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf.val.x.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:338) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf.val.y.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:338) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'buf.val.z.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:338) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:54 ; elapsed = 00:01:58 . Memory (MB): peak = 542.945 ; gain = 194.266 ; free physical = 99045 ; free virtual = 136999
INFO: [XFORM 203-541] Flattening a loop nest 'GRAD_WEIGHT_X_OUTER' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:341:4) in function 'gradient_weight_x1'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:55 ; elapsed = 00:01:59 . Memory (MB): peak = 542.945 ; gain = 194.266 ; free physical = 98979 ; free virtual = 136934
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'gradient_weight_x1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gradient_weight_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'GRAD_WEIGHT_X_OUTER_GRAD_WEIGHT_X_INNER'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 118.97 seconds; current allocated memory: 177.544 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 177.960 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:54 ; elapsed = 00:01:59 . Memory (MB): peak = 542.953 ; gain = 194.266 ; free physical = 98937 ; free virtual = 136893
INFO: [SYSC 207-301] Generating SystemC RTL for gradient_weight_x3.
INFO: [VHDL 208-304] Generating VHDL RTL for gradient_weight_x3.
INFO: [VLOG 209-307] Generating Verilog RTL for gradient_weight_x3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gradient_weight_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'gradient_weight_x1/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gradient_weight_x1/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gradient_weight_x1/Output_2_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'gradient_weight_x1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'gradient_weight_x1'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 178.667 MB.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:56 ; elapsed = 00:02:00 . Memory (MB): peak = 542.945 ; gain = 194.266 ; free physical = 98621 ; free virtual = 136578
INFO: [SYSC 207-301] Generating SystemC RTL for gradient_weight_x1.
INFO: [VHDL 208-304] Generating VHDL RTL for gradient_weight_x1.
INFO: [VLOG 209-307] Generating Verilog RTL for gradient_weight_x1.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1390.121 ; gain = 91.000 ; free physical = 97476 ; free virtual = 135434
---------------------------------------------------------------------------------

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1391.109 ; gain = 90.000 ; free physical = 96952 ; free virtual = 134909
---------------------------------------------------------------------------------

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:46:55 2021...
INFO: [HLS 200-112] Total elapsed time: 128.68 seconds; peak allocated memory: 179.379 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 18:46:56 2021...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:46:59 2021...
INFO: [HLS 200-112] Total elapsed time: 131.96 seconds; peak allocated memory: 178.666 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 18:46:59 2021...
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:46:59 2021...
INFO: [HLS 200-112] Total elapsed time: 132.38 seconds; peak allocated memory: 179.381 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 18:46:59 2021...
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 3, tensor_half_t>::shift_pixels_left' into 'tensor_weight_x2' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:781).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 3, tensor_half_t>::insert_pixel' into 'tensor_weight_x2' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:796).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 3, tensor_half_t>::getval' into 'tensor_weight_x2' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:805).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:09 ; elapsed = 00:02:13 . Memory (MB): peak = 479.043 ; gain = 130.363 ; free physical = 97027 ; free virtual = 134987
INFO: [HLS 200-10] Checking synthesizability ...

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:47:00 2021...
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 1024, outer_half_t, 0>::shift_pixels_up' into 'tensor_weight_y1' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:602).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 1024, outer_half_t, 0>::insert_bottom_row' into 'tensor_weight_y1' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:617).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 1024, outer_half_t, 0>::getval' into 'tensor_weight_y1' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:627).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:09 ; elapsed = 00:02:13 . Memory (MB): peak = 479.043 ; gain = 130.363 ; free physical = 97116 ; free virtual = 135080
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:08 ; elapsed = 00:02:13 . Memory (MB): peak = 479.043 ; gain = 130.363 ; free physical = 97348 ; free virtual = 135316
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-112] Total elapsed time: 133.07 seconds; peak allocated memory: 179.387 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 18:47:00 2021...
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'TENSOR_WEIGHT_X_INNER' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:779) in function 'tensor_weight_x2' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:125) in function 'tensor_weight_x2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (../../input_files/hls_src/optical_flow/sdsoc/../hls/typedefs.h:59) in function 'tensor_weight_x2' completely.
INFO: [XFORM 203-501] Unrolling loop 'TENSOR_WEIGHT_X_TMP_INIT' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:794) in function 'tensor_weight_x2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (../../input_files/hls_src/optical_flow/sdsoc/../hls/typedefs.h:59) in function 'tensor_weight_x2' completely.

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [XFORM 203-501] Unrolling loop 'TENSOR_WEIGHT_X_ACC_INIT' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:800) in function 'tensor_weight_x2' completely.
INFO: [XFORM 203-501] Unrolling loop 'TENSOR_WEIGHT_X_TMP_OUTER' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:804) in function 'tensor_weight_x2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (../../input_files/hls_src/optical_flow/sdsoc/../hls/typedefs.h:59) in function 'tensor_weight_x2' completely.
INFO: [XFORM 203-501] Unrolling loop 'TENSOR_WEIGHT_X_TMP_INNER' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:807) in function 'tensor_weight_x2' completely.
INFO: [XFORM 203-102] Partitioning array 'value.val.V.assign' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:61) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.val.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:782) automatically.
INFO: [XFORM 203-102] Partitioning array 'acc.val.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:798) automatically.
INFO: [XFORM 203-101] Partitioning array 'buf.val.val.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:774) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf.val.val.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:774) in dimension 2 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'buf.val.val.V.0.0' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:774) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buf.val.val.V.0.1' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:774) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buf.val.val.V.0.2' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:774) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'buf.val.val.V.0.0' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:774) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf.val.val.V.0.1' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:774) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf.val.val.V.0.2' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:774) in dimension 1 completely.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:09 ; elapsed = 00:02:13 . Memory (MB): peak = 479.043 ; gain = 130.363 ; free physical = 97477 ; free virtual = 135451
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:789:34) to (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:812:7) in function 'tensor_weight_x2'... converting 3 basic blocks.
INFO: [XFORM 203-1101] Packing variable 'tmp.val.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:599) into a 144-bit variable.
INFO: [XFORM 203-1101] Packing variable 'buf.val.val.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:591) into a 144-bit variable.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:09 ; elapsed = 00:02:14 . Memory (MB): peak = 542.949 ; gain = 194.270 ; free physical = 97374 ; free virtual = 135352
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'TENSOR_WEIGHT_Y_INNER' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:596) in function 'tensor_weight_y1' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:727) in function 'tensor_weight_y1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (../../input_files/hls_src/optical_flow/sdsoc/../hls/typedefs.h:51) in function 'tensor_weight_y1' completely.
INFO: [XFORM 203-501] Unrolling loop 'TENSOR_WEIGHT_Y_TMP_INIT' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:615) in function 'tensor_weight_y1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (../../input_files/hls_src/optical_flow/sdsoc/../hls/typedefs.h:51) in function 'tensor_weight_y1' completely.
INFO: [XFORM 203-501] Unrolling loop 'TENSOR_WEIGHT_Y_ACC_INIT' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:621) in function 'tensor_weight_y1' completely.
INFO: [XFORM 203-501] Unrolling loop 'TENSOR_WEIGHT_Y_TMP_OUTER' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:626) in function 'tensor_weight_y1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (../../input_files/hls_src/optical_flow/sdsoc/../hls/typedefs.h:51) in function 'tensor_weight_y1' completely.
INFO: [XFORM 203-501] Unrolling loop 'TENSOR_WEIGHT_Y_TMP_INNER' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:630) in function 'tensor_weight_y1' completely.
INFO: [XFORM 203-102] Partitioning array 'value.val.V.assign' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:631) automatically.
INFO: [XFORM 203-102] Partitioning array 'acc.val.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:619) automatically.
INFO: [XFORM 203-101] Partitioning array 'buf.val.val.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:591) in dimension 1 completely.
INFO: [XFORM 203-541] Flattening a loop nest 'TENSOR_WEIGHT_X_OUTER' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:777:4) in function 'tensor_weight_x2'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:10 ; elapsed = 00:02:14 . Memory (MB): peak = 542.949 ; gain = 194.270 ; free physical = 97313 ; free virtual = 135293
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tensor_weight_x2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tensor_weight_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:631:41) to (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:635:7) in function 'tensor_weight_y1'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:09 ; elapsed = 00:02:14 . Memory (MB): peak = 542.949 ; gain = 194.270 ; free physical = 97244 ; free virtual = 135226
INFO: [SCHED 204-61] Pipelining loop 'TENSOR_WEIGHT_X_OUTER_TENSOR_WEIGHT_X_INNER'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 134.11 seconds; current allocated memory: 178.423 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [XFORM 203-541] Flattening a loop nest 'TENSOR_WEIGHT_Y_OUTER' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:594:4) in function 'tensor_weight_y1'.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 178.953 MB.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.val[1].val.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:591).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.val[2].val.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:591).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buf.val[1].val.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:591).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buf.val[2].val.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:591).
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tensor_weight_x2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tensor_weight_x2/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tensor_weight_x2/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tensor_weight_x2/Output_2_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'tensor_weight_x2' to 'ap_ctrl_hs'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:10 ; elapsed = 00:02:14 . Memory (MB): peak = 542.949 ; gain = 194.270 ; free physical = 97190 ; free virtual = 135174
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tensor_weight_y1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tensor_weight_y1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-210] Renamed object name 'tensor_weight_x2_mul_48s_19ns_66_2_1' to 'tensor_weight_x2_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'tensor_weight_x2_bkb': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tensor_weight_x2'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 180.025 MB.
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 1024, outer_half_t, 0>::shift_pixels_up' into 'tensor_weight_y2' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:665).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 1024, outer_half_t, 0>::insert_bottom_row' into 'tensor_weight_y2' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:678).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 1024, outer_half_t, 0>::getval' into 'tensor_weight_y2' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:688).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:10 ; elapsed = 00:02:14 . Memory (MB): peak = 479.047 ; gain = 130.367 ; free physical = 97154 ; free virtual = 135140
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [SCHED 204-61] Pipelining loop 'TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 134.56 seconds; current allocated memory: 178.749 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 179.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tensor_weight_y1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tensor_weight_y1/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tensor_weight_y1/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'tensor_weight_y1' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'tensor_weight_y1_buf_val_1_val_V' to 'tensor_weight_y1_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tensor_weight_y1_buf_val_2_val_V' to 'tensor_weight_y1_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tensor_weight_y1_mul_19ns_48s_66_2_1' to 'tensor_weight_y1_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'tensor_weight_y1_dEe': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tensor_weight_y1'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 180.433 MB.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:11 ; elapsed = 00:02:15 . Memory (MB): peak = 479.047 ; gain = 130.367 ; free physical = 96961 ; free virtual = 134954
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 3, tensor_half_t>::shift_pixels_left' into 'tensor_weight_x1' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:722).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 3, tensor_half_t>::insert_pixel' into 'tensor_weight_x1' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:737).
INFO: [XFORM 203-603] Inlining function 'hls::Window<1, 3, tensor_half_t>::getval' into 'tensor_weight_x1' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:746).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [RTMG 210-282] Generating pipelined core: 'tensor_weight_x2_bkb_MulnS_0'
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:11 ; elapsed = 00:02:15 . Memory (MB): peak = 479.047 ; gain = 130.363 ; free physical = 96728 ; free virtual = 134724
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-1101] Packing variable 'tmp.val.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:662) into a 144-bit variable.
INFO: [XFORM 203-1101] Packing variable 'buf.val.val.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:654) into a 144-bit variable.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'TENSOR_WEIGHT_Y_INNER' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:659) in function 'tensor_weight_y2' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:727) in function 'tensor_weight_y2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (../../input_files/hls_src/optical_flow/sdsoc/../hls/typedefs.h:51) in function 'tensor_weight_y2' completely.
INFO: [XFORM 203-501] Unrolling loop 'TENSOR_WEIGHT_Y_TMP_INIT' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:676) in function 'tensor_weight_y2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (../../input_files/hls_src/optical_flow/sdsoc/../hls/typedefs.h:51) in function 'tensor_weight_y2' completely.
INFO: [XFORM 203-501] Unrolling loop 'TENSOR_WEIGHT_Y_ACC_INIT' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:682) in function 'tensor_weight_y2' completely.
INFO: [XFORM 203-501] Unrolling loop 'TENSOR_WEIGHT_Y_TMP_OUTER' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:687) in function 'tensor_weight_y2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (../../input_files/hls_src/optical_flow/sdsoc/../hls/typedefs.h:51) in function 'tensor_weight_y2' completely.
INFO: [XFORM 203-501] Unrolling loop 'TENSOR_WEIGHT_Y_TMP_INNER' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:691) in function 'tensor_weight_y2' completely.
INFO: [XFORM 203-102] Partitioning array 'value.val.V.assign' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:631) automatically.
INFO: [XFORM 203-102] Partitioning array 'acc.val.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:680) automatically.
INFO: [XFORM 203-101] Partitioning array 'buf.val.val.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:654) in dimension 1 completely.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:11 ; elapsed = 00:02:15 . Memory (MB): peak = 542.949 ; gain = 194.270 ; free physical = 96286 ; free virtual = 134285
INFO: [SYSC 207-301] Generating SystemC RTL for tensor_weight_x2.
INFO: [VHDL 208-304] Generating VHDL RTL for tensor_weight_x2.
INFO: [VLOG 209-307] Generating Verilog RTL for tensor_weight_x2.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:11 ; elapsed = 00:02:15 . Memory (MB): peak = 479.047 ; gain = 130.363 ; free physical = 96007 ; free virtual = 134010
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:631:41) to (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:696:7) in function 'tensor_weight_y2'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:11 ; elapsed = 00:02:16 . Memory (MB): peak = 542.953 ; gain = 194.273 ; free physical = 95749 ; free virtual = 133757
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'TENSOR_WEIGHT_X_INNER' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:720) in function 'tensor_weight_x1' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:125) in function 'tensor_weight_x1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (../../input_files/hls_src/optical_flow/sdsoc/../hls/typedefs.h:59) in function 'tensor_weight_x1' completely.
INFO: [XFORM 203-501] Unrolling loop 'TENSOR_WEIGHT_X_TMP_INIT' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:735) in function 'tensor_weight_x1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' (../../input_files/hls_src/optical_flow/sdsoc/../hls/typedefs.h:59) in function 'tensor_weight_x1' completely.
INFO: [XFORM 203-501] Unrolling loop 'TENSOR_WEIGHT_X_ACC_INIT' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:741) in function 'tensor_weight_x1' completely.
INFO: [XFORM 203-501] Unrolling loop 'TENSOR_WEIGHT_X_TMP_OUTER' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:745) in function 'tensor_weight_x1' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5.1' (../../input_files/hls_src/optical_flow/sdsoc/../hls/typedefs.h:59) in function 'tensor_weight_x1' completely.
INFO: [XFORM 203-501] Unrolling loop 'TENSOR_WEIGHT_X_TMP_INNER' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:748) in function 'tensor_weight_x1' completely.
INFO: [XFORM 203-102] Partitioning array 'value.val.V.assign' (/opt/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:61) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.val.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:723) automatically.
INFO: [XFORM 203-541] Flattening a loop nest 'TENSOR_WEIGHT_Y_OUTER' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:657:4) in function 'tensor_weight_y2'.
INFO: [XFORM 203-102] Partitioning array 'acc.val.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:739) automatically.
INFO: [XFORM 203-101] Partitioning array 'buf.val.val.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:715) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf.val.val.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:715) in dimension 2 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'buf.val.val.V.0.0' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:715) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buf.val.val.V.0.1' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:715) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'buf.val.val.V.0.2' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:715) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'buf.val.val.V.0.0' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:715) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf.val.val.V.0.1' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:715) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf.val.val.V.0.2' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:715) in dimension 1 completely.
INFO: [RTMG 210-282] Generating pipelined core: 'tensor_weight_y1_dEe_MulnS_0'
INFO: [RTMG 210-278] Implementing memory 'tensor_weight_y1_bkb_ram (RAM)' using block RAMs.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.val[1].val.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:654).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf.val[2].val.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:654).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buf.val[1].val.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:654).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buf.val[2].val.V' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:654).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:12 ; elapsed = 00:02:16 . Memory (MB): peak = 542.953 ; gain = 194.273 ; free physical = 95370 ; free virtual = 133380
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tensor_weight_y2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tensor_weight_y2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:730:34) to (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:753:7) in function 'tensor_weight_x1'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:11 ; elapsed = 00:02:16 . Memory (MB): peak = 542.949 ; gain = 194.270 ; free physical = 95783 ; free virtual = 133793
INFO: [SYSC 207-301] Generating SystemC RTL for tensor_weight_y1.
INFO: [VHDL 208-304] Generating VHDL RTL for tensor_weight_y1.
INFO: [VLOG 209-307] Generating Verilog RTL for tensor_weight_y1.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:12 ; elapsed = 00:02:16 . Memory (MB): peak = 542.953 ; gain = 194.270 ; free physical = 95747 ; free virtual = 133760
INFO: [SCHED 204-61] Pipelining loop 'TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 136.01 seconds; current allocated memory: 178.791 MB.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [XFORM 203-541] Flattening a loop nest 'TENSOR_WEIGHT_X_OUTER' (../../input_files/hls_src/optical_flow/sdsoc/optical_flow.cpp:718:4) in function 'tensor_weight_x1'.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 179.312 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:12 ; elapsed = 00:02:16 . Memory (MB): peak = 542.953 ; gain = 194.270 ; free physical = 95475 ; free virtual = 133489
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tensor_weight_x1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tensor_weight_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tensor_weight_y2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tensor_weight_y2/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tensor_weight_y2/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'tensor_weight_y2' to 'ap_ctrl_hs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [SYN 201-210] Renamed object name 'tensor_weight_y2_buf_val_1_val_V' to 'tensor_weight_y2_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tensor_weight_y2_buf_val_2_val_V' to 'tensor_weight_y2_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tensor_weight_y2_mul_19ns_48s_66_2_1' to 'tensor_weight_y2_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'tensor_weight_y2_dEe': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tensor_weight_y2'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 180.472 MB.
INFO: [SCHED 204-61] Pipelining loop 'TENSOR_WEIGHT_X_OUTER_TENSOR_WEIGHT_X_INNER'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 136.47 seconds; current allocated memory: 178.435 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 178.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tensor_weight_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tensor_weight_x1/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tensor_weight_x1/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tensor_weight_x1/Output_2_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'tensor_weight_x1' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'tensor_weight_x1_mul_48s_19ns_66_2_1' to 'tensor_weight_x1_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'tensor_weight_x1_bkb': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tensor_weight_x1'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 180.036 MB.
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:47:04 2021...
INFO: [HLS 200-112] Total elapsed time: 136.91 seconds; peak allocated memory: 178.669 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 18:47:04 2021...
INFO: [RTMG 210-282] Generating pipelined core: 'tensor_weight_y2_dEe_MulnS_0'
INFO: [RTMG 210-278] Implementing memory 'tensor_weight_y2_bkb_ram (RAM)' using block RAMs.
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:47:04 2021...
INFO: [HLS 200-112] Total elapsed time: 137.23 seconds; peak allocated memory: 178.667 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 18:47:04 2021...
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:13 ; elapsed = 00:02:17 . Memory (MB): peak = 542.953 ; gain = 194.273 ; free physical = 96122 ; free virtual = 134139
INFO: [SYSC 207-301] Generating SystemC RTL for tensor_weight_y2.
INFO: [VHDL 208-304] Generating VHDL RTL for tensor_weight_y2.
INFO: [VLOG 209-307] Generating Verilog RTL for tensor_weight_y2.
INFO: [RTMG 210-282] Generating pipelined core: 'tensor_weight_x1_bkb_MulnS_0'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [Synth 8-6157] synthesizing module 'pe_empty1110' [/tmp/direct_wires/workspace/F003_syn_optical_flow/X3Y1/pe_empty1110.v:1]
	Parameter EAST_WIDTH bound to: 32 - type: integer 
	Parameter WEST_WIDTH bound to: 130 - type: integer 
	Parameter NORTH_WIDTH bound to: 324 - type: integer 
	Parameter SOUTH_WIDTH bound to: 164 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 160 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 160 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 160 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 160 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 160 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 20480 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 20480 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 160 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 160 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 160 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 160 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 160 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 160 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 160 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 160 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 160 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:13 ; elapsed = 00:02:18 . Memory (MB): peak = 542.953 ; gain = 194.270 ; free physical = 96302 ; free virtual = 134320
INFO: [SYSC 207-301] Generating SystemC RTL for tensor_weight_x1.
INFO: [VHDL 208-304] Generating VHDL RTL for tensor_weight_x1.
INFO: [VLOG 209-307] Generating Verilog RTL for tensor_weight_x1.
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (1#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (7#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Synth 8-6157] synthesizing module 'flow_calc_2' [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2.v:12]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state36 bound to: 3'b100 
	Parameter ap_const_lv64_FFFFFFFFFFFFFFFF bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2.v:59]
INFO: [Synth 8-6157] synthesizing module 'flow_calc_2_fdiv_bkb' [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_fdiv_bkb.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 16 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'flow_calc_2_ap_fdiv_14_no_dsp_32' [/tmp/direct_wires/workspace/F003_syn_optical_flow/X3Y1/.srcs/sources_1/ip/flow_calc_2_ap_fdiv_14_no_dsp_32/synth/flow_calc_2_ap_fdiv_14_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 1 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 14 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/tmp/direct_wires/workspace/F003_syn_optical_flow/X3Y1/.srcs/sources_1/ip/flow_calc_2_ap_fdiv_14_no_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/tmp/direct_wires/workspace/F003_syn_optical_flow/X3Y1/.srcs/sources_1/ip/flow_calc_2_ap_fdiv_14_no_dsp_32/synth/flow_calc_2_ap_fdiv_14_no_dsp_32.vhd:203]
INFO: [Synth 8-6157] synthesizing module 'pe_empty0111' [/tmp/direct_wires/workspace/F003_syn_optical_flow/X2Y2/pe_empty0111.v:1]
	Parameter EAST_WIDTH bound to: 162 - type: integer 
	Parameter WEST_WIDTH bound to: 32 - type: integer 
	Parameter NORTH_WIDTH bound to: 324 - type: integer 
	Parameter SOUTH_WIDTH bound to: 130 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RelayStation' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
	Parameter PAYLOAD_BITS bound to: 128 - type: integer 
	Parameter EMPTY bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter FULL bound to: 2'b10 
	Parameter ERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'RelayStation' (1#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
INFO: [Synth 8-6157] synthesizing module 'RelayStation__parameterized0' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
	Parameter PAYLOAD_BITS bound to: 160 - type: integer 
	Parameter EMPTY bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter FULL bound to: 2'b10 
	Parameter ERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'RelayStation__parameterized0' (1#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 160 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 160 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 160 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 160 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 160 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 20480 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 20480 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 160 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 160 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 160 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 160 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 160 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 160 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 160 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 160 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 160 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (7#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (8#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Synth 8-6157] synthesizing module 'flow_calc_1' [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1.v:12]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state36 bound to: 3'b100 
	Parameter ap_const_lv64_FFFFFFFFFFFFFFFF bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1.v:59]
INFO: [Synth 8-6157] synthesizing module 'flow_calc_1_fdiv_bkb' [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_fdiv_bkb.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 16 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'flow_calc_1_ap_fdiv_14_no_dsp_32' [/tmp/direct_wires/workspace/F003_syn_optical_flow/X2Y2/.srcs/sources_1/ip/flow_calc_1_ap_fdiv_14_no_dsp_32/synth/flow_calc_1_ap_fdiv_14_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 1 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 14 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/tmp/direct_wires/workspace/F003_syn_optical_flow/X2Y2/.srcs/sources_1/ip/flow_calc_1_ap_uitofp_4_no_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/tmp/direct_wires/workspace/F003_syn_optical_flow/X2Y2/.srcs/sources_1/ip/flow_calc_1_ap_fdiv_14_no_dsp_32/synth/flow_calc_1_ap_fdiv_14_no_dsp_32.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'flow_calc_2_ap_fdiv_14_no_dsp_32' (21#1) [/tmp/direct_wires/workspace/F003_syn_optical_flow/X3Y1/.srcs/sources_1/ip/flow_calc_2_ap_fdiv_14_no_dsp_32/synth/flow_calc_2_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'flow_calc_2_fdiv_bkb' (22#1) [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_fdiv_bkb.v:11]
INFO: [Synth 8-6157] synthesizing module 'flow_calc_2_uitofcud' [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_uitofcud.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'flow_calc_2_ap_uitofp_4_no_dsp_32' [/tmp/direct_wires/workspace/F003_syn_optical_flow/X3Y1/.srcs/sources_1/ip/flow_calc_2_ap_uitofp_4_no_dsp_32/synth/flow_calc_2_ap_uitofp_4_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/tmp/direct_wires/workspace/F003_syn_optical_flow/X3Y1/.srcs/sources_1/ip/flow_calc_2_ap_fdiv_14_no_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/tmp/direct_wires/workspace/F003_syn_optical_flow/X3Y1/.srcs/sources_1/ip/flow_calc_2_ap_uitofp_4_no_dsp_32/synth/flow_calc_2_ap_uitofp_4_no_dsp_32.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'flow_calc_1_ap_fdiv_14_no_dsp_32' (22#1) [/tmp/direct_wires/workspace/F003_syn_optical_flow/X2Y2/.srcs/sources_1/ip/flow_calc_1_ap_fdiv_14_no_dsp_32/synth/flow_calc_1_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'flow_calc_1_fdiv_bkb' (23#1) [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_fdiv_bkb.v:11]
INFO: [Synth 8-6157] synthesizing module 'flow_calc_1_uitofcud' [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_uitofcud.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'flow_calc_1_ap_uitofp_4_no_dsp_32' [/tmp/direct_wires/workspace/F003_syn_optical_flow/X2Y2/.srcs/sources_1/ip/flow_calc_1_ap_uitofp_4_no_dsp_32/synth/flow_calc_1_ap_uitofp_4_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/tmp/direct_wires/workspace/F003_syn_optical_flow/X2Y2/.srcs/sources_1/ip/flow_calc_1_ap_uitofp_4_no_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/tmp/direct_wires/workspace/F003_syn_optical_flow/X2Y2/.srcs/sources_1/ip/flow_calc_1_ap_uitofp_4_no_dsp_32/synth/flow_calc_1_ap_uitofp_4_no_dsp_32.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'flow_calc_2_ap_uitofp_4_no_dsp_32' (30#1) [/tmp/direct_wires/workspace/F003_syn_optical_flow/X3Y1/.srcs/sources_1/ip/flow_calc_2_ap_uitofp_4_no_dsp_32/synth/flow_calc_2_ap_uitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'flow_calc_2_uitofcud' (31#1) [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_uitofcud.v:11]
INFO: [Synth 8-6157] synthesizing module 'flow_calc_2_fpextdEe' [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_fpextdEe.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'flow_calc_2_ap_fpext_0_no_dsp_32' [/tmp/direct_wires/workspace/F003_syn_optical_flow/X3Y1/.srcs/sources_1/ip/flow_calc_2_ap_fpext_0_no_dsp_32/synth/flow_calc_2_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/tmp/direct_wires/workspace/F003_syn_optical_flow/X3Y1/.srcs/sources_1/ip/flow_calc_2_ap_fdiv_14_no_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/tmp/direct_wires/workspace/F003_syn_optical_flow/X3Y1/.srcs/sources_1/ip/flow_calc_2_ap_fpext_0_no_dsp_32/synth/flow_calc_2_ap_fpext_0_no_dsp_32.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'flow_calc_1_ap_uitofp_4_no_dsp_32' (31#1) [/tmp/direct_wires/workspace/F003_syn_optical_flow/X2Y2/.srcs/sources_1/ip/flow_calc_1_ap_uitofp_4_no_dsp_32/synth/flow_calc_1_ap_uitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'flow_calc_1_uitofcud' (32#1) [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_uitofcud.v:11]
INFO: [Synth 8-6157] synthesizing module 'flow_calc_1_fpextdEe' [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_fpextdEe.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'flow_calc_1_ap_fpext_0_no_dsp_32' [/tmp/direct_wires/workspace/F003_syn_optical_flow/X2Y2/.srcs/sources_1/ip/flow_calc_1_ap_fpext_0_no_dsp_32/synth/flow_calc_1_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/tmp/direct_wires/workspace/F003_syn_optical_flow/X2Y2/.srcs/sources_1/ip/flow_calc_1_ap_uitofp_4_no_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/tmp/direct_wires/workspace/F003_syn_optical_flow/X2Y2/.srcs/sources_1/ip/flow_calc_1_ap_fpext_0_no_dsp_32/synth/flow_calc_1_ap_fpext_0_no_dsp_32.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'flow_calc_2_ap_fpext_0_no_dsp_32' (35#1) [/tmp/direct_wires/workspace/F003_syn_optical_flow/X3Y1/.srcs/sources_1/ip/flow_calc_2_ap_fpext_0_no_dsp_32/synth/flow_calc_2_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'flow_calc_2_fpextdEe' (36#1) [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_fpextdEe.v:11]
INFO: [Synth 8-6157] synthesizing module 'flow_calc_2_mul_6eOg' [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 67 - type: integer 
	Parameter din1_WIDTH bound to: 67 - type: integer 
	Parameter dout_WIDTH bound to: 134 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'flow_calc_2_mul_6eOg_MulnS_0' [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:11]
INFO: [Synth 8-6155] done synthesizing module 'flow_calc_2_mul_6eOg_MulnS_0' (37#1) [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:11]
INFO: [Synth 8-6155] done synthesizing module 'flow_calc_2_mul_6eOg' (38#1) [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:35]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2.v:1730]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2.v:1844]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2.v:1882]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2.v:1886]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2.v:1892]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2.v:1896]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2.v:1898]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2.v:1900]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2.v:1902]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2.v:1904]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2.v:1914]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2.v:1984]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2.v:1990]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2.v:2000]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2.v:2028]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2.v:2030]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2.v:2036]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2.v:2040]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2.v:2050]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2.v:2058]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2.v:2062]
INFO: [Synth 8-256] done synthesizing module 'flow_calc_1_ap_fpext_0_no_dsp_32' (36#1) [/tmp/direct_wires/workspace/F003_syn_optical_flow/X2Y2/.srcs/sources_1/ip/flow_calc_1_ap_fpext_0_no_dsp_32/synth/flow_calc_1_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'flow_calc_1_fpextdEe' (37#1) [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_fpextdEe.v:11]
INFO: [Synth 8-6157] synthesizing module 'flow_calc_1_mul_6eOg' [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 67 - type: integer 
	Parameter din1_WIDTH bound to: 67 - type: integer 
	Parameter dout_WIDTH bound to: 134 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'flow_calc_1_mul_6eOg_MulnS_0' [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:11]
INFO: [Synth 8-6155] done synthesizing module 'flow_calc_1_mul_6eOg_MulnS_0' (38#1) [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:11]
INFO: [Synth 8-6155] done synthesizing module 'flow_calc_1_mul_6eOg' (39#1) [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:35]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1.v:1730]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1.v:1844]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1.v:1882]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1.v:1886]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1.v:1892]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1.v:1896]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1.v:1898]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1.v:1900]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1.v:1902]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1.v:1904]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1.v:1914]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1.v:1984]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1.v:1990]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1.v:2000]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1.v:2028]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1.v:2030]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1.v:2036]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1.v:2040]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1.v:2050]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1.v:2058]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1.v:2062]
INFO: [Synth 8-6155] done synthesizing module 'flow_calc_2' (39#1) [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2.v:12]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'pe_empty1110' (40#1) [/tmp/direct_wires/workspace/F003_syn_optical_flow/X3Y1/pe_empty1110.v:1]
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[129] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[128] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[127] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[126] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[125] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[124] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[123] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[122] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[121] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[120] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[119] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[118] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[117] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[116] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[115] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[114] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[113] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[112] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[111] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[110] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[109] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[108] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[107] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[106] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[105] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[104] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[103] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[102] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[101] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[100] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[99] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[98] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[97] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[96] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[95] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[94] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[93] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[92] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[91] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[90] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[89] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[88] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[87] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[86] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[85] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[84] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[83] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[82] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[81] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[80] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[79] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[78] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[77] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[76] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[75] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[74] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[73] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[72] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[71] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[70] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[69] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[68] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[67] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[66] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[65] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[64] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[63] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[62] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[61] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[60] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[59] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[58] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[57] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[56] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[55] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[54] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[53] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[52] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[51] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[50] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[49] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[48] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[47] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[46] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[45] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[44] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[43] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[42] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[41] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[40] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[39] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[38] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[37] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[36] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[35] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[34] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[33] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[323] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[322] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[321] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design flow_calc_2_mul_6eOg has unconnected port reset
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized1 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized1 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port CLK
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized21 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized21 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized21 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized21 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized21 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized77 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized77 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized77 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized77 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized77 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect__parameterized0 has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized54 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized54 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized54 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized54 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized54 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port SINIT
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port m_axis_result_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port m_axis_result_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port aclken
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port aresetn
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_a_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[27]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[26]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[25]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[24]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[23]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[22]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[21]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[20]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[19]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[18]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[17]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[16]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[15]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[14]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[13]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[12]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[11]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[10]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[9]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[8]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[5]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[4]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[3]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tdata[28]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'flow_calc_1' (40#1) [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1.v:12]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'pe_empty0111' (41#1) [/tmp/direct_wires/workspace/F003_syn_optical_flow/X2Y2/pe_empty0111.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1507.746 ; gain = 208.625 ; free physical = 95360 ; free virtual = 133380
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[323] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[322] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[321] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[320] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[319] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[318] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[317] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[316] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[315] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[314] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[313] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[312] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[311] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[310] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[309] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[308] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[307] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[306] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[305] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[304] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[303] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[302] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[301] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[300] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[299] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[298] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[297] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[296] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[295] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[294] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[293] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[292] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[291] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[290] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[289] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[288] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[287] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[286] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[285] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[284] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[283] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[282] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[281] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[280] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[279] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[278] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[277] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[276] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[275] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[274] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[273] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[272] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[271] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[270] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[269] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[268] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[267] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[266] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[265] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[264] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[263] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[262] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[261] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[260] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[259] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[258] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[257] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[256] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[255] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[254] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[253] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[252] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[251] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[250] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[249] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[248] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[247] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[246] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[245] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[244] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[243] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[242] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[241] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[240] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[239] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[238] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[237] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[236] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[235] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[234] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[233] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[232] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[231] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[230] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[229] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[228] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[227] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[226] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[225] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_north[224] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design flow_calc_1_mul_6eOg has unconnected port reset
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized1 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized1 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port CLK
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized21 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized21 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized21 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized21 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized21 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized77 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized77 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized77 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized77 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized77 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect__parameterized0 has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized54 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized54 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized54 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized54 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized54 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port SINIT
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port m_axis_result_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port m_axis_result_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port aclken
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port aresetn
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_a_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[27]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[26]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[25]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[24]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[23]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[22]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[21]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[20]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[19]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[18]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[17]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[16]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[15]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[14]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[13]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[12]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[11]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[10]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[9]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[8]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[5]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[4]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[3]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_b_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized3 has unconnected port s_axis_c_tdata[28]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1509.734 ; gain = 208.625 ; free physical = 95397 ; free virtual = 133419
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 1507.746 ; gain = 208.625 ; free physical = 95351 ; free virtual = 133379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 1507.746 ; gain = 208.625 ; free physical = 95351 ; free virtual = 133379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 1509.734 ; gain = 208.625 ; free physical = 95269 ; free virtual = 133291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 1509.734 ; gain = 208.625 ; free physical = 95267 ; free virtual = 133289
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1890 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Netlist 29-17] Analyzing 1890 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2268.773 ; gain = 0.000 ; free physical = 94570 ; free virtual = 132591
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link22/xpm_fifo_sync_inst/xpm_fifo_base_inst'
WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2269.785 ; gain = 0.000 ; free physical = 94537 ; free virtual = 132558
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link22/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link23/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link23/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_empty0111_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_empty0111_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2271.785 ; gain = 0.000 ; free physical = 94547 ; free virtual = 132568
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
INFO: [Project 1-570] Preparing netlist for logic optimization
Completed Processing XDC Constraints


Processing XDC Constraints
Initializing timing engine
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2271.785 ; gain = 0.000 ; free physical = 94311 ; free virtual = 132332
WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2269.777 ; gain = 0.000 ; free physical = 94353 ; free virtual = 132374

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 2268.773 ; gain = 1065.711 ; free physical = 93922 ; free virtual = 131943
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 2268.773 ; gain = 1065.711 ; free physical = 93918 ; free virtual = 131939
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 2268.773 ; gain = 1065.711 ; free physical = 93914 ; free virtual = 131935
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'RelayStation'
INFO: [Synth 8-5544] ROM "ready_upward" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link10/xpm_fifo_sync_inst/xpm_fifo_base_inst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                    HALF |                               01 |                               01
                    FULL |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'RelayStation'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 2268.773 ; gain = 1065.711 ; free physical = 93865 ; free virtual = 131886
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RelayStation 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 2269.785 ; gain = 1066.711 ; free physical = 93867 ; free virtual = 131889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 2269.785 ; gain = 1066.711 ; free physical = 93865 ; free virtual = 131888
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 2269.785 ; gain = 1066.711 ; free physical = 93863 ; free virtual = 131886
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'RelayStation'
INFO: [Synth 8-5544] ROM "ready_upward" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link10/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link12/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link12/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link8/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link8/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_empty1111_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_empty1111_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                    HALF |                               01 |                               01
                    FULL |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'RelayStation'
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 2269.785 ; gain = 1066.711 ; free physical = 93814 ; free virtual = 131837
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RelayStation 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 2271.785 ; gain = 1068.719 ; free physical = 93801 ; free virtual = 131826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2272.789 ; gain = 0.000 ; free physical = 93801 ; free virtual = 131825
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 2271.785 ; gain = 1068.719 ; free physical = 93800 ; free virtual = 131825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 2268.773 ; gain = 1065.711 ; free physical = 93860 ; free virtual = 131885
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Applied set_property DONT_TOUCH = true for stream_in_link22/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for stream_in_link23/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 2271.785 ; gain = 1068.719 ; free physical = 93868 ; free virtual = 131892
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_121_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_2_fu_103_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 2269.785 ; gain = 1066.711 ; free physical = 93832 ; free virtual = 131857
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 2271.785 ; gain = 1068.719 ; free physical = 93745 ; free virtual = 131771
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   4 Input      7 Bit       Adders := 6     
	   3 Input      7 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               18 Bit    Registers := 2     
	                8 Bit    Registers := 10    
	                7 Bit    Registers := 9     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 31    
+---RAMs : 
	               4K Bit         RAMs := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module output_fun 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               18 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 2271.785 ; gain = 1067.719 ; free physical = 93733 ; free virtual = 131760
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 2271.785 ; gain = 1067.719 ; free physical = 93734 ; free virtual = 131761
---------------------------------------------------------------------------------
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link11/xpm_fifo_sync_inst/xpm_fifo_base_inst'
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 2271.785 ; gain = 1067.719 ; free physical = 93739 ; free virtual = 131766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 2269.777 ; gain = 1066.711 ; free physical = 93735 ; free virtual = 131763
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 2269.777 ; gain = 1066.711 ; free physical = 93735 ; free virtual = 131763
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 2269.777 ; gain = 1066.711 ; free physical = 93733 ; free virtual = 131760
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'RelayStation'
INFO: [Synth 8-5544] ROM "ready_upward" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'RelayStation'
INFO: [Synth 8-5544] ROM "ready_upward" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                    HALF |                               01 |                               01
                    FULL |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'RelayStation'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 2271.785 ; gain = 1067.719 ; free physical = 93672 ; free virtual = 131700
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                    HALF |                               01 |                               01
                    FULL |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'RelayStation'
INFO: [Project 1-570] Preparing netlist for logic optimization
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 2269.777 ; gain = 1066.711 ; free physical = 93666 ; free virtual = 131695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              160 Bit    Registers := 6     
+---Muxes : 
	   2 Input    160 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RelayStation 
Detailed RTL Component Info : 
+---Registers : 
	              160 Bit    Registers := 2     
+---Muxes : 
	   2 Input    160 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------

Processing XDC Constraints
Initializing timing engine
INFO: [Synth 8-5545] ROM "output_fun_inst/tmp_2_fu_103_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "output_fun_inst/exitcond_fu_121_p2" won't be mapped to RAM because it is too sparse

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RelayStation 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link11/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link13/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link13/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link9/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link9/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_empty1110_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_empty1110_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2273.773 ; gain = 0.000 ; free physical = 93609 ; free virtual = 131639
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link1/xpm_fifo_sync_inst/xpm_fifo_base_inst'
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:47:16 2021...
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:47:16 2021...
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [HLS 200-112] Total elapsed time: 149.39 seconds; peak allocated memory: 180.433 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 18:47:16 2021...
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link1/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_empty0101_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_empty0101_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [HLS 200-112] Total elapsed time: 149.43 seconds; peak allocated memory: 180.025 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 18:47:16 2021...
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2276.797 ; gain = 0.000 ; free physical = 94226 ; free virtual = 132257
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:44 . Memory (MB): peak = 2269.777 ; gain = 1066.711 ; free physical = 94586 ; free virtual = 132617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 2271.785 ; gain = 1068.719 ; free physical = 94697 ; free virtual = 132727
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link22/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_2_1/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link23/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_2_1/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:47:17 2021...
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 2271.785 ; gain = 1067.719 ; free physical = 94918 ; free virtual = 132949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [HLS 200-112] Total elapsed time: 150.31 seconds; peak allocated memory: 180.472 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 18:47:17 2021...
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:47:17 2021...
INFO: [HLS 200-112] Total elapsed time: 150.46 seconds; peak allocated memory: 180.036 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 18:47:17 2021...
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:46 . Memory (MB): peak = 2272.789 ; gain = 1069.719 ; free physical = 95647 ; free virtual = 133678
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:46 . Memory (MB): peak = 2272.789 ; gain = 1069.719 ; free physical = 95647 ; free virtual = 133678
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for stream_in_link12/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for stream_in_link8/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for stream_in_link10/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:46 . Memory (MB): peak = 2272.789 ; gain = 1069.719 ; free physical = 95644 ; free virtual = 133675
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'RelayStation'
INFO: [Synth 8-5544] ROM "ready_upward" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_96_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                    HALF |                               01 |                               01
                    FULL |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'RelayStation'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:46 . Memory (MB): peak = 2272.789 ; gain = 1069.719 ; free physical = 95593 ; free virtual = 133625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 6     
	   4 Input      7 Bit       Adders := 9     
	   3 Input      7 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	                8 Bit    Registers := 15    
	                7 Bit    Registers := 12    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 49    
+---Multipliers : 
	                34x34  Multipliers := 3     
+---RAMs : 
	               4K Bit         RAMs := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 27    
	   3 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RelayStation 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module outer_product1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Multipliers : 
	                34x34  Multipliers := 3     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
INFO: [Synth 8-5546] ROM "outer_product1_inst/exitcond_flatten_fu_96_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product1_prj/outer_product1/syn/verilog/outer_product1.v:380]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product1_prj/outer_product1/syn/verilog/outer_product1.v:386]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product1_prj/outer_product1/syn/verilog/outer_product1.v:392]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:45 . Memory (MB): peak = 2273.773 ; gain = 1069.711 ; free physical = 95568 ; free virtual = 133601
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:45 . Memory (MB): peak = 2273.773 ; gain = 1069.711 ; free physical = 95570 ; free virtual = 133604
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element outer_product1_inst/tmp_V_1_reg_212_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product1_prj/outer_product1/syn/verilog/outer_product1.v:186]
WARNING: [Synth 8-6014] Unused sequential element outer_product1_inst/tmp_V_2_reg_217_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product1_prj/outer_product1/syn/verilog/outer_product1.v:187]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product1_prj/outer_product1/syn/verilog/outer_product1.v:380]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product1_prj/outer_product1/syn/verilog/outer_product1.v:380]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product1_prj/outer_product1/syn/verilog/outer_product1.v:380]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product1_prj/outer_product1/syn/verilog/outer_product1.v:380]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product1_prj/outer_product1/syn/verilog/outer_product1.v:380]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product1_prj/outer_product1/syn/verilog/outer_product1.v:380]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product1_prj/outer_product1/syn/verilog/outer_product1.v:380]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product1_prj/outer_product1/syn/verilog/outer_product1.v:380]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product1_prj/outer_product1/syn/verilog/outer_product1.v:386]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product1_prj/outer_product1/syn/verilog/outer_product1.v:386]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product1_prj/outer_product1/syn/verilog/outer_product1.v:386]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product1_prj/outer_product1/syn/verilog/outer_product1.v:386]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product1_prj/outer_product1/syn/verilog/outer_product1.v:386]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product1_prj/outer_product1/syn/verilog/outer_product1.v:386]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product1_prj/outer_product1/syn/verilog/outer_product1.v:386]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product1_prj/outer_product1/syn/verilog/outer_product1.v:386]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product1_prj/outer_product1/syn/verilog/outer_product1.v:392]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product1_prj/outer_product1/syn/verilog/outer_product1.v:392]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product1_prj/outer_product1/syn/verilog/outer_product1.v:392]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product1_prj/outer_product1/syn/verilog/outer_product1.v:392]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product1_prj/outer_product1/syn/verilog/outer_product1.v:392]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product1_prj/outer_product1/syn/verilog/outer_product1.v:392]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product1_prj/outer_product1/syn/verilog/outer_product1.v:392]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product1_prj/outer_product1/syn/verilog/outer_product1.v:392]
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for stream_in_link11/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for stream_in_link9/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for stream_in_link13/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:45 . Memory (MB): peak = 2273.773 ; gain = 1069.711 ; free physical = 95568 ; free virtual = 133602
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_96_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:45 . Memory (MB): peak = 2273.773 ; gain = 1069.711 ; free physical = 95544 ; free virtual = 133577
---------------------------------------------------------------------------------
DSP Report: Generating DSP outer_product1_inst/p_Val2_2_fu_126_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP outer_product1_inst/p_Val2_2_fu_126_p2.
DSP Report: register A is absorbed into DSP outer_product1_inst/p_Val2_2_fu_126_p2.
DSP Report: operator outer_product1_inst/p_Val2_2_fu_126_p2 is absorbed into DSP outer_product1_inst/p_Val2_2_fu_126_p2.
DSP Report: operator outer_product1_inst/p_Val2_2_fu_126_p2 is absorbed into DSP outer_product1_inst/p_Val2_2_fu_126_p2.
DSP Report: Generating DSP outer_product1_inst/p_Val2_2_fu_126_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP outer_product1_inst/p_Val2_2_fu_126_p2.
DSP Report: register A is absorbed into DSP outer_product1_inst/p_Val2_2_fu_126_p2.
DSP Report: operator outer_product1_inst/p_Val2_2_fu_126_p2 is absorbed into DSP outer_product1_inst/p_Val2_2_fu_126_p2.
DSP Report: operator outer_product1_inst/p_Val2_2_fu_126_p2 is absorbed into DSP outer_product1_inst/p_Val2_2_fu_126_p2.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
DSP Report: Generating DSP outer_product1_inst/p_Val2_2_fu_126_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP outer_product1_inst/p_Val2_2_fu_126_p2.
DSP Report: register A is absorbed into DSP outer_product1_inst/p_Val2_2_fu_126_p2.
DSP Report: operator outer_product1_inst/p_Val2_2_fu_126_p2 is absorbed into DSP outer_product1_inst/p_Val2_2_fu_126_p2.
DSP Report: operator outer_product1_inst/p_Val2_2_fu_126_p2 is absorbed into DSP outer_product1_inst/p_Val2_2_fu_126_p2.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
DSP Report: Generating DSP outer_product1_inst/p_Val2_2_fu_126_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP outer_product1_inst/p_Val2_2_fu_126_p2.
DSP Report: register A is absorbed into DSP outer_product1_inst/p_Val2_2_fu_126_p2.
DSP Report: operator outer_product1_inst/p_Val2_2_fu_126_p2 is absorbed into DSP outer_product1_inst/p_Val2_2_fu_126_p2.
Detailed RTL Component Info : 
DSP Report: operator outer_product1_inst/p_Val2_2_fu_126_p2 is absorbed into DSP outer_product1_inst/p_Val2_2_fu_126_p2.
+---Adders : 
	   4 Input      8 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 6     
	   4 Input      7 Bit       Adders := 9     
	   3 Input      7 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	                8 Bit    Registers := 15    
	                7 Bit    Registers := 12    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 49    
+---Multipliers : 
	                34x34  Multipliers := 3     
+---RAMs : 
	               4K Bit         RAMs := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module outer_product2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Multipliers : 
	                34x34  Multipliers := 3     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:47 . Memory (MB): peak = 2276.797 ; gain = 1073.727 ; free physical = 95544 ; free virtual = 133579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
DSP Report: Generating DSP outer_product1_inst/p_Val2_3_fu_150_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP outer_product1_inst/p_Val2_3_fu_150_p2.
DSP Report: register A is absorbed into DSP outer_product1_inst/p_Val2_3_fu_150_p2.
DSP Report: operator outer_product1_inst/p_Val2_3_fu_150_p2 is absorbed into DSP outer_product1_inst/p_Val2_3_fu_150_p2.
DSP Report: operator outer_product1_inst/p_Val2_3_fu_150_p2 is absorbed into DSP outer_product1_inst/p_Val2_3_fu_150_p2.
DSP Report: Generating DSP outer_product1_inst/p_Val2_3_fu_150_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP outer_product1_inst/p_Val2_3_fu_150_p2.
DSP Report: register A is absorbed into DSP outer_product1_inst/p_Val2_3_fu_150_p2.
DSP Report: operator outer_product1_inst/p_Val2_3_fu_150_p2 is absorbed into DSP outer_product1_inst/p_Val2_3_fu_150_p2.
DSP Report: operator outer_product1_inst/p_Val2_3_fu_150_p2 is absorbed into DSP outer_product1_inst/p_Val2_3_fu_150_p2.
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:47 . Memory (MB): peak = 2276.797 ; gain = 1073.727 ; free physical = 95544 ; free virtual = 133579
---------------------------------------------------------------------------------
DSP Report: Generating DSP outer_product1_inst/p_Val2_3_fu_150_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP outer_product1_inst/p_Val2_3_fu_150_p2.
DSP Report: register A is absorbed into DSP outer_product1_inst/p_Val2_3_fu_150_p2.
DSP Report: operator outer_product1_inst/p_Val2_3_fu_150_p2 is absorbed into DSP outer_product1_inst/p_Val2_3_fu_150_p2.
DSP Report: operator outer_product1_inst/p_Val2_3_fu_150_p2 is absorbed into DSP outer_product1_inst/p_Val2_3_fu_150_p2.
DSP Report: Generating DSP outer_product1_inst/p_Val2_3_fu_150_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP outer_product1_inst/p_Val2_3_fu_150_p2.
DSP Report: register A is absorbed into DSP outer_product1_inst/p_Val2_3_fu_150_p2.
DSP Report: operator outer_product1_inst/p_Val2_3_fu_150_p2 is absorbed into DSP outer_product1_inst/p_Val2_3_fu_150_p2.
DSP Report: operator outer_product1_inst/p_Val2_3_fu_150_p2 is absorbed into DSP outer_product1_inst/p_Val2_3_fu_150_p2.
DSP Report: Generating DSP outer_product1_inst/p_Val2_4_fu_170_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP outer_product1_inst/p_Val2_4_fu_170_p2.
DSP Report: register A is absorbed into DSP outer_product1_inst/p_Val2_4_fu_170_p2.
DSP Report: operator outer_product1_inst/p_Val2_4_fu_170_p2 is absorbed into DSP outer_product1_inst/p_Val2_4_fu_170_p2.
DSP Report: operator outer_product1_inst/p_Val2_4_fu_170_p2 is absorbed into DSP outer_product1_inst/p_Val2_4_fu_170_p2.
DSP Report: Generating DSP outer_product1_inst/p_Val2_4_fu_170_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP outer_product1_inst/p_Val2_4_fu_170_p2.
DSP Report: register A is absorbed into DSP outer_product1_inst/p_Val2_4_fu_170_p2.
DSP Report: operator outer_product1_inst/p_Val2_4_fu_170_p2 is absorbed into DSP outer_product1_inst/p_Val2_4_fu_170_p2.
DSP Report: operator outer_product1_inst/p_Val2_4_fu_170_p2 is absorbed into DSP outer_product1_inst/p_Val2_4_fu_170_p2.
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
DSP Report: Generating DSP outer_product1_inst/p_Val2_4_fu_170_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP outer_product1_inst/p_Val2_4_fu_170_p2.
DSP Report: register A is absorbed into DSP outer_product1_inst/p_Val2_4_fu_170_p2.
DSP Report: operator outer_product1_inst/p_Val2_4_fu_170_p2 is absorbed into DSP outer_product1_inst/p_Val2_4_fu_170_p2.
DSP Report: operator outer_product1_inst/p_Val2_4_fu_170_p2 is absorbed into DSP outer_product1_inst/p_Val2_4_fu_170_p2.
DSP Report: Generating DSP outer_product1_inst/p_Val2_4_fu_170_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP outer_product1_inst/p_Val2_4_fu_170_p2.
DSP Report: register A is absorbed into DSP outer_product1_inst/p_Val2_4_fu_170_p2.
DSP Report: operator outer_product1_inst/p_Val2_4_fu_170_p2 is absorbed into DSP outer_product1_inst/p_Val2_4_fu_170_p2.
DSP Report: operator outer_product1_inst/p_Val2_4_fu_170_p2 is absorbed into DSP outer_product1_inst/p_Val2_4_fu_170_p2.
Applied set_property DONT_TOUCH = true for stream_in_link1/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:47 . Memory (MB): peak = 2276.797 ; gain = 1073.727 ; free physical = 95536 ; free virtual = 133572
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/fifo_w32_d3072_A.v:93]
INFO: [Synth 8-4471] merging register 'buf_V_2_addr_reg_1454_reg[9:0]' into 'buf_V_1_addr_reg_1448_reg[9:0]' [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calc.v:338]
INFO: [Synth 8-4471] merging register 'buf_V_3_addr_reg_1460_reg[9:0]' into 'buf_V_1_addr_reg_1448_reg[9:0]' [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calc.v:354]
INFO: [Synth 8-4471] merging register 'buf_V_4_addr_reg_1466_reg[9:0]' into 'buf_V_1_addr_reg_1448_reg[9:0]' [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calc.v:370]
INFO: [Synth 8-4471] merging register 'p_Val2_25_4_reg_1519_reg[10:0]' into 'mul_reg_1509_reg[10:0]' [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calc.v:1019]
INFO: [Synth 8-4471] merging register 'p_Val2_28_4_reg_1524_reg[10:0]' into 'mul_reg_1509_reg[10:0]' [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calc.v:1015]
INFO: [Synth 8-4471] merging register 'mul8_reg_1546_reg[10:0]' into 'mul_reg_1509_reg[10:0]' [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calc.v:1029]
INFO: [Synth 8-4471] merging register 'mul3_reg_1556_reg[10:0]' into 'mul_reg_1509_reg[10:0]' [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calc.v:1027]
WARNING: [Synth 8-6014] Unused sequential element buf_V_2_addr_reg_1454_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calc.v:338]
WARNING: [Synth 8-6014] Unused sequential element buf_V_3_addr_reg_1460_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calc.v:354]
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element buf_V_4_addr_reg_1466_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calc.v:370]
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_437_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_425_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calc.v:1025]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calc.v:1021]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calc.v:1017]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_3_reg_1485_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calc.v:592]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calc.v:1025]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calc.v:1025]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calc.v:1021]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calc.v:1021]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calc.v:1017]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calc.v:1017]
INFO: [Synth 8-5546] ROM "outer_product2_inst/exitcond_flatten_fu_96_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product2_prj/outer_product2/syn/verilog/outer_product2.v:384]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product2_prj/outer_product2/syn/verilog/outer_product2.v:390]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product2_prj/outer_product2/syn/verilog/outer_product2.v:396]
WARNING: [Synth 8-6014] Unused sequential element outer_product2_inst/tmp_V_3_reg_233_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product2_prj/outer_product2/syn/verilog/outer_product2.v:189]
WARNING: [Synth 8-6014] Unused sequential element outer_product2_inst/tmp_V_1_reg_223_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product2_prj/outer_product2/syn/verilog/outer_product2.v:187]
WARNING: [Synth 8-6014] Unused sequential element outer_product2_inst/tmp_V_2_reg_228_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product2_prj/outer_product2/syn/verilog/outer_product2.v:188]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product2_prj/outer_product2/syn/verilog/outer_product2.v:384]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product2_prj/outer_product2/syn/verilog/outer_product2.v:384]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product2_prj/outer_product2/syn/verilog/outer_product2.v:384]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product2_prj/outer_product2/syn/verilog/outer_product2.v:384]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product2_prj/outer_product2/syn/verilog/outer_product2.v:384]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product2_prj/outer_product2/syn/verilog/outer_product2.v:384]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product2_prj/outer_product2/syn/verilog/outer_product2.v:384]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product2_prj/outer_product2/syn/verilog/outer_product2.v:384]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product2_prj/outer_product2/syn/verilog/outer_product2.v:390]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product2_prj/outer_product2/syn/verilog/outer_product2.v:390]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product2_prj/outer_product2/syn/verilog/outer_product2.v:390]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product2_prj/outer_product2/syn/verilog/outer_product2.v:390]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product2_prj/outer_product2/syn/verilog/outer_product2.v:390]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product2_prj/outer_product2/syn/verilog/outer_product2.v:390]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product2_prj/outer_product2/syn/verilog/outer_product2.v:390]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product2_prj/outer_product2/syn/verilog/outer_product2.v:390]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product2_prj/outer_product2/syn/verilog/outer_product2.v:396]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product2_prj/outer_product2/syn/verilog/outer_product2.v:396]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product2_prj/outer_product2/syn/verilog/outer_product2.v:396]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product2_prj/outer_product2/syn/verilog/outer_product2.v:396]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product2_prj/outer_product2/syn/verilog/outer_product2.v:396]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product2_prj/outer_product2/syn/verilog/outer_product2.v:396]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product2_prj/outer_product2/syn/verilog/outer_product2.v:396]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/outer_product2_prj/outer_product2/syn/verilog/outer_product2.v:396]
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM mem_reg
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 2276.797 ; gain = 1073.727 ; free physical = 95475 ; free virtual = 133511
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 2     
	   4 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 3     
	   4 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               54 Bit    Registers := 2     
	               46 Bit    Registers := 1     
	               32 Bit    Registers := 10    
	               29 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               21 Bit    Registers := 3     
	               19 Bit    Registers := 1     
	               17 Bit    Registers := 12    
	               15 Bit    Registers := 4     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 46    
+---RAMs : 
	              96K Bit         RAMs := 1     
	              32K Bit         RAMs := 4     
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 9     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 22    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module gradient_xyz_calcbkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module fifo_w32_d3072_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              96K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module gradient_xyz_calc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 2     
	   4 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 3     
	   4 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               54 Bit    Registers := 2     
	               46 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               29 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               21 Bit    Registers := 3     
	               19 Bit    Registers := 1     
	               17 Bit    Registers := 12    
	               15 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 2272.789 ; gain = 1069.719 ; free physical = 95469 ; free virtual = 133508
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+-------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|pe_empty1111 | A2*B2            | 18     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_empty1111 | (PCIN>>17)+A2*B2 | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_empty1111 | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_empty1111 | (PCIN>>17)+A2*B2 | 18     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_empty1111 | A2*B2            | 18     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_empty1111 | (PCIN>>17)+A2*B2 | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_empty1111 | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_empty1111 | (PCIN>>17)+A2*B2 | 18     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_empty1111 | A2*B2            | 18     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_empty1111 | (PCIN>>17)+A2*B2 | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_empty1111 | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_empty1111 | (PCIN>>17)+A2*B2 | 18     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+-------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link12/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link8/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link10/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
DSP Report: Generating DSP outer_product2_inst/p_Val2_3_fu_133_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP outer_product2_inst/p_Val2_3_fu_133_p2.
DSP Report: register A is absorbed into DSP outer_product2_inst/p_Val2_3_fu_133_p2.
DSP Report: operator outer_product2_inst/p_Val2_3_fu_133_p2 is absorbed into DSP outer_product2_inst/p_Val2_3_fu_133_p2.
DSP Report: operator outer_product2_inst/p_Val2_3_fu_133_p2 is absorbed into DSP outer_product2_inst/p_Val2_3_fu_133_p2.
DSP Report: Generating DSP outer_product2_inst/p_Val2_3_fu_133_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP outer_product2_inst/p_Val2_3_fu_133_p2.
DSP Report: register A is absorbed into DSP outer_product2_inst/p_Val2_3_fu_133_p2.
DSP Report: operator outer_product2_inst/p_Val2_3_fu_133_p2 is absorbed into DSP outer_product2_inst/p_Val2_3_fu_133_p2.
DSP Report: operator outer_product2_inst/p_Val2_3_fu_133_p2 is absorbed into DSP outer_product2_inst/p_Val2_3_fu_133_p2.
DSP Report: Generating DSP outer_product2_inst/p_Val2_3_fu_133_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP outer_product2_inst/p_Val2_3_fu_133_p2.
DSP Report: register A is absorbed into DSP outer_product2_inst/p_Val2_3_fu_133_p2.
DSP Report: operator outer_product2_inst/p_Val2_3_fu_133_p2 is absorbed into DSP outer_product2_inst/p_Val2_3_fu_133_p2.
DSP Report: operator outer_product2_inst/p_Val2_3_fu_133_p2 is absorbed into DSP outer_product2_inst/p_Val2_3_fu_133_p2.
DSP Report: Generating DSP outer_product2_inst/p_Val2_3_fu_133_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP outer_product2_inst/p_Val2_3_fu_133_p2.
DSP Report: register A is absorbed into DSP outer_product2_inst/p_Val2_3_fu_133_p2.
DSP Report: operator outer_product2_inst/p_Val2_3_fu_133_p2 is absorbed into DSP outer_product2_inst/p_Val2_3_fu_133_p2.
DSP Report: operator outer_product2_inst/p_Val2_3_fu_133_p2 is absorbed into DSP outer_product2_inst/p_Val2_3_fu_133_p2.
DSP Report: Generating DSP outer_product2_inst/p_Val2_4_fu_157_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP outer_product2_inst/p_Val2_4_fu_157_p2.
DSP Report: register A is absorbed into DSP outer_product2_inst/p_Val2_4_fu_157_p2.
DSP Report: operator outer_product2_inst/p_Val2_4_fu_157_p2 is absorbed into DSP outer_product2_inst/p_Val2_4_fu_157_p2.
DSP Report: operator outer_product2_inst/p_Val2_4_fu_157_p2 is absorbed into DSP outer_product2_inst/p_Val2_4_fu_157_p2.
DSP Report: Generating DSP outer_product2_inst/p_Val2_4_fu_157_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP outer_product2_inst/p_Val2_4_fu_157_p2.
DSP Report: register A is absorbed into DSP outer_product2_inst/p_Val2_4_fu_157_p2.
DSP Report: operator outer_product2_inst/p_Val2_4_fu_157_p2 is absorbed into DSP outer_product2_inst/p_Val2_4_fu_157_p2.
DSP Report: operator outer_product2_inst/p_Val2_4_fu_157_p2 is absorbed into DSP outer_product2_inst/p_Val2_4_fu_157_p2.
DSP Report: Generating DSP outer_product2_inst/p_Val2_4_fu_157_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP outer_product2_inst/p_Val2_4_fu_157_p2.
DSP Report: register A is absorbed into DSP outer_product2_inst/p_Val2_4_fu_157_p2.
DSP Report: operator outer_product2_inst/p_Val2_4_fu_157_p2 is absorbed into DSP outer_product2_inst/p_Val2_4_fu_157_p2.
DSP Report: operator outer_product2_inst/p_Val2_4_fu_157_p2 is absorbed into DSP outer_product2_inst/p_Val2_4_fu_157_p2.
DSP Report: Generating DSP outer_product2_inst/p_Val2_4_fu_157_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP outer_product2_inst/p_Val2_4_fu_157_p2.
DSP Report: register A is absorbed into DSP outer_product2_inst/p_Val2_4_fu_157_p2.
DSP Report: operator outer_product2_inst/p_Val2_4_fu_157_p2 is absorbed into DSP outer_product2_inst/p_Val2_4_fu_157_p2.
DSP Report: operator outer_product2_inst/p_Val2_4_fu_157_p2 is absorbed into DSP outer_product2_inst/p_Val2_4_fu_157_p2.
DSP Report: Generating DSP outer_product2_inst/p_Val2_5_fu_181_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP outer_product2_inst/p_Val2_5_fu_181_p2.
DSP Report: register A is absorbed into DSP outer_product2_inst/p_Val2_5_fu_181_p2.
DSP Report: operator outer_product2_inst/p_Val2_5_fu_181_p2 is absorbed into DSP outer_product2_inst/p_Val2_5_fu_181_p2.
DSP Report: operator outer_product2_inst/p_Val2_5_fu_181_p2 is absorbed into DSP outer_product2_inst/p_Val2_5_fu_181_p2.
DSP Report: Generating DSP outer_product2_inst/p_Val2_5_fu_181_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP outer_product2_inst/p_Val2_5_fu_181_p2.
DSP Report: register A is absorbed into DSP outer_product2_inst/p_Val2_5_fu_181_p2.
DSP Report: operator outer_product2_inst/p_Val2_5_fu_181_p2 is absorbed into DSP outer_product2_inst/p_Val2_5_fu_181_p2.
DSP Report: operator outer_product2_inst/p_Val2_5_fu_181_p2 is absorbed into DSP outer_product2_inst/p_Val2_5_fu_181_p2.
DSP Report: Generating DSP outer_product2_inst/p_Val2_5_fu_181_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP outer_product2_inst/p_Val2_5_fu_181_p2.
DSP Report: register A is absorbed into DSP outer_product2_inst/p_Val2_5_fu_181_p2.
DSP Report: operator outer_product2_inst/p_Val2_5_fu_181_p2 is absorbed into DSP outer_product2_inst/p_Val2_5_fu_181_p2.
DSP Report: operator outer_product2_inst/p_Val2_5_fu_181_p2 is absorbed into DSP outer_product2_inst/p_Val2_5_fu_181_p2.
DSP Report: Generating DSP outer_product2_inst/p_Val2_5_fu_181_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP outer_product2_inst/p_Val2_5_fu_181_p2.
DSP Report: register A is absorbed into DSP outer_product2_inst/p_Val2_5_fu_181_p2.
DSP Report: operator outer_product2_inst/p_Val2_5_fu_181_p2 is absorbed into DSP outer_product2_inst/p_Val2_5_fu_181_p2.
DSP Report: operator outer_product2_inst/p_Val2_5_fu_181_p2 is absorbed into DSP outer_product2_inst/p_Val2_5_fu_181_p2.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calc.v:1021]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calc.v:1017]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calc.v:1025]
WARNING: [Synth 8-3936] Found unconnected internal register 'gradient_xyz_calc_inst/p_Val2_28_4_reg_1524_reg' and it is trimmed from '21' to '6' bits. [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calc.v:584]
WARNING: [Synth 8-3936] Found unconnected internal register 'gradient_xyz_calc_inst/p_Val2_25_4_reg_1519_reg' and it is trimmed from '21' to '6' bits. [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calc.v:583]
INFO: [Synth 8-5546] ROM "gradient_xyz_calc_inst/exitcond_flatten_fu_425_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gradient_xyz_calc_inst/exitcond_fu_437_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calc.v:1021]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calc.v:1017]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calc.v:1025]
DSP Report: Generating DSP gradient_xyz_calc_inst/mul8_fu_1227_p2, operation Mode is: (A:0x15556)*B2.
DSP Report: register B is absorbed into DSP gradient_xyz_calc_inst/mul8_fu_1227_p2.
DSP Report: operator gradient_xyz_calc_inst/mul8_fu_1227_p2 is absorbed into DSP gradient_xyz_calc_inst/mul8_fu_1227_p2.
DSP Report: operator gradient_xyz_calc_inst/mul8_fu_1227_p2 is absorbed into DSP gradient_xyz_calc_inst/mul8_fu_1227_p2.
DSP Report: Generating DSP gradient_xyz_calc_inst/mul8_fu_1227_p2, operation Mode is: (PCIN>>17)+(A:0xaaaa)*B2.
DSP Report: register B is absorbed into DSP gradient_xyz_calc_inst/mul8_fu_1227_p2.
DSP Report: operator gradient_xyz_calc_inst/mul8_fu_1227_p2 is absorbed into DSP gradient_xyz_calc_inst/mul8_fu_1227_p2.
DSP Report: operator gradient_xyz_calc_inst/mul8_fu_1227_p2 is absorbed into DSP gradient_xyz_calc_inst/mul8_fu_1227_p2.
DSP Report: Generating DSP gradient_xyz_calc_inst/mul8_fu_1227_p2, operation Mode is: A*(B:0x15556).
DSP Report: operator gradient_xyz_calc_inst/mul8_fu_1227_p2 is absorbed into DSP gradient_xyz_calc_inst/mul8_fu_1227_p2.
DSP Report: operator gradient_xyz_calc_inst/mul8_fu_1227_p2 is absorbed into DSP gradient_xyz_calc_inst/mul8_fu_1227_p2.
DSP Report: Generating DSP gradient_xyz_calc_inst/mul8_fu_1227_p2, operation Mode is: (PCIN>>17)+A*(B:0xaaaa).
DSP Report: operator gradient_xyz_calc_inst/mul8_fu_1227_p2 is absorbed into DSP gradient_xyz_calc_inst/mul8_fu_1227_p2.
DSP Report: operator gradient_xyz_calc_inst/mul8_fu_1227_p2 is absorbed into DSP gradient_xyz_calc_inst/mul8_fu_1227_p2.
DSP Report: Generating DSP gradient_xyz_calc_inst/mul3_fu_1246_p2, operation Mode is: (A:0x15556)*B2.
DSP Report: register B is absorbed into DSP gradient_xyz_calc_inst/mul3_fu_1246_p2.
DSP Report: operator gradient_xyz_calc_inst/mul3_fu_1246_p2 is absorbed into DSP gradient_xyz_calc_inst/mul3_fu_1246_p2.
DSP Report: operator gradient_xyz_calc_inst/mul3_fu_1246_p2 is absorbed into DSP gradient_xyz_calc_inst/mul3_fu_1246_p2.
DSP Report: Generating DSP gradient_xyz_calc_inst/mul3_fu_1246_p2, operation Mode is: (PCIN>>17)+(A:0xaaaa)*B2.
DSP Report: register B is absorbed into DSP gradient_xyz_calc_inst/mul3_fu_1246_p2.
DSP Report: operator gradient_xyz_calc_inst/mul3_fu_1246_p2 is absorbed into DSP gradient_xyz_calc_inst/mul3_fu_1246_p2.
DSP Report: operator gradient_xyz_calc_inst/mul3_fu_1246_p2 is absorbed into DSP gradient_xyz_calc_inst/mul3_fu_1246_p2.
DSP Report: Generating DSP gradient_xyz_calc_inst/mul3_fu_1246_p2, operation Mode is: A*(B:0x15556).
DSP Report: operator gradient_xyz_calc_inst/mul3_fu_1246_p2 is absorbed into DSP gradient_xyz_calc_inst/mul3_fu_1246_p2.
DSP Report: operator gradient_xyz_calc_inst/mul3_fu_1246_p2 is absorbed into DSP gradient_xyz_calc_inst/mul3_fu_1246_p2.
DSP Report: Generating DSP gradient_xyz_calc_inst/mul3_fu_1246_p2, operation Mode is: (PCIN>>17)+A*(B:0xaaaa).
DSP Report: operator gradient_xyz_calc_inst/mul3_fu_1246_p2 is absorbed into DSP gradient_xyz_calc_inst/mul3_fu_1246_p2.
DSP Report: operator gradient_xyz_calc_inst/mul3_fu_1246_p2 is absorbed into DSP gradient_xyz_calc_inst/mul3_fu_1246_p2.
DSP Report: Generating DSP gradient_xyz_calc_inst/mul_fu_854_p2, operation Mode is: A2*(B:0x15556).
DSP Report: register A is absorbed into DSP gradient_xyz_calc_inst/mul_fu_854_p2.
DSP Report: operator gradient_xyz_calc_inst/mul_fu_854_p2 is absorbed into DSP gradient_xyz_calc_inst/mul_fu_854_p2.
DSP Report: operator gradient_xyz_calc_inst/mul_fu_854_p2 is absorbed into DSP gradient_xyz_calc_inst/mul_fu_854_p2.
DSP Report: Generating DSP gradient_xyz_calc_inst/mul_fu_854_p2, operation Mode is: (PCIN>>17)+A2*(B:0xaaaa).
DSP Report: register A is absorbed into DSP gradient_xyz_calc_inst/mul_fu_854_p2.
DSP Report: operator gradient_xyz_calc_inst/mul_fu_854_p2 is absorbed into DSP gradient_xyz_calc_inst/mul_fu_854_p2.
DSP Report: operator gradient_xyz_calc_inst/mul_fu_854_p2 is absorbed into DSP gradient_xyz_calc_inst/mul_fu_854_p2.
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[33] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[32] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
WARNING: [Synth 8-3936] Found unconnected internal register 'gradient_xyz_calc_inst/buf_V_1_U/gradient_xyz_calcbkb_ram_U/q0_reg' and it is trimmed from '32' to '28' bits. [/tmp/direct_wires/workspace/F002_hls_optical_flow/gradient_xyz_calc_prj/gradient_xyz_calc/syn/verilog/gradient_xyz_calcbkb.v:36]
INFO: [Synth 8-5784] Optimized 13 bits of RAM "gradient_xyz_calc_inst/buf_V_4_U/gradient_xyz_calcbkb_ram_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 19 bits.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM gradient_xyz_calc_inst/gradient_z_V_V_fifo_U/mem_reg
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/smallbuf_V_4_1_fu_240_reg[0]' (FDE) to 'gradient_xyz_calc_inst/smallbuf_V_4_1_fu_240_reg[1]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/smallbuf_V_4_1_fu_240_reg[1]' (FDE) to 'gradient_xyz_calc_inst/smallbuf_V_4_1_fu_240_reg[2]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/smallbuf_V_4_1_fu_240_reg[2]' (FDE) to 'gradient_xyz_calc_inst/smallbuf_V_4_1_fu_240_reg[3]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/smallbuf_V_4_1_fu_240_reg[3]' (FDE) to 'gradient_xyz_calc_inst/smallbuf_V_4_1_fu_240_reg[4]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/smallbuf_V_4_1_fu_240_reg[4]' (FDE) to 'gradient_xyz_calc_inst/smallbuf_V_4_1_fu_240_reg[5]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/smallbuf_V_4_1_fu_240_reg[5]' (FDE) to 'gradient_xyz_calc_inst/smallbuf_V_4_1_fu_240_reg[6]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/smallbuf_V_4_1_fu_240_reg[6]' (FDE) to 'gradient_xyz_calc_inst/smallbuf_V_4_1_fu_240_reg[7]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/smallbuf_V_4_1_fu_240_reg[7]' (FDE) to 'gradient_xyz_calc_inst/smallbuf_V_4_1_fu_240_reg[8]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/smallbuf_V_4_1_fu_240_reg[8]' (FDE) to 'gradient_xyz_calc_inst/smallbuf_V_4_1_fu_240_reg[9]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/smallbuf_V_4_1_fu_240_reg[9]' (FDE) to 'gradient_xyz_calc_inst/smallbuf_V_4_1_fu_240_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gradient_xyz_calc_inst/smallbuf_V_4_1_fu_240_reg[10] )
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/window_val_4_V_3_fu_192_reg[8]' (FDRE) to 'gradient_xyz_calc_inst/window_val_4_V_3_fu_192_reg[9]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/window_val_4_V_3_fu_192_reg[9]' (FDRE) to 'gradient_xyz_calc_inst/window_val_4_V_3_fu_192_reg[10]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/window_val_4_V_3_fu_192_reg[10]' (FDRE) to 'gradient_xyz_calc_inst/window_val_4_V_3_fu_192_reg[11]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/window_val_4_V_3_fu_192_reg[11]' (FDRE) to 'gradient_xyz_calc_inst/window_val_4_V_3_fu_192_reg[12]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/window_val_4_V_3_fu_192_reg[12]' (FDRE) to 'gradient_xyz_calc_inst/window_val_4_V_3_fu_192_reg[13]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/window_val_4_V_3_fu_192_reg[13]' (FDRE) to 'gradient_xyz_calc_inst/window_val_4_V_3_fu_192_reg[14]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/window_val_4_V_3_fu_192_reg[14]' (FDRE) to 'gradient_xyz_calc_inst/window_val_4_V_3_fu_192_reg[15]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/window_val_4_V_3_fu_192_reg[15]' (FDRE) to 'gradient_xyz_calc_inst/window_val_4_V_3_fu_192_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gradient_xyz_calc_inst/window_val_4_V_3_fu_192_reg[16] )
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/window_val_4_V_2_fu_196_reg[8]' (FDE) to 'gradient_xyz_calc_inst/window_val_4_V_2_fu_196_reg[9]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/window_val_4_V_2_fu_196_reg[9]' (FDE) to 'gradient_xyz_calc_inst/window_val_4_V_2_fu_196_reg[10]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/window_val_4_V_2_fu_196_reg[10]' (FDE) to 'gradient_xyz_calc_inst/window_val_4_V_2_fu_196_reg[11]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/window_val_4_V_2_fu_196_reg[11]' (FDE) to 'gradient_xyz_calc_inst/window_val_4_V_2_fu_196_reg[12]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/window_val_4_V_2_fu_196_reg[12]' (FDE) to 'gradient_xyz_calc_inst/window_val_4_V_2_fu_196_reg[13]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/window_val_4_V_2_fu_196_reg[13]' (FDE) to 'gradient_xyz_calc_inst/window_val_4_V_2_fu_196_reg[14]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/window_val_4_V_2_fu_196_reg[14]' (FDE) to 'gradient_xyz_calc_inst/window_val_4_V_2_fu_196_reg[15]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/window_val_4_V_2_fu_196_reg[15]' (FDE) to 'gradient_xyz_calc_inst/window_val_4_V_2_fu_196_reg[16]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_32_reg_1514_reg[0]' (FDE) to 'gradient_xyz_calc_inst/mul_reg_1509_reg[36]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_32_reg_1514_reg[1]' (FDE) to 'gradient_xyz_calc_inst/mul_reg_1509_reg[37]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_32_reg_1514_reg[2]' (FDE) to 'gradient_xyz_calc_inst/mul_reg_1509_reg[38]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_32_reg_1514_reg[3]' (FDE) to 'gradient_xyz_calc_inst/mul_reg_1509_reg[39]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_32_reg_1514_reg[4]' (FDE) to 'gradient_xyz_calc_inst/mul_reg_1509_reg[40]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_32_reg_1514_reg[5]' (FDE) to 'gradient_xyz_calc_inst/mul_reg_1509_reg[41]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_32_reg_1514_reg[6]' (FDE) to 'gradient_xyz_calc_inst/mul_reg_1509_reg[42]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_32_reg_1514_reg[7]' (FDE) to 'gradient_xyz_calc_inst/mul_reg_1509_reg[43]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_32_reg_1514_reg[8]' (FDE) to 'gradient_xyz_calc_inst/mul_reg_1509_reg[44]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_32_reg_1514_reg[9]' (FDE) to 'gradient_xyz_calc_inst/mul_reg_1509_reg[45]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_32_reg_1514_reg[10]' (FDE) to 'gradient_xyz_calc_inst/mul_reg_1509_reg[46]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_32_reg_1514_reg[11]' (FDE) to 'gradient_xyz_calc_inst/mul_reg_1509_reg[47]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_32_reg_1514_reg[12]' (FDE) to 'gradient_xyz_calc_inst/mul_reg_1509_reg[48]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_32_reg_1514_reg[13]' (FDE) to 'gradient_xyz_calc_inst/mul_reg_1509_reg[49]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_32_reg_1514_reg[14]' (FDE) to 'gradient_xyz_calc_inst/mul_reg_1509_reg[50]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_32_reg_1514_reg[15]' (FDE) to 'gradient_xyz_calc_inst/mul_reg_1509_reg[51]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_32_reg_1514_reg[16]' (FDE) to 'gradient_xyz_calc_inst/mul_reg_1509_reg[52]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_32_reg_1514_reg[17]' (FDE) to 'gradient_xyz_calc_inst/mul_reg_1509_reg[53]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_32_reg_1514_reg[18]' (FDE) to 'gradient_xyz_calc_inst/mul_reg_1509_reg[54]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_32_reg_1514_reg[19]' (FDE) to 'gradient_xyz_calc_inst/mul_reg_1509_reg[55]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/mul_reg_1509_reg[56]' (FDE) to 'gradient_xyz_calc_inst/tmp_32_reg_1514_reg[20]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/mul_reg_1509_reg[0]' (FD) to 'gradient_xyz_calc_inst/mul_reg_1509_reg[10]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_36_reg_1551_reg[0]' (FDE) to 'gradient_xyz_calc_inst/mul8_reg_1546_reg[36]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_36_reg_1551_reg[1]' (FDE) to 'gradient_xyz_calc_inst/mul8_reg_1546_reg[37]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_36_reg_1551_reg[2]' (FDE) to 'gradient_xyz_calc_inst/mul8_reg_1546_reg[38]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_36_reg_1551_reg[3]' (FDE) to 'gradient_xyz_calc_inst/mul8_reg_1546_reg[39]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_36_reg_1551_reg[4]' (FDE) to 'gradient_xyz_calc_inst/mul8_reg_1546_reg[40]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_36_reg_1551_reg[5]' (FDE) to 'gradient_xyz_calc_inst/mul8_reg_1546_reg[41]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_36_reg_1551_reg[6]' (FDE) to 'gradient_xyz_calc_inst/mul8_reg_1546_reg[42]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_36_reg_1551_reg[7]' (FDE) to 'gradient_xyz_calc_inst/mul8_reg_1546_reg[43]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_36_reg_1551_reg[8]' (FDE) to 'gradient_xyz_calc_inst/mul8_reg_1546_reg[44]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_36_reg_1551_reg[9]' (FDE) to 'gradient_xyz_calc_inst/mul8_reg_1546_reg[45]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_36_reg_1551_reg[10]' (FDE) to 'gradient_xyz_calc_inst/mul8_reg_1546_reg[46]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_36_reg_1551_reg[11]' (FDE) to 'gradient_xyz_calc_inst/mul8_reg_1546_reg[47]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_36_reg_1551_reg[12]' (FDE) to 'gradient_xyz_calc_inst/mul8_reg_1546_reg[48]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_36_reg_1551_reg[13]' (FDE) to 'gradient_xyz_calc_inst/mul8_reg_1546_reg[49]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_36_reg_1551_reg[14]' (FDE) to 'gradient_xyz_calc_inst/mul8_reg_1546_reg[50]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_36_reg_1551_reg[15]' (FDE) to 'gradient_xyz_calc_inst/mul8_reg_1546_reg[51]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_36_reg_1551_reg[16]' (FDE) to 'gradient_xyz_calc_inst/mul8_reg_1546_reg[52]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_36_reg_1551_reg[17]' (FDE) to 'gradient_xyz_calc_inst/mul8_reg_1546_reg[53]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_36_reg_1551_reg[18]' (FDE) to 'gradient_xyz_calc_inst/mul8_reg_1546_reg[54]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_36_reg_1551_reg[19]' (FDE) to 'gradient_xyz_calc_inst/mul8_reg_1546_reg[55]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_36_reg_1551_reg[20]' (FDE) to 'gradient_xyz_calc_inst/mul8_reg_1546_reg[56]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_36_reg_1551_reg[21]' (FDE) to 'gradient_xyz_calc_inst/mul8_reg_1546_reg[57]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_36_reg_1551_reg[22]' (FDE) to 'gradient_xyz_calc_inst/mul8_reg_1546_reg[58]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_36_reg_1551_reg[23]' (FDE) to 'gradient_xyz_calc_inst/mul8_reg_1546_reg[59]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_36_reg_1551_reg[24]' (FDE) to 'gradient_xyz_calc_inst/mul8_reg_1546_reg[60]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_36_reg_1551_reg[25]' (FDE) to 'gradient_xyz_calc_inst/mul8_reg_1546_reg[61]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_36_reg_1551_reg[26]' (FDE) to 'gradient_xyz_calc_inst/mul8_reg_1546_reg[62]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_36_reg_1551_reg[27]' (FDE) to 'gradient_xyz_calc_inst/mul8_reg_1546_reg[63]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/mul8_reg_1546_reg[64]' (FDE) to 'gradient_xyz_calc_inst/tmp_36_reg_1551_reg[28]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_39_reg_1561_reg[0]' (FDE) to 'gradient_xyz_calc_inst/mul3_reg_1556_reg[36]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_39_reg_1561_reg[1]' (FDE) to 'gradient_xyz_calc_inst/mul3_reg_1556_reg[37]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_39_reg_1561_reg[2]' (FDE) to 'gradient_xyz_calc_inst/mul3_reg_1556_reg[38]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_39_reg_1561_reg[3]' (FDE) to 'gradient_xyz_calc_inst/mul3_reg_1556_reg[39]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_39_reg_1561_reg[4]' (FDE) to 'gradient_xyz_calc_inst/mul3_reg_1556_reg[40]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_39_reg_1561_reg[5]' (FDE) to 'gradient_xyz_calc_inst/mul3_reg_1556_reg[41]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_39_reg_1561_reg[6]' (FDE) to 'gradient_xyz_calc_inst/mul3_reg_1556_reg[42]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_39_reg_1561_reg[7]' (FDE) to 'gradient_xyz_calc_inst/mul3_reg_1556_reg[43]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_39_reg_1561_reg[8]' (FDE) to 'gradient_xyz_calc_inst/mul3_reg_1556_reg[44]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_39_reg_1561_reg[9]' (FDE) to 'gradient_xyz_calc_inst/mul3_reg_1556_reg[45]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_39_reg_1561_reg[10]' (FDE) to 'gradient_xyz_calc_inst/mul3_reg_1556_reg[46]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_39_reg_1561_reg[11]' (FDE) to 'gradient_xyz_calc_inst/mul3_reg_1556_reg[47]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_39_reg_1561_reg[12]' (FDE) to 'gradient_xyz_calc_inst/mul3_reg_1556_reg[48]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_39_reg_1561_reg[13]' (FDE) to 'gradient_xyz_calc_inst/mul3_reg_1556_reg[49]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_39_reg_1561_reg[14]' (FDE) to 'gradient_xyz_calc_inst/mul3_reg_1556_reg[50]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_39_reg_1561_reg[15]' (FDE) to 'gradient_xyz_calc_inst/mul3_reg_1556_reg[51]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_39_reg_1561_reg[16]' (FDE) to 'gradient_xyz_calc_inst/mul3_reg_1556_reg[52]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_39_reg_1561_reg[17]' (FDE) to 'gradient_xyz_calc_inst/mul3_reg_1556_reg[53]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_39_reg_1561_reg[18]' (FDE) to 'gradient_xyz_calc_inst/mul3_reg_1556_reg[54]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_39_reg_1561_reg[19]' (FDE) to 'gradient_xyz_calc_inst/mul3_reg_1556_reg[55]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_39_reg_1561_reg[20]' (FDE) to 'gradient_xyz_calc_inst/mul3_reg_1556_reg[56]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_39_reg_1561_reg[21]' (FDE) to 'gradient_xyz_calc_inst/mul3_reg_1556_reg[57]'
INFO: [Synth 8-3886] merging instance 'gradient_xyz_calc_inst/tmp_39_reg_1561_reg[22]' (FDE) to 'gradient_xyz_calc_inst/mul3_reg_1556_reg[58]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gradient_xyz_calc_inst/mul_reg_1509_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gradient_xyz_calc_inst/window_val_4_V_2_fu_196_reg[16] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 2273.773 ; gain = 1069.711 ; free physical = 95395 ; free virtual = 133434
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+-------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|pe_empty1110 | A2*B2            | 18     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_empty1110 | (PCIN>>17)+A2*B2 | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_empty1110 | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_empty1110 | (PCIN>>17)+A2*B2 | 18     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_empty1110 | A2*B2            | 18     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_empty1110 | (PCIN>>17)+A2*B2 | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_empty1110 | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_empty1110 | (PCIN>>17)+A2*B2 | 18     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_empty1110 | A2*B2            | 18     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_empty1110 | (PCIN>>17)+A2*B2 | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_empty1110 | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pe_empty1110 | (PCIN>>17)+A2*B2 | 18     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+-------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link11/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link9/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link13/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
WARNING: [Synth 8-3332] Sequential element (gradient_xyz_calc_inst/smallbuf_V_4_1_fu_240_reg[10]) is unused and will be removed from module pe_empty0101.
WARNING: [Synth 8-3332] Sequential element (gradient_xyz_calc_inst/window_val_4_V_3_fu_192_reg[16]) is unused and will be removed from module pe_empty0101.
WARNING: [Synth 8-3332] Sequential element (gradient_xyz_calc_inst/window_val_4_V_2_fu_196_reg[16]) is unused and will be removed from module pe_empty0101.
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:51 . Memory (MB): peak = 2276.797 ; gain = 1073.727 ; free physical = 95170 ; free virtual = 133209
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 128(NO_CHANGE)   | W |   | 128 x 128(NO_CHANGE)   |   | R | Port A and B     | 0      | 2      |                 | 
|gradient_xyz_calcbkb_ram: | ram_reg                          | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|gradient_xyz_calcbkb_ram: | ram_reg                          | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|gradient_xyz_calcbkb_ram: | ram_reg                          | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|gradient_xyz_calcbkb_ram: | ram_reg                          | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|fifo_w32_d3072_A:         | mem_reg                          | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2               | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping              | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|gradient_xyz_calc | (A:0x15556)*B2           | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|gradient_xyz_calc | (PCIN>>17)+(A:0xaaaa)*B2 | 17     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|gradient_xyz_calc | A*(B:0x15556)            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gradient_xyz_calc | (PCIN>>17)+A*(B:0xaaaa)  | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gradient_xyz_calc | (A:0x15556)*B2           | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|gradient_xyz_calc | (PCIN>>17)+(A:0xaaaa)*B2 | 17     | 15     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|gradient_xyz_calc | A*(B:0x15556)            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gradient_xyz_calc | (PCIN>>17)+A*(B:0xaaaa)  | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|gradient_xyz_calc | A2*(B:0x15556)           | 24     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|gradient_xyz_calc | (PCIN>>17)+A2*(B:0xaaaa) | 24     | 17     | -      | -      | 40     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link1/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link1/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/gradient_xyz_calc_inst/buf_V_1_U/gradient_xyz_calcbkb_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/gradient_xyz_calc_inst/buf_V_2_U/gradient_xyz_calcbkb_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_2/gradient_xyz_calc_inst/buf_V_3_U/gradient_xyz_calcbkb_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/gradient_xyz_calc_inst/buf_V_4_U/gradient_xyz_calcbkb_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/gradient_xyz_calc_inst/gradient_z_V_V_fifo_U/mem_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/gradient_xyz_calc_inst/gradient_z_V_V_fifo_U/mem_reg_bram_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/gradient_xyz_calc_inst/gradient_z_V_V_fifo_U/mem_reg_bram_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine

Processing XDC Constraints
Initializing timing engine
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link19/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link19/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link21/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link21/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_empty1110_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_empty1110_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link18/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link18/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link20/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link20/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_empty0111_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_empty0111_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  FDE => FDRE: 32 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2407.965 ; gain = 0.000 ; free physical = 92848 ; free virtual = 130887
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  FDE => FDRE: 32 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2410.953 ; gain = 0.000 ; free physical = 92896 ; free virtual = 130936
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:01:01 . Memory (MB): peak = 2407.965 ; gain = 1108.844 ; free physical = 92587 ; free virtual = 130634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:01:01 . Memory (MB): peak = 2407.965 ; gain = 1108.844 ; free physical = 92587 ; free virtual = 130634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for flow_calc_2_inst/flow_calc_2_fdiv_bkb_U1/flow_calc_2_ap_fdiv_14_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for flow_calc_2_inst/flow_calc_2_uitofcud_U2/flow_calc_2_ap_uitofp_4_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for flow_calc_2_inst/flow_calc_2_uitofcud_U3/flow_calc_2_ap_uitofp_4_no_dsp_32_u. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for flow_calc_2_inst/flow_calc_2_fpextdEe_U4/flow_calc_2_ap_fpext_0_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:01:01 . Memory (MB): peak = 2410.953 ; gain = 1109.844 ; free physical = 92589 ; free virtual = 130629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:01:01 . Memory (MB): peak = 2410.953 ; gain = 1109.844 ; free physical = 92588 ; free virtual = 130628
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for stream_in_link21/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for stream_in_link19/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:01:01 . Memory (MB): peak = 2407.965 ; gain = 1108.844 ; free physical = 92588 ; free virtual = 130628
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for flow_calc_1_inst/flow_calc_1_uitofcud_U2/flow_calc_1_ap_uitofp_4_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for flow_calc_1_inst/flow_calc_1_uitofcud_U3/flow_calc_1_ap_uitofp_4_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for flow_calc_1_inst/flow_calc_1_fpextdEe_U4/flow_calc_1_ap_fpext_0_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for flow_calc_1_inst/flow_calc_1_fdiv_bkb_U1/flow_calc_1_ap_fdiv_14_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for stream_in_link20/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for stream_in_link18/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:01:01 . Memory (MB): peak = 2410.953 ; gain = 1109.844 ; free physical = 92578 ; free virtual = 130621
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'RelayStation'
INFO: [Synth 8-5544] ROM "ready_upward" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'RelayStation__parameterized0'
INFO: [Synth 8-5544] ROM "ready_upward" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2.v:1902]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2.v:1904]
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_idx_reg_1494_pp0_iter12_reg_reg' and it is trimmed from '32' to '8' bits. [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2.v:1350]
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_idx_reg_1494_pp0_iter11_reg_reg' and it is trimmed from '32' to '8' bits. [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2.v:1349]
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_idx_reg_1494_pp0_iter10_reg_reg' and it is trimmed from '32' to '8' bits. [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2.v:1348]
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_idx_reg_1494_pp0_iter9_reg_reg' and it is trimmed from '32' to '8' bits. [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2.v:1348]
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_idx_reg_1494_pp0_iter8_reg_reg' and it is trimmed from '32' to '8' bits. [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2.v:1353]
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_idx_reg_1494_pp0_iter7_reg_reg' and it is trimmed from '32' to '8' bits. [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2.v:1352]
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_idx_reg_1494_pp0_iter6_reg_reg' and it is trimmed from '32' to '8' bits. [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2.v:1351]
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_idx_reg_1494_reg' and it is trimmed from '32' to '8' bits. [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2.v:1459]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp32_V_12_reg_1534_reg' and it is trimmed from '32' to '23' bits. [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2.v:1481]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp32_V_13_reg_1544_reg' and it is trimmed from '32' to '23' bits. [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2.v:1488]
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_idx_2_reg_1509_pp0_iter12_reg_reg' and it is trimmed from '32' to '8' bits. [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2.v:1343]
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_idx_2_reg_1509_pp0_iter11_reg_reg' and it is trimmed from '32' to '8' bits. [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2.v:1342]
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_idx_2_reg_1509_pp0_iter10_reg_reg' and it is trimmed from '32' to '8' bits. [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2.v:1341]
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_idx_2_reg_1509_pp0_iter9_reg_reg' and it is trimmed from '32' to '8' bits. [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2.v:1341]
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_idx_2_reg_1509_pp0_iter8_reg_reg' and it is trimmed from '32' to '8' bits. [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2.v:1346]
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_idx_2_reg_1509_pp0_iter7_reg_reg' and it is trimmed from '32' to '8' bits. [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2.v:1345]
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_idx_2_reg_1509_pp0_iter6_reg_reg' and it is trimmed from '32' to '8' bits. [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2.v:1344]
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_idx_2_reg_1509_reg' and it is trimmed from '32' to '8' bits. [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2.v:1451]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_280_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_292_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp5_fu_1166_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_45_fu_1113_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_49_fu_1150_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_21_fu_644_p2" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_32_fu_717_p2" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp3_fu_833_p2" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp4_fu_905_p2" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1.v:1902]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1.v:1904]
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_idx_reg_1494_pp0_iter12_reg_reg' and it is trimmed from '32' to '8' bits. [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1.v:1350]
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_idx_reg_1494_pp0_iter11_reg_reg' and it is trimmed from '32' to '8' bits. [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1.v:1349]
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_idx_reg_1494_pp0_iter10_reg_reg' and it is trimmed from '32' to '8' bits. [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1.v:1348]
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_idx_reg_1494_pp0_iter9_reg_reg' and it is trimmed from '32' to '8' bits. [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1.v:1348]
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_idx_reg_1494_pp0_iter8_reg_reg' and it is trimmed from '32' to '8' bits. [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1.v:1353]
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_idx_reg_1494_pp0_iter7_reg_reg' and it is trimmed from '32' to '8' bits. [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1.v:1352]
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_idx_reg_1494_pp0_iter6_reg_reg' and it is trimmed from '32' to '8' bits. [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1.v:1351]
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_idx_reg_1494_reg' and it is trimmed from '32' to '8' bits. [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1.v:1459]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp32_V_12_reg_1534_reg' and it is trimmed from '32' to '23' bits. [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1.v:1481]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp32_V_13_reg_1544_reg' and it is trimmed from '32' to '23' bits. [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1.v:1488]
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_idx_2_reg_1509_pp0_iter12_reg_reg' and it is trimmed from '32' to '8' bits. [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1.v:1343]
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_idx_2_reg_1509_pp0_iter11_reg_reg' and it is trimmed from '32' to '8' bits. [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1.v:1342]
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_idx_2_reg_1509_pp0_iter10_reg_reg' and it is trimmed from '32' to '8' bits. [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1.v:1341]
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_idx_2_reg_1509_pp0_iter9_reg_reg' and it is trimmed from '32' to '8' bits. [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1.v:1341]
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_idx_2_reg_1509_pp0_iter8_reg_reg' and it is trimmed from '32' to '8' bits. [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1.v:1346]
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_idx_2_reg_1509_pp0_iter7_reg_reg' and it is trimmed from '32' to '8' bits. [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1.v:1345]
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_idx_2_reg_1509_pp0_iter6_reg_reg' and it is trimmed from '32' to '8' bits. [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1.v:1344]
WARNING: [Synth 8-3936] Found unconnected internal register 'msb_idx_2_reg_1509_reg' and it is trimmed from '32' to '8' bits. [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1.v:1451]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_280_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_292_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp5_fu_1166_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_45_fu_1113_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_49_fu_1150_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_21_fu_644_p2" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_32_fu_717_p2" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp3_fu_833_p2" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp4_fu_905_p2" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_280_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_292_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp5_fu_1166_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_45_fu_1113_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_49_fu_1150_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_21_fu_644_p2" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_32_fu_717_p2" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp3_fu_833_p2" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp4_fu_905_p2" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp31_cast_cast_fu_993_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp32_cast_cast_fu_1044_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_280_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_292_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp5_fu_1166_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_45_fu_1113_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_49_fu_1150_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_21_fu_644_p2" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_32_fu_717_p2" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp3_fu_833_p2" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp4_fu_905_p2" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp31_cast_cast_fu_993_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp32_cast_cast_fu_1044_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                    HALF |                               01 |                               01
                    FULL |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'RelayStation'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                    HALF |                               01 |                               01
                    FULL |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'RelayStation__parameterized0'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:42 ; elapsed = 00:01:05 . Memory (MB): peak = 2407.965 ; gain = 1108.844 ; free physical = 92176 ; free virtual = 130219
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'flow_calc_2_inst/flow_calc_2_fdiv_bkb_U1/flow_calc_2_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized2) to 'flow_calc_2_inst/flow_calc_2_fdiv_bkb_U1/flow_calc_2_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'flow_calc_2_inst/flow_calc_2_fdiv_bkb_U1/flow_calc_2_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized2) to 'flow_calc_2_inst/flow_calc_2_fdiv_bkb_U1/flow_calc_2_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'flow_calc_2_inst/flow_calc_2_fdiv_bkb_U1/flow_calc_2_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized2) to 'flow_calc_2_inst/flow_calc_2_fdiv_bkb_U1/flow_calc_2_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'flow_calc_2_inst/flow_calc_2_fdiv_bkb_U1/flow_calc_2_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized25) to 'flow_calc_2_inst/flow_calc_2_fdiv_bkb_U1/flow_calc_2_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'flow_calc_2_inst/flow_calc_2_fdiv_bkb_U1/flow_calc_2_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized26) to 'flow_calc_2_inst/flow_calc_2_fdiv_bkb_U1/flow_calc_2_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'flow_calc_2_inst/flow_calc_2_fdiv_bkb_U1/flow_calc_2_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized26) to 'flow_calc_2_inst/flow_calc_2_fdiv_bkb_U1/flow_calc_2_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'flow_calc_2_ap_uitofp_4_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'flow_calc_2_ap_uitofp_4_no_dsp_32:/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'flow_calc_2_ap_uitofp_4_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'flow_calc_2_ap_uitofp_4_no_dsp_32:/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'flow_calc_2_ap_uitofp_4_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'flow_calc_2_ap_uitofp_4_no_dsp_32:/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'flow_calc_2_ap_uitofp_4_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'flow_calc_2_ap_uitofp_4_no_dsp_32:/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'flow_calc_2_ap_uitofp_4_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'flow_calc_2_ap_uitofp_4_no_dsp_32:/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'flow_calc_2_ap_uitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized2) to 'flow_calc_2_ap_uitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'flow_calc_2_ap_uitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized2) to 'flow_calc_2_ap_uitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'flow_calc_2_ap_uitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized25) to 'flow_calc_2_ap_uitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'flow_calc_2_ap_uitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized26) to 'flow_calc_2_ap_uitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'flow_calc_2_ap_uitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized26) to 'flow_calc_2_ap_uitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'flow_calc_2_inst/flow_calc_2_fpextdEe_U4/flow_calc_2_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'flow_calc_2_inst/flow_calc_2_fpextdEe_U4/flow_calc_2_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'flow_calc_2_inst/flow_calc_2_fpextdEe_U4/flow_calc_2_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'flow_calc_2_inst/flow_calc_2_fpextdEe_U4/flow_calc_2_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'flow_calc_2_inst/flow_calc_2_fpextdEe_U4/flow_calc_2_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'flow_calc_2_inst/flow_calc_2_fpextdEe_U4/flow_calc_2_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:42 ; elapsed = 00:01:05 . Memory (MB): peak = 2410.953 ; gain = 1109.844 ; free physical = 92148 ; free virtual = 130197
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'flow_calc_1_inst/flow_calc_1_fdiv_bkb_U1/flow_calc_1_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized2) to 'flow_calc_1_inst/flow_calc_1_fdiv_bkb_U1/flow_calc_1_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'flow_calc_1_inst/flow_calc_1_fdiv_bkb_U1/flow_calc_1_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized2) to 'flow_calc_1_inst/flow_calc_1_fdiv_bkb_U1/flow_calc_1_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'flow_calc_1_inst/flow_calc_1_fdiv_bkb_U1/flow_calc_1_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized2) to 'flow_calc_1_inst/flow_calc_1_fdiv_bkb_U1/flow_calc_1_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'flow_calc_1_inst/flow_calc_1_fdiv_bkb_U1/flow_calc_1_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized25) to 'flow_calc_1_inst/flow_calc_1_fdiv_bkb_U1/flow_calc_1_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'flow_calc_1_inst/flow_calc_1_fdiv_bkb_U1/flow_calc_1_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized26) to 'flow_calc_1_inst/flow_calc_1_fdiv_bkb_U1/flow_calc_1_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'flow_calc_1_inst/flow_calc_1_fdiv_bkb_U1/flow_calc_1_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized26) to 'flow_calc_1_inst/flow_calc_1_fdiv_bkb_U1/flow_calc_1_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'flow_calc_1_ap_uitofp_4_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'flow_calc_1_ap_uitofp_4_no_dsp_32:/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'flow_calc_1_ap_uitofp_4_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'flow_calc_1_ap_uitofp_4_no_dsp_32:/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'flow_calc_1_ap_uitofp_4_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'flow_calc_1_ap_uitofp_4_no_dsp_32:/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'flow_calc_1_ap_uitofp_4_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'flow_calc_1_ap_uitofp_4_no_dsp_32:/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'flow_calc_1_ap_uitofp_4_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'flow_calc_1_ap_uitofp_4_no_dsp_32:/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'flow_calc_1_ap_uitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized2) to 'flow_calc_1_ap_uitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'flow_calc_1_ap_uitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized2) to 'flow_calc_1_ap_uitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'flow_calc_1_ap_uitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized25) to 'flow_calc_1_ap_uitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'flow_calc_1_ap_uitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized26) to 'flow_calc_1_ap_uitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'flow_calc_1_ap_uitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized26) to 'flow_calc_1_ap_uitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'flow_calc_1_inst/flow_calc_1_fpextdEe_U4/flow_calc_1_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'flow_calc_1_inst/flow_calc_1_fpextdEe_U4/flow_calc_1_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'flow_calc_1_inst/flow_calc_1_fpextdEe_U4/flow_calc_1_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'flow_calc_1_inst/flow_calc_1_fpextdEe_U4/flow_calc_1_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'flow_calc_1_inst/flow_calc_1_fpextdEe_U4/flow_calc_1_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'flow_calc_1_inst/flow_calc_1_fpextdEe_U4/flow_calc_1_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'flow_calc_2_mul_6eOg_U8/flow_calc_2_mul_6eOg_MulnS_0_U/b_reg0_reg[66:0]' into 'flow_calc_2_mul_6eOg_U5/flow_calc_2_mul_6eOg_MulnS_0_U/b_reg0_reg[66:0]' [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
INFO: [Synth 8-4471] merging register 'flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/a_reg0_reg[66:0]' into 'flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/b_reg0_reg[66:0]' [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
INFO: [Synth 8-4471] merging register 'flow_calc_2_mul_6eOg_U7/flow_calc_2_mul_6eOg_MulnS_0_U/b_reg0_reg[66:0]' into 'flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/b_reg0_reg[66:0]' [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/a_reg0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element flow_calc_2_mul_6eOg_U7/flow_calc_2_mul_6eOg_MulnS_0_U/b_reg0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element flow_calc_2_mul_6eOg_U8/flow_calc_2_mul_6eOg_MulnS_0_U/b_reg0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
INFO: [Synth 8-5545] ROM "icmp3_fu_833_p2" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp4_fu_905_p2" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_280_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_45_fu_1113_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_49_fu_1150_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp5_fu_1166_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_292_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_21_fu_644_p2" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_32_fu_717_p2" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element flow_calc_2_mul_6eOg_U5/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element flow_calc_2_mul_6eOg_U7/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element flow_calc_2_mul_6eOg_U8/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:23]
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/a_reg0_reg[66:0]' into 'flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/b_reg0_reg[66:0]' [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
INFO: [Synth 8-4471] merging register 'flow_calc_1_mul_6eOg_U7/flow_calc_1_mul_6eOg_MulnS_0_U/b_reg0_reg[66:0]' into 'flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/b_reg0_reg[66:0]' [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
INFO: [Synth 8-4471] merging register 'flow_calc_1_mul_6eOg_U8/flow_calc_1_mul_6eOg_MulnS_0_U/b_reg0_reg[66:0]' into 'flow_calc_1_mul_6eOg_U5/flow_calc_1_mul_6eOg_MulnS_0_U/a_reg0_reg[66:0]' [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/a_reg0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element flow_calc_1_mul_6eOg_U7/flow_calc_1_mul_6eOg_MulnS_0_U/b_reg0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element flow_calc_1_mul_6eOg_U8/flow_calc_1_mul_6eOg_MulnS_0_U/b_reg0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
INFO: [Synth 8-5545] ROM "icmp3_fu_833_p2" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp4_fu_905_p2" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_280_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_45_fu_1113_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_49_fu_1150_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp5_fu_1166_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_292_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_21_fu_644_p2" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_32_fu_717_p2" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element flow_calc_1_mul_6eOg_U5/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element flow_calc_1_mul_6eOg_U7/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element flow_calc_1_mul_6eOg_U8/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element flow_calc_2_mul_6eOg_U5/flow_calc_2_mul_6eOg_MulnS_0_U/b_reg0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element flow_calc_2_mul_6eOg_U5/flow_calc_2_mul_6eOg_MulnS_0_U/a_reg0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/b_reg0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element flow_calc_2_mul_6eOg_U7/flow_calc_2_mul_6eOg_MulnS_0_U/a_reg0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element flow_calc_2_mul_6eOg_U8/flow_calc_2_mul_6eOg_MulnS_0_U/a_reg0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_2_prj/flow_calc_2/syn/verilog/flow_calc_2_mul_6eOg.v:24]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element flow_calc_1_mul_6eOg_U5/flow_calc_1_mul_6eOg_MulnS_0_U/b_reg0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element flow_calc_1_mul_6eOg_U5/flow_calc_1_mul_6eOg_MulnS_0_U/a_reg0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/b_reg0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element flow_calc_1_mul_6eOg_U7/flow_calc_1_mul_6eOg_MulnS_0_U/a_reg0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element flow_calc_1_mul_6eOg_U8/flow_calc_1_mul_6eOg_MulnS_0_U/a_reg0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:23]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_optical_flow/flow_calc_1_prj/flow_calc_1/syn/verilog/flow_calc_1_mul_6eOg.v:24]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[0]' (FDRE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[1]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[1]' (FDRE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[2]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[2]' (FDRE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[3]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[3]' (FDRE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[4]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[4]' (FDRE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[5]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[5]' (FDRE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[6]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[6]' (FDRE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[7]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[7]' (FDRE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[8]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[8]' (FDRE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[9]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[9]' (FDRE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[10]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[10]' (FDRE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[11]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[11]' (FDRE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[12]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[12]' (FDRE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[13]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[13]' (FDRE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[14]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[14]' (FDRE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[15]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[15]' (FDRE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[16]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[16]' (FDRE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[17]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[17]' (FDRE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[18]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[18]' (FDRE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[19]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[19]' (FDRE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[20]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[20]' (FDRE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[21]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[21]' (FDRE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[22]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[22]' (FDRE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[23]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[23]' (FDRE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[24]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[24]' (FDRE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[25]'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[25]' (FDRE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[26]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[26]' (FDRE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[27]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[27]' (FDRE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[28]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[28]' (FDRE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[29]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[29]' (FDRE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[30]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[30]' (FDRE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[31]'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_2_inst/\ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[31] )
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[0]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[1]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[1]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[2]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[2]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[3]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[3]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[4]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[4]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[5]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[5]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[6]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[6]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[7]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[7]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[8]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[8]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[9]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[9]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[10]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[10]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[11]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[11]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[12]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[12]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[13]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[13]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[14]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[14]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[15]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[15]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[16]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[16]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[17]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[17]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[18]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[18]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[19]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[19]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[20]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[20]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[21]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[21]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[22]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[22]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[23]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[23]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[24]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[24]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[25]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[25]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[26]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[26]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[27]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[27]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[28]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[28]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[29]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[29]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[30]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[30]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[31]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[0]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[1]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[1]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[2]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[2]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[3]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[3]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[4]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[4]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[5]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[5]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[6]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[6]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[7]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[7]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[8]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[8]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[9]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[9]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[10]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[10]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[11]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[11]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[12]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[12]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[13]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[13]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[14]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[14]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[15]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[15]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[16]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[16]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[17]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[17]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[18]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[18]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[19]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[19]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[20]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[20]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[21]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[21]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[22]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[22]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[23]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[23]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[24]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[24]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[25]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[25]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[26]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[26]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[27]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[27]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[28]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[28]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[29]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[29]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[30]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[30]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[31]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter4_v_assign_reg_224_reg[0]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter4_v_assign_reg_224_reg[1]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter4_v_assign_reg_224_reg[1]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter4_v_assign_reg_224_reg[2]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter4_v_assign_reg_224_reg[2]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter4_v_assign_reg_224_reg[3]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter4_v_assign_reg_224_reg[3]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter4_v_assign_reg_224_reg[4]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter4_v_assign_reg_224_reg[4]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter4_v_assign_reg_224_reg[5]'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter4_v_assign_reg_224_reg[5]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter4_v_assign_reg_224_reg[6]'
INFO: [Synth 8-3886] merging instance 'flow_calc_2_inst/ap_phi_reg_pp0_iter4_v_assign_reg_224_reg[6]' (FDE) to 'flow_calc_2_inst/ap_phi_reg_pp0_iter4_v_assign_reg_224_reg[7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[0]' (FDRE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[1]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[1]' (FDRE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[2]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[2]' (FDRE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[3]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[3]' (FDRE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[4]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[4]' (FDRE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[5]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[5]' (FDRE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[6]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[6]' (FDRE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[7]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[7]' (FDRE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[8]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[8]' (FDRE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[9]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[9]' (FDRE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[10]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[10]' (FDRE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[11]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[11]' (FDRE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[12]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[12]' (FDRE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[13]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[13]' (FDRE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[14]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[14]' (FDRE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[15]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[15]' (FDRE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[16]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[16]' (FDRE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[17]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[17]' (FDRE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_2_inst/\ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[18]' (FDRE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[19]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[19]' (FDRE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[20]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[20]' (FDRE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[21]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[21]' (FDRE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[22]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[22]' (FDRE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[23]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[23]' (FDRE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[24]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[24]' (FDRE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[25]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[25]' (FDRE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[26]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[26]' (FDRE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[27]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[27]' (FDRE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[28]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[28]' (FDRE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[29]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[29]' (FDRE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[30]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[30]' (FDRE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_1_inst/\ap_phi_reg_pp0_iter1_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[0]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[1]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[1]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[2]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[2]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[3]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[3]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[4]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[4]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[5]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[5]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[6]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[6]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[7]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[7]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[8]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[8]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[9]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[9]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[10]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[10]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[11]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[11]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[12]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[12]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[13]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[13]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[14]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[14]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[15]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[15]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[16]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[16]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[17]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[17]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[18]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[18]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[19]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[19]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[20]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[20]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[21]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[21]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[22]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[22]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[23]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[23]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[24]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[24]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[25]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[25]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[26]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[26]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[27]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[27]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[28]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[28]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[29]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[29]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[30]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[30]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[31]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[0]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[1]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[1]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[2]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[2]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[3]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[3]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[4]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[4]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[5]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[5]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[6]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[6]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[7]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[7]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[8]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[8]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[9]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[9]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[10]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[10]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[11]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[11]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[12]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[12]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[13]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[13]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[14]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[14]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[15]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[15]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[16]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[16]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[17]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[17]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[18]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[18]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[19]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[19]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[20]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[20]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[21]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[21]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[22]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[22]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[23]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[23]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[24]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[24]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[25]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[25]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[26]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[26]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[27]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[27]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[28]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[28]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[29]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[29]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[30]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[30]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[31]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter4_v_assign_reg_224_reg[0]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter4_v_assign_reg_224_reg[1]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter4_v_assign_reg_224_reg[1]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter4_v_assign_reg_224_reg[2]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter4_v_assign_reg_224_reg[2]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter4_v_assign_reg_224_reg[3]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter4_v_assign_reg_224_reg[3]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter4_v_assign_reg_224_reg[4]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter4_v_assign_reg_224_reg[4]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter4_v_assign_reg_224_reg[5]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter4_v_assign_reg_224_reg[5]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter4_v_assign_reg_224_reg[6]'
INFO: [Synth 8-3886] merging instance 'flow_calc_1_inst/ap_phi_reg_pp0_iter4_v_assign_reg_224_reg[6]' (FDE) to 'flow_calc_1_inst/ap_phi_reg_pp0_iter4_v_assign_reg_224_reg[7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_2_inst/\ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_1_inst/\ap_phi_reg_pp0_iter2_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_2_inst/\ap_phi_reg_pp0_iter4_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_1_inst/\ap_phi_reg_pp0_iter3_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_2_inst/\ap_phi_reg_pp0_iter6_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_2_inst/\ap_phi_reg_pp0_iter7_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_1_inst/\ap_phi_reg_pp0_iter4_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_2_inst/\ap_phi_reg_pp0_iter8_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_1_inst/\ap_phi_reg_pp0_iter6_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_2_inst/\ap_phi_reg_pp0_iter9_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_1_inst/\ap_phi_reg_pp0_iter7_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_2_inst/\ap_phi_reg_pp0_iter10_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_1_inst/\ap_phi_reg_pp0_iter8_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_2_inst/\ap_phi_reg_pp0_iter11_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_2_inst/\ap_phi_reg_pp0_iter12_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_1_inst/\ap_phi_reg_pp0_iter9_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_2_inst/\ap_phi_reg_pp0_iter13_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_1_inst/\ap_phi_reg_pp0_iter10_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_2_inst/\ap_phi_reg_pp0_iter14_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_1_inst/\ap_phi_reg_pp0_iter11_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_2_inst/\ap_phi_reg_pp0_iter15_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_1_inst/\ap_phi_reg_pp0_iter12_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_2_inst/\ap_phi_reg_pp0_iter16_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_2_inst/\ap_phi_reg_pp0_iter17_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_1_inst/\ap_phi_reg_pp0_iter13_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_2_inst/\ap_phi_reg_pp0_iter18_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_1_inst/\ap_phi_reg_pp0_iter14_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_2_inst/\ap_phi_reg_pp0_iter19_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_1_inst/\ap_phi_reg_pp0_iter15_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_2_inst/\ap_phi_reg_pp0_iter20_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_1_inst/\ap_phi_reg_pp0_iter16_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_2_inst/\ap_phi_reg_pp0_iter21_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_1_inst/\ap_phi_reg_pp0_iter17_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_2_inst/\ap_phi_reg_pp0_iter22_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_2_inst/\ap_phi_reg_pp0_iter23_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_1_inst/\ap_phi_reg_pp0_iter18_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_2_inst/\ap_phi_reg_pp0_iter24_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_1_inst/\ap_phi_reg_pp0_iter19_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_2_inst/\ap_phi_reg_pp0_iter25_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_1_inst/\ap_phi_reg_pp0_iter20_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_2_inst/\ap_phi_reg_pp0_iter26_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_1_inst/\ap_phi_reg_pp0_iter21_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_2_inst/\ap_phi_reg_pp0_iter27_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_2_inst/\ap_phi_reg_pp0_iter28_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_1_inst/\ap_phi_reg_pp0_iter22_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_2_inst/\ap_phi_reg_pp0_iter29_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_1_inst/\ap_phi_reg_pp0_iter23_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_2_inst/\ap_phi_reg_pp0_iter30_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_1_inst/\ap_phi_reg_pp0_iter24_v_assign_reg_224_reg[31] )
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[31]) is unused and will be removed from module flow_calc_2_uitofcud__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[31]) is unused and will be removed from module flow_calc_2_uitofcud.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[47]) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[46]) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[45]) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[44]) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[43]) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[42]) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[41]) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[40]) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[39]) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[38]) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[37]) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[36]) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[35]) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[34]) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[33]) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[32]) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[31]) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[30]) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[29]) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[28]) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[27]) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[26]) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[25]) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[24]) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[23]) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[22]) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[21]) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[20]) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[19]) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[18]) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[17]) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[47]__0) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[46]__0) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[45]__0) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[44]__0) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[43]__0) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[42]__0) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[41]__0) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[40]__0) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[39]__0) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[38]__0) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[37]__0) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[36]__0) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[35]__0) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[34]__0) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[33]__0) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[32]__0) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[31]__0) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[30]__0) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[29]__0) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[28]__0) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[27]__0) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[26]__0) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[25]__0) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[24]__0) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[23]__0) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[22]__0) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[21]__0) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[20]__0) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[19]__0) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[18]__0) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[17]__0) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[47]__1) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[46]__1) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[45]__1) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[44]__1) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[43]__1) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[42]__1) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[41]__1) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[40]__1) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[39]__1) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[38]__1) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[37]__1) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[36]__1) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[35]__1) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[34]__1) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[33]__1) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[32]__1) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[31]__1) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[30]__1) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[29]__1) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[28]__1) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[27]__1) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[26]__1) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[25]__1) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[24]__1) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[23]__1) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[22]__1) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[21]__1) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[20]__1) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[19]__1) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[18]__1) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[17]__1) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[47]__2) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[46]__2) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[45]__2) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[44]__2) is unused and will be removed from module flow_calc_2.
WARNING: [Synth 8-3332] Sequential element (flow_calc_2_mul_6eOg_U6/flow_calc_2_mul_6eOg_MulnS_0_U/buff0_reg[43]__2) is unused and will be removed from module flow_calc_2.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_1_inst/\ap_phi_reg_pp0_iter25_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_2_ap_uitofp_4_no_dsp_32:/U0/i_synth/\FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].DIST_OVER_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_1_inst/\ap_phi_reg_pp0_iter26_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_1_inst/\ap_phi_reg_pp0_iter27_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_1_inst/\ap_phi_reg_pp0_iter28_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_1_inst/\ap_phi_reg_pp0_iter29_v_assign_reg_224_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_1_inst/\ap_phi_reg_pp0_iter30_v_assign_reg_224_reg[31] )
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[31]) is unused and will be removed from module flow_calc_1_uitofcud__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[31]) is unused and will be removed from module flow_calc_1_uitofcud.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[47]) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[46]) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[45]) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[44]) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[43]) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[42]) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[41]) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[40]) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[39]) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[38]) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[37]) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[36]) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[35]) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[34]) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[33]) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[32]) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[31]) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[30]) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[29]) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[28]) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[27]) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[26]) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[25]) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[24]) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[23]) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[22]) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[21]) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[20]) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[19]) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[18]) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[17]) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[47]__0) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[46]__0) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[45]__0) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[44]__0) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[43]__0) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[42]__0) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[41]__0) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[40]__0) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[39]__0) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[38]__0) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[37]__0) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[36]__0) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[35]__0) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[34]__0) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[33]__0) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[32]__0) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[31]__0) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[30]__0) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[29]__0) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[28]__0) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[27]__0) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[26]__0) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[25]__0) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[24]__0) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[23]__0) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[22]__0) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[21]__0) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[20]__0) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[19]__0) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[18]__0) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[17]__0) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[47]__1) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[46]__1) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[45]__1) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[44]__1) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[43]__1) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[42]__1) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[41]__1) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[40]__1) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[39]__1) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[38]__1) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[37]__1) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[36]__1) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[35]__1) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[34]__1) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[33]__1) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[32]__1) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[31]__1) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[30]__1) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[29]__1) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[28]__1) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[27]__1) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[26]__1) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[25]__1) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[24]__1) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[23]__1) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[22]__1) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[21]__1) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[20]__1) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[19]__1) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[18]__1) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[17]__1) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[47]__2) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[46]__2) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[45]__2) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[44]__2) is unused and will be removed from module flow_calc_1.
WARNING: [Synth 8-3332] Sequential element (flow_calc_1_mul_6eOg_U6/flow_calc_1_mul_6eOg_MulnS_0_U/buff0_reg[43]__2) is unused and will be removed from module flow_calc_1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (flow_calc_1_ap_uitofp_4_no_dsp_32:/U0/i_synth/\FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].DIST_OVER_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:32 . Memory (MB): peak = 2407.965 ; gain = 1108.844 ; free physical = 90806 ; free virtual = 128862
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-4480] The timing for the instance stream_in_link21/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link21/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link21/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link19/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link19/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link19/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:44 . Memory (MB): peak = 2522.453 ; gain = 1319.391 ; free physical = 90589 ; free virtual = 128645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:44 . Memory (MB): peak = 2523.453 ; gain = 1320.391 ; free physical = 90577 ; free virtual = 128633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:44 . Memory (MB): peak = 2532.469 ; gain = 1329.406 ; free physical = 90580 ; free virtual = 128636
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:44 . Memory (MB): peak = 2523.465 ; gain = 1320.391 ; free physical = 90572 ; free virtual = 128628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:44 . Memory (MB): peak = 2523.465 ; gain = 1320.391 ; free physical = 90571 ; free virtual = 128627
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:44 . Memory (MB): peak = 2533.480 ; gain = 1330.406 ; free physical = 90564 ; free virtual = 128620
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:03 ; elapsed = 00:01:44 . Memory (MB): peak = 2532.469 ; gain = 1329.406 ; free physical = 90515 ; free virtual = 128571
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:03 ; elapsed = 00:01:44 . Memory (MB): peak = 2532.469 ; gain = 1329.406 ; free physical = 90514 ; free virtual = 128570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:03 ; elapsed = 00:01:44 . Memory (MB): peak = 2532.469 ; gain = 1329.406 ; free physical = 90514 ; free virtual = 128570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:03 ; elapsed = 00:01:44 . Memory (MB): peak = 2532.469 ; gain = 1329.406 ; free physical = 90514 ; free virtual = 128570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:03 ; elapsed = 00:01:44 . Memory (MB): peak = 2532.469 ; gain = 1329.406 ; free physical = 90514 ; free virtual = 128570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:03 ; elapsed = 00:01:44 . Memory (MB): peak = 2532.469 ; gain = 1329.406 ; free physical = 90514 ; free virtual = 128570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |     3|
|5     |LUT5 |    32|
|6     |FDRE |    66|
+------+-----+------+

Report Instance Areas: 
+------+-----------+-------------+------+
|      |Instance   |Module       |Cells |
+------+-----------+-------------+------+
|1     |top        |             |   104|
|2     |  RS_link9 |RelayStation |   104|
+------+-----------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:03 ; elapsed = 00:01:44 . Memory (MB): peak = 2532.469 ; gain = 1329.406 ; free physical = 90514 ; free virtual = 128570
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 453 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:01:13 . Memory (MB): peak = 2532.469 ; gain = 397.320 ; free physical = 90547 ; free virtual = 128603
Synthesis Optimization Complete : Time (s): cpu = 00:01:03 ; elapsed = 00:01:44 . Memory (MB): peak = 2532.477 ; gain = 1329.406 ; free physical = 90550 ; free virtual = 128606
INFO: [Project 1-571] Translating synthesized netlist
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:44 . Memory (MB): peak = 2533.480 ; gain = 1330.406 ; free physical = 90535 ; free virtual = 128591
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:44 . Memory (MB): peak = 2533.480 ; gain = 1330.406 ; free physical = 90535 ; free virtual = 128591
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:01:44 . Memory (MB): peak = 2533.480 ; gain = 1330.406 ; free physical = 90535 ; free virtual = 128591
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:01:44 . Memory (MB): peak = 2533.480 ; gain = 1330.406 ; free physical = 90535 ; free virtual = 128591
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:44 . Memory (MB): peak = 2533.480 ; gain = 1330.406 ; free physical = 90534 ; free virtual = 128590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:44 . Memory (MB): peak = 2533.480 ; gain = 1330.406 ; free physical = 90534 ; free virtual = 128590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     2|
|3     |LUT3 |     2|
|4     |LUT4 |     6|
|5     |LUT5 |    64|
|6     |FDRE |   132|
+------+-----+------+

Report Instance Areas: 
+------+-----------+---------------+------+
|      |Instance   |Module         |Cells |
+------+-----------+---------------+------+
|1     |top        |               |   208|
|2     |  RS_link8 |RelayStation   |   104|
|3     |  RS_link9 |RelayStation_0 |   104|
+------+-----------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:44 . Memory (MB): peak = 2533.480 ; gain = 1330.406 ; free physical = 90534 ; free virtual = 128590
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 585 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:01:13 . Memory (MB): peak = 2533.480 ; gain = 397.320 ; free physical = 90567 ; free virtual = 128624
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:01:45 . Memory (MB): peak = 2533.488 ; gain = 1330.406 ; free physical = 90574 ; free virtual = 128630
INFO: [Project 1-571] Translating synthesized netlist
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:35 . Memory (MB): peak = 2410.953 ; gain = 1109.844 ; free physical = 90543 ; free virtual = 128599
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-4480] The timing for the instance stream_in_link20/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link20/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link20/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link18/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link18/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link18/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:45 . Memory (MB): peak = 2529.465 ; gain = 1326.398 ; free physical = 90452 ; free virtual = 128508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:45 . Memory (MB): peak = 2529.465 ; gain = 1326.398 ; free physical = 90428 ; free virtual = 128484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:45 . Memory (MB): peak = 2525.457 ; gain = 1322.391 ; free physical = 90409 ; free virtual = 128466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'stream_in_link22/state_reg' (FDR) to 'stream_in_link22/val_out_reg'
INFO: [Synth 8-3886] merging instance 'stream_in_link23/state_reg' (FDR) to 'stream_in_link23/val_out_reg'
INFO: [Synth 8-4480] The timing for the instance stream_in_link22/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link23/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:45 . Memory (MB): peak = 2526.457 ; gain = 1323.391 ; free physical = 90387 ; free virtual = 128443
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:45 . Memory (MB): peak = 2549.496 ; gain = 1346.430 ; free physical = 90388 ; free virtual = 128444
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:45 . Memory (MB): peak = 2528.465 ; gain = 1324.398 ; free physical = 90351 ; free virtual = 128407
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:46 . Memory (MB): peak = 2538.473 ; gain = 1335.406 ; free physical = 90313 ; free virtual = 128369
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:46 . Memory (MB): peak = 2529.465 ; gain = 1325.398 ; free physical = 90279 ; free virtual = 128335
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:46 . Memory (MB): peak = 2563.469 ; gain = 1374.070 ; free physical = 90299 ; free virtual = 128355
# write_checkpoint -force page_netlist.dcp
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:05 ; elapsed = 00:01:46 . Memory (MB): peak = 2549.496 ; gain = 1346.430 ; free physical = 90289 ; free virtual = 128345
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:05 ; elapsed = 00:01:46 . Memory (MB): peak = 2549.496 ; gain = 1346.430 ; free physical = 90295 ; free virtual = 128352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:05 ; elapsed = 00:01:46 . Memory (MB): peak = 2549.496 ; gain = 1346.430 ; free physical = 90323 ; free virtual = 128380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:05 ; elapsed = 00:01:46 . Memory (MB): peak = 2549.496 ; gain = 1346.430 ; free physical = 90330 ; free virtual = 128386
---------------------------------------------------------------------------------
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:46 . Memory (MB): peak = 2564.480 ; gain = 1375.070 ; free physical = 90343 ; free virtual = 128399
# write_checkpoint -force page_netlist.dcp
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:01:46 . Memory (MB): peak = 2549.496 ; gain = 1346.430 ; free physical = 90343 ; free virtual = 128399
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
WARNING: [Constraints 18-5210] No constraint will be written out.
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:05 ; elapsed = 00:01:46 . Memory (MB): peak = 2549.496 ; gain = 1346.430 ; free physical = 90342 ; free virtual = 128398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |     9|
|2     |LUT1     |    11|
|3     |LUT2     |    61|
|4     |LUT3     |   115|
|5     |LUT4     |    42|
|6     |LUT5     |    64|
|7     |LUT6     |    89|
|8     |RAMB18E2 |     2|
|9     |FDRE     |   277|
|10    |FDSE     |    15|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------------------+-----------------------------------+------+
|      |Instance                                  |Module                             |Cells |
+------+------------------------------------------+-----------------------------------+------+
|1     |top                                       |                                   |   685|
|2     |  output_fun_inst                         |output_fun                         |   168|
|3     |  stream_in_link22                        |stream_shell__xdcDup__1            |   316|
|4     |    xpm_fifo_sync_inst                    |xpm_fifo_sync__xdcDup__1           |   249|
|5     |      xpm_fifo_base_inst                  |xpm_fifo_base__2                   |   166|
|6     |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base__2                 |     2|
|7     |        rdp_inst                          |xpm_counter_updn_2                 |    32|
|8     |        rdpp1_inst                        |xpm_counter_updn__parameterized0_3 |    15|
|9     |        rst_d1_inst                       |xpm_fifo_reg_bit_4                 |     6|
|10    |        wrp_inst                          |xpm_counter_updn_5                 |    32|
|11    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_6 |    23|
|12    |        xpm_fifo_rst_inst                 |xpm_fifo_rst_7                     |    13|
|13    |  stream_in_link23                        |stream_shell                       |   201|
|14    |    xpm_fifo_sync_inst                    |xpm_fifo_sync                      |   199|
|15    |      xpm_fifo_base_inst                  |xpm_fifo_base                      |   166|
|16    |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                    |     2|
|17    |        rdp_inst                          |xpm_counter_updn                   |    32|
|18    |        rdpp1_inst                        |xpm_counter_updn__parameterized0   |    15|
|19    |        rst_d1_inst                       |xpm_fifo_reg_bit                   |     6|
|20    |        wrp_inst                          |xpm_counter_updn_0                 |    32|
|21    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_1 |    23|
|22    |        xpm_fifo_rst_inst                 |xpm_fifo_rst                       |    13|
+------+------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:05 ; elapsed = 00:01:46 . Memory (MB): peak = 2549.496 ; gain = 1346.430 ; free physical = 90342 ; free virtual = 128398
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 627 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:01:15 . Memory (MB): peak = 2549.496 ; gain = 411.336 ; free physical = 90377 ; free virtual = 128433
Synthesis Optimization Complete : Time (s): cpu = 00:01:05 ; elapsed = 00:01:46 . Memory (MB): peak = 2549.504 ; gain = 1346.430 ; free physical = 90380 ; free virtual = 128436
INFO: [Project 1-571] Translating synthesized netlist
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:01:46 . Memory (MB): peak = 2542.496 ; gain = 1338.430 ; free physical = 90382 ; free virtual = 128438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:05 ; elapsed = 00:01:46 . Memory (MB): peak = 2538.473 ; gain = 1335.406 ; free physical = 90373 ; free virtual = 128429
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:05 ; elapsed = 00:01:46 . Memory (MB): peak = 2538.473 ; gain = 1335.406 ; free physical = 90372 ; free virtual = 128428
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:05 ; elapsed = 00:01:46 . Memory (MB): peak = 2538.473 ; gain = 1335.406 ; free physical = 90369 ; free virtual = 128426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:05 ; elapsed = 00:01:46 . Memory (MB): peak = 2538.473 ; gain = 1335.406 ; free physical = 90369 ; free virtual = 128426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:05 ; elapsed = 00:01:46 . Memory (MB): peak = 2538.473 ; gain = 1335.406 ; free physical = 90367 ; free virtual = 128423
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:05 ; elapsed = 00:01:46 . Memory (MB): peak = 2538.473 ; gain = 1335.406 ; free physical = 90367 ; free virtual = 128423
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     2|
|3     |LUT3 |     2|
|4     |LUT4 |     6|
|5     |LUT5 |   256|
|6     |FDRE |   516|
+------+-----+------+

Report Instance Areas: 
+------+------------+---------------+------+
|      |Instance    |Module         |Cells |
+------+------------+---------------+------+
|1     |top         |               |   784|
|2     |  RS_link1  |RelayStation   |   392|
|3     |  RS_link24 |RelayStation_0 |   392|
+------+------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:05 ; elapsed = 00:01:46 . Memory (MB): peak = 2538.473 ; gain = 1335.406 ; free physical = 90367 ; free virtual = 128423
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 329 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:01:13 . Memory (MB): peak = 2538.473 ; gain = 402.320 ; free physical = 90402 ; free virtual = 128459
Synthesis Optimization Complete : Time (s): cpu = 00:01:05 ; elapsed = 00:01:46 . Memory (MB): peak = 2538.480 ; gain = 1335.406 ; free physical = 90408 ; free virtual = 128464
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:47 . Memory (MB): peak = 2542.496 ; gain = 1338.430 ; free physical = 90387 ; free virtual = 128443
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:47 . Memory (MB): peak = 2542.496 ; gain = 1338.430 ; free physical = 90386 ; free virtual = 128442
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:47 . Memory (MB): peak = 2542.496 ; gain = 1338.430 ; free physical = 90378 ; free virtual = 128434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:47 . Memory (MB): peak = 2542.496 ; gain = 1338.430 ; free physical = 90377 ; free virtual = 128433
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:47 . Memory (MB): peak = 2542.496 ; gain = 1338.430 ; free physical = 90377 ; free virtual = 128433
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:47 . Memory (MB): peak = 2542.496 ; gain = 1338.430 ; free physical = 90377 ; free virtual = 128433
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     3|
|2     |LUT2 |     3|
|3     |LUT3 |     3|
|4     |LUT4 |     9|
|5     |LUT5 |   480|
|6     |FDRE |   966|
+------+-----+------+

Report Instance Areas: 
+------+------------+---------------+------+
|      |Instance    |Module         |Cells |
+------+------------+---------------+------+
|1     |top         |               |  1464|
|2     |  RS_link19 |RelayStation   |   488|
|3     |  RS_link20 |RelayStation_0 |   488|
|4     |  RS_link21 |RelayStation_1 |   488|
+------+------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:47 . Memory (MB): peak = 2542.496 ; gain = 1338.430 ; free physical = 90373 ; free virtual = 128430
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 849 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:01:15 . Memory (MB): peak = 2542.496 ; gain = 404.336 ; free physical = 90410 ; free virtual = 128466
Synthesis Optimization Complete : Time (s): cpu = 00:01:06 ; elapsed = 00:01:47 . Memory (MB): peak = 2542.504 ; gain = 1338.430 ; free physical = 90412 ; free virtual = 128468
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link23/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link23/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link22/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link22/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 281 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:48 . Memory (MB): peak = 2570.496 ; gain = 1381.094 ; free physical = 90251 ; free virtual = 128307
# write_checkpoint -force page_netlist.dcp
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:48 . Memory (MB): peak = 2569.473 ; gain = 1380.070 ; free physical = 90273 ; free virtual = 128329
# write_checkpoint -force page_netlist.dcp
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_optical_flow/X3Y6/page_netlist.dcp' has been generated.
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_optical_flow/X2Y6/page_netlist.dcp' has been generated.
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:49 . Memory (MB): peak = 2571.496 ; gain = 1381.094 ; free physical = 90084 ; free virtual = 128141
# write_checkpoint -force page_netlist.dcp
WARNING: [Constraints 18-5210] No constraint will be written out.
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:50 . Memory (MB): peak = 2536.469 ; gain = 1333.398 ; free physical = 90080 ; free virtual = 128136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:50 . Memory (MB): peak = 2538.469 ; gain = 1335.398 ; free physical = 90071 ; free virtual = 128127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:48:22 2021...
INFO: [Synth 8-3886] merging instance 'stream_in_link12/state_reg' (FDR) to 'stream_in_link12/val_out_reg'
INFO: [Synth 8-3886] merging instance 'stream_in_link8/state_reg' (FDR) to 'stream_in_link8/val_out_reg'
INFO: [Synth 8-3886] merging instance 'stream_in_link10/state_reg' (FDR) to 'stream_in_link10/val_out_reg'
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:48:22 2021...
INFO: [Synth 8-4480] The timing for the instance stream_in_link12/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link8/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link10/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:08 ; elapsed = 00:01:50 . Memory (MB): peak = 2558.500 ; gain = 1355.430 ; free physical = 90259 ; free virtual = 128312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
/tmp/direct_wires/workspace/F003_syn_optical_flow
cd workspace/F004_pr_optical_flow && ./main.sh
/tmp/direct_wires/workspace/F004_pr_optical_flow
/tmp/direct_wires/workspace/F004_pr_optical_flow
/tmp/direct_wires/workspace/F004_pr_optical_flow
/tmp/direct_wires/workspace/F004_pr_optical_flow
/tmp/direct_wires/workspace/F004_pr_optical_flow
/tmp/direct_wires/workspace/F004_pr_optical_flow
/tmp/direct_wires/workspace/F004_pr_optical_flow
/tmp/direct_wires/workspace/F004_pr_optical_flow
/tmp/direct_wires/workspace/F004_pr_optical_flow
/tmp/direct_wires/workspace/F004_pr_optical_flow
/tmp/direct_wires/workspace/F004_pr_optical_flow
/tmp/direct_wires/workspace/F004_pr_optical_flow
/tmp/direct_wires/workspace/F004_pr_optical_flow
/tmp/direct_wires/workspace/F004_pr_optical_flow
/tmp/direct_wires/workspace/F004_pr_optical_flow
/tmp/direct_wires/workspace/F004_pr_optical_flow
/tmp/direct_wires/workspace/F004_pr_optical_flow
/tmp/direct_wires/workspace/F004_pr_optical_flow
/tmp/direct_wires/workspace/F004_pr_optical_flow
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:01:51 . Memory (MB): peak = 2558.500 ; gain = 1355.430 ; free physical = 93166 ; free virtual = 131218
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:01:51 . Memory (MB): peak = 2558.500 ; gain = 1355.430 ; free physical = 93153 ; free virtual = 131205
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:09 ; elapsed = 00:01:51 . Memory (MB): peak = 2558.500 ; gain = 1355.430 ; free physical = 93129 ; free virtual = 131181
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:09 ; elapsed = 00:01:51 . Memory (MB): peak = 2558.500 ; gain = 1355.430 ; free physical = 93127 ; free virtual = 131179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:01:51 . Memory (MB): peak = 2558.500 ; gain = 1355.430 ; free physical = 93120 ; free virtual = 131172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:09 ; elapsed = 00:01:51 . Memory (MB): peak = 2558.500 ; gain = 1355.430 ; free physical = 93111 ; free virtual = 131163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |    33|
|2     |DSP_ALU         |    12|
|3     |DSP_A_B_DATA    |    12|
|4     |DSP_C_DATA      |    12|
|5     |DSP_MULTIPLIER  |    12|
|6     |DSP_M_DATA      |    12|
|7     |DSP_OUTPUT      |    12|
|8     |DSP_PREADD      |    12|
|9     |DSP_PREADD_DATA |    12|
|10    |LUT1            |    20|
|11    |LUT2            |   243|
|12    |LUT3            |    98|
|13    |LUT4            |    57|
|14    |LUT5            |    79|
|15    |LUT6            |    57|
|16    |RAMB18E2        |     3|
|17    |FDRE            |   298|
|18    |FDSE            |    22|
+------+----------------+------+

Report Instance Areas: 
+------+------------------------------------------+----------------------------------------------------+------+
|      |Instance                                  |Module                                              |Cells |
+------+------------------------------------------+----------------------------------------------------+------+
|1     |top                                       |                                                    |  1006|
|2     |  RS_link11                               |RelayStation                                        |   104|
|3     |  outer_product1_inst                     |outer_product1                                      |   327|
|4     |    p_Val2_2_fu_126_p2                    |\outer_product1_inst/p_Val2_2_fu_126_p2_funnel      |     8|
|5     |    p_Val2_2_fu_126_p2__0                 |\outer_product1_inst/p_Val2_2_fu_126_p2_funnel__1   |     8|
|6     |    p_Val2_2_fu_126_p2__1                 |\outer_product1_inst/p_Val2_2_fu_126_p2_funnel__2   |     8|
|7     |    p_Val2_2_fu_126_p2__2                 |\outer_product1_inst/p_Val2_2_fu_126_p2_funnel__3   |     8|
|8     |    p_Val2_3_fu_150_p2                    |\outer_product1_inst/p_Val2_2_fu_126_p2_funnel__4   |     8|
|9     |    p_Val2_3_fu_150_p2__0                 |\outer_product1_inst/p_Val2_2_fu_126_p2_funnel__5   |     8|
|10    |    p_Val2_3_fu_150_p2__1                 |\outer_product1_inst/p_Val2_2_fu_126_p2_funnel__6   |     8|
|11    |    p_Val2_3_fu_150_p2__2                 |\outer_product1_inst/p_Val2_2_fu_126_p2_funnel__7   |     8|
|12    |    p_Val2_4_fu_170_p2                    |\outer_product1_inst/p_Val2_2_fu_126_p2_funnel__8   |     8|
|13    |    p_Val2_4_fu_170_p2__0                 |\outer_product1_inst/p_Val2_2_fu_126_p2_funnel__9   |     8|
|14    |    p_Val2_4_fu_170_p2__1                 |\outer_product1_inst/p_Val2_2_fu_126_p2_funnel__10  |     8|
|15    |    p_Val2_4_fu_170_p2__2                 |\outer_product1_inst/p_Val2_2_fu_126_p2_funnel__11  |     8|
|16    |  stream_in_link10                        |stream_shell                                        |   203|
|17    |    xpm_fifo_sync_inst                    |xpm_fifo_sync                                       |   201|
|18    |      xpm_fifo_base_inst                  |xpm_fifo_base                                       |   166|
|19    |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                                     |     2|
|20    |        rdp_inst                          |xpm_counter_updn_8                                  |    32|
|21    |        rdpp1_inst                        |xpm_counter_updn__parameterized0_9                  |    15|
|22    |        rst_d1_inst                       |xpm_fifo_reg_bit_10                                 |     6|
|23    |        wrp_inst                          |xpm_counter_updn_11                                 |    32|
|24    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_12                 |    23|
|25    |        xpm_fifo_rst_inst                 |xpm_fifo_rst_13                                     |    13|
|26    |  stream_in_link12                        |stream_shell__xdcDup__1                             |   170|
|27    |    xpm_fifo_sync_inst                    |xpm_fifo_sync__xdcDup__1                            |   169|
|28    |      xpm_fifo_base_inst                  |xpm_fifo_base__3                                    |   166|
|29    |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base__3                                  |     2|
|30    |        rdp_inst                          |xpm_counter_updn_2                                  |    32|
|31    |        rdpp1_inst                        |xpm_counter_updn__parameterized0_3                  |    15|
|32    |        rst_d1_inst                       |xpm_fifo_reg_bit_4                                  |     6|
|33    |        wrp_inst                          |xpm_counter_updn_5                                  |    32|
|34    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_6                  |    23|
|35    |        xpm_fifo_rst_inst                 |xpm_fifo_rst_7                                      |    13|
|36    |  stream_in_link8                         |stream_shell__xdcDup__2                             |   202|
|37    |    xpm_fifo_sync_inst                    |xpm_fifo_sync__xdcDup__2                            |   201|
|38    |      xpm_fifo_base_inst                  |xpm_fifo_base__4                                    |   166|
|39    |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base__4                                  |     2|
|40    |        rdp_inst                          |xpm_counter_updn                                    |    32|
|41    |        rdpp1_inst                        |xpm_counter_updn__parameterized0                    |    15|
|42    |        rst_d1_inst                       |xpm_fifo_reg_bit                                    |     6|
|43    |        wrp_inst                          |xpm_counter_updn_0                                  |    32|
|44    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_1                  |    23|
|45    |        xpm_fifo_rst_inst                 |xpm_fifo_rst                                        |    13|
+------+------------------------------------------+----------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:09 ; elapsed = 00:01:51 . Memory (MB): peak = 2558.500 ; gain = 1355.430 ; free physical = 93111 ; free virtual = 131163
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 691 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:01:17 . Memory (MB): peak = 2558.500 ; gain = 419.336 ; free physical = 93124 ; free virtual = 131176
Synthesis Optimization Complete : Time (s): cpu = 00:01:09 ; elapsed = 00:01:51 . Memory (MB): peak = 2558.508 ; gain = 1355.430 ; free physical = 93124 ; free virtual = 131176
INFO: [Project 1-571] Translating synthesized netlist
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:49 . Memory (MB): peak = 2537.453 ; gain = 1333.391 ; free physical = 93082 ; free virtual = 131135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Timing 38-35] Done setting XDC timing constraints.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:49 . Memory (MB): peak = 2539.453 ; gain = 1335.391 ; free physical = 92937 ; free virtual = 130989
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Synth 8-3886] merging instance 'stream_in_link13/state_reg' (FDR) to 'stream_in_link13/val_out_reg'
INFO: [Synth 8-3886] merging instance 'stream_in_link9/state_reg' (FDR) to 'stream_in_link9/val_out_reg'
INFO: [Synth 8-3886] merging instance 'stream_in_link11/state_reg' (FDR) to 'stream_in_link11/val_out_reg'
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_optical_flow/X1Y3/page_netlist.dcp' has been generated.
INFO: [Synth 8-4480] The timing for the instance stream_in_link11/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
INFO: [Synth 8-4480] The timing for the instance stream_in_link9/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link13/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:08 ; elapsed = 00:01:50 . Memory (MB): peak = 2559.484 ; gain = 1355.422 ; free physical = 92466 ; free virtual = 130519
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_optical_flow/X2Y1/page_netlist.dcp' has been generated.
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:48:25 2021...
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_optical_flow/X3Y2/page_netlist.dcp' has been generated.
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:48:25 2021...
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:01:51 . Memory (MB): peak = 2559.484 ; gain = 1355.422 ; free physical = 92947 ; free virtual = 130996
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:01:51 . Memory (MB): peak = 2559.484 ; gain = 1355.422 ; free physical = 93004 ; free virtual = 131053
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:09 ; elapsed = 00:01:51 . Memory (MB): peak = 2559.484 ; gain = 1355.422 ; free physical = 93123 ; free virtual = 131171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:09 ; elapsed = 00:01:51 . Memory (MB): peak = 2559.484 ; gain = 1355.422 ; free physical = 93135 ; free virtual = 131184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:01:51 . Memory (MB): peak = 2559.484 ; gain = 1355.422 ; free physical = 93166 ; free virtual = 131214
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:09 ; elapsed = 00:01:51 . Memory (MB): peak = 2559.484 ; gain = 1355.422 ; free physical = 93197 ; free virtual = 131245
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |    33|
|2     |DSP_ALU         |    12|
|3     |DSP_A_B_DATA    |    12|
|4     |DSP_C_DATA      |    12|
|5     |DSP_MULTIPLIER  |    12|
|6     |DSP_M_DATA      |    12|
|7     |DSP_OUTPUT      |    12|
|8     |DSP_PREADD      |    12|
|9     |DSP_PREADD_DATA |    12|
|10    |LUT1            |    19|
|11    |LUT2            |   242|
|12    |LUT3            |   129|
|13    |LUT4            |    54|
|14    |LUT5            |    47|
|15    |LUT6            |    57|
|16    |RAMB18E2        |     3|
|17    |FDRE            |   232|
|18    |FDSE            |    22|
+------+----------------+------+

Report Instance Areas: 
+------+------------------------------------------+----------------------------------------------------+------+
|      |Instance                                  |Module                                              |Cells |
+------+------------------------------------------+----------------------------------------------------+------+
|1     |top                                       |                                                    |   934|
|2     |  outer_product2_inst                     |outer_product2                                      |   327|
|3     |    p_Val2_3_fu_133_p2                    |\outer_product2_inst/p_Val2_3_fu_133_p2_funnel      |     8|
|4     |    p_Val2_3_fu_133_p2__0                 |\outer_product2_inst/p_Val2_3_fu_133_p2_funnel__1   |     8|
|5     |    p_Val2_3_fu_133_p2__1                 |\outer_product2_inst/p_Val2_3_fu_133_p2_funnel__2   |     8|
|6     |    p_Val2_3_fu_133_p2__2                 |\outer_product2_inst/p_Val2_3_fu_133_p2_funnel__3   |     8|
|7     |    p_Val2_4_fu_157_p2                    |\outer_product2_inst/p_Val2_3_fu_133_p2_funnel__4   |     8|
|8     |    p_Val2_4_fu_157_p2__0                 |\outer_product2_inst/p_Val2_3_fu_133_p2_funnel__5   |     8|
|9     |    p_Val2_4_fu_157_p2__1                 |\outer_product2_inst/p_Val2_3_fu_133_p2_funnel__6   |     8|
|10    |    p_Val2_4_fu_157_p2__2                 |\outer_product2_inst/p_Val2_3_fu_133_p2_funnel__7   |     8|
|11    |    p_Val2_5_fu_181_p2                    |\outer_product2_inst/p_Val2_3_fu_133_p2_funnel__8   |     8|
|12    |    p_Val2_5_fu_181_p2__0                 |\outer_product2_inst/p_Val2_3_fu_133_p2_funnel__9   |     8|
|13    |    p_Val2_5_fu_181_p2__1                 |\outer_product2_inst/p_Val2_3_fu_133_p2_funnel__10  |     8|
|14    |    p_Val2_5_fu_181_p2__2                 |\outer_product2_inst/p_Val2_3_fu_133_p2_funnel__11  |     8|
|15    |  stream_in_link11                        |stream_shell__xdcDup__1                             |   203|
|16    |    xpm_fifo_sync_inst                    |xpm_fifo_sync__xdcDup__1                            |   201|
|17    |      xpm_fifo_base_inst                  |xpm_fifo_base__3                                    |   166|
|18    |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base__3                                  |     2|
|19    |        rdp_inst                          |xpm_counter_updn_8                                  |    32|
|20    |        rdpp1_inst                        |xpm_counter_updn__parameterized0_9                  |    15|
|21    |        rst_d1_inst                       |xpm_fifo_reg_bit_10                                 |     6|
|22    |        wrp_inst                          |xpm_counter_updn_11                                 |    32|
|23    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_12                 |    23|
|24    |        xpm_fifo_rst_inst                 |xpm_fifo_rst_13                                     |    13|
|25    |  stream_in_link13                        |stream_shell                                        |   202|
|26    |    xpm_fifo_sync_inst                    |xpm_fifo_sync                                       |   201|
|27    |      xpm_fifo_base_inst                  |xpm_fifo_base                                       |   166|
|28    |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                                     |     2|
|29    |        rdp_inst                          |xpm_counter_updn_2                                  |    32|
|30    |        rdpp1_inst                        |xpm_counter_updn__parameterized0_3                  |    15|
|31    |        rst_d1_inst                       |xpm_fifo_reg_bit_4                                  |     6|
|32    |        wrp_inst                          |xpm_counter_updn_5                                  |    32|
|33    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_6                  |    23|
|34    |        xpm_fifo_rst_inst                 |xpm_fifo_rst_7                                      |    13|
|35    |  stream_in_link9                         |stream_shell__xdcDup__2                             |   202|
|36    |    xpm_fifo_sync_inst                    |xpm_fifo_sync__xdcDup__2                            |   201|
|37    |      xpm_fifo_base_inst                  |xpm_fifo_base__4                                    |   166|
|38    |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base__4                                  |     2|
|39    |        rdp_inst                          |xpm_counter_updn                                    |    32|
|40    |        rdpp1_inst                        |xpm_counter_updn__parameterized0                    |    15|
|41    |        rst_d1_inst                       |xpm_fifo_reg_bit                                    |     6|
|42    |        wrp_inst                          |xpm_counter_updn_0                                  |    32|
|43    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_1                  |    23|
|44    |        xpm_fifo_rst_inst                 |xpm_fifo_rst                                        |    13|
+------+------------------------------------------+----------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:09 ; elapsed = 00:01:51 . Memory (MB): peak = 2559.484 ; gain = 1355.422 ; free physical = 93203 ; free virtual = 131251
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 680 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:49 ; elapsed = 00:01:17 . Memory (MB): peak = 2559.484 ; gain = 420.336 ; free physical = 93396 ; free virtual = 131445
Synthesis Optimization Complete : Time (s): cpu = 00:01:09 ; elapsed = 00:01:51 . Memory (MB): peak = 2559.492 ; gain = 1355.422 ; free physical = 93413 ; free virtual = 131461
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:48:26 2021...
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link10/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link10/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link12/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link12/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link8/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link8/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 307 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:55 . Memory (MB): peak = 2580.500 ; gain = 1391.094 ; free physical = 96253 ; free virtual = 134300
# write_checkpoint -force page_netlist.dcp
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:11 ; elapsed = 00:01:55 . Memory (MB): peak = 2554.477 ; gain = 1351.406 ; free physical = 97445 ; free virtual = 135491
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:55 . Memory (MB): peak = 2557.477 ; gain = 1354.406 ; free physical = 97401 ; free virtual = 135448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 128(NO_CHANGE)   | W |   | 128 x 128(NO_CHANGE)   |   | R | Port A and B     | 0      | 2      |                 | 
|gradient_xyz_calcbkb_ram: | ram_reg                          | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|gradient_xyz_calcbkb_ram: | ram_reg                          | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|gradient_xyz_calcbkb_ram: | ram_reg                          | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|gradient_xyz_calcbkb_ram: | ram_reg                          | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|fifo_w32_d3072_A:         | mem_reg                          | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2               | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link13/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link13/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link11/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link11/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link9/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link9/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
79 Infos, 308 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:55 . Memory (MB): peak = 2582.484 ; gain = 1392.086 ; free physical = 97270 ; free virtual = 135316
# write_checkpoint -force page_netlist.dcp
INFO: [Synth 8-4480] The timing for the instance stream_in_link1/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link1/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gradient_xyz_calc_inst/buf_V_2_U/gradient_xyz_calcbkb_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gradient_xyz_calc_inst/buf_V_3_U/gradient_xyz_calcbkb_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gradient_xyz_calc_inst/buf_V_4_U/gradient_xyz_calcbkb_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gradient_xyz_calc_inst/gradient_z_V_V_fifo_U/mem_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gradient_xyz_calc_inst/gradient_z_V_V_fifo_U/mem_reg_bram_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gradient_xyz_calc_inst/gradient_z_V_V_fifo_U/mem_reg_bram_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:12 ; elapsed = 00:01:56 . Memory (MB): peak = 2584.508 ; gain = 1381.438 ; free physical = 97254 ; free virtual = 135301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:13 ; elapsed = 00:01:58 . Memory (MB): peak = 2584.508 ; gain = 1381.438 ; free physical = 96584 ; free virtual = 134631
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:13 ; elapsed = 00:01:58 . Memory (MB): peak = 2584.508 ; gain = 1381.438 ; free physical = 96465 ; free virtual = 134511
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:14 ; elapsed = 00:01:58 . Memory (MB): peak = 2584.508 ; gain = 1381.438 ; free physical = 96351 ; free virtual = 134397
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:14 ; elapsed = 00:01:58 . Memory (MB): peak = 2584.508 ; gain = 1381.438 ; free physical = 96344 ; free virtual = 134390
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:14 ; elapsed = 00:01:58 . Memory (MB): peak = 2584.508 ; gain = 1381.438 ; free physical = 96335 ; free virtual = 134381
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:14 ; elapsed = 00:01:58 . Memory (MB): peak = 2584.508 ; gain = 1381.438 ; free physical = 96448 ; free virtual = 134494
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |    73|
|2     |DSP_ALU         |    10|
|3     |DSP_A_B_DATA    |     4|
|4     |DSP_A_B_DATA_1  |     6|
|5     |DSP_C_DATA      |    10|
|6     |DSP_MULTIPLIER  |    10|
|7     |DSP_M_DATA      |    10|
|8     |DSP_OUTPUT      |     9|
|9     |DSP_OUTPUT_1    |     1|
|10    |DSP_PREADD      |    10|
|11    |DSP_PREADD_DATA |    10|
|12    |LUT1            |   205|
|13    |LUT2            |   289|
|14    |LUT3            |   277|
|15    |LUT4            |    64|
|16    |LUT5            |    80|
|17    |LUT6            |   126|
|18    |RAMB36E2        |     2|
|19    |RAMB36E2_1      |     3|
|20    |RAMB36E2_2      |     1|
|21    |RAMB36E2_3      |     1|
|22    |RAMB36E2_4      |     2|
|23    |RAMB36E2_5      |     1|
|24    |FDRE            |   618|
|25    |FDSE            |    28|
+------+----------------+------+

Report Instance Areas: 
+------+------------------------------------------+------------------------------------------------------+------+
|      |Instance                                  |Module                                                |Cells |
+------+------------------------------------------+------------------------------------------------------+------+
|1     |top                                       |                                                      |  1850|
|2     |  gradient_xyz_calc_inst                  |gradient_xyz_calc                                     |  1637|
|3     |    mul8_fu_1227_p2                       |\gradient_xyz_calc_inst/mul8_fu_1227_p2_funnel        |     8|
|4     |    mul8_fu_1227_p2__0                    |\gradient_xyz_calc_inst/mul8_fu_1227_p2_funnel__1     |     8|
|5     |    mul8_fu_1227_p2__1                    |\gradient_xyz_calc_inst/mul8_fu_1227_p2__1_funnel     |     8|
|6     |    mul8_fu_1227_p2__2                    |\gradient_xyz_calc_inst/mul8_fu_1227_p2__1_funnel__1  |     8|
|7     |    mul3_fu_1246_p2                       |\gradient_xyz_calc_inst/mul8_fu_1227_p2_funnel__2     |     8|
|8     |    mul3_fu_1246_p2__0                    |\gradient_xyz_calc_inst/mul8_fu_1227_p2_funnel__3     |     8|
|9     |    mul3_fu_1246_p2__1                    |\gradient_xyz_calc_inst/mul8_fu_1227_p2__1_funnel__2  |     8|
|10    |    mul3_fu_1246_p2__2                    |\gradient_xyz_calc_inst/mul8_fu_1227_p2__1_funnel__3  |     8|
|11    |    mul_fu_854_p2                         |\gradient_xyz_calc_inst/mul8_fu_1227_p2__1_funnel__4  |     8|
|12    |    mul_fu_854_p2__0                      |\gradient_xyz_calc_inst/mul_fu_854_p2__0_funnel       |     8|
|13    |    buf_V_1_U                             |gradient_xyz_calcbkb                                  |     1|
|14    |      gradient_xyz_calcbkb_ram_U          |gradient_xyz_calcbkb_ram_7                            |     1|
|15    |    buf_V_2_U                             |gradient_xyz_calcbkb_2                                |     1|
|16    |      gradient_xyz_calcbkb_ram_U          |gradient_xyz_calcbkb_ram_6                            |     1|
|17    |    buf_V_3_U                             |gradient_xyz_calcbkb_3                                |    35|
|18    |      gradient_xyz_calcbkb_ram_U          |gradient_xyz_calcbkb_ram_5                            |    35|
|19    |    buf_V_4_U                             |gradient_xyz_calcbkb_4                                |    22|
|20    |      gradient_xyz_calcbkb_ram_U          |gradient_xyz_calcbkb_ram                              |    22|
|21    |    gradient_z_V_V_fifo_U                 |fifo_w32_d3072_A                                      |   258|
|22    |  stream_in_link1                         |stream_shell                                          |   213|
|23    |    xpm_fifo_sync_inst                    |xpm_fifo_sync                                         |   211|
|24    |      xpm_fifo_base_inst                  |xpm_fifo_base                                         |   167|
|25    |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                                       |     3|
|26    |        rdp_inst                          |xpm_counter_updn                                      |    32|
|27    |        rdpp1_inst                        |xpm_counter_updn__parameterized0                      |    15|
|28    |        rst_d1_inst                       |xpm_fifo_reg_bit                                      |     6|
|29    |        wrp_inst                          |xpm_counter_updn_0                                    |    32|
|30    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_1                    |    23|
|31    |        xpm_fifo_rst_inst                 |xpm_fifo_rst                                          |    13|
+------+------------------------------------------+------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:14 ; elapsed = 00:01:58 . Memory (MB): peak = 2584.508 ; gain = 1381.438 ; free physical = 96522 ; free virtual = 134568
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 327 warnings.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:53 ; elapsed = 00:01:23 . Memory (MB): peak = 2584.508 ; gain = 443.336 ; free physical = 96219 ; free virtual = 134265
Synthesis Optimization Complete : Time (s): cpu = 00:01:14 ; elapsed = 00:01:58 . Memory (MB): peak = 2584.516 ; gain = 1381.438 ; free physical = 96218 ; free virtual = 134264
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_optical_flow/X2Y5/page_netlist.dcp' has been generated.
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
INFO: [Netlist 29-17] Analyzing 83 Unisim elements for replacement
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:48:33 2021...
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_optical_flow/X3Y5/page_netlist.dcp' has been generated.
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_gradient_weight_x3.tcl
# set logFileId [open ./runLogImpl_X1Y4.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_gradient_weight_y_1.tcl
# set logFileId [open ./runLogImpl_X0Y6.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_gradient_xyz_calc.tcl
# set logFileId [open ./runLogImpl_X0Y3.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_output_fun.tcl
# set logFileId [open ./runLogImpl_X2Y1.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_switchbox.tcl
# set logFileId [open ./runLogImpl_X2Y6.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_gradient_weight_y_3.tcl
# set logFileId [open ./runLogImpl_X0Y4.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link1/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link1/xpm_fifo_sync_inst/xpm_fifo_base_inst'

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_tensor_weight_x1.tcl
# set logFileId [open ./runLogImpl_X2Y3.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1159.383 ; gain = 0.000 ; free physical = 96106 ; free virtual = 134150
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 10 instances


Starting open_checkpoint Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1159.387 ; gain = 0.000 ; free physical = 96097 ; free virtual = 134142
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:48:34 2021...
INFO: [Common 17-83] Releasing license: Synthesis
203 Infos, 320 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:02:02 . Memory (MB): peak = 2599.508 ; gain = 1410.102 ; free physical = 96139 ; free virtual = 134181
# write_checkpoint -force page_netlist.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1159.391 ; gain = 0.000 ; free physical = 96133 ; free virtual = 134176

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1159.383 ; gain = 0.000 ; free physical = 96132 ; free virtual = 134175
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1159.391 ; gain = 0.000 ; free physical = 96115 ; free virtual = 134158
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1159.387 ; gain = 0.000 ; free physical = 96106 ; free virtual = 134149

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1159.387 ; gain = 0.000 ; free physical = 96100 ; free virtual = 134142

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_gradient_weight_y_2.tcl
# set logFileId [open ./runLogImpl_X0Y5.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_gradient_weight_x1.tcl
# set logFileId [open ./runLogImpl_X1Y6.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_flow_calc_1.tcl
# set logFileId [open ./runLogImpl_X2Y2.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_switchbox.tcl
# set logFileId [open ./runLogImpl_X3Y2.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_tensor_weight_x2.tcl
# set logFileId [open ./runLogImpl_X3Y3.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_switchbox.tcl
# set logFileId [open ./runLogImpl_X3Y6.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1159.391 ; gain = 0.000 ; free physical = 97083 ; free virtual = 135125

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1159.391 ; gain = 0.000 ; free physical = 97182 ; free virtual = 135225

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1159.387 ; gain = 0.000 ; free physical = 97194 ; free virtual = 135236
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_switchbox.tcl
# set logFileId [open ./runLogImpl_X1Y3.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1159.387 ; gain = 0.000 ; free physical = 97178 ; free virtual = 135221

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1159.391 ; gain = 0.000 ; free physical = 97177 ; free virtual = 135219

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1159.387 ; gain = 0.000 ; free physical = 97173 ; free virtual = 135215

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_tensor_weight_y2.tcl
# set logFileId [open ./runLogImpl_X3Y4.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_outer_product2.tcl
# set logFileId [open ./runLogImpl_X3Y5.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_flow_calc_2.tcl
# set logFileId [open ./runLogImpl_X3Y1.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_gradient_weight_x2.tcl
# set logFileId [open ./runLogImpl_X1Y5.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1159.387 ; gain = 0.000 ; free physical = 96953 ; free virtual = 134995
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_outer_product1.tcl
# set logFileId [open ./runLogImpl_X2Y5.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1159.391 ; gain = 0.000 ; free physical = 96895 ; free virtual = 134937

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1159.387 ; gain = 0.000 ; free physical = 96859 ; free virtual = 134901
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_tensor_weight_y1.tcl
# set logFileId [open ./runLogImpl_X2Y4.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1159.391 ; gain = 0.000 ; free physical = 96729 ; free virtual = 134771

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1159.391 ; gain = 0.000 ; free physical = 96690 ; free virtual = 134732
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1159.387 ; gain = 0.000 ; free physical = 96557 ; free virtual = 134599
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1159.387 ; gain = 0.000 ; free physical = 96379 ; free virtual = 134421
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_optical_flow/X0Y3/page_netlist.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2703.195 ; gain = 103.688 ; free physical = 94602 ; free virtual = 132645
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:48:40 2021...
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:48 ; elapsed = 00:02:42 . Memory (MB): peak = 2678.645 ; gain = 1379.523 ; free physical = 80248 ; free virtual = 118287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:49 ; elapsed = 00:02:43 . Memory (MB): peak = 2692.785 ; gain = 1393.664 ; free physical = 79996 ; free virtual = 118035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Timing 38-478] Restoring timing data from binary archive.
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:51 ; elapsed = 00:02:45 . Memory (MB): peak = 2682.633 ; gain = 1381.523 ; free physical = 79174 ; free virtual = 117213
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-4480] The timing for the instance stream_in_link21/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link21/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link21/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link19/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link19/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link19/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:52 ; elapsed = 00:02:46 . Memory (MB): peak = 2736.059 ; gain = 1436.938 ; free physical = 79043 ; free virtual = 117082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Timing 38-478] Restoring timing data from binary archive.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:52 ; elapsed = 00:02:46 . Memory (MB): peak = 2696.773 ; gain = 1395.664 ; free physical = 79002 ; free virtual = 117040
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:53 ; elapsed = 00:02:47 . Memory (MB): peak = 2736.059 ; gain = 1436.938 ; free physical = 78696 ; free virtual = 116735
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:53 ; elapsed = 00:02:47 . Memory (MB): peak = 2736.059 ; gain = 1436.938 ; free physical = 78653 ; free virtual = 116692
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Timing 38-478] Restoring timing data from binary archive.
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:54 ; elapsed = 00:02:48 . Memory (MB): peak = 2736.059 ; gain = 1436.938 ; free physical = 78474 ; free virtual = 116513
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:54 ; elapsed = 00:02:48 . Memory (MB): peak = 2736.059 ; gain = 1436.938 ; free physical = 78441 ; free virtual = 116480
---------------------------------------------------------------------------------
INFO: [Timing 38-478] Restoring timing data from binary archive.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:54 ; elapsed = 00:02:48 . Memory (MB): peak = 2736.059 ; gain = 1436.938 ; free physical = 78367 ; free virtual = 116406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:54 ; elapsed = 00:02:48 . Memory (MB): peak = 2736.059 ; gain = 1436.938 ; free physical = 78322 ; free virtual = 116361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   139|
|2     |DSP_ALU         |    64|
|3     |DSP_A_B_DATA    |    64|
|4     |DSP_C_DATA      |    64|
|5     |DSP_MULTIPLIER  |    64|
|6     |DSP_M_DATA      |    64|
|7     |DSP_OUTPUT      |    48|
|8     |DSP_OUTPUT_1    |    16|
|9     |DSP_PREADD      |    64|
|10    |DSP_PREADD_DATA |    64|
|11    |LUT1            |   345|
|12    |LUT2            |   802|
|13    |LUT3            |  1446|
|14    |LUT4            |   440|
|15    |LUT5            |   754|
|16    |LUT6            |  1150|
|17    |MUXCY           |  1000|
|18    |MUXF7           |    80|
|19    |RAMB18E2        |     2|
|20    |RAMB36E2        |     4|
|21    |SRL16E          |    64|
|22    |SRLC32E         |     1|
|23    |XORCY           |   857|
|24    |FDE             |    32|
|25    |FDRE            |  3613|
|26    |FDSE            |    15|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:54 ; elapsed = 00:02:48 . Memory (MB): peak = 2736.059 ; gain = 1436.938 ; free physical = 78321 ; free virtual = 116360
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2366 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:34 ; elapsed = 00:02:16 . Memory (MB): peak = 2736.059 ; gain = 536.719 ; free physical = 78351 ; free virtual = 116390
Synthesis Optimization Complete : Time (s): cpu = 00:01:54 ; elapsed = 00:02:48 . Memory (MB): peak = 2736.066 ; gain = 1436.938 ; free physical = 78350 ; free virtual = 116389
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
INFO: [Synth 8-4480] The timing for the instance stream_in_link20/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link20/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link20/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link18/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link18/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link18/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Netlist 29-17] Analyzing 2172 Unisim elements for replacement
INFO: [Timing 38-478] Restoring timing data from binary archive.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:55 ; elapsed = 00:02:50 . Memory (MB): peak = 2739.578 ; gain = 1438.469 ; free physical = 78035 ; free virtual = 116074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
Reading XDEF placement.
Reading placer database...
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-853] Binary constraint restore complete.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.805 ; gain = 0.000 ; free physical = 77905 ; free virtual = 115944
Reading XDEF placement.
Reading placer database...
Restored from archive | CPU: 1.850000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.805 ; gain = 0.000 ; free physical = 77896 ; free virtual = 115935
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF routing.
Reading XDEF placement.
Reading placer database...
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:57 ; elapsed = 00:02:51 . Memory (MB): peak = 2739.578 ; gain = 1438.469 ; free physical = 77790 ; free virtual = 115829
---------------------------------------------------------------------------------
Reading XDEF placement.
Reading placer database...
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.805 ; gain = 0.000 ; free physical = 77742 ; free virtual = 115781

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
Restored from archive | CPU: 1.840000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.805 ; gain = 0.000 ; free physical = 77739 ; free virtual = 115778
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:57 ; elapsed = 00:02:51 . Memory (MB): peak = 2739.578 ; gain = 1438.469 ; free physical = 77735 ; free virtual = 115774
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
INFO: [Project 1-853] Binary constraint restore complete.
open_checkpoint: Time (s): cpu = 00:00:40 ; elapsed = 00:01:00 . Memory (MB): peak = 2221.809 ; gain = 1062.422 ; free physical = 77679 ; free virtual = 115718
# update_design -cell floorplan_static_i/pe_empty_X3Y3/inst -black_box
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 77512 ; free virtual = 115553
Restored from archive | CPU: 1.890000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 77508 ; free virtual = 115548
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:40 ; elapsed = 00:01:01 . Memory (MB): peak = 2221.809 ; gain = 1062.422 ; free physical = 77490 ; free virtual = 115530
# update_design -cell floorplan_static_i/pe_empty_X2Y3/inst -black_box
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:58 ; elapsed = 00:02:52 . Memory (MB): peak = 2739.578 ; gain = 1438.469 ; free physical = 77470 ; free virtual = 115510
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:58 ; elapsed = 00:02:52 . Memory (MB): peak = 2739.578 ; gain = 1438.469 ; free physical = 77460 ; free virtual = 115501
---------------------------------------------------------------------------------
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:58 ; elapsed = 00:02:52 . Memory (MB): peak = 2739.578 ; gain = 1438.469 ; free physical = 77421 ; free virtual = 115462
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:58 ; elapsed = 00:02:52 . Memory (MB): peak = 2739.578 ; gain = 1438.469 ; free physical = 77409 ; free virtual = 115450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   139|
|2     |DSP_ALU         |    64|
|3     |DSP_A_B_DATA    |    64|
|4     |DSP_C_DATA      |    64|
|5     |DSP_MULTIPLIER  |    64|
|6     |DSP_M_DATA      |    64|
|7     |DSP_OUTPUT      |    48|
|8     |DSP_OUTPUT_1    |    16|
|9     |DSP_PREADD      |    64|
|10    |DSP_PREADD_DATA |    64|
|11    |LUT1            |   347|
|12    |LUT2            |   804|
|13    |LUT3            |  1448|
|14    |LUT4            |   446|
|15    |LUT5            |  1042|
|16    |LUT6            |  1150|
|17    |MUXCY           |  1000|
|18    |MUXF7           |    80|
|19    |RAMB18E2        |     2|
|20    |RAMB36E2        |     4|
|21    |SRL16E          |    64|
|22    |SRLC32E         |     1|
|23    |XORCY           |   857|
|24    |FDE             |    32|
|25    |FDRE            |  4193|
|26    |FDSE            |    15|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:58 ; elapsed = 00:02:52 . Memory (MB): peak = 2739.578 ; gain = 1438.469 ; free physical = 77405 ; free virtual = 115447
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1778 warnings.
Reading XDEF routing.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:38 ; elapsed = 00:02:20 . Memory (MB): peak = 2739.578 ; gain = 537.250 ; free physical = 77422 ; free virtual = 115463
Synthesis Optimization Complete : Time (s): cpu = 00:01:58 ; elapsed = 00:02:52 . Memory (MB): peak = 2739.586 ; gain = 1438.469 ; free physical = 77430 ; free virtual = 115472
INFO: [Project 1-571] Translating synthesized netlist
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.805 ; gain = 0.000 ; free physical = 77404 ; free virtual = 115446
Restored from archive | CPU: 1.840000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.805 ; gain = 0.000 ; free physical = 77404 ; free virtual = 115445
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:41 ; elapsed = 00:01:01 . Memory (MB): peak = 2221.812 ; gain = 1062.422 ; free physical = 77408 ; free virtual = 115449
# update_design -cell floorplan_static_i/pe_empty_X3Y6/inst -black_box
Reading XDEF routing.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Reading XDEF routing.
Reading XDEF routing.
INFO: [Timing 38-479] Binary timing data restore complete.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.805 ; gain = 0.000 ; free physical = 77308 ; free virtual = 115350
INFO: [Project 1-856] Restoring constraints from binary archive.
Restored from archive | CPU: 1.840000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.805 ; gain = 0.000 ; free physical = 77307 ; free virtual = 115349
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2219.805 ; gain = 0.000 ; free physical = 77244 ; free virtual = 115287
Restored from archive | CPU: 3.090000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2219.805 ; gain = 0.000 ; free physical = 77236 ; free virtual = 115279
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2219.801 ; gain = 0.000 ; free physical = 77226 ; free virtual = 115268
INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
Restored from archive | CPU: 2.800000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2219.801 ; gain = 0.000 ; free physical = 77219 ; free virtual = 115262
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:42 ; elapsed = 00:01:01 . Memory (MB): peak = 2221.809 ; gain = 1062.422 ; free physical = 77209 ; free virtual = 115252
# update_design -cell floorplan_static_i/pe_empty_X3Y5/inst -black_box
open_checkpoint: Time (s): cpu = 00:00:42 ; elapsed = 00:01:02 . Memory (MB): peak = 2221.809 ; gain = 1062.422 ; free physical = 77100 ; free virtual = 115144
# update_design -cell floorplan_static_i/pe_empty_X3Y2/inst -black_box
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link19/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link19/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link21/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link21/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Netlist 29-17] Analyzing 2172 Unisim elements for replacement
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 250 instances were transformed.
  (CARRY4) => CARRY8: 154 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 64 instances
  FDE => FDRE: 32 instances

open_checkpoint: Time (s): cpu = 00:00:44 ; elapsed = 00:01:04 . Memory (MB): peak = 2221.809 ; gain = 1062.422 ; free physical = 76973 ; free virtual = 115018
# update_design -cell floorplan_static_i/pe_empty_X0Y4/inst -black_box
open_checkpoint: Time (s): cpu = 00:00:44 ; elapsed = 00:01:04 . Memory (MB): peak = 2221.805 ; gain = 1062.422 ; free physical = 76959 ; free virtual = 115004
# update_design -cell floorplan_static_i/pe_empty_X1Y4/inst -black_box
Reading XDEF placement.
Reading placer database...
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Common 17-83] Releasing license: Synthesis
337 Infos, 515 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:02 ; elapsed = 00:02:55 . Memory (MB): peak = 2751.059 ; gain = 1465.602 ; free physical = 76978 ; free virtual = 115023
# write_checkpoint -force page_netlist.dcp
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
Reading XDEF routing.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.805 ; gain = 0.000 ; free physical = 76607 ; free virtual = 114655
Restored from archive | CPU: 1.830000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.805 ; gain = 0.000 ; free physical = 76607 ; free virtual = 114654
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Project 1-853] Binary constraint restore complete.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
open_checkpoint: Time (s): cpu = 00:00:43 ; elapsed = 00:01:05 . Memory (MB): peak = 2221.809 ; gain = 1062.422 ; free physical = 76481 ; free virtual = 114529
# update_design -cell floorplan_static_i/pe_empty_X1Y3/inst -black_box
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
Reading XDEF placement.
Reading placer database...
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link18/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link18/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link20/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link20/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Timing 38-480] Writing timing data to binary archive.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 76002 ; free virtual = 114055
Restored from archive | CPU: 3.000000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 76003 ; free virtual = 114057
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X3Y3/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 250 instances were transformed.
  (CARRY4) => CARRY8: 154 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 64 instances
  FDE => FDRE: 32 instances

INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Common 17-83] Releasing license: Synthesis
351 Infos, 515 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:08 ; elapsed = 00:03:01 . Memory (MB): peak = 2754.578 ; gain = 1467.133 ; free physical = 76015 ; free virtual = 114074
# write_checkpoint -force page_netlist.dcp
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X2Y3/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
open_checkpoint: Time (s): cpu = 00:00:47 ; elapsed = 00:01:10 . Memory (MB): peak = 2221.812 ; gain = 1062.422 ; free physical = 75968 ; free virtual = 114027
# update_design -cell floorplan_static_i/pe_empty_X0Y5/inst -black_box
Reading XDEF routing.
INFO: [Project 1-853] Binary constraint restore complete.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 75937 ; free virtual = 113998
Restored from archive | CPU: 2.420000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 75932 ; free virtual = 113993
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X3Y6/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
Reading XDEF placement.
Reading placer database...
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X3Y5/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
update_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2253.809 ; gain = 32.000 ; free physical = 75925 ; free virtual = 113989
# read_checkpoint -cell floorplan_static_i/pe_empty_X3Y3/inst ../../F003_syn_optical_flow/X3Y3/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X3Y3/inst ../../F003_syn_optical_flow/X3Y3/page_netlist.dcp
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:49:46 2021...
update_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2254.812 ; gain = 33.000 ; free physical = 75940 ; free virtual = 114003
# read_checkpoint -cell floorplan_static_i/pe_empty_X3Y6/inst ../../F003_syn_optical_flow/X3Y6/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X3Y6/inst ../../F003_syn_optical_flow/X3Y6/page_netlist.dcp
Reading XDEF routing.
open_checkpoint: Time (s): cpu = 00:00:47 ; elapsed = 00:01:12 . Memory (MB): peak = 2221.812 ; gain = 1062.422 ; free physical = 76012 ; free virtual = 114075
# update_design -cell floorplan_static_i/pe_empty_X0Y6/inst -black_box
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
update_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2253.809 ; gain = 32.000 ; free physical = 76165 ; free virtual = 114228
# read_checkpoint -cell floorplan_static_i/pe_empty_X2Y3/inst ../../F003_syn_optical_flow/X2Y3/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X2Y3/inst ../../F003_syn_optical_flow/X2Y3/page_netlist.dcp
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:49:46 2021...
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 76170 ; free virtual = 114233
Restored from archive | CPU: 1.870000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 76187 ; free virtual = 114250
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
Reading XDEF routing.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 77555 ; free virtual = 115619
Restored from archive | CPU: 1.850000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 77565 ; free virtual = 115630
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
update_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2254.809 ; gain = 33.000 ; free physical = 78377 ; free virtual = 116442
# read_checkpoint -cell floorplan_static_i/pe_empty_X3Y5/inst ../../F003_syn_optical_flow/X3Y5/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X3Y5/inst ../../F003_syn_optical_flow/X3Y5/page_netlist.dcp
open_checkpoint: Time (s): cpu = 00:00:47 ; elapsed = 00:01:11 . Memory (MB): peak = 2221.812 ; gain = 1062.422 ; free physical = 78360 ; free virtual = 116424
# update_design -cell floorplan_static_i/pe_empty_X3Y1/inst -black_box
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
open_checkpoint: Time (s): cpu = 00:00:48 ; elapsed = 00:01:14 . Memory (MB): peak = 2221.812 ; gain = 1062.422 ; free physical = 78281 ; free virtual = 116347
# update_design -cell floorplan_static_i/pe_empty_X2Y6/inst -black_box
INFO: [Project 1-853] Binary constraint restore complete.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
Reading XDEF placement.
Reading placer database...
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X0Y4/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_optical_flow/X3Y1/page_netlist.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2884.746 ; gain = 133.688 ; free physical = 78159 ; free virtual = 116224
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X3Y2/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
INFO: [Project 1-853] Binary constraint restore complete.
update_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2254.809 ; gain = 33.000 ; free physical = 78083 ; free virtual = 116147
# read_checkpoint -cell floorplan_static_i/pe_empty_X0Y4/inst ../../F003_syn_optical_flow/X0Y4/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X0Y4/inst ../../F003_syn_optical_flow/X0Y4/page_netlist.dcp
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:49:49 2021...
INFO: [Project 1-853] Binary constraint restore complete.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:49:49 2021...
Reading XDEF placement.
Reading placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X1Y4/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 78710 ; free virtual = 116769
Restored from archive | CPU: 2.360000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 78744 ; free virtual = 116803
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.805 ; gain = 0.000 ; free physical = 81200 ; free virtual = 119265
Restored from archive | CPU: 1.890000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.805 ; gain = 0.000 ; free physical = 81202 ; free virtual = 119266
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
open_checkpoint: Time (s): cpu = 00:00:50 ; elapsed = 00:01:16 . Memory (MB): peak = 2221.812 ; gain = 1062.422 ; free physical = 81197 ; free virtual = 119261
# update_design -cell floorplan_static_i/pe_empty_X2Y2/inst -black_box
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
update_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2253.809 ; gain = 32.000 ; free physical = 81184 ; free virtual = 119248
# read_checkpoint -cell floorplan_static_i/pe_empty_X3Y2/inst ../../F003_syn_optical_flow/X3Y2/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X3Y2/inst ../../F003_syn_optical_flow/X3Y2/page_netlist.dcp
Reading XDEF routing.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Reading XDEF routing.
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X1Y3/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.805 ; gain = 0.000 ; free physical = 81157 ; free virtual = 119225
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.805 ; gain = 0.000 ; free physical = 81162 ; free virtual = 119230
Restored from archive | CPU: 1.880000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.805 ; gain = 0.000 ; free physical = 81161 ; free virtual = 119229
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
update_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2254.805 ; gain = 33.000 ; free physical = 81173 ; free virtual = 119241
# read_checkpoint -cell floorplan_static_i/pe_empty_X1Y4/inst ../../F003_syn_optical_flow/X1Y4/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X1Y4/inst ../../F003_syn_optical_flow/X1Y4/page_netlist.dcp
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:49:51 2021...
Restored from archive | CPU: 2.020000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.805 ; gain = 0.000 ; free physical = 81185 ; free virtual = 119253
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:51 ; elapsed = 00:01:18 . Memory (MB): peak = 2221.809 ; gain = 1062.422 ; free physical = 81393 ; free virtual = 119461
# update_design -cell floorplan_static_i/pe_empty_X0Y3/inst -black_box
INFO: [Project 1-853] Binary constraint restore complete.
open_checkpoint: Time (s): cpu = 00:00:49 ; elapsed = 00:01:17 . Memory (MB): peak = 2221.809 ; gain = 1062.422 ; free physical = 82362 ; free virtual = 120431
# update_design -cell floorplan_static_i/pe_empty_X2Y5/inst -black_box
Reading XDEF placement.
Reading placer database...
update_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2254.809 ; gain = 33.000 ; free physical = 82344 ; free virtual = 120413
# read_checkpoint -cell floorplan_static_i/pe_empty_X1Y3/inst ../../F003_syn_optical_flow/X1Y3/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X1Y3/inst ../../F003_syn_optical_flow/X1Y3/page_netlist.dcp
open_checkpoint: Time (s): cpu = 00:00:50 ; elapsed = 00:01:17 . Memory (MB): peak = 2221.809 ; gain = 1062.422 ; free physical = 82296 ; free virtual = 120367
# update_design -cell floorplan_static_i/pe_empty_X2Y4/inst -black_box
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF placement.
Reading placer database...
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF routing.
Reading XDEF placement.
Reading placer database...
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.805 ; gain = 0.000 ; free physical = 82199 ; free virtual = 120271
Restored from archive | CPU: 1.870000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.805 ; gain = 0.000 ; free physical = 82204 ; free virtual = 120276
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
Reading XDEF routing.
Reading XDEF routing.
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_optical_flow/X2Y2/page_netlist.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2892.266 ; gain = 137.688 ; free physical = 82176 ; free virtual = 120242
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.801 ; gain = 0.000 ; free physical = 82180 ; free virtual = 120247
Restored from archive | CPU: 1.860000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.801 ; gain = 0.000 ; free physical = 82188 ; free virtual = 120254
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 82182 ; free virtual = 120249
Restored from archive | CPU: 1.860000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 82177 ; free virtual = 120243
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:52 ; elapsed = 00:01:20 . Memory (MB): peak = 2221.809 ; gain = 1062.422 ; free physical = 82177 ; free virtual = 120243
# update_design -cell floorplan_static_i/pe_empty_X1Y6/inst -black_box
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 82159 ; free virtual = 120228
Restored from archive | CPU: 1.890000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 82155 ; free virtual = 120223
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_checkpoint: Time (s): cpu = 00:00:53 ; elapsed = 00:01:22 . Memory (MB): peak = 2221.805 ; gain = 1062.422 ; free physical = 82158 ; free virtual = 120226
# update_design -cell floorplan_static_i/pe_empty_X2Y1/inst -black_box
INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X0Y6/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
open_checkpoint: Time (s): cpu = 00:00:53 ; elapsed = 00:01:20 . Memory (MB): peak = 2221.812 ; gain = 1062.422 ; free physical = 82154 ; free virtual = 120223
# update_design -cell floorplan_static_i/pe_empty_X3Y4/inst -black_box
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:49:56 2021...
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X0Y5/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X3Y1/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
update_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2254.812 ; gain = 33.000 ; free physical = 82401 ; free virtual = 120466
# read_checkpoint -cell floorplan_static_i/pe_empty_X0Y6/inst ../../F003_syn_optical_flow/X0Y6/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X0Y6/inst ../../F003_syn_optical_flow/X0Y6/page_netlist.dcp
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:49:56 2021...
open_checkpoint: Time (s): cpu = 00:00:53 ; elapsed = 00:01:21 . Memory (MB): peak = 2221.812 ; gain = 1062.422 ; free physical = 82447 ; free virtual = 120513
# update_design -cell floorplan_static_i/pe_empty_X1Y5/inst -black_box
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X2Y6/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
update_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2254.812 ; gain = 33.000 ; free physical = 85374 ; free virtual = 123441
# read_checkpoint -cell floorplan_static_i/pe_empty_X0Y5/inst ../../F003_syn_optical_flow/X0Y5/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X0Y5/inst ../../F003_syn_optical_flow/X0Y5/page_netlist.dcp
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:49:57 2021...
update_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2254.812 ; gain = 33.000 ; free physical = 86304 ; free virtual = 124371
# read_checkpoint -cell floorplan_static_i/pe_empty_X3Y1/inst ../../F003_syn_optical_flow/X3Y1/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X3Y1/inst ../../F003_syn_optical_flow/X3Y1/page_netlist.dcp
Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_optical_flow/X3Y5/page_netlist/pe_empty1110_late.xdc] for cell 'floorplan_static_i/pe_empty_X3Y5/inst'
Finished Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_optical_flow/X3Y5/page_netlist/pe_empty1110_late.xdc] for cell 'floorplan_static_i/pe_empty_X3Y5/inst'
update_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2254.812 ; gain = 33.000 ; free physical = 86706 ; free virtual = 124773
# read_checkpoint -cell floorplan_static_i/pe_empty_X2Y6/inst ../../F003_syn_optical_flow/X2Y6/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X2Y6/inst ../../F003_syn_optical_flow/X2Y6/page_netlist.dcp
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X2Y2/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X0Y3/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X2Y5/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
update_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2254.809 ; gain = 33.000 ; free physical = 86749 ; free virtual = 124820
# read_checkpoint -cell floorplan_static_i/pe_empty_X0Y3/inst ../../F003_syn_optical_flow/X0Y3/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X0Y3/inst ../../F003_syn_optical_flow/X0Y3/page_netlist.dcp
update_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2254.812 ; gain = 33.000 ; free physical = 86753 ; free virtual = 124823
# read_checkpoint -cell floorplan_static_i/pe_empty_X2Y2/inst ../../F003_syn_optical_flow/X2Y2/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X2Y2/inst ../../F003_syn_optical_flow/X2Y2/page_netlist.dcp
INFO: [Netlist 29-17] Analyzing 437 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Netlist 29-17] Analyzing 83 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
update_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2254.809 ; gain = 33.000 ; free physical = 86728 ; free virtual = 124799
# read_checkpoint -cell floorplan_static_i/pe_empty_X2Y5/inst ../../F003_syn_optical_flow/X2Y5/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X2Y5/inst ../../F003_syn_optical_flow/X2Y5/page_netlist.dcp
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X2Y4/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X1Y6/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
update_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2253.809 ; gain = 32.000 ; free physical = 86659 ; free virtual = 124733
# read_checkpoint -cell floorplan_static_i/pe_empty_X2Y4/inst ../../F003_syn_optical_flow/X2Y4/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X2Y4/inst ../../F003_syn_optical_flow/X2Y4/page_netlist.dcp
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:50:04 2021...
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X3Y4/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X2Y1/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X1Y5/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
INFO: [Netlist 29-17] Analyzing 437 Unisim elements for replacement
update_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2254.809 ; gain = 33.000 ; free physical = 87984 ; free virtual = 126061
# read_checkpoint -cell floorplan_static_i/pe_empty_X1Y6/inst ../../F003_syn_optical_flow/X1Y6/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X1Y6/inst ../../F003_syn_optical_flow/X1Y6/page_netlist.dcp
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:50:05 2021...
update_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2254.805 ; gain = 33.000 ; free physical = 88196 ; free virtual = 126273
# read_checkpoint -cell floorplan_static_i/pe_empty_X2Y1/inst ../../F003_syn_optical_flow/X2Y1/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X2Y1/inst ../../F003_syn_optical_flow/X2Y1/page_netlist.dcp
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
update_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2254.812 ; gain = 33.000 ; free physical = 89274 ; free virtual = 127351
# read_checkpoint -cell floorplan_static_i/pe_empty_X3Y4/inst ../../F003_syn_optical_flow/X3Y4/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X3Y4/inst ../../F003_syn_optical_flow/X3Y4/page_netlist.dcp
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:50:06 2021...
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
update_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2254.812 ; gain = 33.000 ; free physical = 90538 ; free virtual = 128615
# read_checkpoint -cell floorplan_static_i/pe_empty_X1Y5/inst ../../F003_syn_optical_flow/X1Y5/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X1Y5/inst ../../F003_syn_optical_flow/X1Y5/page_netlist.dcp
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:50:07 2021...
Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_optical_flow/X0Y3/page_netlist/pe_empty0101_late.xdc] for cell 'floorplan_static_i/pe_empty_X0Y3/inst'
Finished Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_optical_flow/X0Y3/page_netlist/pe_empty0101_late.xdc] for cell 'floorplan_static_i/pe_empty_X0Y3/inst'
Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_optical_flow/X2Y5/page_netlist/pe_empty1111_late.xdc] for cell 'floorplan_static_i/pe_empty_X2Y5/inst'
Finished Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_optical_flow/X2Y5/page_netlist/pe_empty1111_late.xdc] for cell 'floorplan_static_i/pe_empty_X2Y5/inst'
Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_optical_flow/X3Y1/page_netlist/pe_empty1110_late.xdc] for cell 'floorplan_static_i/pe_empty_X3Y1/inst'
Finished Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_optical_flow/X3Y1/page_netlist/pe_empty1110_late.xdc] for cell 'floorplan_static_i/pe_empty_X3Y1/inst'
Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_optical_flow/X2Y1/page_netlist/pe_empty0111_late.xdc] for cell 'floorplan_static_i/pe_empty_X2Y1/inst'
Finished Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_optical_flow/X2Y1/page_netlist/pe_empty0111_late.xdc] for cell 'floorplan_static_i/pe_empty_X2Y1/inst'
Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_optical_flow/X2Y2/page_netlist/pe_empty0111_late.xdc] for cell 'floorplan_static_i/pe_empty_X2Y2/inst'
Finished Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_optical_flow/X2Y2/page_netlist/pe_empty0111_late.xdc] for cell 'floorplan_static_i/pe_empty_X2Y2/inst'
read_checkpoint: Time (s): cpu = 00:00:38 ; elapsed = 00:01:00 . Memory (MB): peak = 2607.250 ; gain = 352.438 ; free physical = 88718 ; free virtual = 126795
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
read_checkpoint: Time (s): cpu = 00:00:39 ; elapsed = 00:01:01 . Memory (MB): peak = 2611.246 ; gain = 356.438 ; free physical = 88670 ; free virtual = 126747
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2624.262 ; gain = 15.008 ; free physical = 88614 ; free virtual = 126691

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 20d2f2b30

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2703.262 ; gain = 77.000 ; free physical = 88568 ; free virtual = 126645

Starting Logic Optimization Task
read_checkpoint: Time (s): cpu = 00:00:37 ; elapsed = 00:01:00 . Memory (MB): peak = 2606.246 ; gain = 352.438 ; free physical = 88563 ; free virtual = 126640
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2629.258 ; gain = 16.008 ; free physical = 88568 ; free virtual = 126645

Starting Cache Timing Information Task
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Timing 38-35] Done setting XDC timing constraints.
read_checkpoint: Time (s): cpu = 00:00:38 ; elapsed = 00:00:59 . Memory (MB): peak = 2607.246 ; gain = 352.438 ; free physical = 88472 ; free virtual = 126549
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
Ending Cache Timing Information Task | Checksum: 2099d5ac8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2731.258 ; gain = 101.000 ; free physical = 88471 ; free virtual = 126548
INFO: [DRC 23-27] Running DRC with 2 threads

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 251c0c9a4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2714.266 ; gain = 11.004 ; free physical = 88457 ; free virtual = 126534
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 251c0c9a4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2714.266 ; gain = 11.004 ; free physical = 88451 ; free virtual = 126528
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 251c0c9a4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2714.266 ; gain = 11.004 ; free physical = 88453 ; free virtual = 126530
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2623.258 ; gain = 15.008 ; free physical = 88454 ; free virtual = 126531

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 4 BUFG optimization | Checksum: 251c0c9a4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2714.266 ; gain = 11.004 ; free physical = 88381 ; free virtual = 126458
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization

Phase 1 Retarget
Phase 5 Shift Register Optimization | Checksum: 245ac6f28

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2714.266 ; gain = 11.004 ; free physical = 88392 ; free virtual = 126469
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Ending Cache Timing Information Task | Checksum: 225de1b97

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2711.258 ; gain = 87.000 ; free physical = 88391 ; free virtual = 126468

Starting Logic Optimization Task
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 6 Post Processing Netlist | Checksum: 245ac6f28

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2714.266 ; gain = 11.004 ; free physical = 88390 ; free virtual = 126467
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2714.266 ; gain = 0.000 ; free physical = 88389 ; free virtual = 126466
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2625.258 ; gain = 16.008 ; free physical = 88391 ; free virtual = 126468

Starting Cache Timing Information Task
Phase 1 Retarget | Checksum: 28de7e889

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2741.262 ; gain = 10.004 ; free physical = 88390 ; free virtual = 126467
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2 Constant propagation | Checksum: 28de7e889

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2741.262 ; gain = 10.004 ; free physical = 88366 ; free virtual = 126443
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Ending Cache Timing Information Task | Checksum: 1e7dcaaaa

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2703.258 ; gain = 77.000 ; free physical = 88360 ; free virtual = 126437

Starting Logic Optimization Task
Phase 3 Sweep | Checksum: 28dbb1da6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2741.262 ; gain = 10.004 ; free physical = 88359 ; free virtual = 126436
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 246 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 28dbb1da6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2741.262 ; gain = 10.004 ; free physical = 88346 ; free virtual = 126423
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization

Phase 1 Retarget
read_checkpoint: Time (s): cpu = 00:00:37 ; elapsed = 00:00:59 . Memory (MB): peak = 2607.250 ; gain = 352.438 ; free physical = 88426 ; free virtual = 126503
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
Phase 5 Shift Register Optimization | Checksum: 2f25adaa1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2741.262 ; gain = 10.004 ; free physical = 88421 ; free virtual = 126498
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 6 Post Processing Netlist | Checksum: 2f25adaa1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2741.262 ; gain = 10.004 ; free physical = 88412 ; free virtual = 126489
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2741.262 ; gain = 0.000 ; free physical = 88409 ; free virtual = 126487
Phase 1 Retarget | Checksum: 2210c8585

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2723.262 ; gain = 12.004 ; free physical = 88409 ; free virtual = 126486
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2210c8585

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2723.262 ; gain = 12.004 ; free physical = 88407 ; free virtual = 126484
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Sweep | Checksum: 2210c8585

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2723.262 ; gain = 12.004 ; free physical = 88411 ; free virtual = 126488
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-49] Retargeted 0 cell(s).
Ending Logic Optimization Task | Checksum: 1f51a9dab

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2714.266 ; gain = 11.004 ; free physical = 88408 ; free virtual = 126485

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Phase 1 Retarget | Checksum: 1eed572c3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2714.262 ; gain = 11.004 ; free physical = 88410 ; free virtual = 126487
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Ending Power Optimization Task | Checksum: 1f51a9dab

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2714.266 ; gain = 0.000 ; free physical = 88409 ; free virtual = 126486

Starting Final Cleanup Task
Phase 4 BUFG optimization | Checksum: 2210c8585

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2723.262 ; gain = 12.004 ; free physical = 88407 ; free virtual = 126484
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 2 Constant propagation | Checksum: 1eed572c3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2714.262 ; gain = 11.004 ; free physical = 88406 ; free virtual = 126483
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Ending Final Cleanup Task | Checksum: 1f51a9dab

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2714.266 ; gain = 0.000 ; free physical = 88406 ; free virtual = 126483
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2714.266 ; gain = 107.016 ; free physical = 88406 ; free virtual = 126483
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X3Y6_opt.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Phase 5 Shift Register Optimization | Checksum: 2619a0455

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2723.262 ; gain = 12.004 ; free physical = 88388 ; free virtual = 126470
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Writing XDEF routing.
Phase 3 Sweep | Checksum: 1eed572c3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2714.262 ; gain = 11.004 ; free physical = 88382 ; free virtual = 126470
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2720.277 ; gain = 0.000 ; free physical = 88358 ; free virtual = 126460
Phase 6 Post Processing Netlist | Checksum: 2619a0455

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2723.262 ; gain = 12.004 ; free physical = 88348 ; free virtual = 126454
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2723.262 ; gain = 0.000 ; free physical = 88343 ; free virtual = 126454
Phase 4 BUFG optimization | Checksum: 1eed572c3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2714.262 ; gain = 11.004 ; free physical = 88336 ; free virtual = 126452
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2624.262 ; gain = 15.008 ; free physical = 88347 ; free virtual = 126462

Starting Cache Timing Information Task
Phase 5 Shift Register Optimization | Checksum: 186fca512

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2714.262 ; gain = 11.004 ; free physical = 88323 ; free virtual = 126439
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 6 Post Processing Netlist | Checksum: 186fca512

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2714.262 ; gain = 11.004 ; free physical = 88258 ; free virtual = 126374
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2714.262 ; gain = 0.000 ; free physical = 88258 ; free virtual = 126373
Ending Cache Timing Information Task | Checksum: 1f38ddd25

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2703.262 ; gain = 78.000 ; free physical = 88255 ; free virtual = 126371

Starting Logic Optimization Task
Ending Logic Optimization Task | Checksum: 337b920c4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2741.262 ; gain = 10.004 ; free physical = 88255 ; free virtual = 126371

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
read_checkpoint: Time (s): cpu = 00:00:37 ; elapsed = 00:01:00 . Memory (MB): peak = 2612.246 ; gain = 357.438 ; free physical = 88250 ; free virtual = 126367
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
Ending Power Optimization Task | Checksum: 337b920c4

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2805.262 ; gain = 64.000 ; free physical = 88254 ; free virtual = 126370

Starting Final Cleanup Task
INFO: [DRC 23-27] Running DRC with 2 threads
Ending Final Cleanup Task | Checksum: 337b920c4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.262 ; gain = 0.000 ; free physical = 88245 ; free virtual = 126361
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2805.262 ; gain = 194.016 ; free physical = 88244 ; free virtual = 126360
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X3Y5_opt.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
read_checkpoint: Time (s): cpu = 00:00:37 ; elapsed = 00:01:00 . Memory (MB): peak = 2611.246 ; gain = 356.438 ; free physical = 88230 ; free virtual = 126349
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
Writing XDEF routing.
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
Writing XDEF routing logical nets.
INFO: [DRC 23-27] Running DRC with 2 threads
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2811.273 ; gain = 0.000 ; free physical = 88197 ; free virtual = 126338

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Ending Logic Optimization Task | Checksum: 1919d71d5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2723.262 ; gain = 12.004 ; free physical = 88223 ; free virtual = 126380

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Phase 1 Retarget | Checksum: 19a74fa81

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2714.266 ; gain = 11.004 ; free physical = 88223 ; free virtual = 126380
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Ending Power Optimization Task | Checksum: 1919d71d5

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2723.262 ; gain = 0.000 ; free physical = 88222 ; free virtual = 126379

Starting Final Cleanup Task
Phase 2 Constant propagation | Checksum: 19a74fa81

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2714.266 ; gain = 11.004 ; free physical = 88222 ; free virtual = 126380
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Ending Final Cleanup Task | Checksum: 1919d71d5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2723.262 ; gain = 0.000 ; free physical = 88220 ; free virtual = 126378
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2723.262 ; gain = 117.016 ; free physical = 88220 ; free virtual = 126378
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X3Y2_opt.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Phase 3 Sweep | Checksum: 19a74fa81

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2714.266 ; gain = 11.004 ; free physical = 88204 ; free virtual = 126366
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Ending Logic Optimization Task | Checksum: 1f3b2e2ae

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2714.262 ; gain = 11.004 ; free physical = 88201 ; free virtual = 126369

Starting Power Optimization Task
Writing XDEF routing.
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2729.273 ; gain = 0.000 ; free physical = 88164 ; free virtual = 126352
read_checkpoint: Time (s): cpu = 00:00:44 ; elapsed = 00:01:07 . Memory (MB): peak = 2637.547 ; gain = 382.734 ; free physical = 88170 ; free virtual = 126359
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
read_checkpoint: Time (s): cpu = 00:00:36 ; elapsed = 00:00:59 . Memory (MB): peak = 2605.242 ; gain = 350.438 ; free physical = 88172 ; free virtual = 126363
Command: opt_design
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
Ending Power Optimization Task | Checksum: 1f3b2e2ae

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2714.262 ; gain = 0.000 ; free physical = 88172 ; free virtual = 126363

Starting Final Cleanup Task
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2630.258 ; gain = 16.008 ; free physical = 88164 ; free virtual = 126364

Starting Cache Timing Information Task
Ending Final Cleanup Task | Checksum: 1f3b2e2ae

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2714.262 ; gain = 0.000 ; free physical = 88155 ; free virtual = 126356
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2714.262 ; gain = 107.016 ; free physical = 88155 ; free virtual = 126356
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X1Y3_opt.dcp
Phase 4 BUFG optimization | Checksum: 19a74fa81

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2714.266 ; gain = 11.004 ; free physical = 88152 ; free virtual = 126353
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_optical_flow/page_X3Y6/X3Y6_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2720.277 ; gain = 6.012 ; free physical = 88172 ; free virtual = 126334
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
Writing XDEF routing.
Writing XDEF routing logical nets.
Phase 5 Shift Register Optimization | Checksum: 1f6871316

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2714.266 ; gain = 11.004 ; free physical = 88116 ; free virtual = 126291
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Writing XDEF routing special nets.
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2629.258 ; gain = 16.008 ; free physical = 88092 ; free virtual = 126272

Starting Cache Timing Information Task
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2720.273 ; gain = 0.000 ; free physical = 88093 ; free virtual = 126273
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
Phase 6 Post Processing Netlist | Checksum: 1f6871316

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2714.266 ; gain = 11.004 ; free physical = 88052 ; free virtual = 126242
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2714.266 ; gain = 0.000 ; free physical = 88021 ; free virtual = 126216
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 31dbbfeb9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2726.258 ; gain = 95.000 ; free physical = 88003 ; free virtual = 126205

Starting Logic Optimization Task
Ending Cache Timing Information Task | Checksum: 131322ff6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2732.258 ; gain = 101.000 ; free physical = 87990 ; free virtual = 126193

Starting Logic Optimization Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2624.254 ; gain = 17.008 ; free physical = 87906 ; free virtual = 126110

Starting Cache Timing Information Task
read_checkpoint: Time (s): cpu = 00:00:44 ; elapsed = 00:01:06 . Memory (MB): peak = 2638.547 ; gain = 383.734 ; free physical = 87872 ; free virtual = 126078
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2657.559 ; gain = 18.008 ; free physical = 87676 ; free virtual = 125885

Starting Cache Timing Information Task
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_optical_flow/page_X3Y5/X3Y5_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2811.273 ; gain = 6.012 ; free physical = 87698 ; free virtual = 125867
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads

Phase 1 Retarget
Ending Cache Timing Information Task | Checksum: 3b2e21e01

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2704.254 ; gain = 79.000 ; free physical = 87675 ; free virtual = 125843

Starting Logic Optimization Task
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [DRC 23-27] Running DRC with 2 threads

Phase 1 Retarget
INFO: [Opt 31-49] Retargeted 0 cell(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 1 Retarget | Checksum: 2b13d6495

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2737.262 ; gain = 11.004 ; free physical = 87738 ; free virtual = 125907
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
Ending Logic Optimization Task | Checksum: 215ee134d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2714.266 ; gain = 11.004 ; free physical = 87793 ; free virtual = 125961

Starting Power Optimization Task
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Phase 2 Constant propagation | Checksum: 36974b0fc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2737.262 ; gain = 11.004 ; free physical = 87947 ; free virtual = 126119
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 1 Retarget | Checksum: 1b3400004

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2741.262 ; gain = 9.004 ; free physical = 87947 ; free virtual = 126119
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
Ending Power Optimization Task | Checksum: 215ee134d

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2714.266 ; gain = 0.000 ; free physical = 87947 ; free virtual = 126119

Starting Final Cleanup Task
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Ending Final Cleanup Task | Checksum: 215ee134d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2714.266 ; gain = 0.000 ; free physical = 87931 ; free virtual = 126103
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2714.266 ; gain = 107.016 ; free physical = 87931 ; free virtual = 126103
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X2Y6_opt.dcp
Phase 2 Constant propagation | Checksum: 1b3400004

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2741.262 ; gain = 9.004 ; free physical = 87928 ; free virtual = 126101
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_optical_flow/page_X3Y2/X3Y2_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2729.273 ; gain = 6.012 ; free physical = 87933 ; free virtual = 126071
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Phase 3 Sweep | Checksum: 37119feb1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2737.262 ; gain = 11.004 ; free physical = 87927 ; free virtual = 126070
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 83 cells

Phase 4 BUFG optimization
Writing XDEF routing.
INFO: [DRC 23-27] Running DRC with 2 threads
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Phase 3 Sweep | Checksum: 17132162a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2741.262 ; gain = 9.004 ; free physical = 87875 ; free virtual = 126040
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 248 cells

Phase 4 BUFG optimization
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2720.277 ; gain = 0.000 ; free physical = 87872 ; free virtual = 126039
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
Phase 4 BUFG optimization | Checksum: 37119feb1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2737.262 ; gain = 11.004 ; free physical = 87861 ; free virtual = 126037
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_optical_flow/page_X1Y3/X1Y3_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2720.273 ; gain = 6.012 ; free physical = 87811 ; free virtual = 125948
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
Phase 4 BUFG optimization | Checksum: 17132162a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2741.262 ; gain = 9.004 ; free physical = 87748 ; free virtual = 125885
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2655.559 ; gain = 15.008 ; free physical = 87676 ; free virtual = 125813

Starting Cache Timing Information Task
INFO: [Opt 31-49] Retargeted 0 cell(s).
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Phase 5 Shift Register Optimization | Checksum: 2d0719c05

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2737.262 ; gain = 11.004 ; free physical = 87613 ; free virtual = 125750
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [DRC 23-27] Running DRC with 2 threads
Phase 1 Retarget | Checksum: 38aa87e47

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2715.258 ; gain = 11.004 ; free physical = 87514 ; free virtual = 125651
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
Phase 5 Shift Register Optimization | Checksum: 23bbcb668

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2741.262 ; gain = 9.004 ; free physical = 87488 ; free virtual = 125625
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Ending Cache Timing Information Task | Checksum: 18b4e8928
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2787.559 ; gain = 129.000 ; free physical = 87480 ; free virtual = 125617

Starting Logic Optimization Task
Phase 6 Post Processing Netlist | Checksum: 2d0719c05

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2737.262 ; gain = 11.004 ; free physical = 87377 ; free virtual = 125514
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task
Phase 2 Constant propagation | Checksum: 38aa87e47

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2715.258 ; gain = 11.004 ; free physical = 87336 ; free virtual = 125473
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2737.262 ; gain = 0.000 ; free physical = 87316 ; free virtual = 125453
Phase 6 Post Processing Netlist | Checksum: 23bbcb668

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2741.262 ; gain = 9.004 ; free physical = 87266 ; free virtual = 125404
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2741.262 ; gain = 0.000 ; free physical = 87204 ; free virtual = 125341
Phase 3 Sweep | Checksum: 39a650ecc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2715.258 ; gain = 11.004 ; free physical = 87182 ; free virtual = 125319
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 164 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 39a650ecc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2715.258 ; gain = 11.004 ; free physical = 87673 ; free virtual = 125810
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 2cee8a39c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2715.258 ; gain = 11.004 ; free physical = 87554 ; free virtual = 125691
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 6 Post Processing Netlist | Checksum: 2cee8a39c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2715.258 ; gain = 11.004 ; free physical = 87369 ; free virtual = 125507
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2715.258 ; gain = 0.000 ; free physical = 87308 ; free virtual = 125446
Ending Cache Timing Information Task | Checksum: 1e0ed9710

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2788.559 ; gain = 132.000 ; free physical = 87279 ; free virtual = 125417

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Ending Logic Optimization Task | Checksum: 22858c00c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2737.262 ; gain = 11.004 ; free physical = 87465 ; free virtual = 125607

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Logic Optimization Task | Checksum: 27b5a0f79

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2741.262 ; gain = 9.004 ; free physical = 87578 ; free virtual = 125722

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_optical_flow/page_X2Y6/X2Y6_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2720.277 ; gain = 6.012 ; free physical = 87697 ; free virtual = 125800
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 9 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Opt 31-49] Retargeted 0 cell(s).
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 22858c00c

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2801.262 ; gain = 64.000 ; free physical = 87715 ; free virtual = 125818

Starting Final Cleanup Task
Phase 1 Retarget | Checksum: 2ea619941

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2809.234 ; gain = 21.676 ; free physical = 87683 ; free virtual = 125787
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
Ending Power Optimization Task | Checksum: 27b5a0f79

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2805.262 ; gain = 64.000 ; free physical = 87676 ; free virtual = 125780

Starting Final Cleanup Task
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
Ending Final Cleanup Task | Checksum: 22858c00c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2801.262 ; gain = 0.000 ; free physical = 87651 ; free virtual = 125755
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2801.262 ; gain = 189.016 ; free physical = 87651 ; free virtual = 125754
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X0Y3_opt.dcp
Ending Final Cleanup Task | Checksum: 27b5a0f79

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.262 ; gain = 0.000 ; free physical = 87611 ; free virtual = 125715
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2805.262 ; gain = 194.016 ; free physical = 87610 ; free virtual = 125714
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X2Y5_opt.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing.
Phase 2 Constant propagation | Checksum: 2bf433c6e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2809.234 ; gain = 21.676 ; free physical = 87294 ; free virtual = 125425
INFO: [Opt 31-389] Phase Constant propagation created 214 cells and removed 506 cells

Phase 3 Sweep
Writing XDEF routing special nets.
Writing XDEF routing logical nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2807.273 ; gain = 0.000 ; free physical = 87266 ; free virtual = 125405
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2811.273 ; gain = 0.000 ; free physical = 87152 ; free virtual = 125310
Ending Logic Optimization Task | Checksum: 3764372ca

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2715.258 ; gain = 11.004 ; free physical = 87354 ; free virtual = 125532

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3113.668 ; gain = 0.000 ; free physical = 87312 ; free virtual = 125496
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1404ab832

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3113.668 ; gain = 0.000 ; free physical = 87309 ; free virtual = 125494
Ending Power Optimization Task | Checksum: 3764372ca

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2715.258 ; gain = 0.000 ; free physical = 87307 ; free virtual = 125491

Starting Final Cleanup Task
Phase 3 Sweep | Checksum: 2dce11fca

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2809.234 ; gain = 21.676 ; free physical = 87299 ; free virtual = 125483
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 216 cells

Phase 4 BUFG optimization
Ending Final Cleanup Task | Checksum: 3764372ca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2715.258 ; gain = 0.000 ; free physical = 87480 ; free virtual = 125664
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2715.258 ; gain = 110.016 ; free physical = 87482 ; free virtual = 125666
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X2Y1_opt.dcp

Phase 1 Retarget
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2721.270 ; gain = 0.000 ; free physical = 87533 ; free virtual = 125746
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 23288e257

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2810.234 ; gain = 21.676 ; free physical = 87383 ; free virtual = 125608
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
Phase 4 BUFG optimization | Checksum: 2dce11fca

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2809.234 ; gain = 21.676 ; free physical = 87354 ; free virtual = 125579
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 219a727d9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2810.234 ; gain = 21.676 ; free physical = 87669 ; free virtual = 125894
INFO: [Opt 31-389] Phase Constant propagation created 214 cells and removed 506 cells

Phase 3 Sweep
Phase 5 Shift Register Optimization | Checksum: 347a14bce

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2809.234 ; gain = 21.676 ; free physical = 87658 ; free virtual = 125884
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3121.969 ; gain = 0.000 ; free physical = 87661 ; free virtual = 125887
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1a04b1be1

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3121.969 ; gain = 0.000 ; free physical = 87661 ; free virtual = 125888
Phase 3 Sweep | Checksum: 29d6beb89

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2810.234 ; gain = 21.676 ; free physical = 87653 ; free virtual = 125880
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 216 cells

Phase 4 BUFG optimization
Phase 6 Post Processing Netlist | Checksum: 347a14bce

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2809.234 ; gain = 21.676 ; free physical = 87651 ; free virtual = 125878
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3113.668 ; gain = 0.000 ; free physical = 87651 ; free virtual = 125878

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2809.234 ; gain = 0.000 ; free physical = 87636 ; free virtual = 125863
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 BUFG optimization | Checksum: 29d6beb89

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2810.234 ; gain = 21.676 ; free physical = 87348 ; free virtual = 125584
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_optical_flow/page_X2Y5/X2Y5_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2811.273 ; gain = 6.012 ; free physical = 87335 ; free virtual = 125533
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_optical_flow/page_X0Y3/X0Y3_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2807.273 ; gain = 6.012 ; free physical = 87350 ; free virtual = 125505
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3113.664 ; gain = 0.000 ; free physical = 87388 ; free virtual = 125543
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1404ab832

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3113.664 ; gain = 0.000 ; free physical = 87390 ; free virtual = 125545
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3114.664 ; gain = 0.000 ; free physical = 87625 ; free virtual = 125780
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1404ab832

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3114.664 ; gain = 0.000 ; free physical = 87634 ; free virtual = 125789
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 5 Shift Register Optimization | Checksum: 26390a866

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2810.234 ; gain = 21.676 ; free physical = 87687 ; free virtual = 125845
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_optical_flow/page_X2Y1/X2Y1_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2721.270 ; gain = 6.012 ; free physical = 87709 ; free virtual = 125829
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [DRC 23-27] Running DRC with 2 threads
Phase 6 Post Processing Netlist | Checksum: 26390a866

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2810.234 ; gain = 21.676 ; free physical = 87702 ; free virtual = 125821
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2810.234 ; gain = 0.000 ; free physical = 87691 ; free virtual = 125810
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3121.969 ; gain = 0.000 ; free physical = 87685 ; free virtual = 125804
Ending Logic Optimization Task | Checksum: 28dd148db

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2809.234 ; gain = 21.676 ; free physical = 87643 ; free virtual = 125762

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 28dd148db

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2809.234 ; gain = 0.000 ; free physical = 87265 ; free virtual = 125384

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 28dd148db

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2809.234 ; gain = 0.000 ; free physical = 87139 ; free virtual = 125258
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2809.234 ; gain = 171.688 ; free physical = 87138 ; free virtual = 125257
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X3Y1_opt.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3113.664 ; gain = 0.000 ; free physical = 86911 ; free virtual = 125034
Writing XDEF routing.
Writing XDEF routing logical nets.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3114.664 ; gain = 0.000 ; free physical = 86811 ; free virtual = 124942
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2815.246 ; gain = 0.000 ; free physical = 86911 ; free virtual = 125043
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3113.668 ; gain = 0.000 ; free physical = 87439 ; free virtual = 125572
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1404ab832

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3113.668 ; gain = 0.000 ; free physical = 87440 ; free virtual = 125573
Ending Logic Optimization Task | Checksum: 1ce6813a2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2810.234 ; gain = 21.676 ; free physical = 87438 ; free virtual = 125571

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 1ce6813a2

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2810.234 ; gain = 0.000 ; free physical = 87091 ; free virtual = 125224

Starting Final Cleanup Task
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Ending Final Cleanup Task | Checksum: 1ce6813a2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.234 ; gain = 0.000 ; free physical = 86955 ; free virtual = 125088
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 2810.234 ; gain = 171.688 ; free physical = 86955 ; free virtual = 125088
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X2Y2_opt.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2816.246 ; gain = 0.000 ; free physical = 86526 ; free virtual = 124672
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3113.668 ; gain = 0.000 ; free physical = 87349 ; free virtual = 125499
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_optical_flow/page_X3Y1/X3Y1_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2815.246 ; gain = 6.012 ; free physical = 87311 ; free virtual = 125453
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3121.664 ; gain = 0.000 ; free physical = 87330 ; free virtual = 125473
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 19f59a781

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3121.664 ; gain = 0.000 ; free physical = 87332 ; free virtual = 125475
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design

Phase 1.1 Placer Initialization Netlist Sorting
INFO: [DRC 23-27] Running DRC with 2 threads
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3122.664 ; gain = 0.000 ; free physical = 87337 ; free virtual = 125480
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1181eaca9

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3122.664 ; gain = 0.000 ; free physical = 87337 ; free virtual = 125480
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3113.660 ; gain = 0.000 ; free physical = 87328 ; free virtual = 125470
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1954413b7

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3113.660 ; gain = 0.000 ; free physical = 87328 ; free virtual = 125470
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_optical_flow/page_X2Y2/X2Y2_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2816.246 ; gain = 6.012 ; free physical = 87131 ; free virtual = 125264
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3121.664 ; gain = 0.000 ; free physical = 87380 ; free virtual = 125514
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3113.660 ; gain = 0.000 ; free physical = 87350 ; free virtual = 125483
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3122.664 ; gain = 0.000 ; free physical = 87350 ; free virtual = 125483
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3143.246 ; gain = 0.000 ; free physical = 87198 ; free virtual = 125332
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1b26f8b41

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3143.246 ; gain = 0.000 ; free physical = 87198 ; free virtual = 125332
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3143.340 ; gain = 0.000 ; free physical = 87238 ; free virtual = 125372
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e5d589c1

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3143.340 ; gain = 0.000 ; free physical = 87238 ; free virtual = 125371
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3143.246 ; gain = 0.000 ; free physical = 87235 ; free virtual = 125369
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3143.340 ; gain = 0.000 ; free physical = 87224 ; free virtual = 125357

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1cc478ab8

Time (s): cpu = 00:01:51 ; elapsed = 00:01:50 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 83952 ; free virtual = 122087

Phase 1.3 Build Placer Netlist Model
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1404ab832

Time (s): cpu = 00:01:50 ; elapsed = 00:01:49 . Memory (MB): peak = 3709.992 ; gain = 596.328 ; free physical = 83951 ; free virtual = 122086

Phase 1.3 Build Placer Netlist Model
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1056f312e

Time (s): cpu = 00:01:54 ; elapsed = 00:01:51 . Memory (MB): peak = 3694.945 ; gain = 572.977 ; free physical = 83943 ; free virtual = 122078

Phase 1.3 Build Placer Netlist Model
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1404ab832

Time (s): cpu = 00:01:51 ; elapsed = 00:01:50 . Memory (MB): peak = 3670.633 ; gain = 555.969 ; free physical = 83768 ; free virtual = 121904

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2afed7a13

Time (s): cpu = 00:01:56 ; elapsed = 00:01:56 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 83823 ; free virtual = 121958

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2afed7a13

Time (s): cpu = 00:01:56 ; elapsed = 00:01:56 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 83804 ; free virtual = 121939
Phase 1 Placer Initialization | Checksum: 2afed7a13

Time (s): cpu = 00:01:56 ; elapsed = 00:01:56 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 83748 ; free virtual = 121883

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 1.3 Build Placer Netlist Model | Checksum: 1908c2b99

Time (s): cpu = 00:01:55 ; elapsed = 00:01:55 . Memory (MB): peak = 3709.992 ; gain = 596.328 ; free physical = 83326 ; free virtual = 121462

Phase 1.4 Constrain Clocks/Macros
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.4 Constrain Clocks/Macros | Checksum: 1908c2b99

Time (s): cpu = 00:01:55 ; elapsed = 00:01:55 . Memory (MB): peak = 3709.992 ; gain = 596.328 ; free physical = 83320 ; free virtual = 121455
Phase 1 Placer Initialization | Checksum: 1908c2b99

Time (s): cpu = 00:01:55 ; elapsed = 00:01:55 . Memory (MB): peak = 3709.992 ; gain = 596.328 ; free physical = 83309 ; free virtual = 121445

Phase 2 Global Placement
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12139a610

Time (s): cpu = 00:01:51 ; elapsed = 00:01:50 . Memory (MB): peak = 3708.996 ; gain = 595.328 ; free physical = 83086 ; free virtual = 121222

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 169ae6bc9

Time (s): cpu = 00:02:00 ; elapsed = 00:01:58 . Memory (MB): peak = 3694.945 ; gain = 572.977 ; free physical = 83100 ; free virtual = 121235

Phase 1.4 Constrain Clocks/Macros
Phase 1.3 Build Placer Netlist Model | Checksum: 1c914974a

Time (s): cpu = 00:01:56 ; elapsed = 00:01:56 . Memory (MB): peak = 3670.633 ; gain = 555.969 ; free physical = 83092 ; free virtual = 121227

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 169ae6bc9

Time (s): cpu = 00:02:00 ; elapsed = 00:01:58 . Memory (MB): peak = 3694.945 ; gain = 572.977 ; free physical = 83091 ; free virtual = 121227
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c914974a

Time (s): cpu = 00:01:56 ; elapsed = 00:01:56 . Memory (MB): peak = 3670.633 ; gain = 555.969 ; free physical = 83083 ; free virtual = 121218
Phase 1 Placer Initialization | Checksum: 169ae6bc9

Time (s): cpu = 00:02:00 ; elapsed = 00:01:58 . Memory (MB): peak = 3694.945 ; gain = 572.977 ; free physical = 83074 ; free virtual = 121209

Phase 2 Global Placement
Phase 1 Placer Initialization | Checksum: 1c914974a

Time (s): cpu = 00:01:56 ; elapsed = 00:01:56 . Memory (MB): peak = 3670.633 ; gain = 555.969 ; free physical = 83065 ; free virtual = 121201

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 2.1 Floorplanning | Checksum: 28377a080

Time (s): cpu = 00:02:02 ; elapsed = 00:02:02 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 83121 ; free virtual = 121257

Phase 2.1 Floorplanning

Phase 2.1 Floorplanning

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 2.1 Floorplanning | Checksum: 1f587abe7

Time (s): cpu = 00:02:01 ; elapsed = 00:02:01 . Memory (MB): peak = 3709.992 ; gain = 596.328 ; free physical = 82815 ; free virtual = 120951
Phase 1.3 Build Placer Netlist Model | Checksum: 1676dcdcc

Time (s): cpu = 00:01:56 ; elapsed = 00:01:56 . Memory (MB): peak = 3708.996 ; gain = 595.328 ; free physical = 82752 ; free virtual = 120887

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1676dcdcc

Time (s): cpu = 00:01:56 ; elapsed = 00:01:56 . Memory (MB): peak = 3708.996 ; gain = 595.328 ; free physical = 82703 ; free virtual = 120838
Phase 2.1 Floorplanning | Checksum: 1751143e6

Time (s): cpu = 00:02:01 ; elapsed = 00:02:01 . Memory (MB): peak = 3670.633 ; gain = 555.969 ; free physical = 82687 ; free virtual = 120822
Phase 2.1 Floorplanning | Checksum: 15fb502e0

Time (s): cpu = 00:02:06 ; elapsed = 00:02:04 . Memory (MB): peak = 3694.945 ; gain = 572.977 ; free physical = 82679 ; free virtual = 120815
Phase 1 Placer Initialization | Checksum: 1676dcdcc

Time (s): cpu = 00:01:56 ; elapsed = 00:01:56 . Memory (MB): peak = 3708.996 ; gain = 595.328 ; free physical = 82652 ; free virtual = 120788

Phase 2 Global Placement

Phase 2.1 Floorplanning
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a3b60333

Time (s): cpu = 00:01:53 ; elapsed = 00:01:51 . Memory (MB): peak = 3717.992 ; gain = 596.328 ; free physical = 82485 ; free virtual = 120621

Phase 1.3 Build Placer Netlist Model
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 187e9a8d7

Time (s): cpu = 00:01:52 ; elapsed = 00:01:51 . Memory (MB): peak = 3670.629 ; gain = 556.969 ; free physical = 82330 ; free virtual = 120466

Phase 1.3 Build Placer Netlist Model
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11176a0d2

Time (s): cpu = 00:01:56 ; elapsed = 00:01:52 . Memory (MB): peak = 3719.992 ; gain = 597.328 ; free physical = 82323 ; free virtual = 120458

Phase 1.3 Build Placer Netlist Model
Phase 2.1 Floorplanning | Checksum: 12f0bc7a0

Time (s): cpu = 00:02:02 ; elapsed = 00:02:02 . Memory (MB): peak = 3708.996 ; gain = 595.328 ; free physical = 82022 ; free virtual = 120157
Phase 1.3 Build Placer Netlist Model | Checksum: 1b83d8261

Time (s): cpu = 00:01:59 ; elapsed = 00:01:58 . Memory (MB): peak = 3717.992 ; gain = 596.328 ; free physical = 82047 ; free virtual = 120182

Phase 1.4 Constrain Clocks/Macros
Phase 1.3 Build Placer Netlist Model | Checksum: 2587e1840

Time (s): cpu = 00:01:57 ; elapsed = 00:01:57 . Memory (MB): peak = 3670.629 ; gain = 556.969 ; free physical = 82046 ; free virtual = 120181

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b83d8261

Time (s): cpu = 00:01:59 ; elapsed = 00:01:58 . Memory (MB): peak = 3717.992 ; gain = 596.328 ; free physical = 82034 ; free virtual = 120170
Phase 1.4 Constrain Clocks/Macros | Checksum: 2587e1840

Time (s): cpu = 00:01:57 ; elapsed = 00:01:57 . Memory (MB): peak = 3670.629 ; gain = 556.969 ; free physical = 82030 ; free virtual = 120165
Phase 1 Placer Initialization | Checksum: 1b83d8261

Time (s): cpu = 00:01:59 ; elapsed = 00:01:58 . Memory (MB): peak = 3717.992 ; gain = 596.328 ; free physical = 82001 ; free virtual = 120137

Phase 2 Global Placement
Phase 1 Placer Initialization | Checksum: 2587e1840

Time (s): cpu = 00:01:57 ; elapsed = 00:01:57 . Memory (MB): peak = 3670.629 ; gain = 556.969 ; free physical = 81986 ; free virtual = 120121

Phase 2 Global Placement
Phase 1.3 Build Placer Netlist Model | Checksum: 165e0bdd3

Time (s): cpu = 00:02:03 ; elapsed = 00:01:59 . Memory (MB): peak = 3719.992 ; gain = 597.328 ; free physical = 81939 ; free virtual = 120074

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 165e0bdd3

Time (s): cpu = 00:02:03 ; elapsed = 00:01:59 . Memory (MB): peak = 3719.992 ; gain = 597.328 ; free physical = 81998 ; free virtual = 120133
Phase 1 Placer Initialization | Checksum: 165e0bdd3

Time (s): cpu = 00:02:03 ; elapsed = 00:01:59 . Memory (MB): peak = 3719.992 ; gain = 597.328 ; free physical = 81958 ; free virtual = 120093

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1 Floorplanning

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 278bc090d

Time (s): cpu = 00:02:05 ; elapsed = 00:02:04 . Memory (MB): peak = 3717.992 ; gain = 596.328 ; free physical = 81607 ; free virtual = 119742
Phase 2.1 Floorplanning | Checksum: 1eb9e2df3

Time (s): cpu = 00:02:03 ; elapsed = 00:02:03 . Memory (MB): peak = 3670.629 ; gain = 556.969 ; free physical = 81570 ; free virtual = 119705

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3670.637 ; gain = 0.000 ; free physical = 81646 ; free virtual = 119781

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1e93ad37f

Time (s): cpu = 00:02:23 ; elapsed = 00:02:23 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 81631 ; free virtual = 119766
Phase 2 Global Placement | Checksum: 2659b880e

Time (s): cpu = 00:02:24 ; elapsed = 00:02:23 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 81452 ; free virtual = 119587
Phase 2.1 Floorplanning | Checksum: 1505b51b2

Time (s): cpu = 00:02:09 ; elapsed = 00:02:05 . Memory (MB): peak = 3719.992 ; gain = 597.328 ; free physical = 81432 ; free virtual = 119568

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2659b880e

Time (s): cpu = 00:02:24 ; elapsed = 00:02:23 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 81436 ; free virtual = 119571

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 27ae65a49

Time (s): cpu = 00:02:25 ; elapsed = 00:02:25 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 81329 ; free virtual = 119464

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 28a5c52d6

Time (s): cpu = 00:02:25 ; elapsed = 00:02:25 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 81460 ; free virtual = 119596

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 28a5c52d6

Time (s): cpu = 00:02:25 ; elapsed = 00:02:25 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 81459 ; free virtual = 119595

Phase 3.5 Small Shape Clustering

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3709.992 ; gain = 0.000 ; free physical = 81156 ; free virtual = 119291

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1c09a813f

Time (s): cpu = 00:02:22 ; elapsed = 00:02:22 . Memory (MB): peak = 3709.992 ; gain = 596.328 ; free physical = 81128 ; free virtual = 119264
Phase 2 Global Placement | Checksum: 1c726c4fa

Time (s): cpu = 00:02:23 ; elapsed = 00:02:22 . Memory (MB): peak = 3709.992 ; gain = 596.328 ; free physical = 81259 ; free virtual = 119394

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c726c4fa

Time (s): cpu = 00:02:23 ; elapsed = 00:02:22 . Memory (MB): peak = 3709.992 ; gain = 596.328 ; free physical = 81301 ; free virtual = 119437

Phase 2.2 Physical Synthesis In Placer

Phase 3.2 Commit Most Macros & LUTRAMs
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3670.633 ; gain = 0.000 ; free physical = 81282 ; free virtual = 119417

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1e08e4c72

Time (s): cpu = 00:02:23 ; elapsed = 00:02:22 . Memory (MB): peak = 3670.633 ; gain = 555.969 ; free physical = 81286 ; free virtual = 119422
Phase 2 Global Placement | Checksum: 1cc7c9ef5

Time (s): cpu = 00:02:23 ; elapsed = 00:02:23 . Memory (MB): peak = 3670.633 ; gain = 555.969 ; free physical = 81415 ; free virtual = 119550

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1cc7c9ef5

Time (s): cpu = 00:02:23 ; elapsed = 00:02:23 . Memory (MB): peak = 3670.633 ; gain = 555.969 ; free physical = 81413 ; free virtual = 119548

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 22cf66fb9

Time (s): cpu = 00:02:24 ; elapsed = 00:02:24 . Memory (MB): peak = 3709.992 ; gain = 596.328 ; free physical = 81305 ; free virtual = 119440

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1958069fa

Time (s): cpu = 00:02:25 ; elapsed = 00:02:24 . Memory (MB): peak = 3709.992 ; gain = 596.328 ; free physical = 81291 ; free virtual = 119427

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1958069fa

Time (s): cpu = 00:02:25 ; elapsed = 00:02:24 . Memory (MB): peak = 3709.992 ; gain = 596.328 ; free physical = 81295 ; free virtual = 119431

Phase 3.5 Small Shape Clustering
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f337d08a

Time (s): cpu = 00:02:25 ; elapsed = 00:02:24 . Memory (MB): peak = 3670.633 ; gain = 555.969 ; free physical = 81334 ; free virtual = 119469

Phase 3.3 Area Swap Optimization
Phase 3.5 Small Shape Clustering | Checksum: 1d39bd520

Time (s): cpu = 00:02:31 ; elapsed = 00:02:30 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 81322 ; free virtual = 119458
Phase 3.3 Area Swap Optimization | Checksum: 1b69cce24

Time (s): cpu = 00:02:25 ; elapsed = 00:02:25 . Memory (MB): peak = 3670.633 ; gain = 555.969 ; free physical = 81319 ; free virtual = 119455

Phase 3.4 Pipeline Register Optimization

Phase 3.6 DP Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b69cce24

Time (s): cpu = 00:02:25 ; elapsed = 00:02:25 . Memory (MB): peak = 3670.633 ; gain = 555.969 ; free physical = 81319 ; free virtual = 119455

Phase 3.5 Small Shape Clustering

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3694.945 ; gain = 0.000 ; free physical = 81353 ; free virtual = 119488

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1843a2be5

Time (s): cpu = 00:02:30 ; elapsed = 00:02:28 . Memory (MB): peak = 3694.945 ; gain = 572.977 ; free physical = 81350 ; free virtual = 119485
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1250f2c66

Time (s): cpu = 00:02:11 ; elapsed = 00:02:00 . Memory (MB): peak = 3619.020 ; gain = 475.773 ; free physical = 81245 ; free virtual = 119380

Phase 1.3 Build Placer Netlist Model
Phase 2 Global Placement | Checksum: 13001d9fb

Time (s): cpu = 00:02:33 ; elapsed = 00:02:31 . Memory (MB): peak = 3694.945 ; gain = 572.977 ; free physical = 81196 ; free virtual = 119331

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13001d9fb

Time (s): cpu = 00:02:33 ; elapsed = 00:02:31 . Memory (MB): peak = 3694.945 ; gain = 572.977 ; free physical = 81194 ; free virtual = 119329

Phase 3.2 Commit Most Macros & LUTRAMs

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3708.996 ; gain = 0.000 ; free physical = 81205 ; free virtual = 119341

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1adfe3007

Time (s): cpu = 00:02:24 ; elapsed = 00:02:23 . Memory (MB): peak = 3708.996 ; gain = 595.328 ; free physical = 81206 ; free virtual = 119342
Phase 2 Global Placement | Checksum: 1ccfa64ac

Time (s): cpu = 00:02:24 ; elapsed = 00:02:24 . Memory (MB): peak = 3708.996 ; gain = 595.328 ; free physical = 81183 ; free virtual = 119318

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ccfa64ac

Time (s): cpu = 00:02:25 ; elapsed = 00:02:24 . Memory (MB): peak = 3708.996 ; gain = 595.328 ; free physical = 81175 ; free virtual = 119310

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.5 Small Shape Clustering | Checksum: 2036e64ae

Time (s): cpu = 00:02:30 ; elapsed = 00:02:30 . Memory (MB): peak = 3709.992 ; gain = 596.328 ; free physical = 81171 ; free virtual = 119306
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: aaae751c

Time (s): cpu = 00:02:35 ; elapsed = 00:02:32 . Memory (MB): peak = 3694.945 ; gain = 572.977 ; free physical = 81162 ; free virtual = 119297

Phase 3.6 DP Optimization

Phase 3.3 Area Swap Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 3.3 Area Swap Optimization | Checksum: 4bc5dd7f

Time (s): cpu = 00:02:35 ; elapsed = 00:02:32 . Memory (MB): peak = 3694.945 ; gain = 572.977 ; free physical = 81162 ; free virtual = 119298

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 4bc5dd7f

Time (s): cpu = 00:02:35 ; elapsed = 00:02:32 . Memory (MB): peak = 3694.945 ; gain = 572.977 ; free physical = 81162 ; free virtual = 119298

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: 23356e770

Time (s): cpu = 00:02:30 ; elapsed = 00:02:30 . Memory (MB): peak = 3670.633 ; gain = 555.969 ; free physical = 81158 ; free virtual = 119293

Phase 3.6 DP Optimization
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19e85097e

Time (s): cpu = 00:02:26 ; elapsed = 00:02:25 . Memory (MB): peak = 3708.996 ; gain = 595.328 ; free physical = 81148 ; free virtual = 119284

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 121b77111

Time (s): cpu = 00:02:26 ; elapsed = 00:02:26 . Memory (MB): peak = 3708.996 ; gain = 595.328 ; free physical = 81141 ; free virtual = 119276

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 121b77111

Time (s): cpu = 00:02:26 ; elapsed = 00:02:26 . Memory (MB): peak = 3708.996 ; gain = 595.328 ; free physical = 81140 ; free virtual = 119276

Phase 3.5 Small Shape Clustering
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c30c237e

Time (s): cpu = 00:02:14 ; elapsed = 00:02:01 . Memory (MB): peak = 3719.309 ; gain = 575.969 ; free physical = 81136 ; free virtual = 119272

Phase 1.3 Build Placer Netlist Model
Phase 3.6 DP Optimization | Checksum: 2426c91df

Time (s): cpu = 00:02:39 ; elapsed = 00:02:39 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 81037 ; free virtual = 119173

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.5 Small Shape Clustering | Checksum: 12c93f0fc

Time (s): cpu = 00:02:40 ; elapsed = 00:02:37 . Memory (MB): peak = 3694.945 ; gain = 572.977 ; free physical = 81034 ; free virtual = 119169

Phase 3.6 DP Optimization
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 21b0e54a3

Time (s): cpu = 00:02:41 ; elapsed = 00:02:41 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 81028 ; free virtual = 119163

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 1ed365478

Time (s): cpu = 00:02:42 ; elapsed = 00:02:41 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 80986 ; free virtual = 119122

Phase 3.9 Commit Slice Clusters
Phase 3.5 Small Shape Clustering | Checksum: 14c08c274

Time (s): cpu = 00:02:31 ; elapsed = 00:02:31 . Memory (MB): peak = 3708.996 ; gain = 595.328 ; free physical = 80978 ; free virtual = 119113

Phase 3.6 DP Optimization
Phase 3.6 DP Optimization | Checksum: 1ef8bacbe

Time (s): cpu = 00:02:39 ; elapsed = 00:02:38 . Memory (MB): peak = 3709.992 ; gain = 596.328 ; free physical = 80862 ; free virtual = 118998

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.6 DP Optimization | Checksum: 212261935

Time (s): cpu = 00:02:39 ; elapsed = 00:02:39 . Memory (MB): peak = 3670.633 ; gain = 555.969 ; free physical = 80911 ; free virtual = 119046

Phase 3.7 Flow Legalize Slice Clusters
Phase 1.3 Build Placer Netlist Model | Checksum: 20e50a609

Time (s): cpu = 00:02:25 ; elapsed = 00:02:13 . Memory (MB): peak = 3619.020 ; gain = 475.773 ; free physical = 80912 ; free virtual = 119047

Phase 1.4 Constrain Clocks/Macros

Phase 2.2 Physical Synthesis In Placer
Phase 1.4 Constrain Clocks/Macros | Checksum: 20e50a609

Time (s): cpu = 00:02:25 ; elapsed = 00:02:13 . Memory (MB): peak = 3619.020 ; gain = 475.773 ; free physical = 80907 ; free virtual = 119043
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3670.629 ; gain = 0.000 ; free physical = 80909 ; free virtual = 119045

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 17bbc9696

Time (s): cpu = 00:02:27 ; elapsed = 00:02:26 . Memory (MB): peak = 3670.629 ; gain = 556.969 ; free physical = 80898 ; free virtual = 119034
Phase 1 Placer Initialization | Checksum: 20e50a609

Time (s): cpu = 00:02:26 ; elapsed = 00:02:13 . Memory (MB): peak = 3619.020 ; gain = 475.773 ; free physical = 80896 ; free virtual = 119031

Phase 2 Global Placement
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 171659cc3

Time (s): cpu = 00:02:41 ; elapsed = 00:02:41 . Memory (MB): peak = 3709.992 ; gain = 596.328 ; free physical = 80887 ; free virtual = 119023

Phase 3.8 Slice Area Swap

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3717.992 ; gain = 0.000 ; free physical = 80867 ; free virtual = 119002

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 3.7 Flow Legalize Slice Clusters | Checksum: 19ab76b87

Time (s): cpu = 00:02:41 ; elapsed = 00:02:41 . Memory (MB): peak = 3670.633 ; gain = 555.969 ; free physical = 80855 ; free virtual = 118990

Phase 3.8 Slice Area Swap
Phase 2.2 Physical Synthesis In Placer | Checksum: 19fb6ddba

Time (s): cpu = 00:02:30 ; elapsed = 00:02:28 . Memory (MB): peak = 3717.992 ; gain = 596.328 ; free physical = 80830 ; free virtual = 118966
Phase 3.8 Slice Area Swap | Checksum: 1c3633fe2

Time (s): cpu = 00:02:42 ; elapsed = 00:02:42 . Memory (MB): peak = 3709.992 ; gain = 596.328 ; free physical = 80830 ; free virtual = 118965

Phase 2.1 Floorplanning
Phase 3.9 Commit Slice Clusters | Checksum: 1a43c8d39

Time (s): cpu = 00:02:52 ; elapsed = 00:02:47 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 80817 ; free virtual = 118952

Phase 3.9 Commit Slice Clusters
Phase 3.8 Slice Area Swap | Checksum: 15466ec5a

Time (s): cpu = 00:02:42 ; elapsed = 00:02:41 . Memory (MB): peak = 3670.633 ; gain = 555.969 ; free physical = 80844 ; free virtual = 118980

Phase 3.10 Place Remaining

Phase 3.9 Commit Slice Clusters
Phase 2 Global Placement | Checksum: 1d04cc723

Time (s): cpu = 00:02:29 ; elapsed = 00:02:28 . Memory (MB): peak = 3670.629 ; gain = 556.969 ; free physical = 80874 ; free virtual = 119010
Phase 3.10 Place Remaining | Checksum: 28c4e4431

Time (s): cpu = 00:02:52 ; elapsed = 00:02:47 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 80872 ; free virtual = 119008

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros

Phase 3.11 Re-assign LUT pins
Phase 3.1 Commit Multi Column Macros | Checksum: 1d04cc723

Time (s): cpu = 00:02:29 ; elapsed = 00:02:28 . Memory (MB): peak = 3670.629 ; gain = 556.969 ; free physical = 80864 ; free virtual = 119000

Phase 3.2 Commit Most Macros & LUTRAMs

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3719.992 ; gain = 0.000 ; free physical = 80887 ; free virtual = 119023

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 116479bcf

Time (s): cpu = 00:02:31 ; elapsed = 00:02:29 . Memory (MB): peak = 3670.629 ; gain = 556.969 ; free physical = 80902 ; free virtual = 119037
Phase 2 Global Placement | Checksum: 1cb1de7c2

Time (s): cpu = 00:02:33 ; elapsed = 00:02:30 . Memory (MB): peak = 3717.992 ; gain = 596.328 ; free physical = 80901 ; free virtual = 119036
Phase 2.2 Physical Synthesis In Placer | Checksum: 8d5d220f

Time (s): cpu = 00:02:35 ; elapsed = 00:02:30 . Memory (MB): peak = 3719.992 ; gain = 597.328 ; free physical = 80900 ; free virtual = 119036

Phase 3.3 Area Swap Optimization

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.11 Re-assign LUT pins | Checksum: 1fa1bae90

Time (s): cpu = 00:02:53 ; elapsed = 00:02:49 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 80891 ; free virtual = 119026
Phase 3.1 Commit Multi Column Macros | Checksum: 1cb1de7c2

Time (s): cpu = 00:02:33 ; elapsed = 00:02:30 . Memory (MB): peak = 3717.992 ; gain = 596.328 ; free physical = 80891 ; free virtual = 119026

Phase 3.12 Pipeline Register Optimization
Phase 3.3 Area Swap Optimization | Checksum: c0a29e5d

Time (s): cpu = 00:02:31 ; elapsed = 00:02:29 . Memory (MB): peak = 3670.629 ; gain = 556.969 ; free physical = 80891 ; free virtual = 119026

Phase 3.4 Pipeline Register Optimization

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.4 Pipeline Register Optimization | Checksum: c0a29e5d

Time (s): cpu = 00:02:31 ; elapsed = 00:02:29 . Memory (MB): peak = 3670.629 ; gain = 556.969 ; free physical = 80894 ; free virtual = 119030
Phase 3.12 Pipeline Register Optimization | Checksum: 1fa1bae90

Time (s): cpu = 00:02:54 ; elapsed = 00:02:49 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 80892 ; free virtual = 119028

Phase 3.5 Small Shape Clustering
Phase 3 Detail Placement | Checksum: 1fa1bae90

Time (s): cpu = 00:02:54 ; elapsed = 00:02:49 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 80888 ; free virtual = 119023

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 1.3 Build Placer Netlist Model | Checksum: 1dd04bd47

Time (s): cpu = 00:02:29 ; elapsed = 00:02:13 . Memory (MB): peak = 3719.309 ; gain = 575.969 ; free physical = 80928 ; free virtual = 119063

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1dd04bd47

Time (s): cpu = 00:02:29 ; elapsed = 00:02:13 . Memory (MB): peak = 3719.309 ; gain = 575.969 ; free physical = 80927 ; free virtual = 119063
Phase 1 Placer Initialization | Checksum: 1dd04bd47

Time (s): cpu = 00:02:29 ; elapsed = 00:02:13 . Memory (MB): peak = 3719.309 ; gain = 575.969 ; free physical = 80903 ; free virtual = 119038

Phase 2 Global Placement
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2 Global Placement | Checksum: 1d19f2c77

Time (s): cpu = 00:02:36 ; elapsed = 00:02:31 . Memory (MB): peak = 3719.992 ; gain = 597.328 ; free physical = 80910 ; free virtual = 119046

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d19f2c77

Time (s): cpu = 00:02:36 ; elapsed = 00:02:31 . Memory (MB): peak = 3719.992 ; gain = 597.328 ; free physical = 80900 ; free virtual = 119035

Phase 3.2 Commit Most Macros & LUTRAMs

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 9d045251

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cf1b4ebc

Time (s): cpu = 00:02:35 ; elapsed = 00:02:32 . Memory (MB): peak = 3717.992 ; gain = 596.328 ; free physical = 80883 ; free virtual = 119018
Phase 4.1.1.1 BUFG Insertion | Checksum: 9d045251

Time (s): cpu = 00:02:55 ; elapsed = 00:02:50 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 80879 ; free virtual = 119014
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.529. For the most accurate timing information please run report_timing.

Phase 3.3 Area Swap Optimization
Phase 3.6 DP Optimization | Checksum: 21ef7ccb7

Time (s): cpu = 00:02:40 ; elapsed = 00:02:40 . Memory (MB): peak = 3708.996 ; gain = 595.328 ; free physical = 80880 ; free virtual = 119015
Phase 4.1.1 Post Placement Optimization | Checksum: fe886a20

Time (s): cpu = 00:02:55 ; elapsed = 00:02:50 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 80878 ; free virtual = 119014
Phase 3.3 Area Swap Optimization | Checksum: 1a2327728

Time (s): cpu = 00:02:35 ; elapsed = 00:02:32 . Memory (MB): peak = 3717.992 ; gain = 596.328 ; free physical = 80871 ; free virtual = 119006

Phase 3.7 Flow Legalize Slice Clusters

Phase 3.4 Pipeline Register Optimization
Phase 4.1 Post Commit Optimization | Checksum: fe886a20

Time (s): cpu = 00:02:55 ; elapsed = 00:02:51 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 80876 ; free virtual = 119011
Phase 3.4 Pipeline Register Optimization | Checksum: 1a2327728

Time (s): cpu = 00:02:35 ; elapsed = 00:02:32 . Memory (MB): peak = 3717.992 ; gain = 596.328 ; free physical = 80876 ; free virtual = 119012

Phase 3.5 Small Shape Clustering

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: fe886a20

Time (s): cpu = 00:02:56 ; elapsed = 00:02:51 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 80877 ; free virtual = 119013

Phase 2.1 Floorplanning
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 6a41b7df

Time (s): cpu = 00:02:38 ; elapsed = 00:02:33 . Memory (MB): peak = 3719.992 ; gain = 597.328 ; free physical = 80836 ; free virtual = 118972

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1147a6afb

Time (s): cpu = 00:02:39 ; elapsed = 00:02:33 . Memory (MB): peak = 3719.992 ; gain = 597.328 ; free physical = 80822 ; free virtual = 118957

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1147a6afb

Time (s): cpu = 00:02:39 ; elapsed = 00:02:33 . Memory (MB): peak = 3719.992 ; gain = 597.328 ; free physical = 80816 ; free virtual = 118951
Phase 2.1 Floorplanning | Checksum: 147e01d27

Time (s): cpu = 00:02:32 ; elapsed = 00:02:19 . Memory (MB): peak = 3619.020 ; gain = 475.773 ; free physical = 80836 ; free virtual = 118972
Phase 3.6 DP Optimization | Checksum: 8a1ed05a

Time (s): cpu = 00:02:52 ; elapsed = 00:02:49 . Memory (MB): peak = 3694.945 ; gain = 572.977 ; free physical = 80836 ; free virtual = 118972

Phase 3.5 Small Shape Clustering

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 170572715

Time (s): cpu = 00:02:42 ; elapsed = 00:02:42 . Memory (MB): peak = 3708.996 ; gain = 595.328 ; free physical = 80788 ; free virtual = 118924

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 2196b58d0

Time (s): cpu = 00:02:43 ; elapsed = 00:02:42 . Memory (MB): peak = 3708.996 ; gain = 595.328 ; free physical = 80803 ; free virtual = 118938
Phase 3.9 Commit Slice Clusters | Checksum: fdb6330e

Time (s): cpu = 00:02:52 ; elapsed = 00:02:47 . Memory (MB): peak = 3670.633 ; gain = 555.969 ; free physical = 80805 ; free virtual = 118941

Phase 3.9 Commit Slice Clusters

Phase 3.10 Place Remaining
Phase 3.10 Place Remaining | Checksum: 1b932d819

Time (s): cpu = 00:02:52 ; elapsed = 00:02:47 . Memory (MB): peak = 3670.633 ; gain = 555.969 ; free physical = 80835 ; free virtual = 118971

Phase 3.11 Re-assign LUT pins
Phase 3.9 Commit Slice Clusters | Checksum: 16a5d42f0

Time (s): cpu = 00:02:53 ; elapsed = 00:02:48 . Memory (MB): peak = 3709.992 ; gain = 596.328 ; free physical = 80836 ; free virtual = 118971

Phase 3.10 Place Remaining
Phase 3.10 Place Remaining | Checksum: 22cd747fa

Time (s): cpu = 00:02:53 ; elapsed = 00:02:48 . Memory (MB): peak = 3709.992 ; gain = 596.328 ; free physical = 80814 ; free virtual = 118950

Phase 3.11 Re-assign LUT pins
Phase 3.7 Flow Legalize Slice Clusters | Checksum: e5692293

Time (s): cpu = 00:02:54 ; elapsed = 00:02:51 . Memory (MB): peak = 3694.945 ; gain = 572.977 ; free physical = 80830 ; free virtual = 118965

Phase 3.8 Slice Area Swap
Phase 3.5 Small Shape Clustering | Checksum: 1836fce05

Time (s): cpu = 00:02:36 ; elapsed = 00:02:35 . Memory (MB): peak = 3670.629 ; gain = 556.969 ; free physical = 80791 ; free virtual = 118926

Phase 3.6 DP Optimization
Phase 3.8 Slice Area Swap | Checksum: 491542c9

Time (s): cpu = 00:02:55 ; elapsed = 00:02:52 . Memory (MB): peak = 3694.945 ; gain = 572.977 ; free physical = 80782 ; free virtual = 118918

Phase 3.9 Commit Slice Clusters
Phase 3.11 Re-assign LUT pins | Checksum: 1ebe36c8b

Time (s): cpu = 00:02:54 ; elapsed = 00:02:49 . Memory (MB): peak = 3670.633 ; gain = 555.969 ; free physical = 80810 ; free virtual = 118945

Phase 3.12 Pipeline Register Optimization
Phase 3.12 Pipeline Register Optimization | Checksum: 1ebe36c8b

Time (s): cpu = 00:02:54 ; elapsed = 00:02:49 . Memory (MB): peak = 3670.633 ; gain = 555.969 ; free physical = 80816 ; free virtual = 118952
Phase 3 Detail Placement | Checksum: 1ebe36c8b

Time (s): cpu = 00:02:54 ; elapsed = 00:02:49 . Memory (MB): peak = 3670.633 ; gain = 555.969 ; free physical = 80815 ; free virtual = 118951

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 3.11 Re-assign LUT pins | Checksum: 1d4910678

Time (s): cpu = 00:02:55 ; elapsed = 00:02:50 . Memory (MB): peak = 3709.992 ; gain = 596.328 ; free physical = 80812 ; free virtual = 118948

Phase 3.12 Pipeline Register Optimization
Phase 3.12 Pipeline Register Optimization | Checksum: 1d4910678

Time (s): cpu = 00:02:55 ; elapsed = 00:02:50 . Memory (MB): peak = 3709.992 ; gain = 596.328 ; free physical = 80815 ; free virtual = 118951
Phase 3 Detail Placement | Checksum: 1d4910678

Time (s): cpu = 00:02:55 ; elapsed = 00:02:50 . Memory (MB): peak = 3709.992 ; gain = 596.328 ; free physical = 80813 ; free virtual = 118948
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 2.1 Floorplanning | Checksum: 26a26d733

Time (s): cpu = 00:02:36 ; elapsed = 00:02:20 . Memory (MB): peak = 3719.309 ; gain = 575.969 ; free physical = 80778 ; free virtual = 118914
Phase 3.5 Small Shape Clustering | Checksum: 1e773d3c6

Time (s): cpu = 00:02:40 ; elapsed = 00:02:37 . Memory (MB): peak = 3717.992 ; gain = 596.328 ; free physical = 80778 ; free virtual = 118913
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 3.6 DP Optimization

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 13dd260ac

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 13dd260ac

Time (s): cpu = 00:02:56 ; elapsed = 00:02:51 . Memory (MB): peak = 3670.633 ; gain = 555.969 ; free physical = 80761 ; free virtual = 118897
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.277. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 19b7fda65

Time (s): cpu = 00:02:56 ; elapsed = 00:02:51 . Memory (MB): peak = 3670.633 ; gain = 555.969 ; free physical = 80759 ; free virtual = 118895
Phase 4.1 Post Commit Optimization | Checksum: 19b7fda65

Time (s): cpu = 00:02:56 ; elapsed = 00:02:51 . Memory (MB): peak = 3670.633 ; gain = 555.969 ; free physical = 80756 ; free virtual = 118891

Phase 4.1.1 Post Placement Optimization

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19b7fda65

Time (s): cpu = 00:02:56 ; elapsed = 00:02:51 . Memory (MB): peak = 3670.633 ; gain = 555.969 ; free physical = 80760 ; free virtual = 118896
Post Placement Optimization Initialization | Checksum: b95ca0ef

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: b95ca0ef

Time (s): cpu = 00:02:58 ; elapsed = 00:02:52 . Memory (MB): peak = 3709.992 ; gain = 596.328 ; free physical = 80749 ; free virtual = 118884
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.657. For the most accurate timing information please run report_timing.
Phase 3.5 Small Shape Clustering | Checksum: c08665c2

Time (s): cpu = 00:02:44 ; elapsed = 00:02:39 . Memory (MB): peak = 3719.992 ; gain = 597.328 ; free physical = 80738 ; free virtual = 118873
Phase 4.1.1 Post Placement Optimization | Checksum: e0d3d14e

Time (s): cpu = 00:02:58 ; elapsed = 00:02:52 . Memory (MB): peak = 3709.992 ; gain = 596.328 ; free physical = 80738 ; free virtual = 118873

Phase 3.6 DP Optimization
Phase 4.1 Post Commit Optimization | Checksum: e0d3d14e

Time (s): cpu = 00:02:58 ; elapsed = 00:02:52 . Memory (MB): peak = 3709.992 ; gain = 596.328 ; free physical = 80734 ; free virtual = 118869

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e0d3d14e

Time (s): cpu = 00:02:58 ; elapsed = 00:02:52 . Memory (MB): peak = 3709.992 ; gain = 596.328 ; free physical = 80737 ; free virtual = 118872
Phase 3.9 Commit Slice Clusters | Checksum: 5dda4715

Time (s): cpu = 00:02:52 ; elapsed = 00:02:48 . Memory (MB): peak = 3708.996 ; gain = 595.328 ; free physical = 80723 ; free virtual = 118859

Phase 3.10 Place Remaining
Phase 3.10 Place Remaining | Checksum: 13c0ddab9

Time (s): cpu = 00:02:53 ; elapsed = 00:02:48 . Memory (MB): peak = 3708.996 ; gain = 595.328 ; free physical = 80716 ; free virtual = 118851

Phase 3.11 Re-assign LUT pins
Phase 3.11 Re-assign LUT pins | Checksum: 169babe37

Time (s): cpu = 00:02:54 ; elapsed = 00:02:50 . Memory (MB): peak = 3708.996 ; gain = 595.328 ; free physical = 80698 ; free virtual = 118833

Phase 3.12 Pipeline Register Optimization
Phase 3.9 Commit Slice Clusters | Checksum: 1463a4882

Time (s): cpu = 00:03:05 ; elapsed = 00:02:58 . Memory (MB): peak = 3694.945 ; gain = 572.977 ; free physical = 80706 ; free virtual = 118841
Phase 3.12 Pipeline Register Optimization | Checksum: 169babe37

Time (s): cpu = 00:02:54 ; elapsed = 00:02:50 . Memory (MB): peak = 3708.996 ; gain = 595.328 ; free physical = 80705 ; free virtual = 118841

Phase 3.10 Place Remaining
Phase 3 Detail Placement | Checksum: 169babe37

Time (s): cpu = 00:02:54 ; elapsed = 00:02:50 . Memory (MB): peak = 3708.996 ; gain = 595.328 ; free physical = 80705 ; free virtual = 118840

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 3.10 Place Remaining | Checksum: 17a6bdf9f

Time (s): cpu = 00:03:05 ; elapsed = 00:02:58 . Memory (MB): peak = 3694.945 ; gain = 572.977 ; free physical = 80705 ; free virtual = 118840

Phase 3.11 Re-assign LUT pins
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a1ba46f4

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a1ba46f4

Time (s): cpu = 00:02:56 ; elapsed = 00:02:51 . Memory (MB): peak = 3708.996 ; gain = 595.328 ; free physical = 80649 ; free virtual = 118785
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.352. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 13a1b2570

Time (s): cpu = 00:02:56 ; elapsed = 00:02:51 . Memory (MB): peak = 3708.996 ; gain = 595.328 ; free physical = 80656 ; free virtual = 118792
Phase 4.1 Post Commit Optimization | Checksum: 13a1b2570

Time (s): cpu = 00:02:56 ; elapsed = 00:02:51 . Memory (MB): peak = 3708.996 ; gain = 595.328 ; free physical = 80648 ; free virtual = 118784

Phase 4.2 Post Placement Cleanup
Phase 3.11 Re-assign LUT pins | Checksum: 17cffd9b3

Time (s): cpu = 00:03:07 ; elapsed = 00:02:59 . Memory (MB): peak = 3694.945 ; gain = 572.977 ; free physical = 80658 ; free virtual = 118793

Phase 3.12 Pipeline Register Optimization
Phase 4.2 Post Placement Cleanup | Checksum: 13a1b2570

Time (s): cpu = 00:02:56 ; elapsed = 00:02:52 . Memory (MB): peak = 3708.996 ; gain = 595.328 ; free physical = 80664 ; free virtual = 118800
Phase 3.12 Pipeline Register Optimization | Checksum: 17cffd9b3

Time (s): cpu = 00:03:07 ; elapsed = 00:03:00 . Memory (MB): peak = 3694.945 ; gain = 572.977 ; free physical = 80672 ; free virtual = 118808
Phase 3 Detail Placement | Checksum: 17cffd9b3

Time (s): cpu = 00:03:07 ; elapsed = 00:03:00 . Memory (MB): peak = 3694.945 ; gain = 572.977 ; free physical = 80666 ; free virtual = 118802

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Phase 3.6 DP Optimization | Checksum: d4f25ac1

Time (s): cpu = 00:02:47 ; elapsed = 00:02:46 . Memory (MB): peak = 3670.629 ; gain = 556.969 ; free physical = 80586 ; free virtual = 118722

Phase 3.7 Flow Legalize Slice Clusters
Post Placement Optimization Initialization | Checksum: 1c2af7ec2

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c2af7ec2

Time (s): cpu = 00:03:11 ; elapsed = 00:03:03 . Memory (MB): peak = 3694.945 ; gain = 572.977 ; free physical = 80587 ; free virtual = 118723
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.540. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1916a96ce

Time (s): cpu = 00:03:11 ; elapsed = 00:03:03 . Memory (MB): peak = 3694.945 ; gain = 572.977 ; free physical = 80565 ; free virtual = 118701
Phase 4.1 Post Commit Optimization | Checksum: 1916a96ce

Time (s): cpu = 00:03:11 ; elapsed = 00:03:03 . Memory (MB): peak = 3694.945 ; gain = 572.977 ; free physical = 80572 ; free virtual = 118707

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1916a96ce

Time (s): cpu = 00:03:11 ; elapsed = 00:03:03 . Memory (MB): peak = 3694.945 ; gain = 572.977 ; free physical = 80573 ; free virtual = 118708

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16272835c

Time (s): cpu = 00:03:12 ; elapsed = 00:03:07 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 80574 ; free virtual = 118709

Phase 4.4 Final Placement Cleanup
Phase 3.7 Flow Legalize Slice Clusters | Checksum: e762e099

Time (s): cpu = 00:02:49 ; elapsed = 00:02:48 . Memory (MB): peak = 3670.629 ; gain = 556.969 ; free physical = 80570 ; free virtual = 118705

Phase 3.8 Slice Area Swap
Phase 4.4 Final Placement Cleanup | Checksum: 15115b210

Time (s): cpu = 00:03:12 ; elapsed = 00:03:07 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 80563 ; free virtual = 118699
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15115b210

Time (s): cpu = 00:03:12 ; elapsed = 00:03:08 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 80535 ; free virtual = 118670
Phase 3.8 Slice Area Swap | Checksum: 12a5b948d

Time (s): cpu = 00:02:50 ; elapsed = 00:02:48 . Memory (MB): peak = 3670.629 ; gain = 556.969 ; free physical = 80615 ; free virtual = 118751
Phase 3.6 DP Optimization | Checksum: 1ccb6105d

Time (s): cpu = 00:02:53 ; elapsed = 00:02:49 . Memory (MB): peak = 3717.992 ; gain = 596.328 ; free physical = 80611 ; free virtual = 118746

Phase 3.9 Commit Slice Clusters

Phase 3.7 Flow Legalize Slice Clusters
Ending Placer Task | Checksum: 83d2f369

Time (s): cpu = 00:03:12 ; elapsed = 00:03:08 . Memory (MB): peak = 3670.637 ; gain = 556.969 ; free physical = 80631 ; free virtual = 118767
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:33 ; elapsed = 00:03:21 . Memory (MB): peak = 3670.637 ; gain = 950.359 ; free physical = 80625 ; free virtual = 118761
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "place: $total_seconds seconds"
# write_checkpoint  -force  X3Y6_placed.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Phase 3.6 DP Optimization | Checksum: 619eedc8

Time (s): cpu = 00:02:57 ; elapsed = 00:02:51 . Memory (MB): peak = 3719.992 ; gain = 597.328 ; free physical = 80567 ; free virtual = 118756

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 11216c76b

Time (s): cpu = 00:02:55 ; elapsed = 00:02:51 . Memory (MB): peak = 3717.992 ; gain = 596.328 ; free physical = 80559 ; free virtual = 118749

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 1c1965b0b

Time (s): cpu = 00:02:56 ; elapsed = 00:02:52 . Memory (MB): peak = 3717.992 ; gain = 596.328 ; free physical = 80486 ; free virtual = 118690

Phase 3.9 Commit Slice Clusters
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3674.645 ; gain = 0.000 ; free physical = 80506 ; free virtual = 118722
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 10b229022

Time (s): cpu = 00:02:59 ; elapsed = 00:02:53 . Memory (MB): peak = 3719.992 ; gain = 597.328 ; free physical = 80483 ; free virtual = 118700

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: a7717adf

Time (s): cpu = 00:03:00 ; elapsed = 00:02:54 . Memory (MB): peak = 3719.992 ; gain = 597.328 ; free physical = 80430 ; free virtual = 118648

Phase 3.9 Commit Slice Clusters

Phase 4.3 Placer Reporting

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2169eacf2

Time (s): cpu = 00:03:13 ; elapsed = 00:03:08 . Memory (MB): peak = 3670.633 ; gain = 555.969 ; free physical = 80453 ; free virtual = 118671

Phase 4.4 Final Placement Cleanup
Phase 4.3 Placer Reporting | Checksum: 1832e446e

Time (s): cpu = 00:03:14 ; elapsed = 00:03:08 . Memory (MB): peak = 3709.992 ; gain = 596.328 ; free physical = 80450 ; free virtual = 118668

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 2169eacf2

Time (s): cpu = 00:03:13 ; elapsed = 00:03:08 . Memory (MB): peak = 3670.633 ; gain = 555.969 ; free physical = 80465 ; free virtual = 118684
Phase 4.4 Final Placement Cleanup | Checksum: 1832e446e

Time (s): cpu = 00:03:14 ; elapsed = 00:03:08 . Memory (MB): peak = 3709.992 ; gain = 596.328 ; free physical = 80459 ; free virtual = 118679
Phase 3.9 Commit Slice Clusters | Checksum: 1680fb9a4

Time (s): cpu = 00:03:00 ; elapsed = 00:02:54 . Memory (MB): peak = 3670.629 ; gain = 556.969 ; free physical = 80458 ; free virtual = 118679
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2169eacf2

Time (s): cpu = 00:03:13 ; elapsed = 00:03:08 . Memory (MB): peak = 3670.633 ; gain = 555.969 ; free physical = 80457 ; free virtual = 118678

Phase 3.10 Place Remaining
Phase 3.10 Place Remaining | Checksum: 144032d45

Time (s): cpu = 00:03:00 ; elapsed = 00:02:54 . Memory (MB): peak = 3670.629 ; gain = 556.969 ; free physical = 80516 ; free virtual = 118738
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1832e446e

Time (s): cpu = 00:03:14 ; elapsed = 00:03:09 . Memory (MB): peak = 3709.992 ; gain = 596.328 ; free physical = 80516 ; free virtual = 118738

Phase 3.11 Re-assign LUT pins
Ending Placer Task | Checksum: 14dbbfaf4

Time (s): cpu = 00:03:13 ; elapsed = 00:03:08 . Memory (MB): peak = 3670.633 ; gain = 555.969 ; free physical = 80573 ; free virtual = 118795
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:33 ; elapsed = 00:03:22 . Memory (MB): peak = 3670.633 ; gain = 950.359 ; free physical = 80572 ; free virtual = 118794
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "place: $total_seconds seconds"
# write_checkpoint  -force  X1Y3_placed.dcp
Ending Placer Task | Checksum: 12baed09b

Time (s): cpu = 00:03:14 ; elapsed = 00:03:09 . Memory (MB): peak = 3709.992 ; gain = 596.328 ; free physical = 80566 ; free virtual = 118789
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:35 ; elapsed = 00:03:23 . Memory (MB): peak = 3709.992 ; gain = 980.719 ; free physical = 80561 ; free virtual = 118784
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "place: $total_seconds seconds"
# write_checkpoint  -force  X3Y2_placed.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_optical_flow/page_X3Y6/X3Y6_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3674.645 ; gain = 4.008 ; free physical = 80599 ; free virtual = 118768
# set start_time [clock seconds]
# route_design  
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Phase 3.11 Re-assign LUT pins | Checksum: 14b549944

Time (s): cpu = 00:03:02 ; elapsed = 00:02:56 . Memory (MB): peak = 3670.629 ; gain = 556.969 ; free physical = 80498 ; free virtual = 118732

Phase 3.12 Pipeline Register Optimization
Phase 3.12 Pipeline Register Optimization | Checksum: 14b549944

Time (s): cpu = 00:03:02 ; elapsed = 00:02:56 . Memory (MB): peak = 3670.629 ; gain = 556.969 ; free physical = 80495 ; free virtual = 118734
Phase 3 Detail Placement | Checksum: 14b549944

Time (s): cpu = 00:03:02 ; elapsed = 00:02:56 . Memory (MB): peak = 3670.629 ; gain = 556.969 ; free physical = 80496 ; free virtual = 118739

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 3.9 Commit Slice Clusters | Checksum: 1b692f04e

Time (s): cpu = 00:03:06 ; elapsed = 00:02:59 . Memory (MB): peak = 3717.992 ; gain = 596.328 ; free physical = 80441 ; free virtual = 118715

Phase 3.10 Place Remaining
Writing XDEF routing.
Writing XDEF routing logical nets.
Phase 3.10 Place Remaining | Checksum: 1b4834360

Phase 4.1.1 Post Placement Optimization

Time (s): cpu = 00:03:07 ; elapsed = 00:02:59 . Memory (MB): peak = 3717.992 ; gain = 596.328 ; free physical = 80411 ; free virtual = 118696

Phase 3.11 Re-assign LUT pins
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3674.641 ; gain = 0.000 ; free physical = 80408 ; free virtual = 118702
Post Placement Optimization Initialization | Checksum: 13af416fe

Phase 4.1.1.1 BUFG Insertion
Writing XDEF routing.
Writing XDEF routing logical nets.
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3714.000 ; gain = 0.000 ; free physical = 80396 ; free virtual = 118701
Phase 4.1.1.1 BUFG Insertion | Checksum: 13af416fe

Time (s): cpu = 00:03:04 ; elapsed = 00:02:58 . Memory (MB): peak = 3670.629 ; gain = 556.969 ; free physical = 80396 ; free virtual = 118702
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.881. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: fe434ab8

Time (s): cpu = 00:03:04 ; elapsed = 00:02:58 . Memory (MB): peak = 3670.629 ; gain = 556.969 ; free physical = 80402 ; free virtual = 118708
Phase 4.1 Post Commit Optimization | Checksum: fe434ab8

Time (s): cpu = 00:03:04 ; elapsed = 00:02:58 . Memory (MB): peak = 3670.629 ; gain = 556.969 ; free physical = 80389 ; free virtual = 118695

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: fe434ab8

Time (s): cpu = 00:03:05 ; elapsed = 00:02:58 . Memory (MB): peak = 3670.629 ; gain = 556.969 ; free physical = 80391 ; free virtual = 118697
Phase 3.9 Commit Slice Clusters | Checksum: 12eeda8a2

Time (s): cpu = 00:03:10 ; elapsed = 00:03:00 . Memory (MB): peak = 3719.992 ; gain = 597.328 ; free physical = 80408 ; free virtual = 118715

Phase 3.10 Place Remaining
Phase 3.10 Place Remaining | Checksum: 118c703a0

Time (s): cpu = 00:03:10 ; elapsed = 00:03:00 . Memory (MB): peak = 3719.992 ; gain = 597.328 ; free physical = 80405 ; free virtual = 118712
Phase 3.11 Re-assign LUT pins | Checksum: 19b6bf60e

Time (s): cpu = 00:03:08 ; elapsed = 00:03:00 . Memory (MB): peak = 3717.992 ; gain = 596.328 ; free physical = 80405 ; free virtual = 118712

Phase 3.12 Pipeline Register Optimization

Phase 3.11 Re-assign LUT pins
Phase 3.12 Pipeline Register Optimization | Checksum: 19b6bf60e

Time (s): cpu = 00:03:08 ; elapsed = 00:03:00 . Memory (MB): peak = 3717.992 ; gain = 596.328 ; free physical = 80424 ; free virtual = 118731
Phase 3 Detail Placement | Checksum: 19b6bf60e

Time (s): cpu = 00:03:08 ; elapsed = 00:03:01 . Memory (MB): peak = 3717.992 ; gain = 596.328 ; free physical = 80416 ; free virtual = 118723

Phase 4.3 Placer Reporting

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.3 Placer Reporting | Checksum: 1ea6a7493

Time (s): cpu = 00:03:13 ; elapsed = 00:03:09 . Memory (MB): peak = 3708.996 ; gain = 595.328 ; free physical = 80427 ; free virtual = 118734

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 12c7351af

Time (s): cpu = 00:03:13 ; elapsed = 00:03:09 . Memory (MB): peak = 3708.996 ; gain = 595.328 ; free physical = 80417 ; free virtual = 118724
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12c7351af

Time (s): cpu = 00:03:14 ; elapsed = 00:03:09 . Memory (MB): peak = 3708.996 ; gain = 595.328 ; free physical = 80402 ; free virtual = 118711
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Placer Task | Checksum: 108db773d

Time (s): cpu = 00:03:14 ; elapsed = 00:03:09 . Memory (MB): peak = 3708.996 ; gain = 595.328 ; free physical = 80457 ; free virtual = 118770
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:34 ; elapsed = 00:03:23 . Memory (MB): peak = 3708.996 ; gain = 988.719 ; free physical = 80456 ; free virtual = 118770
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "place: $total_seconds seconds"
# write_checkpoint  -force  X2Y6_placed.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Phase 3.11 Re-assign LUT pins | Checksum: 14f9d6ed4

Time (s): cpu = 00:03:12 ; elapsed = 00:03:02 . Memory (MB): peak = 3719.992 ; gain = 597.328 ; free physical = 80451 ; free virtual = 118766

Phase 3.12 Pipeline Register Optimization
Phase 3.12 Pipeline Register Optimization | Checksum: 14f9d6ed4

Time (s): cpu = 00:03:12 ; elapsed = 00:03:02 . Memory (MB): peak = 3719.992 ; gain = 597.328 ; free physical = 80452 ; free virtual = 118778
Phase 3 Detail Placement | Checksum: 14f9d6ed4

Time (s): cpu = 00:03:12 ; elapsed = 00:03:02 . Memory (MB): peak = 3719.992 ; gain = 597.328 ; free physical = 80437 ; free virtual = 118772

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_optical_flow/page_X1Y3/X1Y3_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3674.641 ; gain = 4.008 ; free physical = 80500 ; free virtual = 118769
# set start_time [clock seconds]
# route_design  
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.

Phase 4.1.1 Post Placement Optimization
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_optical_flow/page_X3Y2/X3Y2_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3714.000 ; gain = 4.008 ; free physical = 80570 ; free virtual = 118764
# set start_time [clock seconds]
# route_design  
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Post Placement Optimization Initialization | Checksum: 1d128d2ea

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d128d2ea

Time (s): cpu = 00:03:12 ; elapsed = 00:03:03 . Memory (MB): peak = 3717.992 ; gain = 596.328 ; free physical = 80561 ; free virtual = 118762
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.663. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 14e0ce605

Time (s): cpu = 00:03:12 ; elapsed = 00:03:03 . Memory (MB): peak = 3717.992 ; gain = 596.328 ; free physical = 80531 ; free virtual = 118735
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 4.1 Post Commit Optimization | Checksum: 14e0ce605

Time (s): cpu = 00:03:12 ; elapsed = 00:03:03 . Memory (MB): peak = 3717.992 ; gain = 596.328 ; free physical = 80524 ; free virtual = 118729

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14e0ce605

Time (s): cpu = 00:03:12 ; elapsed = 00:03:04 . Memory (MB): peak = 3717.992 ; gain = 596.328 ; free physical = 80527 ; free virtual = 118736
Writing XDEF routing.
Writing XDEF routing logical nets.

Phase 4.1.1 Post Placement Optimization
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3713.004 ; gain = 0.000 ; free physical = 80455 ; free virtual = 118693
Post Placement Optimization Initialization | Checksum: 18dc738d8

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 18dc738d8

Time (s): cpu = 00:03:16 ; elapsed = 00:03:05 . Memory (MB): peak = 3719.992 ; gain = 597.328 ; free physical = 80440 ; free virtual = 118677
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.700. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a2df6ea0

Time (s): cpu = 00:03:16 ; elapsed = 00:03:05 . Memory (MB): peak = 3719.992 ; gain = 597.328 ; free physical = 80439 ; free virtual = 118676
Phase 4.1 Post Commit Optimization | Checksum: 1a2df6ea0

Time (s): cpu = 00:03:17 ; elapsed = 00:03:06 . Memory (MB): peak = 3719.992 ; gain = 597.328 ; free physical = 80434 ; free virtual = 118672

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a2df6ea0

Time (s): cpu = 00:03:17 ; elapsed = 00:03:06 . Memory (MB): peak = 3719.992 ; gain = 597.328 ; free physical = 80421 ; free virtual = 118659

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1df1015aa

Time (s): cpu = 00:03:30 ; elapsed = 00:03:22 . Memory (MB): peak = 3694.945 ; gain = 572.977 ; free physical = 80423 ; free virtual = 118661

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1d31b345c

Time (s): cpu = 00:03:30 ; elapsed = 00:03:22 . Memory (MB): peak = 3694.945 ; gain = 572.977 ; free physical = 80423 ; free virtual = 118661
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d31b345c

Time (s): cpu = 00:03:30 ; elapsed = 00:03:22 . Memory (MB): peak = 3694.945 ; gain = 572.977 ; free physical = 80443 ; free virtual = 118681
Running DRC as a precondition to command route_design
Ending Placer Task | Checksum: 11560ff0b

Time (s): cpu = 00:03:30 ; elapsed = 00:03:22 . Memory (MB): peak = 3694.945 ; gain = 572.977 ; free physical = 80504 ; free virtual = 118742
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:51 ; elapsed = 00:03:36 . Memory (MB): peak = 3694.945 ; gain = 883.672 ; free physical = 80492 ; free virtual = 118730
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "place: $total_seconds seconds"
# write_checkpoint  -force  X3Y5_placed.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_optical_flow/page_X2Y6/X2Y6_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3713.004 ; gain = 4.008 ; free physical = 80500 ; free virtual = 118710
# set start_time [clock seconds]
# route_design  
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3698.953 ; gain = 0.000 ; free physical = 80143 ; free virtual = 118394
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_optical_flow/page_X3Y5/X3Y5_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3698.953 ; gain = 4.008 ; free physical = 80370 ; free virtual = 118543
# set start_time [clock seconds]
# route_design  
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 13ced7738

Time (s): cpu = 00:03:23 ; elapsed = 00:03:17 . Memory (MB): peak = 3670.629 ; gain = 556.969 ; free physical = 80027 ; free virtual = 118200

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 14d5fad75

Time (s): cpu = 00:03:23 ; elapsed = 00:03:17 . Memory (MB): peak = 3670.629 ; gain = 556.969 ; free physical = 79904 ; free virtual = 118076
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14d5fad75

Time (s): cpu = 00:03:23 ; elapsed = 00:03:17 . Memory (MB): peak = 3670.629 ; gain = 556.969 ; free physical = 79779 ; free virtual = 117952
Ending Placer Task | Checksum: e3e85fce

Time (s): cpu = 00:03:23 ; elapsed = 00:03:18 . Memory (MB): peak = 3670.629 ; gain = 556.969 ; free physical = 79686 ; free virtual = 117858
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:44 ; elapsed = 00:03:31 . Memory (MB): peak = 3670.629 ; gain = 949.359 ; free physical = 79655 ; free virtual = 117828
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "place: $total_seconds seconds"
# write_checkpoint  -force  X2Y1_placed.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Running DRC as a precondition to command route_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [DRC 23-27] Running DRC with 2 threads


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 1020401d ConstDB: 0 ShapeSum: fc89a10 RouteDB: 63ea193c

Phase 1 Build RT Design

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1ba0e55dd

Time (s): cpu = 00:03:30 ; elapsed = 00:03:22 . Memory (MB): peak = 3717.992 ; gain = 596.328 ; free physical = 80005 ; free virtual = 118250

Phase 4.4 Final Placement Cleanup
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3674.637 ; gain = 0.000 ; free physical = 79936 ; free virtual = 118192
Phase 4.4 Final Placement Cleanup | Checksum: 1331b7eb9

Time (s): cpu = 00:03:31 ; elapsed = 00:03:22 . Memory (MB): peak = 3717.992 ; gain = 596.328 ; free physical = 79919 ; free virtual = 118175
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1331b7eb9

Time (s): cpu = 00:03:31 ; elapsed = 00:03:23 . Memory (MB): peak = 3717.992 ; gain = 596.328 ; free physical = 79839 ; free virtual = 118095
Ending Placer Task | Checksum: db189e07

Time (s): cpu = 00:03:31 ; elapsed = 00:03:23 . Memory (MB): peak = 3717.992 ; gain = 596.328 ; free physical = 79798 ; free virtual = 118054
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:52 ; elapsed = 00:03:36 . Memory (MB): peak = 3717.992 ; gain = 906.719 ; free physical = 79787 ; free virtual = 118045
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "place: $total_seconds seconds"
# write_checkpoint  -force  X2Y5_placed.dcp

Phase 2.2 Physical Synthesis In Placer
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3719.309 ; gain = 0.000 ; free physical = 79784 ; free virtual = 118066

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 22bc536a5

Time (s): cpu = 00:03:35 ; elapsed = 00:03:24 . Memory (MB): peak = 3719.992 ; gain = 597.328 ; free physical = 79661 ; free virtual = 117978

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 206732c67

Time (s): cpu = 00:03:36 ; elapsed = 00:03:25 . Memory (MB): peak = 3719.992 ; gain = 597.328 ; free physical = 79541 ; free virtual = 117861
Phase 2.2 Physical Synthesis In Placer | Checksum: 259868f55

Time (s): cpu = 00:03:26 ; elapsed = 00:03:07 . Memory (MB): peak = 3719.309 ; gain = 575.969 ; free physical = 79514 ; free virtual = 117836
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 206732c67

Time (s): cpu = 00:03:36 ; elapsed = 00:03:25 . Memory (MB): peak = 3719.992 ; gain = 597.328 ; free physical = 79447 ; free virtual = 117775
Ending Placer Task | Checksum: 1d7ff0ebf

Time (s): cpu = 00:03:36 ; elapsed = 00:03:25 . Memory (MB): peak = 3719.992 ; gain = 597.328 ; free physical = 79412 ; free virtual = 117746
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:57 ; elapsed = 00:03:39 . Memory (MB): peak = 3719.992 ; gain = 912.719 ; free physical = 79501 ; free virtual = 117835
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "place: $total_seconds seconds"
# write_checkpoint  -force  X0Y3_placed.dcp
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_optical_flow/page_X2Y1/X2Y1_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3674.637 ; gain = 4.008 ; free physical = 79838 ; free virtual = 118119
# set start_time [clock seconds]
# route_design  
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Checksum: PlaceDB: 798bc36b ConstDB: 0 ShapeSum: fc89a10 RouteDB: a25a7320
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task

Phase 1 Build RT Design
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Phase 2 Global Placement | Checksum: fe9b6929

Time (s): cpu = 00:03:28 ; elapsed = 00:03:09 . Memory (MB): peak = 3719.309 ; gain = 575.969 ; free physical = 79797 ; free virtual = 118104
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3722.000 ; gain = 0.000 ; free physical = 79673 ; free virtual = 117991
Checksum: PlaceDB: c2d48e57 ConstDB: 0 ShapeSum: fc89a10 RouteDB: 7b1ed28d

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros

Phase 1 Build RT Design
Phase 3.1 Commit Multi Column Macros | Checksum: fe9b6929

Time (s): cpu = 00:03:29 ; elapsed = 00:03:09 . Memory (MB): peak = 3719.309 ; gain = 575.969 ; free physical = 79565 ; free virtual = 117887

Phase 2.2 Physical Synthesis In Placer

Phase 3.2 Commit Most Macros & LUTRAMs
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3619.020 ; gain = 0.000 ; free physical = 79475 ; free virtual = 117813

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Writing XDEF routing.
Writing XDEF routing logical nets.
Phase 2.2 Physical Synthesis In Placer | Checksum: 10aab1d5e

Time (s): cpu = 00:03:31 ; elapsed = 00:03:15 . Memory (MB): peak = 3619.020 ; gain = 475.773 ; free physical = 79375 ; free virtual = 117735
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3724.000 ; gain = 0.000 ; free physical = 79353 ; free virtual = 117719
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_optical_flow/page_X2Y5/X2Y5_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3722.000 ; gain = 4.008 ; free physical = 79427 ; free virtual = 117717
# set start_time [clock seconds]
# route_design  
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 27f51ba3c

Time (s): cpu = 00:03:34 ; elapsed = 00:03:14 . Memory (MB): peak = 3719.309 ; gain = 575.969 ; free physical = 79332 ; free virtual = 117622

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 25630d170

Time (s): cpu = 00:03:35 ; elapsed = 00:03:14 . Memory (MB): peak = 3719.309 ; gain = 575.969 ; free physical = 79309 ; free virtual = 117602

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 25630d170

Time (s): cpu = 00:03:35 ; elapsed = 00:03:14 . Memory (MB): peak = 3719.309 ; gain = 575.969 ; free physical = 79287 ; free virtual = 117581

Phase 3.5 Small Shape Clustering
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 48c38e0a ConstDB: 0 ShapeSum: fc89a10 RouteDB: b04f4f23

Phase 1 Build RT Design
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_optical_flow/page_X0Y3/X0Y3_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3724.000 ; gain = 4.008 ; free physical = 79286 ; free virtual = 117496
# set start_time [clock seconds]
# route_design  
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 590d8cd9 ConstDB: 0 ShapeSum: 6eadf356 RouteDB: 4da57edc

Phase 1 Build RT Design
Phase 3.5 Small Shape Clustering | Checksum: 2645fccca

Time (s): cpu = 00:03:41 ; elapsed = 00:03:21 . Memory (MB): peak = 3719.309 ; gain = 575.969 ; free physical = 78701 ; free virtual = 116911

Phase 3.6 DP Optimization
Phase 2 Global Placement | Checksum: cf20a018

Time (s): cpu = 00:03:42 ; elapsed = 00:03:26 . Memory (MB): peak = 3619.020 ; gain = 475.773 ; free physical = 78848 ; free virtual = 117057

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: cf20a018

Time (s): cpu = 00:03:42 ; elapsed = 00:03:26 . Memory (MB): peak = 3619.020 ; gain = 475.773 ; free physical = 78768 ; free virtual = 116977
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads

Phase 3.2 Commit Most Macros & LUTRAMs
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 187606a0e

Time (s): cpu = 00:03:47 ; elapsed = 00:03:30 . Memory (MB): peak = 3619.020 ; gain = 475.773 ; free physical = 78563 ; free virtual = 116772

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15428ec4f

Time (s): cpu = 00:03:47 ; elapsed = 00:03:30 . Memory (MB): peak = 3619.020 ; gain = 475.773 ; free physical = 78512 ; free virtual = 116721

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15428ec4f

Time (s): cpu = 00:03:47 ; elapsed = 00:03:31 . Memory (MB): peak = 3619.020 ; gain = 475.773 ; free physical = 78476 ; free virtual = 116686

Phase 3.5 Small Shape Clustering
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 43ced21e ConstDB: 0 ShapeSum: 616f6130 RouteDB: 3eaa2c80

Phase 1 Build RT Design
Phase 3.6 DP Optimization | Checksum: 216b24300

Time (s): cpu = 00:03:55 ; elapsed = 00:03:33 . Memory (MB): peak = 3719.309 ; gain = 575.969 ; free physical = 78116 ; free virtual = 116325
Phase 3.5 Small Shape Clustering | Checksum: 1652d4760

Time (s): cpu = 00:03:54 ; elapsed = 00:03:37 . Memory (MB): peak = 3619.020 ; gain = 475.773 ; free physical = 78116 ; free virtual = 116325

Phase 3.7 Flow Legalize Slice Clusters

Phase 3.6 DP Optimization
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 398febd4 ConstDB: 0 ShapeSum: 3587425b RouteDB: 6c016fd8

Phase 1 Build RT Design
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 18d59facf

Time (s): cpu = 00:03:57 ; elapsed = 00:03:36 . Memory (MB): peak = 3719.309 ; gain = 575.969 ; free physical = 77953 ; free virtual = 116162

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 1ccd186b2

Time (s): cpu = 00:03:59 ; elapsed = 00:03:37 . Memory (MB): peak = 3719.309 ; gain = 575.969 ; free physical = 77814 ; free virtual = 116024

Phase 3.9 Commit Slice Clusters
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 8ca84955 ConstDB: 0 ShapeSum: c270fd65 RouteDB: 88e5c805

Phase 1 Build RT Design
Phase 3.9 Commit Slice Clusters | Checksum: 1b724c05d

Time (s): cpu = 00:04:12 ; elapsed = 00:03:45 . Memory (MB): peak = 3719.309 ; gain = 575.969 ; free physical = 77208 ; free virtual = 115418

Phase 3.10 Place Remaining
Phase 3.10 Place Remaining | Checksum: 153aa05b9

Time (s): cpu = 00:04:13 ; elapsed = 00:03:45 . Memory (MB): peak = 3719.309 ; gain = 575.969 ; free physical = 77208 ; free virtual = 115418
Phase 3.6 DP Optimization | Checksum: 174ddc3ba

Time (s): cpu = 00:04:07 ; elapsed = 00:03:49 . Memory (MB): peak = 3619.020 ; gain = 475.773 ; free physical = 77207 ; free virtual = 115417

Phase 3.11 Re-assign LUT pins

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.11 Re-assign LUT pins | Checksum: 132ff1250

Time (s): cpu = 00:04:15 ; elapsed = 00:03:47 . Memory (MB): peak = 3719.309 ; gain = 575.969 ; free physical = 77143 ; free virtual = 115353

Phase 3.12 Pipeline Register Optimization
Phase 3.7 Flow Legalize Slice Clusters | Checksum: cfc63ec4

Time (s): cpu = 00:04:09 ; elapsed = 00:03:51 . Memory (MB): peak = 3619.020 ; gain = 475.773 ; free physical = 77156 ; free virtual = 115366

Phase 3.8 Slice Area Swap
Phase 3.12 Pipeline Register Optimization | Checksum: 132ff1250

Time (s): cpu = 00:04:15 ; elapsed = 00:03:48 . Memory (MB): peak = 3719.309 ; gain = 575.969 ; free physical = 77122 ; free virtual = 115331
Phase 3 Detail Placement | Checksum: 132ff1250

Time (s): cpu = 00:04:15 ; elapsed = 00:03:48 . Memory (MB): peak = 3719.309 ; gain = 575.969 ; free physical = 77113 ; free virtual = 115323

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 3.8 Slice Area Swap | Checksum: 12158fdcb

Time (s): cpu = 00:04:10 ; elapsed = 00:03:52 . Memory (MB): peak = 3619.020 ; gain = 475.773 ; free physical = 77133 ; free virtual = 115342

Phase 3.9 Commit Slice Clusters
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 3.9 Commit Slice Clusters | Checksum: d94de089

Time (s): cpu = 00:04:23 ; elapsed = 00:03:59 . Memory (MB): peak = 3619.020 ; gain = 475.773 ; free physical = 76933 ; free virtual = 115143

Phase 3.10 Place Remaining
Phase 3.10 Place Remaining | Checksum: e2efe961

Time (s): cpu = 00:04:23 ; elapsed = 00:04:00 . Memory (MB): peak = 3619.020 ; gain = 475.773 ; free physical = 76931 ; free virtual = 115141

Phase 3.11 Re-assign LUT pins

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: b86298cf

Phase 4.1.1.1 BUFG Insertion
Phase 3.11 Re-assign LUT pins | Checksum: f246dd2d

Time (s): cpu = 00:04:26 ; elapsed = 00:04:02 . Memory (MB): peak = 3619.020 ; gain = 475.773 ; free physical = 76953 ; free virtual = 115163

Phase 3.12 Pipeline Register Optimization
Phase 3.12 Pipeline Register Optimization | Checksum: f246dd2d

Time (s): cpu = 00:04:26 ; elapsed = 00:04:02 . Memory (MB): peak = 3619.020 ; gain = 475.773 ; free physical = 77078 ; free virtual = 115288
Phase 3 Detail Placement | Checksum: f246dd2d

Time (s): cpu = 00:04:26 ; elapsed = 00:04:02 . Memory (MB): peak = 3619.020 ; gain = 475.773 ; free physical = 77067 ; free virtual = 115277
INFO: [Place 46-33] Processed net floorplan_static_i/pe_empty_X2Y2/inst/flow_calc_1_inst/flow_calc_1_fdiv_bkb_U1/ce_r, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1.1.1 BUFG Insertion | Checksum: b86298cf

Time (s): cpu = 00:04:31 ; elapsed = 00:03:59 . Memory (MB): peak = 3719.309 ; gain = 575.969 ; free physical = 77108 ; free virtual = 115318
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.444. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: c28be42b

Time (s): cpu = 00:04:31 ; elapsed = 00:04:00 . Memory (MB): peak = 3719.309 ; gain = 575.969 ; free physical = 77107 ; free virtual = 115317
Phase 4.1 Post Commit Optimization | Checksum: c28be42b

Time (s): cpu = 00:04:31 ; elapsed = 00:04:00 . Memory (MB): peak = 3719.309 ; gain = 575.969 ; free physical = 77091 ; free virtual = 115301

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: c28be42b

Time (s): cpu = 00:04:32 ; elapsed = 00:04:00 . Memory (MB): peak = 3719.309 ; gain = 575.969 ; free physical = 77094 ; free virtual = 115304
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d0aa1b21

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net floorplan_static_i/pe_empty_X3Y1/inst/flow_calc_2_inst/flow_calc_2_fdiv_bkb_U1/ce_r, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d0aa1b21

Time (s): cpu = 00:04:41 ; elapsed = 00:04:13 . Memory (MB): peak = 3644.309 ; gain = 501.062 ; free physical = 77362 ; free virtual = 115572
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.331. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 16c81e2e6

Time (s): cpu = 00:04:41 ; elapsed = 00:04:13 . Memory (MB): peak = 3644.309 ; gain = 501.062 ; free physical = 77393 ; free virtual = 115602
Phase 4.1 Post Commit Optimization | Checksum: 16c81e2e6

Time (s): cpu = 00:04:41 ; elapsed = 00:04:14 . Memory (MB): peak = 3644.309 ; gain = 501.062 ; free physical = 77390 ; free virtual = 115600

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16c81e2e6

Time (s): cpu = 00:04:41 ; elapsed = 00:04:14 . Memory (MB): peak = 3644.309 ; gain = 501.062 ; free physical = 77398 ; free virtual = 115608
Phase 1 Build RT Design | Checksum: 13b9a5b89

Time (s): cpu = 00:01:32 ; elapsed = 00:01:16 . Memory (MB): peak = 3818.645 ; gain = 0.000 ; free physical = 77459 ; free virtual = 115669
Post Restoration Checksum: NetGraph: 6c02e08b NumContArr: 78fb320e Constraints: ff76326 Timing: 0

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: d8a03149

Time (s): cpu = 00:04:51 ; elapsed = 00:04:20 . Memory (MB): peak = 3719.309 ; gain = 575.969 ; free physical = 77432 ; free virtual = 115641

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 170182562

Time (s): cpu = 00:04:51 ; elapsed = 00:04:20 . Memory (MB): peak = 3719.309 ; gain = 575.969 ; free physical = 77428 ; free virtual = 115638

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 170182562

Time (s): cpu = 00:04:52 ; elapsed = 00:04:21 . Memory (MB): peak = 3719.309 ; gain = 575.969 ; free physical = 77430 ; free virtual = 115640
Phase 2.1 Create Timer | Checksum: f4f575bf

Time (s): cpu = 00:01:35 ; elapsed = 00:01:19 . Memory (MB): peak = 3818.645 ; gain = 0.000 ; free physical = 77460 ; free virtual = 115670

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f4f575bf

Time (s): cpu = 00:01:35 ; elapsed = 00:01:19 . Memory (MB): peak = 3828.324 ; gain = 9.680 ; free physical = 77472 ; free virtual = 115682

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f4f575bf

Time (s): cpu = 00:01:35 ; elapsed = 00:01:19 . Memory (MB): peak = 3828.324 ; gain = 9.680 ; free physical = 77468 ; free virtual = 115677
Phase 1 Build RT Design | Checksum: 1c7de06ae

Time (s): cpu = 00:01:29 ; elapsed = 00:01:13 . Memory (MB): peak = 3825.000 ; gain = 0.000 ; free physical = 77426 ; free virtual = 115635
Ending Placer Task | Checksum: 11f760108

Time (s): cpu = 00:04:52 ; elapsed = 00:04:21 . Memory (MB): peak = 3719.309 ; gain = 575.969 ; free physical = 77416 ; free virtual = 115626
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:15 ; elapsed = 00:04:36 . Memory (MB): peak = 3719.309 ; gain = 903.062 ; free physical = 77410 ; free virtual = 115620
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "place: $total_seconds seconds"
# write_checkpoint  -force  X2Y2_placed.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Post Restoration Checksum: NetGraph: f06c0b10 NumContArr: 816c5dd0 Constraints: fcb3c788 Timing: 0
Writing placer database...
Phase 1 Build RT Design | Checksum: 20a8d9ef1

Time (s): cpu = 00:01:31 ; elapsed = 00:01:15 . Memory (MB): peak = 3821.641 ; gain = 0.000 ; free physical = 77271 ; free virtual = 115528

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 26e8c3068

Time (s): cpu = 00:01:32 ; elapsed = 00:01:16 . Memory (MB): peak = 3825.000 ; gain = 0.000 ; free physical = 77308 ; free virtual = 115568

Phase 2.4 Global Clock Net Routing

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 26e8c3068

Time (s): cpu = 00:01:32 ; elapsed = 00:01:16 . Memory (MB): peak = 3831.008 ; gain = 6.008 ; free physical = 77260 ; free virtual = 115522

Phase 2.3 Pre Route Cleanup
Post Restoration Checksum: NetGraph: 4c706a2d NumContArr: ce7a5d5c Constraints: e025128b Timing: 0
Phase 2.3 Pre Route Cleanup | Checksum: 26e8c3068

Time (s): cpu = 00:01:32 ; elapsed = 00:01:16 . Memory (MB): peak = 3831.008 ; gain = 6.008 ; free physical = 77252 ; free virtual = 115515
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1cd5edf40

Time (s): cpu = 00:01:38 ; elapsed = 00:01:22 . Memory (MB): peak = 3869.980 ; gain = 51.336 ; free physical = 77192 ; free virtual = 115458

Phase 2.5 Update Timing
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3723.316 ; gain = 0.000 ; free physical = 77081 ; free virtual = 115375
Phase 2.5 Update Timing | Checksum: 23221361e

Time (s): cpu = 00:01:40 ; elapsed = 00:01:23 . Memory (MB): peak = 3869.980 ; gain = 51.336 ; free physical = 77082 ; free virtual = 115376
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.659  | TNS=0.000  | WHS=0.006  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 2c76f4296

Time (s): cpu = 00:01:40 ; elapsed = 00:01:24 . Memory (MB): peak = 3869.980 ; gain = 51.336 ; free physical = 77080 ; free virtual = 115374

Phase 3 Initial Routing

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1fb0fda14

Time (s): cpu = 00:01:34 ; elapsed = 00:01:18 . Memory (MB): peak = 3821.641 ; gain = 0.000 ; free physical = 77139 ; free virtual = 115433

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1fb0fda14

Time (s): cpu = 00:01:34 ; elapsed = 00:01:18 . Memory (MB): peak = 3827.648 ; gain = 6.008 ; free physical = 77189 ; free virtual = 115483

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1fb0fda14

Time (s): cpu = 00:01:34 ; elapsed = 00:01:18 . Memory (MB): peak = 3827.648 ; gain = 6.008 ; free physical = 77232 ; free virtual = 115527

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1128878a2

Time (s): cpu = 00:01:35 ; elapsed = 00:01:19 . Memory (MB): peak = 3872.664 ; gain = 47.664 ; free physical = 77154 ; free virtual = 115450

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 154a3a46c

Time (s): cpu = 00:01:37 ; elapsed = 00:01:20 . Memory (MB): peak = 3872.664 ; gain = 47.664 ; free physical = 77107 ; free virtual = 115403
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.853  | TNS=0.000  | WHS=0.006  | THS=0.000  |

Phase 1 Build RT Design | Checksum: 14924567c

Time (s): cpu = 00:01:30 ; elapsed = 00:01:14 . Memory (MB): peak = 3819.004 ; gain = 0.000 ; free physical = 77100 ; free virtual = 115396
Phase 2 Router Initialization | Checksum: 20a7209aa

Time (s): cpu = 00:01:38 ; elapsed = 00:01:21 . Memory (MB): peak = 3872.664 ; gain = 47.664 ; free physical = 77100 ; free virtual = 115396

Phase 3 Initial Routing
Post Restoration Checksum: NetGraph: aca27f64 NumContArr: bcd4ac6d Constraints: 4007431 Timing: 0

Phase 2.4 Global Clock Net Routing

Phase 4.3 Placer Reporting
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1c6e99be4

Time (s): cpu = 00:01:37 ; elapsed = 00:01:21 . Memory (MB): peak = 3866.305 ; gain = 44.664 ; free physical = 77312 ; free virtual = 115609

Phase 2.5 Update Timing
Phase 4.3 Placer Reporting | Checksum: 1d7e27850

Time (s): cpu = 00:05:01 ; elapsed = 00:04:34 . Memory (MB): peak = 3644.309 ; gain = 501.062 ; free physical = 77313 ; free virtual = 115612

Phase 4.4 Final Placement Cleanup
Phase 3 Initial Routing | Checksum: 20b4769f0

Time (s): cpu = 00:01:50 ; elapsed = 00:01:29 . Memory (MB): peak = 3869.980 ; gain = 51.336 ; free physical = 77311 ; free virtual = 115615

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.4 Final Placement Cleanup | Checksum: 1933dd8fa

Time (s): cpu = 00:05:01 ; elapsed = 00:04:34 . Memory (MB): peak = 3644.309 ; gain = 501.062 ; free physical = 77314 ; free virtual = 115619
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1933dd8fa

Time (s): cpu = 00:05:02 ; elapsed = 00:04:34 . Memory (MB): peak = 3644.309 ; gain = 501.062 ; free physical = 77312 ; free virtual = 115618
Phase 2.5 Update Timing | Checksum: 27e917fbf

Time (s): cpu = 00:01:39 ; elapsed = 00:01:22 . Memory (MB): peak = 3866.305 ; gain = 44.664 ; free physical = 77370 ; free virtual = 115676
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.421  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Ending Placer Task | Checksum: 13c53c295

Time (s): cpu = 00:05:02 ; elapsed = 00:04:34 . Memory (MB): peak = 3644.309 ; gain = 501.062 ; free physical = 77376 ; free virtual = 115686
Phase 2 Router Initialization | Checksum: 2aec48aca

Time (s): cpu = 00:01:39 ; elapsed = 00:01:23 . Memory (MB): peak = 3866.305 ; gain = 44.664 ; free physical = 77376 ; free virtual = 115686

Phase 3 Initial Routing
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:25 ; elapsed = 00:04:49 . Memory (MB): peak = 3644.309 ; gain = 829.062 ; free physical = 77374 ; free virtual = 115684
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "place: $total_seconds seconds"
# write_checkpoint  -force  X3Y1_placed.dcp
