<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -a -s 2
-n 3 -fastpaths -xml SingleCoreProcessor.twx SingleCoreProcessor.ncd -o
SingleCoreProcessor.twr SingleCoreProcessor.pcf

</twCmdLine><twDesign>SingleCoreProcessor.ncd</twDesign><twDesignPath>SingleCoreProcessor.ncd</twDesignPath><twPCF>SingleCoreProcessor.pcf</twPCF><twPcfPath>SingleCoreProcessor.pcf</twPcfPath><twDevInfo arch="kintex7" pkg="fbg676"><twDevName>xc7k70t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.10 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twAdvRpt="TRUE" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:2700 - Timing constraints ignored because advanced analysis with offsets was specified.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PATH2SETUP" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">Default period analysis for net &quot;clk_BUFGP&quot; </twConstName><twItemCnt>1356407887</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5139</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.569</twMinPer></twConstHead><twPathRptBanner iPaths="7687615" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/EX_OpA[32]_dff_24_22 (SLICE_X39Y144.D6), 7687615 paths
</twPathRptBanner><twPathRpt anchorID="7"><twUnconstPath anchorID="8" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.569</twTotDel><twSrc BELType="FF">Core0/EX_OpB[32]_dff_26_13</twSrc><twDest BELType="FF">Core0/EX_OpA[32]_dff_24_22</twDest><twDel>9.229</twDel><twSUTime>0.009</twSUTime><twTotPathDel>9.238</twTotPathDel><twClkSkew dest = "0.960" src = "1.256">0.296</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpB[32]_dff_26_13</twSrc><twDest BELType='FF'>Core0/EX_OpA[32]_dff_24_22</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X20Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y165.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;13&gt;</twComp><twBEL>Core0/EX_OpB[32]_dff_26_13</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y59.A13</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y59.PCOUT0</twSite><twDelType>Tdspdo_A_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.879</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y60.PCIN0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_0</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y60.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y61.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y61.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y62.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y62.P13</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y157.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;47&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y157.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N725</twComp><twBEL>Core0/Mmux_ID_ExOpA_FW72</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y153.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>Core0/ID_ExOpA_FW&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y153.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/EX_OpA[32]_dff_24&lt;31&gt;</twComp><twBEL>Core0/uDecoder/Mmux_ExOpA1004</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y144.D6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>Core0/uDecoder/Mmux_ExOpA1004</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y144.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/EX_OpA[32]_dff_24&lt;22&gt;</twComp><twBEL>Core0/uDecoder/Mmux_ExOpA601</twBEL><twBEL>Core0/EX_OpA[32]_dff_24_22</twBEL></twPathDel><twLogDel>6.748</twLogDel><twRouteDel>2.490</twRouteDel><twTotDel>9.238</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>73.0</twPctLog><twPctRoute>27.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="9"><twUnconstPath anchorID="10" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.569</twTotDel><twSrc BELType="FF">Core0/EX_OpB[32]_dff_26_13</twSrc><twDest BELType="FF">Core0/EX_OpA[32]_dff_24_22</twDest><twDel>9.229</twDel><twSUTime>0.009</twSUTime><twTotPathDel>9.238</twTotPathDel><twClkSkew dest = "0.960" src = "1.256">0.296</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpB[32]_dff_26_13</twSrc><twDest BELType='FF'>Core0/EX_OpA[32]_dff_24_22</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X20Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y165.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;13&gt;</twComp><twBEL>Core0/EX_OpB[32]_dff_26_13</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y59.A13</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y59.PCOUT9</twSite><twDelType>Tdspdo_A_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.879</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y60.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y60.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y61.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y61.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y62.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y62.P13</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y157.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;47&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y157.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N725</twComp><twBEL>Core0/Mmux_ID_ExOpA_FW72</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y153.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>Core0/ID_ExOpA_FW&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y153.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/EX_OpA[32]_dff_24&lt;31&gt;</twComp><twBEL>Core0/uDecoder/Mmux_ExOpA1004</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y144.D6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>Core0/uDecoder/Mmux_ExOpA1004</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y144.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/EX_OpA[32]_dff_24&lt;22&gt;</twComp><twBEL>Core0/uDecoder/Mmux_ExOpA601</twBEL><twBEL>Core0/EX_OpA[32]_dff_24_22</twBEL></twPathDel><twLogDel>6.748</twLogDel><twRouteDel>2.490</twRouteDel><twTotDel>9.238</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>73.0</twPctLog><twPctRoute>27.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="11"><twUnconstPath anchorID="12" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.569</twTotDel><twSrc BELType="FF">Core0/EX_OpB[32]_dff_26_13</twSrc><twDest BELType="FF">Core0/EX_OpA[32]_dff_24_22</twDest><twDel>9.229</twDel><twSUTime>0.009</twSUTime><twTotPathDel>9.238</twTotPathDel><twClkSkew dest = "0.960" src = "1.256">0.296</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpB[32]_dff_26_13</twSrc><twDest BELType='FF'>Core0/EX_OpA[32]_dff_24_22</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X20Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y165.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;13&gt;</twComp><twBEL>Core0/EX_OpB[32]_dff_26_13</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y59.A13</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y59.PCOUT1</twSite><twDelType>Tdspdo_A_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.879</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y60.PCIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_1</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y60.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y61.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y61.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y62.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y62.P13</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y157.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;47&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y157.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N725</twComp><twBEL>Core0/Mmux_ID_ExOpA_FW72</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y153.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>Core0/ID_ExOpA_FW&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y153.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/EX_OpA[32]_dff_24&lt;31&gt;</twComp><twBEL>Core0/uDecoder/Mmux_ExOpA1004</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y144.D6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>Core0/uDecoder/Mmux_ExOpA1004</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y144.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/EX_OpA[32]_dff_24&lt;22&gt;</twComp><twBEL>Core0/uDecoder/Mmux_ExOpA601</twBEL><twBEL>Core0/EX_OpA[32]_dff_24_22</twBEL></twPathDel><twLogDel>6.748</twLogDel><twRouteDel>2.490</twRouteDel><twTotDel>9.238</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>73.0</twPctLog><twPctRoute>27.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="7687615" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/EX_OpA[32]_dff_24_21 (SLICE_X39Y144.C6), 7687615 paths
</twPathRptBanner><twPathRpt anchorID="13"><twUnconstPath anchorID="14" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.566</twTotDel><twSrc BELType="FF">Core0/EX_OpB[32]_dff_26_13</twSrc><twDest BELType="FF">Core0/EX_OpA[32]_dff_24_21</twDest><twDel>9.226</twDel><twSUTime>0.009</twSUTime><twTotPathDel>9.235</twTotPathDel><twClkSkew dest = "0.960" src = "1.256">0.296</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpB[32]_dff_26_13</twSrc><twDest BELType='FF'>Core0/EX_OpA[32]_dff_24_21</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X20Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y165.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;13&gt;</twComp><twBEL>Core0/EX_OpB[32]_dff_26_13</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y59.A13</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y59.PCOUT0</twSite><twDelType>Tdspdo_A_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.879</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y60.PCIN0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_0</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y60.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y61.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y61.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y62.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y62.P13</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y157.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;47&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y157.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N725</twComp><twBEL>Core0/Mmux_ID_ExOpA_FW72</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y153.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>Core0/ID_ExOpA_FW&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y153.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/EX_OpA[32]_dff_24&lt;31&gt;</twComp><twBEL>Core0/uDecoder/Mmux_ExOpA1004</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y144.C6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>Core0/uDecoder/Mmux_ExOpA1004</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y144.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/EX_OpA[32]_dff_24&lt;22&gt;</twComp><twBEL>Core0/uDecoder/Mmux_ExOpA561</twBEL><twBEL>Core0/EX_OpA[32]_dff_24_21</twBEL></twPathDel><twLogDel>6.748</twLogDel><twRouteDel>2.487</twRouteDel><twTotDel>9.235</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>73.1</twPctLog><twPctRoute>26.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="15"><twUnconstPath anchorID="16" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.566</twTotDel><twSrc BELType="FF">Core0/EX_OpB[32]_dff_26_13</twSrc><twDest BELType="FF">Core0/EX_OpA[32]_dff_24_21</twDest><twDel>9.226</twDel><twSUTime>0.009</twSUTime><twTotPathDel>9.235</twTotPathDel><twClkSkew dest = "0.960" src = "1.256">0.296</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpB[32]_dff_26_13</twSrc><twDest BELType='FF'>Core0/EX_OpA[32]_dff_24_21</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X20Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y165.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;13&gt;</twComp><twBEL>Core0/EX_OpB[32]_dff_26_13</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y59.A13</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y59.PCOUT9</twSite><twDelType>Tdspdo_A_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.879</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y60.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y60.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y61.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y61.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y62.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y62.P13</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y157.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;47&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y157.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N725</twComp><twBEL>Core0/Mmux_ID_ExOpA_FW72</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y153.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>Core0/ID_ExOpA_FW&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y153.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/EX_OpA[32]_dff_24&lt;31&gt;</twComp><twBEL>Core0/uDecoder/Mmux_ExOpA1004</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y144.C6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>Core0/uDecoder/Mmux_ExOpA1004</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y144.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/EX_OpA[32]_dff_24&lt;22&gt;</twComp><twBEL>Core0/uDecoder/Mmux_ExOpA561</twBEL><twBEL>Core0/EX_OpA[32]_dff_24_21</twBEL></twPathDel><twLogDel>6.748</twLogDel><twRouteDel>2.487</twRouteDel><twTotDel>9.235</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>73.1</twPctLog><twPctRoute>26.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="17"><twUnconstPath anchorID="18" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.566</twTotDel><twSrc BELType="FF">Core0/EX_OpB[32]_dff_26_13</twSrc><twDest BELType="FF">Core0/EX_OpA[32]_dff_24_21</twDest><twDel>9.226</twDel><twSUTime>0.009</twSUTime><twTotPathDel>9.235</twTotPathDel><twClkSkew dest = "0.960" src = "1.256">0.296</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpB[32]_dff_26_13</twSrc><twDest BELType='FF'>Core0/EX_OpA[32]_dff_24_21</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X20Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y165.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;13&gt;</twComp><twBEL>Core0/EX_OpB[32]_dff_26_13</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y59.A13</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y59.PCOUT1</twSite><twDelType>Tdspdo_A_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.879</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y60.PCIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_1</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y60.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y61.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y61.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y62.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y62.P13</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y157.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;47&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y157.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N725</twComp><twBEL>Core0/Mmux_ID_ExOpA_FW72</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y153.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>Core0/ID_ExOpA_FW&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y153.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/EX_OpA[32]_dff_24&lt;31&gt;</twComp><twBEL>Core0/uDecoder/Mmux_ExOpA1004</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y144.C6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>Core0/uDecoder/Mmux_ExOpA1004</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y144.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/EX_OpA[32]_dff_24&lt;22&gt;</twComp><twBEL>Core0/uDecoder/Mmux_ExOpA561</twBEL><twBEL>Core0/EX_OpA[32]_dff_24_21</twBEL></twPathDel><twLogDel>6.748</twLogDel><twRouteDel>2.487</twRouteDel><twTotDel>9.235</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>73.1</twPctLog><twPctRoute>26.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="3923425" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/EX_OpA[32]_dff_24_20 (SLICE_X39Y144.A2), 3923425 paths
</twPathRptBanner><twPathRpt anchorID="19"><twUnconstPath anchorID="20" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.530</twTotDel><twSrc BELType="FF">Core0/EX_OpB[32]_dff_26_13</twSrc><twDest BELType="FF">Core0/EX_OpA[32]_dff_24_20</twDest><twDel>9.190</twDel><twSUTime>0.009</twSUTime><twTotPathDel>9.199</twTotPathDel><twClkSkew dest = "0.960" src = "1.256">0.296</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpB[32]_dff_26_13</twSrc><twDest BELType='FF'>Core0/EX_OpA[32]_dff_24_20</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X20Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y165.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;13&gt;</twComp><twBEL>Core0/EX_OpB[32]_dff_26_13</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y59.A13</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y59.PCOUT0</twSite><twDelType>Tdspdo_A_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.879</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y60.PCIN0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_0</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y60.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y61.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y61.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y62.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y62.P18</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y144.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;52&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y144.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N859</twComp><twBEL>Core0/Mmux_ID_ExOpA_FW131</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y144.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>Core0/Mmux_ID_ExOpA_FW13</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y144.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/EX_OpA[32]_dff_24&lt;22&gt;</twComp><twBEL>Core0/uDecoder/Mmux_ExOpA521</twBEL><twBEL>Core0/EX_OpA[32]_dff_24_20</twBEL></twPathDel><twLogDel>6.705</twLogDel><twRouteDel>2.494</twRouteDel><twTotDel>9.199</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>72.9</twPctLog><twPctRoute>27.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="21"><twUnconstPath anchorID="22" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.530</twTotDel><twSrc BELType="FF">Core0/EX_OpB[32]_dff_26_13</twSrc><twDest BELType="FF">Core0/EX_OpA[32]_dff_24_20</twDest><twDel>9.190</twDel><twSUTime>0.009</twSUTime><twTotPathDel>9.199</twTotPathDel><twClkSkew dest = "0.960" src = "1.256">0.296</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpB[32]_dff_26_13</twSrc><twDest BELType='FF'>Core0/EX_OpA[32]_dff_24_20</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X20Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y165.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;13&gt;</twComp><twBEL>Core0/EX_OpB[32]_dff_26_13</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y59.A13</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y59.PCOUT9</twSite><twDelType>Tdspdo_A_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.879</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y60.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y60.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y61.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y61.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y62.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y62.P18</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y144.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;52&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y144.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N859</twComp><twBEL>Core0/Mmux_ID_ExOpA_FW131</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y144.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>Core0/Mmux_ID_ExOpA_FW13</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y144.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/EX_OpA[32]_dff_24&lt;22&gt;</twComp><twBEL>Core0/uDecoder/Mmux_ExOpA521</twBEL><twBEL>Core0/EX_OpA[32]_dff_24_20</twBEL></twPathDel><twLogDel>6.705</twLogDel><twRouteDel>2.494</twRouteDel><twTotDel>9.199</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>72.9</twPctLog><twPctRoute>27.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="23"><twUnconstPath anchorID="24" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.530</twTotDel><twSrc BELType="FF">Core0/EX_OpB[32]_dff_26_13</twSrc><twDest BELType="FF">Core0/EX_OpA[32]_dff_24_20</twDest><twDel>9.190</twDel><twSUTime>0.009</twSUTime><twTotPathDel>9.199</twTotPathDel><twClkSkew dest = "0.960" src = "1.256">0.296</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpB[32]_dff_26_13</twSrc><twDest BELType='FF'>Core0/EX_OpA[32]_dff_24_20</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X20Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y165.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;13&gt;</twComp><twBEL>Core0/EX_OpB[32]_dff_26_13</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y59.A13</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y59.PCOUT1</twSite><twDelType>Tdspdo_A_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.879</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y60.PCIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_1</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y60.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y61.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y61.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y62.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y62.P18</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y144.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;52&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y144.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N859</twComp><twBEL>Core0/Mmux_ID_ExOpA_FW131</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y144.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>Core0/Mmux_ID_ExOpA_FW13</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y144.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/EX_OpA[32]_dff_24&lt;22&gt;</twComp><twBEL>Core0/uDecoder/Mmux_ExOpA521</twBEL><twBEL>Core0/EX_OpA[32]_dff_24_20</twBEL></twPathDel><twLogDel>6.705</twLogDel><twRouteDel>2.494</twRouteDel><twTotDel>9.199</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>72.9</twPctLog><twPctRoute>27.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: Default period analysis for net &quot;clk_BUFGP&quot;

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/EX_OpB[32]_dff_26_0_1 (SLICE_X21Y151.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twUnconstPath anchorID="26" twDataPathType="twDataPathMinDelay" ><twTotDel>0.000</twTotDel><twSrc BELType="FF">Core0/ID_STAGE_ENABLE</twSrc><twDest BELType="FF">Core0/EX_OpB[32]_dff_26_0_1</twDest><twDelConst>0.000</twDelConst><twDel>0.308</twDel><twSUTime>0.010</twSUTime><twTotPathDel>0.298</twTotPathDel><twClkSkew dest = "0.771" src = "0.473">-0.298</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/ID_STAGE_ENABLE</twSrc><twDest BELType='FF'>Core0/EX_OpB[32]_dff_26_0_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y148.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X23Y148.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/ID_STAGE_ENABLE</twComp><twBEL>Core0/ID_STAGE_ENABLE</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y151.CE</twSite><twDelType>net</twDelType><twFanCnt>105</twFanCnt><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>Core0/ID_STAGE_ENABLE</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y151.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">-0.010</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26_0_1</twComp><twBEL>Core0/EX_OpB[32]_dff_26_0_1</twBEL></twPathDel><twLogDel>0.090</twLogDel><twRouteDel>0.208</twRouteDel><twTotDel>0.298</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/WB_ExResult[31]_dff_59_29 (SLICE_X39Y153.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twUnconstPath anchorID="28" twDataPathType="twDataPathMinDelay" ><twTotDel>0.002</twTotDel><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_36_29</twSrc><twDest BELType="FF">Core0/WB_ExResult[31]_dff_59_29</twDest><twDelConst>0.000</twDelConst><twDel>0.336</twDel><twSUTime>0.038</twSUTime><twTotPathDel>0.298</twTotPathDel><twClkSkew dest = "0.758" src = "0.462">-0.296</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_36_29</twSrc><twDest BELType='FF'>Core0/WB_ExResult[31]_dff_59_29</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y149.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X38Y149.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;29&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_36_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y153.BX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;29&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y153.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.038</twDelInfo><twComp>Core0/WB_ExResult[31]_dff_59&lt;31&gt;</twComp><twBEL>Core0/WB_ExResult[31]_dff_59_29</twBEL></twPathDel><twLogDel>0.080</twLogDel><twRouteDel>0.218</twRouteDel><twTotDel>0.298</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point CoreMem0/Mram_RAM14 (RAMB36_X0Y31.DIADI0), 23 paths
</twPathRptBanner><twPathRpt anchorID="29"><twUnconstPath anchorID="30" twDataPathType="twDataPathMinDelay" ><twTotDel>0.043</twTotDel><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_61_2</twSrc><twDest BELType="RAM">CoreMem0/Mram_RAM14</twDest><twDelConst>0.000</twDelConst><twDel>0.635</twDel><twSUTime>0.296</twSUTime><twTotPathDel>0.339</twTotPathDel><twClkSkew dest = "0.801" src = "0.505">-0.296</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_61_2</twSrc><twDest BELType='RAM'>CoreMem0/Mram_RAM14</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y149.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X5Y149.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.127</twDelInfo><twComp>Core0/Mmux_MemWriteData161</twComp><twBEL>Core0/WB_StoreData[31]_dff_61_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y156.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.262</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y156.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_26_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData38</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y31.DIADI0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>MemWData_26_OBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y31.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twRising">-0.296</twDelInfo><twComp>CoreMem0/Mram_RAM14</twComp><twBEL>CoreMem0/Mram_RAM14</twBEL></twPathDel><twLogDel>-0.141</twLogDel><twRouteDel>0.480</twRouteDel><twTotDel>0.339</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>-41.6</twPctLog><twPctRoute>141.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="31"><twUnconstPath anchorID="32" twDataPathType="twDataPathMinDelay" ><twTotDel>0.514</twTotDel><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_61_10</twSrc><twDest BELType="RAM">CoreMem0/Mram_RAM14</twDest><twDelConst>0.000</twDelConst><twDel>0.854</twDel><twSUTime>0.296</twSUTime><twTotPathDel>0.558</twTotPathDel><twClkSkew dest = "0.108" src = "0.064">-0.044</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_61_10</twSrc><twDest BELType='RAM'>CoreMem0/Mram_RAM14</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X9Y159.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y159.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;11&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_61_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y156.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y156.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>N14</twComp><twBEL>Core0/Mmux_MemWriteData38_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y156.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>N14</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y156.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_26_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData38</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y31.DIADI0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>MemWData_26_OBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y31.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twRising">-0.296</twDelInfo><twComp>CoreMem0/Mram_RAM14</twComp><twBEL>CoreMem0/Mram_RAM14</twBEL></twPathDel><twLogDel>-0.140</twLogDel><twRouteDel>0.698</twRouteDel><twTotDel>0.558</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>-25.1</twPctLog><twPctRoute>125.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="33"><twUnconstPath anchorID="34" twDataPathType="twDataPathMinDelay" ><twTotDel>0.607</twTotDel><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_61_26</twSrc><twDest BELType="RAM">CoreMem0/Mram_RAM14</twDest><twDelConst>0.000</twDelConst><twDel>0.970</twDel><twSUTime>0.296</twSUTime><twTotPathDel>0.674</twTotPathDel><twClkSkew dest = "0.359" src = "0.292">-0.067</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_61_26</twSrc><twDest BELType='RAM'>CoreMem0/Mram_RAM14</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y155.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X26Y155.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;27&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_61_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y156.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y156.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>N14</twComp><twBEL>Core0/Mmux_MemWriteData38_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y156.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>N14</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y156.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_26_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData38</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y31.DIADI0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>MemWData_26_OBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y31.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twRising">-0.296</twDelInfo><twComp>CoreMem0/Mram_RAM14</twComp><twBEL>CoreMem0/Mram_RAM14</twBEL></twPathDel><twLogDel>-0.140</twLogDel><twRouteDel>0.814</twRouteDel><twTotDel>0.674</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>-20.8</twPctLog><twPctRoute>120.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="35" twConstType="OFFSETINCLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">Default OFFSET IN BEFORE analysis for clock &quot;clk_BUFGP&quot; </twConstName><twItemCnt>573039</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3424</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>8.985</twMinOff></twConstHead><twPathRptBanner iPaths="49468" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/REG_PC[15]_dff_2_13 (SLICE_X12Y164.CIN), 49468 paths
</twPathRptBanner><twPathRpt anchorID="36"><twUnconstOffIn anchorID="37" twDataPathType="twDataPathMaxDelay"><twOff>8.985</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_13</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_13</twDest><twLogLvls>12</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y125.B1</twSite><twDelType>net</twDelType><twFanCnt>519</twFanCnt><twDelInfo twEdge="twRising">5.343</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y125.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>Core0/uRF/RegisterTable_12&lt;15&gt;</twComp><twBEL>Core0/Mmux_ID_I91</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y123.A5</twSite><twDelType>net</twDelType><twFanCnt>248</twFanCnt><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>Core0/ID_I&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_843</twComp><twBEL>Core0/uRF/Mmux_DoutA_827</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y123.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_827</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y123.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_79</twComp><twBEL>Core0/uRF/Mmux_DoutA_39</twBEL><twBEL>Core0/uRF/Mmux_DoutA_2_f7_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y123.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>Core0/ID_RegDA&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ2</twComp><twBEL>Core0/uBranchCTRL/FlagZ2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y128.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ6</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y159.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.905</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y159.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y164.A6</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N656</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_lut&lt;9&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y164.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>N227</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y164.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N656</twComp><twBEL>Core0/Mmux_ID_ExOpB_FW322_SW5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y164.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>N418</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N657</twComp><twBEL>Core0/uALU/Res&lt;9&gt;_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y163.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>N657</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y163.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twFalling">0.299</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_lut&lt;9&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y164.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_NextPC_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y164.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twFalling">0.089</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;15&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_xor&lt;15&gt;</twBEL><twBEL>Core0/REG_PC[15]_dff_2_13</twBEL></twPathDel><twLogDel>1.846</twLogDel><twRouteDel>10.881</twRouteDel><twTotDel>12.727</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_13</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y164.CLK</twSite><twDelType>net</twDelType><twFanCnt>465</twFanCnt><twDelInfo twEdge="twRising">1.211</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.998</twRouteDel><twTotDel>3.767</twTotDel><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRpt anchorID="38"><twUnconstOffIn anchorID="39" twDataPathType="twDataPathMaxDelay"><twOff>8.918</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_13</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_13</twDest><twLogLvls>12</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y125.B1</twSite><twDelType>net</twDelType><twFanCnt>519</twFanCnt><twDelInfo twEdge="twRising">5.343</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_12&lt;15&gt;</twComp><twBEL>Core0/Mmux_ID_I81</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y123.A6</twSite><twDelType>net</twDelType><twFanCnt>248</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>Core0/ID_I&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_843</twComp><twBEL>Core0/uRF/Mmux_DoutA_827</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y123.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_827</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y123.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_79</twComp><twBEL>Core0/uRF/Mmux_DoutA_39</twBEL><twBEL>Core0/uRF/Mmux_DoutA_2_f7_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y123.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>Core0/ID_RegDA&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ2</twComp><twBEL>Core0/uBranchCTRL/FlagZ2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y128.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ6</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y159.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.905</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y159.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y164.A6</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N656</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_lut&lt;9&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y164.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>N227</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y164.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N656</twComp><twBEL>Core0/Mmux_ID_ExOpB_FW322_SW5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y164.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>N418</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N657</twComp><twBEL>Core0/uALU/Res&lt;9&gt;_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y163.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>N657</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y163.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twFalling">0.299</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_lut&lt;9&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y164.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_NextPC_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y164.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twFalling">0.089</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;15&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_xor&lt;15&gt;</twBEL><twBEL>Core0/REG_PC[15]_dff_2_13</twBEL></twPathDel><twLogDel>1.741</twLogDel><twRouteDel>10.919</twRouteDel><twTotDel>12.660</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_13</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y164.CLK</twSite><twDelType>net</twDelType><twFanCnt>465</twFanCnt><twDelInfo twEdge="twRising">1.211</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.998</twRouteDel><twTotDel>3.767</twTotDel><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRpt anchorID="40"><twUnconstOffIn anchorID="41" twDataPathType="twDataPathMaxDelay"><twOff>8.914</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_13</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_13</twDest><twLogLvls>12</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y125.B1</twSite><twDelType>net</twDelType><twFanCnt>519</twFanCnt><twDelInfo twEdge="twRising">5.343</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_12&lt;15&gt;</twComp><twBEL>Core0/Mmux_ID_I81</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y118.A5</twSite><twDelType>net</twDelType><twFanCnt>248</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>Core0/ID_I&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_18&lt;19&gt;</twComp><twBEL>Core0/uRF/Mmux_DoutA_927</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y123.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_927</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y123.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_79</twComp><twBEL>Core0/uRF/Mmux_DoutA_39</twBEL><twBEL>Core0/uRF/Mmux_DoutA_2_f7_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y123.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>Core0/ID_RegDA&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ2</twComp><twBEL>Core0/uBranchCTRL/FlagZ2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y128.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ6</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y159.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.905</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y159.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y164.A6</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N656</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_lut&lt;9&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y164.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>N227</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y164.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N656</twComp><twBEL>Core0/Mmux_ID_ExOpB_FW322_SW5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y164.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>N418</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N657</twComp><twBEL>Core0/uALU/Res&lt;9&gt;_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y163.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>N657</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y163.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twFalling">0.299</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_lut&lt;9&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y164.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_NextPC_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y164.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twFalling">0.089</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;15&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_xor&lt;15&gt;</twBEL><twBEL>Core0/REG_PC[15]_dff_2_13</twBEL></twPathDel><twLogDel>1.741</twLogDel><twRouteDel>10.915</twRouteDel><twTotDel>12.656</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_13</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y164.CLK</twSite><twDelType>net</twDelType><twFanCnt>465</twFanCnt><twDelInfo twEdge="twRising">1.211</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.998</twRouteDel><twTotDel>3.767</twTotDel><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="49468" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/REG_PC[15]_dff_2_15 (SLICE_X12Y164.CIN), 49468 paths
</twPathRptBanner><twPathRpt anchorID="42"><twUnconstOffIn anchorID="43" twDataPathType="twDataPathMaxDelay"><twOff>8.970</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_15</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_15</twDest><twLogLvls>12</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y125.B1</twSite><twDelType>net</twDelType><twFanCnt>519</twFanCnt><twDelInfo twEdge="twRising">5.343</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y125.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>Core0/uRF/RegisterTable_12&lt;15&gt;</twComp><twBEL>Core0/Mmux_ID_I91</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y123.A5</twSite><twDelType>net</twDelType><twFanCnt>248</twFanCnt><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>Core0/ID_I&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_843</twComp><twBEL>Core0/uRF/Mmux_DoutA_827</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y123.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_827</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y123.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_79</twComp><twBEL>Core0/uRF/Mmux_DoutA_39</twBEL><twBEL>Core0/uRF/Mmux_DoutA_2_f7_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y123.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>Core0/ID_RegDA&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ2</twComp><twBEL>Core0/uBranchCTRL/FlagZ2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y128.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ6</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y159.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.905</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y159.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y164.A6</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N656</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_lut&lt;9&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y164.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>N227</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y164.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N656</twComp><twBEL>Core0/Mmux_ID_ExOpB_FW322_SW5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y164.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>N418</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N657</twComp><twBEL>Core0/uALU/Res&lt;9&gt;_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y163.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>N657</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y163.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twFalling">0.299</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_lut&lt;9&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y164.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_NextPC_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y164.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twFalling">0.074</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;15&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_xor&lt;15&gt;</twBEL><twBEL>Core0/REG_PC[15]_dff_2_15</twBEL></twPathDel><twLogDel>1.831</twLogDel><twRouteDel>10.881</twRouteDel><twTotDel>12.712</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_15</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y164.CLK</twSite><twDelType>net</twDelType><twFanCnt>465</twFanCnt><twDelInfo twEdge="twRising">1.211</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.998</twRouteDel><twTotDel>3.767</twTotDel><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRpt anchorID="44"><twUnconstOffIn anchorID="45" twDataPathType="twDataPathMaxDelay"><twOff>8.903</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_15</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_15</twDest><twLogLvls>12</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y125.B1</twSite><twDelType>net</twDelType><twFanCnt>519</twFanCnt><twDelInfo twEdge="twRising">5.343</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_12&lt;15&gt;</twComp><twBEL>Core0/Mmux_ID_I81</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y123.A6</twSite><twDelType>net</twDelType><twFanCnt>248</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>Core0/ID_I&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_843</twComp><twBEL>Core0/uRF/Mmux_DoutA_827</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y123.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_827</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y123.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_79</twComp><twBEL>Core0/uRF/Mmux_DoutA_39</twBEL><twBEL>Core0/uRF/Mmux_DoutA_2_f7_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y123.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>Core0/ID_RegDA&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ2</twComp><twBEL>Core0/uBranchCTRL/FlagZ2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y128.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ6</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y159.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.905</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y159.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y164.A6</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N656</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_lut&lt;9&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y164.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>N227</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y164.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N656</twComp><twBEL>Core0/Mmux_ID_ExOpB_FW322_SW5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y164.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>N418</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N657</twComp><twBEL>Core0/uALU/Res&lt;9&gt;_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y163.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>N657</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y163.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twFalling">0.299</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_lut&lt;9&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y164.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_NextPC_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y164.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twFalling">0.074</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;15&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_xor&lt;15&gt;</twBEL><twBEL>Core0/REG_PC[15]_dff_2_15</twBEL></twPathDel><twLogDel>1.726</twLogDel><twRouteDel>10.919</twRouteDel><twTotDel>12.645</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_15</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y164.CLK</twSite><twDelType>net</twDelType><twFanCnt>465</twFanCnt><twDelInfo twEdge="twRising">1.211</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.998</twRouteDel><twTotDel>3.767</twTotDel><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRpt anchorID="46"><twUnconstOffIn anchorID="47" twDataPathType="twDataPathMaxDelay"><twOff>8.899</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_15</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_15</twDest><twLogLvls>12</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y125.B1</twSite><twDelType>net</twDelType><twFanCnt>519</twFanCnt><twDelInfo twEdge="twRising">5.343</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_12&lt;15&gt;</twComp><twBEL>Core0/Mmux_ID_I81</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y118.A5</twSite><twDelType>net</twDelType><twFanCnt>248</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>Core0/ID_I&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_18&lt;19&gt;</twComp><twBEL>Core0/uRF/Mmux_DoutA_927</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y123.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_927</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y123.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_79</twComp><twBEL>Core0/uRF/Mmux_DoutA_39</twBEL><twBEL>Core0/uRF/Mmux_DoutA_2_f7_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y123.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>Core0/ID_RegDA&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ2</twComp><twBEL>Core0/uBranchCTRL/FlagZ2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y128.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ6</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y159.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.905</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y159.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y164.A6</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N656</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_lut&lt;9&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y164.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>N227</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y164.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N656</twComp><twBEL>Core0/Mmux_ID_ExOpB_FW322_SW5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y164.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>N418</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N657</twComp><twBEL>Core0/uALU/Res&lt;9&gt;_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y163.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>N657</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y163.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twFalling">0.299</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_lut&lt;9&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y164.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_NextPC_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y164.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twFalling">0.074</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;15&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_xor&lt;15&gt;</twBEL><twBEL>Core0/REG_PC[15]_dff_2_15</twBEL></twPathDel><twLogDel>1.726</twLogDel><twRouteDel>10.915</twRouteDel><twTotDel>12.641</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_15</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y164.CLK</twSite><twDelType>net</twDelType><twFanCnt>465</twFanCnt><twDelInfo twEdge="twRising">1.211</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.998</twRouteDel><twTotDel>3.767</twTotDel><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="49468" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/REG_PC[15]_dff_2_14 (SLICE_X12Y164.CIN), 49468 paths
</twPathRptBanner><twPathRpt anchorID="48"><twUnconstOffIn anchorID="49" twDataPathType="twDataPathMaxDelay"><twOff>8.932</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_14</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_14</twDest><twLogLvls>12</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y125.B1</twSite><twDelType>net</twDelType><twFanCnt>519</twFanCnt><twDelInfo twEdge="twRising">5.343</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y125.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>Core0/uRF/RegisterTable_12&lt;15&gt;</twComp><twBEL>Core0/Mmux_ID_I91</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y123.A5</twSite><twDelType>net</twDelType><twFanCnt>248</twFanCnt><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>Core0/ID_I&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_843</twComp><twBEL>Core0/uRF/Mmux_DoutA_827</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y123.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_827</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y123.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_79</twComp><twBEL>Core0/uRF/Mmux_DoutA_39</twBEL><twBEL>Core0/uRF/Mmux_DoutA_2_f7_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y123.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>Core0/ID_RegDA&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ2</twComp><twBEL>Core0/uBranchCTRL/FlagZ2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y128.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ6</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y159.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.905</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y159.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y164.A6</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N656</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_lut&lt;9&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y164.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>N227</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y164.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N656</twComp><twBEL>Core0/Mmux_ID_ExOpB_FW322_SW5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y164.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>N418</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N657</twComp><twBEL>Core0/uALU/Res&lt;9&gt;_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y163.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>N657</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y163.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twFalling">0.299</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_lut&lt;9&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y164.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_NextPC_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y164.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twFalling">0.036</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;15&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_xor&lt;15&gt;</twBEL><twBEL>Core0/REG_PC[15]_dff_2_14</twBEL></twPathDel><twLogDel>1.793</twLogDel><twRouteDel>10.881</twRouteDel><twTotDel>12.674</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_14</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y164.CLK</twSite><twDelType>net</twDelType><twFanCnt>465</twFanCnt><twDelInfo twEdge="twRising">1.211</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.998</twRouteDel><twTotDel>3.767</twTotDel><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRpt anchorID="50"><twUnconstOffIn anchorID="51" twDataPathType="twDataPathMaxDelay"><twOff>8.865</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_14</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_14</twDest><twLogLvls>12</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y125.B1</twSite><twDelType>net</twDelType><twFanCnt>519</twFanCnt><twDelInfo twEdge="twRising">5.343</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_12&lt;15&gt;</twComp><twBEL>Core0/Mmux_ID_I81</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y123.A6</twSite><twDelType>net</twDelType><twFanCnt>248</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>Core0/ID_I&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_843</twComp><twBEL>Core0/uRF/Mmux_DoutA_827</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y123.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_827</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y123.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_79</twComp><twBEL>Core0/uRF/Mmux_DoutA_39</twBEL><twBEL>Core0/uRF/Mmux_DoutA_2_f7_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y123.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>Core0/ID_RegDA&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ2</twComp><twBEL>Core0/uBranchCTRL/FlagZ2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y128.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ6</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y159.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.905</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y159.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y164.A6</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N656</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_lut&lt;9&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y164.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>N227</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y164.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N656</twComp><twBEL>Core0/Mmux_ID_ExOpB_FW322_SW5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y164.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>N418</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N657</twComp><twBEL>Core0/uALU/Res&lt;9&gt;_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y163.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>N657</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y163.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twFalling">0.299</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_lut&lt;9&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y164.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_NextPC_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y164.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twFalling">0.036</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;15&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_xor&lt;15&gt;</twBEL><twBEL>Core0/REG_PC[15]_dff_2_14</twBEL></twPathDel><twLogDel>1.688</twLogDel><twRouteDel>10.919</twRouteDel><twTotDel>12.607</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_14</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y164.CLK</twSite><twDelType>net</twDelType><twFanCnt>465</twFanCnt><twDelInfo twEdge="twRising">1.211</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.998</twRouteDel><twTotDel>3.767</twTotDel><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRpt anchorID="52"><twUnconstOffIn anchorID="53" twDataPathType="twDataPathMaxDelay"><twOff>8.861</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_14</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_14</twDest><twLogLvls>12</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y125.B1</twSite><twDelType>net</twDelType><twFanCnt>519</twFanCnt><twDelInfo twEdge="twRising">5.343</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y125.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_12&lt;15&gt;</twComp><twBEL>Core0/Mmux_ID_I81</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y118.A5</twSite><twDelType>net</twDelType><twFanCnt>248</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>Core0/ID_I&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_18&lt;19&gt;</twComp><twBEL>Core0/uRF/Mmux_DoutA_927</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y123.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_927</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y123.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_79</twComp><twBEL>Core0/uRF/Mmux_DoutA_39</twBEL><twBEL>Core0/uRF/Mmux_DoutA_2_f7_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y123.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>Core0/ID_RegDA&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y123.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ2</twComp><twBEL>Core0/uBranchCTRL/FlagZ2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y128.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ6</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y159.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.905</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y159.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y164.A6</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N656</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_lut&lt;9&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y164.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>N227</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y164.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N656</twComp><twBEL>Core0/Mmux_ID_ExOpB_FW322_SW5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y164.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>N418</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N657</twComp><twBEL>Core0/uALU/Res&lt;9&gt;_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y163.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>N657</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y163.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twFalling">0.299</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_lut&lt;9&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y164.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_NextPC_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y164.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twFalling">0.036</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;15&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_xor&lt;15&gt;</twBEL><twBEL>Core0/REG_PC[15]_dff_2_14</twBEL></twPathDel><twLogDel>1.688</twLogDel><twRouteDel>10.915</twRouteDel><twTotDel>12.603</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_14</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y164.CLK</twSite><twDelType>net</twDelType><twFanCnt>465</twFanCnt><twDelInfo twEdge="twRising">1.211</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.998</twRouteDel><twTotDel>3.767</twTotDel><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: Default OFFSET IN BEFORE analysis for clock &quot;clk_BUFGP&quot;

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/EX_CTRL[2]_dff_22_0 (SLICE_X22Y175.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="54"><twUnconstOffIn anchorID="55" twDataPathType="twDataPathMinDelay"><twOff>-2.143</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/EX_CTRL[2]_dff_22_0</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/EX_CTRL[2]_dff_22_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y175.A5</twSite><twDelType>net</twDelType><twFanCnt>519</twFanCnt><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y175.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.152</twDelInfo><twComp>Core0/EX_CTRL[2]_dff_22&lt;2&gt;</twComp><twBEL>Core0/uDecoder/Mmux_ExCTRL12</twBEL><twBEL>Core0/EX_CTRL[2]_dff_22_0</twBEL></twPathDel><twLogDel>0.543</twLogDel><twRouteDel>1.457</twRouteDel><twTotDel>2.000</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.8</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/EX_CTRL[2]_dff_22_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y175.CLK</twSite><twDelType>net</twDelType><twFanCnt>465</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.265</twRouteDel><twTotDel>4.119</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/EX_CTRL[2]_dff_22_2 (SLICE_X22Y175.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="56"><twUnconstOffIn anchorID="57" twDataPathType="twDataPathMinDelay"><twOff>-1.965</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/EX_CTRL[2]_dff_22_2</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/EX_CTRL[2]_dff_22_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y175.D2</twSite><twDelType>net</twDelType><twFanCnt>519</twFanCnt><twDelInfo twEdge="twRising">1.636</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y175.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.153</twDelInfo><twComp>Core0/EX_CTRL[2]_dff_22&lt;2&gt;</twComp><twBEL>Core0/uDecoder/Mmux_ExCTRL32</twBEL><twBEL>Core0/EX_CTRL[2]_dff_22_2</twBEL></twPathDel><twLogDel>0.542</twLogDel><twRouteDel>1.636</twRouteDel><twTotDel>2.178</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/EX_CTRL[2]_dff_22_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y175.CLK</twSite><twDelType>net</twDelType><twFanCnt>465</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.265</twRouteDel><twTotDel>4.119</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/EX_CTRL[2]_dff_22_1 (SLICE_X22Y175.C3), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twUnconstOffIn anchorID="59" twDataPathType="twDataPathMinDelay"><twOff>-1.705</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/EX_CTRL[2]_dff_22_1</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/EX_CTRL[2]_dff_22_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y175.D2</twSite><twDelType>net</twDelType><twFanCnt>519</twFanCnt><twDelInfo twEdge="twRising">1.619</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y175.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.036</twDelInfo><twComp>Core0/uDecoder/Mmux_ExCTRL31</twComp><twBEL>Core0/uDecoder/Mmux_ExCTRL311</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y175.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.241</twDelInfo><twComp>Core0/uDecoder/Mmux_ExCTRL31</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y175.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.153</twDelInfo><twComp>Core0/EX_CTRL[2]_dff_22&lt;2&gt;</twComp><twBEL>Core0/uDecoder/Mmux_ExCTRL22</twBEL><twBEL>Core0/EX_CTRL[2]_dff_22_1</twBEL></twPathDel><twLogDel>0.578</twLogDel><twRouteDel>1.860</twRouteDel><twTotDel>2.438</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>23.7</twPctLog><twPctRoute>76.3</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/EX_CTRL[2]_dff_22_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y175.CLK</twSite><twDelType>net</twDelType><twFanCnt>465</twFanCnt><twDelInfo twEdge="twRising">1.364</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.265</twRouteDel><twTotDel>4.119</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConst anchorID="60" twConstType="OFFSETOUTCLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">Default OFFSET OUT AFTER analysis for clock &quot;clk_BUFGP&quot; </twConstName><twItemCnt>537</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>65</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>12.040</twMaxOff></twConstHead><twPathRptBanner iPaths="7" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;7&gt; (A9.PAD), 7 paths
</twPathRptBanner><twPathRpt anchorID="61"><twUnconstOffOut anchorID="62" twDataPathType="twDataPathMaxDelay"><twOff>12.040</twOff><twSrc BELType="RAM">CoreMem0/Mram_RAM4</twSrc><twDest BELType="PAD">MemWData&lt;7&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='RAM'>CoreMem0/Mram_RAM4</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y36.CLKARDCLKL</twSite><twDelType>net</twDelType><twFanCnt>465</twFanCnt><twDelInfo twEdge="twRising">1.407</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.308</twRouteDel><twTotDel>4.162</twTotDel><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twClkPath><twDataPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CoreMem0/Mram_RAM4</twSrc><twDest BELType='PAD'>MemWData&lt;7&gt;</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB36_X0Y36.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X0Y36.DOADO1</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>CoreMem0/Mram_RAM4</twComp><twBEL>CoreMem0/Mram_RAM4</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y162.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.312</twDelInfo><twComp>MemReadData&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y162.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.144</twDelInfo><twComp>Core0/Mmux_MemWriteData41</twComp><twBEL>Core0/Mmux_MemWriteData601</twBEL></twPathDel><twPathDel><twSite>A9.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.186</twDelInfo><twComp>MemWData_7_OBUF</twComp></twPathDel><twPathDel><twSite>A9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.411</twDelInfo><twComp>MemWData&lt;7&gt;</twComp><twBEL>MemWData_7_OBUF</twBEL><twBEL>MemWData&lt;7&gt;</twBEL></twPathDel><twLogDel>4.355</twLogDel><twRouteDel>3.498</twRouteDel><twTotDel>7.853</twTotDel><twPctLog>55.5</twPctLog><twPctRoute>44.5</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="63"><twUnconstOffOut anchorID="64" twDataPathType="twDataPathMaxDelay"><twOff>10.992</twOff><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_36_1</twSrc><twDest BELType="PAD">MemWData&lt;7&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_36_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y154.CLK</twSite><twDelType>net</twDelType><twFanCnt>465</twFanCnt><twDelInfo twEdge="twRising">1.379</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.280</twRouteDel><twTotDel>4.134</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_36_1</twSrc><twDest BELType='PAD'>MemWData&lt;7&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X28Y154.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X28Y154.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;1&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_36_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y162.C2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y162.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/Mmux_MemWriteData41</twComp><twBEL>Core0/Mmux_MemWriteData1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y162.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>Core0/Mmux_MemWriteData111</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y162.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>Core0/Mmux_MemWriteData41</twComp><twBEL>Core0/Mmux_MemWriteData601</twBEL></twPathDel><twPathDel><twSite>A9.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.186</twDelInfo><twComp>MemWData_7_OBUF</twComp></twPathDel><twPathDel><twSite>A9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.411</twDelInfo><twComp>MemWData&lt;7&gt;</twComp><twBEL>MemWData_7_OBUF</twBEL><twBEL>MemWData&lt;7&gt;</twBEL></twPathDel><twLogDel>2.819</twLogDel><twRouteDel>4.014</twRouteDel><twTotDel>6.833</twTotDel><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="65"><twUnconstOffOut anchorID="66" twDataPathType="twDataPathMaxDelay"><twOff>10.971</twOff><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_36_0</twSrc><twDest BELType="PAD">MemWData&lt;7&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_36_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y154.CLK</twSite><twDelType>net</twDelType><twFanCnt>465</twFanCnt><twDelInfo twEdge="twRising">1.379</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.280</twRouteDel><twTotDel>4.134</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_36_0</twSrc><twDest BELType='PAD'>MemWData&lt;7&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X28Y154.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X28Y154.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;1&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_36_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y162.C5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.526</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y162.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/Mmux_MemWriteData41</twComp><twBEL>Core0/Mmux_MemWriteData1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y162.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>Core0/Mmux_MemWriteData111</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y162.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>Core0/Mmux_MemWriteData41</twComp><twBEL>Core0/Mmux_MemWriteData601</twBEL></twPathDel><twPathDel><twSite>A9.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.186</twDelInfo><twComp>MemWData_7_OBUF</twComp></twPathDel><twPathDel><twSite>A9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.411</twDelInfo><twComp>MemWData&lt;7&gt;</twComp><twBEL>MemWData_7_OBUF</twBEL><twBEL>MemWData&lt;7&gt;</twBEL></twPathDel><twLogDel>2.819</twLogDel><twRouteDel>3.993</twRouteDel><twTotDel>6.812</twTotDel><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;15&gt; (D14.PAD), 17 paths
</twPathRptBanner><twPathRpt anchorID="67"><twUnconstOffOut anchorID="68" twDataPathType="twDataPathMaxDelay"><twOff>11.883</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_63_2</twSrc><twDest BELType="PAD">MemWData&lt;15&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_63_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>465</twFanCnt><twDelInfo twEdge="twRising">1.377</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.278</twRouteDel><twTotDel>4.132</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_63_2</twSrc><twDest BELType='PAD'>MemWData&lt;15&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X17Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X17Y165.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_63&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_63_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y147.B5</twSite><twDelType>net</twDelType><twFanCnt>193</twFanCnt><twDelInfo twEdge="twRising">2.395</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_63&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y147.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_18&lt;7&gt;</twComp><twBEL>Core0/Mmux_MemWriteData1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y162.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.216</twDelInfo><twComp>Core0/Mmux_MemWriteData102</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y162.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_15_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData143</twBEL></twPathDel><twPathDel><twSite>D14.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.430</twDelInfo><twComp>MemWData_15_OBUF</twComp></twPathDel><twPathDel><twSite>D14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.376</twDelInfo><twComp>MemWData&lt;15&gt;</twComp><twBEL>MemWData_15_OBUF</twBEL><twBEL>MemWData&lt;15&gt;</twBEL></twPathDel><twLogDel>2.685</twLogDel><twRouteDel>5.041</twRouteDel><twTotDel>7.726</twTotDel><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="69"><twUnconstOffOut anchorID="70" twDataPathType="twDataPathMaxDelay"><twOff>11.604</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_63_1</twSrc><twDest BELType="PAD">MemWData&lt;15&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_63_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>465</twFanCnt><twDelInfo twEdge="twRising">1.377</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.278</twRouteDel><twTotDel>4.132</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_63_1</twSrc><twDest BELType='PAD'>MemWData&lt;15&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X17Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X17Y165.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_63&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_63_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y147.B2</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">2.116</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_63&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y147.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_18&lt;7&gt;</twComp><twBEL>Core0/Mmux_MemWriteData1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y162.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.216</twDelInfo><twComp>Core0/Mmux_MemWriteData102</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y162.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_15_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData143</twBEL></twPathDel><twPathDel><twSite>D14.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.430</twDelInfo><twComp>MemWData_15_OBUF</twComp></twPathDel><twPathDel><twSite>D14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.376</twDelInfo><twComp>MemWData&lt;15&gt;</twComp><twBEL>MemWData_15_OBUF</twBEL><twBEL>MemWData&lt;15&gt;</twBEL></twPathDel><twLogDel>2.685</twLogDel><twRouteDel>4.762</twRouteDel><twTotDel>7.447</twTotDel><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="71"><twUnconstOffOut anchorID="72" twDataPathType="twDataPathMaxDelay"><twOff>11.452</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_63_0</twSrc><twDest BELType="PAD">MemWData&lt;15&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_63_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>465</twFanCnt><twDelInfo twEdge="twRising">1.377</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.278</twRouteDel><twTotDel>4.132</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_63_0</twSrc><twDest BELType='PAD'>MemWData&lt;15&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X17Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X17Y165.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_63&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_63_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y147.B1</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">1.964</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_63&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y147.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_18&lt;7&gt;</twComp><twBEL>Core0/Mmux_MemWriteData1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y162.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.216</twDelInfo><twComp>Core0/Mmux_MemWriteData102</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y162.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_15_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData143</twBEL></twPathDel><twPathDel><twSite>D14.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.430</twDelInfo><twComp>MemWData_15_OBUF</twComp></twPathDel><twPathDel><twSite>D14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.376</twDelInfo><twComp>MemWData&lt;15&gt;</twComp><twBEL>MemWData_15_OBUF</twBEL><twBEL>MemWData&lt;15&gt;</twBEL></twPathDel><twLogDel>2.685</twLogDel><twRouteDel>4.610</twRouteDel><twTotDel>7.295</twTotDel><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;13&gt; (G12.PAD), 17 paths
</twPathRptBanner><twPathRpt anchorID="73"><twUnconstOffOut anchorID="74" twDataPathType="twDataPathMaxDelay"><twOff>11.870</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_63_2</twSrc><twDest BELType="PAD">MemWData&lt;13&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_63_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>465</twFanCnt><twDelInfo twEdge="twRising">1.377</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.278</twRouteDel><twTotDel>4.132</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_63_2</twSrc><twDest BELType='PAD'>MemWData&lt;13&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X17Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X17Y165.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_63&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_63_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y147.B5</twSite><twDelType>net</twDelType><twFanCnt>193</twFanCnt><twDelInfo twEdge="twRising">2.395</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_63&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y147.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_18&lt;7&gt;</twComp><twBEL>Core0/Mmux_MemWriteData1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y161.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.128</twDelInfo><twComp>Core0/Mmux_MemWriteData102</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y161.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_13_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData103</twBEL></twPathDel><twPathDel><twSite>G12.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.531</twDelInfo><twComp>MemWData_13_OBUF</twComp></twPathDel><twPathDel><twSite>G12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.350</twDelInfo><twComp>MemWData&lt;13&gt;</twComp><twBEL>MemWData_13_OBUF</twBEL><twBEL>MemWData&lt;13&gt;</twBEL></twPathDel><twLogDel>2.659</twLogDel><twRouteDel>5.054</twRouteDel><twTotDel>7.713</twTotDel><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="75"><twUnconstOffOut anchorID="76" twDataPathType="twDataPathMaxDelay"><twOff>11.591</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_63_1</twSrc><twDest BELType="PAD">MemWData&lt;13&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_63_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>465</twFanCnt><twDelInfo twEdge="twRising">1.377</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.278</twRouteDel><twTotDel>4.132</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_63_1</twSrc><twDest BELType='PAD'>MemWData&lt;13&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X17Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X17Y165.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_63&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_63_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y147.B2</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">2.116</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_63&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y147.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_18&lt;7&gt;</twComp><twBEL>Core0/Mmux_MemWriteData1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y161.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.128</twDelInfo><twComp>Core0/Mmux_MemWriteData102</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y161.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_13_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData103</twBEL></twPathDel><twPathDel><twSite>G12.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.531</twDelInfo><twComp>MemWData_13_OBUF</twComp></twPathDel><twPathDel><twSite>G12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.350</twDelInfo><twComp>MemWData&lt;13&gt;</twComp><twBEL>MemWData_13_OBUF</twBEL><twBEL>MemWData&lt;13&gt;</twBEL></twPathDel><twLogDel>2.659</twLogDel><twRouteDel>4.775</twRouteDel><twTotDel>7.434</twTotDel><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="77"><twUnconstOffOut anchorID="78" twDataPathType="twDataPathMaxDelay"><twOff>11.439</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_63_0</twSrc><twDest BELType="PAD">MemWData&lt;13&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_63_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>465</twFanCnt><twDelInfo twEdge="twRising">1.377</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.278</twRouteDel><twTotDel>4.132</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_63_0</twSrc><twDest BELType='PAD'>MemWData&lt;13&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X17Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X17Y165.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_63&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_63_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y147.B1</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">1.964</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_63&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y147.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_18&lt;7&gt;</twComp><twBEL>Core0/Mmux_MemWriteData1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y161.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.128</twDelInfo><twComp>Core0/Mmux_MemWriteData102</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y161.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_13_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData103</twBEL></twPathDel><twPathDel><twSite>G12.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.531</twDelInfo><twComp>MemWData_13_OBUF</twComp></twPathDel><twPathDel><twSite>G12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.350</twDelInfo><twComp>MemWData&lt;13&gt;</twComp><twBEL>MemWData_13_OBUF</twBEL><twBEL>MemWData&lt;13&gt;</twBEL></twPathDel><twLogDel>2.659</twLogDel><twRouteDel>4.623</twRouteDel><twTotDel>7.282</twTotDel><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: Default OFFSET OUT AFTER analysis for clock &quot;clk_BUFGP&quot;

</twPathRptBanner><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;26&gt; (A14.PAD), 23 paths
</twPathRptBanner><twPathRpt anchorID="79"><twUnconstOffOut anchorID="80" twDataPathType="twDataPathMinDelay"><twOff>3.654</twOff><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_61_2</twSrc><twDest BELType="PAD">MemWData&lt;26&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_61_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y149.CLK</twSite><twDelType>net</twDelType><twFanCnt>465</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.430</twRouteDel><twTotDel>1.559</twTotDel><twPctLog>8.3</twPctLog><twPctRoute>91.7</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_61_2</twSrc><twDest BELType='PAD'>MemWData&lt;26&gt;</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X5Y149.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X5Y149.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.127</twDelInfo><twComp>Core0/Mmux_MemWriteData161</twComp><twBEL>Core0/WB_StoreData[31]_dff_61_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y156.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.262</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y156.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_26_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData38</twBEL></twPathDel><twPathDel><twSite>A14.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>MemWData_26_OBUF</twComp></twPathDel><twPathDel><twSite>A14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.321</twDelInfo><twComp>MemWData&lt;26&gt;</twComp><twBEL>MemWData_26_OBUF</twBEL><twBEL>MemWData&lt;26&gt;</twBEL></twPathDel><twLogDel>1.476</twLogDel><twRouteDel>0.644</twRouteDel><twTotDel>2.120</twTotDel><twPctLog>69.6</twPctLog><twPctRoute>30.4</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="81"><twUnconstOffOut anchorID="82" twDataPathType="twDataPathMinDelay"><twOff>3.922</twOff><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_61_10</twSrc><twDest BELType="PAD">MemWData&lt;26&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_61_10</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y159.CLK</twSite><twDelType>net</twDelType><twFanCnt>465</twFanCnt><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.479</twRouteDel><twTotDel>1.608</twTotDel><twPctLog>8.0</twPctLog><twPctRoute>92.0</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_61_10</twSrc><twDest BELType='PAD'>MemWData&lt;26&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X9Y159.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y159.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;11&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_61_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y156.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y156.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>N14</twComp><twBEL>Core0/Mmux_MemWriteData38_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y156.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>N14</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y156.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_26_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData38</twBEL></twPathDel><twPathDel><twSite>A14.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>MemWData_26_OBUF</twComp></twPathDel><twPathDel><twSite>A14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.321</twDelInfo><twComp>MemWData&lt;26&gt;</twComp><twBEL>MemWData_26_OBUF</twBEL><twBEL>MemWData&lt;26&gt;</twBEL></twPathDel><twLogDel>1.477</twLogDel><twRouteDel>0.862</twRouteDel><twTotDel>2.339</twTotDel><twPctLog>63.1</twPctLog><twPctRoute>36.9</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="83"><twUnconstOffOut anchorID="84" twDataPathType="twDataPathMinDelay"><twOff>4.033</twOff><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_61_26</twSrc><twDest BELType="PAD">MemWData&lt;26&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_61_26</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y155.CLK</twSite><twDelType>net</twDelType><twFanCnt>465</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.474</twRouteDel><twTotDel>1.603</twTotDel><twPctLog>8.0</twPctLog><twPctRoute>92.0</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_61_26</twSrc><twDest BELType='PAD'>MemWData&lt;26&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y155.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X26Y155.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;27&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_61_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y156.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y156.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>N14</twComp><twBEL>Core0/Mmux_MemWriteData38_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y156.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.192</twDelInfo><twComp>N14</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y156.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_26_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData38</twBEL></twPathDel><twPathDel><twSite>A14.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.382</twDelInfo><twComp>MemWData_26_OBUF</twComp></twPathDel><twPathDel><twSite>A14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.321</twDelInfo><twComp>MemWData&lt;26&gt;</twComp><twBEL>MemWData_26_OBUF</twBEL><twBEL>MemWData&lt;26&gt;</twBEL></twPathDel><twLogDel>1.477</twLogDel><twRouteDel>0.978</twRouteDel><twTotDel>2.455</twTotDel><twPctLog>60.2</twPctLog><twPctRoute>39.8</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;8&gt; (E11.PAD), 17 paths
</twPathRptBanner><twPathRpt anchorID="85"><twUnconstOffOut anchorID="86" twDataPathType="twDataPathMinDelay"><twOff>3.739</twOff><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_61_8</twSrc><twDest BELType="PAD">MemWData&lt;8&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_61_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y159.CLK</twSite><twDelType>net</twDelType><twFanCnt>465</twFanCnt><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.479</twRouteDel><twTotDel>1.608</twTotDel><twPctLog>8.0</twPctLog><twPctRoute>92.0</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_61_8</twSrc><twDest BELType='PAD'>MemWData&lt;8&gt;</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X9Y159.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y159.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;11&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_61_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y160.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.173</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y160.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_8_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData623</twBEL></twPathDel><twPathDel><twSite>E11.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>MemWData_8_OBUF</twComp></twPathDel><twPathDel><twSite>E11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.290</twDelInfo><twComp>MemWData&lt;8&gt;</twComp><twBEL>MemWData_8_OBUF</twBEL><twBEL>MemWData&lt;8&gt;</twBEL></twPathDel><twLogDel>1.418</twLogDel><twRouteDel>0.738</twRouteDel><twTotDel>2.156</twTotDel><twPctLog>65.8</twPctLog><twPctRoute>34.2</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="87"><twUnconstOffOut anchorID="88" twDataPathType="twDataPathMinDelay"><twOff>4.294</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_63_0</twSrc><twDest BELType="PAD">MemWData&lt;8&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_63_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>465</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.475</twRouteDel><twTotDel>1.604</twTotDel><twPctLog>8.0</twPctLog><twPctRoute>92.0</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_63_0</twSrc><twDest BELType='PAD'>MemWData&lt;8&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X17Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X17Y165.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_63&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_63_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y159.D6</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_63&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y159.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Core0/Mmux_MemWriteData621</twComp><twBEL>Core0/Mmux_MemWriteData622</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y160.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.256</twDelInfo><twComp>Core0/Mmux_MemWriteData621</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y160.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_8_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData623</twBEL></twPathDel><twPathDel><twSite>E11.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>MemWData_8_OBUF</twComp></twPathDel><twPathDel><twSite>E11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.290</twDelInfo><twComp>MemWData&lt;8&gt;</twComp><twBEL>MemWData_8_OBUF</twBEL><twBEL>MemWData&lt;8&gt;</twBEL></twPathDel><twLogDel>1.446</twLogDel><twRouteDel>1.269</twRouteDel><twTotDel>2.715</twTotDel><twPctLog>53.3</twPctLog><twPctRoute>46.7</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="89"><twUnconstOffOut anchorID="90" twDataPathType="twDataPathMinDelay"><twOff>4.322</twOff><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_61_0</twSrc><twDest BELType="PAD">MemWData&lt;8&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_61_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y149.CLK</twSite><twDelType>net</twDelType><twFanCnt>465</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.430</twRouteDel><twTotDel>1.559</twTotDel><twPctLog>8.3</twPctLog><twPctRoute>91.7</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_61_0</twSrc><twDest BELType='PAD'>MemWData&lt;8&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X5Y149.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X5Y149.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.129</twDelInfo><twComp>Core0/Mmux_MemWriteData161</twComp><twBEL>Core0/WB_StoreData[31]_dff_61_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y159.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y159.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Core0/Mmux_MemWriteData621</twComp><twBEL>Core0/Mmux_MemWriteData622</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y160.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.256</twDelInfo><twComp>Core0/Mmux_MemWriteData621</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y160.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_8_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData623</twBEL></twPathDel><twPathDel><twSite>E11.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.565</twDelInfo><twComp>MemWData_8_OBUF</twComp></twPathDel><twPathDel><twSite>E11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.290</twDelInfo><twComp>MemWData&lt;8&gt;</twComp><twBEL>MemWData_8_OBUF</twBEL><twBEL>MemWData&lt;8&gt;</twBEL></twPathDel><twLogDel>1.475</twLogDel><twRouteDel>1.313</twRouteDel><twTotDel>2.788</twTotDel><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;15&gt; (D14.PAD), 17 paths
</twPathRptBanner><twPathRpt anchorID="91"><twUnconstOffOut anchorID="92" twDataPathType="twDataPathMinDelay"><twOff>3.750</twOff><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_61_15</twSrc><twDest BELType="PAD">MemWData&lt;15&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_61_15</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y155.CLK</twSite><twDelType>net</twDelType><twFanCnt>465</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.480</twRouteDel><twTotDel>1.609</twTotDel><twPctLog>8.0</twPctLog><twPctRoute>92.0</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_61_15</twSrc><twDest BELType='PAD'>MemWData&lt;15&gt;</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X11Y155.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y155.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;15&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_61_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y162.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y162.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_15_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData143</twBEL></twPathDel><twPathDel><twSite>D14.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>MemWData_15_OBUF</twComp></twPathDel><twPathDel><twSite>D14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>MemWData&lt;15&gt;</twComp><twBEL>MemWData_15_OBUF</twBEL><twBEL>MemWData&lt;15&gt;</twBEL></twPathDel><twLogDel>1.428</twLogDel><twRouteDel>0.738</twRouteDel><twTotDel>2.166</twTotDel><twPctLog>65.9</twPctLog><twPctRoute>34.1</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="93"><twUnconstOffOut anchorID="94" twDataPathType="twDataPathMinDelay"><twOff>4.180</twOff><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_61_7</twSrc><twDest BELType="PAD">MemWData&lt;15&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_61_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y152.CLK</twSite><twDelType>net</twDelType><twFanCnt>465</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.510</twRouteDel><twTotDel>1.639</twTotDel><twPctLog>7.9</twPctLog><twPctRoute>92.1</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_61_7</twSrc><twDest BELType='PAD'>MemWData&lt;15&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y152.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.127</twDelInfo><twComp>Core0/Mmux_MemWriteData281</twComp><twBEL>Core0/WB_StoreData[31]_dff_61_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y157.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y157.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Core0/Mmux_MemWriteData141</twComp><twBEL>Core0/Mmux_MemWriteData142</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y162.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>Core0/Mmux_MemWriteData141</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y162.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_15_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData143</twBEL></twPathDel><twPathDel><twSite>D14.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>MemWData_15_OBUF</twComp></twPathDel><twPathDel><twSite>D14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>MemWData&lt;15&gt;</twComp><twBEL>MemWData_15_OBUF</twBEL><twBEL>MemWData&lt;15&gt;</twBEL></twPathDel><twLogDel>1.483</twLogDel><twRouteDel>1.083</twRouteDel><twTotDel>2.566</twTotDel><twPctLog>57.8</twPctLog><twPctRoute>42.2</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="95"><twUnconstOffOut anchorID="96" twDataPathType="twDataPathMinDelay"><twOff>4.345</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_63_0</twSrc><twDest BELType="PAD">MemWData&lt;15&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_63_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>465</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.475</twRouteDel><twTotDel>1.604</twTotDel><twPctLog>8.0</twPctLog><twPctRoute>92.0</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_63_0</twSrc><twDest BELType='PAD'>MemWData&lt;15&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X17Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X17Y165.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_63&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_63_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y157.A6</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_63&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y157.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Core0/Mmux_MemWriteData141</twComp><twBEL>Core0/Mmux_MemWriteData142</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y162.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>Core0/Mmux_MemWriteData141</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y162.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_15_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData143</twBEL></twPathDel><twPathDel><twSite>D14.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>MemWData_15_OBUF</twComp></twPathDel><twPathDel><twSite>D14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>MemWData&lt;15&gt;</twComp><twBEL>MemWData_15_OBUF</twBEL><twBEL>MemWData&lt;15&gt;</twBEL></twPathDel><twLogDel>1.456</twLogDel><twRouteDel>1.310</twRouteDel><twTotDel>2.766</twTotDel><twPctLog>52.6</twPctLog><twPctRoute>47.4</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt></twConst><twUnmetConstCnt anchorID="97">0</twUnmetConstCnt><twDataSheet anchorID="98" twNameLen="15"><twSUH2ClkList anchorID="99" twDestWidth="5" twPhaseWidth="9"><twDest>clk</twDest><twSUH2Clk ><twSrc>reset</twSrc><twSUHTime twInternalClk ="clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.985</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.144</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="100" twDestWidth="12" twPhaseWidth="9"><twSrc>clk</twSrc><twClk2Out  twOutPad = "MemAdd&lt;0&gt;" twMinTime = "4.301" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.505" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;1&gt;" twMinTime = "4.098" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.339" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;2&gt;" twMinTime = "3.807" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.779" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;3&gt;" twMinTime = "3.818" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.747" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;4&gt;" twMinTime = "3.843" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.787" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;5&gt;" twMinTime = "3.929" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.003" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;6&gt;" twMinTime = "3.854" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.831" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;7&gt;" twMinTime = "3.794" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.733" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;8&gt;" twMinTime = "3.952" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.007" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;9&gt;" twMinTime = "3.867" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.915" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;10&gt;" twMinTime = "4.156" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.413" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;11&gt;" twMinTime = "3.961" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.055" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;12&gt;" twMinTime = "4.628" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.093" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;13&gt;" twMinTime = "4.051" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.207" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;14&gt;" twMinTime = "4.246" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.581" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;15&gt;" twMinTime = "4.156" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.412" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;0&gt;" twMinTime = "4.455" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.388" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;1&gt;" twMinTime = "4.337" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.366" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;2&gt;" twMinTime = "4.141" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.339" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;3&gt;" twMinTime = "3.926" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.898" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;4&gt;" twMinTime = "4.420" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.148" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;5&gt;" twMinTime = "4.387" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.190" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;6&gt;" twMinTime = "4.551" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.678" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;7&gt;" twMinTime = "4.589" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.040" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;8&gt;" twMinTime = "3.739" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.769" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;9&gt;" twMinTime = "3.881" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.702" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;10&gt;" twMinTime = "3.782" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.611" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;11&gt;" twMinTime = "4.042" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.618" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;12&gt;" twMinTime = "3.894" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.384" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;13&gt;" twMinTime = "3.798" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.870" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;14&gt;" twMinTime = "3.840" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.345" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;15&gt;" twMinTime = "3.750" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.883" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;16&gt;" twMinTime = "3.953" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.545" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;17&gt;" twMinTime = "3.930" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.724" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;18&gt;" twMinTime = "3.844" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.309" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;19&gt;" twMinTime = "4.015" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.207" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;20&gt;" twMinTime = "4.209" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.479" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;21&gt;" twMinTime = "3.938" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.298" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;22&gt;" twMinTime = "4.208" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.603" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;23&gt;" twMinTime = "4.058" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.002" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;24&gt;" twMinTime = "3.783" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.638" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;25&gt;" twMinTime = "3.777" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.640" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;26&gt;" twMinTime = "3.654" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.748" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;27&gt;" twMinTime = "3.790" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.718" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;28&gt;" twMinTime = "3.914" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.944" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;29&gt;" twMinTime = "3.802" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.578" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;30&gt;" twMinTime = "3.962" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.812" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;31&gt;" twMinTime = "3.834" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.794" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWE" twMinTime = "4.259" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.539" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;0&gt;" twMinTime = "3.818" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.753" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;1&gt;" twMinTime = "3.835" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.786" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;2&gt;" twMinTime = "3.908" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.957" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;3&gt;" twMinTime = "3.950" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.130" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;4&gt;" twMinTime = "4.001" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.147" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;5&gt;" twMinTime = "4.029" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.176" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;6&gt;" twMinTime = "3.829" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.872" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;7&gt;" twMinTime = "3.887" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.915" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;8&gt;" twMinTime = "3.812" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.820" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;9&gt;" twMinTime = "3.840" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.847" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;10&gt;" twMinTime = "3.932" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.005" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;11&gt;" twMinTime = "4.032" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.157" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;12&gt;" twMinTime = "3.832" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.809" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;13&gt;" twMinTime = "4.051" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.237" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;14&gt;" twMinTime = "3.755" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.590" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;15&gt;" twMinTime = "3.795" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.688" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="101" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>9.569</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="102"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>1356981463</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>17031</twConnCnt></twConstCov><twStats anchorID="103"><twMinPer>9.569</twMinPer><twFootnote number="1" /><twMaxFreq>104.504</twMaxFreq><twMinInBeforeClk>8.985</twMinInBeforeClk><twMaxOutBeforeClk>12.040</twMaxOutBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Apr  4 19:55:35 2016 </twTimestamp></twFoot><twClientInfo anchorID="104"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 785 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
