Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed Apr 27 14:14:22 2022
| Host         : LAPTOP-9IM6L6CH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : xa7a50t-csg324
| Speed File   : -1I  PRODUCTION 1.16 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   385         
LUTAR-1    Warning           LUT drives async reset alert  96          
TIMING-20  Warning           Non-clocked latch             48          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (545)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (934)
5. checking no_input_delay (8)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (545)
--------------------------
 There are 314 register/latch pins with no clock driven by root clock pin: CLK100MHZ (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: SW[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_hours_lsb_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_hours_lsb_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_hours_lsb_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_hours_lsb_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_hours_lsb_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_hours_lsb_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_hours_lsb_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_hours_lsb_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_hours_msb_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_hours_msb_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_hours_msb_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_hours_msb_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_hours_msb_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_hours_msb_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_hours_msb_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_hours_msb_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_mins_lsb_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_mins_lsb_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_mins_lsb_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_mins_lsb_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_mins_lsb_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_mins_lsb_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_mins_lsb_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_mins_lsb_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_mins_msb_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_mins_msb_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_mins_msb_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_mins_msb_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_mins_msb_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_mins_msb_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_mins_msb_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_mins_msb_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_sec_lsb_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_sec_lsb_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_sec_lsb_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_sec_lsb_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_sec_lsb_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_sec_lsb_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_sec_lsb_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_sec_lsb_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_sec_msb_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_sec_msb_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_sec_msb_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_sec_msb_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_sec_msb_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_sec_msb_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_sec_msb_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_sec_msb_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_lsb_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_lsb_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_lsb_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_lsb_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_lsb_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_lsb_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_lsb_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_lsb_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_lsb_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_lsb_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_lsb_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_lsb_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_msb_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_msb_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_msb_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_msb_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_msb_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_msb_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_msb_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_msb_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_msb_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_msb_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_msb_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_msb_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_lsb_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_lsb_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_lsb_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_lsb_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_lsb_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_lsb_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_lsb_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_lsb_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_lsb_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_lsb_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_lsb_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_lsb_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_msb_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_msb_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_msb_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_msb_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_msb_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_msb_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_msb_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_msb_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_msb_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_msb_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_msb_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_msb_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_sec_lsb_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_sec_lsb_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_sec_lsb_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_sec_lsb_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_sec_lsb_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_sec_lsb_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_sec_lsb_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_sec_lsb_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_sec_msb_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_sec_msb_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_sec_msb_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_sec_msb_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_sec_msb_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_sec_msb_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_sec_msb_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_sec_msb_reg[3]_P/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: Alarmclock/divider/temp_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Alarmclock/segDriver/uut2/count_reg[15]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (934)
--------------------------------------------------
 There are 934 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  960          inf        0.000                      0                  960           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           960 Endpoints
Min Delay           960 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Alarmclock/segDriver/temp_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.090ns  (logic 4.116ns (50.873%)  route 3.974ns (49.127%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE                         0.000     0.000 r  Alarmclock/segDriver/temp_reg[3]/C
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Alarmclock/segDriver/temp_reg[3]/Q
                         net (fo=7, routed)           1.186     1.642    Alarmclock/segDriver/uut1/Q[3]
    SLICE_X0Y35          LUT4 (Prop_lut4_I0_O)        0.124     1.766 r  Alarmclock/segDriver/uut1/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.788     4.554    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.536     8.090 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     8.090    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarmclock/segDriver/temp_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.071ns  (logic 4.119ns (51.038%)  route 3.952ns (48.962%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE                         0.000     0.000 r  Alarmclock/segDriver/temp_reg[3]/C
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Alarmclock/segDriver/temp_reg[3]/Q
                         net (fo=7, routed)           1.181     1.637    Alarmclock/segDriver/uut1/Q[3]
    SLICE_X0Y35          LUT4 (Prop_lut4_I0_O)        0.124     1.761 r  Alarmclock/segDriver/uut1/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.771     4.532    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.539     8.071 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     8.071    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.999ns  (logic 5.027ns (62.845%)  route 2.972ns (37.155%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  SW_IBUF[1]_inst/O
                         net (fo=25, routed)          2.972     4.456    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.543     7.999 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.999    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarmclock/segDriver/sel_hours_lsb_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            ANs[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.856ns  (logic 3.980ns (50.660%)  route 3.876ns (49.340%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDSE                         0.000     0.000 r  Alarmclock/segDriver/sel_hours_lsb_reg/C
    SLICE_X3Y38          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  Alarmclock/segDriver/sel_hours_lsb_reg/Q
                         net (fo=1, routed)           3.876     4.332    ANs_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.524     7.856 r  ANs_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.856    ANs[6]
    K2                                                                r  ANs[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.784ns  (logic 5.003ns (64.274%)  route 2.781ns (35.726%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  SW_IBUF[2]_inst/O
                         net (fo=2, routed)           2.781     4.251    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.533     7.784 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.784    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarmclock/flash_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LEDs[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.764ns  (logic 4.342ns (55.927%)  route 3.422ns (44.073%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE                         0.000     0.000 r  Alarmclock/flash_reg/C
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Alarmclock/flash_reg/Q
                         net (fo=21, routed)          1.345     1.801    Alarmclock/flash
    SLICE_X0Y16          LUT2 (Prop_lut2_I0_O)        0.150     1.951 r  Alarmclock/LEDs_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.077     4.028    LEDs_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.736     7.764 r  LEDs_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.764    LEDs[7]
    V14                                                               r  LEDs[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarmclock/segDriver/temp_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.615ns  (logic 4.319ns (56.708%)  route 3.297ns (43.292%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE                         0.000     0.000 r  Alarmclock/segDriver/temp_reg[3]/C
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Alarmclock/segDriver/temp_reg[3]/Q
                         net (fo=7, routed)           1.186     1.642    Alarmclock/segDriver/uut1/Q[3]
    SLICE_X0Y35          LUT4 (Prop_lut4_I0_O)        0.154     1.796 r  Alarmclock/segDriver/uut1/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.111     3.907    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.709     7.615 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     7.615    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarmclock/segDriver/temp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.522ns  (logic 4.116ns (54.724%)  route 3.406ns (45.276%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE                         0.000     0.000 r  Alarmclock/segDriver/temp_reg[0]/C
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Alarmclock/segDriver/temp_reg[0]/Q
                         net (fo=7, routed)           0.844     1.300    Alarmclock/segDriver/uut1/Q[0]
    SLICE_X1Y41          LUT4 (Prop_lut4_I3_O)        0.124     1.424 r  Alarmclock/segDriver/uut1/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.562     3.986    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.536     7.522 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     7.522    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarmclock/flash_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LEDs[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.512ns  (logic 4.345ns (57.846%)  route 3.167ns (42.154%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE                         0.000     0.000 r  Alarmclock/flash_reg/C
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Alarmclock/flash_reg/Q
                         net (fo=21, routed)          1.494     1.950    Alarmclock/flash
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.150     2.100 r  Alarmclock/LEDs_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.673     3.773    LEDs_OBUF[1]
    U16                  OBUF (Prop_obuf_I_O)         3.739     7.512 r  LEDs_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.512    LEDs[1]
    U16                                                               r  LEDs[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarmclock/segDriver/temp_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.457ns  (logic 4.328ns (58.034%)  route 3.130ns (41.966%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE                         0.000     0.000 r  Alarmclock/segDriver/temp_reg[3]/C
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Alarmclock/segDriver/temp_reg[3]/Q
                         net (fo=7, routed)           0.830     1.286    Alarmclock/segDriver/uut1/Q[3]
    SLICE_X1Y41          LUT4 (Prop_lut4_I0_O)        0.152     1.438 r  Alarmclock/segDriver/uut1/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.300     3.738    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.720     7.457 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     7.457    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Alarmclock/BTND_debouncer/FF1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Alarmclock/BTND_debouncer/FF2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE                         0.000     0.000 r  Alarmclock/BTND_debouncer/FF1_reg/C
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Alarmclock/BTND_debouncer/FF1_reg/Q
                         net (fo=3, routed)           0.122     0.263    Alarmclock/BTND_debouncer/FF1
    SLICE_X3Y33          FDRE                                         r  Alarmclock/BTND_debouncer/FF2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarmclock/disp_sec_msb_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Alarmclock/segDriver/temp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.186ns (64.322%)  route 0.103ns (35.678%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE                         0.000     0.000 r  Alarmclock/disp_sec_msb_reg[3]/C
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Alarmclock/disp_sec_msb_reg[3]/Q
                         net (fo=1, routed)           0.103     0.244    Alarmclock/segDriver/temp_reg[3]_4
    SLICE_X3Y40          LUT6 (Prop_lut6_I5_O)        0.045     0.289 r  Alarmclock/segDriver/temp[3]_i_1/O
                         net (fo=1, routed)           0.000     0.289    Alarmclock/segDriver/temp[3]
    SLICE_X3Y40          FDRE                                         r  Alarmclock/segDriver/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarmclock/clock/clock_mins_lsb_reg[3]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            Alarmclock/clock/clock_mins_lsb_reg[3]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDCE                         0.000     0.000 r  Alarmclock/clock/clock_mins_lsb_reg[3]_C/C
    SLICE_X13Y41         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Alarmclock/clock/clock_mins_lsb_reg[3]_C/Q
                         net (fo=7, routed)           0.110     0.251    Alarmclock/clock/clock_mins_lsb_reg[3]_C_0
    SLICE_X12Y41         LUT6 (Prop_lut6_I5_O)        0.045     0.296 r  Alarmclock/clock/clock_mins_lsb[3]_P_i_2__0/O
                         net (fo=1, routed)           0.000     0.296    Alarmclock/clock/clock_mins_lsb[3]_P_i_2__0_n_0
    SLICE_X12Y41         FDPE                                         r  Alarmclock/clock/clock_mins_lsb_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarmclock/clock/clock_sec_msb_reg[1]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            Alarmclock/clock/clock_sec_msb_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDPE                         0.000     0.000 r  Alarmclock/clock/clock_sec_msb_reg[1]_P/C
    SLICE_X3Y44          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  Alarmclock/clock/clock_sec_msb_reg[1]_P/Q
                         net (fo=5, routed)           0.122     0.263    Alarmclock/clock/clock_sec_msb_reg[1]_P_1
    SLICE_X2Y44          LUT6 (Prop_lut6_I3_O)        0.045     0.308 r  Alarmclock/clock/clock_sec_msb[1]_C_i_1/O
                         net (fo=1, routed)           0.000     0.308    Alarmclock/clock/clock_sec_msb[1]_C_i_1_n_0
    SLICE_X2Y44          FDCE                                         r  Alarmclock/clock/clock_sec_msb_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarmclock/clock/clock_mins_msb_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            Alarmclock/clock/clock_mins_msb_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.203ns (64.785%)  route 0.110ns (35.215%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         LDCE                         0.000     0.000 r  Alarmclock/clock/clock_mins_msb_reg[0]_LDC/G
    SLICE_X11Y44         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Alarmclock/clock/clock_mins_msb_reg[0]_LDC/Q
                         net (fo=6, routed)           0.110     0.268    Alarmclock/clock/clock_mins_msb_reg[0]_P_0
    SLICE_X10Y44         LUT4 (Prop_lut4_I0_O)        0.045     0.313 r  Alarmclock/clock/clock_mins_msb[0]_C_i_1/O
                         net (fo=1, routed)           0.000     0.313    Alarmclock/clock/clock_mins_msb[0]_C_i_1_n_0
    SLICE_X10Y44         FDCE                                         r  Alarmclock/clock/clock_mins_msb_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarmclock/clock/clock_mins_msb_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            Alarmclock/clock/clock_mins_msb_reg[3]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.203ns (64.560%)  route 0.111ns (35.440%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         LDCE                         0.000     0.000 r  Alarmclock/clock/clock_mins_msb_reg[3]_LDC/G
    SLICE_X11Y46         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Alarmclock/clock/clock_mins_msb_reg[3]_LDC/Q
                         net (fo=9, routed)           0.111     0.269    Alarmclock/clock/clock_mins_msb_reg[3]_P_0
    SLICE_X10Y46         LUT6 (Prop_lut6_I1_O)        0.045     0.314 r  Alarmclock/clock/clock_mins_msb[3]_P_i_2/O
                         net (fo=1, routed)           0.000     0.314    Alarmclock/clock/clock_mins_msb[3]_P_i_2_n_0
    SLICE_X10Y46         FDPE                                         r  Alarmclock/clock/clock_mins_msb_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarmclock/clock_setter/clock_sec_msb_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            Alarmclock/disp_sec_msb_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.223ns (70.059%)  route 0.095ns (29.941%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          LDCE                         0.000     0.000 r  Alarmclock/clock_setter/clock_sec_msb_reg[3]_LDC/G
    SLICE_X2Y41          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Alarmclock/clock_setter/clock_sec_msb_reg[3]_LDC/Q
                         net (fo=3, routed)           0.095     0.273    Alarmclock/clock/clock_sec_msb_reg[3]_P_3
    SLICE_X3Y41          LUT6 (Prop_lut6_I0_O)        0.045     0.318 r  Alarmclock/clock/disp_sec_msb[3]_i_2/O
                         net (fo=1, routed)           0.000     0.318    Alarmclock/clock_n_119
    SLICE_X3Y41          FDRE                                         r  Alarmclock/disp_sec_msb_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarmclock/BTNR_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Alarmclock/alarm_setter/m_up_mem_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.665%)  route 0.182ns (56.335%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE                         0.000     0.000 r  Alarmclock/BTNR_debouncer/btn_out_reg/C
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Alarmclock/BTNR_debouncer/btn_out_reg/Q
                         net (fo=14, routed)          0.182     0.323    Alarmclock/alarm_setter/mins_up
    SLICE_X7Y40          FDRE                                         r  Alarmclock/alarm_setter/m_up_mem_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarmclock/clock/clock_sec_msb_reg[3]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            Alarmclock/clock/clock_sec_msb_reg[3]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.294%)  route 0.144ns (43.706%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDCE                         0.000     0.000 r  Alarmclock/clock/clock_sec_msb_reg[3]_C/C
    SLICE_X5Y44          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Alarmclock/clock/clock_sec_msb_reg[3]_C/Q
                         net (fo=9, routed)           0.144     0.285    Alarmclock/clock/clock_sec_msb_reg[3]_C_0
    SLICE_X4Y44          LUT6 (Prop_lut6_I0_O)        0.045     0.330 r  Alarmclock/clock/clock_sec_msb[3]_P_i_2/O
                         net (fo=1, routed)           0.000     0.330    Alarmclock/clock/clock_sec_msb[3]_P_i_2_n_0
    SLICE_X4Y44          FDPE                                         r  Alarmclock/clock/clock_sec_msb_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarmclock/BTND_debouncer/FF2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Alarmclock/BTND_debouncer/btn_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.186ns (55.821%)  route 0.147ns (44.179%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE                         0.000     0.000 r  Alarmclock/BTND_debouncer/FF2_reg/C
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Alarmclock/BTND_debouncer/FF2_reg/Q
                         net (fo=2, routed)           0.147     0.288    Alarmclock/BTND_debouncer/FF2
    SLICE_X3Y34          LUT4 (Prop_lut4_I1_O)        0.045     0.333 r  Alarmclock/BTND_debouncer/btn_out_i_1__0/O
                         net (fo=1, routed)           0.000     0.333    Alarmclock/BTND_debouncer/btn_out_i_1__0_n_0
    SLICE_X3Y34          FDRE                                         r  Alarmclock/BTND_debouncer/btn_out_reg/D
  -------------------------------------------------------------------    -------------------





