{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1527423438440 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1527423438440 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 27 20:17:18 2018 " "Processing started: Sun May 27 20:17:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1527423438440 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1527423438440 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map project2 -c project2 --generate_functional_sim_netlist " "Command: quartus_map project2 -c project2 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1527423438441 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1527423438660 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk CLK fredivider1.v(2) " "Verilog HDL Declaration information at fredivider1.v(2): object \"clk\" differs only in case from object \"CLK\" in the same scope" {  } { { "fredivider1.v" "" { Text "C:/Users/apple1/Desktop/project2/fredivider1.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527423438697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fredivider1.v 1 1 " "Found 1 design units, including 1 entities, in source file fredivider1.v" { { "Info" "ISGN_ENTITY_NAME" "1 fredivider1 " "Found entity 1: fredivider1" {  } { { "fredivider1.v" "" { Text "C:/Users/apple1/Desktop/project2/fredivider1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527423438699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527423438699 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk CLK fredivider2.v(2) " "Verilog HDL Declaration information at fredivider2.v(2): object \"clk\" differs only in case from object \"CLK\" in the same scope" {  } { { "fredivider2.v" "" { Text "C:/Users/apple1/Desktop/project2/fredivider2.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527423438702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fredivider2.v 1 1 " "Found 1 design units, including 1 entities, in source file fredivider2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fredivider2 " "Found entity 1: fredivider2" {  } { { "fredivider2.v" "" { Text "C:/Users/apple1/Desktop/project2/fredivider2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527423438702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527423438702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sweepkeyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file sweepkeyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 sweepkeyboard " "Found entity 1: sweepkeyboard" {  } { { "sweepkeyboard.v" "" { Text "C:/Users/apple1/Desktop/project2/sweepkeyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527423438704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527423438704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acceptsignal.v 1 1 " "Found 1 design units, including 1 entities, in source file acceptsignal.v" { { "Info" "ISGN_ENTITY_NAME" "1 acceptsignal " "Found entity 1: acceptsignal" {  } { { "acceptsignal.v" "" { Text "C:/Users/apple1/Desktop/project2/acceptsignal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527423438706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527423438706 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "keyCols keycols judgewhichkey.v(4) " "Verilog HDL Declaration information at judgewhichkey.v(4): object \"keyCols\" differs only in case from object \"keycols\" in the same scope" {  } { { "judgewhichkey.v" "" { Text "C:/Users/apple1/Desktop/project2/judgewhichkey.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527423438708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "judgewhichkey.v 1 1 " "Found 1 design units, including 1 entities, in source file judgewhichkey.v" { { "Info" "ISGN_ENTITY_NAME" "1 judgewhichkey " "Found entity 1: judgewhichkey" {  } { { "judgewhichkey.v" "" { Text "C:/Users/apple1/Desktop/project2/judgewhichkey.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527423438709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527423438709 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "movebit.v(22) " "Verilog HDL information at movebit.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "movebit.v" "" { Text "C:/Users/apple1/Desktop/project2/movebit.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1527423438711 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "in In movebit.v(4) " "Verilog HDL Declaration information at movebit.v(4): object \"in\" differs only in case from object \"In\" in the same scope" {  } { { "movebit.v" "" { Text "C:/Users/apple1/Desktop/project2/movebit.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527423438711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movebit.v 1 1 " "Found 1 design units, including 1 entities, in source file movebit.v" { { "Info" "ISGN_ENTITY_NAME" "1 movebit " "Found entity 1: movebit" {  } { { "movebit.v" "" { Text "C:/Users/apple1/Desktop/project2/movebit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527423438712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527423438712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4bit41.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4bit41.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4bit41 " "Found entity 1: Mux4bit41" {  } { { "Mux4bit41.v" "" { Text "C:/Users/apple1/Desktop/project2/Mux4bit41.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527423438713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527423438713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaydecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file displaydecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 displaydecoder " "Found entity 1: displaydecoder" {  } { { "displaydecoder.v" "" { Text "C:/Users/apple1/Desktop/project2/displaydecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527423438716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527423438716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul2.v 1 1 " "Found 1 design units, including 1 entities, in source file mul2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul2 " "Found entity 1: mul2" {  } { { "mul2.v" "" { Text "C:/Users/apple1/Desktop/project2/mul2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527423438718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527423438718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minus1.v 1 1 " "Found 1 design units, including 1 entities, in source file minus1.v" { { "Info" "ISGN_ENTITY_NAME" "1 minus1 " "Found entity 1: minus1" {  } { { "minus1.v" "" { Text "C:/Users/apple1/Desktop/project2/minus1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527423438721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527423438721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twofourdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file twofourdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 twofourdecoder " "Found entity 1: twofourdecoder" {  } { { "twofourdecoder.v" "" { Text "C:/Users/apple1/Desktop/project2/twofourdecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527423438723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527423438723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sweepdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file sweepdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 sweepdisplay " "Found entity 1: sweepdisplay" {  } { { "sweepdisplay.v" "" { Text "C:/Users/apple1/Desktop/project2/sweepdisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527423438725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527423438725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twobitcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file twobitcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 twobitcounter " "Found entity 1: twobitcounter" {  } { { "twobitcounter.v" "" { Text "C:/Users/apple1/Desktop/project2/twobitcounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527423438727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527423438727 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Stoptiming stoptiming right2.v(7) " "Verilog HDL Declaration information at right2.v(7): object \"Stoptiming\" differs only in case from object \"stoptiming\" in the same scope" {  } { { "right2.v" "" { Text "C:/Users/apple1/Desktop/project2/right2.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527423438730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "right2.v 1 1 " "Found 1 design units, including 1 entities, in source file right2.v" { { "Info" "ISGN_ENTITY_NAME" "1 right2 " "Found entity 1: right2" {  } { { "right2.v" "" { Text "C:/Users/apple1/Desktop/project2/right2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527423438740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527423438740 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk CLK fredivider3.v(2) " "Verilog HDL Declaration information at fredivider3.v(2): object \"clk\" differs only in case from object \"CLK\" in the same scope" {  } { { "fredivider3.v" "" { Text "C:/Users/apple1/Desktop/project2/fredivider3.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1527423438742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fredivider3.v 1 1 " "Found 1 design units, including 1 entities, in source file fredivider3.v" { { "Info" "ISGN_ENTITY_NAME" "1 fredivider3 " "Found entity 1: fredivider3" {  } { { "fredivider3.v" "" { Text "C:/Users/apple1/Desktop/project2/fredivider3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527423438742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527423438742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.v 1 1 " "Found 1 design units, including 1 entities, in source file final.v" { { "Info" "ISGN_ENTITY_NAME" "1 Final " "Found entity 1: Final" {  } { { "Final.v" "" { Text "C:/Users/apple1/Desktop/project2/Final.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527423438744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527423438744 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ClK Final.v(21) " "Verilog HDL Implicit Net warning at Final.v(21): created implicit net for \"ClK\"" {  } { { "Final.v" "" { Text "C:/Users/apple1/Desktop/project2/Final.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527423438744 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mul2 " "Elaborating entity \"mul2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1527423438770 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "433 " "Peak virtual memory: 433 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1527423438832 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 27 20:17:18 2018 " "Processing ended: Sun May 27 20:17:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1527423438832 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1527423438832 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1527423438832 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1527423438832 ""}
