// Seed: 359872105
`default_nettype id_7
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout id_8;
  inout id_7;
  inout id_6;
  inout id_5;
  input id_4;
  inout id_3;
  inout id_2;
  output id_1;
  assign id_1 = 1;
  wire id_8;
  type_0 id_9 (
      .id_0(id_5 - id_2),
      .id_1(id_7),
      .id_2(1),
      .id_3(id_3)
  );
  assign id_8[1] = 1 | 1;
  logic id_10;
endmodule
