

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_25_2_proc_Pipeline_VITIS_LOOP_25_2'
================================================================
* Date:           Wed Feb 18 22:38:33 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        debug_fifo
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  15.00 ns|  14.550 ns|     0.45 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_2  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      83|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      54|    -|
|Register         |        -|     -|      68|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      68|     137|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln25_fu_102_p2              |         +|   0|  0|  38|          31|           1|
    |ap_block_pp0_stage0_01001_grp1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln25_fu_96_p2              |      icmp|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_11001       |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  83|          66|          37|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load  |   9|          2|   31|         62|
    |fifo_stream_blk_n        |   9|          2|    1|          2|
    |gmem1_blk_n_W            |   9|          2|    1|          2|
    |i_fu_50                  |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   66|        132|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |fifo_stream_read_reg_135          |  32|   0|   32|          0|
    |i_fu_50                           |  31|   0|   31|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  68|   0|   68|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+----------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_25_2_proc_Pipeline_VITIS_LOOP_25_2|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_25_2_proc_Pipeline_VITIS_LOOP_25_2|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_25_2_proc_Pipeline_VITIS_LOOP_25_2|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_25_2_proc_Pipeline_VITIS_LOOP_25_2|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_25_2_proc_Pipeline_VITIS_LOOP_25_2|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_25_2_proc_Pipeline_VITIS_LOOP_25_2|  return value|
|fifo_stream_dout            |   in|   32|     ap_fifo|                                         fifo_stream|       pointer|
|fifo_stream_empty_n         |   in|    1|     ap_fifo|                                         fifo_stream|       pointer|
|fifo_stream_read            |  out|    1|     ap_fifo|                                         fifo_stream|       pointer|
|fifo_stream_num_data_valid  |   in|   11|     ap_fifo|                                         fifo_stream|       pointer|
|fifo_stream_fifo_cap        |   in|   11|     ap_fifo|                                         fifo_stream|       pointer|
|m_axi_gmem1_0_AWVALID       |  out|    1|       m_axi|                                               gmem1|       pointer|
|m_axi_gmem1_0_AWREADY       |   in|    1|       m_axi|                                               gmem1|       pointer|
|m_axi_gmem1_0_AWADDR        |  out|   64|       m_axi|                                               gmem1|       pointer|
|m_axi_gmem1_0_AWID          |  out|    1|       m_axi|                                               gmem1|       pointer|
|m_axi_gmem1_0_AWLEN         |  out|   32|       m_axi|                                               gmem1|       pointer|
|m_axi_gmem1_0_AWSIZE        |  out|    3|       m_axi|                                               gmem1|       pointer|
|m_axi_gmem1_0_AWBURST       |  out|    2|       m_axi|                                               gmem1|       pointer|
|m_axi_gmem1_0_AWLOCK        |  out|    2|       m_axi|                                               gmem1|       pointer|
|m_axi_gmem1_0_AWCACHE       |  out|    4|       m_axi|                                               gmem1|       pointer|
|m_axi_gmem1_0_AWPROT        |  out|    3|       m_axi|                                               gmem1|       pointer|
|m_axi_gmem1_0_AWQOS         |  out|    4|       m_axi|                                               gmem1|       pointer|
|m_axi_gmem1_0_AWREGION      |  out|    4|       m_axi|                                               gmem1|       pointer|
|m_axi_gmem1_0_AWUSER        |  out|    1|       m_axi|                                               gmem1|       pointer|
|m_axi_gmem1_0_WVALID        |  out|    1|       m_axi|                                               gmem1|       pointer|
|m_axi_gmem1_0_WREADY        |   in|    1|       m_axi|                                               gmem1|       pointer|
|m_axi_gmem1_0_WDATA         |  out|   32|       m_axi|                                               gmem1|       pointer|
|m_axi_gmem1_0_WSTRB         |  out|    4|       m_axi|                                               gmem1|       pointer|
|m_axi_gmem1_0_WLAST         |  out|    1|       m_axi|                                               gmem1|       pointer|
|m_axi_gmem1_0_WID           |  out|    1|       m_axi|                                               gmem1|       pointer|
|m_axi_gmem1_0_WUSER         |  out|    1|       m_axi|                                               gmem1|       pointer|
|m_axi_gmem1_0_ARVALID       |  out|    1|       m_axi|                                               gmem1|       pointer|
|m_axi_gmem1_0_ARREADY       |   in|    1|       m_axi|                                               gmem1|       pointer|
|m_axi_gmem1_0_ARADDR        |  out|   64|       m_axi|                                               gmem1|       pointer|
|m_axi_gmem1_0_ARID          |  out|    1|       m_axi|                                               gmem1|       pointer|
|m_axi_gmem1_0_ARLEN         |  out|   32|       m_axi|                                               gmem1|       pointer|
|m_axi_gmem1_0_ARSIZE        |  out|    3|       m_axi|                                               gmem1|       pointer|
|m_axi_gmem1_0_ARBURST       |  out|    2|       m_axi|                                               gmem1|       pointer|
|m_axi_gmem1_0_ARLOCK        |  out|    2|       m_axi|                                               gmem1|       pointer|
|m_axi_gmem1_0_ARCACHE       |  out|    4|       m_axi|                                               gmem1|       pointer|
|m_axi_gmem1_0_ARPROT        |  out|    3|       m_axi|                                               gmem1|       pointer|
|m_axi_gmem1_0_ARQOS         |  out|    4|       m_axi|                                               gmem1|       pointer|
|m_axi_gmem1_0_ARREGION      |  out|    4|       m_axi|                                               gmem1|       pointer|
|m_axi_gmem1_0_ARUSER        |  out|    1|       m_axi|                                               gmem1|       pointer|
|m_axi_gmem1_0_RVALID        |   in|    1|       m_axi|                                               gmem1|       pointer|
|m_axi_gmem1_0_RREADY        |  out|    1|       m_axi|                                               gmem1|       pointer|
|m_axi_gmem1_0_RDATA         |   in|   32|       m_axi|                                               gmem1|       pointer|
|m_axi_gmem1_0_RLAST         |   in|    1|       m_axi|                                               gmem1|       pointer|
|m_axi_gmem1_0_RID           |   in|    1|       m_axi|                                               gmem1|       pointer|
|m_axi_gmem1_0_RFIFONUM      |   in|    9|       m_axi|                                               gmem1|       pointer|
|m_axi_gmem1_0_RUSER         |   in|    1|       m_axi|                                               gmem1|       pointer|
|m_axi_gmem1_0_RRESP         |   in|    2|       m_axi|                                               gmem1|       pointer|
|m_axi_gmem1_0_BVALID        |   in|    1|       m_axi|                                               gmem1|       pointer|
|m_axi_gmem1_0_BREADY        |  out|    1|       m_axi|                                               gmem1|       pointer|
|m_axi_gmem1_0_BRESP         |   in|    2|       m_axi|                                               gmem1|       pointer|
|m_axi_gmem1_0_BID           |   in|    1|       m_axi|                                               gmem1|       pointer|
|m_axi_gmem1_0_BUSER         |   in|    1|       m_axi|                                               gmem1|       pointer|
|size_load                   |   in|   32|     ap_none|                                           size_load|        scalar|
|sext_ln25                   |   in|   62|     ap_none|                                           sext_ln25|        scalar|
+----------------------------+-----+-----+------------+----------------------------------------------------+--------------+

