<dec f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.h' l='207' type='bool llvm::HexagonInstrInfo::getMemOperandsWithOffsetWidth(const llvm::MachineInstr &amp; LdSt, SmallVectorImpl&lt;const llvm::MachineOperand *&gt; &amp; BaseOps, int64_t &amp; Offset, bool &amp; OffsetIsScalable, unsigned int &amp; Width, const llvm::TargetRegisterInfo * TRI) const'/>
<doc f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.h' l='206'>/// Get the base register and byte offset of a load/store instr.</doc>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1308' c='_ZNK4llvm15TargetInstrInfo29getMemOperandsWithOffsetWidthERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_14MachineOperandEEERlRbRjPKNS_18TargetRegisterInfoE'/>
<def f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='2973' ll='2983' type='bool llvm::HexagonInstrInfo::getMemOperandsWithOffsetWidth(const llvm::MachineInstr &amp; LdSt, SmallVectorImpl&lt;const llvm::MachineOperand *&gt; &amp; BaseOps, int64_t &amp; Offset, bool &amp; OffsetIsScalable, unsigned int &amp; Width, const llvm::TargetRegisterInfo * TRI) const'/>
<doc f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='2972'>/// Get the base register and byte offset of a load/store instr.</doc>
