
*** Running vivado
    with args -log example_ibert_7series_gtp_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source example_ibert_7series_gtp_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source example_ibert_7series_gtp_0.tcl -notrace
Command: synth_design -top example_ibert_7series_gtp_0 -part xc7a100tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2548 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 410.371 ; gain = 106.664
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'example_ibert_7series_gtp_0' [D:/demo_ax7101/demo/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.srcs/sources_1/imports/example_design/example_ibert_7series_gtp_0.v:31]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19620]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2' (1#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19620]
INFO: [Synth 8-638] synthesizing module 'IBUFGDS' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19906]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS' (2#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19906]
INFO: [Synth 8-638] synthesizing module 'ibert_7series_gtp_0' [d:/demo_ax7101/demo/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.srcs/sources_1/ip/ibert_7series_gtp_0/synth/ibert_7series_gtp_0.v:65]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-638] synthesizing module 'GTPE2_CHANNEL' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:9285]
INFO: [Synth 8-256] done synthesizing module 'GTPE2_CHANNEL' (28#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:9285]
INFO: [Synth 8-638] synthesizing module 'BUFH' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (31#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-638] synthesizing module 'GTPE2_COMMON' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:9987]
INFO: [Synth 8-256] done synthesizing module 'GTPE2_COMMON' (33#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:9987]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25757]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (36#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25757]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (37#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BSCANE2' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:422]
INFO: [Synth 8-256] done synthesizing module 'BSCANE2' (38#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:422]
INFO: [Synth 8-638] synthesizing module 'BUFR' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:884]
INFO: [Synth 8-256] done synthesizing module 'BUFR' (40#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:884]
INFO: [Synth 8-256] done synthesizing module 'ibert_7series_gtp_0' (87#1) [d:/demo_ax7101/demo/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.srcs/sources_1/ip/ibert_7series_gtp_0/synth/ibert_7series_gtp_0.v:65]
WARNING: [Synth 8-350] instance 'u_ibert_core' of module 'ibert_7series_gtp_0' requires 8 connections, but only 7 given [D:/demo_ax7101/demo/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.srcs/sources_1/imports/example_design/example_ibert_7series_gtp_0.v:103]
INFO: [Synth 8-256] done synthesizing module 'example_ibert_7series_gtp_0' (88#1) [D:/demo_ax7101/demo/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.srcs/sources_1/imports/example_design/example_ibert_7series_gtp_0.v:31]
WARNING: [Synth 8-3917] design example_ibert_7series_gtp_0 has port tx_disable[3] driven by constant 0
WARNING: [Synth 8-3917] design example_ibert_7series_gtp_0 has port tx_disable[2] driven by constant 0
WARNING: [Synth 8-3917] design example_ibert_7series_gtp_0 has port tx_disable[1] driven by constant 0
WARNING: [Synth 8-3917] design example_ibert_7series_gtp_0 has port tx_disable[0] driven by constant 0
WARNING: [Synth 8-3331] design clk_20bit has unconnected port en_i
WARNING: [Synth 8-3331] design clk_20bit has unconnected port seed_i[9]
WARNING: [Synth 8-3331] design clk_20bit has unconnected port seed_i[8]
WARNING: [Synth 8-3331] design ibert_pat_gen has unconnected port SEED_I[39]
WARNING: [Synth 8-3331] design ibert_pat_gen has unconnected port SEED_I[38]
WARNING: [Synth 8-3331] design ibert_pat_gen has unconnected port SEED_I[37]
WARNING: [Synth 8-3331] design ibert_pat_gen has unconnected port SEED_I[36]
WARNING: [Synth 8-3331] design ibert_pat_gen has unconnected port SEED_I[35]
WARNING: [Synth 8-3331] design ibert_pat_gen has unconnected port SEED_I[34]
WARNING: [Synth 8-3331] design ibert_pat_gen has unconnected port SEED_I[33]
WARNING: [Synth 8-3331] design ibert_pat_gen has unconnected port SEED_I[32]
WARNING: [Synth 8-3331] design ibert_pat_gen has unconnected port SEED_I[31]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port TX_DATA_WIDTH_I[2]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port TX_DATA_WIDTH_I[1]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port TX_DATA_WIDTH_I[0]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port TXERRFWD_SEL_I[7]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port TXERRFWD_SEL_I[6]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port TXERRFWD_SEL_I[5]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port TXERRFWD_SEL_I[4]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port TXERRFWD_SEL_I[3]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port TXERRFWD_SEL_I[2]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[39]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[38]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[37]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[36]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[35]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[34]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[33]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[32]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[31]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[30]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[29]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[28]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[27]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[26]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[25]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[24]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[23]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[22]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[21]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[20]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[19]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[18]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[9]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_I[8]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_WIDTH_I[2]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_WIDTH_I[1]
WARNING: [Synth 8-3331] design pattern_handler has unconnected port RX_DATA_WIDTH_I[0]
WARNING: [Synth 8-3331] design gtpe2_reset_controller has unconnected port TX_CLK_I
WARNING: [Synth 8-3331] design xsdb_register__parameterized60 has unconnected port RST_REG_I
WARNING: [Synth 8-3331] design xsdb_register__parameterized60 has unconnected port S_DADDR_I[9]
WARNING: [Synth 8-3331] design xsdb_register__parameterized60 has unconnected port S_DADDR_I[8]
WARNING: [Synth 8-3331] design xsdb_register__parameterized60 has unconnected port S_DADDR_I[7]
WARNING: [Synth 8-3331] design xsdb_register__parameterized60 has unconnected port S_DADDR_I[6]
WARNING: [Synth 8-3331] design xsdb_register__parameterized60 has unconnected port S_DADDR_I[5]
WARNING: [Synth 8-3331] design xsdb_register__parameterized60 has unconnected port S_DADDR_I[4]
WARNING: [Synth 8-3331] design xsdb_register__parameterized60 has unconnected port S_DADDR_I[3]
WARNING: [Synth 8-3331] design xsdb_register__parameterized60 has unconnected port S_DADDR_I[2]
WARNING: [Synth 8-3331] design xsdb_register__parameterized60 has unconnected port S_DADDR_I[1]
WARNING: [Synth 8-3331] design xsdb_register__parameterized60 has unconnected port S_DADDR_I[0]
WARNING: [Synth 8-3331] design xsdb_register__parameterized60 has unconnected port S_DI_I[15]
WARNING: [Synth 8-3331] design xsdb_register__parameterized60 has unconnected port S_DI_I[14]
WARNING: [Synth 8-3331] design xsdb_register__parameterized60 has unconnected port S_DI_I[13]
WARNING: [Synth 8-3331] design xsdb_register__parameterized60 has unconnected port S_DI_I[12]
WARNING: [Synth 8-3331] design xsdb_register__parameterized60 has unconnected port S_DI_I[11]
WARNING: [Synth 8-3331] design xsdb_register__parameterized60 has unconnected port S_DI_I[10]
WARNING: [Synth 8-3331] design xsdb_register__parameterized60 has unconnected port S_DI_I[9]
WARNING: [Synth 8-3331] design xsdb_register__parameterized60 has unconnected port S_DI_I[8]
WARNING: [Synth 8-3331] design xsdb_register__parameterized60 has unconnected port S_DI_I[7]
WARNING: [Synth 8-3331] design xsdb_register__parameterized60 has unconnected port S_DI_I[6]
WARNING: [Synth 8-3331] design xsdb_register__parameterized60 has unconnected port S_DI_I[5]
WARNING: [Synth 8-3331] design xsdb_register__parameterized60 has unconnected port S_DI_I[4]
WARNING: [Synth 8-3331] design xsdb_register__parameterized60 has unconnected port S_DI_I[3]
WARNING: [Synth 8-3331] design xsdb_register__parameterized60 has unconnected port S_DI_I[2]
WARNING: [Synth 8-3331] design xsdb_register__parameterized60 has unconnected port S_DI_I[1]
WARNING: [Synth 8-3331] design xsdb_register__parameterized60 has unconnected port S_DI_I[0]
WARNING: [Synth 8-3331] design xsdb_register__parameterized60 has unconnected port S_DWE_I
WARNING: [Synth 8-3331] design xsdb_register__parameterized59 has unconnected port RST_REG_I
WARNING: [Synth 8-3331] design xsdb_register__parameterized59 has unconnected port S_DADDR_I[9]
WARNING: [Synth 8-3331] design xsdb_register__parameterized59 has unconnected port S_DADDR_I[8]
WARNING: [Synth 8-3331] design xsdb_register__parameterized59 has unconnected port S_DADDR_I[7]
WARNING: [Synth 8-3331] design xsdb_register__parameterized59 has unconnected port S_DADDR_I[6]
WARNING: [Synth 8-3331] design xsdb_register__parameterized59 has unconnected port S_DADDR_I[5]
WARNING: [Synth 8-3331] design xsdb_register__parameterized59 has unconnected port S_DADDR_I[4]
WARNING: [Synth 8-3331] design xsdb_register__parameterized59 has unconnected port S_DADDR_I[3]
WARNING: [Synth 8-3331] design xsdb_register__parameterized59 has unconnected port S_DADDR_I[2]
WARNING: [Synth 8-3331] design xsdb_register__parameterized59 has unconnected port S_DADDR_I[1]
WARNING: [Synth 8-3331] design xsdb_register__parameterized59 has unconnected port S_DADDR_I[0]
WARNING: [Synth 8-3331] design xsdb_register__parameterized59 has unconnected port S_DI_I[15]
WARNING: [Synth 8-3331] design xsdb_register__parameterized59 has unconnected port S_DI_I[14]
WARNING: [Synth 8-3331] design xsdb_register__parameterized59 has unconnected port S_DI_I[13]
WARNING: [Synth 8-3331] design xsdb_register__parameterized59 has unconnected port S_DI_I[12]
WARNING: [Synth 8-3331] design xsdb_register__parameterized59 has unconnected port S_DI_I[11]
WARNING: [Synth 8-3331] design xsdb_register__parameterized59 has unconnected port S_DI_I[10]
WARNING: [Synth 8-3331] design xsdb_register__parameterized59 has unconnected port S_DI_I[9]
WARNING: [Synth 8-3331] design xsdb_register__parameterized59 has unconnected port S_DI_I[8]
WARNING: [Synth 8-3331] design xsdb_register__parameterized59 has unconnected port S_DI_I[7]
WARNING: [Synth 8-3331] design xsdb_register__parameterized59 has unconnected port S_DI_I[6]
WARNING: [Synth 8-3331] design xsdb_register__parameterized59 has unconnected port S_DI_I[5]
WARNING: [Synth 8-3331] design xsdb_register__parameterized59 has unconnected port S_DI_I[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 599.582 ; gain = 295.875
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 599.582 ; gain = 295.875
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/demo_ax7101/demo/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.srcs/constrs_1/imports/example_design/example_ibert_7series_gtp_0.xdc]
INFO: [Timing 38-2] Deriving generated clocks [D:/demo_ax7101/demo/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.srcs/constrs_1/imports/example_design/example_ibert_7series_gtp_0.xdc:56]
Finished Parsing XDC File [D:/demo_ax7101/demo/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.srcs/constrs_1/imports/example_design/example_ibert_7series_gtp_0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/demo_ax7101/demo/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.srcs/constrs_1/imports/example_design/example_ibert_7series_gtp_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/example_ibert_7series_gtp_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/example_ibert_7series_gtp_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/demo_ax7101/demo/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/demo_ax7101/demo/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 889.109 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 889.109 ; gain = 585.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 889.109 ; gain = 585.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property ASYNC_REG = false for u_ibert_core/inst/\QUAD[0].u_q /\CH[0].u_ch /U_CHANNEL_REGS/reg_310/\I_EN_STAT_EQ1.U_STAT /xsdb_reg_reg. (constraint file  D:/demo_ax7101/demo/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.srcs/constrs_1/imports/example_design/example_ibert_7series_gtp_0.xdc, line 112).
Applied set_property ASYNC_REG = false for u_ibert_core/inst/\QUAD[0].u_q /\CH[1].u_ch /U_CHANNEL_REGS/reg_310/\I_EN_STAT_EQ1.U_STAT /xsdb_reg_reg. (constraint file  D:/demo_ax7101/demo/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.srcs/constrs_1/imports/example_design/example_ibert_7series_gtp_0.xdc, line 112).
Applied set_property ASYNC_REG = false for u_ibert_core/inst/\QUAD[0].u_q /\CH[2].u_ch /U_CHANNEL_REGS/reg_310/\I_EN_STAT_EQ1.U_STAT /xsdb_reg_reg. (constraint file  D:/demo_ax7101/demo/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.srcs/constrs_1/imports/example_design/example_ibert_7series_gtp_0.xdc, line 112).
Applied set_property ASYNC_REG = false for u_ibert_core/inst/\QUAD[0].u_q /\CH[3].u_ch /U_CHANNEL_REGS/reg_310/\I_EN_STAT_EQ1.U_STAT /xsdb_reg_reg. (constraint file  D:/demo_ax7101/demo/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.srcs/constrs_1/imports/example_design/example_ibert_7series_gtp_0.xdc, line 112).
Applied set_property ASYNC_REG = false for u_ibert_core/inst/\QUAD[0].u_q /\CH[0].u_ch /U_CHANNEL_REGS/reg_30E/\I_EN_STAT_EQ1.U_STAT /xsdb_reg_reg. (constraint file  D:/demo_ax7101/demo/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.srcs/constrs_1/imports/example_design/example_ibert_7series_gtp_0.xdc, line 113).
Applied set_property ASYNC_REG = false for u_ibert_core/inst/\QUAD[0].u_q /\CH[1].u_ch /U_CHANNEL_REGS/reg_30E/\I_EN_STAT_EQ1.U_STAT /xsdb_reg_reg. (constraint file  D:/demo_ax7101/demo/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.srcs/constrs_1/imports/example_design/example_ibert_7series_gtp_0.xdc, line 113).
Applied set_property ASYNC_REG = false for u_ibert_core/inst/\QUAD[0].u_q /\CH[2].u_ch /U_CHANNEL_REGS/reg_30E/\I_EN_STAT_EQ1.U_STAT /xsdb_reg_reg. (constraint file  D:/demo_ax7101/demo/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.srcs/constrs_1/imports/example_design/example_ibert_7series_gtp_0.xdc, line 113).
Applied set_property ASYNC_REG = false for u_ibert_core/inst/\QUAD[0].u_q /\CH[3].u_ch /U_CHANNEL_REGS/reg_30E/\I_EN_STAT_EQ1.U_STAT /xsdb_reg_reg. (constraint file  D:/demo_ax7101/demo/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.srcs/constrs_1/imports/example_design/example_ibert_7series_gtp_0.xdc, line 113).
Applied set_property ASYNC_REG = false for u_ibert_core/inst/\QUAD[0].u_q /\CH[0].u_ch /U_CHANNEL_REGS/reg_312/\I_EN_STAT_EQ1.U_STAT /xsdb_reg_reg. (constraint file  D:/demo_ax7101/demo/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.srcs/constrs_1/imports/example_design/example_ibert_7series_gtp_0.xdc, line 114).
Applied set_property ASYNC_REG = false for u_ibert_core/inst/\QUAD[0].u_q /\CH[1].u_ch /U_CHANNEL_REGS/reg_312/\I_EN_STAT_EQ1.U_STAT /xsdb_reg_reg. (constraint file  D:/demo_ax7101/demo/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.srcs/constrs_1/imports/example_design/example_ibert_7series_gtp_0.xdc, line 114).
Applied set_property ASYNC_REG = false for u_ibert_core/inst/\QUAD[0].u_q /\CH[2].u_ch /U_CHANNEL_REGS/reg_312/\I_EN_STAT_EQ1.U_STAT /xsdb_reg_reg. (constraint file  D:/demo_ax7101/demo/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.srcs/constrs_1/imports/example_design/example_ibert_7series_gtp_0.xdc, line 114).
Applied set_property ASYNC_REG = false for u_ibert_core/inst/\QUAD[0].u_q /\CH[3].u_ch /U_CHANNEL_REGS/reg_312/\I_EN_STAT_EQ1.U_STAT /xsdb_reg_reg. (constraint file  D:/demo_ax7101/demo/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.srcs/constrs_1/imports/example_design/example_ibert_7series_gtp_0.xdc, line 114).
Applied set_property ASYNC_REG = false for u_ibert_core/inst/\QUAD[0].u_q /\CH[0].u_ch /U_CHANNEL_REGS/reg_314/\I_EN_STAT_EQ1.U_STAT /xsdb_reg_reg. (constraint file  D:/demo_ax7101/demo/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.srcs/constrs_1/imports/example_design/example_ibert_7series_gtp_0.xdc, line 115).
Applied set_property ASYNC_REG = false for u_ibert_core/inst/\QUAD[0].u_q /\CH[1].u_ch /U_CHANNEL_REGS/reg_314/\I_EN_STAT_EQ1.U_STAT /xsdb_reg_reg. (constraint file  D:/demo_ax7101/demo/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.srcs/constrs_1/imports/example_design/example_ibert_7series_gtp_0.xdc, line 115).
Applied set_property ASYNC_REG = false for u_ibert_core/inst/\QUAD[0].u_q /\CH[2].u_ch /U_CHANNEL_REGS/reg_314/\I_EN_STAT_EQ1.U_STAT /xsdb_reg_reg. (constraint file  D:/demo_ax7101/demo/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.srcs/constrs_1/imports/example_design/example_ibert_7series_gtp_0.xdc, line 115).
Applied set_property ASYNC_REG = false for u_ibert_core/inst/\QUAD[0].u_q /\CH[3].u_ch /U_CHANNEL_REGS/reg_314/\I_EN_STAT_EQ1.U_STAT /xsdb_reg_reg. (constraint file  D:/demo_ax7101/demo/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.srcs/constrs_1/imports/example_design/example_ibert_7series_gtp_0.xdc, line 115).
Applied set_property ASYNC_REG = false for u_ibert_core/inst/\QUAD[0].u_q /\CH[0].u_ch /U_CHANNEL_REGS/reg_306/\I_EN_STAT_EQ1.U_STAT /xsdb_reg_reg. (constraint file  D:/demo_ax7101/demo/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.srcs/constrs_1/imports/example_design/example_ibert_7series_gtp_0.xdc, line 117).
Applied set_property ASYNC_REG = false for u_ibert_core/inst/\QUAD[0].u_q /\CH[1].u_ch /U_CHANNEL_REGS/reg_306/\I_EN_STAT_EQ1.U_STAT /xsdb_reg_reg. (constraint file  D:/demo_ax7101/demo/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.srcs/constrs_1/imports/example_design/example_ibert_7series_gtp_0.xdc, line 117).
Applied set_property ASYNC_REG = false for u_ibert_core/inst/\QUAD[0].u_q /\CH[2].u_ch /U_CHANNEL_REGS/reg_306/\I_EN_STAT_EQ1.U_STAT /xsdb_reg_reg. (constraint file  D:/demo_ax7101/demo/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.srcs/constrs_1/imports/example_design/example_ibert_7series_gtp_0.xdc, line 117).
Applied set_property ASYNC_REG = false for u_ibert_core/inst/\QUAD[0].u_q /\CH[3].u_ch /U_CHANNEL_REGS/reg_306/\I_EN_STAT_EQ1.U_STAT /xsdb_reg_reg. (constraint file  D:/demo_ax7101/demo/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.srcs/constrs_1/imports/example_design/example_ibert_7series_gtp_0.xdc, line 117).
Applied set_property ASYNC_REG = false for u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/\SUBCORE_FIFO.xsdb_rdfifo_inst /inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg . (constraint file  D:/demo_ax7101/demo/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.srcs/constrs_1/imports/example_design/example_ibert_7series_gtp_0.xdc, line 119).
Applied set_property ASYNC_REG = false for u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/\SUBCORE_FIFO.xsdb_rdfifo_inst /inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg . (constraint file  D:/demo_ax7101/demo/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.srcs/constrs_1/imports/example_design/example_ibert_7series_gtp_0.xdc, line 120).
Applied set_property ASYNC_REG = false for u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/\SUBCORE_FIFO.xsdb_rdfifo_inst /inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg . (constraint file  D:/demo_ax7101/demo/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.srcs/constrs_1/imports/example_design/example_ibert_7series_gtp_0.xdc, line 121).
Applied set_property ASYNC_REG = false for u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/\SUBCORE_FIFO.xsdb_rdfifo_inst /inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg . (constraint file  D:/demo_ax7101/demo/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.srcs/constrs_1/imports/example_design/example_ibert_7series_gtp_0.xdc, line 122).
Applied set_property ASYNC_REG = false for u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/\SUBCORE_FIFO.xsdb_rdfifo_inst /inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg . (constraint file  D:/demo_ax7101/demo/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.srcs/constrs_1/imports/example_design/example_ibert_7series_gtp_0.xdc, line 123).
Applied set_property ASYNC_REG = false for u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/\SUBCORE_FIFO.xsdb_rdfifo_inst /inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg . (constraint file  D:/demo_ax7101/demo/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.srcs/constrs_1/imports/example_design/example_ibert_7series_gtp_0.xdc, line 124).
Applied set_property ASYNC_REG = false for u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/\SUBCORE_FIFO.xsdb_wrfifo_inst /inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg . (constraint file  D:/demo_ax7101/demo/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.srcs/constrs_1/imports/example_design/example_ibert_7series_gtp_0.xdc, line 126).
Applied set_property ASYNC_REG = false for u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/\SUBCORE_FIFO.xsdb_wrfifo_inst /inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg . (constraint file  D:/demo_ax7101/demo/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.srcs/constrs_1/imports/example_design/example_ibert_7series_gtp_0.xdc, line 127).
Applied set_property ASYNC_REG = false for u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/\SUBCORE_FIFO.xsdb_wrfifo_inst /inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg . (constraint file  D:/demo_ax7101/demo/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.srcs/constrs_1/imports/example_design/example_ibert_7series_gtp_0.xdc, line 128).
Applied set_property ASYNC_REG = false for u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/\SUBCORE_FIFO.xsdb_wrfifo_inst /inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg . (constraint file  D:/demo_ax7101/demo/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.srcs/constrs_1/imports/example_design/example_ibert_7series_gtp_0.xdc, line 129).
Applied set_property ASYNC_REG = false for u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/\SUBCORE_FIFO.xsdb_wrfifo_inst /inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg . (constraint file  D:/demo_ax7101/demo/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.srcs/constrs_1/imports/example_design/example_ibert_7series_gtp_0.xdc, line 130).
Applied set_property ASYNC_REG = false for u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/\SUBCORE_FIFO.xsdb_wrfifo_inst /inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg . (constraint file  D:/demo_ax7101/demo/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.srcs/constrs_1/imports/example_design/example_ibert_7series_gtp_0.xdc, line 131).
Applied set_property DONT_TOUCH = true for u_ibert_core. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 889.109 ; gain = 585.402
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "iGOT_SYNC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ctl_reg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctl_reg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "SL_DEN_MASK_O0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SL_DEN_MASK_O0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SL_DEN_MASK_O0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SL_DEN_MASK_O0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SL_DEN_MASK_O0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ctl_reg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt_is_zero" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctl_reg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ACK_TIMEOUT_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "WDC_EQ_ZERO_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "drdy_or" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "com_drp_range" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flag_startup" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rh_state_reg' in module 'gtpe2_reset_controller'
INFO: [Synth 8-5544] ROM "flag_startup" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rh_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gttxreset_s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rh_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rh_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rh_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rh_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rh_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rh_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rh_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rh_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0001
               PLL_RESET |                             0001 |                             0010
         WAIT_PLL0UNLOCK |                             0010 |                             0011
         WAIT_PLL1UNLOCK |                             0011 |                             0100
          ASSERT_GTRESET |                             0100 |                             0101
       DEASSERT_PLLRESET |                             0101 |                             0110
           WAIT_PLL1LOCK |                             0110 |                             1000
           WAIT_PLL0LOCK |                             0111 |                             0111
        DEASSERT_GTRESET |                             1000 |                             1001
           CHK_RESETDONE |                             1001 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rh_state_reg' using encoding 'sequential' in module 'gtpe2_reset_controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 889.109 ; gain = 585.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   5 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 16    
	   3 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 13    
	   2 Input      5 Bit       Adders := 28    
	   2 Input      4 Bit       Adders := 27    
+---XORs : 
	   2 Input     40 Bit         XORs := 8     
	   2 Input     16 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 556   
+---XORs : 
	                4 Bit    Wide XORs := 4     
	                3 Bit    Wide XORs := 4     
	                2 Bit    Wide XORs := 4     
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 37    
	               40 Bit    Registers := 12    
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 16    
	               28 Bit    Registers := 2     
	               23 Bit    Registers := 8     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 440   
	               15 Bit    Registers := 8     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 12    
	                7 Bit    Registers := 17    
	                6 Bit    Registers := 19    
	                5 Bit    Registers := 34    
	                4 Bit    Registers := 91    
	                3 Bit    Registers := 18    
	                2 Bit    Registers := 22    
	                1 Bit    Registers := 409   
+---Muxes : 
	   2 Input     40 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     31 Bit        Muxes := 8     
	   2 Input     23 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 18    
	  25 Input     16 Bit        Muxes := 5     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 8     
	   2 Input      7 Bit        Muxes := 9     
	   2 Input      6 Bit        Muxes := 20    
	   2 Input      5 Bit        Muxes := 3     
	  20 Input      5 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 25    
	   3 Input      4 Bit        Muxes := 1     
	  19 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 19    
	  20 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 29    
	   5 Input      2 Bit        Muxes := 5     
	  20 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 188   
	  16 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 11    
	  20 Input      1 Bit        Muxes := 15    
	  10 Input      1 Bit        Muxes := 28    
	   5 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module icon_cmd_decode 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module icon_sync 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module icon_status 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module icon_core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	  16 Input      1 Bit        Muxes := 1     
Module icon_interface_static_status 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                7 Bit    Registers := 1     
Module icon_ctl_reg 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module icon_stat_reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module icon_stat_reg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module icon_ctl_reg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module icon_interface_sel_mask 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module icon_ctl_reg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
Module reset_blk_ramfifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 10    
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module synchronizer_ff 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module clk_x_pntrs 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---XORs : 
	                4 Bit    Wide XORs := 2     
	                3 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                4 Bit    Registers := 4     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_handshaking_flags 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_handshaking_flags 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module icon_datawr_reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module reset_blk_ramfifo__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 10    
Module memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module rd_handshaking_flags__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module icon_datard_reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module icon_stat_reg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module icon_ctl_reg__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module icon_interface 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_bus_controller_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_bus_controller_flag 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xsdb_bus_controller_flag__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xsdb_bus_controller 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	  20 Input      5 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  20 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  20 Input      2 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 15    
Module xsdb_address_controller 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_burst_wd_len_controller 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module xsdb_bus_mstr2sl_port_iface 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module chipscope_xsdb_slave__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	  25 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register__parameterized64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized69 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gtpe2_common_regs 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module gtpe2_common_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module chipscope_xsdb_slave 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	  25 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module xsdb_register 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register__parameterized9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register__parameterized13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register__parameterized14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register__parameterized16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register__parameterized17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register__parameterized18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_ctl__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__xdcDup__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_ctl__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__xdcDup__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register_stat__xdcDup__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register__parameterized44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdb_register__parameterized57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gtpe2_channel_regs 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module gtpe2_reset_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 28    
+---Muxes : 
	  19 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 7     
Module prbs7_16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs15_16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs23_16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module prbs31_16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_2bit 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module clk_20bit 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module ibert_pat_gen 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ibert_ones_counter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 7     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 7     
	                1 Bit    Registers := 2     
Module ibert_pat_chk 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               40 Bit    Registers := 2     
	               16 Bit    Registers := 7     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module xfer_level 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ibert_accumulator 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module pattern_handler 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     40 Bit         XORs := 2     
+---Registers : 
	               40 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
Module ibert_freq_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ibert_rxcdr_reset 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module gtpe2_channel_slave 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module xsdb_register_stat__xdcDup__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__xdcDup__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__xdcDup__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__xdcDup__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module gtpe2_channel_regs__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module gtpe2_channel_slave__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module xsdb_register_stat__xdcDup__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__xdcDup__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__xdcDup__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__xdcDup__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module gtpe2_channel_regs__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module gtpe2_channel_slave__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module chipscope_xsdb_slave__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	  25 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module xsdb_register_stat__xdcDup__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__xdcDup__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__xdcDup__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdb_register_stat__xdcDup__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module gtpe2_channel_regs__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module gtpe2_channel_slave__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module ibert_7series_gtp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "U_SYNC/iGOT_SYNC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U_ICON_INTERFACE/U_ICON_INTERFACE_SEL_MASK/SL_DEN_MASK_O0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U_ICON_INTERFACE/U_ICON_INTERFACE_SEL_MASK/SL_DEN_MASK_O0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U_ICON_INTERFACE/U_ICON_INTERFACE_SEL_MASK/SL_DEN_MASK_O0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U_ICON_INTERFACE/U_ICON_INTERFACE_SEL_MASK/SL_DEN_MASK_O0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U_ICON_INTERFACE/U_ICON_INTERFACE_SEL_MASK/SL_DEN_MASK_O0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U_XSDB_BUS_CONTROLLER/U_TIMER/ACK_TIMEOUT_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U_XSDB_BURST_WD_LEN_CONTROLLER/WDC_EQ_ZERO_O" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP a_reg, operation Mode is: (P+A2:B2)'.
DSP Report: register B is absorbed into DSP a_reg.
DSP Report: register A is absorbed into DSP a_reg.
DSP Report: register a_reg is absorbed into DSP a_reg.
DSP Report: operator count is absorbed into DSP a_reg.
DSP Report: Generating DSP a_reg, operation Mode is: (P+A2:B2)'.
DSP Report: register B is absorbed into DSP a_reg.
DSP Report: register A is absorbed into DSP a_reg.
DSP Report: register a_reg is absorbed into DSP a_reg.
DSP Report: operator count is absorbed into DSP a_reg.
DSP Report: Generating DSP a_reg, operation Mode is: (P+A2:B2)'.
DSP Report: register B is absorbed into DSP a_reg.
DSP Report: register A is absorbed into DSP a_reg.
DSP Report: register a_reg is absorbed into DSP a_reg.
DSP Report: operator count is absorbed into DSP a_reg.
DSP Report: Generating DSP a_reg, operation Mode is: (P+A2:B2)'.
DSP Report: register B is absorbed into DSP a_reg.
DSP Report: register A is absorbed into DSP a_reg.
DSP Report: register a_reg is absorbed into DSP a_reg.
DSP Report: operator count is absorbed into DSP a_reg.
DSP Report: Generating DSP a_reg, operation Mode is: (P+A2:B2)'.
DSP Report: register B is absorbed into DSP a_reg.
DSP Report: register A is absorbed into DSP a_reg.
DSP Report: register a_reg is absorbed into DSP a_reg.
DSP Report: operator count is absorbed into DSP a_reg.
DSP Report: Generating DSP a_reg, operation Mode is: (P+A2:B2)'.
DSP Report: register B is absorbed into DSP a_reg.
DSP Report: register A is absorbed into DSP a_reg.
DSP Report: register a_reg is absorbed into DSP a_reg.
DSP Report: operator count is absorbed into DSP a_reg.
DSP Report: Generating DSP a_reg, operation Mode is: (P+A2:B2)'.
DSP Report: register B is absorbed into DSP a_reg.
DSP Report: register A is absorbed into DSP a_reg.
DSP Report: register a_reg is absorbed into DSP a_reg.
DSP Report: operator count is absorbed into DSP a_reg.
DSP Report: Generating DSP a_reg, operation Mode is: (P+A2:B2)'.
DSP Report: register B is absorbed into DSP a_reg.
DSP Report: register A is absorbed into DSP a_reg.
DSP Report: register a_reg is absorbed into DSP a_reg.
DSP Report: operator count is absorbed into DSP a_reg.
WARNING: [Synth 8-3917] design example_ibert_7series_gtp_0 has port tx_disable[3] driven by constant 0
WARNING: [Synth 8-3917] design example_ibert_7series_gtp_0 has port tx_disable[2] driven by constant 0
WARNING: [Synth 8-3917] design example_ibert_7series_gtp_0 has port tx_disable[1] driven by constant 0
WARNING: [Synth 8-3917] design example_ibert_7series_gtp_0 has port tx_disable[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/seed_r_reg[0]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/seed_r_reg'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/seed_r_reg[0]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/seed_r_reg'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/seed_r_reg[0]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/seed_r_reg'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk20/seed_r_reg[0]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/seed_r_reg'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[5]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[4]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[3]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[2]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[1]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[0]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[11]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[10]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[9]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[8]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[7]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[6]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[15]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[14]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[5]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[4]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[3]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[2]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[1]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[0]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[11]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[10]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[9]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[8]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[7]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[6]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[15]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[14]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[5]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[4]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[3]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[2]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[1]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[0]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[11]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[10]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[9]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[8]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[7]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[6]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[15]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[14]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[5]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[4]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[3]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[2]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[1]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[0]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[11]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[10]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[9]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[8]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[7]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[6]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[15]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[14]' (FDE) to 'u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/patgen_rx/pattern_clk2/data_o_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/ONES_CNT_O_reg[7]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_b_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/ONES_CNT_O_reg[7]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_b_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/ONES_CNT_O_reg[7]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_b_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/ONES_CNT_O_reg[7]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_b_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_e_reg[0]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_b_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_f_reg[0]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_b_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_g_reg[0]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_b_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_e_reg[1]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_b_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_f_reg[1]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_b_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_g_reg[1]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_b_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_e_reg[2]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_b_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_f_reg[2]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_b_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_g_reg[2]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_b_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_e_reg[3]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_b_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_g_reg[3]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_b_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_f_reg[3]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_b_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_b_reg[3]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_d_reg[0]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_c_reg[0]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_d_reg[1]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_c_reg[1]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_d_reg[2]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_c_reg[2]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_d_reg[3]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_c_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q/CH[0].u_ch /\U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_c_reg[3] )
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_e_reg[0]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_b_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_f_reg[0]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_b_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_g_reg[0]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_b_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_e_reg[1]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_b_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_f_reg[1]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_b_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_g_reg[1]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_b_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_e_reg[2]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_b_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_f_reg[2]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_b_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_g_reg[2]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_b_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_e_reg[3]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_b_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_g_reg[3]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_b_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_f_reg[3]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_b_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_b_reg[3]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_d_reg[0]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_c_reg[0]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_d_reg[1]' (FD) to 'u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_d_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q/CH[1].u_ch /\U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_c_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q/CH[2].u_ch /\U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_c_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q/CH[3].u_ch /\U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_c_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q/CH[0].u_ch /\U_PATTERN_HANDLER/gen16.patgen16/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q/CH[1].u_ch /\U_PATTERN_HANDLER/gen16.patgen16/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q/CH[2].u_ch /\U_PATTERN_HANDLER/gen16.patgen16/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q/CH[3].u_ch /\U_PATTERN_HANDLER/gen16.patgen16/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q/u_common/U_COMPLEX_REGS/tx_drp_range_dly_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q/CH[0].u_ch /\U_PATTERN_HANDLER/TX_DATA_O_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q/CH[0].u_ch /\U_RXCDR_RESET/RXCDRRESET_O_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q/CH[1].u_ch /\U_PATTERN_HANDLER/TX_DATA_O_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q/CH[1].u_ch /\U_RXCDR_RESET/RXCDRRESET_O_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q/CH[2].u_ch /\U_PATTERN_HANDLER/TX_DATA_O_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q/CH[2].u_ch /\U_RXCDR_RESET/RXCDRRESET_O_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q/CH[3].u_ch /\U_PATTERN_HANDLER/TX_DATA_O_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q/CH[3].u_ch /\U_RXCDR_RESET/RXCDRRESET_O_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q/CH[0].u_ch /\U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_iii_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q/CH[1].u_ch /\U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_iii_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q/CH[2].u_ch /\U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_iii_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q/CH[3].u_ch /\U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/cnt_iii_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q/CH[0].u_ch /\U_PATTERN_HANDLER/gen16.patgen16/pattern_clk20/seed_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q/CH[0].u_ch /\U_PATTERN_HANDLER/gen16.patgen16/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q/CH[1].u_ch /\U_PATTERN_HANDLER/gen16.patgen16/pattern_clk20/seed_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q/CH[1].u_ch /\U_PATTERN_HANDLER/gen16.patgen16/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q/CH[2].u_ch /\U_PATTERN_HANDLER/gen16.patgen16/pattern_clk20/seed_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q/CH[2].u_ch /\U_PATTERN_HANDLER/gen16.patgen16/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q/CH[3].u_ch /\U_PATTERN_HANDLER/gen16.patgen16/pattern_clk20/seed_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q/CH[3].u_ch /\U_PATTERN_HANDLER/gen16.patgen16/seed_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q/CH[0].u_ch /\U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/ONES_CNT_O_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q/CH[1].u_ch /\U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/ONES_CNT_O_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q/CH[2].u_ch /\U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/ONES_CNT_O_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q/CH[3].u_ch /\U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/ONES_CNT_O_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q/CH[0].u_ch /\U_PATTERN_HANDLER/gen16.patgen16/pattern_clk20/div8.data_o_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q/CH[0].u_ch /\U_PATTERN_HANDLER/gen16.patgen16/pattern_clk2/data_o_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q/CH[0].u_ch /\U_PATTERN_HANDLER/gen16.patgen16/pattern_clk20/div8.data_o_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q/CH[0].u_ch /\U_PATTERN_HANDLER/gen16.patgen16/pattern_clk2/data_o_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q/CH[1].u_ch /\U_PATTERN_HANDLER/gen16.patgen16/pattern_clk20/div8.data_o_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q/CH[1].u_ch /\U_PATTERN_HANDLER/gen16.patgen16/pattern_clk2/data_o_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q/CH[1].u_ch /\U_PATTERN_HANDLER/gen16.patgen16/pattern_clk20/div8.data_o_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q/CH[1].u_ch /\U_PATTERN_HANDLER/gen16.patgen16/pattern_clk2/data_o_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q/CH[2].u_ch /\U_PATTERN_HANDLER/gen16.patgen16/pattern_clk20/div8.data_o_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q/CH[2].u_ch /\U_PATTERN_HANDLER/gen16.patgen16/pattern_clk2/data_o_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q/CH[2].u_ch /\U_PATTERN_HANDLER/gen16.patgen16/pattern_clk20/div8.data_o_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q/CH[2].u_ch /\U_PATTERN_HANDLER/gen16.patgen16/pattern_clk2/data_o_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q/CH[3].u_ch /\U_PATTERN_HANDLER/gen16.patgen16/pattern_clk20/div8.data_o_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/\QUAD[0].u_q/CH[3].u_ch /\U_PATTERN_HANDLER/gen16.patgen16/pattern_clk2/data_o_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q/CH[3].u_ch /\U_PATTERN_HANDLER/gen16.patgen16/pattern_clk20/div8.data_o_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/\QUAD[0].u_q/CH[3].u_ch /\U_PATTERN_HANDLER/gen16.patgen16/pattern_clk2/data_o_reg[15] )
WARNING: [Synth 8-3332] Sequential element (QUAD[0].u_q/u_common/U_COMPLEX_REGS/s_den_dly_reg[2]) is unused and will be removed from module ibert_7series_gtp.
WARNING: [Synth 8-3332] Sequential element (QUAD[0].u_q/u_common/U_COMPLEX_REGS/tx_drp_range_dly_reg) is unused and will be removed from module ibert_7series_gtp.
WARNING: [Synth 8-3332] Sequential element (s_den_dly_reg[2]) is unused and will be removed from module gtpe2_channel_regs.
WARNING: [Synth 8-3332] Sequential element (U_PATTERN_HANDLER/gen16.patchk16/genseed16.seed_r2_reg[8]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_PATTERN_HANDLER/gen16.patchk16/genseed16.seed_r2_reg[7]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_PATTERN_HANDLER/gen16.patchk16/genseed16.seed_r2_reg[6]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_PATTERN_HANDLER/gen16.patchk16/genseed16.seed_r2_reg[5]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_PATTERN_HANDLER/gen16.patchk16/genseed16.seed_r2_reg[4]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_PATTERN_HANDLER/gen16.patchk16/genseed16.seed_r2_reg[3]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_PATTERN_HANDLER/gen16.patchk16/genseed16.seed_r2_reg[2]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_PATTERN_HANDLER/gen16.patchk16/genseed16.seed_r2_reg[1]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_PATTERN_HANDLER/gen16.patchk16/genseed16.seed_r2_reg[0]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_PATTERN_HANDLER/gen16.patgen16/pattern_clk2/data_o_reg[15]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_PATTERN_HANDLER/gen16.patgen16/pattern_clk2/data_o_reg[14]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_PATTERN_HANDLER/gen16.patgen16/pattern_clk20/div8.data_o_reg[15]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_PATTERN_HANDLER/gen16.patgen16/pattern_clk20/div8.data_o_reg[14]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/state_reg[1]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/state_reg[0]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[31]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[30]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[29]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[28]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[27]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[26]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[25]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[24]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[23]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[22]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[21]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[20]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[19]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[18]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[17]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[16]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[15]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[14]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[13]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[12]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[11]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[10]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[9]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[8]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[7]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[6]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[5]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[4]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[3]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[2]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[1]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[0]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/rxresetdone_r_reg) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/link_r_reg) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/RXCDRRESET_O_reg) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_PATTERN_HANDLER/gen16.patgen16/seed_r1_reg[0]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_PATTERN_HANDLER/gen16.patgen16/pattern_clk20/seed_r_reg[1]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/ONES_CNT_O_reg[6]) is unused and will be removed from module gtpe2_channel_slave.
WARNING: [Synth 8-3332] Sequential element (s_den_dly_reg[2]) is unused and will be removed from module gtpe2_channel_regs__parameterized0.
WARNING: [Synth 8-3332] Sequential element (U_PATTERN_HANDLER/gen16.patchk16/genseed16.seed_r2_reg[8]) is unused and will be removed from module gtpe2_channel_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (U_PATTERN_HANDLER/gen16.patchk16/genseed16.seed_r2_reg[7]) is unused and will be removed from module gtpe2_channel_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (U_PATTERN_HANDLER/gen16.patchk16/genseed16.seed_r2_reg[6]) is unused and will be removed from module gtpe2_channel_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (U_PATTERN_HANDLER/gen16.patchk16/genseed16.seed_r2_reg[5]) is unused and will be removed from module gtpe2_channel_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (U_PATTERN_HANDLER/gen16.patchk16/genseed16.seed_r2_reg[4]) is unused and will be removed from module gtpe2_channel_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (U_PATTERN_HANDLER/gen16.patchk16/genseed16.seed_r2_reg[3]) is unused and will be removed from module gtpe2_channel_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (U_PATTERN_HANDLER/gen16.patchk16/genseed16.seed_r2_reg[2]) is unused and will be removed from module gtpe2_channel_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (U_PATTERN_HANDLER/gen16.patchk16/genseed16.seed_r2_reg[1]) is unused and will be removed from module gtpe2_channel_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (U_PATTERN_HANDLER/gen16.patchk16/genseed16.seed_r2_reg[0]) is unused and will be removed from module gtpe2_channel_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (U_PATTERN_HANDLER/gen16.patgen16/pattern_clk2/data_o_reg[15]) is unused and will be removed from module gtpe2_channel_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (U_PATTERN_HANDLER/gen16.patgen16/pattern_clk2/data_o_reg[14]) is unused and will be removed from module gtpe2_channel_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (U_PATTERN_HANDLER/gen16.patgen16/pattern_clk20/div8.data_o_reg[15]) is unused and will be removed from module gtpe2_channel_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (U_PATTERN_HANDLER/gen16.patgen16/pattern_clk20/div8.data_o_reg[14]) is unused and will be removed from module gtpe2_channel_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/state_reg[1]) is unused and will be removed from module gtpe2_channel_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/state_reg[0]) is unused and will be removed from module gtpe2_channel_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[31]) is unused and will be removed from module gtpe2_channel_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[30]) is unused and will be removed from module gtpe2_channel_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[29]) is unused and will be removed from module gtpe2_channel_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[28]) is unused and will be removed from module gtpe2_channel_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[27]) is unused and will be removed from module gtpe2_channel_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[26]) is unused and will be removed from module gtpe2_channel_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[25]) is unused and will be removed from module gtpe2_channel_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[24]) is unused and will be removed from module gtpe2_channel_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[23]) is unused and will be removed from module gtpe2_channel_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[22]) is unused and will be removed from module gtpe2_channel_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[21]) is unused and will be removed from module gtpe2_channel_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[20]) is unused and will be removed from module gtpe2_channel_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[19]) is unused and will be removed from module gtpe2_channel_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[18]) is unused and will be removed from module gtpe2_channel_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[17]) is unused and will be removed from module gtpe2_channel_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[16]) is unused and will be removed from module gtpe2_channel_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[15]) is unused and will be removed from module gtpe2_channel_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[14]) is unused and will be removed from module gtpe2_channel_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[13]) is unused and will be removed from module gtpe2_channel_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[12]) is unused and will be removed from module gtpe2_channel_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[11]) is unused and will be removed from module gtpe2_channel_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[10]) is unused and will be removed from module gtpe2_channel_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[9]) is unused and will be removed from module gtpe2_channel_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[8]) is unused and will be removed from module gtpe2_channel_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[7]) is unused and will be removed from module gtpe2_channel_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[6]) is unused and will be removed from module gtpe2_channel_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[5]) is unused and will be removed from module gtpe2_channel_slave__parameterized0.
WARNING: [Synth 8-3332] Sequential element (U_RXCDR_RESET/wait_count_reg[4]) is unused and will be removed from module gtpe2_channel_slave__parameterized0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/U_ICON/\U_STAT/STAT_INIT_SLV_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/U_ICON/\U_STAT/STAT_INIT_SLV_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/UUT_MASTER/\U_XSDB_BUS_CONTROLLER/U_CLR_ERROR_FLAG/last_flag_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ibert_core/inst/UUT_MASTER/\U_ICON_INTERFACE/U_STATIC_STATUS/LC_STAT_INIT_SLV_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ibert_core/inst/UUT_MASTER/\U_XSDB_BUS_CONTROLLER/U_CLR_ERROR_FLAG/G_POS_EDGE.flag_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:18 ; elapsed = 00:01:28 . Memory (MB): peak = 889.109 ; gain = 585.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------------+----------------------------------------------------------+---------------+----------------+
|Module Name                | RTL Object                                               | Depth x Width | Implemented As | 
+---------------------------+----------------------------------------------------------+---------------+----------------+
|xsdb_bus_controller        | auto_sl_drdy                                             | 32x1          | LUT            | 
|xsdb_bus_controller        | inc_addr_r                                               | 32x1          | LUT            | 
|xsdb_bus_controller        | dec_wdc_r                                                | 32x1          | LUT            | 
|xsdb_bus_controller        | sl_den_r                                                 | 32x1          | LUT            | 
|xsdb_bus_controller        | sl_dwe_r                                                 | 32x1          | LUT            | 
|xsdb_bus_controller        | sl_rdmux_sel_r                                           | 32x1          | LUT            | 
|xsdb_bus_controller        | sl_berr_r                                                | 32x1          | LUT            | 
|xsdb_bus_controller        | ma_err_r                                                 | 32x2          | LUT            | 
|xsdb_bus_controller        | timer_rst                                                | 32x1          | LUT            | 
|ones_counter_lut6          | EXP_O                                                    | 64x3          | LUT            | 
|chipscope_icon2xsdb_mstrbr | U_XSDB_BUS_CONTROLLER/ma_err_r                           | 32x2          | LUT            | 
|chipscope_icon2xsdb_mstrbr | U_XSDB_BUS_CONTROLLER/sl_berr_r                          | 32x1          | LUT            | 
|chipscope_icon2xsdb_mstrbr | U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r                     | 32x1          | LUT            | 
|chipscope_icon2xsdb_mstrbr | U_XSDB_BUS_CONTROLLER/auto_sl_drdy                       | 32x1          | LUT            | 
|chipscope_icon2xsdb_mstrbr | U_XSDB_BUS_CONTROLLER/inc_addr_r                         | 32x1          | LUT            | 
|chipscope_icon2xsdb_mstrbr | U_XSDB_BUS_CONTROLLER/dec_wdc_r                          | 32x1          | LUT            | 
|chipscope_icon2xsdb_mstrbr | U_XSDB_BUS_CONTROLLER/sl_den_r                           | 32x1          | LUT            | 
|chipscope_icon2xsdb_mstrbr | U_XSDB_BUS_CONTROLLER/sl_dwe_r                           | 32x1          | LUT            | 
|chipscope_icon2xsdb_mstrbr | U_XSDB_BUS_CONTROLLER/timer_rst                          | 32x1          | LUT            | 
|gtpe2_channel_slave        | U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/c2/EXP_O | 64x3          | LUT            | 
|gtpe2_channel_slave        | U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/c1/EXP_O | 64x3          | LUT            | 
|gtpe2_channel_slave        | U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/c0/EXP_O | 64x3          | LUT            | 
|gtpe2_channel_slave        | U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/c2/EXP_O | 64x3          | LUT            | 
|gtpe2_channel_slave        | U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/c1/EXP_O | 64x3          | LUT            | 
|gtpe2_channel_slave        | U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/c0/EXP_O | 64x3          | LUT            | 
|gtpe2_channel_slave        | U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/c2/EXP_O | 64x3          | LUT            | 
|gtpe2_channel_slave        | U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/c1/EXP_O | 64x3          | LUT            | 
|gtpe2_channel_slave        | U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/c0/EXP_O | 64x3          | LUT            | 
|gtpe2_channel_slave        | U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/c2/EXP_O | 64x3          | LUT            | 
|gtpe2_channel_slave        | U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/c1/EXP_O | 64x3          | LUT            | 
|gtpe2_channel_slave        | U_PATTERN_HANDLER/gen16.patchk16/i_ones_counter/c0/EXP_O | 64x3          | LUT            | 
+---------------------------+----------------------------------------------------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|Module Name                  | RTL Object                                                                                                                                | Inference      | Size (Depth x Width) | Primitives   | 
+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|u_ibert_core/inst/UUT_MASTER | U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg | User Attribute | 16 x 16              | RAM32M x 3   | 
|u_ibert_core/inst/UUT_MASTER | U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg | User Attribute | 16 x 16              | RAM32M x 3   | 
+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ibert_accumulator | (P+A2:B2)'  | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ibert_accumulator | (P+A2:B2)'  | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ibert_accumulator | (P+A2:B2)'  | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ibert_accumulator | (P+A2:B2)'  | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ibert_accumulator | (P+A2:B2)'  | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ibert_accumulator | (P+A2:B2)'  | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ibert_accumulator | (P+A2:B2)'  | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ibert_accumulator | (P+A2:B2)'  | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:31 ; elapsed = 00:01:41 . Memory (MB): peak = 929.219 ; gain = 625.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:01:44 . Memory (MB): peak = 992.840 ; gain = 689.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|Module Name                  | RTL Object                                                                                                                                | Inference      | Size (Depth x Width) | Primitives   | 
+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|u_ibert_core/inst/UUT_MASTER | U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg | User Attribute | 16 x 16              | RAM32M x 3   | 
|u_ibert_core/inst/UUT_MASTER | U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg | User Attribute | 16 x 16              | RAM32M x 3   | 
+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:41 ; elapsed = 00:01:51 . Memory (MB): peak = 1052.281 ; gain = 748.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[39] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[38] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[37] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rxdata40_i_inferred:in0[39] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rxdata40_i_inferred:in0[38] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rxdata40_i_inferred:in0[37] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rxdata40_i_inferred:in0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rxdata40_i_inferred:in0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rxdata40_i_inferred:in0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rxdata40_i_inferred:in0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rxdata40_i_inferred:in0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rxdata40_i_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rxdata40_i_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rxdata40_i_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rxdata40_i_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rxdata40_i_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rxdata40_i_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rxdata40_i_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rxdata40_i_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rxdata40_i_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rxdata40_i_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rxdata40_i_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rxdata40_i_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rxdata40_i_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rxdata40_i_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rxdata40_i_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rxdata40_i_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rxdata40_i_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rxdata40_i_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rxdata40_i_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rxdata40_i_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rxdata40_i_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rxdata40_i_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rxdata40_i_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rxdata40_i_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rxdata40_i_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rxdata40_i_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rxdata40_i_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rxdata40_i_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rxdata40_i_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rxdata40_i_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rxdata40_i_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rxdata40_i_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[39] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[38] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[37] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/txdata40_i_inferred:in0[20] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:43 ; elapsed = 00:01:53 . Memory (MB): peak = 1052.281 ; gain = 748.574
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:43 ; elapsed = 00:01:53 . Memory (MB): peak = 1052.281 ; gain = 748.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'i_91_0' in module 'fifo_generator_v13_0_6_synth' to reference 'reset_blk_ramfifo' which has no pins
WARNING: [Synth 8-115] binding instance 'i_91_0' in module 'fifo_generator_v13_0_6_synth__parameterized0' to reference 'reset_blk_ramfifo_507' which has no pins
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:45 ; elapsed = 00:01:55 . Memory (MB): peak = 1052.281 ; gain = 748.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:45 ; elapsed = 00:01:55 . Memory (MB): peak = 1052.281 ; gain = 748.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:46 ; elapsed = 00:01:55 . Memory (MB): peak = 1052.281 ; gain = 748.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:46 ; elapsed = 00:01:56 . Memory (MB): peak = 1052.281 ; gain = 748.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name       | RTL Name                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ibert_7series_gtp | QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen16.patchk16/data_r6_reg[15] | 4      | 64    | NO           | NO                 | YES               | 64     | 0       | 
+------------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BSCANE2       |     1|
|2     |BUFG          |     1|
|3     |BUFH          |     5|
|4     |BUFR          |     1|
|5     |CARRY4        |   182|
|6     |DSP48E1       |     4|
|7     |DSP48E1_1     |     4|
|8     |GTPE2_CHANNEL |     4|
|9     |GTPE2_COMMON  |     1|
|10    |IBUFDS_GTE2   |     2|
|11    |LUT1          |   492|
|12    |LUT2          |   745|
|13    |LUT3          |   323|
|14    |LUT4          |   534|
|15    |LUT5          |   744|
|16    |LUT6          |  2034|
|17    |MMCME2_ADV    |     1|
|18    |MUXF7         |   132|
|19    |MUXF8         |    56|
|20    |RAM32M        |     6|
|21    |SRL16E        |    64|
|22    |FDCE          |   267|
|23    |FDPE          |    63|
|24    |FDRE          | 10189|
|25    |FDSE          |    40|
|26    |IBUF          |     4|
|27    |IBUFGDS       |     1|
|28    |OBUF          |     4|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------------------------------------------+---------------------------------------------+------+
|      |Instance                                             |Module                                       |Cells |
+------+-----------------------------------------------------+---------------------------------------------+------+
|1     |top                                                  |                                             | 15904|
|2     |  u_ibert_core                                       |ibert_7series_gtp_0                          | 15893|
|3     |    inst                                             |ibert_7series_gtp                            | 15893|
|4     |      U_ICON                                         |icon_core                                    |    79|
|5     |        U_CMD                                        |icon_cmd_decode                              |    50|
|6     |        U_STAT                                       |icon_status                                  |    14|
|7     |        U_SYNC                                       |icon_sync                                    |    12|
|8     |      UUT_MASTER                                     |chipscope_icon2xsdb_mstrbr                   |   870|
|9     |        U_ICON_INTERFACE                             |icon_interface                               |   576|
|10    |          U_CMD1                                     |icon_ctl_reg                                 |    22|
|11    |          U_CMD2                                     |icon_stat_reg                                |    17|
|12    |          U_CMD3                                     |icon_stat_reg__parameterized0                |    26|
|13    |          U_CMD4                                     |icon_ctl_reg__parameterized0                 |    75|
|14    |          U_CMD5                                     |icon_ctl_reg__parameterized1                 |    47|
|15    |          U_CMD6_RD                                  |icon_datard_reg                              |   196|
|16    |            U_RD_FIFO                                |xsdb_rdfifo                                  |   172|
|17    |              \SUBCORE_FIFO.xsdb_rdfifo_inst         |fifo_generator_v13_0_6__parameterized0       |   172|
|18    |                inst_fifo_gen                        |fifo_generator_v13_0_6_synth__parameterized0 |   172|
|19    |                  \gconvfifo.rf                      |fifo_generator_top__parameterized0           |   165|
|20    |                    \grf.rf                          |fifo_generator_ramfifo__parameterized0       |   165|
|21    |                      \gntv_or_sync_fifo.gcx.clkx    |clk_x_pntrs_508                              |    46|
|22    |                        \gsync_stage[1].rd_stg_inst  |synchronizer_ff_514                          |     4|
|23    |                        \gsync_stage[1].wr_stg_inst  |synchronizer_ff_515                          |     4|
|24    |                        \gsync_stage[2].rd_stg_inst  |synchronizer_ff_516                          |     5|
|25    |                        \gsync_stage[2].wr_stg_inst  |synchronizer_ff_517                          |     5|
|26    |                      \gntv_or_sync_fifo.gl0.rd      |rd_logic__parameterized0                     |    43|
|27    |                        \gr1.rfwft                   |rd_fwft                                      |    27|
|28    |                        \gras.rsts                   |rd_status_flags_as_512                       |     1|
|29    |                        rpntr                        |rd_bin_cntr_513                              |    15|
|30    |                      \gntv_or_sync_fifo.gl0.wr      |wr_logic__parameterized0                     |    21|
|31    |                        \gwas.wsts                   |wr_status_flags_as_510                       |     2|
|32    |                        wpntr                        |wr_bin_cntr_511                              |    19|
|33    |                      \gntv_or_sync_fifo.mem         |memory__parameterized0                       |    36|
|34    |                        \gdm.dm                      |dmem_509                                     |    19|
|35    |                      rstblk                         |reset_blk_ramfifo__parameterized0__xdcDup__1 |    19|
|36    |                  \reset_gen_ic.rstblk_cc            |reset_blk_ramfifo_507                        |     7|
|37    |          U_CMD6_WR                                  |icon_datawr_reg                              |   152|
|38    |            U_WR_FIFO                                |xsdb_wrfifo                                  |   128|
|39    |              \SUBCORE_FIFO.xsdb_wrfifo_inst         |fifo_generator_v13_0_6                       |   128|
|40    |                inst_fifo_gen                        |fifo_generator_v13_0_6_synth                 |   128|
|41    |                  \gconvfifo.rf                      |fifo_generator_top                           |   121|
|42    |                    \grf.rf                          |fifo_generator_ramfifo                       |   121|
|43    |                      \gntv_or_sync_fifo.gcx.clkx    |clk_x_pntrs                                  |    44|
|44    |                        \gsync_stage[1].rd_stg_inst  |synchronizer_ff                              |     4|
|45    |                        \gsync_stage[1].wr_stg_inst  |synchronizer_ff_504                          |     4|
|46    |                        \gsync_stage[2].rd_stg_inst  |synchronizer_ff_505                          |     5|
|47    |                        \gsync_stage[2].wr_stg_inst  |synchronizer_ff_506                          |     5|
|48    |                      \gntv_or_sync_fifo.gl0.rd      |rd_logic                                     |    18|
|49    |                        \gras.rsts                   |rd_status_flags_as                           |     2|
|50    |                        rpntr                        |rd_bin_cntr                                  |    16|
|51    |                      \gntv_or_sync_fifo.gl0.wr      |wr_logic                                     |    22|
|52    |                        \gwas.wsts                   |wr_status_flags_as                           |     2|
|53    |                        wpntr                        |wr_bin_cntr                                  |    20|
|54    |                      \gntv_or_sync_fifo.mem         |memory                                       |    19|
|55    |                        \gdm.dm                      |dmem                                         |    19|
|56    |                      rstblk                         |reset_blk_ramfifo__parameterized0            |    18|
|57    |                  \reset_gen_ic.rstblk_cc            |reset_blk_ramfifo                            |     7|
|58    |          U_CMD7_CTL                                 |icon_ctl_reg__parameterized2                 |     3|
|59    |          U_CMD7_STAT                                |icon_stat_reg__parameterized1                |    13|
|60    |          U_STATIC_STATUS                            |icon_interface_static_status                 |    19|
|61    |        U_XSDB_ADDRESS_CONTROLLER                    |xsdb_address_controller                      |    42|
|62    |        U_XSDB_BURST_WD_LEN_CONTROLLER               |xsdb_burst_wd_len_controller                 |    63|
|63    |        U_XSDB_BUS_CONTROLLER                        |xsdb_bus_controller                          |   138|
|64    |          U_RD_ABORT_FLAG                            |xsdb_bus_controller_flag__parameterized0     |     4|
|65    |          U_RD_REQ_FLAG                              |xsdb_bus_controller_flag                     |     7|
|66    |          U_TIMER                                    |xsdb_bus_controller_counter                  |    62|
|67    |        U_XSDB_BUS_MSTR2SL_PORT_IFACE                |xsdb_bus_mstr2sl_port_iface                  |    51|
|68    |          U_RD_DIN_BUS_MUX                           |cs_generic_mux                               |    32|
|69    |      \QUAD[0].u_q                                   |gtpe2_quad                                   | 14843|
|70    |        \CH[0].u_ch                                  |gtpe2_channel_slave                          |  3584|
|71    |          U_CHANNEL_REGS                             |gtpe2_channel_regs                           |  1624|
|72    |            U_XSDB_SLAVE                             |chipscope_xsdb_slave_391                     |   616|
|73    |            reg_20A                                  |xsdb_register_392                            |    16|
|74    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_503                        |    16|
|75    |            reg_20B                                  |xsdb_register__parameterized0_393            |    16|
|76    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0_502        |    16|
|77    |            reg_20C                                  |xsdb_register__parameterized1_394            |    16|
|78    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_501                        |    16|
|79    |            reg_20D                                  |xsdb_register__parameterized2_395            |    16|
|80    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized1_500        |    16|
|81    |            reg_20E                                  |xsdb_register__parameterized3_396            |    16|
|82    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_499                        |    16|
|83    |            reg_20F                                  |xsdb_register__parameterized4_397            |    16|
|84    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized2_498        |    16|
|85    |            reg_210                                  |xsdb_register__parameterized5_398            |    16|
|86    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_497                        |    16|
|87    |            reg_211                                  |xsdb_register__parameterized6_399            |    16|
|88    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_496                        |    16|
|89    |            reg_212                                  |xsdb_register__parameterized7_400            |    16|
|90    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized3_495        |    16|
|91    |            reg_213                                  |xsdb_register__parameterized8_401            |    17|
|92    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized4_494        |    17|
|93    |            reg_214                                  |xsdb_register__parameterized9_402            |    18|
|94    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0_493        |    18|
|95    |            reg_215                                  |xsdb_register__parameterized10_403           |    16|
|96    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized5_492        |    16|
|97    |            reg_216                                  |xsdb_register__parameterized11_404           |    16|
|98    |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized6_491        |    16|
|99    |            reg_217                                  |xsdb_register__parameterized12_405           |    16|
|100   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_490                        |    16|
|101   |            reg_218                                  |xsdb_register__parameterized13_406           |    16|
|102   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_489                        |    16|
|103   |            reg_219                                  |xsdb_register__parameterized14_407           |    16|
|104   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_488                        |    16|
|105   |            reg_21A                                  |xsdb_register__parameterized15_408           |    16|
|106   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized7_487        |    16|
|107   |            reg_21B                                  |xsdb_register__parameterized16_409           |    16|
|108   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_486                        |    16|
|109   |            reg_21C                                  |xsdb_register__parameterized17_410           |    16|
|110   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_485                        |    16|
|111   |            reg_21D                                  |xsdb_register__parameterized18_411           |    16|
|112   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_484                        |    16|
|113   |            reg_21E                                  |xsdb_register__parameterized19_412           |    16|
|114   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_483                       |    16|
|115   |            reg_21F                                  |xsdb_register__parameterized20_413           |    16|
|116   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_482                       |    16|
|117   |            reg_220                                  |xsdb_register__parameterized21_414           |    16|
|118   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_481                       |    16|
|119   |            reg_221                                  |xsdb_register__parameterized22_415           |    16|
|120   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_480                       |    16|
|121   |            reg_222                                  |xsdb_register__parameterized23_416           |    16|
|122   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_479                       |    16|
|123   |            reg_223                                  |xsdb_register__parameterized24_417           |    16|
|124   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_478                       |    16|
|125   |            reg_224                                  |xsdb_register__parameterized25_418           |    16|
|126   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_477                       |    16|
|127   |            reg_225                                  |xsdb_register__parameterized26_419           |    16|
|128   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_476                       |    16|
|129   |            reg_226                                  |xsdb_register__parameterized27_420           |    16|
|130   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_475                       |    16|
|131   |            reg_300                                  |xsdb_register__parameterized29_421           |    16|
|132   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized9_474        |    16|
|133   |            reg_302                                  |xsdb_register__parameterized30_422           |    16|
|134   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_473                       |    16|
|135   |            reg_303                                  |xsdb_register__parameterized31_423           |    16|
|136   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_472                       |    16|
|137   |            reg_304                                  |xsdb_register__parameterized32_424           |    16|
|138   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_471                       |    16|
|139   |            reg_305                                  |xsdb_register__parameterized33_425           |    16|
|140   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_470                       |    16|
|141   |            reg_306                                  |xsdb_register__parameterized34__xdcDup__1    |    16|
|142   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__xdcDup__17               |    16|
|143   |            reg_307                                  |xsdb_register__parameterized35_426           |    16|
|144   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_469                       |    16|
|145   |            reg_308                                  |xsdb_register__parameterized36_427           |    16|
|146   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_468                       |    16|
|147   |            reg_30E                                  |xsdb_register__parameterized37__xdcDup__1    |    16|
|148   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__xdcDup__5                |    16|
|149   |            reg_30F                                  |xsdb_register__parameterized38_428           |    17|
|150   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized10_467       |    17|
|151   |            reg_310                                  |xsdb_register__parameterized39__xdcDup__1    |    16|
|152   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__xdcDup__1                |    16|
|153   |            reg_311                                  |xsdb_register__parameterized40_429           |    17|
|154   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized10_466       |    17|
|155   |            reg_312                                  |xsdb_register__parameterized41__xdcDup__1    |    16|
|156   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__xdcDup__9                |    16|
|157   |            reg_313                                  |xsdb_register__parameterized42_430           |    17|
|158   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized10_465       |    17|
|159   |            reg_314                                  |xsdb_register__parameterized43__xdcDup__1    |    16|
|160   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__xdcDup__13               |    16|
|161   |            reg_315                                  |xsdb_register__parameterized44_431           |    17|
|162   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized10_464       |    17|
|163   |            reg_316                                  |xsdb_register__parameterized45_432           |    16|
|164   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_463                       |    16|
|165   |            reg_317                                  |xsdb_register__parameterized46_433           |    16|
|166   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_462                       |    16|
|167   |            reg_318                                  |xsdb_register__parameterized47_434           |    16|
|168   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_461                       |    16|
|169   |            reg_319                                  |xsdb_register__parameterized48_435           |    16|
|170   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_460                       |    16|
|171   |            reg_31A                                  |xsdb_register__parameterized49_436           |    16|
|172   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_459                       |    16|
|173   |            reg_31B                                  |xsdb_register__parameterized50_437           |    16|
|174   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_458                       |    16|
|175   |            reg_31C                                  |xsdb_register__parameterized51_438           |    16|
|176   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_457                       |    16|
|177   |            reg_31D                                  |xsdb_register__parameterized52_439           |    16|
|178   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_456                       |    16|
|179   |            reg_31E                                  |xsdb_register__parameterized53_440           |    16|
|180   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_455                       |    16|
|181   |            reg_31F                                  |xsdb_register__parameterized54_441           |    16|
|182   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_454                       |    16|
|183   |            reg_320                                  |xsdb_register__parameterized55_442           |    16|
|184   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_453                       |    16|
|185   |            reg_333                                  |xsdb_register__parameterized56_443           |    16|
|186   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_452                       |    16|
|187   |            reg_334                                  |xsdb_register__parameterized57_444           |    18|
|188   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_451                        |    18|
|189   |            reg_344                                  |xsdb_register__parameterized58_445           |    16|
|190   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_450                       |    16|
|191   |            reg_345                                  |xsdb_register__parameterized59_446           |    16|
|192   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_449                       |    16|
|193   |            reg_346                                  |xsdb_register__parameterized60_447           |    16|
|194   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_448                       |    16|
|195   |          U_PATTERN_HANDLER                          |pattern_handler_360                          |  1328|
|196   |            bit_err_counter                          |ibert_accumulator_366                        |   147|
|197   |            \gen16.patchk16                          |ibert_pat_chk_367                            |   652|
|198   |              i_ones_counter                         |ibert_ones_counter_379                       |    46|
|199   |              patgen_rx                              |ibert_pat_gen_380                            |   424|
|200   |                pattern_15bit                        |prbs15_381                                   |    64|
|201   |                  \bit16.p15_16                      |prbs15_16_390                                |    64|
|202   |                pattern_23bit                        |prbs23_382                                   |    80|
|203   |                  \bit16.p23_16                      |prbs23_16_389                                |    80|
|204   |                pattern_31bit                        |prbs31_383                                   |   112|
|205   |                  \bit16.p31_16                      |prbs31_16_388                                |   112|
|206   |                pattern_7bit                         |prbs7_384                                    |    48|
|207   |                  \bit16.p7_16                       |prbs7_16_387                                 |    48|
|208   |                pattern_clk2                         |clk_2bit_385                                 |    22|
|209   |                pattern_clk20                        |clk_20bit_386                                |    46|
|210   |            \gen16.patgen16                          |ibert_pat_gen_368                            |   273|
|211   |              pattern_15bit                          |prbs15_371                                   |    59|
|212   |                \bit16.p15_16                        |prbs15_16_378                                |    59|
|213   |              pattern_23bit                          |prbs23_372                                   |    67|
|214   |                \bit16.p23_16                        |prbs23_16_377                                |    67|
|215   |              pattern_31bit                          |prbs31_373                                   |    83|
|216   |                \bit16.p31_16                        |prbs31_16_376                                |    83|
|217   |              pattern_7bit                           |prbs7_374                                    |    43|
|218   |                \bit16.p7_16                         |prbs7_16_375                                 |    43|
|219   |            rx_word_counter                          |ibert_accumulator_369                        |   147|
|220   |            u_lev                                    |xfer_level_370                               |     4|
|221   |          U_RESET_CONTROLLER                         |gtpe2_reset_controller_361                   |    66|
|222   |          U_RXUSRCLK2_FREQ_COUNTER                   |ibert_freq_counter_362                       |   126|
|223   |          U_RXUSRCLK_FREQ_COUNTER                    |ibert_freq_counter_363                       |   126|
|224   |          U_TXUSRCLK2_FREQ_COUNTER                   |ibert_freq_counter_364                       |   126|
|225   |          U_TXUSRCLK_FREQ_COUNTER                    |ibert_freq_counter_365                       |   126|
|226   |        \CH[1].u_ch                                  |gtpe2_channel_slave__parameterized0          |  3584|
|227   |          U_CHANNEL_REGS                             |gtpe2_channel_regs__parameterized0           |  1624|
|228   |            U_XSDB_SLAVE                             |chipscope_xsdb_slave_247                     |   616|
|229   |            reg_20A                                  |xsdb_register_248                            |    16|
|230   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_359                        |    16|
|231   |            reg_20B                                  |xsdb_register__parameterized0_249            |    16|
|232   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0_358        |    16|
|233   |            reg_20C                                  |xsdb_register__parameterized1_250            |    16|
|234   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_357                        |    16|
|235   |            reg_20D                                  |xsdb_register__parameterized2_251            |    16|
|236   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized1_356        |    16|
|237   |            reg_20E                                  |xsdb_register__parameterized3_252            |    16|
|238   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_355                        |    16|
|239   |            reg_20F                                  |xsdb_register__parameterized4_253            |    16|
|240   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized2_354        |    16|
|241   |            reg_210                                  |xsdb_register__parameterized5_254            |    16|
|242   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_353                        |    16|
|243   |            reg_211                                  |xsdb_register__parameterized6_255            |    16|
|244   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_352                        |    16|
|245   |            reg_212                                  |xsdb_register__parameterized7_256            |    16|
|246   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized3_351        |    16|
|247   |            reg_213                                  |xsdb_register__parameterized8_257            |    17|
|248   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized4_350        |    17|
|249   |            reg_214                                  |xsdb_register__parameterized9_258            |    18|
|250   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0_349        |    18|
|251   |            reg_215                                  |xsdb_register__parameterized10_259           |    16|
|252   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized5_348        |    16|
|253   |            reg_216                                  |xsdb_register__parameterized11_260           |    16|
|254   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized6_347        |    16|
|255   |            reg_217                                  |xsdb_register__parameterized12_261           |    16|
|256   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_346                        |    16|
|257   |            reg_218                                  |xsdb_register__parameterized13_262           |    16|
|258   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_345                        |    16|
|259   |            reg_219                                  |xsdb_register__parameterized14_263           |    16|
|260   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_344                        |    16|
|261   |            reg_21A                                  |xsdb_register__parameterized15_264           |    16|
|262   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized7_343        |    16|
|263   |            reg_21B                                  |xsdb_register__parameterized16_265           |    16|
|264   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_342                        |    16|
|265   |            reg_21C                                  |xsdb_register__parameterized17_266           |    16|
|266   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_341                        |    16|
|267   |            reg_21D                                  |xsdb_register__parameterized18_267           |    16|
|268   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_340                        |    16|
|269   |            reg_21E                                  |xsdb_register__parameterized19_268           |    16|
|270   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_339                       |    16|
|271   |            reg_21F                                  |xsdb_register__parameterized20_269           |    16|
|272   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_338                       |    16|
|273   |            reg_220                                  |xsdb_register__parameterized21_270           |    16|
|274   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_337                       |    16|
|275   |            reg_221                                  |xsdb_register__parameterized22_271           |    16|
|276   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_336                       |    16|
|277   |            reg_222                                  |xsdb_register__parameterized23_272           |    16|
|278   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_335                       |    16|
|279   |            reg_223                                  |xsdb_register__parameterized24_273           |    16|
|280   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_334                       |    16|
|281   |            reg_224                                  |xsdb_register__parameterized25_274           |    16|
|282   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_333                       |    16|
|283   |            reg_225                                  |xsdb_register__parameterized26_275           |    16|
|284   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_332                       |    16|
|285   |            reg_226                                  |xsdb_register__parameterized27_276           |    16|
|286   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_331                       |    16|
|287   |            reg_300                                  |xsdb_register__parameterized29_277           |    16|
|288   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized9_330        |    16|
|289   |            reg_302                                  |xsdb_register__parameterized30_278           |    16|
|290   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_329                       |    16|
|291   |            reg_303                                  |xsdb_register__parameterized31_279           |    16|
|292   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_328                       |    16|
|293   |            reg_304                                  |xsdb_register__parameterized32_280           |    16|
|294   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_327                       |    16|
|295   |            reg_305                                  |xsdb_register__parameterized33_281           |    16|
|296   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_326                       |    16|
|297   |            reg_306                                  |xsdb_register__parameterized34__xdcDup__2    |    16|
|298   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__xdcDup__18               |    16|
|299   |            reg_307                                  |xsdb_register__parameterized35_282           |    16|
|300   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_325                       |    16|
|301   |            reg_308                                  |xsdb_register__parameterized36_283           |    16|
|302   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_324                       |    16|
|303   |            reg_30E                                  |xsdb_register__parameterized37__xdcDup__2    |    16|
|304   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__xdcDup__6                |    16|
|305   |            reg_30F                                  |xsdb_register__parameterized38_284           |    17|
|306   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized10_323       |    17|
|307   |            reg_310                                  |xsdb_register__parameterized39__xdcDup__2    |    16|
|308   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__xdcDup__2                |    16|
|309   |            reg_311                                  |xsdb_register__parameterized40_285           |    17|
|310   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized10_322       |    17|
|311   |            reg_312                                  |xsdb_register__parameterized41__xdcDup__2    |    16|
|312   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__xdcDup__10               |    16|
|313   |            reg_313                                  |xsdb_register__parameterized42_286           |    17|
|314   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized10_321       |    17|
|315   |            reg_314                                  |xsdb_register__parameterized43__xdcDup__2    |    16|
|316   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__xdcDup__14               |    16|
|317   |            reg_315                                  |xsdb_register__parameterized44_287           |    17|
|318   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized10_320       |    17|
|319   |            reg_316                                  |xsdb_register__parameterized45_288           |    16|
|320   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_319                       |    16|
|321   |            reg_317                                  |xsdb_register__parameterized46_289           |    16|
|322   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_318                       |    16|
|323   |            reg_318                                  |xsdb_register__parameterized47_290           |    16|
|324   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_317                       |    16|
|325   |            reg_319                                  |xsdb_register__parameterized48_291           |    16|
|326   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_316                       |    16|
|327   |            reg_31A                                  |xsdb_register__parameterized49_292           |    16|
|328   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_315                       |    16|
|329   |            reg_31B                                  |xsdb_register__parameterized50_293           |    16|
|330   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_314                       |    16|
|331   |            reg_31C                                  |xsdb_register__parameterized51_294           |    16|
|332   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_313                       |    16|
|333   |            reg_31D                                  |xsdb_register__parameterized52_295           |    16|
|334   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_312                       |    16|
|335   |            reg_31E                                  |xsdb_register__parameterized53_296           |    16|
|336   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_311                       |    16|
|337   |            reg_31F                                  |xsdb_register__parameterized54_297           |    16|
|338   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_310                       |    16|
|339   |            reg_320                                  |xsdb_register__parameterized55_298           |    16|
|340   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_309                       |    16|
|341   |            reg_333                                  |xsdb_register__parameterized56_299           |    16|
|342   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_308                       |    16|
|343   |            reg_334                                  |xsdb_register__parameterized57_300           |    18|
|344   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_307                        |    18|
|345   |            reg_344                                  |xsdb_register__parameterized58_301           |    16|
|346   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_306                       |    16|
|347   |            reg_345                                  |xsdb_register__parameterized59_302           |    16|
|348   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_305                       |    16|
|349   |            reg_346                                  |xsdb_register__parameterized60_303           |    16|
|350   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_304                       |    16|
|351   |          U_PATTERN_HANDLER                          |pattern_handler_216                          |  1328|
|352   |            bit_err_counter                          |ibert_accumulator_222                        |   147|
|353   |            \gen16.patchk16                          |ibert_pat_chk_223                            |   652|
|354   |              i_ones_counter                         |ibert_ones_counter_235                       |    46|
|355   |              patgen_rx                              |ibert_pat_gen_236                            |   424|
|356   |                pattern_15bit                        |prbs15_237                                   |    64|
|357   |                  \bit16.p15_16                      |prbs15_16_246                                |    64|
|358   |                pattern_23bit                        |prbs23_238                                   |    80|
|359   |                  \bit16.p23_16                      |prbs23_16_245                                |    80|
|360   |                pattern_31bit                        |prbs31_239                                   |   112|
|361   |                  \bit16.p31_16                      |prbs31_16_244                                |   112|
|362   |                pattern_7bit                         |prbs7_240                                    |    48|
|363   |                  \bit16.p7_16                       |prbs7_16_243                                 |    48|
|364   |                pattern_clk2                         |clk_2bit_241                                 |    22|
|365   |                pattern_clk20                        |clk_20bit_242                                |    46|
|366   |            \gen16.patgen16                          |ibert_pat_gen_224                            |   273|
|367   |              pattern_15bit                          |prbs15_227                                   |    59|
|368   |                \bit16.p15_16                        |prbs15_16_234                                |    59|
|369   |              pattern_23bit                          |prbs23_228                                   |    67|
|370   |                \bit16.p23_16                        |prbs23_16_233                                |    67|
|371   |              pattern_31bit                          |prbs31_229                                   |    83|
|372   |                \bit16.p31_16                        |prbs31_16_232                                |    83|
|373   |              pattern_7bit                           |prbs7_230                                    |    43|
|374   |                \bit16.p7_16                         |prbs7_16_231                                 |    43|
|375   |            rx_word_counter                          |ibert_accumulator_225                        |   147|
|376   |            u_lev                                    |xfer_level_226                               |     4|
|377   |          U_RESET_CONTROLLER                         |gtpe2_reset_controller_217                   |    66|
|378   |          U_RXUSRCLK2_FREQ_COUNTER                   |ibert_freq_counter_218                       |   126|
|379   |          U_RXUSRCLK_FREQ_COUNTER                    |ibert_freq_counter_219                       |   126|
|380   |          U_TXUSRCLK2_FREQ_COUNTER                   |ibert_freq_counter_220                       |   126|
|381   |          U_TXUSRCLK_FREQ_COUNTER                    |ibert_freq_counter_221                       |   126|
|382   |        \CH[2].u_ch                                  |gtpe2_channel_slave__parameterized1          |  3584|
|383   |          U_CHANNEL_REGS                             |gtpe2_channel_regs__parameterized1           |  1624|
|384   |            U_XSDB_SLAVE                             |chipscope_xsdb_slave                         |   616|
|385   |            reg_20A                                  |xsdb_register_104                            |    16|
|386   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_215                        |    16|
|387   |            reg_20B                                  |xsdb_register__parameterized0_105            |    16|
|388   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0_214        |    16|
|389   |            reg_20C                                  |xsdb_register__parameterized1_106            |    16|
|390   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_213                        |    16|
|391   |            reg_20D                                  |xsdb_register__parameterized2_107            |    16|
|392   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized1_212        |    16|
|393   |            reg_20E                                  |xsdb_register__parameterized3_108            |    16|
|394   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_211                        |    16|
|395   |            reg_20F                                  |xsdb_register__parameterized4_109            |    16|
|396   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized2_210        |    16|
|397   |            reg_210                                  |xsdb_register__parameterized5_110            |    16|
|398   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_209                        |    16|
|399   |            reg_211                                  |xsdb_register__parameterized6_111            |    16|
|400   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_208                        |    16|
|401   |            reg_212                                  |xsdb_register__parameterized7_112            |    16|
|402   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized3_207        |    16|
|403   |            reg_213                                  |xsdb_register__parameterized8_113            |    17|
|404   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized4_206        |    17|
|405   |            reg_214                                  |xsdb_register__parameterized9_114            |    18|
|406   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0_205        |    18|
|407   |            reg_215                                  |xsdb_register__parameterized10_115           |    16|
|408   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized5_204        |    16|
|409   |            reg_216                                  |xsdb_register__parameterized11_116           |    16|
|410   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized6_203        |    16|
|411   |            reg_217                                  |xsdb_register__parameterized12_117           |    16|
|412   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_202                        |    16|
|413   |            reg_218                                  |xsdb_register__parameterized13_118           |    16|
|414   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_201                        |    16|
|415   |            reg_219                                  |xsdb_register__parameterized14_119           |    16|
|416   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_200                        |    16|
|417   |            reg_21A                                  |xsdb_register__parameterized15_120           |    16|
|418   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized7_199        |    16|
|419   |            reg_21B                                  |xsdb_register__parameterized16_121           |    16|
|420   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_198                        |    16|
|421   |            reg_21C                                  |xsdb_register__parameterized17_122           |    16|
|422   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_197                        |    16|
|423   |            reg_21D                                  |xsdb_register__parameterized18_123           |    16|
|424   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_196                        |    16|
|425   |            reg_21E                                  |xsdb_register__parameterized19_124           |    16|
|426   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_195                       |    16|
|427   |            reg_21F                                  |xsdb_register__parameterized20_125           |    16|
|428   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_194                       |    16|
|429   |            reg_220                                  |xsdb_register__parameterized21_126           |    16|
|430   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_193                       |    16|
|431   |            reg_221                                  |xsdb_register__parameterized22_127           |    16|
|432   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_192                       |    16|
|433   |            reg_222                                  |xsdb_register__parameterized23_128           |    16|
|434   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_191                       |    16|
|435   |            reg_223                                  |xsdb_register__parameterized24_129           |    16|
|436   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_190                       |    16|
|437   |            reg_224                                  |xsdb_register__parameterized25_130           |    16|
|438   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_189                       |    16|
|439   |            reg_225                                  |xsdb_register__parameterized26_131           |    16|
|440   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_188                       |    16|
|441   |            reg_226                                  |xsdb_register__parameterized27_132           |    16|
|442   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_187                       |    16|
|443   |            reg_300                                  |xsdb_register__parameterized29_133           |    16|
|444   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized9_186        |    16|
|445   |            reg_302                                  |xsdb_register__parameterized30_134           |    16|
|446   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_185                       |    16|
|447   |            reg_303                                  |xsdb_register__parameterized31_135           |    16|
|448   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_184                       |    16|
|449   |            reg_304                                  |xsdb_register__parameterized32_136           |    16|
|450   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_183                       |    16|
|451   |            reg_305                                  |xsdb_register__parameterized33_137           |    16|
|452   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_182                       |    16|
|453   |            reg_306                                  |xsdb_register__parameterized34__xdcDup__3    |    16|
|454   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__xdcDup__19               |    16|
|455   |            reg_307                                  |xsdb_register__parameterized35_138           |    16|
|456   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_181                       |    16|
|457   |            reg_308                                  |xsdb_register__parameterized36_139           |    16|
|458   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_180                       |    16|
|459   |            reg_30E                                  |xsdb_register__parameterized37__xdcDup__3    |    16|
|460   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__xdcDup__7                |    16|
|461   |            reg_30F                                  |xsdb_register__parameterized38_140           |    17|
|462   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized10_179       |    17|
|463   |            reg_310                                  |xsdb_register__parameterized39__xdcDup__3    |    16|
|464   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__xdcDup__3                |    16|
|465   |            reg_311                                  |xsdb_register__parameterized40_141           |    17|
|466   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized10_178       |    17|
|467   |            reg_312                                  |xsdb_register__parameterized41__xdcDup__3    |    16|
|468   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__xdcDup__11               |    16|
|469   |            reg_313                                  |xsdb_register__parameterized42_142           |    17|
|470   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized10_177       |    17|
|471   |            reg_314                                  |xsdb_register__parameterized43__xdcDup__3    |    16|
|472   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__xdcDup__15               |    16|
|473   |            reg_315                                  |xsdb_register__parameterized44_143           |    17|
|474   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized10_176       |    17|
|475   |            reg_316                                  |xsdb_register__parameterized45_144           |    16|
|476   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_175                       |    16|
|477   |            reg_317                                  |xsdb_register__parameterized46_145           |    16|
|478   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_174                       |    16|
|479   |            reg_318                                  |xsdb_register__parameterized47_146           |    16|
|480   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_173                       |    16|
|481   |            reg_319                                  |xsdb_register__parameterized48_147           |    16|
|482   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_172                       |    16|
|483   |            reg_31A                                  |xsdb_register__parameterized49_148           |    16|
|484   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_171                       |    16|
|485   |            reg_31B                                  |xsdb_register__parameterized50_149           |    16|
|486   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_170                       |    16|
|487   |            reg_31C                                  |xsdb_register__parameterized51_150           |    16|
|488   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_169                       |    16|
|489   |            reg_31D                                  |xsdb_register__parameterized52_151           |    16|
|490   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_168                       |    16|
|491   |            reg_31E                                  |xsdb_register__parameterized53_152           |    16|
|492   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_167                       |    16|
|493   |            reg_31F                                  |xsdb_register__parameterized54_153           |    16|
|494   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_166                       |    16|
|495   |            reg_320                                  |xsdb_register__parameterized55_154           |    16|
|496   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_165                       |    16|
|497   |            reg_333                                  |xsdb_register__parameterized56_155           |    16|
|498   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_164                       |    16|
|499   |            reg_334                                  |xsdb_register__parameterized57_156           |    18|
|500   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_163                        |    18|
|501   |            reg_344                                  |xsdb_register__parameterized58_157           |    16|
|502   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_162                       |    16|
|503   |            reg_345                                  |xsdb_register__parameterized59_158           |    16|
|504   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_161                       |    16|
|505   |            reg_346                                  |xsdb_register__parameterized60_159           |    16|
|506   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_160                       |    16|
|507   |          U_PATTERN_HANDLER                          |pattern_handler_73                           |  1328|
|508   |            bit_err_counter                          |ibert_accumulator_79                         |   147|
|509   |            \gen16.patchk16                          |ibert_pat_chk_80                             |   652|
|510   |              i_ones_counter                         |ibert_ones_counter_92                        |    46|
|511   |              patgen_rx                              |ibert_pat_gen_93                             |   424|
|512   |                pattern_15bit                        |prbs15_94                                    |    64|
|513   |                  \bit16.p15_16                      |prbs15_16_103                                |    64|
|514   |                pattern_23bit                        |prbs23_95                                    |    80|
|515   |                  \bit16.p23_16                      |prbs23_16_102                                |    80|
|516   |                pattern_31bit                        |prbs31_96                                    |   112|
|517   |                  \bit16.p31_16                      |prbs31_16_101                                |   112|
|518   |                pattern_7bit                         |prbs7_97                                     |    48|
|519   |                  \bit16.p7_16                       |prbs7_16_100                                 |    48|
|520   |                pattern_clk2                         |clk_2bit_98                                  |    22|
|521   |                pattern_clk20                        |clk_20bit_99                                 |    46|
|522   |            \gen16.patgen16                          |ibert_pat_gen_81                             |   273|
|523   |              pattern_15bit                          |prbs15_84                                    |    59|
|524   |                \bit16.p15_16                        |prbs15_16_91                                 |    59|
|525   |              pattern_23bit                          |prbs23_85                                    |    67|
|526   |                \bit16.p23_16                        |prbs23_16_90                                 |    67|
|527   |              pattern_31bit                          |prbs31_86                                    |    83|
|528   |                \bit16.p31_16                        |prbs31_16_89                                 |    83|
|529   |              pattern_7bit                           |prbs7_87                                     |    43|
|530   |                \bit16.p7_16                         |prbs7_16_88                                  |    43|
|531   |            rx_word_counter                          |ibert_accumulator_82                         |   147|
|532   |            u_lev                                    |xfer_level_83                                |     4|
|533   |          U_RESET_CONTROLLER                         |gtpe2_reset_controller_74                    |    66|
|534   |          U_RXUSRCLK2_FREQ_COUNTER                   |ibert_freq_counter_75                        |   126|
|535   |          U_RXUSRCLK_FREQ_COUNTER                    |ibert_freq_counter_76                        |   126|
|536   |          U_TXUSRCLK2_FREQ_COUNTER                   |ibert_freq_counter_77                        |   126|
|537   |          U_TXUSRCLK_FREQ_COUNTER                    |ibert_freq_counter_78                        |   126|
|538   |        \CH[3].u_ch                                  |gtpe2_channel_slave__parameterized2          |  3584|
|539   |          U_CHANNEL_REGS                             |gtpe2_channel_regs__parameterized2           |  1624|
|540   |            U_XSDB_SLAVE                             |chipscope_xsdb_slave__parameterized0         |   616|
|541   |            reg_20A                                  |xsdb_register                                |    16|
|542   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_72                         |    16|
|543   |            reg_20B                                  |xsdb_register__parameterized0                |    16|
|544   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0_71         |    16|
|545   |            reg_20C                                  |xsdb_register__parameterized1                |    16|
|546   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_70                         |    16|
|547   |            reg_20D                                  |xsdb_register__parameterized2                |    16|
|548   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized1            |    16|
|549   |            reg_20E                                  |xsdb_register__parameterized3                |    16|
|550   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_69                         |    16|
|551   |            reg_20F                                  |xsdb_register__parameterized4                |    16|
|552   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized2            |    16|
|553   |            reg_210                                  |xsdb_register__parameterized5                |    16|
|554   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_68                         |    16|
|555   |            reg_211                                  |xsdb_register__parameterized6                |    16|
|556   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_67                         |    16|
|557   |            reg_212                                  |xsdb_register__parameterized7                |    16|
|558   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized3            |    16|
|559   |            reg_213                                  |xsdb_register__parameterized8                |    17|
|560   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized4            |    17|
|561   |            reg_214                                  |xsdb_register__parameterized9                |    18|
|562   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized0            |    18|
|563   |            reg_215                                  |xsdb_register__parameterized10               |    16|
|564   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized5            |    16|
|565   |            reg_216                                  |xsdb_register__parameterized11               |    16|
|566   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized6            |    16|
|567   |            reg_217                                  |xsdb_register__parameterized12               |    16|
|568   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_66                         |    16|
|569   |            reg_218                                  |xsdb_register__parameterized13               |    16|
|570   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_65                         |    16|
|571   |            reg_219                                  |xsdb_register__parameterized14               |    16|
|572   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_64                         |    16|
|573   |            reg_21A                                  |xsdb_register__parameterized15               |    16|
|574   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized7            |    16|
|575   |            reg_21B                                  |xsdb_register__parameterized16               |    16|
|576   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_63                         |    16|
|577   |            reg_21C                                  |xsdb_register__parameterized17               |    16|
|578   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_62                         |    16|
|579   |            reg_21D                                  |xsdb_register__parameterized18               |    16|
|580   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_61                         |    16|
|581   |            reg_21E                                  |xsdb_register__parameterized19               |    16|
|582   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_60                        |    16|
|583   |            reg_21F                                  |xsdb_register__parameterized20               |    16|
|584   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_59                        |    16|
|585   |            reg_220                                  |xsdb_register__parameterized21               |    16|
|586   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_58                        |    16|
|587   |            reg_221                                  |xsdb_register__parameterized22               |    16|
|588   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_57                        |    16|
|589   |            reg_222                                  |xsdb_register__parameterized23               |    16|
|590   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_56                        |    16|
|591   |            reg_223                                  |xsdb_register__parameterized24               |    16|
|592   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_55                        |    16|
|593   |            reg_224                                  |xsdb_register__parameterized25               |    16|
|594   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_54                        |    16|
|595   |            reg_225                                  |xsdb_register__parameterized26               |    16|
|596   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_53                        |    16|
|597   |            reg_226                                  |xsdb_register__parameterized27               |    16|
|598   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_52                        |    16|
|599   |            reg_300                                  |xsdb_register__parameterized29               |    16|
|600   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized9            |    16|
|601   |            reg_302                                  |xsdb_register__parameterized30               |    16|
|602   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_51                        |    16|
|603   |            reg_303                                  |xsdb_register__parameterized31_23            |    16|
|604   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_50                        |    16|
|605   |            reg_304                                  |xsdb_register__parameterized32               |    16|
|606   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_49                        |    16|
|607   |            reg_305                                  |xsdb_register__parameterized33               |    16|
|608   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_48                        |    16|
|609   |            reg_306                                  |xsdb_register__parameterized34               |    16|
|610   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__xdcDup__20               |    16|
|611   |            reg_307                                  |xsdb_register__parameterized35               |    16|
|612   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_47                        |    16|
|613   |            reg_308                                  |xsdb_register__parameterized36               |    16|
|614   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_46                        |    16|
|615   |            reg_30E                                  |xsdb_register__parameterized37               |    16|
|616   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__xdcDup__8                |    16|
|617   |            reg_30F                                  |xsdb_register__parameterized38               |    17|
|618   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized10_45        |    17|
|619   |            reg_310                                  |xsdb_register__parameterized39               |    16|
|620   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__xdcDup__4                |    16|
|621   |            reg_311                                  |xsdb_register__parameterized40               |    17|
|622   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized10_44        |    17|
|623   |            reg_312                                  |xsdb_register__parameterized41               |    16|
|624   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__xdcDup__12               |    16|
|625   |            reg_313                                  |xsdb_register__parameterized42               |    17|
|626   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized10_43        |    17|
|627   |            reg_314                                  |xsdb_register__parameterized43               |    16|
|628   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat__xdcDup__16               |    16|
|629   |            reg_315                                  |xsdb_register__parameterized44               |    17|
|630   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized10           |    17|
|631   |            reg_316                                  |xsdb_register__parameterized45               |    16|
|632   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_42                        |    16|
|633   |            reg_317                                  |xsdb_register__parameterized46               |    16|
|634   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_41                        |    16|
|635   |            reg_318                                  |xsdb_register__parameterized47               |    16|
|636   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_40                        |    16|
|637   |            reg_319                                  |xsdb_register__parameterized48               |    16|
|638   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_39                        |    16|
|639   |            reg_31A                                  |xsdb_register__parameterized49               |    16|
|640   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_38                        |    16|
|641   |            reg_31B                                  |xsdb_register__parameterized50               |    16|
|642   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_37                        |    16|
|643   |            reg_31C                                  |xsdb_register__parameterized51               |    16|
|644   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_36                        |    16|
|645   |            reg_31D                                  |xsdb_register__parameterized52               |    16|
|646   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_35                        |    16|
|647   |            reg_31E                                  |xsdb_register__parameterized53               |    16|
|648   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_34                        |    16|
|649   |            reg_31F                                  |xsdb_register__parameterized54               |    16|
|650   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_33                        |    16|
|651   |            reg_320                                  |xsdb_register__parameterized55               |    16|
|652   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_32                        |    16|
|653   |            reg_333                                  |xsdb_register__parameterized56               |    16|
|654   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_31                        |    16|
|655   |            reg_334                                  |xsdb_register__parameterized57               |    18|
|656   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_30                         |    18|
|657   |            reg_344                                  |xsdb_register__parameterized58_24            |    16|
|658   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_29                        |    16|
|659   |            reg_345                                  |xsdb_register__parameterized59_25            |    16|
|660   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_28                        |    16|
|661   |            reg_346                                  |xsdb_register__parameterized60_26            |    16|
|662   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_27                        |    16|
|663   |          U_PATTERN_HANDLER                          |pattern_handler                              |  1328|
|664   |            bit_err_counter                          |ibert_accumulator                            |   147|
|665   |            \gen16.patchk16                          |ibert_pat_chk                                |   652|
|666   |              i_ones_counter                         |ibert_ones_counter                           |    46|
|667   |              patgen_rx                              |ibert_pat_gen_13                             |   424|
|668   |                pattern_15bit                        |prbs15_14                                    |    64|
|669   |                  \bit16.p15_16                      |prbs15_16_22                                 |    64|
|670   |                pattern_23bit                        |prbs23_15                                    |    80|
|671   |                  \bit16.p23_16                      |prbs23_16_21                                 |    80|
|672   |                pattern_31bit                        |prbs31_17                                    |   112|
|673   |                  \bit16.p31_16                      |prbs31_16_20                                 |   112|
|674   |                pattern_7bit                         |prbs7_18                                     |    48|
|675   |                  \bit16.p7_16                       |prbs7_16_19                                  |    48|
|676   |                pattern_clk2                         |clk_2bit                                     |    22|
|677   |                pattern_clk20                        |clk_20bit                                    |    46|
|678   |            \gen16.patgen16                          |ibert_pat_gen                                |   273|
|679   |              pattern_15bit                          |prbs15                                       |    59|
|680   |                \bit16.p15_16                        |prbs15_16                                    |    59|
|681   |              pattern_23bit                          |prbs23                                       |    67|
|682   |                \bit16.p23_16                        |prbs23_16                                    |    67|
|683   |              pattern_31bit                          |prbs31                                       |    83|
|684   |                \bit16.p31_16                        |prbs31_16                                    |    83|
|685   |              pattern_7bit                           |prbs7                                        |    43|
|686   |                \bit16.p7_16                         |prbs7_16                                     |    43|
|687   |            rx_word_counter                          |ibert_accumulator_12                         |   147|
|688   |            u_lev                                    |xfer_level                                   |     4|
|689   |          U_RESET_CONTROLLER                         |gtpe2_reset_controller                       |    66|
|690   |          U_RXUSRCLK2_FREQ_COUNTER                   |ibert_freq_counter                           |   126|
|691   |          U_RXUSRCLK_FREQ_COUNTER                    |ibert_freq_counter_9                         |   126|
|692   |          U_TXUSRCLK2_FREQ_COUNTER                   |ibert_freq_counter_10                        |   126|
|693   |          U_TXUSRCLK_FREQ_COUNTER                    |ibert_freq_counter_11                        |   126|
|694   |        u_common                                     |gtpe2_common_slave                           |   471|
|695   |          U_COMPLEX_REGS                             |gtpe2_common_regs                            |   451|
|696   |            U_XSDB_SLAVE                             |chipscope_xsdb_slave__parameterized1         |   218|
|697   |            reg_200                                  |xsdb_register__parameterized61               |    18|
|698   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized11           |    18|
|699   |            reg_201                                  |xsdb_register__parameterized62               |    16|
|700   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_8                          |    16|
|701   |            reg_202                                  |xsdb_register__parameterized63               |    16|
|702   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl__parameterized12           |    16|
|703   |            reg_203                                  |xsdb_register__parameterized64               |    16|
|704   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl_7                          |    16|
|705   |            reg_204                                  |xsdb_register__parameterized65               |    16|
|706   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_6                         |    16|
|707   |            reg_205                                  |xsdb_register__parameterized66               |    16|
|708   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_5                         |    16|
|709   |            reg_300                                  |xsdb_register__parameterized67               |    16|
|710   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_4                         |    16|
|711   |            reg_301                                  |xsdb_register__parameterized68               |    16|
|712   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_3                         |    16|
|713   |            reg_302                                  |xsdb_register__parameterized69               |    16|
|714   |              \I_EN_CTL_EQ1.U_CTL                    |xsdb_register_ctl                            |    16|
|715   |            reg_303                                  |xsdb_register__parameterized31               |    16|
|716   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_2                         |    16|
|717   |            reg_344                                  |xsdb_register__parameterized58               |    16|
|718   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_1                         |    16|
|719   |            reg_345                                  |xsdb_register__parameterized59               |    16|
|720   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat_0                         |    16|
|721   |            reg_346                                  |xsdb_register__parameterized60               |    16|
|722   |              \I_EN_STAT_EQ1.U_STAT                  |xsdb_register_stat                           |    16|
|723   |          u_clocking                                 |gtpe2_quad_clocking                          |     5|
|724   |      bscan_inst                                     |cs_bscan                                     |     1|
|725   |      u_bufr                                         |cs_bufr                                      |     1|
+------+-----------------------------------------------------+---------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:46 ; elapsed = 00:01:56 . Memory (MB): peak = 1052.281 ; gain = 748.574
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 649 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:09 ; elapsed = 00:01:38 . Memory (MB): peak = 1052.281 ; gain = 459.047
Synthesis Optimization Complete : Time (s): cpu = 00:01:46 ; elapsed = 00:01:56 . Memory (MB): peak = 1052.281 ; gain = 748.574
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 391 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 8 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 8 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
238 Infos, 312 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:52 ; elapsed = 00:02:03 . Memory (MB): peak = 1052.281 ; gain = 760.047
INFO: [Common 17-1381] The checkpoint 'D:/demo_ax7101/demo/13_iber_demo_1g/ibert_7series_gtp_0_example/ibert_7series_gtp_0_example.runs/synth_1/example_ibert_7series_gtp_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file example_ibert_7series_gtp_0_utilization_synth.rpt -pb example_ibert_7series_gtp_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 1052.281 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jul  3 20:02:42 2018...
