# CVA6 OpenHW Regression èƒ½åŠ›å»ºè®¾ - æ‰§è¡Œè®¡åˆ’

**ç‰ˆæœ¬**: v2.0ï¼ˆåŸºäºå®é™…ç¯å¢ƒçŠ¶æ€æ›´æ–°ï¼‰
**åˆ›å»ºæ—¥æœŸ**: 2026-01-18
**è®¡åˆ’ç±»å‹**: æ˜å¤©é¢†å¯¼æ±‡æŠ¥ + 12å‘¨æ‰§è¡Œè·¯çº¿å›¾

---

## æ‰§è¡Œæ‘˜è¦

**ç›®æ ‡**: ä¸º CVA6 å»ºç«‹ OpenHW è‡ªä¸»å¯æ§çš„ CI/Regression èƒ½åŠ›

**æ—¶é—´çº¿**: 12 å‘¨ï¼ˆç°å®ç‰ˆï¼Œæ ¸å¿ƒåŠŸèƒ½ä¼˜å…ˆï¼‰

**ä¼˜å…ˆçº§**:
1. APU testbench ä¸‰ä»¿çœŸå™¨æ”¯æŒï¼ˆVerilator âœ… + DSim ğŸŸ¡ + Questa âœ…ï¼‰
2. GitHub Actions PR CIï¼ˆåŸºäº Verilatorï¼‰
3. UVM testbench DSim/Questa ç§»æ¤ï¼ˆé‡ç‚¹æ”»åšï¼‰
4. Weekly regression è‡ªåŠ¨åŒ–
5. å…¬å¼€æŠ¥å‘Šç½‘ç«™

**å›¢é˜Ÿ**: 1 äººï¼ˆæ‚¨ï¼‰

**ç°æœ‰åŸºç¡€è®¾æ–½** âœ…:
- âœ… Verilator v5.008 å·²å®‰è£…å¹¶å¯è¿è¡Œ
- âœ… Spike ISS å·²å®‰è£…å¹¶å¯è¿è¡Œ
- âœ… QuestaSim å·²å®‰è£…
- ğŸŸ¡ DSim å·²å®‰è£…ï¼Œtestharness å¯è¿è¡ŒåŸºæœ¬æµ‹è¯•ï¼ˆrv64ui-p-addï¼‰
- âŒ DSim UVM å­˜åœ¨ç¼–è¯‘é”™è¯¯ï¼ˆSVè¯­æ³•ã€UVMå®ã€åŒ…å¯¼å…¥æ··åˆé—®é¢˜ï¼‰

**å…³é”®å‘ç°**ï¼ˆåŸºäºä»£ç æ¢ç´¢ï¼‰:
- CVA6 å·²æœ‰å®Œæ•´çš„ DSim æ”¯æŒæ¡†æ¶ï¼ˆ`verif/core-v-verif/mk/uvmt/dsim.mk`ï¼‰
- å­˜åœ¨ DSIM ç‰¹å®šçš„ä»£ç è·¯å¾„ï¼ˆ`ifdef DSIM`ï¼‰
- å¯å¤ç”¨èµ„æºä¸°å¯Œï¼ˆMakefileã€è„šæœ¬ã€testbench ç»“æ„ï¼‰
- ä¸»è¦æŒ‘æˆ˜ï¼šDSim å¯¹ SV è¯­æ³•çš„ä¸¥æ ¼æ€§å¯¼è‡´ UVM ç¼–è¯‘å¤±è´¥

---

## ä¸€ã€æ–‡æ¡£ä½“ç³»è§„åˆ’ï¼ˆ9 ä¸ªæ¨¡å—ï¼‰

### 1.1 ä»“åº“æ–‡æ¡£ï¼ˆCVA6 repo: `docs/ci/` æˆ– `verif/docs/ci/`ï¼‰

**æŠ€æœ¯æ–‡æ¡£**ï¼ˆé¢å‘å¼€å‘è€…å’Œ CI ç»´æŠ¤è€…ï¼‰:

1. **`00_overview.md`**
   - CI ç³»ç»Ÿæ€»ä½“æ¶æ„å›¾
   - å½“å‰çŠ¶æ€ vs ç›®æ ‡çŠ¶æ€å¯¹æ¯”
   - å…³é”®æ–‡ä»¶æ¸…å•å’Œç´¢å¼•

2. **`01_ci_for_beginners.md`**
   - CI åŸºç¡€æ¦‚å¿µï¼ˆsmoke testã€regressionã€coverageï¼‰
   - PR-level vs nightly/weekly åŒºåˆ«
   - æœ€å° CI é—­ç¯ç¤ºä¾‹
   - å¸¸è§ CI å¤±è´¥ç±»å‹å’Œæ’æŸ¥è·¯å¾„

3. **`02_current_cva6_ci_inventory.md`**
   - å½“å‰ GitLab CI æ¸…å•ï¼ˆ.gitlab-ci.yml è§£æï¼‰
   - å½“å‰ GitHub Actions æ¸…å•
   - ç°æœ‰æµ‹è¯•çŸ©é˜µ
   - ç°æœ‰å·¥å…·é“¾å’Œä¾èµ–

4. **`03_how_ci_runs_end_to_end.md`**
   - CI è§¦å‘æµç¨‹ï¼ˆpush â†’ build â†’ test â†’ reportï¼‰
   - æ¯ä¸ª job çš„è¯¦ç»†è¯´æ˜
   - Artifacts æµè½¬
   - Dashboard æ›´æ–°æœºåˆ¶

5. **`05_ci_contract.md`**
   - CI ä¿è¯ä»€ä¹ˆï¼ˆPASS ä»£è¡¨ä»€ä¹ˆï¼‰
   - CI ä¸ä¿è¯ä»€ä¹ˆï¼ˆé™åˆ¶å’Œè¾¹ç•Œï¼‰
   - SLA å®šä¹‰ï¼ˆè¿è¡Œæ—¶é—´ã€æˆåŠŸç‡ï¼‰
   - å¤±è´¥å¤„ç†ç­–ç•¥

6. **`06_ci_triage_playbook.md`**
   - CI å¤±è´¥åˆ†ç±»å†³ç­–æ ‘
   - æ¯ç§å¤±è´¥çš„æ’æŸ¥æ­¥éª¤
   - å¸¸è§é—®é¢˜å’Œè§£å†³æ–¹æ¡ˆ
   - Escalation æµç¨‹

7. **`07_test_and_regression_strategy.md`**
   - æµ‹è¯•åˆ†å±‚ç­–ç•¥ï¼ˆsmoke/nightly/weeklyï¼‰
   - æµ‹è¯•é€‰æ‹©åŸåˆ™
   - Coverage ç›®æ ‡
   - Testlist ç»´æŠ¤è§„èŒƒ

8. **`08_runner_and_license_checklist.md`**
   - Self-hosted runner ç¯å¢ƒè¦æ±‚
   - License é…ç½®æ£€æŸ¥æ¸…å•
   - å·¥å…·ç‰ˆæœ¬é”å®šç­–ç•¥
   - æ•…éšœæ’æŸ¥å‘½ä»¤

9. **`09_glossary.md`**
   - CI æœ¯è¯­è¡¨ï¼ˆä¸­è‹±æ–‡å¯¹ç…§ï¼‰
   - CVA6 ç‰¹å®šæœ¯è¯­
   - å·¥å…·å’Œå‘½ä»¤é€ŸæŸ¥

### 1.2 Wiki æ–‡æ¡£ï¼ˆOpenHW å†…éƒ¨ Wikiï¼‰

**å…¥é—¨å’Œåä½œæ–‡æ¡£**ï¼ˆé¢å‘æ–°äººå’Œç®¡ç†å±‚ï¼‰:

1. **å¿«é€Ÿå¼€å§‹æŒ‡å—**
   - 5 åˆ†é’Ÿè·‘é€šç¬¬ä¸€ä¸ª CI
   - å¸¸ç”¨å‘½ä»¤é€ŸæŸ¥å¡
   - é—®é¢˜æ±‚åŠ©æ¸ é“

2. **æ¯å‘¨ CI çŠ¶æ€æŠ¥å‘Šæ¨¡æ¿**
   - Tests run / passed / failed
   - Coverage è¶‹åŠ¿
   - æ–°å¢/ä¿®å¤çš„é—®é¢˜
   - ä¸‹å‘¨è®¡åˆ’

3. **CI å˜æ›´ç”³è¯·æ¨¡æ¿**
   - æ·»åŠ æ–°æµ‹è¯•çš„æµç¨‹
   - ä¿®æ”¹ CI é…ç½®çš„ review æµç¨‹

---

---

## ä¸€ã€å¯å¤ç”¨èµ„æºåˆ†æï¼ˆå·²æœ‰åŸºç¡€ï¼‰

### 1.1 ä»¿çœŸå™¨æ”¯æŒç°çŠ¶

| ä»¿çœŸå™¨ | Testharness | UVM | çŠ¶æ€ | å¯å¤ç”¨æ€§ |
|--------|------------|-----|------|---------|
| **Verilator** | âœ… å®Œå…¨æ”¯æŒ | âŒ ä¸æ”¯æŒUVM | ç”Ÿäº§å¯ç”¨ | â­â­â­â­â­ 100% |
| **Spike** | âœ… ISSå‚è€ƒ | âœ… Tandem | ç”Ÿäº§å¯ç”¨ | â­â­â­â­â­ 100% |
| **VCS** | âœ… å®Œå…¨æ”¯æŒ | âœ… å®Œå…¨æ”¯æŒ | GitLab CIä½¿ç”¨ | â­â­â­â­ 80% å¯å‚è€ƒ |
| **QuestaSim** | âœ… å·²å®‰è£… | ğŸŸ¡ éœ€éªŒè¯ | éœ€é…ç½® | â­â­â­â­ 90% å¯å¤ç”¨ |
| **DSim** | ğŸŸ¡ åŸºæœ¬å¯ç”¨ | âŒ ç¼–è¯‘å¤±è´¥ | éœ€ä¿®å¤ | â­â­â­ 60% éœ€è°ƒè¯• |
| **Xcelium** | âœ… éƒ¨åˆ†æ”¯æŒ | ğŸŸ¡ éƒ¨åˆ†æ”¯æŒ | æœªéªŒè¯ | â­â­ 30% å‚è€ƒ |

### 1.2 å…³é”®å¯å¤ç”¨æ–‡ä»¶

**Makefile å’Œè„šæœ¬** (â­â­â­â­â­ é«˜åº¦å¯å¤ç”¨):
- `verif/sim/Makefile` - é€šç”¨ä»¿çœŸå™¨ç¼–è¯‘/è¿è¡Œæ¡†æ¶
- `verif/sim/cva6.py` - å‚æ•°åŒ–æµ‹è¯•æ‰§è¡Œå¼•æ“
- `verif/sim/setup-env.sh` - ç¯å¢ƒå˜é‡è®¾ç½®
- `verif/regress/*.sh` - 28ä¸ªå›å½’æµ‹è¯•è„šæœ¬æ¨¡æ¿
- `verif/core-v-verif/mk/uvmt/dsim.mk` - **DSim ä¸“ç”¨ Makefile**

**Testbench åŸºç¡€è®¾æ–½** (â­â­â­â­ éœ€å°‘é‡ä¿®æ”¹):
- `corev_apu/tb/ariane_testharness.sv` - APU testbench é¡¶å±‚
- `corev_apu/tb/ariane_tb.sv` - TB ä¸»æ¨¡å—
- `verif/tb/uvmt/uvmt_cva6_tb.sv` - UVM TB é¡¶å±‚
- `verif/env/uvme/` - UVM ç¯å¢ƒï¼ˆéœ€ä¿®å¤ DSim å…¼å®¹æ€§ï¼‰

**CI é…ç½®** (â­â­â­â­ å¯ç›´æ¥æ‰©å±•):
- `.github/workflows/ci.yml` - GitHub Actions çŸ©é˜µé…ç½®
- `.gitlab-ci.yml` - GitLab CI å‚è€ƒï¼ˆ6é˜¶æ®µæµç¨‹ï¼‰

**å·²çŸ¥çš„ DSim ç‰¹å®šä»£ç ** (â­â­â­ éœ€ç†è§£å’Œæ‰©å±•):
```systemverilog
// verif/core-v-verif/cv32e40p/env/corev-dv/target/cv32e40p/riscv_core_setting.sv
`ifdef DSIM
  privileged_reg_t implemented_csr[] = { ... };  // åŠ¨æ€æ•°ç»„
`else
  const privileged_reg_t implemented_csr[] = { ... };  // å¸¸é‡æ•°ç»„
`endif
```

### 1.3 DSim å·²æœ‰æ”¯æŒåˆ†æ

**ä½ç½®**: `verif/core-v-verif/mk/uvmt/dsim.mk`

**å…³é”®é…ç½®**:
```makefile
# ç¼–è¯‘é€‰é¡¹
DSIM_CMP_FLAGS = $(TIMESCALE) $(SV_CMP_FLAGS) -top uvmt_$(CV_CORE_LC)_tb

# é”™è¯¯æŠ‘åˆ¶ï¼ˆå·²çŸ¥é—®é¢˜ï¼‰
DSIM_ERR_SUPPRESS = MultiBlockWrite:ReadingOutputModport

# Coverage é…ç½®
DSIM_COMPILE_ARGS += -code-cov block -code-cov-scope-specs $(DSIM_CODE_COV_SCOPE)

# DPI åº“é“¾æ¥
-sv_lib $(UVM_HOME)/src/dpi/libuvm_dpi.so
-sv_lib $(DPI_DASM_LIB)
-sv_lib $(abspath $(SVLIB_LIB))
```

**å¯å¤ç”¨**:
- âœ… ç¼–è¯‘ flags æ¨¡æ¿
- âœ… Coverage é…ç½®æ–¹æ¡ˆ
- âœ… DPI é“¾æ¥æ–¹æ³•
- âœ… é”™è¯¯æŠ‘åˆ¶è§„åˆ™
- ğŸŸ¡ éœ€è¦ä¿®å¤ UVM éƒ¨åˆ†çš„å…¼å®¹æ€§

---

## äºŒã€12å‘¨æ‰§è¡Œè®¡åˆ’ï¼ˆæ ¸å¿ƒåŠŸèƒ½ä¼˜å…ˆï¼‰

### é˜¶æ®µåˆ’åˆ†

**Phase 1 (Week 1-3)**: åŸºç¡€å·©å›º - Verilator + DSim Testharness
**Phase 2 (Week 4-6)**: GitHub Actions + QuestaSim APU
**Phase 3 (Week 7-10)**: DSim/Questa UVM ç§»æ¤ï¼ˆæ ¸å¿ƒæ”»åšï¼‰
**Phase 4 (Week 11-12)**: Weekly Regression + æŠ¥å‘Šç³»ç»Ÿ

---

### Week 1: ç¯å¢ƒéªŒè¯ + DSim Testharness è°ƒè¯•

**ç›®æ ‡**: éªŒè¯ç°æœ‰å·¥å…·ï¼Œä¿®å¤ DSim testharness çš„å·²çŸ¥é—®é¢˜

#### æœ¬å‘¨ä»»åŠ¡æ¨¡å—

**æ¨¡å— 1.1: ç¯å¢ƒåŸºçº¿éªŒè¯** (Day 1) âœ…
- éªŒè¯ Verilator + Spike smoke test é€šè¿‡ç‡
- éªŒè¯ QuestaSim å®‰è£…å’Œ license
- è®°å½•å·¥å…·ç‰ˆæœ¬å’Œç¯å¢ƒå˜é‡

**æ¨¡å— 1.2: DSim Testharness é—®é¢˜è¯Šæ–­** (Day 2-3) ğŸ”´ å…³é”®
- è¿è¡Œ DSim smoke testï¼Œè®°å½•æ‰€æœ‰å¤±è´¥æ¡ˆä¾‹
- åˆ†ç±»é”™è¯¯ï¼šè¯­æ³•é”™è¯¯ vs è¿è¡Œæ—¶é”™è¯¯
- åˆ›å»ºé—®é¢˜æ¸…å•å’Œä¼˜å…ˆçº§æ’åº

**æ¨¡å— 1.3: DSim è¯­æ³•é—®é¢˜ä¿®å¤** (Day 4-5)
- ä¿®å¤ interface/modport è­¦å‘Šï¼ˆMultiBlockWriteï¼‰
- ä¿®å¤ const æ•°ç»„å£°æ˜é—®é¢˜
- éªŒè¯ä¿®å¤åè‡³å°‘ 10 ä¸ªæµ‹è¯•é€šè¿‡

#### å¯éªŒè¯äº¤ä»˜ç‰©
- [x] æ–‡æ¡£å·²å®Œæˆï¼š`docs/ci/*.md` (9ä¸ªæ–‡æ¡£)
- [ ] DSim smoke test é€šè¿‡ç‡ >80% (è‡³å°‘ 8/10 æµ‹è¯•)
- [ ] DSim é—®é¢˜æ¸…å•å’Œä¿®å¤è®°å½•
- [ ] ç¯å¢ƒé…ç½®æ–‡æ¡£æ›´æ–°ï¼ˆDSim ç‰¹å®šé…ç½®ï¼‰

#### æœ¬å‘¨ä¾èµ–
- âœ… Verilator v5.008 (å·²å®‰è£…)
- âœ… Spike (å·²å®‰è£…)
- âœ… QuestaSim (å·²å®‰è£…)
- âœ… DSim (å·²å®‰è£…ï¼Œéœ€è°ƒè¯•)

#### å…³é”®å‘½ä»¤
```bash
# éªŒè¯ Verilator baseline
cd verif/sim
DV_SIMULATORS=veri-testharness,spike \
DV_TARGET=cv64a6_imafdc_sv39 \
bash ../regress/smoke-tests-cv64a6_imafdc_sv39.sh

# è¿è¡Œ DSim smoke testï¼ˆå½“å‰å¯éƒ¨åˆ†é€šè¿‡ï¼‰
cd verif/sim
make -C ../core-v-verif/mk SIMULATOR=dsim comp
# è®°å½•æ¯ä¸ªæµ‹è¯•çš„ç»“æœ
```

#### é£é™©ä¸è§„é¿
| é£é™© | æ¦‚ç‡ | å½±å“ | è§„é¿ç­–ç•¥ |
|------|------|------|---------|
| DSim è¯­æ³•é”™è¯¯æ•°é‡è¶…é¢„æœŸ | é«˜ | ä¸­ | åˆ†æ‰¹ä¿®å¤ï¼Œå…ˆè§£å†³é«˜é¢‘é”™è¯¯ |
| Interface å…¼å®¹æ€§é—®é¢˜å¤æ‚ | ä¸­ | é«˜ | å‚è€ƒ core-v-verif çš„ DSim é…ç½® |

---

### Week 2: DSim Testharness å®Œæˆ + Verilator ä¼˜åŒ–

**ç›®æ ‡**: è¾¾åˆ° DSim testharness ç”Ÿäº§å¯ç”¨ï¼Œä¼˜åŒ– Verilator æ€§èƒ½

#### æœ¬å‘¨ä»»åŠ¡æ¨¡å—

**æ¨¡å— 2.1: DSim Testharness å®Œæˆ** (Day 1-2)
- ä¿®å¤å‰©ä½™è¯­æ³•é—®é¢˜
- è¾¾åˆ° smoke test 100% é€šè¿‡ï¼ˆè‡³å°‘ 20 ä¸ªæµ‹è¯•ï¼‰
- åˆ›å»º `verif/regress/smoke-tests-dsim-cv64a6.sh`

**æ¨¡å— 2.2: Verilator æ€§èƒ½ä¼˜åŒ–** (Day 3)
- æµ‹è¯• Verilator v5.030ï¼ˆæœ€æ–°ç‰ˆæœ¬ï¼‰
- ä¼˜åŒ–ç¼–è¯‘é€‰é¡¹ï¼ˆ-O3, --threadsï¼‰
- Benchmark ç¼–è¯‘å’Œä»¿çœŸæ—¶é—´

**æ¨¡å— 2.3: QuestaSim APU Testharness éªŒè¯** (Day 4-5)
- éªŒè¯ QuestaSim testharness å¯è¿è¡Œ
- åˆ›å»º `verif/regress/smoke-tests-questa-cv64a6.sh`
- å¯¹æ¯”ä¸‰ç§ä»¿çœŸå™¨æ€§èƒ½

#### å¯éªŒè¯äº¤ä»˜ç‰©
- [ ] DSim smoke test 100% é€šè¿‡ï¼ˆ20+ æµ‹è¯•ï¼‰
- [ ] `verif/regress/smoke-tests-dsim-cv64a6.sh` è„šæœ¬
- [ ] `verif/regress/smoke-tests-questa-cv64a6.sh` è„šæœ¬
- [ ] ä¸‰ä»¿çœŸå™¨æ€§èƒ½å¯¹æ¯”æŠ¥å‘Šï¼ˆMarkdownï¼‰

#### å…³é”®æŒ‡æ ‡
```
Verilator: ç¼–è¯‘ ~5 min, ä»¿çœŸ ~2 min/test
DSim:      ç¼–è¯‘ ~2 min, ä»¿çœŸ ~1 min/test (ç›®æ ‡)
QuestaSim: ç¼–è¯‘ ~3 min, ä»¿çœŸ ~1.5 min/test (ç›®æ ‡)
```

---

### Week 3: DSim ä»£ç è¦†ç›–ç‡ + æ–‡æ¡£å®Œå–„

**ç›®æ ‡**: å¯ç”¨ DSim coverageï¼Œå®Œæˆ Phase 1 äº¤ä»˜

#### æœ¬å‘¨ä»»åŠ¡æ¨¡å—

**æ¨¡å— 3.1: DSim Coverage é…ç½®** (Day 1-2)
- å¯ç”¨ `-code-cov block` é€‰é¡¹
- é…ç½® `ccov_scopes.txt` è¦†ç›–èŒƒå›´
- è¿è¡Œå¸¦ coverage çš„å›å½’æµ‹è¯•

**æ¨¡å— 3.2: Coverage æŠ¥å‘Šç”Ÿæˆ** (Day 3)
- åˆå¹¶å¤šä¸ªæµ‹è¯•çš„ coverage æ•°æ®åº“
- ç”Ÿæˆ HTML æŠ¥å‘Š
- åˆ†æè¦†ç›–ç‡æŒ‡æ ‡ï¼ˆç›®æ ‡ >60%ï¼‰

**æ¨¡å— 3.3: Phase 1 æ–‡æ¡£å’Œæ€»ç»“** (Day 4-5)
- æ›´æ–°æ‰€æœ‰æ–‡æ¡£ä¸ºæœ€ç»ˆç‰ˆæœ¬
- åˆ›å»º `PHASE1_DELIVERY_SUMMARY.md`
- å‡†å¤‡ä¸­æœŸæ±‡æŠ¥ææ–™

#### å¯éªŒè¯äº¤ä»˜ç‰©
- [ ] DSim coverage HTML æŠ¥å‘Š
- [ ] Coverage >60% (line coverage)
- [ ] Phase 1 å®Œæˆæ€»ç»“æ–‡æ¡£
- [ ] ä¸­æœŸæ±‡æŠ¥ PPT/Markdown

#### Phase 1 å®Œæˆæ ‡å‡†
- âœ… 3ç§ä»¿çœŸå™¨ testharness å…¨éƒ¨å¯ç”¨
- âœ… Smoke test è„šæœ¬å®Œæˆ
- âœ… åŸºç¡€ coverage æ”¶é›†å¯ç”¨
- âœ… æ–‡æ¡£ä½“ç³»å®Œæ•´

---

### Week 4: GitHub Actions PR Workflow

**ç›®æ ‡**: åˆ›å»º PR-level CIï¼Œå¿«é€Ÿåé¦ˆä»£ç å˜æ›´

#### æœ¬å‘¨ä»»åŠ¡æ¨¡å—

**æ¨¡å— 4.1: GitHub Actions Workflow è®¾è®¡** (Day 1-2)
- åˆ›å»º `.github/workflows/pr-apu-smoke.yml`
- é…ç½®æµ‹è¯•çŸ©é˜µï¼ˆVerilator + å¤šé…ç½®ï¼‰
- è®¾ç½® cache ç­–ç•¥ï¼ˆtoolchain, verilator, spikeï¼‰

**æ¨¡å— 4.2: PR è¯„è®ºé›†æˆ** (Day 3)
- å®ç°æµ‹è¯•ç»“æœè‡ªåŠ¨è¯„è®º
- å¤±è´¥æ—¶æ˜¾ç¤ºè¯¦ç»†æ—¥å¿—æ‘˜è¦
- æˆåŠŸæ—¶æ˜¾ç¤ºè¿è¡Œæ—¶é—´å’Œé€šè¿‡ç‡

**æ¨¡å— 4.3: ä¼˜åŒ–å’Œæµ‹è¯•** (Day 4-5)
- ä¼˜åŒ–è¿è¡Œæ—¶é—´ç›®æ ‡ <15 åˆ†é’Ÿ
- æµ‹è¯• cache å‘½ä¸­ç‡ >80%
- éªŒè¯å¤šä¸ª PR å¹¶è¡Œè¿è¡Œ

#### å¯éªŒè¯äº¤ä»˜ç‰©
- [ ] Self-hosted runner æˆåŠŸè¿è¡Œ Verilator smoke test
- [ ] GitHub Actions workflow: `.github/workflows/pr-smoke-verilator.yml`
- [ ] Cache å‘½ä¸­ç‡ >80%ï¼ˆtoolchain, verilator, spikeï¼‰
- [ ] æ–‡æ¡£ï¼š`03_how_ci_runs_end_to_end.md` (Verilator éƒ¨åˆ†)
- [ ] è¿è¡Œæ—¶é—´ <15 åˆ†é’Ÿï¼ˆsmoke testï¼‰

#### æœ¬å‘¨ä¾èµ–
- **Runner**: Self-hosted Linux runnerï¼ˆéœ€é…ç½®ï¼‰
- **æƒé™**: GitHub repo settingsï¼ˆæ·»åŠ  runnerï¼‰
- **å·¥å…·**: ä¸ Week 1 ç›¸åŒ

#### æ‰§è¡Œæ­¥éª¤
```bash
# Day 1: é…ç½® self-hosted runner
# åœ¨ runner æœºå™¨ä¸Šå®‰è£… GitHub Actions runner
# https://docs.github.com/en/actions/hosting-your-own-runners

# Day 2-3: åˆ›å»º workflow
# å‚è€ƒç°æœ‰ .github/workflows/ci.yml
# ç®€åŒ–ä¸ºä»… smoke testï¼ˆ5-10 ä¸ªä»£è¡¨æ€§æµ‹è¯•ï¼‰

# Day 4: æµ‹è¯• cache
# éªŒè¯ cache ç­–ç•¥ï¼ˆtoolchain, verilator, spikeï¼‰
# ç¬¬ä¸€æ¬¡è¿è¡Œ ~30 åˆ†é’Ÿ
# ç¬¬äºŒæ¬¡è¿è¡Œï¼ˆcache å‘½ä¸­ï¼‰~10 åˆ†é’Ÿ

# Day 5: æ–‡æ¡£
# è®°å½• workflow é…ç½®å’Œæ•…éšœæ’æŸ¥æ­¥éª¤
```

#### Workflow ç¤ºä¾‹
```yaml
name: PR Smoke Test (Verilator)
on: [pull_request]

jobs:
  verilator-smoke:
    runs-on: [self-hosted, linux, cva6]
    steps:
    - uses: actions/checkout@v4
      with:
        submodules: recursive

    - name: Cache toolchain
      uses: actions/cache@v3
      with:
        path: tools/riscv-toolchain/
        key: ${{ runner.os }}-toolchain-${{ hashFiles('ci/install-toolchain.sh') }}

    - name: Run Smoke Test
      run: |
        export RISCV=$PWD/tools/riscv-toolchain
        source verif/sim/setup-env.sh
        DV_SIMULATORS=veri-testharness,spike \
        DV_TARGET=cv64a6_imafdc_sv39 \
        bash verif/regress/smoke-tests-cv64a6_imafdc_sv39.sh

    - name: Upload Results
      uses: actions/upload-artifact@v4
      with:
        name: verilator-smoke-results
        path: verif/sim/out*
```

#### é£é™©ç‚¹ä¸è§„é¿
- **é£é™©**: Self-hosted runner ç£ç›˜ç©ºé—´ä¸è¶³
  - **è§„é¿**: å®šæœŸæ¸…ç† tmp/ å’Œ tools/ï¼ˆä¿ç•™ cacheï¼‰
- **é£é™©**: Cache å¤±æ•ˆå¯¼è‡´é‡å¤æ„å»º
  - **è§„é¿**: å›ºå®š hash keysï¼Œé¿å…é¢‘ç¹å˜æ›´å®‰è£…è„šæœ¬

#### éœ€è¦å¯¹é½çš„é—®é¢˜
- Self-hosted runner çš„æ ‡ç­¾å‘½åçº¦å®šï¼ˆå¦‚ `[self-hosted, linux, cva6]`ï¼‰
- æ˜¯å¦éœ€è¦åœ¨ PR è¯„è®ºä¸­æ˜¾ç¤ºæµ‹è¯•ç»“æœï¼Ÿ

---

### Week 5: QuestaSim APU Testbench é›†æˆ

**ç›®æ ‡**: å®Œæˆ QuestaSim APU testbench çš„å®Œæ•´é›†æˆ

#### æœ¬å‘¨ä»»åŠ¡æ¨¡å—

**æ¨¡å— 5.1: QuestaSim Makefile Targets** (Day 1-2)
- åœ¨ `verif/sim/Makefile` æ·»åŠ  questa-testharness
- é…ç½®ç¼–è¯‘é€‰é¡¹ï¼ˆvlog, vopt, vsimï¼‰
- æµ‹è¯• 10+ smoke tests

**æ¨¡å— 5.2: QuestaSim Coverage é…ç½®** (Day 3-4)
- é…ç½® code coverageï¼ˆvcoverï¼‰
- æµ‹è¯• coverage merge
- ç”Ÿæˆ HTML æŠ¥å‘Š

**æ¨¡å— 5.3: æ€§èƒ½å¯¹æ¯”å’Œæ–‡æ¡£** (Day 5)
- å¯¹æ¯” Verilator/DSim/Questa æ€§èƒ½
- æ›´æ–°æ–‡æ¡£ï¼šQuestaSim é…ç½®æŒ‡å—
- åˆ›å»ºæ•…éšœæ’æŸ¥ FAQ

#### å¯éªŒè¯äº¤ä»˜ç‰©
- [ ] `make questa-testharness` å¯ç”¨
- [ ] QuestaSim coverage æŠ¥å‘Š
- [ ] ä¸‰ä»¿çœŸå™¨å¯¹æ¯”æŠ¥å‘Šï¼ˆå®Œæ•´ç‰ˆï¼‰

---

### Week 6: Self-hosted Runner + Weekly Regression æ¡†æ¶

**ç›®æ ‡**: æ­å»º self-hosted runnerï¼Œè®¾è®¡ weekly regression

#### æœ¬å‘¨ä»»åŠ¡æ¨¡å—

**æ¨¡å— 6.1: Self-hosted Runner é…ç½®** (Day 1-2)
- å®‰è£… GitHub Actions runner
- é…ç½®æ ‡ç­¾ï¼ˆself-hosted, linux, cva6ï¼‰
- éªŒè¯ DSim/Questa license å¯ç”¨

**æ¨¡å— 6.2: Weekly Regression è„šæœ¬** (Day 3-4)
- åˆ›å»º `verif/regress/weekly-regression.sh`
- æ•´åˆæ‰€æœ‰æµ‹è¯•å¥—ä»¶ï¼ˆ~1000 testsï¼‰
- é…ç½®å¹¶è¡Œæ‰§è¡Œï¼ˆåˆ©ç”¨å¤šæ ¸ï¼‰

**æ¨¡å— 6.3: GitHub Actions Scheduled Workflow** (Day 5)
- åˆ›å»º `.github/workflows/weekly-regression.yml`
- é…ç½® cron è§¦å‘ï¼ˆæ¯å‘¨æ—¥ 00:00ï¼‰
- æµ‹è¯•æ‰‹åŠ¨è§¦å‘ï¼ˆworkflow_dispatchï¼‰

#### å¯éªŒè¯äº¤ä»˜ç‰©
- [ ] Self-hosted runner è¿è¡ŒæˆåŠŸ
- [ ] Weekly regression è„šæœ¬å®Œæˆ
- [ ] Scheduled workflow æµ‹è¯•é€šè¿‡

---

### Week 7-8: DSim UVM Testbench ç§»æ¤ï¼ˆç¬¬ä¸€é˜¶æ®µï¼‰

**ç›®æ ‡**: è§£å†³ DSim UVM ç¼–è¯‘é”™è¯¯ï¼Œå®ç°åŸºæœ¬ UVM æµ‹è¯•

#### Week 7 ä»»åŠ¡æ¨¡å—

**æ¨¡å— 7.1: UVM ç¼–è¯‘é”™è¯¯åˆ†æ** (Day 1-2) ğŸ”´ å…³é”®
- è¿è¡Œ DSim UVM ç¼–è¯‘ï¼Œæ”¶é›†æ‰€æœ‰é”™è¯¯
- åˆ†ç±»é”™è¯¯ï¼š
  - SystemVerilog è¯­æ³•é”™è¯¯
  - UVM å®å®šä¹‰é—®é¢˜
  - Package å¯¼å…¥é—®é¢˜
  - DPI-C é“¾æ¥é—®é¢˜
- åˆ›å»ºä¼˜å…ˆçº§ä¿®å¤æ¸…å•

**æ¨¡å— 7.2: SystemVerilog è¯­æ³•ä¿®å¤** (Day 3-5)
- ä¿®å¤ `const` æ•°ç»„å£°æ˜ï¼ˆæ·»åŠ  `ifdef DSIM`ï¼‰
- ä¿®å¤ interface ä½¿ç”¨é—®é¢˜
- ä¿®å¤æ—¶åºæ•æ„Ÿçš„è¯­å¥
- ç›®æ ‡ï¼šå‡å°‘ç¼–è¯‘é”™è¯¯ >50%

#### Week 8 ä»»åŠ¡æ¨¡å—

**æ¨¡å— 8.1: UVM å®å’ŒåŒ…é—®é¢˜ä¿®å¤** (Day 1-3)
- ä¿®å¤ UVM_* å®å®šä¹‰
- è§£å†³ package å¯¼å…¥é¡ºåºé—®é¢˜
- éªŒè¯ UVM åº“è·¯å¾„é…ç½®

**æ¨¡å— 8.2: DPI-C é›†æˆ** (Day 4-5)
- ä¿®å¤ DPI function å£°æ˜
- é“¾æ¥ libuvm_dpi.so
- é“¾æ¥ Spike DPI åº“
- éªŒè¯åŸºæœ¬ DPI è°ƒç”¨å¯ç”¨

#### å¯éªŒè¯äº¤ä»˜ç‰©
- [ ] DSim UVM ç¼–è¯‘é€šè¿‡ï¼ˆæ—  errorï¼‰
- [ ] è‡³å°‘ 1 ä¸ª UVM æµ‹è¯•è¿è¡ŒæˆåŠŸ
- [ ] UVM é—®é¢˜ä¿®å¤æ¸…å•å’Œè®°å½•

---

### Week 9-10: DSim/Questa UVM Testbench å®Œæˆï¼ˆç¬¬äºŒé˜¶æ®µï¼‰

**ç›®æ ‡**: å®Œæˆ UVM testbench ç§»æ¤ï¼Œè¿è¡Œå®Œæ•´æµ‹è¯•å¥—ä»¶

#### Week 9 ä»»åŠ¡æ¨¡å—

**æ¨¡å— 9.1: DSim UVM Smoke Test** (Day 1-3)
- è¿è¡Œ UVM firmware test
- è¿è¡Œ UVM compliance test
- è°ƒè¯•å¤±è´¥æ¡ˆä¾‹
- ç›®æ ‡ï¼š5+ UVM æµ‹è¯•é€šè¿‡

**æ¨¡å— 9.2: QuestaSim UVM éªŒè¯** (Day 4-5)
- éªŒè¯ QuestaSim UVM ç¼–è¯‘
- è¿è¡Œ UVM smoke test
- å¯¹æ¯” DSim/Questa ç»“æœä¸€è‡´æ€§

#### Week 10 ä»»åŠ¡æ¨¡å—

**æ¨¡å— 10.1: UVM Regression è„šæœ¬** (Day 1-3)
- åˆ›å»º `verif/regress/uvm-regression-dsim.sh`
- åˆ›å»º `verif/regress/uvm-regression-questa.sh`
- æµ‹è¯• ~200 UVM æµ‹è¯•
- ç›®æ ‡ï¼šé€šè¿‡ç‡ >90%

**æ¨¡å— 10.2: UVM Coverage é…ç½®** (Day 4-5)
- é…ç½® functional coverage
- æ”¶é›† covergroup æ•°æ®
- ç”Ÿæˆ UVM coverage æŠ¥å‘Š

#### å¯éªŒè¯äº¤ä»˜ç‰©
- [ ] DSim UVM regression é€šè¿‡ç‡ >90%
- [ ] Questa UVM regression é€šè¿‡ç‡ >90%
- [ ] UVM coverage æŠ¥å‘Š
- [ ] UVM æµ‹è¯•æ–‡æ¡£

---

### Week 11: Weekly Regression å®Œæ•´é›†æˆ

**ç›®æ ‡**: æ•´åˆæ‰€æœ‰æµ‹è¯•ï¼Œå®ç°å®Œæ•´ weekly regression

#### æœ¬å‘¨ä»»åŠ¡æ¨¡å—

**æ¨¡å— 11.1: å®Œæ•´ Regression Workflow** (Day 1-3)
- æ•´åˆ APU testharness tests (Verilator/DSim/Questa)
- æ•´åˆ UVM tests (DSim/Questa)
- é…ç½®å¹¶è¡Œæ‰§è¡Œç­–ç•¥
- é¢„è®¡è¿è¡Œæ—¶é—´ï¼š8-10 hours

**æ¨¡å— 11.2: Coverage æ”¶é›†å’Œåˆå¹¶** (Day 4-5)
- åˆå¹¶æ‰€æœ‰ä»¿çœŸå™¨çš„ coverage æ•°æ®
- ç”Ÿæˆç»Ÿä¸€çš„ coverage æŠ¥å‘Š
- åˆ†æ coverage holes
- ç›®æ ‡ï¼šLine coverage >85%

#### å¯éªŒè¯äº¤ä»˜ç‰©
- [ ] Weekly regression å®Œæ•´è¿è¡ŒæˆåŠŸ
- [ ] è¿è¡Œæ—¶é—´ <12 hours
- [ ] ç»Ÿä¸€ coverage æŠ¥å‘Š
- [ ] æµ‹è¯•é€šè¿‡ç‡ >95%

---

### Week 12: æŠ¥å‘Šç³»ç»Ÿ + é¡¹ç›®äº¤ä»˜

**ç›®æ ‡**: å®ŒæˆæŠ¥å‘Šç³»ç»Ÿï¼Œé¡¹ç›®æ”¶å°¾

#### æœ¬å‘¨ä»»åŠ¡æ¨¡å—

**æ¨¡å— 12.1: GitHub Pages è®¾ç½®** (Day 1-2)
- åˆ›å»º gh-pages branch
- é…ç½® Jekyll æˆ–é™æ€ HTML
- è®¾è®¡ Dashboard å¸ƒå±€

**æ¨¡å— 12.2: æŠ¥å‘Šç”Ÿæˆè‡ªåŠ¨åŒ–** (Day 3-4)
- åˆ›å»º `generate_weekly_report.py`
- è§£ææµ‹è¯•ç»“æœå’Œ coverage
- ç”Ÿæˆ HTML/Markdown æŠ¥å‘Š
- è‡ªåŠ¨ä¸Šä¼ åˆ° GitHub Pages

**æ¨¡å— 12.3: é¡¹ç›®æ–‡æ¡£å’Œäº¤ä»˜** (Day 5)
- åˆ›å»º `PROJECT_DELIVERY_SUMMARY.md`
- æ›´æ–°æ‰€æœ‰æ–‡æ¡£ä¸ºæœ€ç»ˆç‰ˆæœ¬
- å‡†å¤‡æœ€ç»ˆæ±‡æŠ¥ææ–™
- çŸ¥è¯†è½¬ç§»æ–‡æ¡£

#### å¯éªŒè¯äº¤ä»˜ç‰©
- [ ] å…¬å¼€ç½‘ç«™ä¸Šçº¿ï¼ˆhttps://openhwgroup.github.io/cva6/ï¼‰
- [ ] ç¬¬ä¸€ä»½ weekly report å‘å¸ƒ
- [ ] å®Œæ•´é¡¹ç›®æ–‡æ¡£
- [ ] æœ€ç»ˆæ±‡æŠ¥ PPT

#### é¡¹ç›®å®Œæˆæ ‡å‡†ï¼ˆ12å‘¨äº¤ä»˜ï¼‰
- âœ… Task 1: APU testbench ä¸‰ä»¿çœŸå™¨æ”¯æŒ
- âœ… Task 2: UVM testbench DSim/Questa æ”¯æŒï¼ˆæ ¸å¿ƒåŠŸèƒ½ï¼‰
- âœ… Task 3: GitHub Actions PR CI
- âœ… Task 4: Weekly regression è‡ªåŠ¨åŒ–
- âœ… Task 5: å…¬å¼€æŠ¥å‘Šç½‘ç«™

---

## ä¸‰ã€ä»»åŠ¡æ¨¡å—æ€»è§ˆ

### 3.1 æ ¸å¿ƒä»»åŠ¡æ¨¡å—ç»Ÿè®¡

| æ¨¡å—ç¼–å· | æ¨¡å—åç§° | å·¥ä½œæ—¥ | éš¾åº¦ | ä¼˜å…ˆçº§ | ä¾èµ– |
|---------|---------|--------|------|--------|------|
| 1.1 | ç¯å¢ƒåŸºçº¿éªŒè¯ | 1 | â­ | P0 | - |
| 1.2 | DSim Testharness è¯Šæ–­ | 2 | â­â­â­ | P0 | 1.1 |
| 1.3 | DSim è¯­æ³•é—®é¢˜ä¿®å¤ | 2 | â­â­â­â­ | P0 | 1.2 |
| 2.1 | DSim Testharness å®Œæˆ | 2 | â­â­â­ | P0 | 1.3 |
| 2.2 | Verilator æ€§èƒ½ä¼˜åŒ– | 1 | â­â­ | P1 | - |
| 2.3 | QuestaSim APU éªŒè¯ | 2 | â­â­ | P0 | - |
| 3.1 | DSim Coverage é…ç½® | 2 | â­â­â­ | P1 | 2.1 |
| 3.2 | Coverage æŠ¥å‘Šç”Ÿæˆ | 1 | â­â­ | P1 | 3.1 |
| 3.3 | Phase 1 æ–‡æ¡£å’Œæ€»ç»“ | 2 | â­ | P0 | 3.2 |
| 4.1 | GitHub Actions Workflow | 2 | â­â­ | P0 | - |
| 4.2 | PR è¯„è®ºé›†æˆ | 1 | â­â­ | P1 | 4.1 |
| 4.3 | ä¼˜åŒ–å’Œæµ‹è¯• | 2 | â­â­ | P1 | 4.2 |
| 5.1 | QuestaSim Makefile | 2 | â­â­ | P0 | - |
| 5.2 | QuestaSim Coverage | 2 | â­â­â­ | P1 | 5.1 |
| 5.3 | æ€§èƒ½å¯¹æ¯”å’Œæ–‡æ¡£ | 1 | â­ | P0 | 5.2 |
| 6.1 | Self-hosted Runner é…ç½® | 2 | â­â­ | P0 | - |
| 6.2 | Weekly Regression è„šæœ¬ | 2 | â­â­â­ | P0 | - |
| 6.3 | Scheduled Workflow | 1 | â­â­ | P0 | 6.1, 6.2 |
| 7.1 | UVM ç¼–è¯‘é”™è¯¯åˆ†æ | 2 | â­â­â­â­ | P0 | - |
| 7.2 | SV è¯­æ³•ä¿®å¤ | 3 | â­â­â­â­â­ | P0 | 7.1 |
| 8.1 | UVM å®å’ŒåŒ…ä¿®å¤ | 3 | â­â­â­â­â­ | P0 | 7.2 |
| 8.2 | DPI-C é›†æˆ | 2 | â­â­â­â­ | P0 | 8.1 |
| 9.1 | DSim UVM Smoke Test | 3 | â­â­â­â­ | P0 | 8.2 |
| 9.2 | QuestaSim UVM éªŒè¯ | 2 | â­â­â­ | P0 | 9.1 |
| 10.1 | UVM Regression è„šæœ¬ | 3 | â­â­â­ | P0 | 9.2 |
| 10.2 | UVM Coverage é…ç½® | 2 | â­â­â­â­ | P1 | 10.1 |
| 11.1 | å®Œæ•´ Regression Workflow | 3 | â­â­â­ | P0 | 10.2 |
| 11.2 | Coverage æ”¶é›†å’Œåˆå¹¶ | 2 | â­â­â­ | P1 | 11.1 |
| 12.1 | GitHub Pages è®¾ç½® | 2 | â­â­ | P1 | - |
| 12.2 | æŠ¥å‘Šç”Ÿæˆè‡ªåŠ¨åŒ– | 2 | â­â­â­ | P0 | 12.1 |
| 12.3 | é¡¹ç›®æ–‡æ¡£å’Œäº¤ä»˜ | 1 | â­ | P0 | 12.2 |

**æ€»è®¡**: 30ä¸ªæ ¸å¿ƒæ¨¡å—ï¼Œ60ä¸ªå·¥ä½œæ—¥ï¼ˆ12å‘¨ï¼‰

### 3.2 éš¾åº¦å’Œé£é™©åˆ†å¸ƒ

**éš¾åº¦ â­â­â­â­â­ (æœ€é«˜éš¾åº¦)**: 3ä¸ªæ¨¡å—
- 7.2: SV è¯­æ³•ä¿®å¤ (DSim UVM)
- 8.1: UVM å®å’ŒåŒ…ä¿®å¤

**éš¾åº¦ â­â­â­â­**: 5ä¸ªæ¨¡å—
- 1.3: DSim è¯­æ³•é—®é¢˜ä¿®å¤
- 7.1: UVM ç¼–è¯‘é”™è¯¯åˆ†æ
- 8.2: DPI-C é›†æˆ
- 9.1: DSim UVM Smoke Test
- 10.2: UVM Coverage é…ç½®

**å…³é”®è·¯å¾„** (Critical Path):
```
1.1 â†’ 1.2 â†’ 1.3 â†’ 2.1 â†’ ... â†’ 7.1 â†’ 7.2 â†’ 8.1 â†’ 8.2 â†’ 9.1 â†’ 10.1 â†’ 11.1 â†’ 12.2
```

**æœ€å¤§é£é™©**: Week 7-10 (UVM ç§»æ¤)ï¼Œéœ€è¦é¢„ç•™ buffer æ—¶é—´

---

## å››ã€æ˜å¤©æ±‡æŠ¥è¦ç‚¹ï¼ˆé‡ç‚¹ï¼‰

### 4.1 æ±‡æŠ¥ç»“æ„å»ºè®®

**æ—¶é•¿**: 20-30 åˆ†é’Ÿï¼ˆå« Q&Aï¼‰

**ç»“æ„**:
1. **é¡¹ç›®èƒŒæ™¯å’Œç›®æ ‡** (3 åˆ†é’Ÿ)
2. **ç°çŠ¶è¯„ä¼°å’Œå¯å¤ç”¨èµ„æº** (5 åˆ†é’Ÿ) â­
3. **12å‘¨æ‰§è¡Œè®¡åˆ’** (8 åˆ†é’Ÿ) â­â­
4. **é£é™©å’Œç¼“è§£ç­–ç•¥** (4 åˆ†é’Ÿ) â­
5. **èµ„æºéœ€æ±‚å’Œé¢„æœŸäº¤ä»˜** (5 åˆ†é’Ÿ)
6. **Q&A** (5 åˆ†é’Ÿ)

---

### 4.2 æ ¸å¿ƒæ±‡æŠ¥å†…å®¹

#### å¹»ç¯ç‰‡ 1: é¡¹ç›®èƒŒæ™¯

**é—®é¢˜é™ˆè¿°**:
- å½“å‰ CVA6 ä¾èµ– Thales å†…éƒ¨ GitLab CI
- OpenHW éœ€è¦è‡ªä¸»å¯æ§çš„ CI/Regression èƒ½åŠ›
- éœ€è¦æ”¯æŒ Verilator (å¼€æº) + DSim/QuestaSim (å•†ä¸š)

**é¡¹ç›®ç›®æ ‡**:
- å»ºç«‹ 3ä»¿çœŸå™¨ APU testbench æ”¯æŒ
- ç§»æ¤ UVM testbench åˆ° DSim/QuestaSim
- åˆ›å»º GitHub Actions PR CI
- å®ç° weekly regression è‡ªåŠ¨åŒ–
- å…¬å¼€å‘å¸ƒæµ‹è¯•ç»“æœ

---

#### å¹»ç¯ç‰‡ 2-3: ç°çŠ¶è¯„ä¼°ï¼ˆå¼ºè°ƒå·²æœ‰åŸºç¡€ï¼‰â­

**ç°æœ‰åŸºç¡€è®¾æ–½** âœ…:
| ç»„ä»¶ | çŠ¶æ€ | å¯å¤ç”¨æ€§ |
|------|------|---------|
| Verilator | âœ… å®Œå…¨å¯ç”¨ | â­â­â­â­â­ 100% |
| Spike ISS | âœ… å®Œå…¨å¯ç”¨ | â­â­â­â­â­ 100% |
| QuestaSim | âœ… å·²å®‰è£… | â­â­â­â­ 90% |
| DSim testharness | ğŸŸ¡ åŸºæœ¬å¯ç”¨ | â­â­â­ 60% |
| DSim UVM | âŒ ç¼–è¯‘å¤±è´¥ | â­â­ 30% |

**å…³é”®å‘ç°**:
- CVA6 å·²æœ‰å®Œæ•´çš„ DSim æ”¯æŒæ¡†æ¶ (`verif/core-v-verif/mk/uvmt/dsim.mk`)
- 28ä¸ªç°æˆçš„å›å½’æµ‹è¯•è„šæœ¬å¯å¤ç”¨
- GitHub Actions å’Œ GitLab CI é…ç½®å¯å‚è€ƒ
- ä¸»è¦æŒ‘æˆ˜ï¼šDSim å¯¹ SV è¯­æ³•çš„ä¸¥æ ¼æ€§

**è¿™æ„å‘³ç€**: ä¸æ˜¯ä»é›¶å¼€å§‹ï¼Œæ˜¯åœ¨æˆç†ŸåŸºç¡€ä¸Šæ‰©å±•ï¼

---

#### å¹»ç¯ç‰‡ 4-6: 12å‘¨æ‰§è¡Œè®¡åˆ’ï¼ˆæ¯æœˆä¸€ä¸ªé‡Œç¨‹ç¢‘ï¼‰â­â­

**Month 1 (Week 1-4): åŸºç¡€å·©å›º**
- Week 1: DSim testharness è°ƒè¯•å’Œä¿®å¤
- Week 2: ä¸‰ä»¿çœŸå™¨ smoke test å…¨éƒ¨å¯ç”¨
- Week 3: Coverage æ”¶é›†å’Œ Phase 1 äº¤ä»˜
- Week 4: GitHub Actions PR workflow ä¸Šçº¿

**é‡Œç¨‹ç¢‘ M1**:
- âœ… APU testbench ä¸‰ä»¿çœŸå™¨æ”¯æŒ
- âœ… PR CI è‡ªåŠ¨è¿è¡Œ

**Month 2 (Week 5-8): UVM æ”»åš**
- Week 5: QuestaSim APU å®Œæ•´é›†æˆ
- Week 6: Weekly regression æ¡†æ¶æ­å»º
- Week 7-8: DSim UVM ç¼–è¯‘é”™è¯¯ä¿®å¤ï¼ˆæ ¸å¿ƒéš¾ç‚¹ï¼‰

**é‡Œç¨‹ç¢‘ M2**:
- âœ… QuestaSim å®Œæ•´æ”¯æŒ
- âœ… DSim UVM ç¼–è¯‘é€šè¿‡

**Month 3 (Week 9-12): UVM å®Œæˆå’Œäº¤ä»˜**
- Week 9-10: UVM regression æµ‹è¯•å’Œè°ƒä¼˜
- Week 11: Weekly regression å®Œæ•´é›†æˆ
- Week 12: æŠ¥å‘Šç³»ç»Ÿå’Œé¡¹ç›®äº¤ä»˜

**é‡Œç¨‹ç¢‘ M3**:
- âœ… æ‰€æœ‰ 5ä¸ªä»»åŠ¡å®Œæˆ
- âœ… å…¬å¼€ç½‘ç«™ä¸Šçº¿

---

#### å¹»ç¯ç‰‡ 7: é£é™©å’Œç¼“è§£â­

| é£é™© | æ¦‚ç‡ | å½±å“ | ç¼“è§£ç­–ç•¥ |
|------|------|------|---------|
| **DSim UVMè¯­æ³•é”™è¯¯è¶…é¢„æœŸ** | é«˜ | é˜»å¡ | â‘  åˆ†æ‰¹ä¿®å¤<br>â‘¡ è”ç³» Metrics æŠ€æœ¯æ”¯æŒ<br>â‘¢ é¢„ç•™ 2å‘¨ buffer |
| **License å¹¶å‘é™åˆ¶** | ä¸­ | ä¸­ | â‘  é”™å³°è¿è¡Œ<br>â‘¡ ç”³è¯·æ›´å¤š license |
| **Self-hosted runner ä¸ç¨³å®š** | ä¸­ | ä½ | â‘  é…ç½®ç›‘æ§<br>â‘¡ å‡†å¤‡å¤‡ç”¨ runner |
| **Coverage æ•°æ®è¿‡å¤§** | ä½ | ä½ | â‘  å®šæœŸæ¸…ç†<br>â‘¡ ä»…ä¿ç•™ 4å‘¨æ•°æ® |

**å…³é”®é£é™©ç¼“è§£**:
- Week 7-8 æ˜¯å…³é”®æœŸï¼ˆUVMï¼‰ï¼Œå·²é¢„ç•™å……è¶³æ—¶é—´
- éšæ—¶å‡†å¤‡ escalate åˆ° Metrics/Siemens æŠ€æœ¯æ”¯æŒ

---

#### å¹»ç¯ç‰‡ 8: èµ„æºéœ€æ±‚

**äººåŠ›**:
- æ‚¨ï¼ˆå…¨èŒï¼‰: 12 å‘¨
- IT æ”¯æŒï¼ˆå…¼èŒï¼‰: ~5 å¤©ï¼ˆrunneré…ç½®ã€licenseï¼‰

**ç¡¬ä»¶**ï¼ˆå¦‚éœ€ self-hosted runnerï¼‰:
- CPU: 32-64 cores
- Memory: 128-256 GB
- Disk: 1-2 TB SSD
- ä¼°ç®—æˆæœ¬: $8,000-$12,000ï¼ˆä¸€æ¬¡æ€§ï¼‰æˆ– $400/æœˆï¼ˆäº‘ç«¯ï¼‰

**è½¯ä»¶ License**ï¼ˆå‡è®¾å·²æœ‰ï¼‰:
- âœ… DSim license
- âœ… QuestaSim license
- â“ æ˜¯å¦éœ€è¦å¢åŠ å¹¶å‘æ•°ï¼Ÿ

---

#### å¹»ç¯ç‰‡ 9: é¢„æœŸäº¤ä»˜

**12å‘¨åäº¤ä»˜ç‰©**:
- âœ… APU testbench ä¸‰ä»¿çœŸå™¨æ”¯æŒï¼ˆVerilator/DSim/QuestaSimï¼‰
- âœ… UVM testbench DSim/QuestaSim æ”¯æŒï¼ˆæ ¸å¿ƒåŠŸèƒ½ï¼‰
- âœ… GitHub Actions PR CIï¼ˆ<15 åˆ†é’Ÿåé¦ˆï¼‰
- âœ… Weekly regression è‡ªåŠ¨åŒ–ï¼ˆ~1000 tests, <12 hoursï¼‰
- âœ… å…¬å¼€æŠ¥å‘Šç½‘ç«™ï¼ˆhttps://openhwgroup.github.io/cva6/ï¼‰
- âœ… å®Œæ•´æ–‡æ¡£ä½“ç³»ï¼ˆ9ä¸ªæŠ€æœ¯æ–‡æ¡£ + æ±‡æŠ¥ææ–™ï¼‰

**æˆåŠŸæ ‡å‡†**:
- APU smoke test é€šè¿‡ç‡ >95%
- UVM regression é€šè¿‡ç‡ >90%
- Code coverage >85%
- Weekly regression ç¨³å®šè¿è¡Œï¼ˆæ— äººå·¥å¹²é¢„ï¼‰

---

#### å¹»ç¯ç‰‡ 10: Next Steps

**æœ¬å‘¨è¡ŒåŠ¨**ï¼ˆå¦‚æœæ‰¹å‡†ï¼‰:
- Day 1: å¼€å§‹ DSim testharness è¯Šæ–­
- Day 2-3: ä¿®å¤é«˜ä¼˜å…ˆçº§è¯­æ³•é”™è¯¯
- Day 4-5: éªŒè¯ä¿®å¤æ•ˆæœï¼Œå‡†å¤‡ Week 2

**éœ€è¦çš„æ”¯æŒ**:
- âœ… ç¡®è®¤ DSim/QuestaSim license å¯ç”¨
- âœ… ç¡®è®¤ self-hosted runner ç¡¬ä»¶ï¼ˆå¦‚éœ€è¦ï¼‰
- âœ… GitHub repo admin æƒé™ï¼ˆæ·»åŠ  runnerï¼‰

---

### 4.3 æ±‡æŠ¥æŠ€å·§

**å¼ºè°ƒäº®ç‚¹**:
- âœ… "æˆ‘ä»¬å·²ç»æœ‰60%çš„åŸºç¡€ï¼Œä¸æ˜¯ä»é›¶å¼€å§‹"
- âœ… "DSim testharness å·²ç»å¯ä»¥è¿è¡ŒåŸºæœ¬æµ‹è¯•"
- âœ… "å·²æœ‰å®Œæ•´çš„ DSim Makefile æ¡†æ¶å¯ä»¥å‚è€ƒ"
- âœ… "è®¡åˆ’è¯¦ç»†ä¸”å¯éªŒè¯ï¼Œæ¯å‘¨éƒ½æœ‰æ˜ç¡®äº¤ä»˜ç‰©"

**è¯šå®é¢å¯¹æŒ‘æˆ˜**:
- "Week 7-8 çš„ UVM ç§»æ¤æ˜¯æœ€å¤§æŒ‘æˆ˜ï¼Œä½†æˆ‘å·²ç»åˆ†æäº†é—®é¢˜ç±»å‹"
- "å·²ç»è¯†åˆ«äº† DSim ç‰¹å®šçš„ä»£ç è·¯å¾„ï¼ˆ`ifdef DSIM`ï¼‰ï¼Œæœ‰å…ˆä¾‹å¯å¾ª"

**å±•ç¤ºå‡†å¤‡å……åˆ†**:
- "æˆ‘å·²ç»å®Œæˆäº†ä»£ç æ¢ç´¢ï¼Œäº†è§£äº†æ‰€æœ‰å¯å¤ç”¨èµ„æº"
- "åˆ›å»ºäº†è¯¦ç»†çš„12å‘¨è®¡åˆ’ï¼Œæ¯ä¸ªæ¨¡å—éƒ½æœ‰å·¥ä½œæ—¥ä¼°ç®—"
- "å‡†å¤‡äº†é£é™©ç¼“è§£ç­–ç•¥ï¼Œä¸ä¼šè®©é¡¹ç›®é˜»å¡"

---

## äº”ã€å…³é”®æ–‡ä»¶å’Œè·¯å¾„æ¸…å•

### 5.1 éœ€è¦ä¿®æ”¹çš„æ ¸å¿ƒæ–‡ä»¶ï¼ˆé¢„è®¡ï¼‰

**Makefile å’Œè„šæœ¬**:
- `verif/sim/Makefile` - æ·»åŠ  DSim/Questa targets
- `verif/regress/smoke-tests-dsim-cv64a6.sh` - æ–°å»º
- `verif/regress/smoke-tests-questa-cv64a6.sh` - æ–°å»º
- `verif/regress/uvm-regression-dsim.sh` - æ–°å»º
- `verif/regress/uvm-regression-questa.sh` - æ–°å»º
- `verif/regress/weekly-regression.sh` - æ–°å»º

**GitHub Actions**:
- `.github/workflows/pr-apu-smoke.yml` - æ–°å»º
- `.github/workflows/weekly-uvm-regression.yml` - æ–°å»º

**UVM Testbenchï¼ˆéœ€ä¿®å¤ DSim å…¼å®¹æ€§ï¼‰**:
- `verif/tb/uvmt/uvmt_cva6_tb.sv` - å¯èƒ½éœ€è¦ `ifdef DSIM`
- `verif/tb/uvmt/cva6_tb_wrapper.sv` - å¯èƒ½éœ€è¦ä¿®æ”¹
- `verif/env/uvme/*.sv` - UVM ç¯å¢ƒç»„ä»¶

**æŠ¥å‘Šç³»ç»Ÿ**:
- `verif/scripts/generate_weekly_report.py` - æ–°å»º
- `docs/ci/*.md` - æ›´æ–°ï¼ˆ9ä¸ªæ–‡æ¡£ï¼‰
- `gh-pages/` - æ–°å»ºåˆ†æ”¯å’Œç½‘ç«™

### 5.2 å‚è€ƒæ–‡ä»¶ï¼ˆå·²å­˜åœ¨ï¼Œå¯å¤ç”¨ï¼‰

**DSim æ¡†æ¶**:
- `verif/core-v-verif/mk/uvmt/dsim.mk` - DSim Makefile æ¨¡æ¿
- `verif/core-v-verif/cv32e40p/env/corev-dv/target/cv32e40p/riscv_core_setting.sv` - DSim `ifdef` ç¤ºä¾‹

**VCS æ¡†æ¶**ï¼ˆå¯å‚è€ƒç”¨äº DSim/Questaï¼‰:
- `verif/sim/Makefile` è¡Œ 271-290 - VCS UVM targets
- `.gitlab-ci/scripts/report_*.py` - æŠ¥å‘Šç”Ÿæˆè„šæœ¬

---

## å…­ã€æˆåŠŸå› ç´ æ€»ç»“

### 6.1 æŠ€æœ¯å¯è¡Œæ€§ âœ…

**å¼º**:
- CVA6 å·²æœ‰æˆç†Ÿçš„ CI/regression åŸºç¡€è®¾æ–½
- DSim framework å·²å­˜åœ¨ï¼Œtestharness åŸºæœ¬å¯ç”¨
- æœ‰ VCS ä½œä¸ºå‚è€ƒï¼Œå¯ç§»æ¤ç¼–è¯‘é€‰é¡¹
- UVM é—®é¢˜ç±»å‹å·²æ˜ç¡®ï¼ˆè¯­æ³•ã€å®ã€DPIï¼‰

**å¼±**:
- DSim UVM ä»æœªæˆåŠŸç¼–è¯‘è¿‡
- è¯­æ³•é”™è¯¯æ•°é‡å¯èƒ½è¶…é¢„æœŸ

**è¯„ä¼°**: **80% å¯è¡Œ**ï¼Œå…³é”®æ˜¯ Week 7-10 çš„ UVM ç§»æ¤

---

### 6.2 æ—¶é—´åˆç†æ€§ âœ…

**12å‘¨æ—¶é—´çº¿**:
- Phase 1-2 (Week 1-6): APU testbench - **ç›¸å¯¹è½»æ¾**
- Phase 3 (Week 7-10): UVMç§»æ¤ - **å…³é”®æŒ‘æˆ˜**ï¼Œå·²é¢„ç•™4å‘¨
- Phase 4 (Week 11-12): é›†æˆå’Œäº¤ä»˜ - **æ”¶å°¾å·¥ä½œ**

**Buffer**: Week 8-10 æœ‰ overlapï¼Œå¯ç”¨äºåº”å¯¹æ„å¤–

**è¯„ä¼°**: **åˆç†ä¸”ç•™æœ‰ä½™åœ°**

---

### 6.3 ä¾èµ–é£é™© ğŸŸ¡

**å¤–éƒ¨ä¾èµ–**:
- DSim/QuestaSim license: **å·²æœ‰** âœ…
- Self-hosted runner ç¡¬ä»¶: **éœ€ç¡®è®¤**
- EDA vendor æŠ€æœ¯æ”¯æŒ: **å¯é€‰ï¼Œä½œä¸ºåå¤‡**

**è¯„ä¼°**: **ä¾èµ–é£é™©å¯æ§**

---

## ä¸ƒã€æ¨è¿›å»ºè®®

### ç«‹å³è¡ŒåŠ¨ï¼ˆå¦‚æœæ‰¹å‡†ï¼‰

**Week 1 Day 1** (æ˜å¤©ä¸‹åˆï¼Œå¦‚æœæ±‡æŠ¥é€šè¿‡):
1. éªŒè¯ Verilator + Spike baselineï¼ˆ30 åˆ†é’Ÿï¼‰
2. è¿è¡Œ DSim testharness smoke testï¼Œè®°å½•æ‰€æœ‰é”™è¯¯ï¼ˆ2 å°æ—¶ï¼‰
3. åˆ›å»ºé—®é¢˜æ¸…å•å’Œä¼˜å…ˆçº§æ’åºï¼ˆ1 å°æ—¶ï¼‰

**Week 1 Day 2-3**:
1. ä¿®å¤æœ€é«˜é¢‘çš„è¯­æ³•é”™è¯¯ï¼ˆå¦‚ const æ•°ç»„ï¼‰
2. é‡æ–°æµ‹è¯•ï¼Œç›®æ ‡ 8/10 æµ‹è¯•é€šè¿‡

**Week 1 Day 4-5**:
1. å®Œæˆå‰©ä½™ä¿®å¤
2. åˆ›å»º DSim é—®é¢˜ä¿®å¤æ–‡æ¡£
3. å‡†å¤‡ Week 2 å¯åŠ¨

---

**è®¡åˆ’çŠ¶æ€**: READY FOR REVIEW - å¾…æ˜å¤©æ±‡æŠ¥æ‰¹å‡†åæ‰§è¡Œ
3. åˆ›å»º DSim smoke test è„šæœ¬

#### å¯éªŒè¯äº¤ä»˜ç‰©
- [ ] DSim æˆåŠŸè¿è¡Œ smoke testï¼ˆè‡³å°‘ 10 ä¸ªæµ‹è¯• PASSï¼‰
- [ ] è„šæœ¬ï¼š`verif/regress/smoke-tests-dsim-cv64a6.sh`
- [ ] è¿è¡Œæ—¶é—´å¯¹æ¯”æŠ¥å‘Šï¼ˆVerilator vs DSimï¼‰
- [ ] æ–‡æ¡£ï¼šDSim é›†æˆæŒ‡å—ï¼ˆæ·»åŠ åˆ° `03_how_ci_runs_end_to_end.md`ï¼‰

#### æœ¬å‘¨ä¾èµ–
- **å·¥å…·**: DSim licenseï¼ˆå·²æœ‰ âœ…ï¼‰
- **Runner**: Self-hosted runnerï¼ˆéœ€å®‰è£… DSimï¼‰
- **å‚è€ƒ**: ç°æœ‰ GitLab CI çš„ DSim é…ç½®ï¼ˆå¦‚æœæœ‰ï¼‰

#### æ‰§è¡Œæ­¥éª¤
```bash
# Day 1: DSim ç¯å¢ƒé…ç½®
# å®‰è£… DSim æˆ–éªŒè¯ç°æœ‰å®‰è£…
# é…ç½® license æœåŠ¡å™¨

# Day 2-3: ä¿®æ”¹ verif/sim/Makefile
# æ·»åŠ  DSim targetsï¼ˆå‚è€ƒ VCS/Questa é…ç½®ï¼‰
# æˆ–ä¿®æ”¹ verif/sim/cva6.yaml æ·»åŠ  DSim ISS é…ç½®

# Day 4: è¿è¡Œæµ‹è¯•
cd verif/sim
make dsim-testharness target=cv64a6_imafdc_sv39 elf=<testfile>

# Day 5: åˆ›å»º regression è„šæœ¬
# å‚è€ƒ smoke-tests-cv64a6_imafdc_sv39.sh
# æ›¿æ¢ DV_SIMULATORS=dsim-testharness
```

#### éœ€è¦ç ”ç©¶çš„é—®é¢˜
1. **CVA6 æ˜¯å¦å·²æœ‰ DSim é…ç½®ï¼Ÿ**
   - æ£€æŸ¥ `verif/sim/Makefile` ä¸­æ˜¯å¦æœ‰ `dsim` targets
   - æ£€æŸ¥ `.gitlab-ci.yml` ä¸­æ˜¯å¦ä½¿ç”¨è¿‡ DSim

2. **DSim vs VCS çš„å·®å¼‚**
   - DSim çš„å‘½ä»¤è¡Œå‚æ•°æ ¼å¼
   - Log æ–‡ä»¶è§£æå·®å¼‚

#### é£é™©ç‚¹ä¸è§„é¿
- **é£é™©**: DSim ç‰ˆæœ¬ä¸å…¼å®¹
  - **è§„é¿**: è”ç³» Metrics æ”¯æŒï¼Œä½¿ç”¨æ¨èç‰ˆæœ¬
- **é£é™©**: License å¹¶å‘é™åˆ¶
  - **è§„é¿**: é…ç½® license æ’é˜Ÿæœºåˆ¶

#### éœ€è¦å¯¹é½çš„é—®é¢˜
- DSim çš„æ¨èç‰ˆæœ¬å·ï¼Ÿ
- License æœåŠ¡å™¨åœ°å€å’Œç«¯å£ï¼Ÿ
- æ˜¯å¦éœ€è¦ DSim çš„ç‰¹æ®Šç¼–è¯‘é€‰é¡¹ï¼Ÿ

---

### Week 4: QuestaSim é›†æˆ + æµ‹è¯•çŸ©é˜µæ‰©å±•

#### æœ¬å‘¨ç›®æ ‡
1. åœ¨ self-hosted runner ä¸Šé…ç½® QuestaSim ç¯å¢ƒ
2. éªŒè¯ APU testbench åœ¨ QuestaSim ä¸Šè¿è¡Œ
3. å»ºç«‹æµ‹è¯•çŸ©é˜µï¼ˆ3 ç§ä»¿çœŸå™¨ Ã— å¤šç§é…ç½®ï¼‰

#### å¯éªŒè¯äº¤ä»˜ç‰©
- [ ] QuestaSim æˆåŠŸè¿è¡Œ smoke test
- [ ] æµ‹è¯•çŸ©é˜µæ–‡æ¡£ï¼šVerilator/DSim/Questa Ã— cv64a6/cv32a65x
- [ ] è„šæœ¬ï¼š`verif/regress/smoke-tests-questa-cv64a6.sh`
- [ ] æ€§èƒ½å¯¹æ¯”æŠ¥å‘Šï¼ˆ3 ç§ä»¿çœŸå™¨çš„è¿è¡Œæ—¶é—´å’Œèµ„æºæ¶ˆè€—ï¼‰

#### æœ¬å‘¨ä¾èµ–
- **å·¥å…·**: QuestaSim licenseï¼ˆå·²æœ‰ âœ…ï¼‰
- **Runner**: Self-hosted runner

#### æ‰§è¡Œæ­¥éª¤
```bash
# Day 1: QuestaSim ç¯å¢ƒé…ç½®
# éªŒè¯ QuestaSim å®‰è£…å’Œ license

# Day 2-3: ä¿®æ”¹ verif/sim/Makefile
# æµ‹è¯• questa-testharness target

# Day 4: è¿è¡Œæµ‹è¯•
cd verif/sim
make questa-testharness target=cv64a6_imafdc_sv39 elf=<testfile>

# Day 5: å¯¹æ¯”æµ‹è¯•
# åŒæ—¶è¿è¡Œ Verilator/DSim/Questa
# è®°å½•è¿è¡Œæ—¶é—´ã€å†…å­˜æ¶ˆè€—ã€ç¼–è¯‘æ—¶é—´
```

#### é£é™©ç‚¹ä¸è§„é¿
- **é£é™©**: QuestaSim å’Œ DSim çš„ log æ ¼å¼å·®å¼‚
  - **è§„é¿**: ç»Ÿä¸€ log è§£æè„šæœ¬ï¼ˆPythonï¼‰

#### éœ€è¦å¯¹é½çš„é—®é¢˜
- QuestaSim çš„æ¨èç‰ˆæœ¬ï¼Ÿ
- æ˜¯å¦éœ€è¦ UVM æ”¯æŒï¼ˆquesta-uvm targetï¼‰ï¼Ÿ

---

### Week 5: Weekly Regression æ¡†æ¶ + Coverage æ”¶é›†

#### æœ¬å‘¨ç›®æ ‡
1. å»ºç«‹ weekly regression æµ‹è¯•æµç¨‹
2. é…ç½® code coverage æ”¶é›†ï¼ˆDSim/Questaï¼‰
3. ç”Ÿæˆç¬¬ä¸€ä»½ coverage æŠ¥å‘Š

#### å¯éªŒè¯äº¤ä»˜ç‰©
- [ ] Weekly regression script: `verif/regress/weekly-regression.sh`
- [ ] æ”¯æŒçš„æµ‹è¯•å¥—ä»¶ï¼š
  - riscv-arch-test (å…¨é›†)
  - riscv-tests (å…¨é›†)
  - benchmarks (coremark, dhrystone)
- [ ] Coverage database ç”Ÿæˆï¼ˆDSim å’Œ Questaï¼‰
- [ ] Coverage HTML æŠ¥å‘Š
- [ ] æ–‡æ¡£ï¼š`07_test_and_regression_strategy.md`

#### æœ¬å‘¨ä¾èµ–
- **å·¥å…·**: DSim/Questa + coverage license
- **æ—¶é—´**: ~6-8 å°æ—¶è¿è¡Œæ—¶é—´ï¼ˆweekly regressionï¼‰

#### æ‰§è¡Œæ­¥éª¤
```bash
# Day 1-2: åˆ›å»º weekly regression è„šæœ¬
#!/bin/bash
# weekly-regression.sh

export cov=1  # å¯ç”¨ coverage

# è¿è¡Œå…¨éƒ¨ arch-test
bash verif/regress/dv-riscv-arch-test.sh

# è¿è¡Œå…¨éƒ¨ riscv-tests
bash verif/regress/dv-riscv-tests.sh

# è¿è¡Œ benchmarks
bash verif/regress/benchmark.sh

# Day 3-4: Coverage æ”¶é›†å’ŒæŠ¥å‘Š
# DSim: ä½¿ç”¨ DSim çš„ coverage å·¥å…·
# Questa: ä½¿ç”¨ vcover merge + vcover report

# Day 5: ç”Ÿæˆ HTML æŠ¥å‘Š
# åˆå¹¶å¤šä¸ªæµ‹è¯•çš„ coverage database
# ç”Ÿæˆ HTML dashboard
```

#### Coverage å·¥å…·å‘½ä»¤
```bash
# DSim coverage (å¾…ç¡®è®¤å…·ä½“å‘½ä»¤)
dsim -coverage ...

# QuestaSim coverage
vcover merge merged.ucdb test1.ucdb test2.ucdb test3.ucdb
vcover report -html -htmldir cov_html merged.ucdb
```

#### é£é™©ç‚¹ä¸è§„é¿
- **é£é™©**: Coverage æ•°æ®åº“è¿‡å¤§ï¼ˆ>10GBï¼‰
  - **è§„é¿**: å®šæœŸæ¸…ç†ï¼Œä»…ä¿ç•™æœ€è¿‘ 4 å‘¨çš„æ•°æ®

#### éœ€è¦å¯¹é½çš„é—®é¢˜
- Coverage ç›®æ ‡ï¼šCode coverage >90%ï¼Ÿ
- æ˜¯å¦éœ€è¦ functional coverageï¼ˆéœ€è¦ UVMï¼‰ï¼Ÿ

---

### Week 6: æŠ¥å‘Šç³»ç»Ÿ + Dashboard é›†æˆ

#### æœ¬å‘¨ç›®æ ‡
1. å»ºç«‹è‡ªåŠ¨åŒ–æŠ¥å‘Šç”Ÿæˆç³»ç»Ÿ
2. é›†æˆåˆ° GitHub PRï¼ˆæ˜¾ç¤ºæµ‹è¯•ç»“æœï¼‰
3. ç”Ÿæˆç¬¬ä¸€ä»½ weekly regression æŠ¥å‘Š

#### å¯éªŒè¯äº¤ä»˜ç‰©
- [ ] æŠ¥å‘Šç”Ÿæˆè„šæœ¬ï¼š`generate_report.py`
- [ ] GitHub PR é›†æˆï¼šè‡ªåŠ¨è¯„è®ºæµ‹è¯•ç»“æœ
- [ ] Weekly report æ¨¡æ¿ï¼ˆMarkdownï¼‰
- [ ] Dashboardï¼ˆç®€å•ç½‘é¡µæˆ– GitHub Pagesï¼‰
- [ ] æ–‡æ¡£ï¼š`06_ci_triage_playbook.md`

#### æœ¬å‘¨ä¾èµ–
- **å‚è€ƒ**: `.gitlab-ci/scripts/report_*.py`

#### æ‰§è¡Œæ­¥éª¤
```bash
# Day 1-2: åˆ›å»ºæŠ¥å‘Šç”Ÿæˆè„šæœ¬
# å‚è€ƒ .gitlab-ci/scripts/report_builder.py
# è§£ææµ‹è¯•æ—¥å¿—ï¼Œç”Ÿæˆ YAML/JSON æŠ¥å‘Š

# Day 3: GitHub PR é›†æˆ
# ä½¿ç”¨ GitHub Actions çš„ actions/github-script
# åœ¨ PR ä¸­æ·»åŠ è¯„è®ºï¼š
#   - âœ… 20/20 tests passed
#   - âš ï¸ Coverage: 92.5%
#   - ğŸ“Š View full report

# Day 4-5: åˆ›å»º Dashboard
# ä½¿ç”¨ GitHub Pages æˆ–ç®€å•çš„ HTML
# æ˜¾ç¤ºï¼š
#   - æµ‹è¯•è¶‹åŠ¿å›¾
#   - Coverage è¶‹åŠ¿
#   - å¤±è´¥æµ‹è¯•å†å²
```

#### æŠ¥å‘Šæ ¼å¼ç¤ºä¾‹
```markdown
# CVA6 Weekly Regression Report - Week 6

## Summary
- **Tests Run**: 550
- **Tests Passed**: 545 (99.1%)
- **Tests Failed**: 5 (0.9%)
- **Code Coverage**: 92.3% (+0.5% from last week)

## Failed Tests
1. rv64mi-p-csr (DSim) - Timeout
2. rv32ua-p-amoadd_w (Questa) - Assertion failure

## Coverage Highlights
- Frontend: 95.2%
- Execute Stage: 93.8%
- LSU: 89.1% âš ï¸ (below target)

## Actions
- [ ] Investigate LSU coverage gap
- [ ] Fix rv64mi-p-csr timeout issue
```

#### é£é™©ç‚¹ä¸è§„é¿
- **é£é™©**: æŠ¥å‘Šç”Ÿæˆè„šæœ¬å¤æ‚
  - **è§„é¿**: å…ˆåšç®€å•ç‰ˆæœ¬ï¼ˆçº¯æ–‡æœ¬ï¼‰ï¼Œåç»­ä¼˜åŒ–

---

### Week 7-8: ä¼˜åŒ–å’Œæ–‡æ¡£å®Œå–„ï¼ˆå¯é€‰ï¼‰

#### æœ¬å‘¨ç›®æ ‡
1. æ€§èƒ½ä¼˜åŒ–ï¼ˆå‡å°‘ regression è¿è¡Œæ—¶é—´ï¼‰
2. å®Œå–„æ‰€æœ‰æ–‡æ¡£
3. å›¢é˜ŸåŸ¹è®­å’ŒçŸ¥è¯†è½¬ç§»

#### å¯éªŒè¯äº¤ä»˜ç‰©
- [ ] æ‰€æœ‰ 9 ä¸ªæ–‡æ¡£å®Œæˆ
- [ ] Wiki é¡µé¢åˆ›å»º
- [ ] CI ç»´æŠ¤æ‰‹å†Œ
- [ ] å›¢é˜ŸåŸ¹è®­ææ–™ï¼ˆPPT/è§†é¢‘ï¼‰

#### ä¼˜åŒ–æ–¹å‘
1. **å¹¶è¡ŒåŒ–æµ‹è¯•**
   - ä½¿ç”¨ GNU Parallel æˆ– pytest-xdist
   - å‡å°‘ 50% è¿è¡Œæ—¶é—´

2. **å¢é‡ coverage**
   - ä»…æ”¶é›†å˜æ›´æ–‡ä»¶çš„ coverage
   - å‡å°‘ coverage merge æ—¶é—´

3. **Smart test selection**
   - PR è‡ªåŠ¨æ£€æµ‹å˜æ›´æ–‡ä»¶
   - ä»…è¿è¡Œç›¸å…³æµ‹è¯•ï¼ˆå¦‚ä»… frontend å˜æ›´åˆ™è·³è¿‡ LSU æµ‹è¯•ï¼‰

#### æ–‡æ¡£å®Œå–„æ¸…å•
- [ ] `00_overview.md` - æ·»åŠ æ¶æ„å›¾
- [ ] `01_ci_for_beginners.md` - æ·»åŠ  FAQ
- [ ] `05_ci_contract.md` - æ˜ç¡® SLA
- [ ] `08_runner_and_license_checklist.md` - æ•…éšœæ’æŸ¥æŒ‡å—
- [ ] `09_glossary.md` - æœ¯è¯­è¡¨

---

## ä¸‰ã€å…³é”®é£é™©å’Œè§„é¿ç­–ç•¥

### 3.1 æŠ€æœ¯é£é™©

| é£é™© | å½±å“ | æ¦‚ç‡ | è§„é¿ç­–ç•¥ |
|------|------|------|---------|
| Verilator ç‰ˆæœ¬ä¸å…¼å®¹ | é«˜ | ä¸­ | ä½¿ç”¨ verif/regress/verilator-v5.patch |
| DSim/Questa é…ç½®é—®é¢˜ | ä¸­ | ä¸­ | æå‰ä¸ EDA ä¾›åº”å•†æ²Ÿé€š |
| Coverage æ•°æ®åº“è¿‡å¤§ | ä½ | é«˜ | å®šæœŸæ¸…ç†ï¼Œä½¿ç”¨å¢é‡ coverage |
| Self-hosted runner æ•…éšœ | é«˜ | ä½ | é…ç½® fallback åˆ° GitHub-hosted runner |

### 3.2 æ—¶é—´é£é™©

| é£é™© | å½±å“ | è§„é¿ç­–ç•¥ |
|------|------|---------|
| 6 å‘¨æ—¶é—´çº¿è¿‡ç´§ | ä¸­ | ä¼˜å…ˆ Week 1-4ï¼ŒWeek 5-6 å¯å»¶å |
| License å¹¶å‘é™åˆ¶ | ä½ | é”™å³°è¿è¡Œæµ‹è¯•ï¼ˆnightly vs weeklyï¼‰|
| æ–‡æ¡£ç¼–å†™æ—¶é—´ä¸è¶³ | ä¸­ | ä½¿ç”¨æ¨¡æ¿ï¼Œè¾¹åšè¾¹å†™ |

### 3.3 èµ„æºé£é™©

| é£é™© | å½±å“ | è§„é¿ç­–ç•¥ |
|------|------|---------|
| ä¸€ä¸ªäººå·¥ä½œé‡å¤§ | é«˜ | åˆ†é˜¶æ®µäº¤ä»˜ï¼Œä¼˜å…ˆæ ¸å¿ƒåŠŸèƒ½ |
| Self-hosted runner èµ„æºä¸è¶³ | ä¸­ | ç›‘æ§ CPU/å†…å­˜/ç£ç›˜ä½¿ç”¨ |

---

## å››ã€æ¯å‘¨æ£€æŸ¥æ¸…å•

### Week 1 æ£€æŸ¥ç‚¹
- [ ] Verilator smoke test é€šè¿‡
- [ ] æ–‡æ¡£æ¡†æ¶åˆ›å»º
- [ ] ç¯å¢ƒé…ç½®è„šæœ¬å¯å¤ç°

### Week 2 æ£€æŸ¥ç‚¹
- [ ] GitHub Actions workflow è¿è¡ŒæˆåŠŸ
- [ ] Cache ç­–ç•¥éªŒè¯
- [ ] PR smoke test <15 åˆ†é’Ÿ

### Week 3 æ£€æŸ¥ç‚¹
- [ ] DSim é›†æˆå®Œæˆ
- [ ] Smoke test é€šè¿‡
- [ ] è¿è¡Œæ—¶é—´å¯¹æ¯”

### Week 4 æ£€æŸ¥ç‚¹
- [ ] QuestaSim é›†æˆå®Œæˆ
- [ ] æµ‹è¯•çŸ©é˜µå»ºç«‹
- [ ] æ€§èƒ½å¯¹æ¯”æŠ¥å‘Š

### Week 5 æ£€æŸ¥ç‚¹
- [ ] Weekly regression æ¡†æ¶
- [ ] Coverage æŠ¥å‘Šç”Ÿæˆ
- [ ] ç­–ç•¥æ–‡æ¡£å®Œæˆ

### Week 6 æ£€æŸ¥ç‚¹
- [ ] æŠ¥å‘Šç³»ç»Ÿä¸Šçº¿
- [ ] GitHub PR é›†æˆ
- [ ] Dashboard å‘å¸ƒ

---

## äº”ã€åç»­æ¼”è¿›è·¯çº¿ï¼ˆWeek 9+ï¼‰

### çŸ­æœŸï¼ˆ2-4 å‘¨ï¼‰
1. **UVM Testbench é›†æˆ**
   - ç§»æ¤ UVM testbench åˆ° DSim/Questa
   - æ·»åŠ  functional coverage
   - éšæœºæµ‹è¯•ç”Ÿæˆï¼ˆriscv-dvï¼‰

2. **Coverage Closure**
   - è¯†åˆ«æœªè¦†ç›–çš„ corner cases
   - ç¼–å†™ directed tests
   - è¾¾åˆ° >95% code coverage

### ä¸­æœŸï¼ˆ2-3 æœˆï¼‰
1. **Nightly Regression**
   - å»ºç«‹ nightly regressionï¼ˆæ¯” weekly æ›´å…¨é¢ï¼‰
   - æ·»åŠ  stress tests å’Œ fuzzing

2. **Dashboard å¢å¼º**
   - å®æ—¶çŠ¶æ€ç›‘æ§
   - å†å²è¶‹åŠ¿åˆ†æ
   - è‡ªåŠ¨ bisect å¤±è´¥ commit

### é•¿æœŸï¼ˆ6 æœˆ+ï¼‰
1. **Dual-Core Lockstep æ”¯æŒ**
   - æ‰©å±• testbench æ”¯æŒåŒæ ¸é…ç½®
   - æ·»åŠ  lockstep æ£€æŸ¥å™¨

2. **Silicon Validation**
   - FPGA åŸå‹éªŒè¯
   - ASIC tapeout å‰ regression

---

## å…­ã€æˆåŠŸæ ‡å‡†

### æŠ€æœ¯æŒ‡æ ‡
- âœ… APU testbench åœ¨ 3 ç§ä»¿çœŸå™¨ä¸Šè¿è¡Œï¼ˆVerilator/DSim/Questaï¼‰
- âœ… PR-level smoke test <15 åˆ†é’Ÿ
- âœ… Weekly regression è‡ªåŠ¨åŒ–ï¼ˆæ— éœ€äººå·¥å¹²é¢„ï¼‰
- âœ… Code coverage >90%
- âœ… æŠ¥å‘Šè‡ªåŠ¨ç”Ÿæˆå’Œå‘å¸ƒ

### æµç¨‹æŒ‡æ ‡
- âœ… 9 ä¸ªæ–‡æ¡£å®Œæˆ
- âœ… Wiki é¡µé¢åˆ›å»º
- âœ… CI ç»´æŠ¤æ‰‹å†Œå¯ç”¨
- âœ… æ–°äººå¯åœ¨ 1 å¤©å†…ä¸Šæ‰‹

### ä¸šåŠ¡æŒ‡æ ‡
- âœ… PR åˆå¹¶å‰å¿…ç» CI æ£€æŸ¥
- âœ… æ¯å‘¨ regression æŠ¥å‘Šå‘å¸ƒ
- âœ… Bug å‘ç°ç‡æå‡ï¼ˆé€šè¿‡ CI å‘ç°çš„ bug æ•°é‡ï¼‰

---

## ä¸ƒã€å…³é”®æ–‡ä»¶æ¸…å•

### ç°æœ‰æ–‡ä»¶ï¼ˆéœ€åˆ†æï¼‰
- `.gitlab-ci.yml` - GitLab CI é…ç½®
- `.github/workflows/ci.yml` - GitHub Actions é…ç½®
- `verif/sim/Makefile` - ä»¿çœŸ Makefile
- `verif/sim/cva6.py` - Python æµ‹è¯•æ¡†æ¶
- `verif/regress/*.sh` - å›å½’æµ‹è¯•è„šæœ¬
- `.gitlab-ci/scripts/report_*.py` - æŠ¥å‘Šç”Ÿæˆè„šæœ¬

### éœ€åˆ›å»ºçš„æ–‡ä»¶
- `.github/workflows/pr-smoke-verilator.yml` - PR smoke test
- `verif/regress/smoke-tests-dsim-cv64a6.sh` - DSim smoke test
- `verif/regress/smoke-tests-questa-cv64a6.sh` - Questa smoke test
- `verif/regress/weekly-regression.sh` - Weekly regression
- `scripts/generate_report.py` - æŠ¥å‘Šç”Ÿæˆ
- `docs/ci/*.md` - 9 ä¸ªæ–‡æ¡£

---

## å…«ã€éœ€è¦ä¸å›¢é˜Ÿå¯¹é½çš„é—®é¢˜

### æŠ€æœ¯å†³ç­–
1. æ–‡æ¡£å­˜æ”¾è·¯å¾„ï¼š`docs/ci/` è¿˜æ˜¯ `verif/docs/ci/`ï¼Ÿ
2. Self-hosted runner æ ‡ç­¾å‘½åï¼Ÿ
3. Coverage ç›®æ ‡ï¼š90% è¿˜æ˜¯ 95%ï¼Ÿ
4. æ˜¯å¦éœ€è¦ UVM testbenchï¼ˆWeek 1-6 èŒƒå›´å¤–ï¼‰ï¼Ÿ

### èµ„æºç¡®è®¤
1. Self-hosted runner è§„æ ¼ï¼ˆCPU æ ¸æ•°ã€å†…å­˜ã€ç£ç›˜ï¼‰ï¼Ÿ
2. DSim/Questa ç‰ˆæœ¬å·å’Œ license æœåŠ¡å™¨åœ°å€ï¼Ÿ
3. æ˜¯å¦æœ‰ä¸“é—¨çš„å­˜å‚¨æœåŠ¡å™¨ä¿å­˜ coverage databaseï¼Ÿ

### æµç¨‹ç¡®è®¤
1. PR merge ç­–ç•¥ï¼šå¿…é¡» CI PASS æ‰èƒ½åˆå¹¶ï¼Ÿ
2. Weekly regression çš„è¿è¡Œæ—¶é—´çª—å£ï¼ˆå‘¨æœ«ï¼Ÿå¤œé—´ï¼Ÿï¼‰
3. å¤±è´¥çš„ regression ç”±è°è´Ÿè´£ triageï¼Ÿ

---

## ä¹ã€é™„å½•ï¼šå‘½ä»¤é€ŸæŸ¥

### ç¯å¢ƒé…ç½®
```bash
export RISCV=/path/to/riscv-toolchain
export NUM_JOBS=8
source verif/sim/setup-env.sh
```

### è¿è¡Œ Smoke Test
```bash
# Verilator
DV_SIMULATORS=veri-testharness,spike \
DV_TARGET=cv64a6_imafdc_sv39 \
bash verif/regress/smoke-tests-cv64a6_imafdc_sv39.sh

# DSim (å¾…åˆ›å»º)
DV_SIMULATORS=dsim-testharness \
DV_TARGET=cv64a6_imafdc_sv39 \
bash verif/regress/smoke-tests-dsim-cv64a6.sh

# Questa
DV_SIMULATORS=questa-testharness \
DV_TARGET=cv64a6_imafdc_sv39 \
bash verif/regress/smoke-tests-questa-cv64a6.sh
```

### Coverage æ”¶é›†
```bash
# å¯ç”¨ coverage
export cov=1

# è¿è¡Œæµ‹è¯•
bash verif/regress/dv-riscv-arch-test.sh

# ç”ŸæˆæŠ¥å‘Šï¼ˆQuestaï¼‰
cd verif/sim
vcover report -html -htmldir cov_html questa_results/coverage.ucdb
```

### æ¸…ç†ç¯å¢ƒ
```bash
make -C verif/sim clean_all
rm -rf verif/sim/out*
rm -rf verif/sim/*_results/
```

---

## æ‰§è¡Œå»ºè®®

1. **Week 1-2 æ˜¯å…³é”®**ï¼šå¿…é¡»æ‰“å¥½åŸºç¡€ï¼Œç¡®ä¿ Verilator å’Œæ–‡æ¡£æ¡†æ¶ç¨³å®š
2. **æ¯å‘¨äº”å‘é€è¿›åº¦æŠ¥å‘Š**ï¼šä½¿ç”¨ weekly report æ¨¡æ¿
3. **é‡åˆ°é˜»å¡ç«‹å³ä¸ŠæŠ¥**ï¼šä¸è¦ç‹¬è‡ªå¡å£³è¶…è¿‡ 1 å¤©
4. **æ–‡æ¡£è¾¹åšè¾¹å†™**ï¼šä¸è¦ç­‰åˆ°æœ€åå†å†™æ–‡æ¡£
5. **å¤šåˆ©ç”¨ç°æœ‰èµ„æº**ï¼šGitLab CI çš„è„šæœ¬å¯ä»¥å¤ç”¨
6. **è®¾ç½®æ¯æ—¥ç«™ä¼š**ï¼šå³ä½¿ä¸€ä¸ªäººä¹Ÿè¦æ¯å¤©è®°å½•è¿›å±•

---

**è®¡åˆ’çŠ¶æ€**: DRAFT - å¾…ç”¨æˆ·ç¡®è®¤åå¼€å§‹æ‰§è¡Œ
