
lab3.elf:     file format elf32-littlenios2
lab3.elf
architecture: nios2, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x000001b4

Program Header:
    LOAD off    0x00001000 vaddr 0x00000000 paddr 0x00000000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x0000303c memsz 0x0000303c flags r-x
    LOAD off    0x0000405c vaddr 0x0000305c paddr 0x00004818 align 2**12
         filesz 0x000017bc memsz 0x000017bc flags rw-
    LOAD off    0x00005fd4 vaddr 0x00005fd4 paddr 0x00005fd4 align 2**12
         filesz 0x00000000 memsz 0x000002ac flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00000000  00000000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000194  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00002e50  000001b4  000001b4  000011b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000058  00003004  00003004  00004004  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       000017bc  0000305c  00004818  0000405c  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          000002ac  00005fd4  00005fd4  00005fd4  2**2
                  ALLOC, SMALL_DATA
  6 .comment      00000023  00000000  00000000  00005818  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 000005d8  00000000  00000000  00005840  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_pubnames 000008ee  00000000  00000000  00005e18  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   0000b3a1  00000000  00000000  00006706  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002a45  00000000  00000000  00011aa7  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00006fe9  00000000  00000000  000144ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00000a10  00000000  00000000  0001b4d8  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00000b00  00000000  00000000  0001bee8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00000fcb  00000000  00000000  0001c9e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000020  00000000  00000000  0001d9b4  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000090  00000000  00000000  0001d9d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  0001f832  2**0
                  CONTENTS, READONLY
 18 .cpu          00000003  00000000  00000000  0001f835  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  0001f838  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  0001f839  2**0
                  CONTENTS, READONLY
 21 .sysid_hash   00000004  00000000  00000000  0001f83a  2**0
                  CONTENTS, READONLY
 22 .sysid_base   00000004  00000000  00000000  0001f83e  2**0
                  CONTENTS, READONLY
 23 .sysid_time   00000004  00000000  00000000  0001f842  2**0
                  CONTENTS, READONLY
 24 .stderr_dev   00000009  00000000  00000000  0001f846  2**0
                  CONTENTS, READONLY
 25 .stdin_dev    00000009  00000000  00000000  0001f84f  2**0
                  CONTENTS, READONLY
 26 .stdout_dev   00000009  00000000  00000000  0001f858  2**0
                  CONTENTS, READONLY
 27 .sopc_system_name 00000008  00000000  00000000  0001f861  2**0
                  CONTENTS, READONLY
 28 .quartus_project_dir 0000001c  00000000  00000000  0001f869  2**0
                  CONTENTS, READONLY
 29 .sopcinfo     000b989e  00000000  00000000  0001f885  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00000000 l    d  .entry	00000000 .entry
00000020 l    d  .exceptions	00000000 .exceptions
000001b4 l    d  .text	00000000 .text
00003004 l    d  .rodata	00000000 .rodata
0000305c l    d  .rwdata	00000000 .rwdata
00005fd4 l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_pubnames	00000000 .debug_pubnames
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
000001ec l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
10000030 l       *ABS*	00000000 SWITCHES
10000310 l       *ABS*	00000000 PWM0_Clock_Divider
10000314 l       *ABS*	00000000 PWM0_Duty_Cycle
10000318 l       *ABS*	00000000 PWM0_Enable
00000224 l       .text	00000000 loop
00000000 l    df *ABS*	00000000 alt_load.c
000002b8 l     F .text	0000006c alt_load_section
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
0000305c l     O .rwdata	00001060 jtag_uart
000040bc l     O .rwdata	000000c4 Serial_port0
00004180 l     O .rwdata	000000c4 Serial_port1
00000460 l     F .text	00000038 alt_dev_reg
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
000006a0 l     F .text	00000228 altera_avalon_jtag_uart_irq
000008c8 l     F .text	000000b0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
00000f44 l     F .text	00000070 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
00001204 l     F .text	0000009c altera_avalon_uart_irq
000012a0 l     F .text	000000e0 altera_avalon_uart_rxirq
00001380 l     F .text	0000015c altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
0000176c l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
00001994 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_close.c
00001c44 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
00001cc0 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00001da0 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
000021c4 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
00002300 l     F .text	000000dc alt_file_locked
00002564 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 alt_icache_flush.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 impure.c
000043ec l     O .rwdata	00000400 impure_data
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00002dec l     F .text	00000004 register_fini
00000000 l    df *ABS*	00000000 alt_exit.c
00002fa0 l     F .text	00000040 alt_sim_halt
00000324 g     F .text	0000006c alt_main
00005ff0 g     O .bss	00000100 alt_irq
00004818 g       *ABS*	00000000 __flash_rwdata_start
00000000  w      *UND*	00000000 __errno
00000000 g     F .entry	0000001c __reset
00000020 g       *ABS*	00000000 __flash_exceptions_start
00005fec g     O .bss	00000004 errno
00005fd8 g     O .bss	00000004 alt_argv
0000c7ec g       *ABS*	00000000 _gp
0000426c g     O .rwdata	00000180 alt_fd_list
000027e8 g     F .text	00000094 alt_find_dev
00002ba4 g     F .text	000000a0 memcpy
00002288 g     F .text	00000078 alt_io_redirect
00003004 g       *ABS*	00000000 __DTOR_END__
00000ae0 g     F .text	00000224 altera_avalon_jtag_uart_read
00000000  w      *UND*	00000000 malloc
00002a54 g     F .text	00000090 alt_icache_flush
000047fc g     O .rwdata	00000004 alt_max_fd
00004814 g     O .rwdata	00000004 _global_impure_ptr
00006280 g       *ABS*	00000000 __bss_end
000020cc g     F .text	000000f8 alt_iic_isr_register
000026bc g     F .text	0000010c alt_tick
0000113c g     F .text	000000c8 altera_avalon_uart_init
00002084 g     F .text	00000048 alt_ic_irq_enabled
00002624 g     F .text	00000098 alt_alarm_stop
00005fe0 g     O .bss	00000004 alt_irq_active
000000ec g     F .exceptions	000000c8 alt_irq_handler
00004244 g     O .rwdata	00000028 alt_dev_null
00001ca4 g     F .text	0000001c alt_dcache_flush_all
00004818 g       *ABS*	00000000 __ram_rwdata_end
000047f4 g     O .rwdata	00000008 alt_dev_list
0000305c g       *ABS*	00000000 __ram_rodata_end
00006280 g       *ABS*	00000000 end
000017cc g     F .text	000001c8 altera_avalon_uart_write
000005e0 g     F .text	000000c0 altera_avalon_jtag_uart_init
00003000 g       *ABS*	00000000 __CTOR_LIST__
00800000 g       *ABS*	00000000 __alt_stack_pointer
00000fb4 g     F .text	00000090 alt_avalon_timer_sc_init
0000109c g     F .text	00000058 altera_avalon_uart_write_fd
000010f4 g     F .text	00000048 altera_avalon_uart_close_fd
00000d04 g     F .text	00000240 altera_avalon_jtag_uart_write
00002df0 g     F .text	000001b0 __call_exitprocs
000001b4 g     F .text	0000003c _start
00005fe4 g     O .bss	00000004 _alt_tick_rate
00005fe8 g     O .bss	00000004 _alt_nticks
000003c4 g     F .text	0000009c alt_sys_init
00002cb8 g     F .text	00000134 __register_exitproc
00000978 g     F .text	00000074 altera_avalon_jtag_uart_close
0000305c g       *ABS*	00000000 __ram_rwdata_start
00003004 g       *ABS*	00000000 __ram_rodata_start
00000498 g     F .text	00000058 altera_avalon_jtag_uart_read_fd
0000299c g     F .text	000000b8 alt_get_fd
00002b30 g     F .text	00000074 memcmp
00000548 g     F .text	00000048 altera_avalon_jtag_uart_close_fd
00006280 g       *ABS*	00000000 __alt_stack_base
00000590 g     F .text	00000050 altera_avalon_jtag_uart_ioctl_fd
0000287c g     F .text	00000120 alt_find_file
00001cec g     F .text	000000b4 alt_dev_llist_insert
00005fd4 g       *ABS*	00000000 __bss_start
000001f0 g       .text	00000000 main
00005fdc g     O .bss	00000004 alt_envp
000004f0 g     F .text	00000058 altera_avalon_jtag_uart_write_fd
000060f0 g     O .bss	00000190 _atexit0
00004800 g     O .rwdata	00000004 alt_errno
00003004 g       *ABS*	00000000 __CTOR_END__
00003004 g       *ABS*	00000000 __flash_rodata_start
00003004 g       *ABS*	00000000 __DTOR_LIST__
00000390 g     F .text	00000034 alt_irq_init
000025c4 g     F .text	00000060 alt_release_fd
00002ae4 g     F .text	00000014 atexit
00004810 g     O .rwdata	00000004 _impure_ptr
00005fd4 g     O .bss	00000004 alt_argc
00001e64 g     F .text	00000064 _do_dtors
00000020 g       .exceptions	00000000 alt_irq_entry
000047ec g     O .rwdata	00000008 alt_fs_list
00000020 g       *ABS*	00000000 __ram_exceptions_start
00001ef8 g     F .text	00000050 alt_ic_isr_register
00004818 g       *ABS*	00000000 _edata
00001044 g     F .text	00000058 altera_avalon_uart_read_fd
00006280 g       *ABS*	00000000 _end
000001b4 g       *ABS*	00000000 __ram_exceptions_end
000009ec g     F .text	000000f4 altera_avalon_jtag_uart_ioctl
00001fe4 g     F .text	000000a0 alt_ic_irq_disable
000027c8 g     F .text	00000020 altera_nios2_qsys_irq_init
00002af8 g     F .text	00000038 exit
00800000 g       *ABS*	00000000 __alt_data_end
00000020 g     F .exceptions	00000000 alt_exception
00000000 g       *ABS*	00000000 __alt_mem_sdram
000014dc g     F .text	00000060 altera_avalon_uart_close
00002fe0 g     F .text	00000020 _exit
000019f4 g     F .text	00000154 alt_alarm_start
00002c44 g     F .text	00000074 strlen
000023dc g     F .text	00000188 open
00001ec8 g     F .text	00000030 alt_icache_flush_all
00004804 g     O .rwdata	00000004 alt_priority_mask
00001f48 g     F .text	0000009c alt_ic_irq_enable
0000153c g     F .text	00000230 altera_avalon_uart_read
00004808 g     O .rwdata	00000008 alt_alarm_list
00001e00 g     F .text	00000064 _do_ctors
00001b48 g     F .text	000000fc close
00000238 g     F .text	00000080 alt_load
00000000  w      *UND*	00000000 free



Disassembly of section .entry:

00000000 <__reset>:
#if NIOS2_ICACHE_SIZE > 0 && defined(ALT_ALLOW_CODE_AT_RESET) && !defined(ALT_SIM_OPTIMIZE)
    /* Assume the instruction cache size is always a power of two. */
#if NIOS2_ICACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_ICACHE_SIZE)
#else
    movui r2, NIOS2_ICACHE_SIZE
   0:	00880014 	movui	r2,8192
#endif

0:
    initi r2
   4:	1001483a 	initi	r2
    addi r2, r2, -NIOS2_ICACHE_LINE_SIZE
   8:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
   c:	00bffd16 	blt	zero,r2,4 <__reset+0x4>
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
  10:	00400034 	movhi	at,0
    ori r1, r1, %lo(_start)
  14:	08406d14 	ori	at,at,436
    jmp r1
  18:	0800683a 	jmp	at
  1c:	00000000 	call	0 <__reset>

Disassembly of section .exceptions:

00000020 <alt_exception>:
         * Process an exception.  For all exceptions we must preserve all
         * caller saved registers on the stack (See the Nios2 ABI
         * documentation for details).
         */

        addi  sp, sp, -76
  20:	deffed04 	addi	sp,sp,-76

#endif

#endif

        stw   ra,  0(sp)
  24:	dfc00015 	stw	ra,0(sp)
        /*
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */

        stw   r1,   8(sp)
  28:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
  2c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
  30:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
  34:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
  38:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
  3c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
  40:	d9c00815 	stw	r7,32(sp)

        rdctl r5, estatus
  44:	000b307a 	rdctl	r5,estatus

        stw   r8,  36(sp)
  48:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
  4c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
  50:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
  54:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
  58:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
  5c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
  60:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
  64:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
  68:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
  6c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  70:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
  74:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
  78:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
  7c:	10000326 	beq	r2,zero,8c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
  80:	20000226 	beq	r4,zero,8c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
  84:	00000ec0 	call	ec <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
  88:	00000306 	br	98 <alt_exception+0x78>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw   ea,  72(sp)  /* Don't re-issue */
  8c:	df401215 	stw	ea,72(sp)
        ldw   r2, -4(ea)   /* Instruction that caused exception */
  90:	e8bfff17 	ldw	r2,-4(ea)
#ifdef NIOS2_HAS_DEBUG_STUB
       /*
        *  Either tell the user now (if there is a debugger attached) or go into
        *  the debug monitor which will loop until a debugger is attached.
        */
        break
  94:	003da03a 	break	0
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
  98:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
  9c:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
  a0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
  a4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
  a8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
  ac:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
  b0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
  b4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
  b8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
  bc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
  c0:	d9c00817 	ldw	r7,32(sp)
#ifdef ALT_STACK_CHECK
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif
#endif

        ldw   r8,  36(sp)
  c4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
  c8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
  cc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
  d0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
  d4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
  d8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
  dc:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
  e0:	dbc01017 	ldw	r15,64(sp)
#endif

        ldw   sp,  76(sp)

#else
        addi  sp, sp, 76
  e4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
  e8:	ef80083a 	eret

000000ec <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
  ec:	defff904 	addi	sp,sp,-28
  f0:	dfc00615 	stw	ra,24(sp)
  f4:	df000515 	stw	fp,20(sp)
  f8:	df000504 	addi	fp,sp,20
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
  fc:	0005313a 	rdctl	r2,ipending
 100:	e0bffc15 	stw	r2,-16(fp)

  return active;
 104:	e0bffc17 	ldw	r2,-16(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 108:	e0bfff15 	stw	r2,-4(fp)

  do
  {
    i = 0;
 10c:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 110:	00800044 	movi	r2,1
 114:	e0bffe15 	stw	r2,-8(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 118:	e0ffff17 	ldw	r3,-4(fp)
 11c:	e0bffe17 	ldw	r2,-8(fp)
 120:	1884703a 	and	r2,r3,r2
 124:	1005003a 	cmpeq	r2,r2,zero
 128:	1000161e 	bne	r2,zero,184 <alt_irq_handler+0x98>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
 12c:	e0bffd17 	ldw	r2,-12(fp)
 130:	00c00034 	movhi	r3,0
 134:	18d7fc04 	addi	r3,r3,24560
 138:	100490fa 	slli	r2,r2,3
 13c:	10c5883a 	add	r2,r2,r3
 140:	11400017 	ldw	r5,0(r2)
 144:	e0bffd17 	ldw	r2,-12(fp)
 148:	00c00034 	movhi	r3,0
 14c:	18d7fc04 	addi	r3,r3,24560
 150:	100490fa 	slli	r2,r2,3
 154:	10c5883a 	add	r2,r2,r3
 158:	10800104 	addi	r2,r2,4
 15c:	11000017 	ldw	r4,0(r2)
 160:	283ee83a 	callr	r5
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 164:	0005313a 	rdctl	r2,ipending
 168:	e0bffb15 	stw	r2,-20(fp)

  return active;
 16c:	e0bffb17 	ldw	r2,-20(fp)
      mask <<= 1;
      i++;

    } while (1);

    active = alt_irq_pending ();
 170:	e0bfff15 	stw	r2,-4(fp)
    
  } while (active);
 174:	e0bfff17 	ldw	r2,-4(fp)
 178:	1004c03a 	cmpne	r2,r2,zero
 17c:	103fe31e 	bne	r2,zero,10c <alt_irq_handler+0x20>
 180:	00000706 	br	1a0 <alt_irq_handler+0xb4>
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
 184:	e0bffe17 	ldw	r2,-8(fp)
 188:	1085883a 	add	r2,r2,r2
 18c:	e0bffe15 	stw	r2,-8(fp)
      i++;
 190:	e0bffd17 	ldw	r2,-12(fp)
 194:	10800044 	addi	r2,r2,1
 198:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 19c:	003fde06 	br	118 <alt_irq_handler+0x2c>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
 1a0:	e037883a 	mov	sp,fp
 1a4:	dfc00117 	ldw	ra,4(sp)
 1a8:	df000017 	ldw	fp,0(sp)
 1ac:	dec00204 	addi	sp,sp,8
 1b0:	f800283a 	ret

Disassembly of section .text:

000001b4 <_start>:
#if (NIOS2_NUM_OF_SHADOW_REG_SETS == 0)    
    /*
     * Now that the caches are initialized, set up the stack pointer.
     * The value provided by the linker is assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
     1b4:	06c02034 	movhi	sp,128
    ori sp, sp, %lo(__alt_stack_pointer)
     1b8:	dec00014 	ori	sp,sp,0

    /* Set up the global pointer. */
    movhi gp, %hi(_gp)
     1bc:	06800034 	movhi	gp,0
    ori gp, gp, %lo(_gp)
     1c0:	d6b1fb14 	ori	gp,gp,51180
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
     1c4:	00800034 	movhi	r2,0
    ori r2, r2, %lo(__bss_start)
     1c8:	1097f514 	ori	r2,r2,24532

    movhi r3, %hi(__bss_end)
     1cc:	00c00034 	movhi	r3,0
    ori r3, r3, %lo(__bss_end)
     1d0:	18d8a014 	ori	r3,r3,25216

    beq r2, r3, 1f
     1d4:	10c00326 	beq	r2,r3,1e4 <_start+0x30>

0:
    stw zero, (r2)
     1d8:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
     1dc:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
     1e0:	10fffd36 	bltu	r2,r3,1d8 <_start+0x24>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
     1e4:	00002380 	call	238 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
     1e8:	00003240 	call	324 <alt_main>

000001ec <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
     1ec:	003fff06 	br	1ec <alt_after_alt_main>

000001f0 <main>:

		.text 			# The text region indicates the start of instructions

		.global main

main:	nop
     1f0:	0001883a 	nop
     1f4:	00840034 	movhi	r2,4096
						# to either load your addresses as you go,
						# or you can set aside registers for memory
						# addresses all at once, and leave them.

	# Set up Registers
	movia r2, SWITCHES				# copy label address into r2
     1f8:	10800c04 	addi	r2,r2,48
     1fc:	00c40034 	movhi	r3,4096
	movia r3, PWM0_Clock_Divider	# copy label address into r3
     200:	18c0c404 	addi	r3,r3,784
     204:	01040034 	movhi	r4,4096
	movia r4, PWM0_Duty_Cycle		# copy label address into r4
     208:	2100c504 	addi	r4,r4,788
     20c:	01440034 	movhi	r5,4096
	movia r5, PWM0_Enable			# copy label address into r5
     210:	2940c604 	addi	r5,r5,792

	# Store value 2499 into PWM0's clock divider
	movi r6, 2499   # IMM16(2499) 	--- copy value --> r6
     214:	018270c4 	movi	r6,2499
	stw r6, 0(r3)	# r6(1) 		--- store value --> r3(PWM0_Clock_Divider)
     218:	19800015 	stw	r6,0(r3)

	# Enable PWM0
	movi r7, 1		# IMM16(1) 		--- copy value --> r20
     21c:	01c00044 	movi	r7,1
	stw r7, 0(r5)	# r20(1) 		--- store value --> r3(PWM0_Enable)
     220:	29c00015 	stw	r7,0(r5)

00000224 <loop>:

loop:	nop
     224:	0001883a 	nop
							# THE MAIN LOOP STARTS HERE
							# Read switches, multiply the value by 4, then
							# store in PWM0's duty_cycle register

	# Read switches, multiply by 4, then store result in PWM0's duty cycle register
	ldw r20, 0(r2)		# r20(Switch input) <-- load value --- r2(SWITCHES)
     228:	15000017 	ldw	r20,0(r2)
	muli r20, r20, 4	# r20(Switch input) multiplied by 4
     22c:	a5000124 	muli	r20,r20,4
	stw r20, 0(r4)		# r20(RESULT) 	--- store value --> r4(DUTY_CYCLE)
     230:	25000015 	stw	r20,0(r4)


		br	loop			# END OF LOOP
     234:	003ffb06 	br	224 <loop>

00000238 <alt_load>:
     238:	defffe04 	addi	sp,sp,-8
     23c:	dfc00115 	stw	ra,4(sp)
     240:	df000015 	stw	fp,0(sp)
     244:	d839883a 	mov	fp,sp
     248:	01000034 	movhi	r4,0
     24c:	21120604 	addi	r4,r4,18456
     250:	01400034 	movhi	r5,0
     254:	294c1704 	addi	r5,r5,12380
     258:	01800034 	movhi	r6,0
     25c:	31920604 	addi	r6,r6,18456
     260:	00002b80 	call	2b8 <alt_load_section>
     264:	01000034 	movhi	r4,0
     268:	21000804 	addi	r4,r4,32
     26c:	01400034 	movhi	r5,0
     270:	29400804 	addi	r5,r5,32
     274:	01800034 	movhi	r6,0
     278:	31806d04 	addi	r6,r6,436
     27c:	00002b80 	call	2b8 <alt_load_section>
     280:	01000034 	movhi	r4,0
     284:	210c0104 	addi	r4,r4,12292
     288:	01400034 	movhi	r5,0
     28c:	294c0104 	addi	r5,r5,12292
     290:	01800034 	movhi	r6,0
     294:	318c1704 	addi	r6,r6,12380
     298:	00002b80 	call	2b8 <alt_load_section>
     29c:	0001ca40 	call	1ca4 <alt_dcache_flush_all>
     2a0:	0001ec80 	call	1ec8 <alt_icache_flush_all>
     2a4:	e037883a 	mov	sp,fp
     2a8:	dfc00117 	ldw	ra,4(sp)
     2ac:	df000017 	ldw	fp,0(sp)
     2b0:	dec00204 	addi	sp,sp,8
     2b4:	f800283a 	ret

000002b8 <alt_load_section>:
     2b8:	defffc04 	addi	sp,sp,-16
     2bc:	df000315 	stw	fp,12(sp)
     2c0:	df000304 	addi	fp,sp,12
     2c4:	e13ffd15 	stw	r4,-12(fp)
     2c8:	e17ffe15 	stw	r5,-8(fp)
     2cc:	e1bfff15 	stw	r6,-4(fp)
     2d0:	e0fffe17 	ldw	r3,-8(fp)
     2d4:	e0bffd17 	ldw	r2,-12(fp)
     2d8:	18800e26 	beq	r3,r2,314 <alt_load_section+0x5c>
     2dc:	00000a06 	br	308 <alt_load_section+0x50>
     2e0:	e0bffd17 	ldw	r2,-12(fp)
     2e4:	10c00017 	ldw	r3,0(r2)
     2e8:	e0bffe17 	ldw	r2,-8(fp)
     2ec:	10c00015 	stw	r3,0(r2)
     2f0:	e0bffe17 	ldw	r2,-8(fp)
     2f4:	10800104 	addi	r2,r2,4
     2f8:	e0bffe15 	stw	r2,-8(fp)
     2fc:	e0bffd17 	ldw	r2,-12(fp)
     300:	10800104 	addi	r2,r2,4
     304:	e0bffd15 	stw	r2,-12(fp)
     308:	e0fffe17 	ldw	r3,-8(fp)
     30c:	e0bfff17 	ldw	r2,-4(fp)
     310:	18bff31e 	bne	r3,r2,2e0 <alt_load_section+0x28>
     314:	e037883a 	mov	sp,fp
     318:	df000017 	ldw	fp,0(sp)
     31c:	dec00104 	addi	sp,sp,4
     320:	f800283a 	ret

00000324 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
     324:	defffd04 	addi	sp,sp,-12
     328:	dfc00215 	stw	ra,8(sp)
     32c:	df000115 	stw	fp,4(sp)
     330:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
     334:	0009883a 	mov	r4,zero
     338:	00003900 	call	390 <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
     33c:	00003c40 	call	3c4 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
     340:	01000034 	movhi	r4,0
     344:	210c0104 	addi	r4,r4,12292
     348:	01400034 	movhi	r5,0
     34c:	294c0104 	addi	r5,r5,12292
     350:	01800034 	movhi	r6,0
     354:	318c0104 	addi	r6,r6,12292
     358:	00022880 	call	2288 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
     35c:	0001e000 	call	1e00 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
     360:	01000034 	movhi	r4,0
     364:	21079904 	addi	r4,r4,7780
     368:	0002ae40 	call	2ae4 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
     36c:	d125fa17 	ldw	r4,-26648(gp)
     370:	d165fb17 	ldw	r5,-26644(gp)
     374:	d1a5fc17 	ldw	r6,-26640(gp)
     378:	00001f00 	call	1f0 <main>
     37c:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
     380:	01000044 	movi	r4,1
     384:	0001b480 	call	1b48 <close>
  exit (result);
     388:	e13fff17 	ldw	r4,-4(fp)
     38c:	0002af80 	call	2af8 <exit>

00000390 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
     390:	defffd04 	addi	sp,sp,-12
     394:	dfc00215 	stw	ra,8(sp)
     398:	df000115 	stw	fp,4(sp)
     39c:	df000104 	addi	fp,sp,4
     3a0:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( CPU, cpu);
     3a4:	00027c80 	call	27c8 <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts ()
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
     3a8:	00800044 	movi	r2,1
     3ac:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
     3b0:	e037883a 	mov	sp,fp
     3b4:	dfc00117 	ldw	ra,4(sp)
     3b8:	df000017 	ldw	fp,0(sp)
     3bc:	dec00204 	addi	sp,sp,8
     3c0:	f800283a 	ret

000003c4 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
     3c4:	defffe04 	addi	sp,sp,-8
     3c8:	dfc00115 	stw	ra,4(sp)
     3cc:	df000015 	stw	fp,0(sp)
     3d0:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( TIMER0, timer0);
     3d4:	01040034 	movhi	r4,4096
     3d8:	21002004 	addi	r4,r4,128
     3dc:	000b883a 	mov	r5,zero
     3e0:	01800044 	movi	r6,1
     3e4:	01c00044 	movi	r7,1
     3e8:	0000fb40 	call	fb4 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER1, timer1);
    ALTERA_AVALON_TIMER_INIT ( TIMER2, timer2);
    ALTERA_AVALON_TIMER_INIT ( TIMER3, timer3);
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
     3ec:	01000034 	movhi	r4,0
     3f0:	210c2104 	addi	r4,r4,12420
     3f4:	000b883a 	mov	r5,zero
     3f8:	000d883a 	mov	r6,zero
     3fc:	00005e00 	call	5e0 <altera_avalon_jtag_uart_init>
     400:	01000034 	movhi	r4,0
     404:	210c1704 	addi	r4,r4,12380
     408:	00004600 	call	460 <alt_dev_reg>
    ALTERA_AVALON_SPI_INIT ( SPI_PORT0, SPI_port0);
    ALTERA_AVALON_SPI_INIT ( SPI_PORT1, SPI_port1);
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID, sysid);
    ALTERA_AVALON_UART_INIT ( SERIAL_PORT0, Serial_port0);
     40c:	01000034 	movhi	r4,0
     410:	21103904 	addi	r4,r4,16612
     414:	000b883a 	mov	r5,zero
     418:	01800144 	movi	r6,5
     41c:	000113c0 	call	113c <altera_avalon_uart_init>
     420:	01000034 	movhi	r4,0
     424:	21102f04 	addi	r4,r4,16572
     428:	00004600 	call	460 <alt_dev_reg>
    ALTERA_AVALON_UART_INIT ( SERIAL_PORT1, Serial_port1);
     42c:	01000034 	movhi	r4,0
     430:	21106a04 	addi	r4,r4,16808
     434:	000b883a 	mov	r5,zero
     438:	01800184 	movi	r6,6
     43c:	000113c0 	call	113c <altera_avalon_uart_init>
     440:	01000034 	movhi	r4,0
     444:	21106004 	addi	r4,r4,16768
     448:	00004600 	call	460 <alt_dev_reg>
}
     44c:	e037883a 	mov	sp,fp
     450:	dfc00117 	ldw	ra,4(sp)
     454:	df000017 	ldw	fp,0(sp)
     458:	dec00204 	addi	sp,sp,8
     45c:	f800283a 	ret

00000460 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
     460:	defffd04 	addi	sp,sp,-12
     464:	dfc00215 	stw	ra,8(sp)
     468:	df000115 	stw	fp,4(sp)
     46c:	df000104 	addi	fp,sp,4
     470:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
     474:	e13fff17 	ldw	r4,-4(fp)
     478:	01400034 	movhi	r5,0
     47c:	2951fd04 	addi	r5,r5,18420
     480:	0001cec0 	call	1cec <alt_dev_llist_insert>
}
     484:	e037883a 	mov	sp,fp
     488:	dfc00117 	ldw	ra,4(sp)
     48c:	df000017 	ldw	fp,0(sp)
     490:	dec00204 	addi	sp,sp,8
     494:	f800283a 	ret

00000498 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
     498:	defffa04 	addi	sp,sp,-24
     49c:	dfc00515 	stw	ra,20(sp)
     4a0:	df000415 	stw	fp,16(sp)
     4a4:	df000404 	addi	fp,sp,16
     4a8:	e13ffd15 	stw	r4,-12(fp)
     4ac:	e17ffe15 	stw	r5,-8(fp)
     4b0:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
     4b4:	e0bffd17 	ldw	r2,-12(fp)
     4b8:	10800017 	ldw	r2,0(r2)
     4bc:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
     4c0:	e0bffc17 	ldw	r2,-16(fp)
     4c4:	11000a04 	addi	r4,r2,40
     4c8:	e0bffd17 	ldw	r2,-12(fp)
     4cc:	11c00217 	ldw	r7,8(r2)
     4d0:	e17ffe17 	ldw	r5,-8(fp)
     4d4:	e1bfff17 	ldw	r6,-4(fp)
     4d8:	0000ae00 	call	ae0 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
     4dc:	e037883a 	mov	sp,fp
     4e0:	dfc00117 	ldw	ra,4(sp)
     4e4:	df000017 	ldw	fp,0(sp)
     4e8:	dec00204 	addi	sp,sp,8
     4ec:	f800283a 	ret

000004f0 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
     4f0:	defffa04 	addi	sp,sp,-24
     4f4:	dfc00515 	stw	ra,20(sp)
     4f8:	df000415 	stw	fp,16(sp)
     4fc:	df000404 	addi	fp,sp,16
     500:	e13ffd15 	stw	r4,-12(fp)
     504:	e17ffe15 	stw	r5,-8(fp)
     508:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
     50c:	e0bffd17 	ldw	r2,-12(fp)
     510:	10800017 	ldw	r2,0(r2)
     514:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
     518:	e0bffc17 	ldw	r2,-16(fp)
     51c:	11000a04 	addi	r4,r2,40
     520:	e0bffd17 	ldw	r2,-12(fp)
     524:	11c00217 	ldw	r7,8(r2)
     528:	e17ffe17 	ldw	r5,-8(fp)
     52c:	e1bfff17 	ldw	r6,-4(fp)
     530:	0000d040 	call	d04 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
     534:	e037883a 	mov	sp,fp
     538:	dfc00117 	ldw	ra,4(sp)
     53c:	df000017 	ldw	fp,0(sp)
     540:	dec00204 	addi	sp,sp,8
     544:	f800283a 	ret

00000548 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
     548:	defffc04 	addi	sp,sp,-16
     54c:	dfc00315 	stw	ra,12(sp)
     550:	df000215 	stw	fp,8(sp)
     554:	df000204 	addi	fp,sp,8
     558:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
     55c:	e0bfff17 	ldw	r2,-4(fp)
     560:	10800017 	ldw	r2,0(r2)
     564:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
     568:	e0bffe17 	ldw	r2,-8(fp)
     56c:	11000a04 	addi	r4,r2,40
     570:	e0bfff17 	ldw	r2,-4(fp)
     574:	11400217 	ldw	r5,8(r2)
     578:	00009780 	call	978 <altera_avalon_jtag_uart_close>
}
     57c:	e037883a 	mov	sp,fp
     580:	dfc00117 	ldw	ra,4(sp)
     584:	df000017 	ldw	fp,0(sp)
     588:	dec00204 	addi	sp,sp,8
     58c:	f800283a 	ret

00000590 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
     590:	defffa04 	addi	sp,sp,-24
     594:	dfc00515 	stw	ra,20(sp)
     598:	df000415 	stw	fp,16(sp)
     59c:	df000404 	addi	fp,sp,16
     5a0:	e13ffd15 	stw	r4,-12(fp)
     5a4:	e17ffe15 	stw	r5,-8(fp)
     5a8:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
     5ac:	e0bffd17 	ldw	r2,-12(fp)
     5b0:	10800017 	ldw	r2,0(r2)
     5b4:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
     5b8:	e0bffc17 	ldw	r2,-16(fp)
     5bc:	11000a04 	addi	r4,r2,40
     5c0:	e17ffe17 	ldw	r5,-8(fp)
     5c4:	e1bfff17 	ldw	r6,-4(fp)
     5c8:	00009ec0 	call	9ec <altera_avalon_jtag_uart_ioctl>
}
     5cc:	e037883a 	mov	sp,fp
     5d0:	dfc00117 	ldw	ra,4(sp)
     5d4:	df000017 	ldw	fp,0(sp)
     5d8:	dec00204 	addi	sp,sp,8
     5dc:	f800283a 	ret

000005e0 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
     5e0:	defffa04 	addi	sp,sp,-24
     5e4:	dfc00515 	stw	ra,20(sp)
     5e8:	df000415 	stw	fp,16(sp)
     5ec:	df000404 	addi	fp,sp,16
     5f0:	e13ffd15 	stw	r4,-12(fp)
     5f4:	e17ffe15 	stw	r5,-8(fp)
     5f8:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
     5fc:	e0fffd17 	ldw	r3,-12(fp)
     600:	00800044 	movi	r2,1
     604:	18800815 	stw	r2,32(r3)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
     608:	e0bffd17 	ldw	r2,-12(fp)
     60c:	10800017 	ldw	r2,0(r2)
     610:	11000104 	addi	r4,r2,4
     614:	e0bffd17 	ldw	r2,-12(fp)
     618:	10800817 	ldw	r2,32(r2)
     61c:	1007883a 	mov	r3,r2
     620:	2005883a 	mov	r2,r4
     624:	10c00035 	stwio	r3,0(r2)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
     628:	e13ffe17 	ldw	r4,-8(fp)
     62c:	e17fff17 	ldw	r5,-4(fp)
     630:	d8000015 	stw	zero,0(sp)
     634:	01800034 	movhi	r6,0
     638:	3181a804 	addi	r6,r6,1696
     63c:	e1fffd17 	ldw	r7,-12(fp)
     640:	0001ef80 	call	1ef8 <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
     644:	e0bffd17 	ldw	r2,-12(fp)
     648:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
     64c:	e0bffd17 	ldw	r2,-12(fp)
     650:	11000204 	addi	r4,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
     654:	00800034 	movhi	r2,0
     658:	1097f904 	addi	r2,r2,24548
     65c:	10800017 	ldw	r2,0(r2)
     660:	100b883a 	mov	r5,r2
     664:	01800034 	movhi	r6,0
     668:	31823204 	addi	r6,r6,2248
     66c:	e1fffd17 	ldw	r7,-12(fp)
     670:	00019f40 	call	19f4 <alt_alarm_start>
     674:	1004403a 	cmpge	r2,r2,zero
     678:	1000041e 	bne	r2,zero,68c <altera_avalon_jtag_uart_init+0xac>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
     67c:	e0fffd17 	ldw	r3,-12(fp)
     680:	00a00034 	movhi	r2,32768
     684:	10bfffc4 	addi	r2,r2,-1
     688:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
     68c:	e037883a 	mov	sp,fp
     690:	dfc00117 	ldw	ra,4(sp)
     694:	df000017 	ldw	fp,0(sp)
     698:	dec00204 	addi	sp,sp,8
     69c:	f800283a 	ret

000006a0 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
     6a0:	defff804 	addi	sp,sp,-32
     6a4:	df000715 	stw	fp,28(sp)
     6a8:	df000704 	addi	fp,sp,28
     6ac:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
     6b0:	e0bfff17 	ldw	r2,-4(fp)
     6b4:	e0bffe15 	stw	r2,-8(fp)
  unsigned int base = sp->base;
     6b8:	e0bffe17 	ldw	r2,-8(fp)
     6bc:	10800017 	ldw	r2,0(r2)
     6c0:	e0bffd15 	stw	r2,-12(fp)
     6c4:	00000006 	br	6c8 <altera_avalon_jtag_uart_irq+0x28>
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
     6c8:	e0bffd17 	ldw	r2,-12(fp)
     6cc:	10800104 	addi	r2,r2,4
     6d0:	10800037 	ldwio	r2,0(r2)
     6d4:	e0bffc15 	stw	r2,-16(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
     6d8:	e0bffc17 	ldw	r2,-16(fp)
     6dc:	1080c00c 	andi	r2,r2,768
     6e0:	1005003a 	cmpeq	r2,r2,zero
     6e4:	1000741e 	bne	r2,zero,8b8 <altera_avalon_jtag_uart_irq+0x218>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
     6e8:	e0bffc17 	ldw	r2,-16(fp)
     6ec:	1080400c 	andi	r2,r2,256
     6f0:	1005003a 	cmpeq	r2,r2,zero
     6f4:	1000351e 	bne	r2,zero,7cc <altera_avalon_jtag_uart_irq+0x12c>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
     6f8:	00800074 	movhi	r2,1
     6fc:	e0bffb15 	stw	r2,-20(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
     700:	e0bffe17 	ldw	r2,-8(fp)
     704:	10800a17 	ldw	r2,40(r2)
     708:	10800044 	addi	r2,r2,1
     70c:	1081ffcc 	andi	r2,r2,2047
     710:	e0bffa15 	stw	r2,-24(fp)
        if (next == sp->rx_out)
     714:	e0bffe17 	ldw	r2,-8(fp)
     718:	10c00b17 	ldw	r3,44(r2)
     71c:	e0bffa17 	ldw	r2,-24(fp)
     720:	18801626 	beq	r3,r2,77c <altera_avalon_jtag_uart_irq+0xdc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
     724:	e0bffd17 	ldw	r2,-12(fp)
     728:	10800037 	ldwio	r2,0(r2)
     72c:	e0bffb15 	stw	r2,-20(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
     730:	e0bffb17 	ldw	r2,-20(fp)
     734:	10a0000c 	andi	r2,r2,32768
     738:	1005003a 	cmpeq	r2,r2,zero
     73c:	10000f1e 	bne	r2,zero,77c <altera_avalon_jtag_uart_irq+0xdc>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
     740:	e0bffe17 	ldw	r2,-8(fp)
     744:	10c00a17 	ldw	r3,40(r2)
     748:	e0bffb17 	ldw	r2,-20(fp)
     74c:	1009883a 	mov	r4,r2
     750:	e0bffe17 	ldw	r2,-8(fp)
     754:	1885883a 	add	r2,r3,r2
     758:	10800e04 	addi	r2,r2,56
     75c:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
     760:	e0bffe17 	ldw	r2,-8(fp)
     764:	10800a17 	ldw	r2,40(r2)
     768:	10800044 	addi	r2,r2,1
     76c:	10c1ffcc 	andi	r3,r2,2047
     770:	e0bffe17 	ldw	r2,-8(fp)
     774:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
     778:	003fe106 	br	700 <altera_avalon_jtag_uart_irq+0x60>

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
     77c:	e0bffb17 	ldw	r2,-20(fp)
     780:	10bfffec 	andhi	r2,r2,65535
     784:	1005003a 	cmpeq	r2,r2,zero
     788:	1000101e 	bne	r2,zero,7cc <altera_avalon_jtag_uart_irq+0x12c>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
     78c:	e0bffe17 	ldw	r2,-8(fp)
     790:	10c00817 	ldw	r3,32(r2)
     794:	00bfff84 	movi	r2,-2
     798:	1886703a 	and	r3,r3,r2
     79c:	e0bffe17 	ldw	r2,-8(fp)
     7a0:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
     7a4:	e0bffd17 	ldw	r2,-12(fp)
     7a8:	11000104 	addi	r4,r2,4
     7ac:	e0bffe17 	ldw	r2,-8(fp)
     7b0:	10800817 	ldw	r2,32(r2)
     7b4:	1007883a 	mov	r3,r2
     7b8:	2005883a 	mov	r2,r4
     7bc:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
     7c0:	e0bffd17 	ldw	r2,-12(fp)
     7c4:	10800104 	addi	r2,r2,4
     7c8:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
     7cc:	e0bffc17 	ldw	r2,-16(fp)
     7d0:	1080800c 	andi	r2,r2,512
     7d4:	1005003a 	cmpeq	r2,r2,zero
     7d8:	103fbb1e 	bne	r2,zero,6c8 <altera_avalon_jtag_uart_irq+0x28>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
     7dc:	e0bffc17 	ldw	r2,-16(fp)
     7e0:	10bfffec 	andhi	r2,r2,65535
     7e4:	1004d43a 	srli	r2,r2,16
     7e8:	e0bff915 	stw	r2,-28(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
     7ec:	00001506 	br	844 <altera_avalon_jtag_uart_irq+0x1a4>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
     7f0:	e13ffd17 	ldw	r4,-12(fp)
     7f4:	e0bffe17 	ldw	r2,-8(fp)
     7f8:	10c00d17 	ldw	r3,52(r2)
     7fc:	e0bffe17 	ldw	r2,-8(fp)
     800:	1885883a 	add	r2,r3,r2
     804:	10820e04 	addi	r2,r2,2104
     808:	10800003 	ldbu	r2,0(r2)
     80c:	10c03fcc 	andi	r3,r2,255
     810:	18c0201c 	xori	r3,r3,128
     814:	18ffe004 	addi	r3,r3,-128
     818:	2005883a 	mov	r2,r4
     81c:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
     820:	e0bffe17 	ldw	r2,-8(fp)
     824:	10800d17 	ldw	r2,52(r2)
     828:	10800044 	addi	r2,r2,1
     82c:	10c1ffcc 	andi	r3,r2,2047
     830:	e0bffe17 	ldw	r2,-8(fp)
     834:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
     838:	e0bff917 	ldw	r2,-28(fp)
     83c:	10bfffc4 	addi	r2,r2,-1
     840:	e0bff915 	stw	r2,-28(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
     844:	e0bff917 	ldw	r2,-28(fp)
     848:	1005003a 	cmpeq	r2,r2,zero
     84c:	1000051e 	bne	r2,zero,864 <altera_avalon_jtag_uart_irq+0x1c4>
     850:	e0bffe17 	ldw	r2,-8(fp)
     854:	10c00d17 	ldw	r3,52(r2)
     858:	e0bffe17 	ldw	r2,-8(fp)
     85c:	10800c17 	ldw	r2,48(r2)
     860:	18bfe31e 	bne	r3,r2,7f0 <altera_avalon_jtag_uart_irq+0x150>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
     864:	e0bff917 	ldw	r2,-28(fp)
     868:	1005003a 	cmpeq	r2,r2,zero
     86c:	103f961e 	bne	r2,zero,6c8 <altera_avalon_jtag_uart_irq+0x28>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
     870:	e0bffe17 	ldw	r2,-8(fp)
     874:	10c00817 	ldw	r3,32(r2)
     878:	00bfff44 	movi	r2,-3
     87c:	1886703a 	and	r3,r3,r2
     880:	e0bffe17 	ldw	r2,-8(fp)
     884:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
     888:	e0bffe17 	ldw	r2,-8(fp)
     88c:	10800017 	ldw	r2,0(r2)
     890:	11000104 	addi	r4,r2,4
     894:	e0bffe17 	ldw	r2,-8(fp)
     898:	10800817 	ldw	r2,32(r2)
     89c:	1007883a 	mov	r3,r2
     8a0:	2005883a 	mov	r2,r4
     8a4:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
     8a8:	e0bffd17 	ldw	r2,-12(fp)
     8ac:	10800104 	addi	r2,r2,4
     8b0:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
     8b4:	003f8406 	br	6c8 <altera_avalon_jtag_uart_irq+0x28>
}
     8b8:	e037883a 	mov	sp,fp
     8bc:	df000017 	ldw	fp,0(sp)
     8c0:	dec00104 	addi	sp,sp,4
     8c4:	f800283a 	ret

000008c8 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
     8c8:	defffc04 	addi	sp,sp,-16
     8cc:	df000315 	stw	fp,12(sp)
     8d0:	df000304 	addi	fp,sp,12
     8d4:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
     8d8:	e0bfff17 	ldw	r2,-4(fp)
     8dc:	e0bffe15 	stw	r2,-8(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
     8e0:	e0bffe17 	ldw	r2,-8(fp)
     8e4:	10800017 	ldw	r2,0(r2)
     8e8:	10800104 	addi	r2,r2,4
     8ec:	10800037 	ldwio	r2,0(r2)
     8f0:	e0bffd15 	stw	r2,-12(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
     8f4:	e0bffd17 	ldw	r2,-12(fp)
     8f8:	1081000c 	andi	r2,r2,1024
     8fc:	1005003a 	cmpeq	r2,r2,zero
     900:	10000c1e 	bne	r2,zero,934 <altera_avalon_jtag_uart_timeout+0x6c>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
     904:	e0bffe17 	ldw	r2,-8(fp)
     908:	10800017 	ldw	r2,0(r2)
     90c:	11000104 	addi	r4,r2,4
     910:	e0bffe17 	ldw	r2,-8(fp)
     914:	10800817 	ldw	r2,32(r2)
     918:	10810014 	ori	r2,r2,1024
     91c:	1007883a 	mov	r3,r2
     920:	2005883a 	mov	r2,r4
     924:	10c00035 	stwio	r3,0(r2)
    sp->host_inactive = 0;
     928:	e0bffe17 	ldw	r2,-8(fp)
     92c:	10000915 	stw	zero,36(r2)
     930:	00000a06 	br	95c <altera_avalon_jtag_uart_timeout+0x94>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
     934:	e0bffe17 	ldw	r2,-8(fp)
     938:	10c00917 	ldw	r3,36(r2)
     93c:	00a00034 	movhi	r2,32768
     940:	10bfff04 	addi	r2,r2,-4
     944:	10c00536 	bltu	r2,r3,95c <altera_avalon_jtag_uart_timeout+0x94>
    sp->host_inactive++;
     948:	e0bffe17 	ldw	r2,-8(fp)
     94c:	10800917 	ldw	r2,36(r2)
     950:	10c00044 	addi	r3,r2,1
     954:	e0bffe17 	ldw	r2,-8(fp)
     958:	10c00915 	stw	r3,36(r2)
     95c:	00800034 	movhi	r2,0
     960:	1097f904 	addi	r2,r2,24548
     964:	10800017 	ldw	r2,0(r2)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
     968:	e037883a 	mov	sp,fp
     96c:	df000017 	ldw	fp,0(sp)
     970:	dec00104 	addi	sp,sp,4
     974:	f800283a 	ret

00000978 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
     978:	defffc04 	addi	sp,sp,-16
     97c:	df000315 	stw	fp,12(sp)
     980:	df000304 	addi	fp,sp,12
     984:	e13ffd15 	stw	r4,-12(fp)
     988:	e17ffe15 	stw	r5,-8(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
     98c:	00000706 	br	9ac <altera_avalon_jtag_uart_close+0x34>
    if (flags & O_NONBLOCK) {
     990:	e0bffe17 	ldw	r2,-8(fp)
     994:	1090000c 	andi	r2,r2,16384
     998:	1005003a 	cmpeq	r2,r2,zero
     99c:	1000031e 	bne	r2,zero,9ac <altera_avalon_jtag_uart_close+0x34>
      return -EWOULDBLOCK; 
     9a0:	00bffd44 	movi	r2,-11
     9a4:	e0bfff15 	stw	r2,-4(fp)
     9a8:	00000b06 	br	9d8 <altera_avalon_jtag_uart_close+0x60>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
     9ac:	e0bffd17 	ldw	r2,-12(fp)
     9b0:	10c00d17 	ldw	r3,52(r2)
     9b4:	e0bffd17 	ldw	r2,-12(fp)
     9b8:	10800c17 	ldw	r2,48(r2)
     9bc:	18800526 	beq	r3,r2,9d4 <altera_avalon_jtag_uart_close+0x5c>
     9c0:	e0bffd17 	ldw	r2,-12(fp)
     9c4:	10c00917 	ldw	r3,36(r2)
     9c8:	e0bffd17 	ldw	r2,-12(fp)
     9cc:	10800117 	ldw	r2,4(r2)
     9d0:	18bfef36 	bltu	r3,r2,990 <altera_avalon_jtag_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
     9d4:	e03fff15 	stw	zero,-4(fp)
     9d8:	e0bfff17 	ldw	r2,-4(fp)
}
     9dc:	e037883a 	mov	sp,fp
     9e0:	df000017 	ldw	fp,0(sp)
     9e4:	dec00104 	addi	sp,sp,4
     9e8:	f800283a 	ret

000009ec <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
     9ec:	defff804 	addi	sp,sp,-32
     9f0:	df000715 	stw	fp,28(sp)
     9f4:	df000704 	addi	fp,sp,28
     9f8:	e13ffb15 	stw	r4,-20(fp)
     9fc:	e17ffc15 	stw	r5,-16(fp)
     a00:	e1bffd15 	stw	r6,-12(fp)
  int rc = -ENOTTY;
     a04:	00bff9c4 	movi	r2,-25
     a08:	e0bffa15 	stw	r2,-24(fp)

  switch (req)
     a0c:	e0bffc17 	ldw	r2,-16(fp)
     a10:	e0bfff15 	stw	r2,-4(fp)
     a14:	e0ffff17 	ldw	r3,-4(fp)
     a18:	189a8060 	cmpeqi	r2,r3,27137
     a1c:	1000041e 	bne	r2,zero,a30 <altera_avalon_jtag_uart_ioctl+0x44>
     a20:	e0ffff17 	ldw	r3,-4(fp)
     a24:	189a80a0 	cmpeqi	r2,r3,27138
     a28:	10001b1e 	bne	r2,zero,a98 <altera_avalon_jtag_uart_ioctl+0xac>
     a2c:	00002706 	br	acc <altera_avalon_jtag_uart_ioctl+0xe0>
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
     a30:	e0bffb17 	ldw	r2,-20(fp)
     a34:	10c00117 	ldw	r3,4(r2)
     a38:	00a00034 	movhi	r2,32768
     a3c:	10bfffc4 	addi	r2,r2,-1
     a40:	18802226 	beq	r3,r2,acc <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      int timeout = *((int *)arg);
     a44:	e0bffd17 	ldw	r2,-12(fp)
     a48:	10800017 	ldw	r2,0(r2)
     a4c:	e0bff915 	stw	r2,-28(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
     a50:	e0bff917 	ldw	r2,-28(fp)
     a54:	10800090 	cmplti	r2,r2,2
     a58:	1000071e 	bne	r2,zero,a78 <altera_avalon_jtag_uart_ioctl+0x8c>
     a5c:	e0fff917 	ldw	r3,-28(fp)
     a60:	00a00034 	movhi	r2,32768
     a64:	10bfffc4 	addi	r2,r2,-1
     a68:	18800326 	beq	r3,r2,a78 <altera_avalon_jtag_uart_ioctl+0x8c>
     a6c:	e0bff917 	ldw	r2,-28(fp)
     a70:	e0bffe15 	stw	r2,-8(fp)
     a74:	00000306 	br	a84 <altera_avalon_jtag_uart_ioctl+0x98>
     a78:	00e00034 	movhi	r3,32768
     a7c:	18ffff84 	addi	r3,r3,-2
     a80:	e0fffe15 	stw	r3,-8(fp)
     a84:	e0bffb17 	ldw	r2,-20(fp)
     a88:	e0fffe17 	ldw	r3,-8(fp)
     a8c:	10c00115 	stw	r3,4(r2)
      rc = 0;
     a90:	e03ffa15 	stw	zero,-24(fp)
    }
    break;
     a94:	00000d06 	br	acc <altera_avalon_jtag_uart_ioctl+0xe0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
     a98:	e0bffb17 	ldw	r2,-20(fp)
     a9c:	10c00117 	ldw	r3,4(r2)
     aa0:	00a00034 	movhi	r2,32768
     aa4:	10bfffc4 	addi	r2,r2,-1
     aa8:	18800826 	beq	r3,r2,acc <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
     aac:	e13ffd17 	ldw	r4,-12(fp)
     ab0:	e0bffb17 	ldw	r2,-20(fp)
     ab4:	10c00917 	ldw	r3,36(r2)
     ab8:	e0bffb17 	ldw	r2,-20(fp)
     abc:	10800117 	ldw	r2,4(r2)
     ac0:	1885803a 	cmpltu	r2,r3,r2
     ac4:	20800015 	stw	r2,0(r4)
      rc = 0;
     ac8:	e03ffa15 	stw	zero,-24(fp)

  default:
    break;
  }

  return rc;
     acc:	e0bffa17 	ldw	r2,-24(fp)
}
     ad0:	e037883a 	mov	sp,fp
     ad4:	df000017 	ldw	fp,0(sp)
     ad8:	dec00104 	addi	sp,sp,4
     adc:	f800283a 	ret

00000ae0 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
     ae0:	defff204 	addi	sp,sp,-56
     ae4:	dfc00d15 	stw	ra,52(sp)
     ae8:	df000c15 	stw	fp,48(sp)
     aec:	df000c04 	addi	fp,sp,48
     af0:	e13ffb15 	stw	r4,-20(fp)
     af4:	e17ffc15 	stw	r5,-16(fp)
     af8:	e1bffd15 	stw	r6,-12(fp)
     afc:	e1fffe15 	stw	r7,-8(fp)
  char * ptr = buffer;
     b00:	e0bffc17 	ldw	r2,-16(fp)
     b04:	e0bffa15 	stw	r2,-24(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
     b08:	00004806 	br	c2c <altera_avalon_jtag_uart_read+0x14c>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
     b0c:	e0bffb17 	ldw	r2,-20(fp)
     b10:	10800a17 	ldw	r2,40(r2)
     b14:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
     b18:	e0bffb17 	ldw	r2,-20(fp)
     b1c:	10800b17 	ldw	r2,44(r2)
     b20:	e0bff615 	stw	r2,-40(fp)

      if (in >= out)
     b24:	e0fff717 	ldw	r3,-36(fp)
     b28:	e0bff617 	ldw	r2,-40(fp)
     b2c:	18800536 	bltu	r3,r2,b44 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
     b30:	e0bff717 	ldw	r2,-36(fp)
     b34:	e0fff617 	ldw	r3,-40(fp)
     b38:	10c5c83a 	sub	r2,r2,r3
     b3c:	e0bff815 	stw	r2,-32(fp)
     b40:	00000406 	br	b54 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
     b44:	00820004 	movi	r2,2048
     b48:	e0fff617 	ldw	r3,-40(fp)
     b4c:	10c5c83a 	sub	r2,r2,r3
     b50:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
     b54:	e0bff817 	ldw	r2,-32(fp)
     b58:	1005003a 	cmpeq	r2,r2,zero
     b5c:	10001f1e 	bne	r2,zero,bdc <altera_avalon_jtag_uart_read+0xfc>
        break; /* No more data available */

      if (n > space)
     b60:	e0fffd17 	ldw	r3,-12(fp)
     b64:	e0bff817 	ldw	r2,-32(fp)
     b68:	1880022e 	bgeu	r3,r2,b74 <altera_avalon_jtag_uart_read+0x94>
        n = space;
     b6c:	e0bffd17 	ldw	r2,-12(fp)
     b70:	e0bff815 	stw	r2,-32(fp)

      memcpy(ptr, sp->rx_buf + out, n);
     b74:	e0bffb17 	ldw	r2,-20(fp)
     b78:	10c00e04 	addi	r3,r2,56
     b7c:	e0bff617 	ldw	r2,-40(fp)
     b80:	1887883a 	add	r3,r3,r2
     b84:	e0bffa17 	ldw	r2,-24(fp)
     b88:	1009883a 	mov	r4,r2
     b8c:	180b883a 	mov	r5,r3
     b90:	e1bff817 	ldw	r6,-32(fp)
     b94:	0002ba40 	call	2ba4 <memcpy>
      ptr   += n;
     b98:	e0fff817 	ldw	r3,-32(fp)
     b9c:	e0bffa17 	ldw	r2,-24(fp)
     ba0:	10c5883a 	add	r2,r2,r3
     ba4:	e0bffa15 	stw	r2,-24(fp)
      space -= n;
     ba8:	e0fffd17 	ldw	r3,-12(fp)
     bac:	e0bff817 	ldw	r2,-32(fp)
     bb0:	1885c83a 	sub	r2,r3,r2
     bb4:	e0bffd15 	stw	r2,-12(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
     bb8:	e0fff617 	ldw	r3,-40(fp)
     bbc:	e0bff817 	ldw	r2,-32(fp)
     bc0:	1885883a 	add	r2,r3,r2
     bc4:	10c1ffcc 	andi	r3,r2,2047
     bc8:	e0bffb17 	ldw	r2,-20(fp)
     bcc:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
     bd0:	e0bffd17 	ldw	r2,-12(fp)
     bd4:	10800048 	cmpgei	r2,r2,1
     bd8:	103fcc1e 	bne	r2,zero,b0c <altera_avalon_jtag_uart_read+0x2c>

    /* If we read any data then return it */
    if (ptr != buffer)
     bdc:	e0fffa17 	ldw	r3,-24(fp)
     be0:	e0bffc17 	ldw	r2,-16(fp)
     be4:	1880141e 	bne	r3,r2,c38 <altera_avalon_jtag_uart_read+0x158>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
     be8:	e0bffe17 	ldw	r2,-8(fp)
     bec:	1090000c 	andi	r2,r2,16384
     bf0:	1004c03a 	cmpne	r2,r2,zero
     bf4:	1000101e 	bne	r2,zero,c38 <altera_avalon_jtag_uart_read+0x158>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
     bf8:	e0bffb17 	ldw	r2,-20(fp)
     bfc:	10c00a17 	ldw	r3,40(r2)
     c00:	e0bff717 	ldw	r2,-36(fp)
     c04:	1880051e 	bne	r3,r2,c1c <altera_avalon_jtag_uart_read+0x13c>
     c08:	e0bffb17 	ldw	r2,-20(fp)
     c0c:	10c00917 	ldw	r3,36(r2)
     c10:	e0bffb17 	ldw	r2,-20(fp)
     c14:	10800117 	ldw	r2,4(r2)
     c18:	18bff736 	bltu	r3,r2,bf8 <altera_avalon_jtag_uart_read+0x118>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
     c1c:	e0bffb17 	ldw	r2,-20(fp)
     c20:	10c00a17 	ldw	r3,40(r2)
     c24:	e0bff717 	ldw	r2,-36(fp)
     c28:	18800326 	beq	r3,r2,c38 <altera_avalon_jtag_uart_read+0x158>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
     c2c:	e0bffd17 	ldw	r2,-12(fp)
     c30:	10800048 	cmpgei	r2,r2,1
     c34:	103fb51e 	bne	r2,zero,b0c <altera_avalon_jtag_uart_read+0x2c>
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
     c38:	e0fffa17 	ldw	r3,-24(fp)
     c3c:	e0bffc17 	ldw	r2,-16(fp)
     c40:	18801926 	beq	r3,r2,ca8 <altera_avalon_jtag_uart_read+0x1c8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     c44:	0005303a 	rdctl	r2,status
     c48:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     c4c:	e0fff517 	ldw	r3,-44(fp)
     c50:	00bfff84 	movi	r2,-2
     c54:	1884703a 	and	r2,r3,r2
     c58:	1001703a 	wrctl	status,r2
  
  return context;
     c5c:	e0bff517 	ldw	r2,-44(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
     c60:	e0bff915 	stw	r2,-28(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
     c64:	e0bffb17 	ldw	r2,-20(fp)
     c68:	10800817 	ldw	r2,32(r2)
     c6c:	10c00054 	ori	r3,r2,1
     c70:	e0bffb17 	ldw	r2,-20(fp)
     c74:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
     c78:	e0bffb17 	ldw	r2,-20(fp)
     c7c:	10800017 	ldw	r2,0(r2)
     c80:	11000104 	addi	r4,r2,4
     c84:	e0bffb17 	ldw	r2,-20(fp)
     c88:	10800817 	ldw	r2,32(r2)
     c8c:	1007883a 	mov	r3,r2
     c90:	2005883a 	mov	r2,r4
     c94:	10c00035 	stwio	r3,0(r2)
     c98:	e0bff917 	ldw	r2,-28(fp)
     c9c:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     ca0:	e0bff417 	ldw	r2,-48(fp)
     ca4:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
     ca8:	e0fffa17 	ldw	r3,-24(fp)
     cac:	e0bffc17 	ldw	r2,-16(fp)
     cb0:	18800526 	beq	r3,r2,cc8 <altera_avalon_jtag_uart_read+0x1e8>
    return ptr - buffer;
     cb4:	e0fffa17 	ldw	r3,-24(fp)
     cb8:	e0bffc17 	ldw	r2,-16(fp)
     cbc:	1887c83a 	sub	r3,r3,r2
     cc0:	e0ffff15 	stw	r3,-4(fp)
     cc4:	00000906 	br	cec <altera_avalon_jtag_uart_read+0x20c>
  else if (flags & O_NONBLOCK)
     cc8:	e0bffe17 	ldw	r2,-8(fp)
     ccc:	1090000c 	andi	r2,r2,16384
     cd0:	1005003a 	cmpeq	r2,r2,zero
     cd4:	1000031e 	bne	r2,zero,ce4 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
     cd8:	00bffd44 	movi	r2,-11
     cdc:	e0bfff15 	stw	r2,-4(fp)
     ce0:	00000206 	br	cec <altera_avalon_jtag_uart_read+0x20c>
  else
    return -EIO;
     ce4:	00bffec4 	movi	r2,-5
     ce8:	e0bfff15 	stw	r2,-4(fp)
     cec:	e0bfff17 	ldw	r2,-4(fp)
}
     cf0:	e037883a 	mov	sp,fp
     cf4:	dfc00117 	ldw	ra,4(sp)
     cf8:	df000017 	ldw	fp,0(sp)
     cfc:	dec00204 	addi	sp,sp,8
     d00:	f800283a 	ret

00000d04 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
     d04:	defff204 	addi	sp,sp,-56
     d08:	dfc00d15 	stw	ra,52(sp)
     d0c:	df000c15 	stw	fp,48(sp)
     d10:	df000c04 	addi	fp,sp,48
     d14:	e13ffb15 	stw	r4,-20(fp)
     d18:	e17ffc15 	stw	r5,-16(fp)
     d1c:	e1bffd15 	stw	r6,-12(fp)
     d20:	e1fffe15 	stw	r7,-8(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
     d24:	e03ff915 	stw	zero,-28(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
     d28:	e0bffc17 	ldw	r2,-16(fp)
     d2c:	e0bff615 	stw	r2,-40(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
     d30:	00003a06 	br	e1c <altera_avalon_jtag_uart_write+0x118>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
     d34:	e0bffb17 	ldw	r2,-20(fp)
     d38:	10800c17 	ldw	r2,48(r2)
     d3c:	e0bffa15 	stw	r2,-24(fp)
      out = sp->tx_out;
     d40:	e0bffb17 	ldw	r2,-20(fp)
     d44:	10800d17 	ldw	r2,52(r2)
     d48:	e0bff915 	stw	r2,-28(fp)

      if (in < out)
     d4c:	e0fffa17 	ldw	r3,-24(fp)
     d50:	e0bff917 	ldw	r2,-28(fp)
     d54:	1880062e 	bgeu	r3,r2,d70 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
     d58:	e0fff917 	ldw	r3,-28(fp)
     d5c:	e0bffa17 	ldw	r2,-24(fp)
     d60:	1885c83a 	sub	r2,r3,r2
     d64:	10bfffc4 	addi	r2,r2,-1
     d68:	e0bff815 	stw	r2,-32(fp)
     d6c:	00000c06 	br	da0 <altera_avalon_jtag_uart_write+0x9c>
      else if (out > 0)
     d70:	e0bff917 	ldw	r2,-28(fp)
     d74:	1005003a 	cmpeq	r2,r2,zero
     d78:	1000051e 	bne	r2,zero,d90 <altera_avalon_jtag_uart_write+0x8c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
     d7c:	00820004 	movi	r2,2048
     d80:	e0fffa17 	ldw	r3,-24(fp)
     d84:	10c5c83a 	sub	r2,r2,r3
     d88:	e0bff815 	stw	r2,-32(fp)
     d8c:	00000406 	br	da0 <altera_avalon_jtag_uart_write+0x9c>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
     d90:	0081ffc4 	movi	r2,2047
     d94:	e0fffa17 	ldw	r3,-24(fp)
     d98:	10c5c83a 	sub	r2,r2,r3
     d9c:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
     da0:	e0bff817 	ldw	r2,-32(fp)
     da4:	1005003a 	cmpeq	r2,r2,zero
     da8:	10001f1e 	bne	r2,zero,e28 <altera_avalon_jtag_uart_write+0x124>
        break;

      if (n > count)
     dac:	e0fffd17 	ldw	r3,-12(fp)
     db0:	e0bff817 	ldw	r2,-32(fp)
     db4:	1880022e 	bgeu	r3,r2,dc0 <altera_avalon_jtag_uart_write+0xbc>
        n = count;
     db8:	e0bffd17 	ldw	r2,-12(fp)
     dbc:	e0bff815 	stw	r2,-32(fp)

      memcpy(sp->tx_buf + in, ptr, n);
     dc0:	e0bffb17 	ldw	r2,-20(fp)
     dc4:	10c20e04 	addi	r3,r2,2104
     dc8:	e0bffa17 	ldw	r2,-24(fp)
     dcc:	1885883a 	add	r2,r3,r2
     dd0:	e0fffc17 	ldw	r3,-16(fp)
     dd4:	1009883a 	mov	r4,r2
     dd8:	180b883a 	mov	r5,r3
     ddc:	e1bff817 	ldw	r6,-32(fp)
     de0:	0002ba40 	call	2ba4 <memcpy>
      ptr   += n;
     de4:	e0fff817 	ldw	r3,-32(fp)
     de8:	e0bffc17 	ldw	r2,-16(fp)
     dec:	10c5883a 	add	r2,r2,r3
     df0:	e0bffc15 	stw	r2,-16(fp)
      count -= n;
     df4:	e0fffd17 	ldw	r3,-12(fp)
     df8:	e0bff817 	ldw	r2,-32(fp)
     dfc:	1885c83a 	sub	r2,r3,r2
     e00:	e0bffd15 	stw	r2,-12(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
     e04:	e0fffa17 	ldw	r3,-24(fp)
     e08:	e0bff817 	ldw	r2,-32(fp)
     e0c:	1885883a 	add	r2,r3,r2
     e10:	10c1ffcc 	andi	r3,r2,2047
     e14:	e0bffb17 	ldw	r2,-20(fp)
     e18:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
     e1c:	e0bffd17 	ldw	r2,-12(fp)
     e20:	10800048 	cmpgei	r2,r2,1
     e24:	103fc31e 	bne	r2,zero,d34 <altera_avalon_jtag_uart_write+0x30>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     e28:	0005303a 	rdctl	r2,status
     e2c:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     e30:	e0fff517 	ldw	r3,-44(fp)
     e34:	00bfff84 	movi	r2,-2
     e38:	1884703a 	and	r2,r3,r2
     e3c:	1001703a 	wrctl	status,r2
  
  return context;
     e40:	e0bff517 	ldw	r2,-44(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
     e44:	e0bff715 	stw	r2,-36(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
     e48:	e0bffb17 	ldw	r2,-20(fp)
     e4c:	10800817 	ldw	r2,32(r2)
     e50:	10c00094 	ori	r3,r2,2
     e54:	e0bffb17 	ldw	r2,-20(fp)
     e58:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
     e5c:	e0bffb17 	ldw	r2,-20(fp)
     e60:	10800017 	ldw	r2,0(r2)
     e64:	11000104 	addi	r4,r2,4
     e68:	e0bffb17 	ldw	r2,-20(fp)
     e6c:	10800817 	ldw	r2,32(r2)
     e70:	1007883a 	mov	r3,r2
     e74:	2005883a 	mov	r2,r4
     e78:	10c00035 	stwio	r3,0(r2)
     e7c:	e0bff717 	ldw	r2,-36(fp)
     e80:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     e84:	e0bff417 	ldw	r2,-48(fp)
     e88:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
     e8c:	e0bffd17 	ldw	r2,-12(fp)
     e90:	10800050 	cmplti	r2,r2,1
     e94:	1000111e 	bne	r2,zero,edc <altera_avalon_jtag_uart_write+0x1d8>
    {
      if (flags & O_NONBLOCK)
     e98:	e0bffe17 	ldw	r2,-8(fp)
     e9c:	1090000c 	andi	r2,r2,16384
     ea0:	1004c03a 	cmpne	r2,r2,zero
     ea4:	1000101e 	bne	r2,zero,ee8 <altera_avalon_jtag_uart_write+0x1e4>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
     ea8:	e0bffb17 	ldw	r2,-20(fp)
     eac:	10c00d17 	ldw	r3,52(r2)
     eb0:	e0bff917 	ldw	r2,-28(fp)
     eb4:	1880051e 	bne	r3,r2,ecc <altera_avalon_jtag_uart_write+0x1c8>
     eb8:	e0bffb17 	ldw	r2,-20(fp)
     ebc:	10c00917 	ldw	r3,36(r2)
     ec0:	e0bffb17 	ldw	r2,-20(fp)
     ec4:	10800117 	ldw	r2,4(r2)
     ec8:	18bff736 	bltu	r3,r2,ea8 <altera_avalon_jtag_uart_write+0x1a4>
        ;
#endif /* __ucosii__ */

      if (out == sp->tx_out)
     ecc:	e0bffb17 	ldw	r2,-20(fp)
     ed0:	10c00d17 	ldw	r3,52(r2)
     ed4:	e0bff917 	ldw	r2,-28(fp)
     ed8:	18800326 	beq	r3,r2,ee8 <altera_avalon_jtag_uart_write+0x1e4>
        break;
    }
  }
  while (count > 0);
     edc:	e0bffd17 	ldw	r2,-12(fp)
     ee0:	10800048 	cmpgei	r2,r2,1
     ee4:	103fcd1e 	bne	r2,zero,e1c <altera_avalon_jtag_uart_write+0x118>
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
     ee8:	e0fffc17 	ldw	r3,-16(fp)
     eec:	e0bff617 	ldw	r2,-40(fp)
     ef0:	18800526 	beq	r3,r2,f08 <altera_avalon_jtag_uart_write+0x204>
    return ptr - start;
     ef4:	e0fffc17 	ldw	r3,-16(fp)
     ef8:	e0bff617 	ldw	r2,-40(fp)
     efc:	1887c83a 	sub	r3,r3,r2
     f00:	e0ffff15 	stw	r3,-4(fp)
     f04:	00000906 	br	f2c <altera_avalon_jtag_uart_write+0x228>
  else if (flags & O_NONBLOCK)
     f08:	e0bffe17 	ldw	r2,-8(fp)
     f0c:	1090000c 	andi	r2,r2,16384
     f10:	1005003a 	cmpeq	r2,r2,zero
     f14:	1000031e 	bne	r2,zero,f24 <altera_avalon_jtag_uart_write+0x220>
    return -EWOULDBLOCK;
     f18:	00bffd44 	movi	r2,-11
     f1c:	e0bfff15 	stw	r2,-4(fp)
     f20:	00000206 	br	f2c <altera_avalon_jtag_uart_write+0x228>
  else
    return -EIO; /* Host not connected */
     f24:	00bffec4 	movi	r2,-5
     f28:	e0bfff15 	stw	r2,-4(fp)
     f2c:	e0bfff17 	ldw	r2,-4(fp)
}
     f30:	e037883a 	mov	sp,fp
     f34:	dfc00117 	ldw	ra,4(sp)
     f38:	df000017 	ldw	fp,0(sp)
     f3c:	dec00204 	addi	sp,sp,8
     f40:	f800283a 	ret

00000f44 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
     f44:	defffa04 	addi	sp,sp,-24
     f48:	dfc00515 	stw	ra,20(sp)
     f4c:	df000415 	stw	fp,16(sp)
     f50:	df000404 	addi	fp,sp,16
     f54:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
     f58:	e0bfff17 	ldw	r2,-4(fp)
     f5c:	10000035 	stwio	zero,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
     f60:	e0bfff17 	ldw	r2,-4(fp)
     f64:	10800104 	addi	r2,r2,4
     f68:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     f6c:	0005303a 	rdctl	r2,status
     f70:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     f74:	e0fffd17 	ldw	r3,-12(fp)
     f78:	00bfff84 	movi	r2,-2
     f7c:	1884703a 	and	r2,r3,r2
     f80:	1001703a 	wrctl	status,r2
  
  return context;
     f84:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
     f88:	e0bffe15 	stw	r2,-8(fp)
  alt_tick ();
     f8c:	00026bc0 	call	26bc <alt_tick>
     f90:	e0bffe17 	ldw	r2,-8(fp)
     f94:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     f98:	e0bffc17 	ldw	r2,-16(fp)
     f9c:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
     fa0:	e037883a 	mov	sp,fp
     fa4:	dfc00117 	ldw	ra,4(sp)
     fa8:	df000017 	ldw	fp,0(sp)
     fac:	dec00204 	addi	sp,sp,8
     fb0:	f800283a 	ret

00000fb4 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
     fb4:	defff804 	addi	sp,sp,-32
     fb8:	dfc00715 	stw	ra,28(sp)
     fbc:	df000615 	stw	fp,24(sp)
     fc0:	df000604 	addi	fp,sp,24
     fc4:	e13ffc15 	stw	r4,-16(fp)
     fc8:	e17ffd15 	stw	r5,-12(fp)
     fcc:	e1bffe15 	stw	r6,-8(fp)
     fd0:	e1ffff15 	stw	r7,-4(fp)
     fd4:	e0bfff17 	ldw	r2,-4(fp)
     fd8:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
     fdc:	00800034 	movhi	r2,0
     fe0:	1097f904 	addi	r2,r2,24548
     fe4:	10800017 	ldw	r2,0(r2)
     fe8:	1004c03a 	cmpne	r2,r2,zero
     fec:	1000041e 	bne	r2,zero,1000 <alt_avalon_timer_sc_init+0x4c>
  {
    _alt_tick_rate = nticks;
     ff0:	00c00034 	movhi	r3,0
     ff4:	18d7f904 	addi	r3,r3,24548
     ff8:	e0bffb17 	ldw	r2,-20(fp)
     ffc:	18800015 	stw	r2,0(r3)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
    1000:	e0bffc17 	ldw	r2,-16(fp)
    1004:	10800104 	addi	r2,r2,4
    1008:	1007883a 	mov	r3,r2
    100c:	008001c4 	movi	r2,7
    1010:	18800035 	stwio	r2,0(r3)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
    1014:	d8000015 	stw	zero,0(sp)
    1018:	e13ffd17 	ldw	r4,-12(fp)
    101c:	e17ffe17 	ldw	r5,-8(fp)
    1020:	01800034 	movhi	r6,0
    1024:	3183d104 	addi	r6,r6,3908
    1028:	e1fffc17 	ldw	r7,-16(fp)
    102c:	0001ef80 	call	1ef8 <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
    1030:	e037883a 	mov	sp,fp
    1034:	dfc00117 	ldw	ra,4(sp)
    1038:	df000017 	ldw	fp,0(sp)
    103c:	dec00204 	addi	sp,sp,8
    1040:	f800283a 	ret

00001044 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
    1044:	defffa04 	addi	sp,sp,-24
    1048:	dfc00515 	stw	ra,20(sp)
    104c:	df000415 	stw	fp,16(sp)
    1050:	df000404 	addi	fp,sp,16
    1054:	e13ffd15 	stw	r4,-12(fp)
    1058:	e17ffe15 	stw	r5,-8(fp)
    105c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
    1060:	e0bffd17 	ldw	r2,-12(fp)
    1064:	10800017 	ldw	r2,0(r2)
    1068:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
    106c:	e0bffc17 	ldw	r2,-16(fp)
    1070:	11000a04 	addi	r4,r2,40
    1074:	e0bffd17 	ldw	r2,-12(fp)
    1078:	11c00217 	ldw	r7,8(r2)
    107c:	e17ffe17 	ldw	r5,-8(fp)
    1080:	e1bfff17 	ldw	r6,-4(fp)
    1084:	000153c0 	call	153c <altera_avalon_uart_read>
      fd->fd_flags);
}
    1088:	e037883a 	mov	sp,fp
    108c:	dfc00117 	ldw	ra,4(sp)
    1090:	df000017 	ldw	fp,0(sp)
    1094:	dec00204 	addi	sp,sp,8
    1098:	f800283a 	ret

0000109c <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
    109c:	defffa04 	addi	sp,sp,-24
    10a0:	dfc00515 	stw	ra,20(sp)
    10a4:	df000415 	stw	fp,16(sp)
    10a8:	df000404 	addi	fp,sp,16
    10ac:	e13ffd15 	stw	r4,-12(fp)
    10b0:	e17ffe15 	stw	r5,-8(fp)
    10b4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
    10b8:	e0bffd17 	ldw	r2,-12(fp)
    10bc:	10800017 	ldw	r2,0(r2)
    10c0:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
    10c4:	e0bffc17 	ldw	r2,-16(fp)
    10c8:	11000a04 	addi	r4,r2,40
    10cc:	e0bffd17 	ldw	r2,-12(fp)
    10d0:	11c00217 	ldw	r7,8(r2)
    10d4:	e17ffe17 	ldw	r5,-8(fp)
    10d8:	e1bfff17 	ldw	r6,-4(fp)
    10dc:	00017cc0 	call	17cc <altera_avalon_uart_write>
      fd->fd_flags);
}
    10e0:	e037883a 	mov	sp,fp
    10e4:	dfc00117 	ldw	ra,4(sp)
    10e8:	df000017 	ldw	fp,0(sp)
    10ec:	dec00204 	addi	sp,sp,8
    10f0:	f800283a 	ret

000010f4 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
    10f4:	defffc04 	addi	sp,sp,-16
    10f8:	dfc00315 	stw	ra,12(sp)
    10fc:	df000215 	stw	fp,8(sp)
    1100:	df000204 	addi	fp,sp,8
    1104:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
    1108:	e0bfff17 	ldw	r2,-4(fp)
    110c:	10800017 	ldw	r2,0(r2)
    1110:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
    1114:	e0bffe17 	ldw	r2,-8(fp)
    1118:	11000a04 	addi	r4,r2,40
    111c:	e0bfff17 	ldw	r2,-4(fp)
    1120:	11400217 	ldw	r5,8(r2)
    1124:	00014dc0 	call	14dc <altera_avalon_uart_close>
}
    1128:	e037883a 	mov	sp,fp
    112c:	dfc00117 	ldw	ra,4(sp)
    1130:	df000017 	ldw	fp,0(sp)
    1134:	dec00204 	addi	sp,sp,8
    1138:	f800283a 	ret

0000113c <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
    113c:	defff704 	addi	sp,sp,-36
    1140:	dfc00815 	stw	ra,32(sp)
    1144:	df000715 	stw	fp,28(sp)
    1148:	df000704 	addi	fp,sp,28
    114c:	e13ffc15 	stw	r4,-16(fp)
    1150:	e17ffd15 	stw	r5,-12(fp)
    1154:	e1bffe15 	stw	r6,-8(fp)
  void* base = sp->base;
    1158:	e0bffc17 	ldw	r2,-16(fp)
    115c:	10800017 	ldw	r2,0(r2)
    1160:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
    1164:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
    1168:	1004c03a 	cmpne	r2,r2,zero
    116c:	1000061e 	bne	r2,zero,1188 <altera_avalon_uart_init+0x4c>
    1170:	0005883a 	mov	r2,zero
    1174:	1004c03a 	cmpne	r2,r2,zero
    1178:	1000031e 	bne	r2,zero,1188 <altera_avalon_uart_init+0x4c>
    117c:	0005883a 	mov	r2,zero
    1180:	1005003a 	cmpeq	r2,r2,zero
    1184:	1000031e 	bne	r2,zero,1194 <altera_avalon_uart_init+0x58>
    1188:	00800044 	movi	r2,1
    118c:	e0bfff15 	stw	r2,-4(fp)
    1190:	00000106 	br	1198 <altera_avalon_uart_init+0x5c>
    1194:	e03fff15 	stw	zero,-4(fp)
    1198:	e0bfff17 	ldw	r2,-4(fp)
    119c:	e0bffa15 	stw	r2,-24(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
    11a0:	e0bffa17 	ldw	r2,-24(fp)
    11a4:	1004c03a 	cmpne	r2,r2,zero
    11a8:	1000111e 	bne	r2,zero,11f0 <altera_avalon_uart_init+0xb4>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
    11ac:	e0fffc17 	ldw	r3,-16(fp)
    11b0:	00832004 	movi	r2,3200
    11b4:	18800115 	stw	r2,4(r3)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
    11b8:	e0bffb17 	ldw	r2,-20(fp)
    11bc:	11000304 	addi	r4,r2,12
    11c0:	e0bffc17 	ldw	r2,-16(fp)
    11c4:	10800117 	ldw	r2,4(r2)
    11c8:	1007883a 	mov	r3,r2
    11cc:	2005883a 	mov	r2,r4
    11d0:	10c00035 	stwio	r3,0(r2)
  
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
    11d4:	d8000015 	stw	zero,0(sp)
    11d8:	e13ffd17 	ldw	r4,-12(fp)
    11dc:	e17ffe17 	ldw	r5,-8(fp)
    11e0:	01800034 	movhi	r6,0
    11e4:	31848104 	addi	r6,r6,4612
    11e8:	e1fffc17 	ldw	r7,-16(fp)
    11ec:	0001ef80 	call	1ef8 <alt_ic_isr_register>
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
#endif  
  }
}
    11f0:	e037883a 	mov	sp,fp
    11f4:	dfc00117 	ldw	ra,4(sp)
    11f8:	df000017 	ldw	fp,0(sp)
    11fc:	dec00204 	addi	sp,sp,8
    1200:	f800283a 	ret

00001204 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
    1204:	defffa04 	addi	sp,sp,-24
    1208:	dfc00515 	stw	ra,20(sp)
    120c:	df000415 	stw	fp,16(sp)
    1210:	df000404 	addi	fp,sp,16
    1214:	e13fff15 	stw	r4,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
    1218:	e0bfff17 	ldw	r2,-4(fp)
    121c:	e0bffd15 	stw	r2,-12(fp)
  void* base               = sp->base;
    1220:	e0bffd17 	ldw	r2,-12(fp)
    1224:	10800017 	ldw	r2,0(r2)
    1228:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
    122c:	e0bffc17 	ldw	r2,-16(fp)
    1230:	10800204 	addi	r2,r2,8
    1234:	10800037 	ldwio	r2,0(r2)
    1238:	e0bffe15 	stw	r2,-8(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
    123c:	e0bffc17 	ldw	r2,-16(fp)
    1240:	10800204 	addi	r2,r2,8
    1244:	10000035 	stwio	zero,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
    1248:	e0bffc17 	ldw	r2,-16(fp)
    124c:	10800204 	addi	r2,r2,8
    1250:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
    1254:	e0bffe17 	ldw	r2,-8(fp)
    1258:	1080200c 	andi	r2,r2,128
    125c:	1005003a 	cmpeq	r2,r2,zero
    1260:	1000031e 	bne	r2,zero,1270 <altera_avalon_uart_irq+0x6c>
  {
    altera_avalon_uart_rxirq(sp, status);
    1264:	e13ffd17 	ldw	r4,-12(fp)
    1268:	e17ffe17 	ldw	r5,-8(fp)
    126c:	00012a00 	call	12a0 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
    1270:	e0bffe17 	ldw	r2,-8(fp)
    1274:	1081100c 	andi	r2,r2,1088
    1278:	1005003a 	cmpeq	r2,r2,zero
    127c:	1000031e 	bne	r2,zero,128c <altera_avalon_uart_irq+0x88>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
    1280:	e13ffd17 	ldw	r4,-12(fp)
    1284:	e17ffe17 	ldw	r5,-8(fp)
    1288:	00013800 	call	1380 <altera_avalon_uart_txirq>
  }
  

}
    128c:	e037883a 	mov	sp,fp
    1290:	dfc00117 	ldw	ra,4(sp)
    1294:	df000017 	ldw	fp,0(sp)
    1298:	dec00204 	addi	sp,sp,8
    129c:	f800283a 	ret

000012a0 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
    12a0:	defffc04 	addi	sp,sp,-16
    12a4:	df000315 	stw	fp,12(sp)
    12a8:	df000304 	addi	fp,sp,12
    12ac:	e13ffe15 	stw	r4,-8(fp)
    12b0:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
    12b4:	e0bfff17 	ldw	r2,-4(fp)
    12b8:	108000cc 	andi	r2,r2,3
    12bc:	1004c03a 	cmpne	r2,r2,zero
    12c0:	10002b1e 	bne	r2,zero,1370 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
    12c4:	e0bffe17 	ldw	r2,-8(fp)
    12c8:	10800317 	ldw	r2,12(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
    12cc:	e0bffe17 	ldw	r2,-8(fp)
    12d0:	10800317 	ldw	r2,12(r2)
    12d4:	10800044 	addi	r2,r2,1
    12d8:	10800fcc 	andi	r2,r2,63
    12dc:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
    12e0:	e0bffe17 	ldw	r2,-8(fp)
    12e4:	11000317 	ldw	r4,12(r2)
    12e8:	e0bffe17 	ldw	r2,-8(fp)
    12ec:	10800017 	ldw	r2,0(r2)
    12f0:	10800037 	ldwio	r2,0(r2)
    12f4:	1007883a 	mov	r3,r2
    12f8:	e0bffe17 	ldw	r2,-8(fp)
    12fc:	2085883a 	add	r2,r4,r2
    1300:	10800704 	addi	r2,r2,28
    1304:	10c00005 	stb	r3,0(r2)

  sp->rx_end = next;
    1308:	e0fffe17 	ldw	r3,-8(fp)
    130c:	e0bffd17 	ldw	r2,-12(fp)
    1310:	18800315 	stw	r2,12(r3)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
    1314:	e0bffe17 	ldw	r2,-8(fp)
    1318:	10800317 	ldw	r2,12(r2)
    131c:	10800044 	addi	r2,r2,1
    1320:	10800fcc 	andi	r2,r2,63
    1324:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
    1328:	e0bffe17 	ldw	r2,-8(fp)
    132c:	10c00217 	ldw	r3,8(r2)
    1330:	e0bffd17 	ldw	r2,-12(fp)
    1334:	18800e1e 	bne	r3,r2,1370 <altera_avalon_uart_rxirq+0xd0>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    1338:	e0bffe17 	ldw	r2,-8(fp)
    133c:	10c00117 	ldw	r3,4(r2)
    1340:	00bfdfc4 	movi	r2,-129
    1344:	1886703a 	and	r3,r3,r2
    1348:	e0bffe17 	ldw	r2,-8(fp)
    134c:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
    1350:	e0bffe17 	ldw	r2,-8(fp)
    1354:	10800017 	ldw	r2,0(r2)
    1358:	11000304 	addi	r4,r2,12
    135c:	e0bffe17 	ldw	r2,-8(fp)
    1360:	10800117 	ldw	r2,4(r2)
    1364:	1007883a 	mov	r3,r2
    1368:	2005883a 	mov	r2,r4
    136c:	10c00035 	stwio	r3,0(r2)
  }   
}
    1370:	e037883a 	mov	sp,fp
    1374:	df000017 	ldw	fp,0(sp)
    1378:	dec00104 	addi	sp,sp,4
    137c:	f800283a 	ret

00001380 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
    1380:	defffd04 	addi	sp,sp,-12
    1384:	df000215 	stw	fp,8(sp)
    1388:	df000204 	addi	fp,sp,8
    138c:	e13ffe15 	stw	r4,-8(fp)
    1390:	e17fff15 	stw	r5,-4(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
    1394:	e0bffe17 	ldw	r2,-8(fp)
    1398:	10c00417 	ldw	r3,16(r2)
    139c:	e0bffe17 	ldw	r2,-8(fp)
    13a0:	10800517 	ldw	r2,20(r2)
    13a4:	18803626 	beq	r3,r2,1480 <altera_avalon_uart_txirq+0x100>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
    13a8:	e0bffe17 	ldw	r2,-8(fp)
    13ac:	10800617 	ldw	r2,24(r2)
    13b0:	1080008c 	andi	r2,r2,2
    13b4:	1005003a 	cmpeq	r2,r2,zero
    13b8:	1000041e 	bne	r2,zero,13cc <altera_avalon_uart_txirq+0x4c>
    13bc:	e0bfff17 	ldw	r2,-4(fp)
    13c0:	1082000c 	andi	r2,r2,2048
    13c4:	1005003a 	cmpeq	r2,r2,zero
    13c8:	10001e1e 	bne	r2,zero,1444 <altera_avalon_uart_txirq+0xc4>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
    13cc:	e0bffe17 	ldw	r2,-8(fp)
    13d0:	10800417 	ldw	r2,16(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
    13d4:	e0bffe17 	ldw	r2,-8(fp)
    13d8:	10800017 	ldw	r2,0(r2)
    13dc:	11000104 	addi	r4,r2,4
    13e0:	e0bffe17 	ldw	r2,-8(fp)
    13e4:	10c00417 	ldw	r3,16(r2)
    13e8:	e0bffe17 	ldw	r2,-8(fp)
    13ec:	1885883a 	add	r2,r3,r2
    13f0:	10801704 	addi	r2,r2,92
    13f4:	10800003 	ldbu	r2,0(r2)
    13f8:	10c03fcc 	andi	r3,r2,255
    13fc:	2005883a 	mov	r2,r4
    1400:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
    1404:	e0bffe17 	ldw	r2,-8(fp)
    1408:	10800417 	ldw	r2,16(r2)
    140c:	10c00044 	addi	r3,r2,1
    1410:	e0bffe17 	ldw	r2,-8(fp)
    1414:	10c00415 	stw	r3,16(r2)
    1418:	e0bffe17 	ldw	r2,-8(fp)
    141c:	10800417 	ldw	r2,16(r2)
    1420:	10c00fcc 	andi	r3,r2,63
    1424:	e0bffe17 	ldw	r2,-8(fp)
    1428:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
    142c:	e0bffe17 	ldw	r2,-8(fp)
    1430:	10800117 	ldw	r2,4(r2)
    1434:	10c01014 	ori	r3,r2,64
    1438:	e0bffe17 	ldw	r2,-8(fp)
    143c:	10c00115 	stw	r3,4(r2)
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
    1440:	00000f06 	br	1480 <altera_avalon_uart_txirq+0x100>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
    1444:	e0bffe17 	ldw	r2,-8(fp)
    1448:	10800017 	ldw	r2,0(r2)
    144c:	10800204 	addi	r2,r2,8
    1450:	10800037 	ldwio	r2,0(r2)
    1454:	e0bfff15 	stw	r2,-4(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
    1458:	e0bfff17 	ldw	r2,-4(fp)
    145c:	1082000c 	andi	r2,r2,2048
    1460:	1004c03a 	cmpne	r2,r2,zero
    1464:	1000061e 	bne	r2,zero,1480 <altera_avalon_uart_txirq+0x100>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
    1468:	e0bffe17 	ldw	r2,-8(fp)
    146c:	10c00117 	ldw	r3,4(r2)
    1470:	00bfefc4 	movi	r2,-65
    1474:	1886703a 	and	r3,r3,r2
    1478:	e0bffe17 	ldw	r2,-8(fp)
    147c:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
    1480:	e0bffe17 	ldw	r2,-8(fp)
    1484:	10c00417 	ldw	r3,16(r2)
    1488:	e0bffe17 	ldw	r2,-8(fp)
    148c:	10800517 	ldw	r2,20(r2)
    1490:	1880061e 	bne	r3,r2,14ac <altera_avalon_uart_txirq+0x12c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
    1494:	e0bffe17 	ldw	r2,-8(fp)
    1498:	10c00117 	ldw	r3,4(r2)
    149c:	00beefc4 	movi	r2,-1089
    14a0:	1886703a 	and	r3,r3,r2
    14a4:	e0bffe17 	ldw	r2,-8(fp)
    14a8:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    14ac:	e0bffe17 	ldw	r2,-8(fp)
    14b0:	10800017 	ldw	r2,0(r2)
    14b4:	11000304 	addi	r4,r2,12
    14b8:	e0bffe17 	ldw	r2,-8(fp)
    14bc:	10800117 	ldw	r2,4(r2)
    14c0:	1007883a 	mov	r3,r2
    14c4:	2005883a 	mov	r2,r4
    14c8:	10c00035 	stwio	r3,0(r2)
}
    14cc:	e037883a 	mov	sp,fp
    14d0:	df000017 	ldw	fp,0(sp)
    14d4:	dec00104 	addi	sp,sp,4
    14d8:	f800283a 	ret

000014dc <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
    14dc:	defffc04 	addi	sp,sp,-16
    14e0:	df000315 	stw	fp,12(sp)
    14e4:	df000304 	addi	fp,sp,12
    14e8:	e13ffd15 	stw	r4,-12(fp)
    14ec:	e17ffe15 	stw	r5,-8(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
    14f0:	00000706 	br	1510 <altera_avalon_uart_close+0x34>
    if (flags & O_NONBLOCK) {
    14f4:	e0bffe17 	ldw	r2,-8(fp)
    14f8:	1090000c 	andi	r2,r2,16384
    14fc:	1005003a 	cmpeq	r2,r2,zero
    1500:	1000031e 	bne	r2,zero,1510 <altera_avalon_uart_close+0x34>
      return -EWOULDBLOCK; 
    1504:	00bffd44 	movi	r2,-11
    1508:	e0bfff15 	stw	r2,-4(fp)
    150c:	00000606 	br	1528 <altera_avalon_uart_close+0x4c>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
    1510:	e0bffd17 	ldw	r2,-12(fp)
    1514:	10c00417 	ldw	r3,16(r2)
    1518:	e0bffd17 	ldw	r2,-12(fp)
    151c:	10800517 	ldw	r2,20(r2)
    1520:	18bff41e 	bne	r3,r2,14f4 <altera_avalon_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
    1524:	e03fff15 	stw	zero,-4(fp)
    1528:	e0bfff17 	ldw	r2,-4(fp)
}
    152c:	e037883a 	mov	sp,fp
    1530:	df000017 	ldw	fp,0(sp)
    1534:	dec00104 	addi	sp,sp,4
    1538:	f800283a 	ret

0000153c <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
    153c:	defff004 	addi	sp,sp,-64
    1540:	dfc00f15 	stw	ra,60(sp)
    1544:	df000e15 	stw	fp,56(sp)
    1548:	df000e04 	addi	fp,sp,56
    154c:	e13ffb15 	stw	r4,-20(fp)
    1550:	e17ffc15 	stw	r5,-16(fp)
    1554:	e1bffd15 	stw	r6,-12(fp)
    1558:	e1fffe15 	stw	r7,-8(fp)
  alt_irq_context context;
  int             block;
  alt_u32         next;
  alt_u8          read_would_block = 0;
    155c:	e03ff705 	stb	zero,-36(fp)
  int             count = 0;
    1560:	e03ff615 	stw	zero,-40(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
    1564:	e0bffe17 	ldw	r2,-8(fp)
    1568:	1090000c 	andi	r2,r2,16384
    156c:	1005003a 	cmpeq	r2,r2,zero
    1570:	e0bff915 	stw	r2,-28(fp)
  /*
   * Calculate which slot in the circular buffer is the next one to read
   * data from.
   */

  next = (sp->rx_start + 1) & ALT_AVALON_UART_BUF_MSK;
    1574:	e0bffb17 	ldw	r2,-20(fp)
    1578:	10800217 	ldw	r2,8(r2)
    157c:	10800044 	addi	r2,r2,1
    1580:	10800fcc 	andi	r2,r2,63
    1584:	e0bff815 	stw	r2,-32(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
    1588:	00001906 	br	15f0 <altera_avalon_uart_read+0xb4>
    {
      count++;
    158c:	e0bff617 	ldw	r2,-40(fp)
    1590:	10800044 	addi	r2,r2,1
    1594:	e0bff615 	stw	r2,-40(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
    1598:	e0bffb17 	ldw	r2,-20(fp)
    159c:	10c00217 	ldw	r3,8(r2)
    15a0:	e0bffb17 	ldw	r2,-20(fp)
    15a4:	1885883a 	add	r2,r3,r2
    15a8:	10800704 	addi	r2,r2,28
    15ac:	10800003 	ldbu	r2,0(r2)
    15b0:	1007883a 	mov	r3,r2
    15b4:	e0bffc17 	ldw	r2,-16(fp)
    15b8:	10c00005 	stb	r3,0(r2)
    15bc:	e0bffc17 	ldw	r2,-16(fp)
    15c0:	10800044 	addi	r2,r2,1
    15c4:	e0bffc15 	stw	r2,-16(fp)
      
      sp->rx_start = (++sp->rx_start) & ALT_AVALON_UART_BUF_MSK;
    15c8:	e0bffb17 	ldw	r2,-20(fp)
    15cc:	10800217 	ldw	r2,8(r2)
    15d0:	10c00044 	addi	r3,r2,1
    15d4:	e0bffb17 	ldw	r2,-20(fp)
    15d8:	10c00215 	stw	r3,8(r2)
    15dc:	e0bffb17 	ldw	r2,-20(fp)
    15e0:	10800217 	ldw	r2,8(r2)
    15e4:	10c00fcc 	andi	r3,r2,63
    15e8:	e0bffb17 	ldw	r2,-20(fp)
    15ec:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
    15f0:	e0fff617 	ldw	r3,-40(fp)
    15f4:	e0bffd17 	ldw	r2,-12(fp)
    15f8:	1880050e 	bge	r3,r2,1610 <altera_avalon_uart_read+0xd4>
    15fc:	e0bffb17 	ldw	r2,-20(fp)
    1600:	10c00217 	ldw	r3,8(r2)
    1604:	e0bffb17 	ldw	r2,-20(fp)
    1608:	10800317 	ldw	r2,12(r2)
    160c:	18bfdf1e 	bne	r3,r2,158c <altera_avalon_uart_read+0x50>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
    1610:	e0bff617 	ldw	r2,-40(fp)
    1614:	1004c03a 	cmpne	r2,r2,zero
    1618:	1000271e 	bne	r2,zero,16b8 <altera_avalon_uart_read+0x17c>
    161c:	e0bffb17 	ldw	r2,-20(fp)
    1620:	10c00217 	ldw	r3,8(r2)
    1624:	e0bffb17 	ldw	r2,-20(fp)
    1628:	10800317 	ldw	r2,12(r2)
    162c:	1880221e 	bne	r3,r2,16b8 <altera_avalon_uart_read+0x17c>
    {
      if (!block)
    1630:	e0bff917 	ldw	r2,-28(fp)
    1634:	1004c03a 	cmpne	r2,r2,zero
    1638:	1000061e 	bne	r2,zero,1654 <altera_avalon_uart_read+0x118>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
    163c:	000176c0 	call	176c <alt_get_errno>
    1640:	00c002c4 	movi	r3,11
    1644:	10c00015 	stw	r3,0(r2)
        read_would_block = 1;
    1648:	00800044 	movi	r2,1
    164c:	e0bff705 	stb	r2,-36(fp)
        break;
    1650:	00001f06 	br	16d0 <altera_avalon_uart_read+0x194>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1654:	0005303a 	rdctl	r2,status
    1658:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    165c:	e0fff517 	ldw	r3,-44(fp)
    1660:	00bfff84 	movi	r2,-2
    1664:	1884703a 	and	r2,r3,r2
    1668:	1001703a 	wrctl	status,r2
  
  return context;
    166c:	e0bff517 	ldw	r2,-44(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
    1670:	e0bffa15 	stw	r2,-24(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    1674:	e0bffb17 	ldw	r2,-20(fp)
    1678:	10800117 	ldw	r2,4(r2)
    167c:	10c02014 	ori	r3,r2,128
    1680:	e0bffb17 	ldw	r2,-20(fp)
    1684:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    1688:	e0bffb17 	ldw	r2,-20(fp)
    168c:	10800017 	ldw	r2,0(r2)
    1690:	11000304 	addi	r4,r2,12
    1694:	e0bffb17 	ldw	r2,-20(fp)
    1698:	10800117 	ldw	r2,4(r2)
    169c:	1007883a 	mov	r3,r2
    16a0:	2005883a 	mov	r2,r4
    16a4:	10c00035 	stwio	r3,0(r2)
    16a8:	e0bffa17 	ldw	r2,-24(fp)
    16ac:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    16b0:	e0bff417 	ldw	r2,-48(fp)
    16b4:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
    16b8:	e0bff617 	ldw	r2,-40(fp)
    16bc:	1004c03a 	cmpne	r2,r2,zero
    16c0:	1000031e 	bne	r2,zero,16d0 <altera_avalon_uart_read+0x194>
    16c4:	e0bffd17 	ldw	r2,-12(fp)
    16c8:	1004c03a 	cmpne	r2,r2,zero
    16cc:	103fc81e 	bne	r2,zero,15f0 <altera_avalon_uart_read+0xb4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    16d0:	0005303a 	rdctl	r2,status
    16d4:	e0bff315 	stw	r2,-52(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    16d8:	e0fff317 	ldw	r3,-52(fp)
    16dc:	00bfff84 	movi	r2,-2
    16e0:	1884703a 	and	r2,r3,r2
    16e4:	1001703a 	wrctl	status,r2
  
  return context;
    16e8:	e0bff317 	ldw	r2,-52(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
    16ec:	e0bffa15 	stw	r2,-24(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    16f0:	e0bffb17 	ldw	r2,-20(fp)
    16f4:	10800117 	ldw	r2,4(r2)
    16f8:	10c02014 	ori	r3,r2,128
    16fc:	e0bffb17 	ldw	r2,-20(fp)
    1700:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    1704:	e0bffb17 	ldw	r2,-20(fp)
    1708:	10800017 	ldw	r2,0(r2)
    170c:	11000304 	addi	r4,r2,12
    1710:	e0bffb17 	ldw	r2,-20(fp)
    1714:	10800117 	ldw	r2,4(r2)
    1718:	1007883a 	mov	r3,r2
    171c:	2005883a 	mov	r2,r4
    1720:	10c00035 	stwio	r3,0(r2)
    1724:	e0bffa17 	ldw	r2,-24(fp)
    1728:	e0bff215 	stw	r2,-56(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    172c:	e0bff217 	ldw	r2,-56(fp)
    1730:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
    1734:	e0bff703 	ldbu	r2,-36(fp)
    1738:	1005003a 	cmpeq	r2,r2,zero
    173c:	1000031e 	bne	r2,zero,174c <altera_avalon_uart_read+0x210>
    return ~EWOULDBLOCK;
    1740:	00bffd04 	movi	r2,-12
    1744:	e0bfff15 	stw	r2,-4(fp)
    1748:	00000206 	br	1754 <altera_avalon_uart_read+0x218>
  }
  else {
    return count;
    174c:	e0bff617 	ldw	r2,-40(fp)
    1750:	e0bfff15 	stw	r2,-4(fp)
    1754:	e0bfff17 	ldw	r2,-4(fp)
  }
}
    1758:	e037883a 	mov	sp,fp
    175c:	dfc00117 	ldw	ra,4(sp)
    1760:	df000017 	ldw	fp,0(sp)
    1764:	dec00204 	addi	sp,sp,8
    1768:	f800283a 	ret

0000176c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    176c:	defffd04 	addi	sp,sp,-12
    1770:	dfc00215 	stw	ra,8(sp)
    1774:	df000115 	stw	fp,4(sp)
    1778:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    177c:	00800034 	movhi	r2,0
    1780:	10920004 	addi	r2,r2,18432
    1784:	10800017 	ldw	r2,0(r2)
    1788:	1005003a 	cmpeq	r2,r2,zero
    178c:	1000061e 	bne	r2,zero,17a8 <alt_get_errno+0x3c>
    1790:	00800034 	movhi	r2,0
    1794:	10920004 	addi	r2,r2,18432
    1798:	10800017 	ldw	r2,0(r2)
    179c:	103ee83a 	callr	r2
    17a0:	e0bfff15 	stw	r2,-4(fp)
    17a4:	00000306 	br	17b4 <alt_get_errno+0x48>
    17a8:	00800034 	movhi	r2,0
    17ac:	1097fb04 	addi	r2,r2,24556
    17b0:	e0bfff15 	stw	r2,-4(fp)
    17b4:	e0bfff17 	ldw	r2,-4(fp)
}
    17b8:	e037883a 	mov	sp,fp
    17bc:	dfc00117 	ldw	ra,4(sp)
    17c0:	df000017 	ldw	fp,0(sp)
    17c4:	dec00204 	addi	sp,sp,8
    17c8:	f800283a 	ret

000017cc <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
    17cc:	defff204 	addi	sp,sp,-56
    17d0:	dfc00d15 	stw	ra,52(sp)
    17d4:	df000c15 	stw	fp,48(sp)
    17d8:	df000c04 	addi	fp,sp,48
    17dc:	e13ffc15 	stw	r4,-16(fp)
    17e0:	e17ffd15 	stw	r5,-12(fp)
    17e4:	e1bffe15 	stw	r6,-8(fp)
    17e8:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
    17ec:	e0bffe17 	ldw	r2,-8(fp)
    17f0:	e0bff815 	stw	r2,-32(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
    17f4:	e0bfff17 	ldw	r2,-4(fp)
    17f8:	1090000c 	andi	r2,r2,16384
    17fc:	e0bffa15 	stw	r2,-24(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
    1800:	00004006 	br	1904 <altera_avalon_uart_write+0x138>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
    1804:	e0bffc17 	ldw	r2,-16(fp)
    1808:	10800517 	ldw	r2,20(r2)
    180c:	10800044 	addi	r2,r2,1
    1810:	10800fcc 	andi	r2,r2,63
    1814:	e0bff915 	stw	r2,-28(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
    1818:	e0bffc17 	ldw	r2,-16(fp)
    181c:	10c00417 	ldw	r3,16(r2)
    1820:	e0bff917 	ldw	r2,-28(fp)
    1824:	1880251e 	bne	r3,r2,18bc <altera_avalon_uart_write+0xf0>
    {
      if (no_block)
    1828:	e0bffa17 	ldw	r2,-24(fp)
    182c:	1005003a 	cmpeq	r2,r2,zero
    1830:	1000051e 	bne	r2,zero,1848 <altera_avalon_uart_write+0x7c>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
    1834:	00019940 	call	1994 <alt_get_errno>
    1838:	1007883a 	mov	r3,r2
    183c:	008002c4 	movi	r2,11
    1840:	18800015 	stw	r2,0(r3)
        break;
    1844:	00003206 	br	1910 <altera_avalon_uart_write+0x144>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1848:	0005303a 	rdctl	r2,status
    184c:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1850:	e0fff717 	ldw	r3,-36(fp)
    1854:	00bfff84 	movi	r2,-2
    1858:	1884703a 	and	r2,r3,r2
    185c:	1001703a 	wrctl	status,r2
  
  return context;
    1860:	e0bff717 	ldw	r2,-36(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
    1864:	e0bffb15 	stw	r2,-20(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
    1868:	e0bffc17 	ldw	r2,-16(fp)
    186c:	10800117 	ldw	r2,4(r2)
    1870:	10c11014 	ori	r3,r2,1088
    1874:	e0bffc17 	ldw	r2,-16(fp)
    1878:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    187c:	e0bffc17 	ldw	r2,-16(fp)
    1880:	10800017 	ldw	r2,0(r2)
    1884:	11000304 	addi	r4,r2,12
    1888:	e0bffc17 	ldw	r2,-16(fp)
    188c:	10800117 	ldw	r2,4(r2)
    1890:	1007883a 	mov	r3,r2
    1894:	2005883a 	mov	r2,r4
    1898:	10c00035 	stwio	r3,0(r2)
    189c:	e0bffb17 	ldw	r2,-20(fp)
    18a0:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    18a4:	e0bff617 	ldw	r2,-40(fp)
    18a8:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
    18ac:	e0bffc17 	ldw	r2,-16(fp)
    18b0:	10c00417 	ldw	r3,16(r2)
    18b4:	e0bff917 	ldw	r2,-28(fp)
    18b8:	18bffc26 	beq	r3,r2,18ac <altera_avalon_uart_write+0xe0>
      }
    }

    count--;
    18bc:	e0bff817 	ldw	r2,-32(fp)
    18c0:	10bfffc4 	addi	r2,r2,-1
    18c4:	e0bff815 	stw	r2,-32(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
    18c8:	e0bffc17 	ldw	r2,-16(fp)
    18cc:	10c00517 	ldw	r3,20(r2)
    18d0:	e0bffd17 	ldw	r2,-12(fp)
    18d4:	10800003 	ldbu	r2,0(r2)
    18d8:	1009883a 	mov	r4,r2
    18dc:	e0bffc17 	ldw	r2,-16(fp)
    18e0:	1885883a 	add	r2,r3,r2
    18e4:	10801704 	addi	r2,r2,92
    18e8:	11000005 	stb	r4,0(r2)
    18ec:	e0bffd17 	ldw	r2,-12(fp)
    18f0:	10800044 	addi	r2,r2,1
    18f4:	e0bffd15 	stw	r2,-12(fp)
    sp->tx_end = next;
    18f8:	e0fffc17 	ldw	r3,-16(fp)
    18fc:	e0bff917 	ldw	r2,-28(fp)
    1900:	18800515 	stw	r2,20(r3)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
    1904:	e0bff817 	ldw	r2,-32(fp)
    1908:	1004c03a 	cmpne	r2,r2,zero
    190c:	103fbd1e 	bne	r2,zero,1804 <altera_avalon_uart_write+0x38>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1910:	0005303a 	rdctl	r2,status
    1914:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1918:	e0fff517 	ldw	r3,-44(fp)
    191c:	00bfff84 	movi	r2,-2
    1920:	1884703a 	and	r2,r3,r2
    1924:	1001703a 	wrctl	status,r2
  
  return context;
    1928:	e0bff517 	ldw	r2,-44(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
    192c:	e0bffb15 	stw	r2,-20(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
    1930:	e0bffc17 	ldw	r2,-16(fp)
    1934:	10800117 	ldw	r2,4(r2)
    1938:	10c11014 	ori	r3,r2,1088
    193c:	e0bffc17 	ldw	r2,-16(fp)
    1940:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    1944:	e0bffc17 	ldw	r2,-16(fp)
    1948:	10800017 	ldw	r2,0(r2)
    194c:	11000304 	addi	r4,r2,12
    1950:	e0bffc17 	ldw	r2,-16(fp)
    1954:	10800117 	ldw	r2,4(r2)
    1958:	1007883a 	mov	r3,r2
    195c:	2005883a 	mov	r2,r4
    1960:	10c00035 	stwio	r3,0(r2)
    1964:	e0bffb17 	ldw	r2,-20(fp)
    1968:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    196c:	e0bff417 	ldw	r2,-48(fp)
    1970:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
    1974:	e0fffe17 	ldw	r3,-8(fp)
    1978:	e0bff817 	ldw	r2,-32(fp)
    197c:	1885c83a 	sub	r2,r3,r2
}
    1980:	e037883a 	mov	sp,fp
    1984:	dfc00117 	ldw	ra,4(sp)
    1988:	df000017 	ldw	fp,0(sp)
    198c:	dec00204 	addi	sp,sp,8
    1990:	f800283a 	ret

00001994 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    1994:	defffd04 	addi	sp,sp,-12
    1998:	dfc00215 	stw	ra,8(sp)
    199c:	df000115 	stw	fp,4(sp)
    19a0:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    19a4:	00800034 	movhi	r2,0
    19a8:	10920004 	addi	r2,r2,18432
    19ac:	10800017 	ldw	r2,0(r2)
    19b0:	1005003a 	cmpeq	r2,r2,zero
    19b4:	1000061e 	bne	r2,zero,19d0 <alt_get_errno+0x3c>
    19b8:	00800034 	movhi	r2,0
    19bc:	10920004 	addi	r2,r2,18432
    19c0:	10800017 	ldw	r2,0(r2)
    19c4:	103ee83a 	callr	r2
    19c8:	e0bfff15 	stw	r2,-4(fp)
    19cc:	00000306 	br	19dc <alt_get_errno+0x48>
    19d0:	00800034 	movhi	r2,0
    19d4:	1097fb04 	addi	r2,r2,24556
    19d8:	e0bfff15 	stw	r2,-4(fp)
    19dc:	e0bfff17 	ldw	r2,-4(fp)
}
    19e0:	e037883a 	mov	sp,fp
    19e4:	dfc00117 	ldw	ra,4(sp)
    19e8:	df000017 	ldw	fp,0(sp)
    19ec:	dec00204 	addi	sp,sp,8
    19f0:	f800283a 	ret

000019f4 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
    19f4:	defff404 	addi	sp,sp,-48
    19f8:	df000b15 	stw	fp,44(sp)
    19fc:	df000b04 	addi	fp,sp,44
    1a00:	e13ffb15 	stw	r4,-20(fp)
    1a04:	e17ffc15 	stw	r5,-16(fp)
    1a08:	e1bffd15 	stw	r6,-12(fp)
    1a0c:	e1fffe15 	stw	r7,-8(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
    1a10:	e03ff915 	stw	zero,-28(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
    1a14:	00800034 	movhi	r2,0
    1a18:	1097f904 	addi	r2,r2,24548
    1a1c:	10800017 	ldw	r2,0(r2)
  
  if (alt_ticks_per_second ())
    1a20:	1005003a 	cmpeq	r2,r2,zero
    1a24:	1000411e 	bne	r2,zero,1b2c <alt_alarm_start+0x138>
  {
    if (alarm)
    1a28:	e0bffb17 	ldw	r2,-20(fp)
    1a2c:	1005003a 	cmpeq	r2,r2,zero
    1a30:	10003b1e 	bne	r2,zero,1b20 <alt_alarm_start+0x12c>
    {
      alarm->callback = callback;
    1a34:	e0fffb17 	ldw	r3,-20(fp)
    1a38:	e0bffd17 	ldw	r2,-12(fp)
    1a3c:	18800315 	stw	r2,12(r3)
      alarm->context  = context;
    1a40:	e0fffb17 	ldw	r3,-20(fp)
    1a44:	e0bffe17 	ldw	r2,-8(fp)
    1a48:	18800515 	stw	r2,20(r3)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1a4c:	0005303a 	rdctl	r2,status
    1a50:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1a54:	e0fff817 	ldw	r3,-32(fp)
    1a58:	00bfff84 	movi	r2,-2
    1a5c:	1884703a 	and	r2,r3,r2
    1a60:	1001703a 	wrctl	status,r2
  
  return context;
    1a64:	e0bff817 	ldw	r2,-32(fp)
 
      irq_context = alt_irq_disable_all ();
    1a68:	e0bffa15 	stw	r2,-24(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
    1a6c:	00800034 	movhi	r2,0
    1a70:	1097fa04 	addi	r2,r2,24552
    1a74:	10800017 	ldw	r2,0(r2)
      
      current_nticks = alt_nticks();
    1a78:	e0bff915 	stw	r2,-28(fp)
      
      alarm->time = nticks + current_nticks + 1; 
    1a7c:	e0fffc17 	ldw	r3,-16(fp)
    1a80:	e0bff917 	ldw	r2,-28(fp)
    1a84:	1885883a 	add	r2,r3,r2
    1a88:	10c00044 	addi	r3,r2,1
    1a8c:	e0bffb17 	ldw	r2,-20(fp)
    1a90:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
    1a94:	e0bffb17 	ldw	r2,-20(fp)
    1a98:	10c00217 	ldw	r3,8(r2)
    1a9c:	e0bff917 	ldw	r2,-28(fp)
    1aa0:	1880042e 	bgeu	r3,r2,1ab4 <alt_alarm_start+0xc0>
      {
        alarm->rollover = 1;
    1aa4:	e0fffb17 	ldw	r3,-20(fp)
    1aa8:	00800044 	movi	r2,1
    1aac:	18800405 	stb	r2,16(r3)
    1ab0:	00000206 	br	1abc <alt_alarm_start+0xc8>
      }
      else
      {
        alarm->rollover = 0;
    1ab4:	e0bffb17 	ldw	r2,-20(fp)
    1ab8:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
    1abc:	e0fffb17 	ldw	r3,-20(fp)
    1ac0:	00800034 	movhi	r2,0
    1ac4:	10920204 	addi	r2,r2,18440
    1ac8:	e0bff615 	stw	r2,-40(fp)
    1acc:	e0fff715 	stw	r3,-36(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
    1ad0:	e0fff717 	ldw	r3,-36(fp)
    1ad4:	e0bff617 	ldw	r2,-40(fp)
    1ad8:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
    1adc:	e0bff617 	ldw	r2,-40(fp)
    1ae0:	10c00017 	ldw	r3,0(r2)
    1ae4:	e0bff717 	ldw	r2,-36(fp)
    1ae8:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
    1aec:	e0bff617 	ldw	r2,-40(fp)
    1af0:	10c00017 	ldw	r3,0(r2)
    1af4:	e0bff717 	ldw	r2,-36(fp)
    1af8:	18800115 	stw	r2,4(r3)
  list->next           = entry;
    1afc:	e0fff617 	ldw	r3,-40(fp)
    1b00:	e0bff717 	ldw	r2,-36(fp)
    1b04:	18800015 	stw	r2,0(r3)
    1b08:	e0bffa17 	ldw	r2,-24(fp)
    1b0c:	e0bff515 	stw	r2,-44(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1b10:	e0bff517 	ldw	r2,-44(fp)
    1b14:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
    1b18:	e03fff15 	stw	zero,-4(fp)
    1b1c:	00000506 	br	1b34 <alt_alarm_start+0x140>
    }
    else
    {
      return -EINVAL;
    1b20:	00bffa84 	movi	r2,-22
    1b24:	e0bfff15 	stw	r2,-4(fp)
    1b28:	00000206 	br	1b34 <alt_alarm_start+0x140>
    }
  }
  else
  {
    return -ENOTSUP;
    1b2c:	00bfde84 	movi	r2,-134
    1b30:	e0bfff15 	stw	r2,-4(fp)
    1b34:	e0bfff17 	ldw	r2,-4(fp)
  }
}
    1b38:	e037883a 	mov	sp,fp
    1b3c:	df000017 	ldw	fp,0(sp)
    1b40:	dec00104 	addi	sp,sp,4
    1b44:	f800283a 	ret

00001b48 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
    1b48:	defff804 	addi	sp,sp,-32
    1b4c:	dfc00715 	stw	ra,28(sp)
    1b50:	df000615 	stw	fp,24(sp)
    1b54:	df000604 	addi	fp,sp,24
    1b58:	e13ffc15 	stw	r4,-16(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
    1b5c:	e0bffc17 	ldw	r2,-16(fp)
    1b60:	1004803a 	cmplt	r2,r2,zero
    1b64:	1000081e 	bne	r2,zero,1b88 <close+0x40>
    1b68:	e0bffc17 	ldw	r2,-16(fp)
    1b6c:	10800324 	muli	r2,r2,12
    1b70:	1007883a 	mov	r3,r2
    1b74:	00800034 	movhi	r2,0
    1b78:	10909b04 	addi	r2,r2,17004
    1b7c:	1887883a 	add	r3,r3,r2
    1b80:	e0ffff15 	stw	r3,-4(fp)
    1b84:	00000106 	br	1b8c <close+0x44>
    1b88:	e03fff15 	stw	zero,-4(fp)
    1b8c:	e0bfff17 	ldw	r2,-4(fp)
    1b90:	e0bffb15 	stw	r2,-20(fp)

  if (fd)
    1b94:	e0bffb17 	ldw	r2,-20(fp)
    1b98:	1005003a 	cmpeq	r2,r2,zero
    1b9c:	10001d1e 	bne	r2,zero,1c14 <close+0xcc>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
    1ba0:	e0bffb17 	ldw	r2,-20(fp)
    1ba4:	10800017 	ldw	r2,0(r2)
    1ba8:	10800417 	ldw	r2,16(r2)
    1bac:	1005003a 	cmpeq	r2,r2,zero
    1bb0:	1000071e 	bne	r2,zero,1bd0 <close+0x88>
    1bb4:	e0bffb17 	ldw	r2,-20(fp)
    1bb8:	10800017 	ldw	r2,0(r2)
    1bbc:	10800417 	ldw	r2,16(r2)
    1bc0:	e13ffb17 	ldw	r4,-20(fp)
    1bc4:	103ee83a 	callr	r2
    1bc8:	e0bffe15 	stw	r2,-8(fp)
    1bcc:	00000106 	br	1bd4 <close+0x8c>
    1bd0:	e03ffe15 	stw	zero,-8(fp)
    1bd4:	e0bffe17 	ldw	r2,-8(fp)
    1bd8:	e0bffa15 	stw	r2,-24(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
    1bdc:	e13ffc17 	ldw	r4,-16(fp)
    1be0:	00025c40 	call	25c4 <alt_release_fd>
    if (rval < 0)
    1be4:	e0bffa17 	ldw	r2,-24(fp)
    1be8:	1004403a 	cmpge	r2,r2,zero
    1bec:	1000071e 	bne	r2,zero,1c0c <close+0xc4>
    {
      ALT_ERRNO = -rval;
    1bf0:	0001c440 	call	1c44 <alt_get_errno>
    1bf4:	e0fffa17 	ldw	r3,-24(fp)
    1bf8:	00c7c83a 	sub	r3,zero,r3
    1bfc:	10c00015 	stw	r3,0(r2)
      return -1;
    1c00:	00bfffc4 	movi	r2,-1
    1c04:	e0bffd15 	stw	r2,-12(fp)
    1c08:	00000806 	br	1c2c <close+0xe4>
    }
    return 0;
    1c0c:	e03ffd15 	stw	zero,-12(fp)
    1c10:	00000606 	br	1c2c <close+0xe4>
  }
  else
  {
    ALT_ERRNO = EBADFD;
    1c14:	0001c440 	call	1c44 <alt_get_errno>
    1c18:	1007883a 	mov	r3,r2
    1c1c:	00801444 	movi	r2,81
    1c20:	18800015 	stw	r2,0(r3)
    return -1;
    1c24:	00bfffc4 	movi	r2,-1
    1c28:	e0bffd15 	stw	r2,-12(fp)
    1c2c:	e0bffd17 	ldw	r2,-12(fp)
  }
}
    1c30:	e037883a 	mov	sp,fp
    1c34:	dfc00117 	ldw	ra,4(sp)
    1c38:	df000017 	ldw	fp,0(sp)
    1c3c:	dec00204 	addi	sp,sp,8
    1c40:	f800283a 	ret

00001c44 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    1c44:	defffd04 	addi	sp,sp,-12
    1c48:	dfc00215 	stw	ra,8(sp)
    1c4c:	df000115 	stw	fp,4(sp)
    1c50:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    1c54:	00800034 	movhi	r2,0
    1c58:	10920004 	addi	r2,r2,18432
    1c5c:	10800017 	ldw	r2,0(r2)
    1c60:	1005003a 	cmpeq	r2,r2,zero
    1c64:	1000061e 	bne	r2,zero,1c80 <alt_get_errno+0x3c>
    1c68:	00800034 	movhi	r2,0
    1c6c:	10920004 	addi	r2,r2,18432
    1c70:	10800017 	ldw	r2,0(r2)
    1c74:	103ee83a 	callr	r2
    1c78:	e0bfff15 	stw	r2,-4(fp)
    1c7c:	00000306 	br	1c8c <alt_get_errno+0x48>
    1c80:	00800034 	movhi	r2,0
    1c84:	1097fb04 	addi	r2,r2,24556
    1c88:	e0bfff15 	stw	r2,-4(fp)
    1c8c:	e0bfff17 	ldw	r2,-4(fp)
}
    1c90:	e037883a 	mov	sp,fp
    1c94:	dfc00117 	ldw	ra,4(sp)
    1c98:	df000017 	ldw	fp,0(sp)
    1c9c:	dec00204 	addi	sp,sp,8
    1ca0:	f800283a 	ret

00001ca4 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
    1ca4:	deffff04 	addi	sp,sp,-4
    1ca8:	df000015 	stw	fp,0(sp)
    1cac:	d839883a 	mov	fp,sp
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
    1cb0:	e037883a 	mov	sp,fp
    1cb4:	df000017 	ldw	fp,0(sp)
    1cb8:	dec00104 	addi	sp,sp,4
    1cbc:	f800283a 	ret

00001cc0 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
    1cc0:	defffc04 	addi	sp,sp,-16
    1cc4:	df000315 	stw	fp,12(sp)
    1cc8:	df000304 	addi	fp,sp,12
    1ccc:	e13ffd15 	stw	r4,-12(fp)
    1cd0:	e17ffe15 	stw	r5,-8(fp)
    1cd4:	e1bfff15 	stw	r6,-4(fp)
  return len;
    1cd8:	e0bfff17 	ldw	r2,-4(fp)
}
    1cdc:	e037883a 	mov	sp,fp
    1ce0:	df000017 	ldw	fp,0(sp)
    1ce4:	dec00104 	addi	sp,sp,4
    1ce8:	f800283a 	ret

00001cec <alt_dev_llist_insert>:
    1cec:	defff904 	addi	sp,sp,-28
    1cf0:	dfc00615 	stw	ra,24(sp)
    1cf4:	df000515 	stw	fp,20(sp)
    1cf8:	df000504 	addi	fp,sp,20
    1cfc:	e13ffd15 	stw	r4,-12(fp)
    1d00:	e17ffe15 	stw	r5,-8(fp)
    1d04:	e0bffd17 	ldw	r2,-12(fp)
    1d08:	1005003a 	cmpeq	r2,r2,zero
    1d0c:	1000041e 	bne	r2,zero,1d20 <alt_dev_llist_insert+0x34>
    1d10:	e0bffd17 	ldw	r2,-12(fp)
    1d14:	10800217 	ldw	r2,8(r2)
    1d18:	1004c03a 	cmpne	r2,r2,zero
    1d1c:	1000071e 	bne	r2,zero,1d3c <alt_dev_llist_insert+0x50>
    1d20:	0001da00 	call	1da0 <alt_get_errno>
    1d24:	1007883a 	mov	r3,r2
    1d28:	00800584 	movi	r2,22
    1d2c:	18800015 	stw	r2,0(r3)
    1d30:	00bffa84 	movi	r2,-22
    1d34:	e0bfff15 	stw	r2,-4(fp)
    1d38:	00001306 	br	1d88 <alt_dev_llist_insert+0x9c>
    1d3c:	e0fffd17 	ldw	r3,-12(fp)
    1d40:	e0bffe17 	ldw	r2,-8(fp)
    1d44:	e0bffb15 	stw	r2,-20(fp)
    1d48:	e0fffc15 	stw	r3,-16(fp)
    1d4c:	e0fffc17 	ldw	r3,-16(fp)
    1d50:	e0bffb17 	ldw	r2,-20(fp)
    1d54:	18800115 	stw	r2,4(r3)
    1d58:	e0bffb17 	ldw	r2,-20(fp)
    1d5c:	10c00017 	ldw	r3,0(r2)
    1d60:	e0bffc17 	ldw	r2,-16(fp)
    1d64:	10c00015 	stw	r3,0(r2)
    1d68:	e0bffb17 	ldw	r2,-20(fp)
    1d6c:	10c00017 	ldw	r3,0(r2)
    1d70:	e0bffc17 	ldw	r2,-16(fp)
    1d74:	18800115 	stw	r2,4(r3)
    1d78:	e0fffb17 	ldw	r3,-20(fp)
    1d7c:	e0bffc17 	ldw	r2,-16(fp)
    1d80:	18800015 	stw	r2,0(r3)
    1d84:	e03fff15 	stw	zero,-4(fp)
    1d88:	e0bfff17 	ldw	r2,-4(fp)
    1d8c:	e037883a 	mov	sp,fp
    1d90:	dfc00117 	ldw	ra,4(sp)
    1d94:	df000017 	ldw	fp,0(sp)
    1d98:	dec00204 	addi	sp,sp,8
    1d9c:	f800283a 	ret

00001da0 <alt_get_errno>:
    1da0:	defffd04 	addi	sp,sp,-12
    1da4:	dfc00215 	stw	ra,8(sp)
    1da8:	df000115 	stw	fp,4(sp)
    1dac:	df000104 	addi	fp,sp,4
    1db0:	00800034 	movhi	r2,0
    1db4:	10920004 	addi	r2,r2,18432
    1db8:	10800017 	ldw	r2,0(r2)
    1dbc:	1005003a 	cmpeq	r2,r2,zero
    1dc0:	1000061e 	bne	r2,zero,1ddc <alt_get_errno+0x3c>
    1dc4:	00800034 	movhi	r2,0
    1dc8:	10920004 	addi	r2,r2,18432
    1dcc:	10800017 	ldw	r2,0(r2)
    1dd0:	103ee83a 	callr	r2
    1dd4:	e0bfff15 	stw	r2,-4(fp)
    1dd8:	00000306 	br	1de8 <alt_get_errno+0x48>
    1ddc:	00800034 	movhi	r2,0
    1de0:	1097fb04 	addi	r2,r2,24556
    1de4:	e0bfff15 	stw	r2,-4(fp)
    1de8:	e0bfff17 	ldw	r2,-4(fp)
    1dec:	e037883a 	mov	sp,fp
    1df0:	dfc00117 	ldw	ra,4(sp)
    1df4:	df000017 	ldw	fp,0(sp)
    1df8:	dec00204 	addi	sp,sp,8
    1dfc:	f800283a 	ret

00001e00 <_do_ctors>:
    1e00:	defffd04 	addi	sp,sp,-12
    1e04:	dfc00215 	stw	ra,8(sp)
    1e08:	df000115 	stw	fp,4(sp)
    1e0c:	df000104 	addi	fp,sp,4
    1e10:	00bfff04 	movi	r2,-4
    1e14:	00c00034 	movhi	r3,0
    1e18:	18cc0104 	addi	r3,r3,12292
    1e1c:	1885883a 	add	r2,r3,r2
    1e20:	e0bfff15 	stw	r2,-4(fp)
    1e24:	00000606 	br	1e40 <_do_ctors+0x40>
    1e28:	e0bfff17 	ldw	r2,-4(fp)
    1e2c:	10800017 	ldw	r2,0(r2)
    1e30:	103ee83a 	callr	r2
    1e34:	e0bfff17 	ldw	r2,-4(fp)
    1e38:	10bfff04 	addi	r2,r2,-4
    1e3c:	e0bfff15 	stw	r2,-4(fp)
    1e40:	e0ffff17 	ldw	r3,-4(fp)
    1e44:	00800034 	movhi	r2,0
    1e48:	108c0004 	addi	r2,r2,12288
    1e4c:	18bff62e 	bgeu	r3,r2,1e28 <_do_ctors+0x28>
    1e50:	e037883a 	mov	sp,fp
    1e54:	dfc00117 	ldw	ra,4(sp)
    1e58:	df000017 	ldw	fp,0(sp)
    1e5c:	dec00204 	addi	sp,sp,8
    1e60:	f800283a 	ret

00001e64 <_do_dtors>:
    1e64:	defffd04 	addi	sp,sp,-12
    1e68:	dfc00215 	stw	ra,8(sp)
    1e6c:	df000115 	stw	fp,4(sp)
    1e70:	df000104 	addi	fp,sp,4
    1e74:	00bfff04 	movi	r2,-4
    1e78:	00c00034 	movhi	r3,0
    1e7c:	18cc0104 	addi	r3,r3,12292
    1e80:	1885883a 	add	r2,r3,r2
    1e84:	e0bfff15 	stw	r2,-4(fp)
    1e88:	00000606 	br	1ea4 <_do_dtors+0x40>
    1e8c:	e0bfff17 	ldw	r2,-4(fp)
    1e90:	10800017 	ldw	r2,0(r2)
    1e94:	103ee83a 	callr	r2
    1e98:	e0bfff17 	ldw	r2,-4(fp)
    1e9c:	10bfff04 	addi	r2,r2,-4
    1ea0:	e0bfff15 	stw	r2,-4(fp)
    1ea4:	e0ffff17 	ldw	r3,-4(fp)
    1ea8:	00800034 	movhi	r2,0
    1eac:	108c0104 	addi	r2,r2,12292
    1eb0:	18bff62e 	bgeu	r3,r2,1e8c <_do_dtors+0x28>
    1eb4:	e037883a 	mov	sp,fp
    1eb8:	dfc00117 	ldw	ra,4(sp)
    1ebc:	df000017 	ldw	fp,0(sp)
    1ec0:	dec00204 	addi	sp,sp,8
    1ec4:	f800283a 	ret

00001ec8 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
    1ec8:	defffe04 	addi	sp,sp,-8
    1ecc:	dfc00115 	stw	ra,4(sp)
    1ed0:	df000015 	stw	fp,0(sp)
    1ed4:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
    1ed8:	0009883a 	mov	r4,zero
    1edc:	01480004 	movi	r5,8192
    1ee0:	0002a540 	call	2a54 <alt_icache_flush>
#endif
}
    1ee4:	e037883a 	mov	sp,fp
    1ee8:	dfc00117 	ldw	ra,4(sp)
    1eec:	df000017 	ldw	fp,0(sp)
    1ef0:	dec00204 	addi	sp,sp,8
    1ef4:	f800283a 	ret

00001ef8 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
    1ef8:	defff904 	addi	sp,sp,-28
    1efc:	dfc00615 	stw	ra,24(sp)
    1f00:	df000515 	stw	fp,20(sp)
    1f04:	df000504 	addi	fp,sp,20
    1f08:	e13ffc15 	stw	r4,-16(fp)
    1f0c:	e17ffd15 	stw	r5,-12(fp)
    1f10:	e1bffe15 	stw	r6,-8(fp)
    1f14:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
    1f18:	e0800217 	ldw	r2,8(fp)
    1f1c:	d8800015 	stw	r2,0(sp)
    1f20:	e13ffc17 	ldw	r4,-16(fp)
    1f24:	e17ffd17 	ldw	r5,-12(fp)
    1f28:	e1bffe17 	ldw	r6,-8(fp)
    1f2c:	e1ffff17 	ldw	r7,-4(fp)
    1f30:	00020cc0 	call	20cc <alt_iic_isr_register>
}  
    1f34:	e037883a 	mov	sp,fp
    1f38:	dfc00117 	ldw	ra,4(sp)
    1f3c:	df000017 	ldw	fp,0(sp)
    1f40:	dec00204 	addi	sp,sp,8
    1f44:	f800283a 	ret

00001f48 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
    1f48:	defff904 	addi	sp,sp,-28
    1f4c:	df000615 	stw	fp,24(sp)
    1f50:	df000604 	addi	fp,sp,24
    1f54:	e13ffe15 	stw	r4,-8(fp)
    1f58:	e17fff15 	stw	r5,-4(fp)
    1f5c:	e0bfff17 	ldw	r2,-4(fp)
    1f60:	e0bffc15 	stw	r2,-16(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1f64:	0005303a 	rdctl	r2,status
    1f68:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1f6c:	e0fffb17 	ldw	r3,-20(fp)
    1f70:	00bfff84 	movi	r2,-2
    1f74:	1884703a 	and	r2,r3,r2
    1f78:	1001703a 	wrctl	status,r2
  
  return context;
    1f7c:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    1f80:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active |= (1 << id);
    1f84:	e0fffc17 	ldw	r3,-16(fp)
    1f88:	00800044 	movi	r2,1
    1f8c:	10c4983a 	sll	r2,r2,r3
    1f90:	1007883a 	mov	r3,r2
    1f94:	00800034 	movhi	r2,0
    1f98:	1097f804 	addi	r2,r2,24544
    1f9c:	10800017 	ldw	r2,0(r2)
    1fa0:	1886b03a 	or	r3,r3,r2
    1fa4:	00800034 	movhi	r2,0
    1fa8:	1097f804 	addi	r2,r2,24544
    1fac:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    1fb0:	00800034 	movhi	r2,0
    1fb4:	1097f804 	addi	r2,r2,24544
    1fb8:	10800017 	ldw	r2,0(r2)
    1fbc:	100170fa 	wrctl	ienable,r2
    1fc0:	e0bffd17 	ldw	r2,-12(fp)
    1fc4:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1fc8:	e0bffa17 	ldw	r2,-24(fp)
    1fcc:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    1fd0:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
}
    1fd4:	e037883a 	mov	sp,fp
    1fd8:	df000017 	ldw	fp,0(sp)
    1fdc:	dec00104 	addi	sp,sp,4
    1fe0:	f800283a 	ret

00001fe4 <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
    1fe4:	defff904 	addi	sp,sp,-28
    1fe8:	df000615 	stw	fp,24(sp)
    1fec:	df000604 	addi	fp,sp,24
    1ff0:	e13ffe15 	stw	r4,-8(fp)
    1ff4:	e17fff15 	stw	r5,-4(fp)
    1ff8:	e0bfff17 	ldw	r2,-4(fp)
    1ffc:	e0bffc15 	stw	r2,-16(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2000:	0005303a 	rdctl	r2,status
    2004:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2008:	e0fffb17 	ldw	r3,-20(fp)
    200c:	00bfff84 	movi	r2,-2
    2010:	1884703a 	and	r2,r3,r2
    2014:	1001703a 	wrctl	status,r2
  
  return context;
    2018:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    201c:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active &= ~(1 << id);
    2020:	e0fffc17 	ldw	r3,-16(fp)
    2024:	00800044 	movi	r2,1
    2028:	10c4983a 	sll	r2,r2,r3
    202c:	0084303a 	nor	r2,zero,r2
    2030:	1007883a 	mov	r3,r2
    2034:	00800034 	movhi	r2,0
    2038:	1097f804 	addi	r2,r2,24544
    203c:	10800017 	ldw	r2,0(r2)
    2040:	1886703a 	and	r3,r3,r2
    2044:	00800034 	movhi	r2,0
    2048:	1097f804 	addi	r2,r2,24544
    204c:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    2050:	00800034 	movhi	r2,0
    2054:	1097f804 	addi	r2,r2,24544
    2058:	10800017 	ldw	r2,0(r2)
    205c:	100170fa 	wrctl	ienable,r2
    2060:	e0bffd17 	ldw	r2,-12(fp)
    2064:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    2068:	e0bffa17 	ldw	r2,-24(fp)
    206c:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    2070:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
}
    2074:	e037883a 	mov	sp,fp
    2078:	df000017 	ldw	fp,0(sp)
    207c:	dec00104 	addi	sp,sp,4
    2080:	f800283a 	ret

00002084 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
    2084:	defffc04 	addi	sp,sp,-16
    2088:	df000315 	stw	fp,12(sp)
    208c:	df000304 	addi	fp,sp,12
    2090:	e13ffe15 	stw	r4,-8(fp)
    2094:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
    2098:	000530fa 	rdctl	r2,ienable
    209c:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
    20a0:	e0ffff17 	ldw	r3,-4(fp)
    20a4:	00800044 	movi	r2,1
    20a8:	10c4983a 	sll	r2,r2,r3
    20ac:	1007883a 	mov	r3,r2
    20b0:	e0bffd17 	ldw	r2,-12(fp)
    20b4:	1884703a 	and	r2,r3,r2
    20b8:	1004c03a 	cmpne	r2,r2,zero
}
    20bc:	e037883a 	mov	sp,fp
    20c0:	df000017 	ldw	fp,0(sp)
    20c4:	dec00104 	addi	sp,sp,4
    20c8:	f800283a 	ret

000020cc <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
    20cc:	defff404 	addi	sp,sp,-48
    20d0:	dfc00b15 	stw	ra,44(sp)
    20d4:	df000a15 	stw	fp,40(sp)
    20d8:	df000a04 	addi	fp,sp,40
    20dc:	e13ffb15 	stw	r4,-20(fp)
    20e0:	e17ffc15 	stw	r5,-16(fp)
    20e4:	e1bffd15 	stw	r6,-12(fp)
    20e8:	e1fffe15 	stw	r7,-8(fp)
  int rc = -EINVAL;  
    20ec:	00bffa84 	movi	r2,-22
    20f0:	e0bffa15 	stw	r2,-24(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
    20f4:	e0bffc17 	ldw	r2,-16(fp)
    20f8:	e0bff915 	stw	r2,-28(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
    20fc:	e0bff917 	ldw	r2,-28(fp)
    2100:	10800808 	cmpgei	r2,r2,32
    2104:	1000291e 	bne	r2,zero,21ac <alt_iic_isr_register+0xe0>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2108:	0005303a 	rdctl	r2,status
    210c:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2110:	e0fff717 	ldw	r3,-36(fp)
    2114:	00bfff84 	movi	r2,-2
    2118:	1884703a 	and	r2,r3,r2
    211c:	1001703a 	wrctl	status,r2
  
  return context;
    2120:	e0bff717 	ldw	r2,-36(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
    2124:	e0bff815 	stw	r2,-32(fp)

    alt_irq[id].handler = isr;
    2128:	e0bff917 	ldw	r2,-28(fp)
    212c:	00c00034 	movhi	r3,0
    2130:	18d7fc04 	addi	r3,r3,24560
    2134:	100490fa 	slli	r2,r2,3
    2138:	10c7883a 	add	r3,r2,r3
    213c:	e0bffd17 	ldw	r2,-12(fp)
    2140:	18800015 	stw	r2,0(r3)
    alt_irq[id].context = isr_context;
    2144:	e0bff917 	ldw	r2,-28(fp)
    2148:	00c00034 	movhi	r3,0
    214c:	18d7fc04 	addi	r3,r3,24560
    2150:	100490fa 	slli	r2,r2,3
    2154:	10c5883a 	add	r2,r2,r3
    2158:	10c00104 	addi	r3,r2,4
    215c:	e0bffe17 	ldw	r2,-8(fp)
    2160:	18800015 	stw	r2,0(r3)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
    2164:	e0bffd17 	ldw	r2,-12(fp)
    2168:	1005003a 	cmpeq	r2,r2,zero
    216c:	1000051e 	bne	r2,zero,2184 <alt_iic_isr_register+0xb8>
    2170:	e17ff917 	ldw	r5,-28(fp)
    2174:	e13ffb17 	ldw	r4,-20(fp)
    2178:	0001f480 	call	1f48 <alt_ic_irq_enable>
    217c:	e0bfff15 	stw	r2,-4(fp)
    2180:	00000406 	br	2194 <alt_iic_isr_register+0xc8>
    2184:	e17ff917 	ldw	r5,-28(fp)
    2188:	e13ffb17 	ldw	r4,-20(fp)
    218c:	0001fe40 	call	1fe4 <alt_ic_irq_disable>
    2190:	e0bfff15 	stw	r2,-4(fp)
    2194:	e0bfff17 	ldw	r2,-4(fp)
    2198:	e0bffa15 	stw	r2,-24(fp)
    219c:	e0bff817 	ldw	r2,-32(fp)
    21a0:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    21a4:	e0bff617 	ldw	r2,-40(fp)
    21a8:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
    21ac:	e0bffa17 	ldw	r2,-24(fp)
}
    21b0:	e037883a 	mov	sp,fp
    21b4:	dfc00117 	ldw	ra,4(sp)
    21b8:	df000017 	ldw	fp,0(sp)
    21bc:	dec00204 	addi	sp,sp,8
    21c0:	f800283a 	ret

000021c4 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
    21c4:	defff904 	addi	sp,sp,-28
    21c8:	dfc00615 	stw	ra,24(sp)
    21cc:	df000515 	stw	fp,20(sp)
    21d0:	df000504 	addi	fp,sp,20
    21d4:	e13ffc15 	stw	r4,-16(fp)
    21d8:	e17ffd15 	stw	r5,-12(fp)
    21dc:	e1bffe15 	stw	r6,-8(fp)
    21e0:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
    21e4:	e13ffd17 	ldw	r4,-12(fp)
    21e8:	e17ffe17 	ldw	r5,-8(fp)
    21ec:	e1bfff17 	ldw	r6,-4(fp)
    21f0:	00023dc0 	call	23dc <open>
    21f4:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
    21f8:	e0bffb17 	ldw	r2,-20(fp)
    21fc:	1004803a 	cmplt	r2,r2,zero
    2200:	10001c1e 	bne	r2,zero,2274 <alt_open_fd+0xb0>
  {
    fd->dev      = alt_fd_list[old].dev;
    2204:	e0bffb17 	ldw	r2,-20(fp)
    2208:	00c00034 	movhi	r3,0
    220c:	18d09b04 	addi	r3,r3,17004
    2210:	10800324 	muli	r2,r2,12
    2214:	10c5883a 	add	r2,r2,r3
    2218:	10c00017 	ldw	r3,0(r2)
    221c:	e0bffc17 	ldw	r2,-16(fp)
    2220:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
    2224:	e0bffb17 	ldw	r2,-20(fp)
    2228:	00c00034 	movhi	r3,0
    222c:	18d09b04 	addi	r3,r3,17004
    2230:	10800324 	muli	r2,r2,12
    2234:	10c5883a 	add	r2,r2,r3
    2238:	10800104 	addi	r2,r2,4
    223c:	10c00017 	ldw	r3,0(r2)
    2240:	e0bffc17 	ldw	r2,-16(fp)
    2244:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
    2248:	e0bffb17 	ldw	r2,-20(fp)
    224c:	00c00034 	movhi	r3,0
    2250:	18d09b04 	addi	r3,r3,17004
    2254:	10800324 	muli	r2,r2,12
    2258:	10c5883a 	add	r2,r2,r3
    225c:	10800204 	addi	r2,r2,8
    2260:	10c00017 	ldw	r3,0(r2)
    2264:	e0bffc17 	ldw	r2,-16(fp)
    2268:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
    226c:	e13ffb17 	ldw	r4,-20(fp)
    2270:	00025c40 	call	25c4 <alt_release_fd>
  }
} 
    2274:	e037883a 	mov	sp,fp
    2278:	dfc00117 	ldw	ra,4(sp)
    227c:	df000017 	ldw	fp,0(sp)
    2280:	dec00204 	addi	sp,sp,8
    2284:	f800283a 	ret

00002288 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
    2288:	defffb04 	addi	sp,sp,-20
    228c:	dfc00415 	stw	ra,16(sp)
    2290:	df000315 	stw	fp,12(sp)
    2294:	df000304 	addi	fp,sp,12
    2298:	e13ffd15 	stw	r4,-12(fp)
    229c:	e17ffe15 	stw	r5,-8(fp)
    22a0:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
    22a4:	01000034 	movhi	r4,0
    22a8:	21109e04 	addi	r4,r4,17016
    22ac:	e17ffd17 	ldw	r5,-12(fp)
    22b0:	01800044 	movi	r6,1
    22b4:	01c07fc4 	movi	r7,511
    22b8:	00021c40 	call	21c4 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
    22bc:	01000034 	movhi	r4,0
    22c0:	21109b04 	addi	r4,r4,17004
    22c4:	e17ffe17 	ldw	r5,-8(fp)
    22c8:	000d883a 	mov	r6,zero
    22cc:	01c07fc4 	movi	r7,511
    22d0:	00021c40 	call	21c4 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
    22d4:	01000034 	movhi	r4,0
    22d8:	2110a104 	addi	r4,r4,17028
    22dc:	e17fff17 	ldw	r5,-4(fp)
    22e0:	01800044 	movi	r6,1
    22e4:	01c07fc4 	movi	r7,511
    22e8:	00021c40 	call	21c4 <alt_open_fd>
}  
    22ec:	e037883a 	mov	sp,fp
    22f0:	dfc00117 	ldw	ra,4(sp)
    22f4:	df000017 	ldw	fp,0(sp)
    22f8:	dec00204 	addi	sp,sp,8
    22fc:	f800283a 	ret

00002300 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
    2300:	defffc04 	addi	sp,sp,-16
    2304:	df000315 	stw	fp,12(sp)
    2308:	df000304 	addi	fp,sp,12
    230c:	e13ffe15 	stw	r4,-8(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
    2310:	e0bffe17 	ldw	r2,-8(fp)
    2314:	10800217 	ldw	r2,8(r2)
    2318:	10d00034 	orhi	r3,r2,16384
    231c:	e0bffe17 	ldw	r2,-8(fp)
    2320:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    2324:	e03ffd15 	stw	zero,-12(fp)
    2328:	00002006 	br	23ac <alt_file_locked+0xac>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
    232c:	e0bffd17 	ldw	r2,-12(fp)
    2330:	00c00034 	movhi	r3,0
    2334:	18d09b04 	addi	r3,r3,17004
    2338:	10800324 	muli	r2,r2,12
    233c:	10c5883a 	add	r2,r2,r3
    2340:	10c00017 	ldw	r3,0(r2)
    2344:	e0bffe17 	ldw	r2,-8(fp)
    2348:	10800017 	ldw	r2,0(r2)
    234c:	1880141e 	bne	r3,r2,23a0 <alt_file_locked+0xa0>
    2350:	e0bffd17 	ldw	r2,-12(fp)
    2354:	00c00034 	movhi	r3,0
    2358:	18d09b04 	addi	r3,r3,17004
    235c:	10800324 	muli	r2,r2,12
    2360:	10c5883a 	add	r2,r2,r3
    2364:	10800204 	addi	r2,r2,8
    2368:	10800017 	ldw	r2,0(r2)
    236c:	1004403a 	cmpge	r2,r2,zero
    2370:	10000b1e 	bne	r2,zero,23a0 <alt_file_locked+0xa0>
    2374:	e0bffd17 	ldw	r2,-12(fp)
    2378:	10800324 	muli	r2,r2,12
    237c:	1007883a 	mov	r3,r2
    2380:	00800034 	movhi	r2,0
    2384:	10909b04 	addi	r2,r2,17004
    2388:	1887883a 	add	r3,r3,r2
    238c:	e0bffe17 	ldw	r2,-8(fp)
    2390:	18800326 	beq	r3,r2,23a0 <alt_file_locked+0xa0>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
    2394:	00bffcc4 	movi	r2,-13
    2398:	e0bfff15 	stw	r2,-4(fp)
    239c:	00000a06 	br	23c8 <alt_file_locked+0xc8>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    23a0:	e0bffd17 	ldw	r2,-12(fp)
    23a4:	10800044 	addi	r2,r2,1
    23a8:	e0bffd15 	stw	r2,-12(fp)
    23ac:	00800034 	movhi	r2,0
    23b0:	1091ff04 	addi	r2,r2,18428
    23b4:	10800017 	ldw	r2,0(r2)
    23b8:	1007883a 	mov	r3,r2
    23bc:	e0bffd17 	ldw	r2,-12(fp)
    23c0:	18bfda2e 	bgeu	r3,r2,232c <alt_file_locked+0x2c>
    }
  }
  
  /* The device is not locked */
 
  return 0;
    23c4:	e03fff15 	stw	zero,-4(fp)
    23c8:	e0bfff17 	ldw	r2,-4(fp)
}
    23cc:	e037883a 	mov	sp,fp
    23d0:	df000017 	ldw	fp,0(sp)
    23d4:	dec00104 	addi	sp,sp,4
    23d8:	f800283a 	ret

000023dc <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
    23dc:	defff404 	addi	sp,sp,-48
    23e0:	dfc00b15 	stw	ra,44(sp)
    23e4:	df000a15 	stw	fp,40(sp)
    23e8:	df000a04 	addi	fp,sp,40
    23ec:	e13ffb15 	stw	r4,-20(fp)
    23f0:	e17ffc15 	stw	r5,-16(fp)
    23f4:	e1bffd15 	stw	r6,-12(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
    23f8:	00bfffc4 	movi	r2,-1
    23fc:	e0bff815 	stw	r2,-32(fp)
  int status = -ENODEV;
    2400:	00bffb44 	movi	r2,-19
    2404:	e0bff715 	stw	r2,-36(fp)
  int isafs = 0;
    2408:	e03ff615 	stw	zero,-40(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
    240c:	e13ffb17 	ldw	r4,-20(fp)
    2410:	01400034 	movhi	r5,0
    2414:	2951fd04 	addi	r5,r5,18420
    2418:	00027e80 	call	27e8 <alt_find_dev>
    241c:	e0bffa15 	stw	r2,-24(fp)
    2420:	e0bffa17 	ldw	r2,-24(fp)
    2424:	1004c03a 	cmpne	r2,r2,zero
    2428:	1000051e 	bne	r2,zero,2440 <open+0x64>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
    242c:	e13ffb17 	ldw	r4,-20(fp)
    2430:	000287c0 	call	287c <alt_find_file>
    2434:	e0bffa15 	stw	r2,-24(fp)
    isafs = 1;
    2438:	00800044 	movi	r2,1
    243c:	e0bff615 	stw	r2,-40(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
    2440:	e0bffa17 	ldw	r2,-24(fp)
    2444:	1005003a 	cmpeq	r2,r2,zero
    2448:	1000301e 	bne	r2,zero,250c <open+0x130>
  {
    if ((index = alt_get_fd (dev)) < 0)
    244c:	e13ffa17 	ldw	r4,-24(fp)
    2450:	000299c0 	call	299c <alt_get_fd>
    2454:	e0bff815 	stw	r2,-32(fp)
    2458:	e0bff817 	ldw	r2,-32(fp)
    245c:	1004403a 	cmpge	r2,r2,zero
    2460:	1000031e 	bne	r2,zero,2470 <open+0x94>
    {
      status = index;
    2464:	e0bff817 	ldw	r2,-32(fp)
    2468:	e0bff715 	stw	r2,-36(fp)
    246c:	00002906 	br	2514 <open+0x138>
    }
    else
    {
      fd = &alt_fd_list[index];
    2470:	e0bff817 	ldw	r2,-32(fp)
    2474:	10800324 	muli	r2,r2,12
    2478:	1007883a 	mov	r3,r2
    247c:	00800034 	movhi	r2,0
    2480:	10909b04 	addi	r2,r2,17004
    2484:	1885883a 	add	r2,r3,r2
    2488:	e0bff915 	stw	r2,-28(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
    248c:	e0fffc17 	ldw	r3,-16(fp)
    2490:	00900034 	movhi	r2,16384
    2494:	10bfffc4 	addi	r2,r2,-1
    2498:	1886703a 	and	r3,r3,r2
    249c:	e0bff917 	ldw	r2,-28(fp)
    24a0:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
    24a4:	e0bff617 	ldw	r2,-40(fp)
    24a8:	1004c03a 	cmpne	r2,r2,zero
    24ac:	1000061e 	bne	r2,zero,24c8 <open+0xec>
    24b0:	e13ff917 	ldw	r4,-28(fp)
    24b4:	00023000 	call	2300 <alt_file_locked>
    24b8:	e0bff715 	stw	r2,-36(fp)
    24bc:	e0bff717 	ldw	r2,-36(fp)
    24c0:	1004803a 	cmplt	r2,r2,zero
    24c4:	1000131e 	bne	r2,zero,2514 <open+0x138>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
    24c8:	e0bffa17 	ldw	r2,-24(fp)
    24cc:	10800317 	ldw	r2,12(r2)
    24d0:	1005003a 	cmpeq	r2,r2,zero
    24d4:	1000091e 	bne	r2,zero,24fc <open+0x120>
    24d8:	e0bffa17 	ldw	r2,-24(fp)
    24dc:	10800317 	ldw	r2,12(r2)
    24e0:	e13ff917 	ldw	r4,-28(fp)
    24e4:	e17ffb17 	ldw	r5,-20(fp)
    24e8:	e1bffc17 	ldw	r6,-16(fp)
    24ec:	e1fffd17 	ldw	r7,-12(fp)
    24f0:	103ee83a 	callr	r2
    24f4:	e0bfff15 	stw	r2,-4(fp)
    24f8:	00000106 	br	2500 <open+0x124>
    24fc:	e03fff15 	stw	zero,-4(fp)
    2500:	e0bfff17 	ldw	r2,-4(fp)
    2504:	e0bff715 	stw	r2,-36(fp)
    2508:	00000206 	br	2514 <open+0x138>
      }
    }
  }
  else
  {
    status = -ENODEV;
    250c:	00bffb44 	movi	r2,-19
    2510:	e0bff715 	stw	r2,-36(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
    2514:	e0bff717 	ldw	r2,-36(fp)
    2518:	1004403a 	cmpge	r2,r2,zero
    251c:	1000091e 	bne	r2,zero,2544 <open+0x168>
  {
    alt_release_fd (index);  
    2520:	e13ff817 	ldw	r4,-32(fp)
    2524:	00025c40 	call	25c4 <alt_release_fd>
    ALT_ERRNO = -status;
    2528:	00025640 	call	2564 <alt_get_errno>
    252c:	e0fff717 	ldw	r3,-36(fp)
    2530:	00c7c83a 	sub	r3,zero,r3
    2534:	10c00015 	stw	r3,0(r2)
    return -1;
    2538:	00bfffc4 	movi	r2,-1
    253c:	e0bffe15 	stw	r2,-8(fp)
    2540:	00000206 	br	254c <open+0x170>
  }
  
  /* return the reference upon success */

  return index;
    2544:	e0bff817 	ldw	r2,-32(fp)
    2548:	e0bffe15 	stw	r2,-8(fp)
    254c:	e0bffe17 	ldw	r2,-8(fp)
}
    2550:	e037883a 	mov	sp,fp
    2554:	dfc00117 	ldw	ra,4(sp)
    2558:	df000017 	ldw	fp,0(sp)
    255c:	dec00204 	addi	sp,sp,8
    2560:	f800283a 	ret

00002564 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    2564:	defffd04 	addi	sp,sp,-12
    2568:	dfc00215 	stw	ra,8(sp)
    256c:	df000115 	stw	fp,4(sp)
    2570:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
    2574:	00800034 	movhi	r2,0
    2578:	10920004 	addi	r2,r2,18432
    257c:	10800017 	ldw	r2,0(r2)
    2580:	1005003a 	cmpeq	r2,r2,zero
    2584:	1000061e 	bne	r2,zero,25a0 <alt_get_errno+0x3c>
    2588:	00800034 	movhi	r2,0
    258c:	10920004 	addi	r2,r2,18432
    2590:	10800017 	ldw	r2,0(r2)
    2594:	103ee83a 	callr	r2
    2598:	e0bfff15 	stw	r2,-4(fp)
    259c:	00000306 	br	25ac <alt_get_errno+0x48>
    25a0:	00800034 	movhi	r2,0
    25a4:	1097fb04 	addi	r2,r2,24556
    25a8:	e0bfff15 	stw	r2,-4(fp)
    25ac:	e0bfff17 	ldw	r2,-4(fp)
}
    25b0:	e037883a 	mov	sp,fp
    25b4:	dfc00117 	ldw	ra,4(sp)
    25b8:	df000017 	ldw	fp,0(sp)
    25bc:	dec00204 	addi	sp,sp,8
    25c0:	f800283a 	ret

000025c4 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
    25c4:	defffe04 	addi	sp,sp,-8
    25c8:	df000115 	stw	fp,4(sp)
    25cc:	df000104 	addi	fp,sp,4
    25d0:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
    25d4:	e0bfff17 	ldw	r2,-4(fp)
    25d8:	108000d0 	cmplti	r2,r2,3
    25dc:	10000d1e 	bne	r2,zero,2614 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
    25e0:	e0bfff17 	ldw	r2,-4(fp)
    25e4:	00c00034 	movhi	r3,0
    25e8:	18d09b04 	addi	r3,r3,17004
    25ec:	10800324 	muli	r2,r2,12
    25f0:	10c5883a 	add	r2,r2,r3
    25f4:	10800204 	addi	r2,r2,8
    25f8:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
    25fc:	e0bfff17 	ldw	r2,-4(fp)
    2600:	00c00034 	movhi	r3,0
    2604:	18d09b04 	addi	r3,r3,17004
    2608:	10800324 	muli	r2,r2,12
    260c:	10c5883a 	add	r2,r2,r3
    2610:	10000015 	stw	zero,0(r2)
  }
}
    2614:	e037883a 	mov	sp,fp
    2618:	df000017 	ldw	fp,0(sp)
    261c:	dec00104 	addi	sp,sp,4
    2620:	f800283a 	ret

00002624 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
    2624:	defffa04 	addi	sp,sp,-24
    2628:	df000515 	stw	fp,20(sp)
    262c:	df000504 	addi	fp,sp,20
    2630:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2634:	0005303a 	rdctl	r2,status
    2638:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    263c:	e0fffd17 	ldw	r3,-12(fp)
    2640:	00bfff84 	movi	r2,-2
    2644:	1884703a 	and	r2,r3,r2
    2648:	1001703a 	wrctl	status,r2
  
  return context;
    264c:	e0bffd17 	ldw	r2,-12(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
    2650:	e0bffe15 	stw	r2,-8(fp)
  alt_llist_remove (&alarm->llist);
    2654:	e0bfff17 	ldw	r2,-4(fp)
    2658:	e0bffc15 	stw	r2,-16(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
    265c:	e0bffc17 	ldw	r2,-16(fp)
    2660:	10c00017 	ldw	r3,0(r2)
    2664:	e0bffc17 	ldw	r2,-16(fp)
    2668:	10800117 	ldw	r2,4(r2)
    266c:	18800115 	stw	r2,4(r3)
  entry->previous->next = entry->next;
    2670:	e0bffc17 	ldw	r2,-16(fp)
    2674:	10c00117 	ldw	r3,4(r2)
    2678:	e0bffc17 	ldw	r2,-16(fp)
    267c:	10800017 	ldw	r2,0(r2)
    2680:	18800015 	stw	r2,0(r3)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
    2684:	e0fffc17 	ldw	r3,-16(fp)
    2688:	e0bffc17 	ldw	r2,-16(fp)
    268c:	18800115 	stw	r2,4(r3)
  entry->next     = entry;
    2690:	e0fffc17 	ldw	r3,-16(fp)
    2694:	e0bffc17 	ldw	r2,-16(fp)
    2698:	18800015 	stw	r2,0(r3)
    269c:	e0bffe17 	ldw	r2,-8(fp)
    26a0:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    26a4:	e0bffb17 	ldw	r2,-20(fp)
    26a8:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
    26ac:	e037883a 	mov	sp,fp
    26b0:	df000017 	ldw	fp,0(sp)
    26b4:	dec00104 	addi	sp,sp,4
    26b8:	f800283a 	ret

000026bc <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
    26bc:	defffb04 	addi	sp,sp,-20
    26c0:	dfc00415 	stw	ra,16(sp)
    26c4:	df000315 	stw	fp,12(sp)
    26c8:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
    26cc:	d0a00717 	ldw	r2,-32740(gp)
    26d0:	e0bffe15 	stw	r2,-8(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
    26d4:	d0a5ff17 	ldw	r2,-26628(gp)
    26d8:	10800044 	addi	r2,r2,1
    26dc:	d0a5ff15 	stw	r2,-26628(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
    26e0:	00003106 	br	27a8 <alt_tick+0xec>
  {
    next = (alt_alarm*) alarm->llist.next;
    26e4:	e0bffe17 	ldw	r2,-8(fp)
    26e8:	10800017 	ldw	r2,0(r2)
    26ec:	e0bfff15 	stw	r2,-4(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
    26f0:	e0bffe17 	ldw	r2,-8(fp)
    26f4:	10800403 	ldbu	r2,16(r2)
    26f8:	10803fcc 	andi	r2,r2,255
    26fc:	1005003a 	cmpeq	r2,r2,zero
    2700:	1000051e 	bne	r2,zero,2718 <alt_tick+0x5c>
    2704:	d0a5ff17 	ldw	r2,-26628(gp)
    2708:	1004c03a 	cmpne	r2,r2,zero
    270c:	1000021e 	bne	r2,zero,2718 <alt_tick+0x5c>
    {
      alarm->rollover = 0;
    2710:	e0bffe17 	ldw	r2,-8(fp)
    2714:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
    2718:	e0bffe17 	ldw	r2,-8(fp)
    271c:	10c00217 	ldw	r3,8(r2)
    2720:	d0a5ff17 	ldw	r2,-26628(gp)
    2724:	10c01e36 	bltu	r2,r3,27a0 <alt_tick+0xe4>
    2728:	e0bffe17 	ldw	r2,-8(fp)
    272c:	10800403 	ldbu	r2,16(r2)
    2730:	10803fcc 	andi	r2,r2,255
    2734:	1004c03a 	cmpne	r2,r2,zero
    2738:	1000191e 	bne	r2,zero,27a0 <alt_tick+0xe4>
    {
      next_callback = alarm->callback (alarm->context);
    273c:	e0bffe17 	ldw	r2,-8(fp)
    2740:	10c00317 	ldw	r3,12(r2)
    2744:	e0bffe17 	ldw	r2,-8(fp)
    2748:	11000517 	ldw	r4,20(r2)
    274c:	183ee83a 	callr	r3
    2750:	e0bffd15 	stw	r2,-12(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
    2754:	e0bffd17 	ldw	r2,-12(fp)
    2758:	1004c03a 	cmpne	r2,r2,zero
    275c:	1000031e 	bne	r2,zero,276c <alt_tick+0xb0>
      {
        alt_alarm_stop (alarm);
    2760:	e13ffe17 	ldw	r4,-8(fp)
    2764:	00026240 	call	2624 <alt_alarm_stop>
    2768:	00000d06 	br	27a0 <alt_tick+0xe4>
      }
      else
      {
        alarm->time += next_callback;
    276c:	e0bffe17 	ldw	r2,-8(fp)
    2770:	10c00217 	ldw	r3,8(r2)
    2774:	e0bffd17 	ldw	r2,-12(fp)
    2778:	1887883a 	add	r3,r3,r2
    277c:	e0bffe17 	ldw	r2,-8(fp)
    2780:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
    2784:	e0bffe17 	ldw	r2,-8(fp)
    2788:	10c00217 	ldw	r3,8(r2)
    278c:	d0a5ff17 	ldw	r2,-26628(gp)
    2790:	1880032e 	bgeu	r3,r2,27a0 <alt_tick+0xe4>
        {
          alarm->rollover = 1;
    2794:	e0fffe17 	ldw	r3,-8(fp)
    2798:	00800044 	movi	r2,1
    279c:	18800405 	stb	r2,16(r3)
        }
      }
    }
    alarm = next;
    27a0:	e0bfff17 	ldw	r2,-4(fp)
    27a4:	e0bffe15 	stw	r2,-8(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
    27a8:	d0e00704 	addi	r3,gp,-32740
    27ac:	e0bffe17 	ldw	r2,-8(fp)
    27b0:	10ffcc1e 	bne	r2,r3,26e4 <alt_tick+0x28>
  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
}
    27b4:	e037883a 	mov	sp,fp
    27b8:	dfc00117 	ldw	ra,4(sp)
    27bc:	df000017 	ldw	fp,0(sp)
    27c0:	dec00204 	addi	sp,sp,8
    27c4:	f800283a 	ret

000027c8 <altera_nios2_qsys_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
    27c8:	deffff04 	addi	sp,sp,-4
    27cc:	df000015 	stw	fp,0(sp)
    27d0:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
    27d4:	000170fa 	wrctl	ienable,zero
}
    27d8:	e037883a 	mov	sp,fp
    27dc:	df000017 	ldw	fp,0(sp)
    27e0:	dec00104 	addi	sp,sp,4
    27e4:	f800283a 	ret

000027e8 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
    27e8:	defff904 	addi	sp,sp,-28
    27ec:	dfc00615 	stw	ra,24(sp)
    27f0:	df000515 	stw	fp,20(sp)
    27f4:	df000504 	addi	fp,sp,20
    27f8:	e13ffd15 	stw	r4,-12(fp)
    27fc:	e17ffe15 	stw	r5,-8(fp)
  alt_dev* next = (alt_dev*) llist->next;
    2800:	e0bffe17 	ldw	r2,-8(fp)
    2804:	10800017 	ldw	r2,0(r2)
    2808:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
    280c:	e13ffd17 	ldw	r4,-12(fp)
    2810:	0002c440 	call	2c44 <strlen>
    2814:	10800044 	addi	r2,r2,1
    2818:	e0bffb15 	stw	r2,-20(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
    281c:	00000d06 	br	2854 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
    2820:	e0bffc17 	ldw	r2,-16(fp)
    2824:	11000217 	ldw	r4,8(r2)
    2828:	e1bffb17 	ldw	r6,-20(fp)
    282c:	e17ffd17 	ldw	r5,-12(fp)
    2830:	0002b300 	call	2b30 <memcmp>
    2834:	1004c03a 	cmpne	r2,r2,zero
    2838:	1000031e 	bne	r2,zero,2848 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
    283c:	e0bffc17 	ldw	r2,-16(fp)
    2840:	e0bfff15 	stw	r2,-4(fp)
    2844:	00000706 	br	2864 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
    2848:	e0bffc17 	ldw	r2,-16(fp)
    284c:	10800017 	ldw	r2,0(r2)
    2850:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
    2854:	e0fffe17 	ldw	r3,-8(fp)
    2858:	e0bffc17 	ldw	r2,-16(fp)
    285c:	10fff01e 	bne	r2,r3,2820 <alt_find_dev+0x38>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
    2860:	e03fff15 	stw	zero,-4(fp)
    2864:	e0bfff17 	ldw	r2,-4(fp)
}
    2868:	e037883a 	mov	sp,fp
    286c:	dfc00117 	ldw	ra,4(sp)
    2870:	df000017 	ldw	fp,0(sp)
    2874:	dec00204 	addi	sp,sp,8
    2878:	f800283a 	ret

0000287c <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
    287c:	defffa04 	addi	sp,sp,-24
    2880:	dfc00515 	stw	ra,20(sp)
    2884:	df000415 	stw	fp,16(sp)
    2888:	df000404 	addi	fp,sp,16
    288c:	e13ffe15 	stw	r4,-8(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
    2890:	00800034 	movhi	r2,0
    2894:	1091fb04 	addi	r2,r2,18412
    2898:	10800017 	ldw	r2,0(r2)
    289c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
    28a0:	00003306 	br	2970 <alt_find_file+0xf4>
  {
    len = strlen(next->name);
    28a4:	e0bffd17 	ldw	r2,-12(fp)
    28a8:	11000217 	ldw	r4,8(r2)
    28ac:	0002c440 	call	2c44 <strlen>
    28b0:	e0bffc15 	stw	r2,-16(fp)
    
    if (next->name[len-1] == '/')
    28b4:	e0bffd17 	ldw	r2,-12(fp)
    28b8:	10c00217 	ldw	r3,8(r2)
    28bc:	e0bffc17 	ldw	r2,-16(fp)
    28c0:	1885883a 	add	r2,r3,r2
    28c4:	10bfffc4 	addi	r2,r2,-1
    28c8:	10800003 	ldbu	r2,0(r2)
    28cc:	10803fcc 	andi	r2,r2,255
    28d0:	1080201c 	xori	r2,r2,128
    28d4:	10bfe004 	addi	r2,r2,-128
    28d8:	10800bd8 	cmpnei	r2,r2,47
    28dc:	1000031e 	bne	r2,zero,28ec <alt_find_file+0x70>
    {
      len -= 1;
    28e0:	e0bffc17 	ldw	r2,-16(fp)
    28e4:	10bfffc4 	addi	r2,r2,-1
    28e8:	e0bffc15 	stw	r2,-16(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
    28ec:	e0bffc17 	ldw	r2,-16(fp)
    28f0:	1007883a 	mov	r3,r2
    28f4:	e0bffe17 	ldw	r2,-8(fp)
    28f8:	1885883a 	add	r2,r3,r2
    28fc:	10800003 	ldbu	r2,0(r2)
    2900:	10803fcc 	andi	r2,r2,255
    2904:	1080201c 	xori	r2,r2,128
    2908:	10bfe004 	addi	r2,r2,-128
    290c:	10800be0 	cmpeqi	r2,r2,47
    2910:	10000a1e 	bne	r2,zero,293c <alt_find_file+0xc0>
    2914:	e0bffc17 	ldw	r2,-16(fp)
    2918:	1007883a 	mov	r3,r2
    291c:	e0bffe17 	ldw	r2,-8(fp)
    2920:	1885883a 	add	r2,r3,r2
    2924:	10800003 	ldbu	r2,0(r2)
    2928:	10803fcc 	andi	r2,r2,255
    292c:	1080201c 	xori	r2,r2,128
    2930:	10bfe004 	addi	r2,r2,-128
    2934:	1004c03a 	cmpne	r2,r2,zero
    2938:	10000a1e 	bne	r2,zero,2964 <alt_find_file+0xe8>
    293c:	e0bffd17 	ldw	r2,-12(fp)
    2940:	11000217 	ldw	r4,8(r2)
    2944:	e1bffc17 	ldw	r6,-16(fp)
    2948:	e17ffe17 	ldw	r5,-8(fp)
    294c:	0002b300 	call	2b30 <memcmp>
    2950:	1004c03a 	cmpne	r2,r2,zero
    2954:	1000031e 	bne	r2,zero,2964 <alt_find_file+0xe8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
    2958:	e0bffd17 	ldw	r2,-12(fp)
    295c:	e0bfff15 	stw	r2,-4(fp)
    2960:	00000806 	br	2984 <alt_find_file+0x108>
    }
    next = (alt_dev*) next->llist.next;
    2964:	e0bffd17 	ldw	r2,-12(fp)
    2968:	10800017 	ldw	r2,0(r2)
    296c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
    2970:	00c00034 	movhi	r3,0
    2974:	18d1fb04 	addi	r3,r3,18412
    2978:	e0bffd17 	ldw	r2,-12(fp)
    297c:	10ffc91e 	bne	r2,r3,28a4 <alt_find_file+0x28>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
    2980:	e03fff15 	stw	zero,-4(fp)
    2984:	e0bfff17 	ldw	r2,-4(fp)
}
    2988:	e037883a 	mov	sp,fp
    298c:	dfc00117 	ldw	ra,4(sp)
    2990:	df000017 	ldw	fp,0(sp)
    2994:	dec00204 	addi	sp,sp,8
    2998:	f800283a 	ret

0000299c <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
    299c:	defffc04 	addi	sp,sp,-16
    29a0:	df000315 	stw	fp,12(sp)
    29a4:	df000304 	addi	fp,sp,12
    29a8:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
    29ac:	00bffa04 	movi	r2,-24
    29b0:	e0bffd15 	stw	r2,-12(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
    29b4:	e03ffe15 	stw	zero,-8(fp)
    29b8:	00001e06 	br	2a34 <alt_get_fd+0x98>
  {
    if (!alt_fd_list[i].dev)
    29bc:	e0bffe17 	ldw	r2,-8(fp)
    29c0:	00c00034 	movhi	r3,0
    29c4:	18d09b04 	addi	r3,r3,17004
    29c8:	10800324 	muli	r2,r2,12
    29cc:	10c5883a 	add	r2,r2,r3
    29d0:	10800017 	ldw	r2,0(r2)
    29d4:	1004c03a 	cmpne	r2,r2,zero
    29d8:	1000131e 	bne	r2,zero,2a28 <alt_get_fd+0x8c>
    {
      alt_fd_list[i].dev = dev;
    29dc:	e0bffe17 	ldw	r2,-8(fp)
    29e0:	00c00034 	movhi	r3,0
    29e4:	18d09b04 	addi	r3,r3,17004
    29e8:	10800324 	muli	r2,r2,12
    29ec:	10c7883a 	add	r3,r2,r3
    29f0:	e0bfff17 	ldw	r2,-4(fp)
    29f4:	18800015 	stw	r2,0(r3)
      if (i > alt_max_fd)
    29f8:	00800034 	movhi	r2,0
    29fc:	1091ff04 	addi	r2,r2,18428
    2a00:	10c00017 	ldw	r3,0(r2)
    2a04:	e0bffe17 	ldw	r2,-8(fp)
    2a08:	1880040e 	bge	r3,r2,2a1c <alt_get_fd+0x80>
      {
        alt_max_fd = i;
    2a0c:	00c00034 	movhi	r3,0
    2a10:	18d1ff04 	addi	r3,r3,18428
    2a14:	e0bffe17 	ldw	r2,-8(fp)
    2a18:	18800015 	stw	r2,0(r3)
      }
      rc = i;
    2a1c:	e0bffe17 	ldw	r2,-8(fp)
    2a20:	e0bffd15 	stw	r2,-12(fp)
      goto alt_get_fd_exit;
    2a24:	00000606 	br	2a40 <alt_get_fd+0xa4>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
    2a28:	e0bffe17 	ldw	r2,-8(fp)
    2a2c:	10800044 	addi	r2,r2,1
    2a30:	e0bffe15 	stw	r2,-8(fp)
    2a34:	e0bffe17 	ldw	r2,-8(fp)
    2a38:	10800810 	cmplti	r2,r2,32
    2a3c:	103fdf1e 	bne	r2,zero,29bc <alt_get_fd+0x20>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
    2a40:	e0bffd17 	ldw	r2,-12(fp)
}
    2a44:	e037883a 	mov	sp,fp
    2a48:	df000017 	ldw	fp,0(sp)
    2a4c:	dec00104 	addi	sp,sp,4
    2a50:	f800283a 	ret

00002a54 <alt_icache_flush>:
 * alt_icache_flush() is called to flush the instruction cache for a memory
 * region of length "len" bytes, starting at address "start".
 */

void alt_icache_flush (void* start, alt_u32 len)
{
    2a54:	defffb04 	addi	sp,sp,-20
    2a58:	df000415 	stw	fp,16(sp)
    2a5c:	df000404 	addi	fp,sp,16
    2a60:	e13ffe15 	stw	r4,-8(fp)
    2a64:	e17fff15 	stw	r5,-4(fp)

  /*
   * This is the most we would ever need to flush.
   */
 
  if (len > NIOS2_ICACHE_SIZE)
    2a68:	e0bfff17 	ldw	r2,-4(fp)
    2a6c:	10880070 	cmpltui	r2,r2,8193
    2a70:	1000021e 	bne	r2,zero,2a7c <alt_icache_flush+0x28>
  {
    len = NIOS2_ICACHE_SIZE;
    2a74:	00880004 	movi	r2,8192
    2a78:	e0bfff15 	stw	r2,-4(fp)
  }

  end = ((char*) start) + len;
    2a7c:	e0fffe17 	ldw	r3,-8(fp)
    2a80:	e0bfff17 	ldw	r2,-4(fp)
    2a84:	1885883a 	add	r2,r3,r2
    2a88:	e0bffc15 	stw	r2,-16(fp)

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
    2a8c:	e0bffe17 	ldw	r2,-8(fp)
    2a90:	e0bffd15 	stw	r2,-12(fp)
    2a94:	00000506 	br	2aac <alt_icache_flush+0x58>
  { 
    __asm__ volatile ("flushi %0" :: "r" (i)); 
    2a98:	e0bffd17 	ldw	r2,-12(fp)
    2a9c:	1000603a 	flushi	r2
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
    2aa0:	e0bffd17 	ldw	r2,-12(fp)
    2aa4:	10800804 	addi	r2,r2,32
    2aa8:	e0bffd15 	stw	r2,-12(fp)
    2aac:	e0fffd17 	ldw	r3,-12(fp)
    2ab0:	e0bffc17 	ldw	r2,-16(fp)
    2ab4:	18bff836 	bltu	r3,r2,2a98 <alt_icache_flush+0x44>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_ICACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_ICACHE_LINE_SIZE - 1))
    2ab8:	e0bffe17 	ldw	r2,-8(fp)
    2abc:	108007cc 	andi	r2,r2,31
    2ac0:	1005003a 	cmpeq	r2,r2,zero
    2ac4:	1000021e 	bne	r2,zero,2ad0 <alt_icache_flush+0x7c>
  {
    __asm__ volatile ("flushi %0" :: "r" (i));
    2ac8:	e0bffd17 	ldw	r2,-12(fp)
    2acc:	1000603a 	flushi	r2
  /* 
   * Having flushed the cache, flush any stale instructions in the 
   * pipeline 
   */

  __asm__ volatile ("flushp");
    2ad0:	0000203a 	flushp

#endif /* NIOS2_ICACHE_SIZE > 0 */
}
    2ad4:	e037883a 	mov	sp,fp
    2ad8:	df000017 	ldw	fp,0(sp)
    2adc:	dec00104 	addi	sp,sp,4
    2ae0:	f800283a 	ret

00002ae4 <atexit>:
    2ae4:	200b883a 	mov	r5,r4
    2ae8:	000d883a 	mov	r6,zero
    2aec:	0009883a 	mov	r4,zero
    2af0:	000f883a 	mov	r7,zero
    2af4:	0002cb81 	jmpi	2cb8 <__register_exitproc>

00002af8 <exit>:
    2af8:	defffe04 	addi	sp,sp,-8
    2afc:	000b883a 	mov	r5,zero
    2b00:	dc000015 	stw	r16,0(sp)
    2b04:	dfc00115 	stw	ra,4(sp)
    2b08:	2021883a 	mov	r16,r4
    2b0c:	0002df00 	call	2df0 <__call_exitprocs>
    2b10:	00800034 	movhi	r2,0
    2b14:	10920504 	addi	r2,r2,18452
    2b18:	11000017 	ldw	r4,0(r2)
    2b1c:	20800f17 	ldw	r2,60(r4)
    2b20:	10000126 	beq	r2,zero,2b28 <exit+0x30>
    2b24:	103ee83a 	callr	r2
    2b28:	8009883a 	mov	r4,r16
    2b2c:	0002fe00 	call	2fe0 <_exit>

00002b30 <memcmp>:
    2b30:	00c000c4 	movi	r3,3
    2b34:	1980032e 	bgeu	r3,r6,2b44 <memcmp+0x14>
    2b38:	2144b03a 	or	r2,r4,r5
    2b3c:	10c4703a 	and	r2,r2,r3
    2b40:	10000f26 	beq	r2,zero,2b80 <memcmp+0x50>
    2b44:	31ffffc4 	addi	r7,r6,-1
    2b48:	3000061e 	bne	r6,zero,2b64 <memcmp+0x34>
    2b4c:	00000a06 	br	2b78 <memcmp+0x48>
    2b50:	39ffffc4 	addi	r7,r7,-1
    2b54:	00bfffc4 	movi	r2,-1
    2b58:	21000044 	addi	r4,r4,1
    2b5c:	29400044 	addi	r5,r5,1
    2b60:	38800526 	beq	r7,r2,2b78 <memcmp+0x48>
    2b64:	20c00003 	ldbu	r3,0(r4)
    2b68:	28800003 	ldbu	r2,0(r5)
    2b6c:	18bff826 	beq	r3,r2,2b50 <memcmp+0x20>
    2b70:	1885c83a 	sub	r2,r3,r2
    2b74:	f800283a 	ret
    2b78:	0005883a 	mov	r2,zero
    2b7c:	f800283a 	ret
    2b80:	180f883a 	mov	r7,r3
    2b84:	20c00017 	ldw	r3,0(r4)
    2b88:	28800017 	ldw	r2,0(r5)
    2b8c:	18bfed1e 	bne	r3,r2,2b44 <memcmp+0x14>
    2b90:	31bfff04 	addi	r6,r6,-4
    2b94:	21000104 	addi	r4,r4,4
    2b98:	29400104 	addi	r5,r5,4
    2b9c:	39bff936 	bltu	r7,r6,2b84 <memcmp+0x54>
    2ba0:	003fe806 	br	2b44 <memcmp+0x14>

00002ba4 <memcpy>:
    2ba4:	01c003c4 	movi	r7,15
    2ba8:	2007883a 	mov	r3,r4
    2bac:	3980032e 	bgeu	r7,r6,2bbc <memcpy+0x18>
    2bb0:	2904b03a 	or	r2,r5,r4
    2bb4:	108000cc 	andi	r2,r2,3
    2bb8:	10000926 	beq	r2,zero,2be0 <memcpy+0x3c>
    2bbc:	30000626 	beq	r6,zero,2bd8 <memcpy+0x34>
    2bc0:	30cd883a 	add	r6,r6,r3
    2bc4:	28800003 	ldbu	r2,0(r5)
    2bc8:	29400044 	addi	r5,r5,1
    2bcc:	18800005 	stb	r2,0(r3)
    2bd0:	18c00044 	addi	r3,r3,1
    2bd4:	30fffb1e 	bne	r6,r3,2bc4 <memcpy+0x20>
    2bd8:	2005883a 	mov	r2,r4
    2bdc:	f800283a 	ret
    2be0:	3811883a 	mov	r8,r7
    2be4:	200f883a 	mov	r7,r4
    2be8:	28c00017 	ldw	r3,0(r5)
    2bec:	31bffc04 	addi	r6,r6,-16
    2bf0:	38c00015 	stw	r3,0(r7)
    2bf4:	28800117 	ldw	r2,4(r5)
    2bf8:	38800115 	stw	r2,4(r7)
    2bfc:	28c00217 	ldw	r3,8(r5)
    2c00:	38c00215 	stw	r3,8(r7)
    2c04:	28800317 	ldw	r2,12(r5)
    2c08:	29400404 	addi	r5,r5,16
    2c0c:	38800315 	stw	r2,12(r7)
    2c10:	39c00404 	addi	r7,r7,16
    2c14:	41bff436 	bltu	r8,r6,2be8 <memcpy+0x44>
    2c18:	008000c4 	movi	r2,3
    2c1c:	1180072e 	bgeu	r2,r6,2c3c <memcpy+0x98>
    2c20:	1007883a 	mov	r3,r2
    2c24:	28800017 	ldw	r2,0(r5)
    2c28:	31bfff04 	addi	r6,r6,-4
    2c2c:	29400104 	addi	r5,r5,4
    2c30:	38800015 	stw	r2,0(r7)
    2c34:	39c00104 	addi	r7,r7,4
    2c38:	19bffa36 	bltu	r3,r6,2c24 <memcpy+0x80>
    2c3c:	3807883a 	mov	r3,r7
    2c40:	003fde06 	br	2bbc <memcpy+0x18>

00002c44 <strlen>:
    2c44:	208000cc 	andi	r2,r4,3
    2c48:	2011883a 	mov	r8,r4
    2c4c:	1000161e 	bne	r2,zero,2ca8 <strlen+0x64>
    2c50:	20c00017 	ldw	r3,0(r4)
    2c54:	017fbff4 	movhi	r5,65279
    2c58:	297fbfc4 	addi	r5,r5,-257
    2c5c:	01e02074 	movhi	r7,32897
    2c60:	39e02004 	addi	r7,r7,-32640
    2c64:	1945883a 	add	r2,r3,r5
    2c68:	11c4703a 	and	r2,r2,r7
    2c6c:	00c6303a 	nor	r3,zero,r3
    2c70:	1886703a 	and	r3,r3,r2
    2c74:	18000c1e 	bne	r3,zero,2ca8 <strlen+0x64>
    2c78:	280d883a 	mov	r6,r5
    2c7c:	380b883a 	mov	r5,r7
    2c80:	21000104 	addi	r4,r4,4
    2c84:	20800017 	ldw	r2,0(r4)
    2c88:	1187883a 	add	r3,r2,r6
    2c8c:	1946703a 	and	r3,r3,r5
    2c90:	0084303a 	nor	r2,zero,r2
    2c94:	10c4703a 	and	r2,r2,r3
    2c98:	103ff926 	beq	r2,zero,2c80 <strlen+0x3c>
    2c9c:	20800007 	ldb	r2,0(r4)
    2ca0:	10000326 	beq	r2,zero,2cb0 <strlen+0x6c>
    2ca4:	21000044 	addi	r4,r4,1
    2ca8:	20800007 	ldb	r2,0(r4)
    2cac:	103ffd1e 	bne	r2,zero,2ca4 <strlen+0x60>
    2cb0:	2205c83a 	sub	r2,r4,r8
    2cb4:	f800283a 	ret

00002cb8 <__register_exitproc>:
    2cb8:	defffa04 	addi	sp,sp,-24
    2cbc:	00800034 	movhi	r2,0
    2cc0:	10920504 	addi	r2,r2,18452
    2cc4:	dc000015 	stw	r16,0(sp)
    2cc8:	14000017 	ldw	r16,0(r2)
    2ccc:	dd000415 	stw	r20,16(sp)
    2cd0:	2829883a 	mov	r20,r5
    2cd4:	81405217 	ldw	r5,328(r16)
    2cd8:	dcc00315 	stw	r19,12(sp)
    2cdc:	dc800215 	stw	r18,8(sp)
    2ce0:	dc400115 	stw	r17,4(sp)
    2ce4:	dfc00515 	stw	ra,20(sp)
    2ce8:	2023883a 	mov	r17,r4
    2cec:	3027883a 	mov	r19,r6
    2cf0:	3825883a 	mov	r18,r7
    2cf4:	28002526 	beq	r5,zero,2d8c <__register_exitproc+0xd4>
    2cf8:	29000117 	ldw	r4,4(r5)
    2cfc:	008007c4 	movi	r2,31
    2d00:	11002716 	blt	r2,r4,2da0 <__register_exitproc+0xe8>
    2d04:	8800101e 	bne	r17,zero,2d48 <__register_exitproc+0x90>
    2d08:	2105883a 	add	r2,r4,r4
    2d0c:	1085883a 	add	r2,r2,r2
    2d10:	20c00044 	addi	r3,r4,1
    2d14:	1145883a 	add	r2,r2,r5
    2d18:	0009883a 	mov	r4,zero
    2d1c:	15000215 	stw	r20,8(r2)
    2d20:	28c00115 	stw	r3,4(r5)
    2d24:	2005883a 	mov	r2,r4
    2d28:	dfc00517 	ldw	ra,20(sp)
    2d2c:	dd000417 	ldw	r20,16(sp)
    2d30:	dcc00317 	ldw	r19,12(sp)
    2d34:	dc800217 	ldw	r18,8(sp)
    2d38:	dc400117 	ldw	r17,4(sp)
    2d3c:	dc000017 	ldw	r16,0(sp)
    2d40:	dec00604 	addi	sp,sp,24
    2d44:	f800283a 	ret
    2d48:	29802204 	addi	r6,r5,136
    2d4c:	00800044 	movi	r2,1
    2d50:	110e983a 	sll	r7,r2,r4
    2d54:	30c04017 	ldw	r3,256(r6)
    2d58:	2105883a 	add	r2,r4,r4
    2d5c:	1085883a 	add	r2,r2,r2
    2d60:	1185883a 	add	r2,r2,r6
    2d64:	19c6b03a 	or	r3,r3,r7
    2d68:	14802015 	stw	r18,128(r2)
    2d6c:	14c00015 	stw	r19,0(r2)
    2d70:	00800084 	movi	r2,2
    2d74:	30c04015 	stw	r3,256(r6)
    2d78:	88bfe31e 	bne	r17,r2,2d08 <__register_exitproc+0x50>
    2d7c:	30804117 	ldw	r2,260(r6)
    2d80:	11c4b03a 	or	r2,r2,r7
    2d84:	30804115 	stw	r2,260(r6)
    2d88:	003fdf06 	br	2d08 <__register_exitproc+0x50>
    2d8c:	00800034 	movhi	r2,0
    2d90:	10983c04 	addi	r2,r2,24816
    2d94:	100b883a 	mov	r5,r2
    2d98:	80805215 	stw	r2,328(r16)
    2d9c:	003fd606 	br	2cf8 <__register_exitproc+0x40>
    2da0:	00800034 	movhi	r2,0
    2da4:	10800004 	addi	r2,r2,0
    2da8:	1000021e 	bne	r2,zero,2db4 <__register_exitproc+0xfc>
    2dac:	013fffc4 	movi	r4,-1
    2db0:	003fdc06 	br	2d24 <__register_exitproc+0x6c>
    2db4:	01006404 	movi	r4,400
    2db8:	103ee83a 	callr	r2
    2dbc:	1007883a 	mov	r3,r2
    2dc0:	103ffa26 	beq	r2,zero,2dac <__register_exitproc+0xf4>
    2dc4:	80805217 	ldw	r2,328(r16)
    2dc8:	180b883a 	mov	r5,r3
    2dcc:	18000115 	stw	zero,4(r3)
    2dd0:	18800015 	stw	r2,0(r3)
    2dd4:	80c05215 	stw	r3,328(r16)
    2dd8:	18006215 	stw	zero,392(r3)
    2ddc:	18006315 	stw	zero,396(r3)
    2de0:	0009883a 	mov	r4,zero
    2de4:	883fc826 	beq	r17,zero,2d08 <__register_exitproc+0x50>
    2de8:	003fd706 	br	2d48 <__register_exitproc+0x90>

00002dec <register_fini>:
    2dec:	f800283a 	ret

00002df0 <__call_exitprocs>:
    2df0:	00800034 	movhi	r2,0
    2df4:	10920504 	addi	r2,r2,18452
    2df8:	10800017 	ldw	r2,0(r2)
    2dfc:	defff304 	addi	sp,sp,-52
    2e00:	df000b15 	stw	fp,44(sp)
    2e04:	d8800115 	stw	r2,4(sp)
    2e08:	00800034 	movhi	r2,0
    2e0c:	10800004 	addi	r2,r2,0
    2e10:	1005003a 	cmpeq	r2,r2,zero
    2e14:	d8800215 	stw	r2,8(sp)
    2e18:	d8800117 	ldw	r2,4(sp)
    2e1c:	dd400815 	stw	r21,32(sp)
    2e20:	dd000715 	stw	r20,28(sp)
    2e24:	10805204 	addi	r2,r2,328
    2e28:	dfc00c15 	stw	ra,48(sp)
    2e2c:	ddc00a15 	stw	r23,40(sp)
    2e30:	dd800915 	stw	r22,36(sp)
    2e34:	dcc00615 	stw	r19,24(sp)
    2e38:	dc800515 	stw	r18,20(sp)
    2e3c:	dc400415 	stw	r17,16(sp)
    2e40:	dc000315 	stw	r16,12(sp)
    2e44:	282b883a 	mov	r21,r5
    2e48:	2039883a 	mov	fp,r4
    2e4c:	d8800015 	stw	r2,0(sp)
    2e50:	2829003a 	cmpeq	r20,r5,zero
    2e54:	d8800117 	ldw	r2,4(sp)
    2e58:	14405217 	ldw	r17,328(r2)
    2e5c:	88001026 	beq	r17,zero,2ea0 <__call_exitprocs+0xb0>
    2e60:	ddc00017 	ldw	r23,0(sp)
    2e64:	88800117 	ldw	r2,4(r17)
    2e68:	8c802204 	addi	r18,r17,136
    2e6c:	143fffc4 	addi	r16,r2,-1
    2e70:	80000916 	blt	r16,zero,2e98 <__call_exitprocs+0xa8>
    2e74:	05bfffc4 	movi	r22,-1
    2e78:	a000151e 	bne	r20,zero,2ed0 <__call_exitprocs+0xe0>
    2e7c:	8409883a 	add	r4,r16,r16
    2e80:	2105883a 	add	r2,r4,r4
    2e84:	1485883a 	add	r2,r2,r18
    2e88:	10c02017 	ldw	r3,128(r2)
    2e8c:	a8c01126 	beq	r21,r3,2ed4 <__call_exitprocs+0xe4>
    2e90:	843fffc4 	addi	r16,r16,-1
    2e94:	85bff81e 	bne	r16,r22,2e78 <__call_exitprocs+0x88>
    2e98:	d8800217 	ldw	r2,8(sp)
    2e9c:	10003126 	beq	r2,zero,2f64 <__call_exitprocs+0x174>
    2ea0:	dfc00c17 	ldw	ra,48(sp)
    2ea4:	df000b17 	ldw	fp,44(sp)
    2ea8:	ddc00a17 	ldw	r23,40(sp)
    2eac:	dd800917 	ldw	r22,36(sp)
    2eb0:	dd400817 	ldw	r21,32(sp)
    2eb4:	dd000717 	ldw	r20,28(sp)
    2eb8:	dcc00617 	ldw	r19,24(sp)
    2ebc:	dc800517 	ldw	r18,20(sp)
    2ec0:	dc400417 	ldw	r17,16(sp)
    2ec4:	dc000317 	ldw	r16,12(sp)
    2ec8:	dec00d04 	addi	sp,sp,52
    2ecc:	f800283a 	ret
    2ed0:	8409883a 	add	r4,r16,r16
    2ed4:	88c00117 	ldw	r3,4(r17)
    2ed8:	2105883a 	add	r2,r4,r4
    2edc:	1445883a 	add	r2,r2,r17
    2ee0:	18ffffc4 	addi	r3,r3,-1
    2ee4:	11800217 	ldw	r6,8(r2)
    2ee8:	1c001526 	beq	r3,r16,2f40 <__call_exitprocs+0x150>
    2eec:	10000215 	stw	zero,8(r2)
    2ef0:	303fe726 	beq	r6,zero,2e90 <__call_exitprocs+0xa0>
    2ef4:	00c00044 	movi	r3,1
    2ef8:	1c06983a 	sll	r3,r3,r16
    2efc:	90804017 	ldw	r2,256(r18)
    2f00:	8cc00117 	ldw	r19,4(r17)
    2f04:	1884703a 	and	r2,r3,r2
    2f08:	10001426 	beq	r2,zero,2f5c <__call_exitprocs+0x16c>
    2f0c:	90804117 	ldw	r2,260(r18)
    2f10:	1884703a 	and	r2,r3,r2
    2f14:	10000c1e 	bne	r2,zero,2f48 <__call_exitprocs+0x158>
    2f18:	2105883a 	add	r2,r4,r4
    2f1c:	1485883a 	add	r2,r2,r18
    2f20:	11400017 	ldw	r5,0(r2)
    2f24:	e009883a 	mov	r4,fp
    2f28:	303ee83a 	callr	r6
    2f2c:	88800117 	ldw	r2,4(r17)
    2f30:	98bfc81e 	bne	r19,r2,2e54 <__call_exitprocs+0x64>
    2f34:	b8800017 	ldw	r2,0(r23)
    2f38:	147fd526 	beq	r2,r17,2e90 <__call_exitprocs+0xa0>
    2f3c:	003fc506 	br	2e54 <__call_exitprocs+0x64>
    2f40:	8c000115 	stw	r16,4(r17)
    2f44:	003fea06 	br	2ef0 <__call_exitprocs+0x100>
    2f48:	2105883a 	add	r2,r4,r4
    2f4c:	1485883a 	add	r2,r2,r18
    2f50:	11000017 	ldw	r4,0(r2)
    2f54:	303ee83a 	callr	r6
    2f58:	003ff406 	br	2f2c <__call_exitprocs+0x13c>
    2f5c:	303ee83a 	callr	r6
    2f60:	003ff206 	br	2f2c <__call_exitprocs+0x13c>
    2f64:	88800117 	ldw	r2,4(r17)
    2f68:	1000081e 	bne	r2,zero,2f8c <__call_exitprocs+0x19c>
    2f6c:	89000017 	ldw	r4,0(r17)
    2f70:	20000726 	beq	r4,zero,2f90 <__call_exitprocs+0x1a0>
    2f74:	b9000015 	stw	r4,0(r23)
    2f78:	8809883a 	mov	r4,r17
    2f7c:	00000000 	call	0 <__alt_mem_sdram>
    2f80:	bc400017 	ldw	r17,0(r23)
    2f84:	883fb71e 	bne	r17,zero,2e64 <__call_exitprocs+0x74>
    2f88:	003fc506 	br	2ea0 <__call_exitprocs+0xb0>
    2f8c:	89000017 	ldw	r4,0(r17)
    2f90:	882f883a 	mov	r23,r17
    2f94:	2023883a 	mov	r17,r4
    2f98:	883fb21e 	bne	r17,zero,2e64 <__call_exitprocs+0x74>
    2f9c:	003fc006 	br	2ea0 <__call_exitprocs+0xb0>

00002fa0 <alt_sim_halt>:

/*
 * Routine called on exit.
 */
static ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
    2fa0:	defffd04 	addi	sp,sp,-12
    2fa4:	df000215 	stw	fp,8(sp)
    2fa8:	df000204 	addi	fp,sp,8
    2fac:	e13fff15 	stw	r4,-4(fp)
  int r2 = exit_code;
    2fb0:	e0bfff17 	ldw	r2,-4(fp)
    2fb4:	e0bffe15 	stw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "D02"(r2), "D03"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
    2fb8:	e0bffe17 	ldw	r2,-8(fp)
    2fbc:	1005003a 	cmpeq	r2,r2,zero
    2fc0:	1000021e 	bne	r2,zero,2fcc <alt_sim_halt+0x2c>
    ALT_SIM_FAIL();
    2fc4:	002af070 	cmpltui	zero,zero,43969
    2fc8:	00000106 	br	2fd0 <alt_sim_halt+0x30>
  } else {
    ALT_SIM_PASS();
    2fcc:	002af0b0 	cmpltui	zero,zero,43970
  }
#endif /* DEBUG_STUB */
}
    2fd0:	e037883a 	mov	sp,fp
    2fd4:	df000017 	ldw	fp,0(sp)
    2fd8:	dec00104 	addi	sp,sp,4
    2fdc:	f800283a 	ret

00002fe0 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
    2fe0:	defffd04 	addi	sp,sp,-12
    2fe4:	dfc00215 	stw	ra,8(sp)
    2fe8:	df000115 	stw	fp,4(sp)
    2fec:	df000104 	addi	fp,sp,4
    2ff0:	e13fff15 	stw	r4,-4(fp)
  ALT_OS_STOP();

  /* Provide notification to the simulator that we've stopped */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_SIM_HALT().\r\n");
  ALT_SIM_HALT(exit_code);
    2ff4:	e13fff17 	ldw	r4,-4(fp)
    2ff8:	0002fa00 	call	2fa0 <alt_sim_halt>

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
    2ffc:	003fff06 	br	2ffc <_exit+0x1c>
    3000:	00002dec 	andhi	zero,zero,183
