[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~TopWithSegmentLed|UartTx",
    "duplicate":"~TopWithSegmentLed|TopWithSegmentLed/uartTx:UartTx",
    "index":0.4375
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~TopWithSegmentLed|UartTx_1",
    "duplicate":"~TopWithSegmentLed|TopWithSegmentLed/probeUartTx:UartTx",
    "index":0.9375
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"diag.ProbeFrameAdapter$State",
    "definition":{
      "Idle":0,
      "InFrame":1,
      "EndOfFrame":2
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"TopWithSegmentLed.ProbeFrameAdapter.state",
    "enumTypeName":"diag.ProbeFrameAdapter$State"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"diag.Probe$State",
    "definition":{
      "FillPostTrigger":3,
      "AwaitingTrigger":2,
      "FillPreTrigger":1,
      "Output":4,
      "Reset":0
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"TopWithSegmentLed.Probe.state",
    "enumTypeName":"diag.Probe$State"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"segled.SegmentLedWithShiftRegs$State",
    "definition":{
      "HoldDigit":6,
      "ShiftDigit":2,
      "SetupDigit":1,
      "OutputDigit":5,
      "SetupSegment":3,
      "ShiftSegment":4,
      "Reset":0
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"TopWithSegmentLed.SegmentLedWithShiftRegs.state",
    "enumTypeName":"segled.SegmentLedWithShiftRegs$State"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"rtl/tangnano_pmod_segment_led"
  },
  {
    "class":"firrtl.annotations.MemoryFileInlineAnnotation",
    "target":"~TopWithSegmentLed|Memory>mems_3",
    "filename":"../sw/bootrom_3.hex",
    "hexOrBinary":"h"
  },
  {
    "class":"firrtl.annotations.MemoryFileInlineAnnotation",
    "target":"~TopWithSegmentLed|Memory>mems_2",
    "filename":"../sw/bootrom_2.hex",
    "hexOrBinary":"h"
  },
  {
    "class":"firrtl.annotations.MemoryFileInlineAnnotation",
    "target":"~TopWithSegmentLed|Memory>mems_1",
    "filename":"../sw/bootrom_1.hex",
    "hexOrBinary":"h"
  },
  {
    "class":"firrtl.annotations.MemoryFileInlineAnnotation",
    "target":"~TopWithSegmentLed|Memory>mems_0",
    "filename":"../sw/bootrom_0.hex",
    "hexOrBinary":"h"
  }
]