

================================================================
== Vivado HLS Report for 'fire2_copy'
================================================================
* Date:           Mon May 01 22:01:20 2017

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        fire_module
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      2.14|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3027|  3027|  3027|  3027|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+------+------+----------+-----------+-----------+------+----------+
        |                     |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+------+------+----------+-----------+-----------+------+----------+
        |- Copy_Row_Copy_Col  |  3025|  3025|         2|          1|          1|  3025|    yes   |
        +---------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     19|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     13|
|Register         |        -|      -|      19|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      19|     32|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |indvar_flatten_next_fu_503_p2  |     +    |      0|  0|  12|          12|           1|
    |exitcond_flatten_fu_497_p2     |   icmp   |      0|  0|   5|          12|          12|
    |ap_sig_bdd_379                 |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_392                 |    or    |      0|  0|   1|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|  19|          26|          15|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |   1|          4|    1|          4|
    |indvar_flatten_reg_486  |  12|          2|   12|         24|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  13|          6|   13|         28|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1     |   1|   0|    1|          0|
    |exitcond_flatten_reg_509  |   1|   0|    1|          0|
    |indvar_flatten_reg_486    |  12|   0|   12|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  19|   0|   19|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |  fire2_copy  | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |  fire2_copy  | return value |
|ap_start            |  in |    1| ap_ctrl_hs |  fire2_copy  | return value |
|ap_done             | out |    1| ap_ctrl_hs |  fire2_copy  | return value |
|ap_continue         |  in |    1| ap_ctrl_hs |  fire2_copy  | return value |
|ap_idle             | out |    1| ap_ctrl_hs |  fire2_copy  | return value |
|ap_ready            | out |    1| ap_ctrl_hs |  fire2_copy  | return value |
|mat_i_0_V_dout      |  in |   32|   ap_fifo  |   mat_i_0_V  |    pointer   |
|mat_i_0_V_empty_n   |  in |    1|   ap_fifo  |   mat_i_0_V  |    pointer   |
|mat_i_0_V_read      | out |    1|   ap_fifo  |   mat_i_0_V  |    pointer   |
|mat_i_1_V_dout      |  in |   32|   ap_fifo  |   mat_i_1_V  |    pointer   |
|mat_i_1_V_empty_n   |  in |    1|   ap_fifo  |   mat_i_1_V  |    pointer   |
|mat_i_1_V_read      | out |    1|   ap_fifo  |   mat_i_1_V  |    pointer   |
|mat_i_2_V_dout      |  in |   32|   ap_fifo  |   mat_i_2_V  |    pointer   |
|mat_i_2_V_empty_n   |  in |    1|   ap_fifo  |   mat_i_2_V  |    pointer   |
|mat_i_2_V_read      | out |    1|   ap_fifo  |   mat_i_2_V  |    pointer   |
|mat_i_3_V_dout      |  in |   32|   ap_fifo  |   mat_i_3_V  |    pointer   |
|mat_i_3_V_empty_n   |  in |    1|   ap_fifo  |   mat_i_3_V  |    pointer   |
|mat_i_3_V_read      | out |    1|   ap_fifo  |   mat_i_3_V  |    pointer   |
|mat_i_4_V_dout      |  in |   32|   ap_fifo  |   mat_i_4_V  |    pointer   |
|mat_i_4_V_empty_n   |  in |    1|   ap_fifo  |   mat_i_4_V  |    pointer   |
|mat_i_4_V_read      | out |    1|   ap_fifo  |   mat_i_4_V  |    pointer   |
|mat_i_5_V_dout      |  in |   32|   ap_fifo  |   mat_i_5_V  |    pointer   |
|mat_i_5_V_empty_n   |  in |    1|   ap_fifo  |   mat_i_5_V  |    pointer   |
|mat_i_5_V_read      | out |    1|   ap_fifo  |   mat_i_5_V  |    pointer   |
|mat_i_6_V_dout      |  in |   32|   ap_fifo  |   mat_i_6_V  |    pointer   |
|mat_i_6_V_empty_n   |  in |    1|   ap_fifo  |   mat_i_6_V  |    pointer   |
|mat_i_6_V_read      | out |    1|   ap_fifo  |   mat_i_6_V  |    pointer   |
|mat_i_7_V_dout      |  in |   32|   ap_fifo  |   mat_i_7_V  |    pointer   |
|mat_i_7_V_empty_n   |  in |    1|   ap_fifo  |   mat_i_7_V  |    pointer   |
|mat_i_7_V_read      | out |    1|   ap_fifo  |   mat_i_7_V  |    pointer   |
|mat_i_8_V_dout      |  in |   32|   ap_fifo  |   mat_i_8_V  |    pointer   |
|mat_i_8_V_empty_n   |  in |    1|   ap_fifo  |   mat_i_8_V  |    pointer   |
|mat_i_8_V_read      | out |    1|   ap_fifo  |   mat_i_8_V  |    pointer   |
|mat_i_9_V_dout      |  in |   32|   ap_fifo  |   mat_i_9_V  |    pointer   |
|mat_i_9_V_empty_n   |  in |    1|   ap_fifo  |   mat_i_9_V  |    pointer   |
|mat_i_9_V_read      | out |    1|   ap_fifo  |   mat_i_9_V  |    pointer   |
|mat_i_10_V_dout     |  in |   32|   ap_fifo  |  mat_i_10_V  |    pointer   |
|mat_i_10_V_empty_n  |  in |    1|   ap_fifo  |  mat_i_10_V  |    pointer   |
|mat_i_10_V_read     | out |    1|   ap_fifo  |  mat_i_10_V  |    pointer   |
|mat_i_11_V_dout     |  in |   32|   ap_fifo  |  mat_i_11_V  |    pointer   |
|mat_i_11_V_empty_n  |  in |    1|   ap_fifo  |  mat_i_11_V  |    pointer   |
|mat_i_11_V_read     | out |    1|   ap_fifo  |  mat_i_11_V  |    pointer   |
|mat_i_12_V_dout     |  in |   32|   ap_fifo  |  mat_i_12_V  |    pointer   |
|mat_i_12_V_empty_n  |  in |    1|   ap_fifo  |  mat_i_12_V  |    pointer   |
|mat_i_12_V_read     | out |    1|   ap_fifo  |  mat_i_12_V  |    pointer   |
|mat_i_13_V_dout     |  in |   32|   ap_fifo  |  mat_i_13_V  |    pointer   |
|mat_i_13_V_empty_n  |  in |    1|   ap_fifo  |  mat_i_13_V  |    pointer   |
|mat_i_13_V_read     | out |    1|   ap_fifo  |  mat_i_13_V  |    pointer   |
|mat_i_14_V_dout     |  in |   32|   ap_fifo  |  mat_i_14_V  |    pointer   |
|mat_i_14_V_empty_n  |  in |    1|   ap_fifo  |  mat_i_14_V  |    pointer   |
|mat_i_14_V_read     | out |    1|   ap_fifo  |  mat_i_14_V  |    pointer   |
|mat_i_15_V_dout     |  in |   32|   ap_fifo  |  mat_i_15_V  |    pointer   |
|mat_i_15_V_empty_n  |  in |    1|   ap_fifo  |  mat_i_15_V  |    pointer   |
|mat_i_15_V_read     | out |    1|   ap_fifo  |  mat_i_15_V  |    pointer   |
|mat1_o_0_V_din      | out |   32|   ap_fifo  |  mat1_o_0_V  |    pointer   |
|mat1_o_0_V_full_n   |  in |    1|   ap_fifo  |  mat1_o_0_V  |    pointer   |
|mat1_o_0_V_write    | out |    1|   ap_fifo  |  mat1_o_0_V  |    pointer   |
|mat1_o_1_V_din      | out |   32|   ap_fifo  |  mat1_o_1_V  |    pointer   |
|mat1_o_1_V_full_n   |  in |    1|   ap_fifo  |  mat1_o_1_V  |    pointer   |
|mat1_o_1_V_write    | out |    1|   ap_fifo  |  mat1_o_1_V  |    pointer   |
|mat1_o_2_V_din      | out |   32|   ap_fifo  |  mat1_o_2_V  |    pointer   |
|mat1_o_2_V_full_n   |  in |    1|   ap_fifo  |  mat1_o_2_V  |    pointer   |
|mat1_o_2_V_write    | out |    1|   ap_fifo  |  mat1_o_2_V  |    pointer   |
|mat1_o_3_V_din      | out |   32|   ap_fifo  |  mat1_o_3_V  |    pointer   |
|mat1_o_3_V_full_n   |  in |    1|   ap_fifo  |  mat1_o_3_V  |    pointer   |
|mat1_o_3_V_write    | out |    1|   ap_fifo  |  mat1_o_3_V  |    pointer   |
|mat1_o_4_V_din      | out |   32|   ap_fifo  |  mat1_o_4_V  |    pointer   |
|mat1_o_4_V_full_n   |  in |    1|   ap_fifo  |  mat1_o_4_V  |    pointer   |
|mat1_o_4_V_write    | out |    1|   ap_fifo  |  mat1_o_4_V  |    pointer   |
|mat1_o_5_V_din      | out |   32|   ap_fifo  |  mat1_o_5_V  |    pointer   |
|mat1_o_5_V_full_n   |  in |    1|   ap_fifo  |  mat1_o_5_V  |    pointer   |
|mat1_o_5_V_write    | out |    1|   ap_fifo  |  mat1_o_5_V  |    pointer   |
|mat1_o_6_V_din      | out |   32|   ap_fifo  |  mat1_o_6_V  |    pointer   |
|mat1_o_6_V_full_n   |  in |    1|   ap_fifo  |  mat1_o_6_V  |    pointer   |
|mat1_o_6_V_write    | out |    1|   ap_fifo  |  mat1_o_6_V  |    pointer   |
|mat1_o_7_V_din      | out |   32|   ap_fifo  |  mat1_o_7_V  |    pointer   |
|mat1_o_7_V_full_n   |  in |    1|   ap_fifo  |  mat1_o_7_V  |    pointer   |
|mat1_o_7_V_write    | out |    1|   ap_fifo  |  mat1_o_7_V  |    pointer   |
|mat1_o_8_V_din      | out |   32|   ap_fifo  |  mat1_o_8_V  |    pointer   |
|mat1_o_8_V_full_n   |  in |    1|   ap_fifo  |  mat1_o_8_V  |    pointer   |
|mat1_o_8_V_write    | out |    1|   ap_fifo  |  mat1_o_8_V  |    pointer   |
|mat1_o_9_V_din      | out |   32|   ap_fifo  |  mat1_o_9_V  |    pointer   |
|mat1_o_9_V_full_n   |  in |    1|   ap_fifo  |  mat1_o_9_V  |    pointer   |
|mat1_o_9_V_write    | out |    1|   ap_fifo  |  mat1_o_9_V  |    pointer   |
|mat1_o_10_V_din     | out |   32|   ap_fifo  |  mat1_o_10_V |    pointer   |
|mat1_o_10_V_full_n  |  in |    1|   ap_fifo  |  mat1_o_10_V |    pointer   |
|mat1_o_10_V_write   | out |    1|   ap_fifo  |  mat1_o_10_V |    pointer   |
|mat1_o_11_V_din     | out |   32|   ap_fifo  |  mat1_o_11_V |    pointer   |
|mat1_o_11_V_full_n  |  in |    1|   ap_fifo  |  mat1_o_11_V |    pointer   |
|mat1_o_11_V_write   | out |    1|   ap_fifo  |  mat1_o_11_V |    pointer   |
|mat1_o_12_V_din     | out |   32|   ap_fifo  |  mat1_o_12_V |    pointer   |
|mat1_o_12_V_full_n  |  in |    1|   ap_fifo  |  mat1_o_12_V |    pointer   |
|mat1_o_12_V_write   | out |    1|   ap_fifo  |  mat1_o_12_V |    pointer   |
|mat1_o_13_V_din     | out |   32|   ap_fifo  |  mat1_o_13_V |    pointer   |
|mat1_o_13_V_full_n  |  in |    1|   ap_fifo  |  mat1_o_13_V |    pointer   |
|mat1_o_13_V_write   | out |    1|   ap_fifo  |  mat1_o_13_V |    pointer   |
|mat1_o_14_V_din     | out |   32|   ap_fifo  |  mat1_o_14_V |    pointer   |
|mat1_o_14_V_full_n  |  in |    1|   ap_fifo  |  mat1_o_14_V |    pointer   |
|mat1_o_14_V_write   | out |    1|   ap_fifo  |  mat1_o_14_V |    pointer   |
|mat1_o_15_V_din     | out |   32|   ap_fifo  |  mat1_o_15_V |    pointer   |
|mat1_o_15_V_full_n  |  in |    1|   ap_fifo  |  mat1_o_15_V |    pointer   |
|mat1_o_15_V_write   | out |    1|   ap_fifo  |  mat1_o_15_V |    pointer   |
|mat2_o_0_V_din      | out |   32|   ap_fifo  |  mat2_o_0_V  |    pointer   |
|mat2_o_0_V_full_n   |  in |    1|   ap_fifo  |  mat2_o_0_V  |    pointer   |
|mat2_o_0_V_write    | out |    1|   ap_fifo  |  mat2_o_0_V  |    pointer   |
|mat2_o_1_V_din      | out |   32|   ap_fifo  |  mat2_o_1_V  |    pointer   |
|mat2_o_1_V_full_n   |  in |    1|   ap_fifo  |  mat2_o_1_V  |    pointer   |
|mat2_o_1_V_write    | out |    1|   ap_fifo  |  mat2_o_1_V  |    pointer   |
|mat2_o_2_V_din      | out |   32|   ap_fifo  |  mat2_o_2_V  |    pointer   |
|mat2_o_2_V_full_n   |  in |    1|   ap_fifo  |  mat2_o_2_V  |    pointer   |
|mat2_o_2_V_write    | out |    1|   ap_fifo  |  mat2_o_2_V  |    pointer   |
|mat2_o_3_V_din      | out |   32|   ap_fifo  |  mat2_o_3_V  |    pointer   |
|mat2_o_3_V_full_n   |  in |    1|   ap_fifo  |  mat2_o_3_V  |    pointer   |
|mat2_o_3_V_write    | out |    1|   ap_fifo  |  mat2_o_3_V  |    pointer   |
|mat2_o_4_V_din      | out |   32|   ap_fifo  |  mat2_o_4_V  |    pointer   |
|mat2_o_4_V_full_n   |  in |    1|   ap_fifo  |  mat2_o_4_V  |    pointer   |
|mat2_o_4_V_write    | out |    1|   ap_fifo  |  mat2_o_4_V  |    pointer   |
|mat2_o_5_V_din      | out |   32|   ap_fifo  |  mat2_o_5_V  |    pointer   |
|mat2_o_5_V_full_n   |  in |    1|   ap_fifo  |  mat2_o_5_V  |    pointer   |
|mat2_o_5_V_write    | out |    1|   ap_fifo  |  mat2_o_5_V  |    pointer   |
|mat2_o_6_V_din      | out |   32|   ap_fifo  |  mat2_o_6_V  |    pointer   |
|mat2_o_6_V_full_n   |  in |    1|   ap_fifo  |  mat2_o_6_V  |    pointer   |
|mat2_o_6_V_write    | out |    1|   ap_fifo  |  mat2_o_6_V  |    pointer   |
|mat2_o_7_V_din      | out |   32|   ap_fifo  |  mat2_o_7_V  |    pointer   |
|mat2_o_7_V_full_n   |  in |    1|   ap_fifo  |  mat2_o_7_V  |    pointer   |
|mat2_o_7_V_write    | out |    1|   ap_fifo  |  mat2_o_7_V  |    pointer   |
|mat2_o_8_V_din      | out |   32|   ap_fifo  |  mat2_o_8_V  |    pointer   |
|mat2_o_8_V_full_n   |  in |    1|   ap_fifo  |  mat2_o_8_V  |    pointer   |
|mat2_o_8_V_write    | out |    1|   ap_fifo  |  mat2_o_8_V  |    pointer   |
|mat2_o_9_V_din      | out |   32|   ap_fifo  |  mat2_o_9_V  |    pointer   |
|mat2_o_9_V_full_n   |  in |    1|   ap_fifo  |  mat2_o_9_V  |    pointer   |
|mat2_o_9_V_write    | out |    1|   ap_fifo  |  mat2_o_9_V  |    pointer   |
|mat2_o_10_V_din     | out |   32|   ap_fifo  |  mat2_o_10_V |    pointer   |
|mat2_o_10_V_full_n  |  in |    1|   ap_fifo  |  mat2_o_10_V |    pointer   |
|mat2_o_10_V_write   | out |    1|   ap_fifo  |  mat2_o_10_V |    pointer   |
|mat2_o_11_V_din     | out |   32|   ap_fifo  |  mat2_o_11_V |    pointer   |
|mat2_o_11_V_full_n  |  in |    1|   ap_fifo  |  mat2_o_11_V |    pointer   |
|mat2_o_11_V_write   | out |    1|   ap_fifo  |  mat2_o_11_V |    pointer   |
|mat2_o_12_V_din     | out |   32|   ap_fifo  |  mat2_o_12_V |    pointer   |
|mat2_o_12_V_full_n  |  in |    1|   ap_fifo  |  mat2_o_12_V |    pointer   |
|mat2_o_12_V_write   | out |    1|   ap_fifo  |  mat2_o_12_V |    pointer   |
|mat2_o_13_V_din     | out |   32|   ap_fifo  |  mat2_o_13_V |    pointer   |
|mat2_o_13_V_full_n  |  in |    1|   ap_fifo  |  mat2_o_13_V |    pointer   |
|mat2_o_13_V_write   | out |    1|   ap_fifo  |  mat2_o_13_V |    pointer   |
|mat2_o_14_V_din     | out |   32|   ap_fifo  |  mat2_o_14_V |    pointer   |
|mat2_o_14_V_full_n  |  in |    1|   ap_fifo  |  mat2_o_14_V |    pointer   |
|mat2_o_14_V_write   | out |    1|   ap_fifo  |  mat2_o_14_V |    pointer   |
|mat2_o_15_V_din     | out |   32|   ap_fifo  |  mat2_o_15_V |    pointer   |
|mat2_o_15_V_full_n  |  in |    1|   ap_fifo  |  mat2_o_15_V |    pointer   |
|mat2_o_15_V_write   | out |    1|   ap_fifo  |  mat2_o_15_V |    pointer   |
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	2  / true
4 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %mat2_o_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_783 [1/1] 0.00ns
:1  %empty_783 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %mat2_o_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_784 [1/1] 0.00ns
:2  %empty_784 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %mat2_o_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_785 [1/1] 0.00ns
:3  %empty_785 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %mat2_o_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_786 [1/1] 0.00ns
:4  %empty_786 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %mat2_o_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_787 [1/1] 0.00ns
:5  %empty_787 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %mat2_o_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_788 [1/1] 0.00ns
:6  %empty_788 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %mat2_o_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_789 [1/1] 0.00ns
:7  %empty_789 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %mat2_o_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_790 [1/1] 0.00ns
:8  %empty_790 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %mat2_o_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_791 [1/1] 0.00ns
:9  %empty_791 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %mat2_o_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_792 [1/1] 0.00ns
:10  %empty_792 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %mat2_o_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_793 [1/1] 0.00ns
:11  %empty_793 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %mat2_o_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_794 [1/1] 0.00ns
:12  %empty_794 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %mat2_o_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_795 [1/1] 0.00ns
:13  %empty_795 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %mat2_o_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_796 [1/1] 0.00ns
:14  %empty_796 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %mat2_o_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_797 [1/1] 0.00ns
:15  %empty_797 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %mat2_o_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_798 [1/1] 0.00ns
:16  %empty_798 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %mat1_o_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_799 [1/1] 0.00ns
:17  %empty_799 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %mat1_o_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_800 [1/1] 0.00ns
:18  %empty_800 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %mat1_o_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_801 [1/1] 0.00ns
:19  %empty_801 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %mat1_o_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_802 [1/1] 0.00ns
:20  %empty_802 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %mat1_o_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_803 [1/1] 0.00ns
:21  %empty_803 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %mat1_o_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_804 [1/1] 0.00ns
:22  %empty_804 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %mat1_o_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_805 [1/1] 0.00ns
:23  %empty_805 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %mat1_o_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_806 [1/1] 0.00ns
:24  %empty_806 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %mat1_o_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_807 [1/1] 0.00ns
:25  %empty_807 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %mat1_o_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_808 [1/1] 0.00ns
:26  %empty_808 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %mat1_o_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_809 [1/1] 0.00ns
:27  %empty_809 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %mat1_o_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_810 [1/1] 0.00ns
:28  %empty_810 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %mat1_o_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_811 [1/1] 0.00ns
:29  %empty_811 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %mat1_o_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_812 [1/1] 0.00ns
:30  %empty_812 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %mat1_o_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_813 [1/1] 0.00ns
:31  %empty_813 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %mat1_o_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_814 [1/1] 0.00ns
:32  %empty_814 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %mat_i_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_815 [1/1] 0.00ns
:33  %empty_815 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %mat_i_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_816 [1/1] 0.00ns
:34  %empty_816 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %mat_i_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_817 [1/1] 0.00ns
:35  %empty_817 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %mat_i_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_818 [1/1] 0.00ns
:36  %empty_818 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %mat_i_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_819 [1/1] 0.00ns
:37  %empty_819 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %mat_i_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_820 [1/1] 0.00ns
:38  %empty_820 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %mat_i_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_821 [1/1] 0.00ns
:39  %empty_821 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %mat_i_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_822 [1/1] 0.00ns
:40  %empty_822 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %mat_i_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_823 [1/1] 0.00ns
:41  %empty_823 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %mat_i_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_824 [1/1] 0.00ns
:42  %empty_824 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %mat_i_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_825 [1/1] 0.00ns
:43  %empty_825 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %mat_i_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_826 [1/1] 0.00ns
:44  %empty_826 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %mat_i_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_827 [1/1] 0.00ns
:45  %empty_827 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %mat_i_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_828 [1/1] 0.00ns
:46  %empty_828 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %mat_i_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_829 [1/1] 0.00ns
:47  %empty_829 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %mat_i_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_53 [1/1] 1.57ns
:48  br label %1


 <State 2>: 2.14ns
ST_2: indvar_flatten [1/1] 0.00ns
:0  %indvar_flatten = phi i12 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]

ST_2: exitcond_flatten [1/1] 2.14ns
:1  %exitcond_flatten = icmp eq i12 %indvar_flatten, -1071

ST_2: indvar_flatten_next [1/1] 1.84ns
:2  %indvar_flatten_next = add i12 %indvar_flatten, 1

ST_2: stg_57 [1/1] 0.00ns
:3  br i1 %exitcond_flatten, label %2, label %.reset


 <State 3>: 2.00ns
ST_3: stg_58 [1/1] 0.00ns
.reset:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Copy_Row_Copy_Col_str)

ST_3: empty_830 [1/1] 0.00ns
.reset:1  %empty_830 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3025, i64 3025, i64 3025)

ST_3: stg_60 [1/1] 0.00ns
.reset:2  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str12) nounwind

ST_3: tmp_s [1/1] 0.00ns
.reset:3  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str12)

ST_3: stg_62 [1/1] 0.00ns
.reset:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

ST_3: tmp [1/1] 1.00ns
.reset:5  %tmp = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %mat_i_0_V)

ST_3: stg_64 [1/1] 1.00ns
.reset:6  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %mat1_o_0_V, i32 %tmp)

ST_3: stg_65 [1/1] 1.00ns
.reset:7  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %mat2_o_0_V, i32 %tmp)

ST_3: tmp_123 [1/1] 1.00ns
.reset:8  %tmp_123 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %mat_i_1_V)

ST_3: stg_67 [1/1] 1.00ns
.reset:9  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %mat1_o_1_V, i32 %tmp_123)

ST_3: stg_68 [1/1] 1.00ns
.reset:10  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %mat2_o_1_V, i32 %tmp_123)

ST_3: tmp_124 [1/1] 1.00ns
.reset:11  %tmp_124 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %mat_i_2_V)

ST_3: stg_70 [1/1] 1.00ns
.reset:12  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %mat1_o_2_V, i32 %tmp_124)

ST_3: stg_71 [1/1] 1.00ns
.reset:13  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %mat2_o_2_V, i32 %tmp_124)

ST_3: tmp_125 [1/1] 1.00ns
.reset:14  %tmp_125 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %mat_i_3_V)

ST_3: stg_73 [1/1] 1.00ns
.reset:15  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %mat1_o_3_V, i32 %tmp_125)

ST_3: stg_74 [1/1] 1.00ns
.reset:16  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %mat2_o_3_V, i32 %tmp_125)

ST_3: tmp_126 [1/1] 1.00ns
.reset:17  %tmp_126 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %mat_i_4_V)

ST_3: stg_76 [1/1] 1.00ns
.reset:18  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %mat1_o_4_V, i32 %tmp_126)

ST_3: stg_77 [1/1] 1.00ns
.reset:19  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %mat2_o_4_V, i32 %tmp_126)

ST_3: tmp_127 [1/1] 1.00ns
.reset:20  %tmp_127 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %mat_i_5_V)

ST_3: stg_79 [1/1] 1.00ns
.reset:21  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %mat1_o_5_V, i32 %tmp_127)

ST_3: stg_80 [1/1] 1.00ns
.reset:22  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %mat2_o_5_V, i32 %tmp_127)

ST_3: tmp_128 [1/1] 1.00ns
.reset:23  %tmp_128 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %mat_i_6_V)

ST_3: stg_82 [1/1] 1.00ns
.reset:24  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %mat1_o_6_V, i32 %tmp_128)

ST_3: stg_83 [1/1] 1.00ns
.reset:25  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %mat2_o_6_V, i32 %tmp_128)

ST_3: tmp_129 [1/1] 1.00ns
.reset:26  %tmp_129 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %mat_i_7_V)

ST_3: stg_85 [1/1] 1.00ns
.reset:27  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %mat1_o_7_V, i32 %tmp_129)

ST_3: stg_86 [1/1] 1.00ns
.reset:28  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %mat2_o_7_V, i32 %tmp_129)

ST_3: tmp_130 [1/1] 1.00ns
.reset:29  %tmp_130 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %mat_i_8_V)

ST_3: stg_88 [1/1] 1.00ns
.reset:30  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %mat1_o_8_V, i32 %tmp_130)

ST_3: stg_89 [1/1] 1.00ns
.reset:31  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %mat2_o_8_V, i32 %tmp_130)

ST_3: tmp_131 [1/1] 1.00ns
.reset:32  %tmp_131 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %mat_i_9_V)

ST_3: stg_91 [1/1] 1.00ns
.reset:33  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %mat1_o_9_V, i32 %tmp_131)

ST_3: stg_92 [1/1] 1.00ns
.reset:34  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %mat2_o_9_V, i32 %tmp_131)

ST_3: tmp_132 [1/1] 1.00ns
.reset:35  %tmp_132 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %mat_i_10_V)

ST_3: stg_94 [1/1] 1.00ns
.reset:36  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %mat1_o_10_V, i32 %tmp_132)

ST_3: stg_95 [1/1] 1.00ns
.reset:37  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %mat2_o_10_V, i32 %tmp_132)

ST_3: tmp_133 [1/1] 1.00ns
.reset:38  %tmp_133 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %mat_i_11_V)

ST_3: stg_97 [1/1] 1.00ns
.reset:39  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %mat1_o_11_V, i32 %tmp_133)

ST_3: stg_98 [1/1] 1.00ns
.reset:40  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %mat2_o_11_V, i32 %tmp_133)

ST_3: tmp_134 [1/1] 1.00ns
.reset:41  %tmp_134 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %mat_i_12_V)

ST_3: stg_100 [1/1] 1.00ns
.reset:42  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %mat1_o_12_V, i32 %tmp_134)

ST_3: stg_101 [1/1] 1.00ns
.reset:43  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %mat2_o_12_V, i32 %tmp_134)

ST_3: tmp_135 [1/1] 1.00ns
.reset:44  %tmp_135 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %mat_i_13_V)

ST_3: stg_103 [1/1] 1.00ns
.reset:45  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %mat1_o_13_V, i32 %tmp_135)

ST_3: stg_104 [1/1] 1.00ns
.reset:46  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %mat2_o_13_V, i32 %tmp_135)

ST_3: tmp_136 [1/1] 1.00ns
.reset:47  %tmp_136 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %mat_i_14_V)

ST_3: stg_106 [1/1] 1.00ns
.reset:48  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %mat1_o_14_V, i32 %tmp_136)

ST_3: stg_107 [1/1] 1.00ns
.reset:49  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %mat2_o_14_V, i32 %tmp_136)

ST_3: tmp_137 [1/1] 1.00ns
.reset:50  %tmp_137 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %mat_i_15_V)

ST_3: stg_109 [1/1] 1.00ns
.reset:51  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %mat1_o_15_V, i32 %tmp_137)

ST_3: stg_110 [1/1] 1.00ns
.reset:52  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %mat2_o_15_V, i32 %tmp_137)

ST_3: empty_831 [1/1] 0.00ns
.reset:53  %empty_831 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str12, i32 %tmp_s)

ST_3: stg_112 [1/1] 0.00ns
.reset:54  br label %1


 <State 4>: 0.00ns
ST_4: stg_113 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mat_i_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x22e420fce10; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat_i_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x22e420fb700; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat_i_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x22e420fb550; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat_i_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x22e420fb5e0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat_i_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x22e420fc090; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat_i_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x22e420fcbd0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat_i_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x22e420fb160; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat_i_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x22e420fb280; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat_i_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x22e420fb310; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat_i_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x22e420fcea0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat_i_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x22e420fd200; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat_i_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x22e420fc120; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat_i_12_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x22e420fb9d0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat_i_13_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x22e420fd050; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat_i_14_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x22e420fb670; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat_i_15_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x22e420fb3a0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat1_o_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x22e420fd320; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat1_o_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x22e420fd290; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat1_o_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x22e420fb820; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat1_o_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x22e420fb790; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat1_o_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x22e420fc900; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat1_o_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x22e420fd3b0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat1_o_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x22e420fd440; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat1_o_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x22e420fb430; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat1_o_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x22e420fb8b0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat1_o_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x22e420fbc10; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat1_o_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x22e420fcd80; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat1_o_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x22e420fcf30; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat1_o_12_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x22e420fc480; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat1_o_13_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x22e420fbf70; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat1_o_14_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x22e420fb0d0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat1_o_15_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x22e420fc510; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat2_o_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x22e420fb940; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat2_o_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x22e420fba60; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat2_o_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x22e420fd0e0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat2_o_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x22e420fc6c0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat2_o_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x22e420fbee0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat2_o_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x22e420fc2d0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat2_o_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x22e420fc360; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat2_o_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x22e420fc630; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat2_o_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x22e420fcb40; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat2_o_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x22e420fbaf0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat2_o_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x22e420fbb80; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat2_o_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x22e420fbd30; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat2_o_12_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x22e420fc000; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat2_o_13_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x22e420fd170; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat2_o_14_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x22e420fc750; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mat2_o_15_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x22e420fc1b0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty               (specinterface    ) [ 00000]
empty_783           (specinterface    ) [ 00000]
empty_784           (specinterface    ) [ 00000]
empty_785           (specinterface    ) [ 00000]
empty_786           (specinterface    ) [ 00000]
empty_787           (specinterface    ) [ 00000]
empty_788           (specinterface    ) [ 00000]
empty_789           (specinterface    ) [ 00000]
empty_790           (specinterface    ) [ 00000]
empty_791           (specinterface    ) [ 00000]
empty_792           (specinterface    ) [ 00000]
empty_793           (specinterface    ) [ 00000]
empty_794           (specinterface    ) [ 00000]
empty_795           (specinterface    ) [ 00000]
empty_796           (specinterface    ) [ 00000]
empty_797           (specinterface    ) [ 00000]
empty_798           (specinterface    ) [ 00000]
empty_799           (specinterface    ) [ 00000]
empty_800           (specinterface    ) [ 00000]
empty_801           (specinterface    ) [ 00000]
empty_802           (specinterface    ) [ 00000]
empty_803           (specinterface    ) [ 00000]
empty_804           (specinterface    ) [ 00000]
empty_805           (specinterface    ) [ 00000]
empty_806           (specinterface    ) [ 00000]
empty_807           (specinterface    ) [ 00000]
empty_808           (specinterface    ) [ 00000]
empty_809           (specinterface    ) [ 00000]
empty_810           (specinterface    ) [ 00000]
empty_811           (specinterface    ) [ 00000]
empty_812           (specinterface    ) [ 00000]
empty_813           (specinterface    ) [ 00000]
empty_814           (specinterface    ) [ 00000]
empty_815           (specinterface    ) [ 00000]
empty_816           (specinterface    ) [ 00000]
empty_817           (specinterface    ) [ 00000]
empty_818           (specinterface    ) [ 00000]
empty_819           (specinterface    ) [ 00000]
empty_820           (specinterface    ) [ 00000]
empty_821           (specinterface    ) [ 00000]
empty_822           (specinterface    ) [ 00000]
empty_823           (specinterface    ) [ 00000]
empty_824           (specinterface    ) [ 00000]
empty_825           (specinterface    ) [ 00000]
empty_826           (specinterface    ) [ 00000]
empty_827           (specinterface    ) [ 00000]
empty_828           (specinterface    ) [ 00000]
empty_829           (specinterface    ) [ 00000]
stg_53              (br               ) [ 01110]
indvar_flatten      (phi              ) [ 00100]
exitcond_flatten    (icmp             ) [ 00110]
indvar_flatten_next (add              ) [ 01110]
stg_57              (br               ) [ 00000]
stg_58              (specloopname     ) [ 00000]
empty_830           (speclooptripcount) [ 00000]
stg_60              (specloopname     ) [ 00000]
tmp_s               (specregionbegin  ) [ 00000]
stg_62              (specpipeline     ) [ 00000]
tmp                 (read             ) [ 00000]
stg_64              (write            ) [ 00000]
stg_65              (write            ) [ 00000]
tmp_123             (read             ) [ 00000]
stg_67              (write            ) [ 00000]
stg_68              (write            ) [ 00000]
tmp_124             (read             ) [ 00000]
stg_70              (write            ) [ 00000]
stg_71              (write            ) [ 00000]
tmp_125             (read             ) [ 00000]
stg_73              (write            ) [ 00000]
stg_74              (write            ) [ 00000]
tmp_126             (read             ) [ 00000]
stg_76              (write            ) [ 00000]
stg_77              (write            ) [ 00000]
tmp_127             (read             ) [ 00000]
stg_79              (write            ) [ 00000]
stg_80              (write            ) [ 00000]
tmp_128             (read             ) [ 00000]
stg_82              (write            ) [ 00000]
stg_83              (write            ) [ 00000]
tmp_129             (read             ) [ 00000]
stg_85              (write            ) [ 00000]
stg_86              (write            ) [ 00000]
tmp_130             (read             ) [ 00000]
stg_88              (write            ) [ 00000]
stg_89              (write            ) [ 00000]
tmp_131             (read             ) [ 00000]
stg_91              (write            ) [ 00000]
stg_92              (write            ) [ 00000]
tmp_132             (read             ) [ 00000]
stg_94              (write            ) [ 00000]
stg_95              (write            ) [ 00000]
tmp_133             (read             ) [ 00000]
stg_97              (write            ) [ 00000]
stg_98              (write            ) [ 00000]
tmp_134             (read             ) [ 00000]
stg_100             (write            ) [ 00000]
stg_101             (write            ) [ 00000]
tmp_135             (read             ) [ 00000]
stg_103             (write            ) [ 00000]
stg_104             (write            ) [ 00000]
tmp_136             (read             ) [ 00000]
stg_106             (write            ) [ 00000]
stg_107             (write            ) [ 00000]
tmp_137             (read             ) [ 00000]
stg_109             (write            ) [ 00000]
stg_110             (write            ) [ 00000]
empty_831           (specregionend    ) [ 00000]
stg_112             (br               ) [ 01110]
stg_113             (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mat_i_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_i_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mat_i_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_i_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mat_i_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_i_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mat_i_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_i_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mat_i_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_i_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mat_i_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_i_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mat_i_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_i_6_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mat_i_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_i_7_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mat_i_8_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_i_8_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="mat_i_9_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_i_9_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="mat_i_10_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_i_10_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="mat_i_11_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_i_11_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="mat_i_12_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_i_12_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="mat_i_13_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_i_13_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="mat_i_14_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_i_14_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="mat_i_15_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_i_15_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="mat1_o_0_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat1_o_0_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="mat1_o_1_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat1_o_1_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="mat1_o_2_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat1_o_2_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="mat1_o_3_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat1_o_3_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="mat1_o_4_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat1_o_4_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="mat1_o_5_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat1_o_5_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="mat1_o_6_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat1_o_6_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="mat1_o_7_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat1_o_7_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="mat1_o_8_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat1_o_8_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="mat1_o_9_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat1_o_9_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="mat1_o_10_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat1_o_10_V"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="mat1_o_11_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat1_o_11_V"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="mat1_o_12_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat1_o_12_V"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="mat1_o_13_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat1_o_13_V"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="mat1_o_14_V">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat1_o_14_V"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="mat1_o_15_V">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat1_o_15_V"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="mat2_o_0_V">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat2_o_0_V"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="mat2_o_1_V">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat2_o_1_V"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="mat2_o_2_V">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat2_o_2_V"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="mat2_o_3_V">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat2_o_3_V"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="mat2_o_4_V">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat2_o_4_V"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="mat2_o_5_V">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat2_o_5_V"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="mat2_o_6_V">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat2_o_6_V"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="mat2_o_7_V">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat2_o_7_V"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="mat2_o_8_V">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat2_o_8_V"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="mat2_o_9_V">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat2_o_9_V"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="mat2_o_10_V">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat2_o_10_V"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="mat2_o_11_V">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat2_o_11_V"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="mat2_o_12_V">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat2_o_12_V"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="mat2_o_13_V">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat2_o_13_V"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="mat2_o_14_V">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat2_o_14_V"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="mat2_o_15_V">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat2_o_15_V"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Copy_Row_Copy_Col_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="stg_64_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="32" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_64/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="stg_65_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="32" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_65/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_123_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_123/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="stg_67_write_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="32" slack="0"/>
<pin id="166" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_67/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="stg_68_write_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="0" index="2" bw="32" slack="0"/>
<pin id="174" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_68/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_124_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_124/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="stg_70_write_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="32" slack="0"/>
<pin id="188" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_70/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="stg_71_write_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="0" index="2" bw="32" slack="0"/>
<pin id="196" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_71/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_125_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_125/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="stg_73_write_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="0" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="32" slack="0"/>
<pin id="210" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_73/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="stg_74_write_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="0" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="0" index="2" bw="32" slack="0"/>
<pin id="218" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_74/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_126_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_126/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="stg_76_write_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="0" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="0" index="2" bw="32" slack="0"/>
<pin id="232" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_76/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="stg_77_write_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="0" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="0" index="2" bw="32" slack="0"/>
<pin id="240" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_77/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_127_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_127/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="stg_79_write_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="0" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="0" index="2" bw="32" slack="0"/>
<pin id="254" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_79/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="stg_80_write_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="0" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="0" index="2" bw="32" slack="0"/>
<pin id="262" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_80/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_128_read_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_128/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="stg_82_write_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="0" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="0" index="2" bw="32" slack="0"/>
<pin id="276" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_82/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="stg_83_write_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="0" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="0" index="2" bw="32" slack="0"/>
<pin id="284" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_83/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_129_read_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_129/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="stg_85_write_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="0" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="0" index="2" bw="32" slack="0"/>
<pin id="298" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_85/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="stg_86_write_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="0" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="0" index="2" bw="32" slack="0"/>
<pin id="306" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_86/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_130_read_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_130/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="stg_88_write_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="0" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="0" index="2" bw="32" slack="0"/>
<pin id="320" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_88/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="stg_89_write_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="0" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="0" index="2" bw="32" slack="0"/>
<pin id="328" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_89/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_131_read_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_131/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="stg_91_write_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="0" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="0" index="2" bw="32" slack="0"/>
<pin id="342" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_91/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="stg_92_write_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="0" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="0" index="2" bw="32" slack="0"/>
<pin id="350" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_92/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_132_read_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_132/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="stg_94_write_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="0" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="0"/>
<pin id="363" dir="0" index="2" bw="32" slack="0"/>
<pin id="364" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_94/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="stg_95_write_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="0" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="0" index="2" bw="32" slack="0"/>
<pin id="372" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_95/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_133_read_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_133/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="stg_97_write_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="0" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="0"/>
<pin id="385" dir="0" index="2" bw="32" slack="0"/>
<pin id="386" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_97/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="stg_98_write_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="0" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="0" index="2" bw="32" slack="0"/>
<pin id="394" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_98/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_134_read_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="0"/>
<pin id="401" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_134/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="stg_100_write_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="0" slack="0"/>
<pin id="406" dir="0" index="1" bw="32" slack="0"/>
<pin id="407" dir="0" index="2" bw="32" slack="0"/>
<pin id="408" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_100/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="stg_101_write_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="0" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="0" index="2" bw="32" slack="0"/>
<pin id="416" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_101/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_135_read_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="423" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_135/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="stg_103_write_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="0" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="0"/>
<pin id="429" dir="0" index="2" bw="32" slack="0"/>
<pin id="430" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_103/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="stg_104_write_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="0" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="0"/>
<pin id="437" dir="0" index="2" bw="32" slack="0"/>
<pin id="438" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_104/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_136_read_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="0" index="1" bw="32" slack="0"/>
<pin id="445" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_136/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="stg_106_write_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="0" slack="0"/>
<pin id="450" dir="0" index="1" bw="32" slack="0"/>
<pin id="451" dir="0" index="2" bw="32" slack="0"/>
<pin id="452" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_106/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="stg_107_write_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="0" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="459" dir="0" index="2" bw="32" slack="0"/>
<pin id="460" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_107/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_137_read_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="0"/>
<pin id="467" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_137/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="stg_109_write_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="0" slack="0"/>
<pin id="472" dir="0" index="1" bw="32" slack="0"/>
<pin id="473" dir="0" index="2" bw="32" slack="0"/>
<pin id="474" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_109/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="stg_110_write_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="0" slack="0"/>
<pin id="480" dir="0" index="1" bw="32" slack="0"/>
<pin id="481" dir="0" index="2" bw="32" slack="0"/>
<pin id="482" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_110/3 "/>
</bind>
</comp>

<comp id="486" class="1005" name="indvar_flatten_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="12" slack="1"/>
<pin id="488" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="490" class="1004" name="indvar_flatten_phi_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="1"/>
<pin id="492" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="493" dir="0" index="2" bw="12" slack="0"/>
<pin id="494" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="495" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="exitcond_flatten_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="12" slack="0"/>
<pin id="499" dir="0" index="1" bw="12" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="indvar_flatten_next_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="12" slack="0"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="509" class="1005" name="exitcond_flatten_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="1"/>
<pin id="511" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="513" class="1005" name="indvar_flatten_next_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="12" slack="0"/>
<pin id="515" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="138"><net_src comp="128" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="130" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="32" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="134" pin="2"/><net_sink comp="140" pin=2"/></net>

<net id="153"><net_src comp="130" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="64" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="134" pin="2"/><net_sink comp="148" pin=2"/></net>

<net id="160"><net_src comp="128" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="2" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="130" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="34" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="156" pin="2"/><net_sink comp="162" pin=2"/></net>

<net id="175"><net_src comp="130" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="66" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="156" pin="2"/><net_sink comp="170" pin=2"/></net>

<net id="182"><net_src comp="128" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="4" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="130" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="36" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="178" pin="2"/><net_sink comp="184" pin=2"/></net>

<net id="197"><net_src comp="130" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="68" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="178" pin="2"/><net_sink comp="192" pin=2"/></net>

<net id="204"><net_src comp="128" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="6" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="130" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="38" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="200" pin="2"/><net_sink comp="206" pin=2"/></net>

<net id="219"><net_src comp="130" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="70" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="200" pin="2"/><net_sink comp="214" pin=2"/></net>

<net id="226"><net_src comp="128" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="8" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="130" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="40" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="222" pin="2"/><net_sink comp="228" pin=2"/></net>

<net id="241"><net_src comp="130" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="72" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="222" pin="2"/><net_sink comp="236" pin=2"/></net>

<net id="248"><net_src comp="128" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="10" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="130" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="42" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="244" pin="2"/><net_sink comp="250" pin=2"/></net>

<net id="263"><net_src comp="130" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="74" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="244" pin="2"/><net_sink comp="258" pin=2"/></net>

<net id="270"><net_src comp="128" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="12" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="277"><net_src comp="130" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="44" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="266" pin="2"/><net_sink comp="272" pin=2"/></net>

<net id="285"><net_src comp="130" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="76" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="266" pin="2"/><net_sink comp="280" pin=2"/></net>

<net id="292"><net_src comp="128" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="14" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="130" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="46" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="288" pin="2"/><net_sink comp="294" pin=2"/></net>

<net id="307"><net_src comp="130" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="78" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="288" pin="2"/><net_sink comp="302" pin=2"/></net>

<net id="314"><net_src comp="128" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="16" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="321"><net_src comp="130" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="48" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="310" pin="2"/><net_sink comp="316" pin=2"/></net>

<net id="329"><net_src comp="130" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="80" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="310" pin="2"/><net_sink comp="324" pin=2"/></net>

<net id="336"><net_src comp="128" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="18" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="343"><net_src comp="130" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="50" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="332" pin="2"/><net_sink comp="338" pin=2"/></net>

<net id="351"><net_src comp="130" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="82" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="332" pin="2"/><net_sink comp="346" pin=2"/></net>

<net id="358"><net_src comp="128" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="20" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="365"><net_src comp="130" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="52" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="354" pin="2"/><net_sink comp="360" pin=2"/></net>

<net id="373"><net_src comp="130" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="84" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="354" pin="2"/><net_sink comp="368" pin=2"/></net>

<net id="380"><net_src comp="128" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="22" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="387"><net_src comp="130" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="54" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="376" pin="2"/><net_sink comp="382" pin=2"/></net>

<net id="395"><net_src comp="130" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="86" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="376" pin="2"/><net_sink comp="390" pin=2"/></net>

<net id="402"><net_src comp="128" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="24" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="409"><net_src comp="130" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="56" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="398" pin="2"/><net_sink comp="404" pin=2"/></net>

<net id="417"><net_src comp="130" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="88" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="398" pin="2"/><net_sink comp="412" pin=2"/></net>

<net id="424"><net_src comp="128" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="26" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="431"><net_src comp="130" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="58" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="420" pin="2"/><net_sink comp="426" pin=2"/></net>

<net id="439"><net_src comp="130" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="90" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="420" pin="2"/><net_sink comp="434" pin=2"/></net>

<net id="446"><net_src comp="128" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="28" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="453"><net_src comp="130" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="60" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="442" pin="2"/><net_sink comp="448" pin=2"/></net>

<net id="461"><net_src comp="130" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="92" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="442" pin="2"/><net_sink comp="456" pin=2"/></net>

<net id="468"><net_src comp="128" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="30" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="475"><net_src comp="130" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="62" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="464" pin="2"/><net_sink comp="470" pin=2"/></net>

<net id="483"><net_src comp="130" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="94" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="464" pin="2"/><net_sink comp="478" pin=2"/></net>

<net id="489"><net_src comp="104" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="496"><net_src comp="486" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="501"><net_src comp="490" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="106" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="507"><net_src comp="490" pin="4"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="108" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="512"><net_src comp="497" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="503" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="490" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mat1_o_0_V | {3 }
	Port: mat1_o_1_V | {3 }
	Port: mat1_o_2_V | {3 }
	Port: mat1_o_3_V | {3 }
	Port: mat1_o_4_V | {3 }
	Port: mat1_o_5_V | {3 }
	Port: mat1_o_6_V | {3 }
	Port: mat1_o_7_V | {3 }
	Port: mat1_o_8_V | {3 }
	Port: mat1_o_9_V | {3 }
	Port: mat1_o_10_V | {3 }
	Port: mat1_o_11_V | {3 }
	Port: mat1_o_12_V | {3 }
	Port: mat1_o_13_V | {3 }
	Port: mat1_o_14_V | {3 }
	Port: mat1_o_15_V | {3 }
	Port: mat2_o_0_V | {3 }
	Port: mat2_o_1_V | {3 }
	Port: mat2_o_2_V | {3 }
	Port: mat2_o_3_V | {3 }
	Port: mat2_o_4_V | {3 }
	Port: mat2_o_5_V | {3 }
	Port: mat2_o_6_V | {3 }
	Port: mat2_o_7_V | {3 }
	Port: mat2_o_8_V | {3 }
	Port: mat2_o_9_V | {3 }
	Port: mat2_o_10_V | {3 }
	Port: mat2_o_11_V | {3 }
	Port: mat2_o_12_V | {3 }
	Port: mat2_o_13_V | {3 }
	Port: mat2_o_14_V | {3 }
	Port: mat2_o_15_V | {3 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_57 : 2
	State 3
		empty_831 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   | indvar_flatten_next_fu_503 |    0    |    12   |
|----------|----------------------------|---------|---------|
|   icmp   |   exitcond_flatten_fu_497  |    0    |    5    |
|----------|----------------------------|---------|---------|
|          |       tmp_read_fu_134      |    0    |    0    |
|          |     tmp_123_read_fu_156    |    0    |    0    |
|          |     tmp_124_read_fu_178    |    0    |    0    |
|          |     tmp_125_read_fu_200    |    0    |    0    |
|          |     tmp_126_read_fu_222    |    0    |    0    |
|          |     tmp_127_read_fu_244    |    0    |    0    |
|          |     tmp_128_read_fu_266    |    0    |    0    |
|   read   |     tmp_129_read_fu_288    |    0    |    0    |
|          |     tmp_130_read_fu_310    |    0    |    0    |
|          |     tmp_131_read_fu_332    |    0    |    0    |
|          |     tmp_132_read_fu_354    |    0    |    0    |
|          |     tmp_133_read_fu_376    |    0    |    0    |
|          |     tmp_134_read_fu_398    |    0    |    0    |
|          |     tmp_135_read_fu_420    |    0    |    0    |
|          |     tmp_136_read_fu_442    |    0    |    0    |
|          |     tmp_137_read_fu_464    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     stg_64_write_fu_140    |    0    |    0    |
|          |     stg_65_write_fu_148    |    0    |    0    |
|          |     stg_67_write_fu_162    |    0    |    0    |
|          |     stg_68_write_fu_170    |    0    |    0    |
|          |     stg_70_write_fu_184    |    0    |    0    |
|          |     stg_71_write_fu_192    |    0    |    0    |
|          |     stg_73_write_fu_206    |    0    |    0    |
|          |     stg_74_write_fu_214    |    0    |    0    |
|          |     stg_76_write_fu_228    |    0    |    0    |
|          |     stg_77_write_fu_236    |    0    |    0    |
|          |     stg_79_write_fu_250    |    0    |    0    |
|          |     stg_80_write_fu_258    |    0    |    0    |
|          |     stg_82_write_fu_272    |    0    |    0    |
|          |     stg_83_write_fu_280    |    0    |    0    |
|          |     stg_85_write_fu_294    |    0    |    0    |
|   write  |     stg_86_write_fu_302    |    0    |    0    |
|          |     stg_88_write_fu_316    |    0    |    0    |
|          |     stg_89_write_fu_324    |    0    |    0    |
|          |     stg_91_write_fu_338    |    0    |    0    |
|          |     stg_92_write_fu_346    |    0    |    0    |
|          |     stg_94_write_fu_360    |    0    |    0    |
|          |     stg_95_write_fu_368    |    0    |    0    |
|          |     stg_97_write_fu_382    |    0    |    0    |
|          |     stg_98_write_fu_390    |    0    |    0    |
|          |    stg_100_write_fu_404    |    0    |    0    |
|          |    stg_101_write_fu_412    |    0    |    0    |
|          |    stg_103_write_fu_426    |    0    |    0    |
|          |    stg_104_write_fu_434    |    0    |    0    |
|          |    stg_106_write_fu_448    |    0    |    0    |
|          |    stg_107_write_fu_456    |    0    |    0    |
|          |    stg_109_write_fu_470    |    0    |    0    |
|          |    stg_110_write_fu_478    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    17   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  exitcond_flatten_reg_509 |    1   |
|indvar_flatten_next_reg_513|   12   |
|   indvar_flatten_reg_486  |   12   |
+---------------------------+--------+
|           Total           |   25   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   17   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   25   |    -   |
+-----------+--------+--------+
|   Total   |   25   |   17   |
+-----------+--------+--------+
