Info (10281): Verilog HDL Declaration information at testmem_core_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at testmem_core_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at testmem_core_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at testmem_core_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0_router.sv Line: 49
Warning (10273): Verilog HDL warning at peridot_dummy_conf.v(88): extended using "x" or "z" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/peridot_dummy_conf.v Line: 88
