#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x561432b72770 .scope module, "tb_nBitAdder" "tb_nBitAdder" 2 3;
 .timescale 0 0;
P_0x561432b726c0 .param/l "WIDTH" 0 2 5, +C4<00000000000000000000000000000010>;
v0x561432b979d0_0 .var "r_ADD_1", 1 0;
v0x561432b97a90_0 .var "r_ADD_2", 1 0;
v0x561432b97b60_0 .net "w_RESULT", 2 0, L_0x561432b98f80;  1 drivers
S_0x561432b6fea0 .scope module, "n_bit_adder_inst" "nBitAdder" 2 11, 3 6 0, S_0x561432b72770;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "i_add_term1"
    .port_info 1 /INPUT 2 "i_add_term2"
    .port_info 2 /OUTPUT 3 "o_result"
L_0x7ffa6508b018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561432b97300_0 .net/2u *"_s18", 0 0, L_0x7ffa6508b018;  1 drivers
v0x561432b973e0_0 .net *"_s21", 0 0, L_0x561432b98e50;  1 drivers
v0x561432b974c0_0 .net "i_add_term1", 1 0, v0x561432b979d0_0;  1 drivers
v0x561432b97580_0 .net "i_add_term2", 1 0, v0x561432b97a90_0;  1 drivers
v0x561432b97660_0 .net "o_result", 2 0, L_0x561432b98f80;  alias, 1 drivers
v0x561432b97790_0 .net "w_CARRY", 2 0, L_0x561432b98d10;  1 drivers
v0x561432b97870_0 .net "w_SUM", 1 0, L_0x561432b98c70;  1 drivers
L_0x561432b980c0 .part v0x561432b979d0_0, 0, 1;
L_0x561432b98180 .part v0x561432b97a90_0, 0, 1;
L_0x561432b982b0 .part L_0x561432b98d10, 0, 1;
L_0x561432b988a0 .part v0x561432b979d0_0, 1, 1;
L_0x561432b989d0 .part v0x561432b97a90_0, 1, 1;
L_0x561432b98b00 .part L_0x561432b98d10, 1, 1;
L_0x561432b98c70 .concat8 [ 1 1 0 0], L_0x561432b97e50, L_0x561432b985a0;
L_0x561432b98d10 .concat8 [ 1 1 1 0], L_0x7ffa6508b018, L_0x561432b98030, L_0x561432b98810;
L_0x561432b98e50 .part L_0x561432b98d10, 2, 1;
L_0x561432b98f80 .concat [ 2 1 0 0], L_0x561432b98c70, L_0x561432b98e50;
S_0x561432b724f0 .scope generate, "genblk1[0]" "genblk1[0]" 3 20, 3 20 0, S_0x561432b6fea0;
 .timescale 0 0;
P_0x561432b70ec0 .param/l "ii" 0 3 20, +C4<00>;
S_0x561432b71de0 .scope module, "fa" "fullAdder" 3 22, 4 3 0, S_0x561432b724f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X"
    .port_info 1 /INPUT 1 "Y"
    .port_info 2 /INPUT 1 "Z"
    .port_info 3 /OUTPUT 1 "Carry"
    .port_info 4 /OUTPUT 1 "Sum"
L_0x561432b98030 .functor OR 1, L_0x561432b97f50, L_0x561432b97d70, C4<0>, C4<0>;
v0x561432b95420_0 .net "C1", 0 0, L_0x561432b97d70;  1 drivers
v0x561432b954e0_0 .net "C2", 0 0, L_0x561432b97f50;  1 drivers
v0x561432b955b0_0 .net "Carry", 0 0, L_0x561432b98030;  1 drivers
v0x561432b95680_0 .net "S1", 0 0, L_0x561432b97c60;  1 drivers
v0x561432b95770_0 .net "Sum", 0 0, L_0x561432b97e50;  1 drivers
v0x561432b95860_0 .net "X", 0 0, L_0x561432b980c0;  1 drivers
v0x561432b95900_0 .net "Y", 0 0, L_0x561432b98180;  1 drivers
v0x561432b959d0_0 .net "Z", 0 0, L_0x561432b982b0;  1 drivers
S_0x561432b76190 .scope module, "ha1" "halfAdder" 4 7, 5 2 0, S_0x561432b71de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "C"
L_0x561432b97c60 .functor XOR 1, L_0x561432b980c0, L_0x561432b98180, C4<0>, C4<0>;
L_0x561432b97d70 .functor AND 1, L_0x561432b980c0, L_0x561432b98180, C4<1>, C4<1>;
v0x561432b72b30_0 .net "A", 0 0, L_0x561432b980c0;  alias, 1 drivers
v0x561432b70280_0 .net "B", 0 0, L_0x561432b98180;  alias, 1 drivers
v0x561432b94c30_0 .net "C", 0 0, L_0x561432b97d70;  alias, 1 drivers
v0x561432b94cd0_0 .net "S", 0 0, L_0x561432b97c60;  alias, 1 drivers
S_0x561432b94e10 .scope module, "ha2" "halfAdder" 4 8, 5 2 0, S_0x561432b71de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "C"
L_0x561432b97e50 .functor XOR 1, L_0x561432b97c60, L_0x561432b982b0, C4<0>, C4<0>;
L_0x561432b97f50 .functor AND 1, L_0x561432b97c60, L_0x561432b982b0, C4<1>, C4<1>;
v0x561432b95070_0 .net "A", 0 0, L_0x561432b97c60;  alias, 1 drivers
v0x561432b95140_0 .net "B", 0 0, L_0x561432b982b0;  alias, 1 drivers
v0x561432b951e0_0 .net "C", 0 0, L_0x561432b97f50;  alias, 1 drivers
v0x561432b952b0_0 .net "S", 0 0, L_0x561432b97e50;  alias, 1 drivers
S_0x561432b95ad0 .scope generate, "genblk1[1]" "genblk1[1]" 3 20, 3 20 0, S_0x561432b6fea0;
 .timescale 0 0;
P_0x561432b95cc0 .param/l "ii" 0 3 20, +C4<01>;
S_0x561432b95d80 .scope module, "fa" "fullAdder" 3 22, 4 3 0, S_0x561432b95ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X"
    .port_info 1 /INPUT 1 "Y"
    .port_info 2 /INPUT 1 "Z"
    .port_info 3 /OUTPUT 1 "Carry"
    .port_info 4 /OUTPUT 1 "Sum"
L_0x561432b98810 .functor OR 1, L_0x561432b98730, L_0x561432b984c0, C4<0>, C4<0>;
v0x561432b96c50_0 .net "C1", 0 0, L_0x561432b984c0;  1 drivers
v0x561432b96d10_0 .net "C2", 0 0, L_0x561432b98730;  1 drivers
v0x561432b96de0_0 .net "Carry", 0 0, L_0x561432b98810;  1 drivers
v0x561432b96eb0_0 .net "S1", 0 0, L_0x561432b983e0;  1 drivers
v0x561432b96fa0_0 .net "Sum", 0 0, L_0x561432b985a0;  1 drivers
v0x561432b97090_0 .net "X", 0 0, L_0x561432b988a0;  1 drivers
v0x561432b97130_0 .net "Y", 0 0, L_0x561432b989d0;  1 drivers
v0x561432b97200_0 .net "Z", 0 0, L_0x561432b98b00;  1 drivers
S_0x561432b95fd0 .scope module, "ha1" "halfAdder" 4 7, 5 2 0, S_0x561432b95d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "C"
L_0x561432b983e0 .functor XOR 1, L_0x561432b988a0, L_0x561432b989d0, C4<0>, C4<0>;
L_0x561432b984c0 .functor AND 1, L_0x561432b988a0, L_0x561432b989d0, C4<1>, C4<1>;
v0x561432b96260_0 .net "A", 0 0, L_0x561432b988a0;  alias, 1 drivers
v0x561432b96340_0 .net "B", 0 0, L_0x561432b989d0;  alias, 1 drivers
v0x561432b96400_0 .net "C", 0 0, L_0x561432b984c0;  alias, 1 drivers
v0x561432b964d0_0 .net "S", 0 0, L_0x561432b983e0;  alias, 1 drivers
S_0x561432b96640 .scope module, "ha2" "halfAdder" 4 8, 5 2 0, S_0x561432b95d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "C"
L_0x561432b985a0 .functor XOR 1, L_0x561432b983e0, L_0x561432b98b00, C4<0>, C4<0>;
L_0x561432b98730 .functor AND 1, L_0x561432b983e0, L_0x561432b98b00, C4<1>, C4<1>;
v0x561432b968a0_0 .net "A", 0 0, L_0x561432b983e0;  alias, 1 drivers
v0x561432b96970_0 .net "B", 0 0, L_0x561432b98b00;  alias, 1 drivers
v0x561432b96a10_0 .net "C", 0 0, L_0x561432b98730;  alias, 1 drivers
v0x561432b96ae0_0 .net "S", 0 0, L_0x561432b985a0;  alias, 1 drivers
    .scope S_0x561432b72770;
T_0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561432b979d0_0, 0, 2;
    %end;
    .thread T_0;
    .scope S_0x561432b72770;
T_1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561432b97a90_0, 0, 2;
    %end;
    .thread T_1;
    .scope S_0x561432b72770;
T_2 ;
    %vpi_call 2 20 "$dumpfile", "nBitAdder.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x561432b72770 {0 0 0};
    %vpi_call 2 22 "$display", "Taking n = 2" {0 0 0};
    %vpi_call 2 23 "$monitor", $time, " X=%d Y=%d Ans=%d", v0x561432b979d0_0, v0x561432b97a90_0, v0x561432b97b60_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561432b979d0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561432b97a90_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561432b979d0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561432b97a90_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561432b979d0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x561432b97a90_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x561432b979d0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x561432b97a90_0, 0, 2;
    %delay 10, 0;
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "nBitAdder_tb.v";
    "./nBitAdder.v";
    "./fullAdder.v";
    "./halfAdder.v";
