// Seed: 3473468107
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wor id_1;
  logic [(  -1  ) : -1] id_11;
  wire id_12;
  ;
  wire id_13 = id_1;
  assign id_1 = -1'b0 - "";
  integer id_14;
  wire id_15;
  logic id_16 = id_2;
  logic id_17;
endmodule
module module_1 ();
  wire id_1, id_2, id_3, id_4, id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_2,
      id_1,
      id_5,
      id_4,
      id_5
  );
endmodule
