<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_U_U_e128d809</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_e128d809'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_U_U_e128d809')">rsnoc_z_H_R_G_T2_U_U_e128d809</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 29.06</td>
<td class="s5 cl rt"><a href="mod1724.html#Line" > 59.68</a></td>
<td class="s1 cl rt"><a href="mod1724.html#Cond" > 12.50</a></td>
<td class="s0 cl rt"><a href="mod1724.html#Toggle" >  0.97</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1724.html#Branch" > 43.10</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg_25_09_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg_25_09_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1724.html#inst_tag_150323"  onclick="showContent('inst_tag_150323')">config_ss_tb.DUT.flexnoc.ddr_axil_s0_T_main.TransportToGeneric</a></td>
<td class="s2 cl rt"> 29.06</td>
<td class="s5 cl rt"><a href="mod1724.html#Line" > 59.68</a></td>
<td class="s1 cl rt"><a href="mod1724.html#Cond" > 12.50</a></td>
<td class="s0 cl rt"><a href="mod1724.html#Toggle" >  0.97</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1724.html#Branch" > 43.10</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_U_U_e128d809'>
<hr>
<a name="inst_tag_150323"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_150323" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_T_main.TransportToGeneric</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 29.06</td>
<td class="s5 cl rt"><a href="mod1724.html#Line" > 59.68</a></td>
<td class="s1 cl rt"><a href="mod1724.html#Cond" > 12.50</a></td>
<td class="s0 cl rt"><a href="mod1724.html#Toggle" >  0.97</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod1724.html#Branch" > 43.10</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.93</td>
<td class="s6 cl rt"> 68.15</td>
<td class="s2 cl rt"> 27.27</td>
<td class="s0 cl rt">  2.83</td>
<td class="s0 cl rt">  0.00</td>
<td class="s5 cl rt"> 56.39</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.32</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.32</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1599.html#inst_tag_120327" >ddr_axil_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1524.html#inst_tag_110740" id="tag_urg_inst_110740">Ib</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod177.html#inst_tag_13506" id="tag_urg_inst_13506">Ica</a></td>
<td class="s7 cl rt"> 79.32</td>
<td class="s9 cl rt"> 90.91</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 36.36</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1046.html#inst_tag_75460" id="tag_urg_inst_75460">If</a></td>
<td class="s3 cl rt"> 37.05</td>
<td class="s7 cl rt"> 70.13</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  3.44</td>
<td class="s0 cl rt">  0.00</td>
<td class="s6 cl rt"> 61.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod441.html#inst_tag_32071" id="tag_urg_inst_32071">Ifpa</a></td>
<td class="s0 cl rt">  2.44</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.44</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1084.html#inst_tag_76334" id="tag_urg_inst_76334">Io</a></td>
<td class="s0 cl rt">  4.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  4.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024.html#inst_tag_179077" id="tag_urg_inst_179077">Ip</a></td>
<td class="s0 cl rt">  2.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.38</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1631_0.html#inst_tag_131501" id="tag_urg_inst_131501">Irspp</a></td>
<td class="s0 cl rt">  2.05</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.05</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1901.html#inst_tag_175814" id="tag_urg_inst_175814">It</a></td>
<td class="s0 cl rt">  2.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1754.html#inst_tag_150618" id="tag_urg_inst_150618">uci8929b15012</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod980.html#inst_tag_70740" id="tag_urg_inst_70740">upc</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1141.html#inst_tag_78037" id="tag_urg_inst_78037">upc_0</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1386.html#inst_tag_87314" id="tag_urg_inst_87314">ups</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2670_2.html#inst_tag_240461" id="tag_urg_inst_240461">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1980_1.html#inst_tag_178704" id="tag_urg_inst_178704">ursrsg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1149.html#inst_tag_78068" id="tag_urg_inst_78068">uu922e3a49</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod540.html#inst_tag_33097" id="tag_urg_inst_33097">uua42ce297cd</a></td>
<td class="s0 cl rt">  1.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_e128d809'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1724.html" >rsnoc_z_H_R_G_T2_U_U_e128d809</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>62</td><td>37</td><td>59.68</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>191678</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>191683</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>191689</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>191697</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>191702</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>191719</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>191725</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>191729</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>191754</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>191843</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>191921</td><td>7</td><td>2</td><td>28.57</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>191932</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>192121</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>192126</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>192234</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
191677                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
191678     1/1          		if ( ! Sys_Clk_RstN )
191679     1/1          			u_fc98 &lt;= #1.0 ( 7'b0 );
191680     1/1          		else if ( u_d27a )
191681     <font color = "red">0/1     ==>  			u_fc98 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );</font>
                        MISSING_ELSE
191682                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
191683     1/1          		if ( ! Sys_Clk_RstN )
191684     1/1          			u_8135 &lt;= #1.0 ( 3'b0 );
191685     1/1          		else if ( u_d27a )
191686     <font color = "red">0/1     ==>  			u_8135 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );</font>
                        MISSING_ELSE
191687                  	assign uu_cc5c_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
191688                  	always @( Req1_OpcT or uu_cc5c_caseSel ) begin
191689     1/1          		case ( uu_cc5c_caseSel )
191690     <font color = "red">0/1     ==>  			2'b01   : u_cc5c = 4'b0000 ;</font>
191691     <font color = "red">0/1     ==>  			2'b10   : u_cc5c = 4'b0100 ;</font>
191692     1/1          			2'b0    : u_cc5c = Req1_OpcT ;
191693     <font color = "red">0/1     ==>  			default : u_cc5c = 4'b0000 ;</font>
191694                  		endcase
191695                  	end
191696                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
191697     1/1          		if ( ! Sys_Clk_RstN )
191698     1/1          			u_5ebf &lt;= #1.0 ( 4'b0 );
191699     1/1          		else if ( u_d27a )
191700     <font color = "red">0/1     ==>  			u_5ebf &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );</font>
                        MISSING_ELSE
191701                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
191702     1/1          		if ( ! Sys_Clk_RstN )
191703     1/1          			u_ad45 &lt;= #1.0 ( 8'b0 );
191704     1/1          		else if ( u_d27a )
191705     <font color = "red">0/1     ==>  			u_ad45 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );</font>
                        MISSING_ELSE
191706                  	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg(
191707                  		.Clk( Sys_Clk )
191708                  	,	.Clk_ClkS( Sys_Clk_ClkS )
191709                  	,	.Clk_En( Sys_Clk_En )
191710                  	,	.Clk_EnS( Sys_Clk_EnS )
191711                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
191712                  	,	.Clk_RstN( Sys_Clk_RstN )
191713                  	,	.Clk_Tm( Sys_Clk_Tm )
191714                  	,	.O( u_bb4d )
191715                  	,	.Reset( NextRsp1 )
191716                  	,	.Set( CxtEn &amp; CxtId )
191717                  	);
191718                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
191719     1/1          		if ( ! Sys_Clk_RstN )
191720     1/1          			u_81cc &lt;= #1.0 ( 2'b0 );
191721     1/1          		else if ( u_d27a )
191722     <font color = "red">0/1     ==>  			u_81cc &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );</font>
                        MISSING_ELSE
191723                  	rsnoc_z_T_C_S_C_L_R_C_I8929b15012_L17 uci8929b15012( .I_15141343210( Req1_RouteIdZ ) , .O( Req1_RouteId ) );
191724                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
191725     1/1          		if ( ! Sys_Clk_RstN )
191726     1/1          			u_cfef &lt;= #1.0 ( 8'b0 );
191727     1/1          		else if ( u_d27a )
191728     <font color = "red">0/1     ==>  			u_cfef &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );</font>
                        MISSING_ELSE
191729     1/1          	always @( Cxt_0 or uu_1002_caseSel ) begin		case ( uu_1002_caseSel )
191730     1/1          			1'b1    : u_1002 = Cxt_0 ;
191731     <font color = "red">0/1     ==>  			default : u_1002 = 33'b0 ;</font>
191732                  		endcase
191733                  	end
191734                  	rsnoc_z_H_R_U_B_B_A274 Ib(
191735                  		.Addr( CxtRsp1_Addr4Be ) , .Be( RspBe ) , .First( Rsp_Head ) , .Last( Rsp_Last ) , .Len1( CxtRsp1_Len1 )
191736                  	);
191737                  	rsnoc_z_H_R_N_T_U_P_Pc_b163e57e upc(
191738                  		.Be( Rsp_Be ) , .Data( Rsp_Data ) , .LastWord( Rsp_DataLast ) , .Payload( Rsp_Pld ) , .WordErr( Rsp_DataErr )
191739                  	);
191740                  	assign uRsp_Status_caseSel =
191741                  		{			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; ~ Rsp_Head
191742                  			,				( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
191743                  					&amp;	Rsp2_Status == 2'b01
191744                  				&amp;
191745                  				Rsp_Last
191746                  			,			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
191747                  				&amp;	( ~ ( Rsp2_Status == 2'b01 ) | ~ Rsp_Last )
191748                  			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 ) &amp; Rsp2_Status == 2'b01
191749                  			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 )
191750                  				&amp;	( Rsp2_Status == 2'b00 | Rsp2_Status == 2'b10 )
191751                  		}
191752                  		;
191753                  	always @( uRsp_Status_caseSel ) begin
191754     1/1          		case ( uRsp_Status_caseSel )
191755     <font color = "red">0/1     ==>  			5'b00001 : Rsp_Status = 2'b10 ;</font>
191756     <font color = "red">0/1     ==>  			5'b00010 : Rsp_Status = 2'b01 ;</font>
191757     <font color = "red">0/1     ==>  			5'b00100 : Rsp_Status = 2'b10 ;</font>
191758     <font color = "red">0/1     ==>  			5'b01000 : Rsp_Status = 2'b01 ;</font>
191759     1/1          			5'b10000 : Rsp_Status = 2'b10 ;
191760     <font color = "red">0/1     ==>  			default  : Rsp_Status = 2'b00 ;</font>
191761                  		endcase
191762                  	end
191763                  	rsnoc_z_H_R_G_T2_P_U_157fb7e6 Ip(
191764                  		.Cxt_AddLd0( CxtPkt_AddLd0 )
191765                  	,	.Cxt_Addr4Be( CxtPkt_Addr4Be )
191766                  	,	.Cxt_Echo( CxtPkt_Echo )
191767                  	,	.Cxt_Head( CxtPkt_Head )
191768                  	,	.Cxt_Len1( CxtPkt_Len1 )
191769                  	,	.Cxt_OpcT( CxtPkt_OpcT )
191770                  	,	.Cxt_RouteIdZ( CxtPkt_RouteIdZ )
191771                  	,	.CxtUsed( CxtUsed )
191772                  	,	.Rx_CxtId( 1'b1 )
191773                  	,	.Rx_Head( RxPkt_Head )
191774                  	,	.Rx_Last( RxPkt_Last )
191775                  	,	.Rx_Opc( RxPkt_Opc )
191776                  	,	.Rx_Pld( RxPkt_Pld )
191777                  	,	.Rx_Rdy( RxPkt_Rdy )
191778                  	,	.Rx_Status( RxPkt_Status )
191779                  	,	.Rx_Vld( RxPkt_Vld )
191780                  	,	.Sys_Clk( Sys_Clk )
191781                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
191782                  	,	.Sys_Clk_En( Sys_Clk_En )
191783                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
191784                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
191785                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
191786                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
191787                  	,	.Sys_Pwr_Idle( )
191788                  	,	.Sys_Pwr_WakeUp( )
191789                  	,	.Tx_Data( TxPkt_Data )
191790                  	,	.Tx_Head( TxPkt_Head )
191791                  	,	.Tx_Rdy( TxPkt_Rdy )
191792                  	,	.Tx_Tail( TxPkt_Tail )
191793                  	,	.Tx_Vld( TxPkt_Vld )
191794                  	,	.TxCxtId( TxPktCxtId )
191795                  	,	.TxLast( TxPktLast )
191796                  	);
191797                  	assign NextTxPkt = TxPkt_Vld &amp; TxPkt_Rdy;
191798                  	assign CtxFreeId = TxPktCxtId &amp; { 1 { ( NextTxPkt &amp; TxPktLast ) }  };
191799                  	assign CxtFreeVld = NextTxPkt &amp; TxPktLast;
191800                  	rsnoc_z_H_R_U_C_C_A_480bbe15 Ica(
191801                  		.CxtUsed( CxtUsed )
191802                  	,	.FreeCxt( CtxFreeId )
191803                  	,	.FreeVld( CxtFreeVld )
191804                  	,	.NewCxt( CxtId )
191805                  	,	.NewRdy( CxtRdy )
191806                  	,	.NewVld( CxtEn )
191807                  	,	.Sys_Clk( Sys_Clk )
191808                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
191809                  	,	.Sys_Clk_En( Sys_Clk_En )
191810                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
191811                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
191812                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
191813                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
191814                  	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )
191815                  	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )
191816                  	);
191817                  	assign Req1_AddMdL = Req1_AddNttp [31:8];
191818                  	rsnoc_z_H_R_G_T2_O_U_d0402591 Io(
191819                  		.Cxt_0( Cxt_0 )
191820                  	,	.CxtUsed( CxtUsed )
191821                  	,	.Rdy( OrdRdy )
191822                  	,	.Req_AddLd0( Req1_AddLd0 )
191823                  	,	.Req_AddMdL( Req1_AddMdL )
191824                  	,	.Req_Len1( Req1_Len1 )
191825                  	,	.Req_OpcT( Req1_OpcT )
191826                  	,	.Req_RouteId( Req1_RouteId )
191827                  	,	.Req_Strm( 1'b0 )
191828                  	,	.ReqRdy( TrnRdy )
191829                  	,	.ReqVld( ReqHead &amp; TrnVld &amp; ~ Req1_Urg )
191830                  	,	.Sys_Clk( Sys_Clk )
191831                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
191832                  	,	.Sys_Clk_En( Sys_Clk_En )
191833                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
191834                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
191835                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
191836                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
191837                  	,	.Sys_Pwr_Idle( )
191838                  	,	.Sys_Pwr_WakeUp( )
191839                  	);
191840                  	assign TrnGate = ReqHead &amp; ( ~ CxtRdy | ~ OrdRdy ) &amp; ~ ( Req1_Urg );
191841                  	assign TrnRdy = ReqRdy &amp; ~ TrnGate;
191842                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
191843     1/1          		if ( ! Sys_Clk_RstN )
191844     1/1          			ReqHead &lt;= #1.0 ( 1'b1 );
191845     1/1          		else if ( NextTrn )
191846     <font color = "red">0/1     ==>  			ReqHead &lt;= #1.0 ( Pld_Last );</font>
                        MISSING_ELSE
191847                  	rsnoc_z_H_R_G_T2_T_U_157fb7e6 It(
191848                  		.AddrBase( IdInfo_0_AddrBase )
191849                  	,	.Cmd_Echo( Req1_Echo )
191850                  	,	.Cmd_KeyId( Req1_KeyId )
191851                  	,	.Cmd_Len1( Req1_Len1 )
191852                  	,	.Cmd_Lock( Req1_Lock )
191853                  	,	.Cmd_OpcT( Req1_OpcT )
191854                  	,	.Cmd_RawAddr( Req1_RawAddr )
191855                  	,	.Cmd_RouteId( Req1_RouteId )
191856                  	,	.Cmd_Status( Req1_Status )
191857                  	,	.Cmd_User( Req1_User )
191858                  	,	.HitId( Translation_0_Id )
191859                  	,	.Pld_Data( Pld_Data )
191860                  	,	.Pld_Last( Pld_Last )
191861                  	,	.Rdy( TrnRdy )
191862                  	,	.Rx_Data( RxErr_Data )
191863                  	,	.Rx_Head( RxErr_Head )
191864                  	,	.Rx_Rdy( RxErr_Rdy )
191865                  	,	.Rx_Tail( RxErr_Tail )
191866                  	,	.Rx_Vld( RxErr_Vld )
191867                  	,	.Sys_Clk( Sys_Clk )
191868                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
191869                  	,	.Sys_Clk_En( Sys_Clk_En )
191870                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
191871                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
191872                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
191873                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
191874                  	,	.Sys_Pwr_Idle( Pwr_Trn_Idle )
191875                  	,	.Sys_Pwr_WakeUp( Pwr_Trn_WakeUp )
191876                  	,	.Vld( TrnVld )
191877                  	);
191878                  	assign Req1_Addr = Req1_RawAddr;
191879                  	assign PipeIn_Addr = Req1_Addr;
191880                  	assign u_cb9b_0 = PipeIn_Addr;
191881                  	assign WrapTrRd = Req1_OpcT == 4'b0001;
191882                  	assign WrapTrWr = Req1_OpcT == 4'b0101;
191883                  	assign u_c4ee = Req1_Len1 [6:2];
191884                  	assign WrapGn = ( WrapTrRd | WrapTrWr ) &amp; ~ ( u_c4ee == 5'b0 );
191885                  	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
191886                  	assign PipeIn_BurstType = Req1_BurstType;
191887                  	assign u_cb9b_1 = PipeIn_BurstType;
191888                  	assign u_cb9b_11 = PipeIn_Opc;
191889                  	assign PipeIn_Urg = Req1_Urg;
191890                  	assign u_cb9b_17 = PipeIn_Urg;
191891                  	assign PipeIn_User = Req1_User;
191892                  	assign u_cb9b_19 = PipeIn_User;
191893                  	assign PipeIn_Data = Pld_Data;
191894                  	assign u_cb9b_2 = PipeIn_Data;
191895                  	assign Req1_Fail = Req1_Status == 2'b11;
191896                  	assign PipeIn_Fail = Req1_Fail;
191897                  	assign u_cb9b_4 = PipeIn_Fail;
191898                  	assign PipeIn_Head = ReqHead;
191899                  	assign u_cb9b_6 = PipeIn_Head;
191900                  	assign PipeIn_Last = Pld_Last;
191901                  	assign u_cb9b_7 = PipeIn_Last;
191902                  	assign PipeIn_Len1 = Req1_Len1;
191903                  	assign u_cb9b_8 = PipeIn_Len1;
191904                  	assign PipeIn_Lock = Req1_Lock;
191905                  	assign u_cb9b_9 = PipeIn_Lock;
191906                  	assign ReqVld = TrnVld &amp; ~ TrnGate;
191907                  	assign PostRdy = GenLcl_Req_Rdy;
191908                  	assign PipeOut_Urg = u_d4d9_17;
191909                  	assign PipeOut_Head = u_d4d9_6;
191910                  	assign PipeOutHead = PipeOut_Head;
191911                  	assign PipeOutRdy = PostRdy | PipeOut_Urg &amp; PipeOutHead;
191912                  	assign uReq1_Opc_caseSel =
191913                  		{		Req1_OpcT == 4'b0110
191914                  			,	( Req1_OpcT == 4'b0100 | Req1_OpcT == 4'b0101 )
191915                  			,	Req1_OpcT == 4'b0011
191916                  			,	Req1_OpcT == 4'b0010
191917                  			,	( Req1_OpcT == 4'b0000 | Req1_OpcT == 4'b0001 )
191918                  		}
191919                  		;
191920                  	always @( uReq1_Opc_caseSel ) begin
191921     1/1          		case ( uReq1_Opc_caseSel )
191922     1/1          			5'b00001 : Req1_Opc = 3'b000 ;
191923     <font color = "red">0/1     ==>  			5'b00010 : Req1_Opc = 3'b010 ;</font>
191924     <font color = "red">0/1     ==>  			5'b00100 : Req1_Opc = 3'b001 ;</font>
191925     <font color = "red">0/1     ==>  			5'b01000 : Req1_Opc = 3'b100 ;</font>
191926     <font color = "red">0/1     ==>  			5'b10000 : Req1_Opc = 3'b101 ;</font>
191927     <font color = "red">0/1     ==>  			default  : Req1_Opc = 3'b000 ;</font>
191928                  		endcase
191929                  	end
191930                  	assign uPipeIn_Opc_caseSel = { Req1_Opc == 3'b101 , Req1_Opc == 3'b010 , Req1_Opc == 3'b001 } ;
191931                  	always @( Req1_Opc or uPipeIn_Opc_caseSel ) begin
191932     1/1          		case ( uPipeIn_Opc_caseSel )
191933     <font color = "red">0/1     ==>  			3'b001  : PipeIn_Opc = 3'b000 ;</font>
191934     <font color = "red">0/1     ==>  			3'b010  : PipeIn_Opc = 3'b000 ;</font>
191935     <font color = "red">0/1     ==>  			3'b100  : PipeIn_Opc = 3'b100 ;</font>
191936     1/1          			3'b0    : PipeIn_Opc = Req1_Opc ;
191937     <font color = "red">0/1     ==>  			default : PipeIn_Opc = 3'b000 ;</font>
191938                  		endcase
191939                  	end
191940                  	rsnoc_z_H_R_U_P_N_e5534060_A32138010117103001101080 Ifpa(
191941                  		.Rx_0( u_cb9b_0 )
191942                  	,	.Rx_1( u_cb9b_1 )
191943                  	,	.Rx_11( u_cb9b_11 )
191944                  	,	.Rx_14( 1'b0 )
191945                  	,	.Rx_15( 1'b0 )
191946                  	,	.Rx_17( u_cb9b_17 )
191947                  	,	.Rx_19( u_cb9b_19 )
191948                  	,	.Rx_2( u_cb9b_2 )
191949                  	,	.Rx_4( u_cb9b_4 )
191950                  	,	.Rx_6( u_cb9b_6 )
191951                  	,	.Rx_7( u_cb9b_7 )
191952                  	,	.Rx_8( u_cb9b_8 )
191953                  	,	.Rx_9( u_cb9b_9 )
191954                  	,	.RxRdy( ReqRdy )
191955                  	,	.RxVld( ReqVld )
191956                  	,	.Sys_Clk( Sys_Clk )
191957                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
191958                  	,	.Sys_Clk_En( Sys_Clk_En )
191959                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
191960                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
191961                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
191962                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
191963                  	,	.Sys_Pwr_Idle( Pwr_FwdPostAlloc_Idle )
191964                  	,	.Sys_Pwr_WakeUp( Pwr_FwdPostAlloc_WakeUp )
191965                  	,	.Tx_0( u_d4d9_0 )
191966                  	,	.Tx_1( u_d4d9_1 )
191967                  	,	.Tx_11( u_d4d9_11 )
191968                  	,	.Tx_14( u_d4d9_14 )
191969                  	,	.Tx_15( u_d4d9_15 )
191970                  	,	.Tx_17( u_d4d9_17 )
191971                  	,	.Tx_19( u_d4d9_19 )
191972                  	,	.Tx_2( u_d4d9_2 )
191973                  	,	.Tx_4( u_d4d9_4 )
191974                  	,	.Tx_6( u_d4d9_6 )
191975                  	,	.Tx_7( u_d4d9_7 )
191976                  	,	.Tx_8( u_d4d9_8 )
191977                  	,	.Tx_9( u_d4d9_9 )
191978                  	,	.TxRdy( PipeOutRdy )
191979                  	,	.TxVld( PipeOutVld )
191980                  	);
191981                  	assign PipeOut_Addr = u_d4d9_0;
191982                  	assign GenLcl_Req_Addr = PipeOut_Addr;
191983                  	assign PipeOut_Data = u_d4d9_2;
191984                  	assign MyDatum = PipeOut_Data [35:0];
191985                  	assign MyData = { 2'b0 , MyDatum };
191986                  	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups(
191987                  		.Be( GenLclReqBe ) , .Data( GenLclReqData ) , .LastWord( ) , .Payload( MyData ) , .WordErr( )
191988                  	);
191989                  	assign PipeOut_Fail = u_d4d9_4;
191990                  	assign NullBe = PipeOut_Fail;
191991                  	assign PostVld = PipeOutVld &amp; ~ ( PipeOut_Urg &amp; PipeOutHead );
191992                  	assign GenLcl_Req_Vld = PostVld;
191993                  	assign PipeOut_Last = u_d4d9_7;
191994                  	assign GenLcl_Req_Last = PipeOut_Last;
191995                  	assign NullBePld = NullBe &amp; PipeOutHead | u_43f9;
191996                  	assign GenLcl_Req_Be = GenLclReqBe &amp; ~ { 4 { NullBePld }  };
191997                  	assign PipeOut_BurstType = u_d4d9_1;
191998                  	assign GenLcl_Req_BurstType = PipeOut_BurstType;
191999                  	assign GenLcl_Req_Data = GenLclReqData &amp; ~ { 32 { NullBePld }  };
192000                  	assign PipeOut_Len1 = u_d4d9_8;
192001                  	assign GenLcl_Req_Len1 = PipeOut_Len1;
192002                  	assign PipeOut_Lock = u_d4d9_9;
192003                  	assign GenLcl_Req_Lock = PipeOut_Lock;
192004                  	assign PipeOut_Opc = u_d4d9_11;
192005                  	assign GenLcl_Req_Opc = PipeOut_Opc;
192006                  	assign PipeOut_SeqUnOrdered = u_d4d9_14;
192007                  	assign GenLcl_Req_SeqUnOrdered = PipeOut_SeqUnOrdered;
192008                  	assign PipeOut_SeqUnique = u_d4d9_15;
192009                  	assign GenLcl_Req_SeqUnique = PipeOut_SeqUnique;
192010                  	assign PipeOut_User = u_d4d9_19;
192011                  	assign GenLcl_Req_User = PipeOut_User;
192012                  	assign Rsp0_Rdy = Rsp1_Rdy;
192013                  	assign GenLcl_Rsp_Rdy = Rsp0_Rdy;
192014                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
192015                  		.Clk( Sys_Clk )
192016                  	,	.Clk_ClkS( Sys_Clk_ClkS )
192017                  	,	.Clk_En( Sys_Clk_En )
192018                  	,	.Clk_EnS( Sys_Clk_EnS )
192019                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
192020                  	,	.Clk_RstN( Sys_Clk_RstN )
192021                  	,	.Clk_Tm( Sys_Clk_Tm )
192022                  	,	.En( GenLcl_Req_Vld )
192023                  	,	.O( u_43f9 )
192024                  	,	.Reset( GenLcl_Req_Last &amp; GenLcl_Req_Rdy )
192025                  	,	.Set( NullBe &amp; PipeOutHead )
192026                  	);
192027                  	rsnoc_z_H_R_G_U_P_U_922e3a49 uu922e3a49(
192028                  		.GenLcl_Req_Addr( GenLcl_Req_Addr )
192029                  	,	.GenLcl_Req_Be( GenLcl_Req_Be )
192030                  	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
192031                  	,	.GenLcl_Req_Data( GenLcl_Req_Data )
192032                  	,	.GenLcl_Req_Last( GenLcl_Req_Last )
192033                  	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
192034                  	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
192035                  	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
192036                  	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
192037                  	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
192038                  	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
192039                  	,	.GenLcl_Req_User( GenLcl_Req_User )
192040                  	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
192041                  	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
192042                  	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
192043                  	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
192044                  	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
192045                  	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
192046                  	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
192047                  	,	.GenPrt_Req_Addr( u_Req_Addr )
192048                  	,	.GenPrt_Req_Be( u_Req_Be )
192049                  	,	.GenPrt_Req_BurstType( u_Req_BurstType )
192050                  	,	.GenPrt_Req_Data( u_Req_Data )
192051                  	,	.GenPrt_Req_Last( u_Req_Last )
192052                  	,	.GenPrt_Req_Len1( u_Req_Len1 )
192053                  	,	.GenPrt_Req_Lock( u_Req_Lock )
192054                  	,	.GenPrt_Req_Opc( u_Req_Opc )
192055                  	,	.GenPrt_Req_Rdy( u_Req_Rdy )
192056                  	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
192057                  	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
192058                  	,	.GenPrt_Req_User( u_Req_User )
192059                  	,	.GenPrt_Req_Vld( u_Req_Vld )
192060                  	,	.GenPrt_Rsp_Data( u_Rsp_Data )
192061                  	,	.GenPrt_Rsp_Last( u_Rsp_Last )
192062                  	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
192063                  	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
192064                  	,	.GenPrt_Rsp_Status( u_Rsp_Status )
192065                  	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
192066                  	);
192067                  	rsnoc_z_H_R_G_U_Q_U_a42ce297cd uua42ce297cd(
192068                  		.GenLcl_Req_Addr( u_Req_Addr )
192069                  	,	.GenLcl_Req_Be( u_Req_Be )
192070                  	,	.GenLcl_Req_BurstType( u_Req_BurstType )
192071                  	,	.GenLcl_Req_Data( u_Req_Data )
192072                  	,	.GenLcl_Req_Last( u_Req_Last )
192073                  	,	.GenLcl_Req_Len1( u_Req_Len1 )
192074                  	,	.GenLcl_Req_Lock( u_Req_Lock )
192075                  	,	.GenLcl_Req_Opc( u_Req_Opc )
192076                  	,	.GenLcl_Req_Rdy( u_Req_Rdy )
192077                  	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
192078                  	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
192079                  	,	.GenLcl_Req_User( u_Req_User )
192080                  	,	.GenLcl_Req_Vld( u_Req_Vld )
192081                  	,	.GenLcl_Rsp_Data( u_Rsp_Data )
192082                  	,	.GenLcl_Rsp_Last( u_Rsp_Last )
192083                  	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
192084                  	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
192085                  	,	.GenLcl_Rsp_Status( u_Rsp_Status )
192086                  	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
192087                  	,	.GenPrt_Req_Addr( Gen_Req_Addr )
192088                  	,	.GenPrt_Req_Be( Gen_Req_Be )
192089                  	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
192090                  	,	.GenPrt_Req_Data( Gen_Req_Data )
192091                  	,	.GenPrt_Req_Last( Gen_Req_Last )
192092                  	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
192093                  	,	.GenPrt_Req_Lock( Gen_Req_Lock )
192094                  	,	.GenPrt_Req_Opc( Gen_Req_Opc )
192095                  	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
192096                  	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
192097                  	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
192098                  	,	.GenPrt_Req_User( Gen_Req_User )
192099                  	,	.GenPrt_Req_Vld( Gen_Req_Vld )
192100                  	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
192101                  	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
192102                  	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
192103                  	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
192104                  	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
192105                  	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
192106                  	,	.Sys_Clk( Sys_Clk )
192107                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
192108                  	,	.Sys_Clk_En( Sys_Clk_En )
192109                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
192110                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
192111                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
192112                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
192113                  	,	.Sys_Pwr_Idle( u_70_Idle )
192114                  	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
192115                  	);
192116                  	assign IdInfo_0_Id = Translation_0_Id;
192117                  	assign IdInfo_1_Id = Req1_KeyId;
192118                  	assign u_b16a = u_236 ? 2'b11 : 2'b0;
192119                  	rsnoc_z_H_R_U_A_Pc_I1 upc_0( .I( CxtUsed ) , .O( u_236 ) );
192120                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
192121     1/1          		if ( ! Sys_Clk_RstN )
192122     1/1          			Load &lt;= #1.0 ( 2'b0 );
192123     1/1          		else	Load &lt;= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
192124                  	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle &amp; Pwr_Err_Idle &amp; Pwr_FwdPostAlloc_Idle &amp; Pwr_RspPipe_Idle &amp; Pwr_Trn_Idle;
192125                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
192126     1/1          		if ( ! Sys_Clk_RstN )
192127     1/1          			NoPendingTrans &lt;= #1.0 ( 1'b1 );
192128     1/1          		else	NoPendingTrans &lt;= #1.0 ( Sys_Pwr_Idle );
192129                  	assign RxInt_Rdy = RxIn_Rdy;
192130                  	assign Rx_Rdy = RxInt_Rdy;
192131                  	assign WakeUp_Rx = Rx_Vld;
192132                  	assign Sys_Pwr_WakeUp = WakeUp_Rx;
192133                  	assign u_5446 = RxIn_Data [110:94];
192134                  	assign Translation_0_Aperture = u_5446 [16:5];
192135                  	assign TxBypData = TxIn_Data [37:0];
192136                  	assign TxLcl_Data =
192137                  		{			{	TxIn_Data [111]
192138                  			,	TxIn_Data [110:94]
192139                  			,	TxIn_Data [93:90]
192140                  			,	TxIn_Data [89:88]
192141                  			,	TxIn_Data [87:81]
192142                  			,	TxIn_Data [80:49]
192143                  			,	TxIn_Data [48:41]
192144                  			,	TxIn_Data [40:38]
192145                  			}
192146                  		,
192147                  		TxBypData
192148                  		};
192149                  	assign Tx_Data = { TxLcl_Data [111:38] , TxLcl_Data [37:0] };
192150                  	assign TxLcl_Head = TxIn_Head;
192151                  	assign Tx_Head = TxLcl_Head;
192152                  	assign TxLcl_Tail = TxIn_Tail;
192153                  	assign Tx_Tail = TxLcl_Tail;
192154                  	assign TxLcl_Vld = TxIn_Vld;
192155                  	assign Tx_Vld = TxLcl_Vld;
192156                  	assign WakeUp_Other = 1'b0;
192157                  	assign u_6807_Data_Datum3_Byte = TxIn_Data [34:27];
192158                  	assign Dbg_Tx_Data_Datum3_Byte = u_6807_Data_Datum3_Byte;
192159                  	assign u_6807_Data_Datum2_Be = TxIn_Data [26];
192160                  	assign Dbg_Tx_Data_Datum2_Be = u_6807_Data_Datum2_Be;
192161                  	assign u_6807_Data_Datum2_Byte = TxIn_Data [25:18];
192162                  	assign Dbg_Tx_Data_Datum2_Byte = u_6807_Data_Datum2_Byte;
192163                  	assign u_6807_Hdr_Status = TxIn_Data [89:88];
192164                  	assign Dbg_Tx_Hdr_Status = u_6807_Hdr_Status;
192165                  	assign u_6807_Hdr_Addr = TxIn_Data [80:49];
192166                  	assign Dbg_Tx_Hdr_Addr = u_6807_Hdr_Addr;
192167                  	assign u_6807_Hdr_Lock = TxIn_Data [111];
192168                  	assign Dbg_Tx_Hdr_Lock = u_6807_Hdr_Lock;
192169                  	assign u_6807_Hdr_Echo = TxIn_Data [40:38];
192170                  	assign Dbg_Tx_Hdr_Echo = u_6807_Hdr_Echo;
192171                  	assign u_6807_Hdr_Len1 = TxIn_Data [87:81];
192172                  	assign Dbg_Tx_Hdr_Len1 = u_6807_Hdr_Len1;
192173                  	assign u_6807_Hdr_User = TxIn_Data [48:41];
192174                  	assign Dbg_Tx_Hdr_User = u_6807_Hdr_User;
192175                  	assign u_6807_Hdr_Opc = TxIn_Data [93:90];
192176                  	assign Dbg_Tx_Hdr_Opc = u_6807_Hdr_Opc;
192177                  	assign u_6807_Hdr_RouteId = TxIn_Data [110:94];
192178                  	assign Dbg_Tx_Hdr_RouteId = u_6807_Hdr_RouteId;
192179                  	assign u_3ded_Data_Last = RxIn_Data [37];
192180                  	assign Dbg_Rx_Data_Last = u_3ded_Data_Last;
192181                  	assign u_3ded_Data_Err = RxIn_Data [36];
192182                  	assign Dbg_Rx_Data_Err = u_3ded_Data_Err;
192183                  	assign u_3ded_Data_Datum1_Be = RxIn_Data [17];
192184                  	assign Dbg_Rx_Data_Datum1_Be = u_3ded_Data_Datum1_Be;
192185                  	assign u_3ded_Data_Datum1_Byte = RxIn_Data [16:9];
192186                  	assign Dbg_Rx_Data_Datum1_Byte = u_3ded_Data_Datum1_Byte;
192187                  	assign u_3ded_Data_Datum0_Be = RxIn_Data [8];
192188                  	assign Dbg_Rx_Data_Datum0_Be = u_3ded_Data_Datum0_Be;
192189                  	assign u_3ded_Data_Datum0_Byte = RxIn_Data [7:0];
192190                  	assign Dbg_Rx_Data_Datum0_Byte = u_3ded_Data_Datum0_Byte;
192191                  	assign u_3ded_Data_Datum3_Be = RxIn_Data [35];
192192                  	assign Dbg_Rx_Data_Datum3_Be = u_3ded_Data_Datum3_Be;
192193                  	assign u_3ded_Data_Datum3_Byte = RxIn_Data [34:27];
192194                  	assign Dbg_Rx_Data_Datum3_Byte = u_3ded_Data_Datum3_Byte;
192195                  	assign u_3ded_Data_Datum2_Be = RxIn_Data [26];
192196                  	assign Dbg_Rx_Data_Datum2_Be = u_3ded_Data_Datum2_Be;
192197                  	assign u_3ded_Data_Datum2_Byte = RxIn_Data [25:18];
192198                  	assign Dbg_Rx_Data_Datum2_Byte = u_3ded_Data_Datum2_Byte;
192199                  	assign u_3ded_Hdr_Status = RxIn_Data [89:88];
192200                  	assign Dbg_Rx_Hdr_Status = u_3ded_Hdr_Status;
192201                  	assign u_3ded_Hdr_Addr = RxIn_Data [80:49];
192202                  	assign Dbg_Rx_Hdr_Addr = u_3ded_Hdr_Addr;
192203                  	assign u_3ded_Hdr_Lock = RxIn_Data [111];
192204                  	assign Dbg_Rx_Hdr_Lock = u_3ded_Hdr_Lock;
192205                  	assign u_3ded_Hdr_Echo = RxIn_Data [40:38];
192206                  	assign Dbg_Rx_Hdr_Echo = u_3ded_Hdr_Echo;
192207                  	assign u_3ded_Hdr_Len1 = RxIn_Data [87:81];
192208                  	assign Dbg_Rx_Hdr_Len1 = u_3ded_Hdr_Len1;
192209                  	assign u_3ded_Hdr_User = RxIn_Data [48:41];
192210                  	assign Dbg_Rx_Hdr_User = u_3ded_Hdr_User;
192211                  	assign u_3ded_Hdr_Opc = RxIn_Data [93:90];
192212                  	assign Dbg_Rx_Hdr_Opc = u_3ded_Hdr_Opc;
192213                  	assign u_3ded_Hdr_RouteId = RxIn_Data [110:94];
192214                  	assign Dbg_Rx_Hdr_RouteId = u_3ded_Hdr_RouteId;
192215                  	assign u_6807_Data_Last = TxIn_Data [37];
192216                  	assign Dbg_Tx_Data_Last = u_6807_Data_Last;
192217                  	assign u_6807_Data_Err = TxIn_Data [36];
192218                  	assign Dbg_Tx_Data_Err = u_6807_Data_Err;
192219                  	assign u_6807_Data_Datum1_Be = TxIn_Data [17];
192220                  	assign Dbg_Tx_Data_Datum1_Be = u_6807_Data_Datum1_Be;
192221                  	assign u_6807_Data_Datum1_Byte = TxIn_Data [16:9];
192222                  	assign Dbg_Tx_Data_Datum1_Byte = u_6807_Data_Datum1_Byte;
192223                  	assign u_6807_Data_Datum0_Be = TxIn_Data [8];
192224                  	assign Dbg_Tx_Data_Datum0_Be = u_6807_Data_Datum0_Be;
192225                  	assign u_6807_Data_Datum0_Byte = TxIn_Data [7:0];
192226                  	assign Dbg_Tx_Data_Datum0_Byte = u_6807_Data_Datum0_Byte;
192227                  	assign u_6807_Data_Datum3_Be = TxIn_Data [35];
192228                  	assign Dbg_Tx_Data_Datum3_Be = u_6807_Data_Datum3_Be;
192229                  	assign u_5ddf = CxtUsed;
192230                  	assign IllRsp = u_5ddf == 1'b0 &amp; Rsp0_Vld;
192231                  	// synopsys translate_off
192232                  	// synthesis translate_off
192233                  	always @( posedge Sys_Clk )
192234     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
192235     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllRsp ) !== 1'b0 ) begin
192236     <font color = "grey">unreachable  </font>				dontStop = 0;
192237     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
192238     <font color = "grey">unreachable  </font>				if (!dontStop) begin
192239     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - No context associated to the response.&quot; );
192240     <font color = "grey">unreachable  </font>					$stop;
192241                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
192242                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1724.html" >rsnoc_z_H_R_G_T2_U_U_e128d809</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>16</td><td>2</td><td>12.50</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>16</td><td>2</td><td>12.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       191681
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       191686
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       191700
 EXPRESSION (ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       191705
 EXPRESSION (ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       191722
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       191728
 EXPRESSION (ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       191885
 EXPRESSION (WrapGn ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       192118
 EXPRESSION (u_236 ? 2'b11 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1724.html" >rsnoc_z_H_R_G_T2_U_U_e128d809</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">54</td>
<td class="rt">4</td>
<td class="rt">7.41  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">1032</td>
<td class="rt">10</td>
<td class="rt">0.97  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">516</td>
<td class="rt">6</td>
<td class="rt">1.16  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">516</td>
<td class="rt">4</td>
<td class="rt">0.78  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">54</td>
<td class="rt">4</td>
<td class="rt">7.41  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1032</td>
<td class="rt">10</td>
<td class="rt">0.97  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">516</td>
<td class="rt">6</td>
<td class="rt">1.16  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">516</td>
<td class="rt">4</td>
<td class="rt">0.78  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[111:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_PathFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[111:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1724.html" >rsnoc_z_H_R_G_T2_U_U_e128d809</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">58</td>
<td class="rt">25</td>
<td class="rt">43.10 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">191885</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">192118</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">191678</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">191683</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">191689</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">191697</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">191702</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">191719</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">191725</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">191729</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">191754</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">191843</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">191921</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">191932</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">192121</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">192126</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
191885     	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
192118     	assign u_b16a = u_236 ? 2'b11 : 2'b0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
191678     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
191679     			u_fc98 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
191680     		else if ( u_d27a )
           		     <font color = "red">-2-</font>  
191681     			u_fc98 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
191683     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
191684     			u_8135 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
191685     		else if ( u_d27a )
           		     <font color = "red">-2-</font>  
191686     			u_8135 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
191689     		case ( uu_cc5c_caseSel )
           		<font color = "red">-1-</font>               
191690     			2'b01   : u_cc5c = 4'b0000 ;
           <font color = "red">			==></font>
191691     			2'b10   : u_cc5c = 4'b0100 ;
           <font color = "red">			==></font>
191692     			2'b0    : u_cc5c = Req1_OpcT ;
           <font color = "green">			==></font>
191693     			default : u_cc5c = 4'b0000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
191697     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
191698     			u_5ebf <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
191699     		else if ( u_d27a )
           		     <font color = "red">-2-</font>  
191700     			u_5ebf <= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
191702     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
191703     			u_ad45 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
191704     		else if ( u_d27a )
           		     <font color = "red">-2-</font>  
191705     			u_ad45 <= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
191719     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
191720     			u_81cc <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
191721     		else if ( u_d27a )
           		     <font color = "red">-2-</font>  
191722     			u_81cc <= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
191725     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
191726     			u_cfef <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
191727     		else if ( u_d27a )
           		     <font color = "red">-2-</font>  
191728     			u_cfef <= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "red">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
191729     	always @( Cxt_0 or uu_1002_caseSel ) begin		case ( uu_1002_caseSel )
           	                           <font color = "red">-1-</font>               		               
191730     			1'b1    : u_1002 = Cxt_0 ;
           <font color = "green">			==></font>
191731     			default : u_1002 = 33'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
191754     		case ( uRsp_Status_caseSel )
           		<font color = "red">-1-</font>                   
191755     			5'b00001 : Rsp_Status = 2'b10 ;
           <font color = "red">			==></font>
191756     			5'b00010 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
191757     			5'b00100 : Rsp_Status = 2'b10 ;
           <font color = "red">			==></font>
191758     			5'b01000 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
191759     			5'b10000 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
191760     			default  : Rsp_Status = 2'b00 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>5'b00001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
191843     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
191844     			ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
191845     		else if ( NextTrn )
           		     <font color = "red">-2-</font>  
191846     			ReqHead <= #1.0 ( Pld_Last );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
191921     		case ( uReq1_Opc_caseSel )
           		<font color = "red">-1-</font>                 
191922     			5'b00001 : Req1_Opc = 3'b000 ;
           <font color = "green">			==></font>
191923     			5'b00010 : Req1_Opc = 3'b010 ;
           <font color = "red">			==></font>
191924     			5'b00100 : Req1_Opc = 3'b001 ;
           <font color = "red">			==></font>
191925     			5'b01000 : Req1_Opc = 3'b100 ;
           <font color = "red">			==></font>
191926     			5'b10000 : Req1_Opc = 3'b101 ;
           <font color = "red">			==></font>
191927     			default  : Req1_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>5'b10000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
191932     		case ( uPipeIn_Opc_caseSel )
           		<font color = "red">-1-</font>                   
191933     			3'b001  : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
191934     			3'b010  : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
191935     			3'b100  : PipeIn_Opc = 3'b100 ;
           <font color = "red">			==></font>
191936     			3'b0    : PipeIn_Opc = Req1_Opc ;
           <font color = "green">			==></font>
191937     			default : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
192121     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
192122     			Load <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
192123     		else	Load <= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
192126     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
192127     			NoPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
192128     		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_150323">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_U_U_e128d809">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
