#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Nov  7 10:56:36 2025
# Process ID: 28752
# Current directory: C:/Users/mackr/426_Finial/Lab_3_426
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8988 C:\Users\mackr\426_Finial\Lab_3_426\Lab_3_426.xpr
# Log file: C:/Users/mackr/426_Finial/Lab_3_426/vivado.log
# Journal file: C:/Users/mackr/426_Finial/Lab_3_426\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1004.734 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_pipelined_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_pipelined_cpu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_pipelined_cpu'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
"xelab -wto 6027e09ee84b49bb802594bb50900659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_pipelined_cpu_behav xil_defaultlib.tb_pipelined_cpu -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6027e09ee84b49bb802594bb50900659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_pipelined_cpu_behav xil_defaultlib.tb_pipelined_cpu -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-191] OTHERS is illegal aggregate choice for unconstrained target [C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd:142]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_pipelined_cpu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_pipelined_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_pipelined_cpu_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_pipelined_cpu'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
"xelab -wto 6027e09ee84b49bb802594bb50900659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_pipelined_cpu_behav xil_defaultlib.tb_pipelined_cpu -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6027e09ee84b49bb802594bb50900659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_pipelined_cpu_behav xil_defaultlib.tb_pipelined_cpu -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture rtl of entity xil_defaultlib.IF_ID_reg [if_id_reg_default]
Compiling architecture rtl of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture rtl of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture rtl of entity xil_defaultlib.ID_EX_reg [id_ex_reg_default]
Compiling architecture rtl of entity xil_defaultlib.alu_control [alu_control_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.adder_16bit [adder_16bit_default]
Compiling architecture rtl of entity xil_defaultlib.alu [alu_default]
Compiling architecture rtl of entity xil_defaultlib.EX_MEM_reg [ex_mem_reg_default]
Compiling architecture rtl of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture rtl of entity xil_defaultlib.MEM_WB_reg [mem_wb_reg_default]
Compiling architecture rtl of entity xil_defaultlib.hazard_unit [hazard_unit_default]
Compiling architecture rtl of entity xil_defaultlib.pipelined_cpu [pipelined_cpu_default]
Compiling architecture testbench of entity xil_defaultlib.tb_pipelined_cpu
Built simulation snapshot tb_pipelined_cpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_pipelined_cpu_behav -key {Behavioral:sim_1:Functional:tb_pipelined_cpu} -tclbatch {tb_pipelined_cpu.tcl} -view {C:/Users/mackr/426_Finial/Lab_3_426/top_level_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/mackr/426_Finial/Lab_3_426/top_level_tb_behav.wcfg
WARNING: Simulation object /top_level_tb/clk was not found in the design.
WARNING: Simulation object /top_level_tb/RegWr was not found in the design.
WARNING: Simulation object /top_level_tb/Rd was not found in the design.
WARNING: Simulation object /top_level_tb/Rs was not found in the design.
WARNING: Simulation object /top_level_tb/Rt was not found in the design.
WARNING: Simulation object /top_level_tb/ALUctr was not found in the design.
WARNING: Simulation object /top_level_tb/Zero was not found in the design.
WARNING: Simulation object /top_level_tb/Overflow was not found in the design.
WARNING: Simulation object /top_level_tb/Carryout was not found in the design.
WARNING: Simulation object /top_level_tb/Result was not found in the design.
WARNING: Simulation object /top_level_tb/clk_period was not found in the design.
source tb_pipelined_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: ========================================
Time: 20 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PIPELINED CPU TESTBENCH
Time: 20 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ========================================
Time: 20 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: Clock Period: 10000 ps
Time: 20 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: Reset complete. Starting execution...
Time: 20 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ========================================
Time: 20 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 20 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 0: PC = 0x0004 (delta: +2)
Time: 40 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 1: PC = 0x0006 (delta: +2)
Time: 50 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 2: PC = 0x0008 (delta: +2)
Time: 60 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 3: PC = 0x000A (delta: +2)
Time: 70 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 4: PC = 0x000C (delta: +2)
Time: 80 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 5: PC = 0x000E (delta: +2)
Time: 90 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [MILESTONE] Pipeline FULL - All 5 stages active!
Time: 90 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 6: PC = 0x0010 (delta: +2)
Time: 100 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 7: PC = 0x0012 (delta: +2)
Time: 110 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 8: PC = 0x0014 (delta: +2)
Time: 120 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 9: PC = 0x0016 (delta: +2)
Time: 130 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 10: PC = 0x0018 (delta: +2)
Time: 140 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   === Register Snapshot (Cycle 10) ===
Time: 140 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000
Time: 140 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R1 = 0x0000
Time: 140 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R2 = 0x0000
Time: 140 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R3 = 0x0000
Time: 140 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000
Time: 140 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R5 = 0x0000
Time: 140 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R6 = 0x0000
Time: 140 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R7 = 0x0000
Time: 140 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [CHECK] First 10 cycles complete
Time: 140 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 11: PC = 0x001A (delta: +2)
Time: 150 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 12: PC = 0x001C (delta: +2)
Time: 160 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 13: PC = 0x001E (delta: +2)
Time: 170 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 14: PC = 0x0020 (delta: +2)
Time: 180 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 15: PC = 0x0022 (delta: +2)
Time: 190 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 16: PC = 0x0024 (delta: +2)
Time: 200 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 17: PC = 0x0026 (delta: +2)
Time: 210 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 18: PC = 0x0028 (delta: +2)
Time: 220 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 19: PC = 0x002A (delta: +2)
Time: 230 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 20: PC = 0x002C (delta: +2)
Time: 240 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   === Register Snapshot (Cycle 20) ===
Time: 240 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000
Time: 240 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R1 = 0x0000
Time: 240 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R2 = 0x0000
Time: 240 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R3 = 0x0000
Time: 240 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000
Time: 240 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R5 = 0x0000
Time: 240 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R6 = 0x0000
Time: 240 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R7 = 0x0000
Time: 240 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [CHECK] 20 cycles complete
Time: 240 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 21: PC = 0x002E (delta: +2)
Time: 250 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 22: PC = 0x0030 (delta: +2)
Time: 260 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 23: PC = 0x0032 (delta: +2)
Time: 270 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 24: PC = 0x0034 (delta: +2)
Time: 280 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 25: PC = 0x0036 (delta: +2)
Time: 290 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 26: PC = 0x0038 (delta: +2)
Time: 300 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 27: PC = 0x003A (delta: +2)
Time: 310 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 28: PC = 0x003C (delta: +2)
Time: 320 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 29: PC = 0x003E (delta: +2)
Time: 330 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 30: PC = 0x0040 (delta: +2)
Time: 340 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   === Register Snapshot (Cycle 30) ===
Time: 340 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000
Time: 340 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R1 = 0x0000
Time: 340 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R2 = 0x0000
Time: 340 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R3 = 0x0000
Time: 340 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000
Time: 340 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R5 = 0x0000
Time: 340 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R6 = 0x0000
Time: 340 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R7 = 0x0000
Time: 340 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 31: PC = 0x0042 (delta: +2)
Time: 350 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 32: PC = 0x0044 (delta: +2)
Time: 360 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 33: PC = 0x0046 (delta: +2)
Time: 370 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 34: PC = 0x0048 (delta: +2)
Time: 380 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 35: PC = 0x004A (delta: +2)
Time: 390 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 36: PC = 0x004C (delta: +2)
Time: 400 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 37: PC = 0x004E (delta: +2)
Time: 410 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 38: PC = 0x0050 (delta: +2)
Time: 420 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 39: PC = 0x0052 (delta: +2)
Time: 430 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 40: PC = 0x0054 (delta: +2)
Time: 440 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   === Register Snapshot (Cycle 40) ===
Time: 440 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000
Time: 440 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R1 = 0x0000
Time: 440 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R2 = 0x0000
Time: 440 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R3 = 0x0000
Time: 440 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000
Time: 440 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R5 = 0x0000
Time: 440 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R6 = 0x0000
Time: 440 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R7 = 0x0000
Time: 440 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 41: PC = 0x0056 (delta: +2)
Time: 450 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 42: PC = 0x0058 (delta: +2)
Time: 460 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 43: PC = 0x005A (delta: +2)
Time: 470 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 44: PC = 0x005C (delta: +2)
Time: 480 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 45: PC = 0x005E (delta: +2)
Time: 490 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 46: PC = 0x0060 (delta: +2)
Time: 500 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 47: PC = 0x0062 (delta: +2)
Time: 510 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 48: PC = 0x0064 (delta: +2)
Time: 520 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 49: PC = 0x0066 (delta: +2)
Time: 530 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 50: PC = 0x0068 (delta: +2)
Time: 540 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   === Register Snapshot (Cycle 50) ===
Time: 540 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000
Time: 540 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R1 = 0x0000
Time: 540 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R2 = 0x0000
Time: 540 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R3 = 0x0000
Time: 540 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000
Time: 540 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R5 = 0x0000
Time: 540 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R6 = 0x0000
Time: 540 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R7 = 0x0000
Time: 540 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 51: PC = 0x006A (delta: +2)
Time: 550 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 52: PC = 0x006C (delta: +2)
Time: 560 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 53: PC = 0x006E (delta: +2)
Time: 570 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 54: PC = 0x0070 (delta: +2)
Time: 580 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 55: PC = 0x0072 (delta: +2)
Time: 590 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 56: PC = 0x0074 (delta: +2)
Time: 600 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 57: PC = 0x0076 (delta: +2)
Time: 610 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 58: PC = 0x0078 (delta: +2)
Time: 620 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 59: PC = 0x007A (delta: +2)
Time: 630 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 60: PC = 0x007C (delta: +2)
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   === Register Snapshot (Cycle 60) ===
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R1 = 0x0000
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R2 = 0x0000
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R3 = 0x0000
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R5 = 0x0000
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R6 = 0x0000
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R7 = 0x0000
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ========================================
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   SIMULATION SUMMARY
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ========================================
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: Total Cycles: 60
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: Final PC: 0x007C (124 decimal)
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: Instructions Fetched: ~62
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: Final Register File State:
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   R0 = 0x0000 (0)
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   R1 = 0x0000 (0)
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   R2 = 0x0000 (0)
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   R3 = 0x0000 (0)
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   R4 = 0x0000 (0)
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   R5 = 0x0000 (0)
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   R6 = 0x0000 (0)
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   R7 = 0x0000 (0)
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ========================================
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ========================================
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   FUNCTIONAL VERIFICATION
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ========================================
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: [PASS] PC advanced from initial value
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: [INFO] No registers modified
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:        This could mean:
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:        - Instruction memory is empty (all NOPs)
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:        - Register debug outputs not connected
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:        - Program doesn't write to registers
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: [PASS] PC is properly aligned (even address)
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: [PASS] PC advanced beyond initial instructions
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ========================================
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: *** SIMULATION COMPLETE ***
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_pipelined_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1004.734 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_pipelined_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_pipelined_cpu_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
"xelab -wto 6027e09ee84b49bb802594bb50900659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_pipelined_cpu_behav xil_defaultlib.tb_pipelined_cpu -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6027e09ee84b49bb802594bb50900659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_pipelined_cpu_behav xil_defaultlib.tb_pipelined_cpu -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: ========================================
Time: 20 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PIPELINED CPU TESTBENCH
Time: 20 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ========================================
Time: 20 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: Clock Period: 10000 ps
Time: 20 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: Reset complete. Starting execution...
Time: 20 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ========================================
Time: 20 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 20 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 0: PC = 0x0004 (delta: +2)
Time: 40 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 1: PC = 0x0006 (delta: +2)
Time: 50 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 2: PC = 0x0008 (delta: +2)
Time: 60 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 3: PC = 0x000A (delta: +2)
Time: 70 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 4: PC = 0x000C (delta: +2)
Time: 80 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 5: PC = 0x000E (delta: +2)
Time: 90 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [MILESTONE] Pipeline FULL - All 5 stages active!
Time: 90 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 6: PC = 0x0010 (delta: +2)
Time: 100 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 7: PC = 0x0012 (delta: +2)
Time: 110 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 8: PC = 0x0014 (delta: +2)
Time: 120 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 9: PC = 0x0016 (delta: +2)
Time: 130 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 10: PC = 0x0018 (delta: +2)
Time: 140 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   === Register Snapshot (Cycle 10) ===
Time: 140 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000
Time: 140 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R1 = 0x0000
Time: 140 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R2 = 0x0000
Time: 140 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R3 = 0x0000
Time: 140 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000
Time: 140 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R5 = 0x0000
Time: 140 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R6 = 0x0000
Time: 140 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R7 = 0x0000
Time: 140 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [CHECK] First 10 cycles complete
Time: 140 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 11: PC = 0x001A (delta: +2)
Time: 150 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 12: PC = 0x001C (delta: +2)
Time: 160 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 13: PC = 0x001E (delta: +2)
Time: 170 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 14: PC = 0x0020 (delta: +2)
Time: 180 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 15: PC = 0x0022 (delta: +2)
Time: 190 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 16: PC = 0x0024 (delta: +2)
Time: 200 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 17: PC = 0x0026 (delta: +2)
Time: 210 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 18: PC = 0x0028 (delta: +2)
Time: 220 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 19: PC = 0x002A (delta: +2)
Time: 230 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 20: PC = 0x002C (delta: +2)
Time: 240 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   === Register Snapshot (Cycle 20) ===
Time: 240 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000
Time: 240 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R1 = 0x0000
Time: 240 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R2 = 0x0000
Time: 240 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R3 = 0x0000
Time: 240 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000
Time: 240 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R5 = 0x0000
Time: 240 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R6 = 0x0000
Time: 240 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R7 = 0x0000
Time: 240 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [CHECK] 20 cycles complete
Time: 240 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 21: PC = 0x002E (delta: +2)
Time: 250 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 22: PC = 0x0030 (delta: +2)
Time: 260 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 23: PC = 0x0032 (delta: +2)
Time: 270 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 24: PC = 0x0034 (delta: +2)
Time: 280 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 25: PC = 0x0036 (delta: +2)
Time: 290 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 26: PC = 0x0038 (delta: +2)
Time: 300 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 27: PC = 0x003A (delta: +2)
Time: 310 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 28: PC = 0x003C (delta: +2)
Time: 320 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 29: PC = 0x003E (delta: +2)
Time: 330 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 30: PC = 0x0040 (delta: +2)
Time: 340 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   === Register Snapshot (Cycle 30) ===
Time: 340 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000
Time: 340 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R1 = 0x0000
Time: 340 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R2 = 0x0000
Time: 340 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R3 = 0x0000
Time: 340 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000
Time: 340 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R5 = 0x0000
Time: 340 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R6 = 0x0000
Time: 340 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R7 = 0x0000
Time: 340 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 31: PC = 0x0042 (delta: +2)
Time: 350 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 32: PC = 0x0044 (delta: +2)
Time: 360 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 33: PC = 0x0046 (delta: +2)
Time: 370 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 34: PC = 0x0048 (delta: +2)
Time: 380 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 35: PC = 0x004A (delta: +2)
Time: 390 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 36: PC = 0x004C (delta: +2)
Time: 400 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 37: PC = 0x004E (delta: +2)
Time: 410 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 38: PC = 0x0050 (delta: +2)
Time: 420 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 39: PC = 0x0052 (delta: +2)
Time: 430 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 40: PC = 0x0054 (delta: +2)
Time: 440 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   === Register Snapshot (Cycle 40) ===
Time: 440 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000
Time: 440 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R1 = 0x0000
Time: 440 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R2 = 0x0000
Time: 440 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R3 = 0x0000
Time: 440 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000
Time: 440 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R5 = 0x0000
Time: 440 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R6 = 0x0000
Time: 440 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R7 = 0x0000
Time: 440 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 41: PC = 0x0056 (delta: +2)
Time: 450 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 42: PC = 0x0058 (delta: +2)
Time: 460 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 43: PC = 0x005A (delta: +2)
Time: 470 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 44: PC = 0x005C (delta: +2)
Time: 480 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 45: PC = 0x005E (delta: +2)
Time: 490 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 46: PC = 0x0060 (delta: +2)
Time: 500 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 47: PC = 0x0062 (delta: +2)
Time: 510 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 48: PC = 0x0064 (delta: +2)
Time: 520 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 49: PC = 0x0066 (delta: +2)
Time: 530 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 50: PC = 0x0068 (delta: +2)
Time: 540 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   === Register Snapshot (Cycle 50) ===
Time: 540 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000
Time: 540 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R1 = 0x0000
Time: 540 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R2 = 0x0000
Time: 540 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R3 = 0x0000
Time: 540 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000
Time: 540 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R5 = 0x0000
Time: 540 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R6 = 0x0000
Time: 540 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R7 = 0x0000
Time: 540 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 51: PC = 0x006A (delta: +2)
Time: 550 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 52: PC = 0x006C (delta: +2)
Time: 560 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 53: PC = 0x006E (delta: +2)
Time: 570 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 54: PC = 0x0070 (delta: +2)
Time: 580 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 55: PC = 0x0072 (delta: +2)
Time: 590 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 56: PC = 0x0074 (delta: +2)
Time: 600 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 57: PC = 0x0076 (delta: +2)
Time: 610 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 58: PC = 0x0078 (delta: +2)
Time: 620 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 59: PC = 0x007A (delta: +2)
Time: 630 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: CYCLE 60: PC = 0x007C (delta: +2)
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   === Register Snapshot (Cycle 60) ===
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R1 = 0x0000
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R2 = 0x0000
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R3 = 0x0000
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R5 = 0x0000
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R6 = 0x0000
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R7 = 0x0000
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ========================================
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   SIMULATION SUMMARY
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ========================================
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: Total Cycles: 60
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: Final PC: 0x007C (124 decimal)
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: Instructions Fetched: ~62
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: Final Register File State:
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   R0 = 0x0000 (0)
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   R1 = 0x0000 (0)
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   R2 = 0x0000 (0)
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   R3 = 0x0000 (0)
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   R4 = 0x0000 (0)
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   R5 = 0x0000 (0)
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   R6 = 0x0000 (0)
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   R7 = 0x0000 (0)
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ========================================
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ========================================
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   FUNCTIONAL VERIFICATION
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ========================================
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: [PASS] PC advanced from initial value
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: [INFO] No registers modified
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:        This could mean:
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:        - Instruction memory is empty (all NOPs)
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:        - Register debug outputs not connected
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:        - Program doesn't write to registers
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: [PASS] PC is properly aligned (even address)
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: [PASS] PC advanced beyond initial instructions
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ========================================
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: *** SIMULATION COMPLETE ***
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 640 ns  Iteration: 0  Process: /tb_pipelined_cpu/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1004.734 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipelined_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj pipelined_cpu_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
"xelab -wto 6027e09ee84b49bb802594bb50900659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipelined_cpu_behav xil_defaultlib.pipelined_cpu -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6027e09ee84b49bb802594bb50900659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipelined_cpu_behav xil_defaultlib.pipelined_cpu -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture rtl of entity xil_defaultlib.IF_ID_reg [if_id_reg_default]
Compiling architecture rtl of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture rtl of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture rtl of entity xil_defaultlib.ID_EX_reg [id_ex_reg_default]
Compiling architecture rtl of entity xil_defaultlib.alu_control [alu_control_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.adder_16bit [adder_16bit_default]
Compiling architecture rtl of entity xil_defaultlib.alu [alu_default]
Compiling architecture rtl of entity xil_defaultlib.EX_MEM_reg [ex_mem_reg_default]
Compiling architecture rtl of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture rtl of entity xil_defaultlib.MEM_WB_reg [mem_wb_reg_default]
Compiling architecture rtl of entity xil_defaultlib.hazard_unit [hazard_unit_default]
Compiling architecture rtl of entity xil_defaultlib.pipelined_cpu
Built simulation snapshot pipelined_cpu_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim/xsim.dir/pipelined_cpu_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Nov  7 11:08:42 2025...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1476.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipelined_cpu_behav -key {Behavioral:sim_1:Functional:pipelined_cpu} -tclbatch {pipelined_cpu.tcl} -view {C:/Users/mackr/426_Finial/Lab_3_426/top_level_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/mackr/426_Finial/Lab_3_426/top_level_tb_behav.wcfg
WARNING: Simulation object /top_level_tb/clk was not found in the design.
WARNING: Simulation object /top_level_tb/RegWr was not found in the design.
WARNING: Simulation object /top_level_tb/Rd was not found in the design.
WARNING: Simulation object /top_level_tb/Rs was not found in the design.
WARNING: Simulation object /top_level_tb/Rt was not found in the design.
WARNING: Simulation object /top_level_tb/ALUctr was not found in the design.
WARNING: Simulation object /top_level_tb/Zero was not found in the design.
WARNING: Simulation object /top_level_tb/Overflow was not found in the design.
WARNING: Simulation object /top_level_tb/Carryout was not found in the design.
WARNING: Simulation object /top_level_tb/Result was not found in the design.
WARNING: Simulation object /top_level_tb/clk_period was not found in the design.
source pipelined_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipelined_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1476.805 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipelined_cpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj pipelined_cpu_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
"xelab -wto 6027e09ee84b49bb802594bb50900659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipelined_cpu_behav xil_defaultlib.pipelined_cpu -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6027e09ee84b49bb802594bb50900659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipelined_cpu_behav xil_defaultlib.pipelined_cpu -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1476.805 ; gain = 0.000
set_property top tb_mips_pipeline [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_pipeline' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mips_pipeline_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_mips_pipeline'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
"xelab -wto 6027e09ee84b49bb802594bb50900659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mips_pipeline_behav xil_defaultlib.tb_mips_pipeline -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6027e09ee84b49bb802594bb50900659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mips_pipeline_behav xil_defaultlib.tb_mips_pipeline -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture rtl of entity xil_defaultlib.IF_ID_reg [if_id_reg_default]
Compiling architecture rtl of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture rtl of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture rtl of entity xil_defaultlib.ID_EX_reg [id_ex_reg_default]
Compiling architecture rtl of entity xil_defaultlib.alu_control [alu_control_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.adder_16bit [adder_16bit_default]
Compiling architecture rtl of entity xil_defaultlib.alu [alu_default]
Compiling architecture rtl of entity xil_defaultlib.EX_MEM_reg [ex_mem_reg_default]
Compiling architecture rtl of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture rtl of entity xil_defaultlib.MEM_WB_reg [mem_wb_reg_default]
Compiling architecture rtl of entity xil_defaultlib.hazard_unit [hazard_unit_default]
Compiling architecture rtl of entity xil_defaultlib.pipelined_cpu [pipelined_cpu_default]
Compiling architecture testbench of entity xil_defaultlib.tb_mips_pipeline
Built simulation snapshot tb_mips_pipeline_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim/xsim.dir/tb_mips_pipeline_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Nov  7 11:11:46 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_pipeline_behav -key {Behavioral:sim_1:Functional:tb_mips_pipeline} -tclbatch {tb_mips_pipeline.tcl} -view {C:/Users/mackr/426_Finial/Lab_3_426/top_level_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/mackr/426_Finial/Lab_3_426/top_level_tb_behav.wcfg
WARNING: Simulation object /top_level_tb/clk was not found in the design.
WARNING: Simulation object /top_level_tb/RegWr was not found in the design.
WARNING: Simulation object /top_level_tb/Rd was not found in the design.
WARNING: Simulation object /top_level_tb/Rs was not found in the design.
WARNING: Simulation object /top_level_tb/Rt was not found in the design.
WARNING: Simulation object /top_level_tb/ALUctr was not found in the design.
WARNING: Simulation object /top_level_tb/Zero was not found in the design.
WARNING: Simulation object /top_level_tb/Overflow was not found in the design.
WARNING: Simulation object /top_level_tb/Carryout was not found in the design.
WARNING: Simulation object /top_level_tb/Result was not found in the design.
WARNING: Simulation object /top_level_tb/clk_period was not found in the design.
source tb_mips_pipeline.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: 
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================================================================================
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   5-STAGE PIPELINED MIPS CPU TESTBENCH
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================================================================================
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: Clock Period: 10000 ps
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: Architecture: IF -> ID -> EX -> MEM -> WB
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: Testing with 16-bit instructions
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================================================================================
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 0 ---
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0004
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 5 ---
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x000E
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 10 ---
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0018
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 180 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 190 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 15 ---
Time: 190 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0022
Time: 190 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 190 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 190 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 190 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 190 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 200 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 210 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 220 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 230 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 240 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 20 ---
Time: 240 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x002C
Time: 240 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 240 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 240 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 240 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 240 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 250 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 260 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 270 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 280 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 290 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 25 ---
Time: 290 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0036
Time: 290 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 290 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 290 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 290 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 290 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 300 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 310 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 320 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 330 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 340 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 30 ---
Time: 340 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0040
Time: 340 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 340 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 340 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 340 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 340 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 350 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 360 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 370 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 380 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 390 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 35 ---
Time: 390 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x004A
Time: 390 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 390 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 390 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 390 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 390 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 400 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 410 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 420 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 430 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 440 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 40 ---
Time: 440 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0054
Time: 440 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 440 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 440 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 440 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 440 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 450 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 460 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 470 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 480 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 490 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 45 ---
Time: 490 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x005E
Time: 490 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 490 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 490 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 490 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 490 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 500 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 510 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 520 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 530 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 50 ---
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0068
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 550 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 560 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 570 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 580 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 590 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 55 ---
Time: 590 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0072
Time: 590 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 590 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 590 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 590 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 590 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 600 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 610 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 620 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 630 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 640 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 60 ---
Time: 640 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x007C
Time: 640 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 640 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 640 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 640 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 640 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 650 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 660 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 670 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 680 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 690 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 65 ---
Time: 690 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0086
Time: 690 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 690 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 690 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 690 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 690 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 700 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 710 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 720 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 730 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 740 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 70 ---
Time: 740 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0090
Time: 740 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 740 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 740 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 740 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 740 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 750 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 760 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 770 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 780 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 790 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 75 ---
Time: 790 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x009A
Time: 790 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 790 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 790 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 790 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 790 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 800 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 810 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 820 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 830 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 840 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 80 ---
Time: 840 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x00A4
Time: 840 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 840 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 840 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 840 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 840 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 850 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 860 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 870 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 880 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 890 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 85 ---
Time: 890 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x00AE
Time: 890 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 890 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 890 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 890 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 890 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 900 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 910 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 920 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 930 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 940 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 90 ---
Time: 940 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x00B8
Time: 940 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 940 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 940 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 940 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 940 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 950 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 960 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 970 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 980 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 990 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 95 ---
Time: 990 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x00C2
Time: 990 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 990 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 990 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 990 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 990 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 1 us  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_pipeline_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1476.805 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_pipeline' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mips_pipeline_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
"xelab -wto 6027e09ee84b49bb802594bb50900659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mips_pipeline_behav xil_defaultlib.tb_mips_pipeline -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6027e09ee84b49bb802594bb50900659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mips_pipeline_behav xil_defaultlib.tb_mips_pipeline -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: 
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================================================================================
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   5-STAGE PIPELINED MIPS CPU TESTBENCH
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================================================================================
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: Clock Period: 10000 ps
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: Architecture: IF -> ID -> EX -> MEM -> WB
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: Testing with 16-bit instructions
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================================================================================
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 0 ---
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0004
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 5 ---
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x000E
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 10 ---
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0018
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 180 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 190 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 15 ---
Time: 190 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0022
Time: 190 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 190 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 190 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 190 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 190 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 200 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 210 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 220 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 230 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 240 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 20 ---
Time: 240 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x002C
Time: 240 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 240 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 240 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 240 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 240 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 250 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 260 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 270 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 280 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 290 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 25 ---
Time: 290 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0036
Time: 290 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 290 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 290 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 290 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 290 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 300 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 310 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 320 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 330 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 340 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 30 ---
Time: 340 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0040
Time: 340 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 340 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 340 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 340 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 340 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 350 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 360 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 370 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 380 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 390 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 35 ---
Time: 390 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x004A
Time: 390 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 390 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 390 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 390 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 390 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 400 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 410 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 420 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 430 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 440 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 40 ---
Time: 440 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0054
Time: 440 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 440 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 440 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 440 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 440 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 450 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 460 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 470 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 480 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 490 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 45 ---
Time: 490 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x005E
Time: 490 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 490 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 490 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 490 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 490 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 500 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 510 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 520 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 530 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 50 ---
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0068
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 550 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 560 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 570 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 580 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 590 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 55 ---
Time: 590 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0072
Time: 590 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 590 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 590 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 590 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 590 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 600 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 610 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 620 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 630 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 640 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 60 ---
Time: 640 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x007C
Time: 640 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 640 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 640 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 640 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 640 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 650 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 660 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 670 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 680 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 690 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 65 ---
Time: 690 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0086
Time: 690 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 690 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 690 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 690 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 690 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 700 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 710 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 720 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 730 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 740 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 70 ---
Time: 740 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0090
Time: 740 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 740 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 740 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 740 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 740 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 750 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 760 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 770 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 780 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 790 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 75 ---
Time: 790 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x009A
Time: 790 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 790 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 790 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 790 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 790 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 800 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 810 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 820 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 830 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 840 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 80 ---
Time: 840 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x00A4
Time: 840 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 840 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 840 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 840 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 840 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 850 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 860 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 870 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 880 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 890 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 85 ---
Time: 890 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x00AE
Time: 890 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 890 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 890 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 890 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 890 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 900 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 910 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 920 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 930 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 940 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 90 ---
Time: 940 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x00B8
Time: 940 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 940 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 940 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 940 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 940 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 950 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 960 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 970 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 980 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 990 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 95 ---
Time: 990 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x00C2
Time: 990 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 990 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 990 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 990 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 990 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 1 us  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1476.805 ; gain = 0.000
save_wave_config {C:/Users/mackr/426_Finial/Lab_3_426/top_level_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_pipeline' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mips_pipeline_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_file'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
"xelab -wto 6027e09ee84b49bb802594bb50900659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mips_pipeline_behav xil_defaultlib.tb_mips_pipeline -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6027e09ee84b49bb802594bb50900659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mips_pipeline_behav xil_defaultlib.tb_mips_pipeline -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture rtl of entity xil_defaultlib.IF_ID_reg [if_id_reg_default]
Compiling architecture rtl of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture rtl of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture rtl of entity xil_defaultlib.ID_EX_reg [id_ex_reg_default]
Compiling architecture rtl of entity xil_defaultlib.alu_control [alu_control_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.adder_16bit [adder_16bit_default]
Compiling architecture rtl of entity xil_defaultlib.alu [alu_default]
Compiling architecture rtl of entity xil_defaultlib.EX_MEM_reg [ex_mem_reg_default]
Compiling architecture rtl of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture rtl of entity xil_defaultlib.MEM_WB_reg [mem_wb_reg_default]
Compiling architecture rtl of entity xil_defaultlib.hazard_unit [hazard_unit_default]
Compiling architecture rtl of entity xil_defaultlib.pipelined_cpu [pipelined_cpu_default]
Compiling architecture testbench of entity xil_defaultlib.tb_mips_pipeline
Built simulation snapshot tb_mips_pipeline_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_pipeline_behav -key {Behavioral:sim_1:Functional:tb_mips_pipeline} -tclbatch {tb_mips_pipeline.tcl} -view {C:/Users/mackr/426_Finial/Lab_3_426/top_level_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/mackr/426_Finial/Lab_3_426/top_level_tb_behav.wcfg
source tb_mips_pipeline.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: 
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================================================================================
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   5-STAGE PIPELINED MIPS CPU TESTBENCH
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================================================================================
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: Clock Period: 10000 ps
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: Architecture: IF -> ID -> EX -> MEM -> WB
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: Testing with 16-bit instructions
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================================================================================
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 0 ---
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0004
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 5 ---
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x000E
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 10 ---
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0018
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 180 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 190 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 15 ---
Time: 190 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0022
Time: 190 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 190 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 190 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 190 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 190 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 200 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 210 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 220 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 230 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 240 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 20 ---
Time: 240 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x002C
Time: 240 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 240 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 240 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 240 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 240 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 250 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 260 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 270 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 280 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 290 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 25 ---
Time: 290 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0036
Time: 290 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 290 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 290 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 290 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 290 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 300 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 310 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 320 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 330 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 340 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 30 ---
Time: 340 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0040
Time: 340 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 340 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 340 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 340 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 340 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 350 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 360 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 370 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 380 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 390 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 35 ---
Time: 390 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x004A
Time: 390 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 390 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 390 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 390 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 390 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 400 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 410 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 420 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 430 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 440 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 40 ---
Time: 440 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0054
Time: 440 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 440 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 440 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 440 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 440 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 450 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 460 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 470 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 480 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 490 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 45 ---
Time: 490 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x005E
Time: 490 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 490 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 490 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 490 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 490 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 500 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 510 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 520 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 530 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 50 ---
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0068
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 550 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 560 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 570 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 580 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 590 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 55 ---
Time: 590 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0072
Time: 590 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 590 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 590 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 590 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 590 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 600 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 610 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 620 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 630 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 640 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 60 ---
Time: 640 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x007C
Time: 640 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 640 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 640 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 640 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 640 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 650 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 660 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 670 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 680 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 690 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 65 ---
Time: 690 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0086
Time: 690 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 690 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 690 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 690 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 690 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 700 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 710 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 720 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 730 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 740 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 70 ---
Time: 740 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0090
Time: 740 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 740 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 740 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 740 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 740 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 750 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 760 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 770 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 780 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 790 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 75 ---
Time: 790 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x009A
Time: 790 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 790 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 790 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 790 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 790 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 800 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 810 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 820 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 830 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 840 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 80 ---
Time: 840 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x00A4
Time: 840 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 840 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 840 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 840 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 840 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 850 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 860 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 870 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 880 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 890 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 85 ---
Time: 890 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x00AE
Time: 890 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 890 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 890 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 890 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 890 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 900 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 910 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 920 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 930 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 940 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 90 ---
Time: 940 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x00B8
Time: 940 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 940 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 940 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 940 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 940 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 950 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 960 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 970 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 980 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 990 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 95 ---
Time: 990 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x00C2
Time: 990 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 990 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x0000  R2 = 0x0000  R3 = 0x0000
Time: 990 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0000  R6 = 0x0000  R7 = 0x0000
Time: 990 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 990 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 1 us  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_pipeline_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1476.805 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_pipeline' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mips_pipeline_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/pipelined_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipelined_cpu'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
"xelab -wto 6027e09ee84b49bb802594bb50900659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mips_pipeline_behav xil_defaultlib.tb_mips_pipeline -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6027e09ee84b49bb802594bb50900659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mips_pipeline_behav xil_defaultlib.tb_mips_pipeline -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture rtl of entity xil_defaultlib.IF_ID_reg [if_id_reg_default]
Compiling architecture rtl of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture rtl of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture rtl of entity xil_defaultlib.ID_EX_reg [id_ex_reg_default]
Compiling architecture rtl of entity xil_defaultlib.alu_control [alu_control_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.adder_16bit [adder_16bit_default]
Compiling architecture rtl of entity xil_defaultlib.alu [alu_default]
Compiling architecture rtl of entity xil_defaultlib.EX_MEM_reg [ex_mem_reg_default]
Compiling architecture rtl of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture rtl of entity xil_defaultlib.MEM_WB_reg [mem_wb_reg_default]
Compiling architecture rtl of entity xil_defaultlib.hazard_unit [hazard_unit_default]
Compiling architecture rtl of entity xil_defaultlib.pipelined_cpu [pipelined_cpu_default]
Compiling architecture testbench of entity xil_defaultlib.tb_mips_pipeline
Built simulation snapshot tb_mips_pipeline_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_pipeline_behav -key {Behavioral:sim_1:Functional:tb_mips_pipeline} -tclbatch {tb_mips_pipeline.tcl} -view {C:/Users/mackr/426_Finial/Lab_3_426/top_level_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/mackr/426_Finial/Lab_3_426/top_level_tb_behav.wcfg
source tb_mips_pipeline.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: 
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================================================================================
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   5-STAGE PIPELINED MIPS CPU TESTBENCH
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================================================================================
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: Clock Period: 10000 ps
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: Architecture: IF -> ID -> EX -> MEM -> WB
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: Testing with 16-bit instructions
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================================================================================
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 0 ---
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0004
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0040  R1 = 0x1010  R2 = 0x000F  R3 = 0x00F0
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0010  R6 = 0x0005  R7 = 0x0000
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 5 ---
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x000E
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0080  R1 = 0x003B  R2 = 0x0014  R3 = 0x00F0
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0010  R6 = 0x0005  R7 = 0x000F
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 10 ---
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0018
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0080  R1 = 0x003B  R2 = 0x0080  R3 = 0x00F0
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 150 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 160 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 170 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 180 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 190 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 15 ---
Time: 190 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0022
Time: 190 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 190 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0100  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 190 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 190 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 190 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 200 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 210 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 220 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 230 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 240 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 20 ---
Time: 240 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x002C
Time: 240 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 240 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0050  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 240 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 240 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 240 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 250 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 260 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 270 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 280 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 290 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 25 ---
Time: 290 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0036
Time: 290 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 290 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x00A0  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 290 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 290 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 290 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 300 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 310 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 320 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 330 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 340 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 30 ---
Time: 340 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0040
Time: 340 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 340 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x1000  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 340 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 340 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 340 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 350 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 360 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 370 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 380 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 390 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 35 ---
Time: 390 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x004A
Time: 390 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 390 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x2000  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 390 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 390 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 390 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 400 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 410 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 420 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 430 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 440 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 40 ---
Time: 440 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0054
Time: 440 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 440 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0A00  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 440 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 440 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 440 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 450 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 460 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 470 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 480 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 490 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 45 ---
Time: 490 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x005E
Time: 490 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 490 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x1400  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 490 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 490 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 490 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 500 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 510 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 520 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 530 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 50 ---
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0068
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 550 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 560 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 570 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 580 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 590 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 55 ---
Time: 590 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0072
Time: 590 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 590 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 590 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 590 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 590 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 600 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 610 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 620 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 630 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 640 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 60 ---
Time: 640 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x007C
Time: 640 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 640 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x4000  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 640 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 640 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 640 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 650 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 660 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 670 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 680 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 690 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 65 ---
Time: 690 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0086
Time: 690 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 690 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x8000  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 690 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 690 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 690 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 700 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 710 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 720 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 730 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 740 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 70 ---
Time: 740 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0090
Time: 740 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 740 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 740 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 740 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 740 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 750 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 760 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 770 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 780 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 790 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 75 ---
Time: 790 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x009A
Time: 790 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 790 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 790 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 790 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 790 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 800 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 810 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 820 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 830 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 840 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 80 ---
Time: 840 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x00A4
Time: 840 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 840 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 840 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 840 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 840 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 850 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 860 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 870 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 880 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 890 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 85 ---
Time: 890 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x00AE
Time: 890 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 890 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 890 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 890 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 890 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 900 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 910 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 920 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 930 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 940 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 90 ---
Time: 940 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x00B8
Time: 940 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 940 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 940 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 940 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 940 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 950 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 960 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 970 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 980 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 990 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: --- CYCLE 95 ---
Time: 990 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x00C2
Time: 990 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 990 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 990 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 990 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 990 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [PASS] Sequential PC increment (+2 bytes)
Time: 1 us  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1476.805 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_pipeline_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1476.805 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_pipeline' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mips_pipeline_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_mips_pipeline'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
"xelab -wto 6027e09ee84b49bb802594bb50900659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mips_pipeline_behav xil_defaultlib.tb_mips_pipeline -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6027e09ee84b49bb802594bb50900659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mips_pipeline_behav xil_defaultlib.tb_mips_pipeline -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture rtl of entity xil_defaultlib.IF_ID_reg [if_id_reg_default]
Compiling architecture rtl of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture rtl of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture rtl of entity xil_defaultlib.ID_EX_reg [id_ex_reg_default]
Compiling architecture rtl of entity xil_defaultlib.alu_control [alu_control_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.adder_16bit [adder_16bit_default]
Compiling architecture rtl of entity xil_defaultlib.alu [alu_default]
Compiling architecture rtl of entity xil_defaultlib.EX_MEM_reg [ex_mem_reg_default]
Compiling architecture rtl of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture rtl of entity xil_defaultlib.MEM_WB_reg [mem_wb_reg_default]
Compiling architecture rtl of entity xil_defaultlib.hazard_unit [hazard_unit_default]
Compiling architecture rtl of entity xil_defaultlib.pipelined_cpu [pipelined_cpu_default]
Compiling architecture testbench of entity xil_defaultlib.tb_mips_pipeline
Built simulation snapshot tb_mips_pipeline_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_pipeline_behav -key {Behavioral:sim_1:Functional:tb_mips_pipeline} -tclbatch {tb_mips_pipeline.tcl} -view {C:/Users/mackr/426_Finial/Lab_3_426/top_level_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/mackr/426_Finial/Lab_3_426/top_level_tb_behav.wcfg
source tb_mips_pipeline.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: 
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================================================================================
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   5-STAGE PIPELINED MIPS CPU TESTBENCH
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================================================================================
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: Clock Period: 10000 ps
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: Architecture: IF -> ID -> EX -> MEM -> WB
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: Testing with 16-bit instructions and 8 registers
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================================================================================
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================ CYCLE 0 ================
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0004
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0040  R1 = 0x1010  R2 = 0x000F  R3 = 0x00F0
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0010  R6 = 0x0005  R7 = 0x0000
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [CYCLE 0] [PASS] Sequential PC increment (+2 bytes)
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [CYCLE 1] [PASS] Sequential PC increment (+2 bytes)
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [CYCLE 2] [PASS] Sequential PC increment (+2 bytes)
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [CYCLE 3] [PASS] Sequential PC increment (+2 bytes)
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [CYCLE 4] [PASS] Sequential PC increment (+2 bytes)
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================ CYCLE 5 ================
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x000E
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0080  R1 = 0x003B  R2 = 0x0014  R3 = 0x00F0
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0010  R6 = 0x0005  R7 = 0x000F
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [CYCLE 5] [PASS] Sequential PC increment (+2 bytes)
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [CYCLE 6] [PASS] Sequential PC increment (+2 bytes)
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [CYCLE 7] [PASS] Sequential PC increment (+2 bytes)
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [CYCLE 8] [PASS] Sequential PC increment (+2 bytes)
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [CYCLE 9] [PASS] Sequential PC increment (+2 bytes)
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================ CYCLE 10 ================
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0018
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0080  R1 = 0x003B  R2 = 0x0080  R3 = 0x00F0
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 190 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================ CYCLE 15 ================
Time: 190 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0022
Time: 190 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 190 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0100  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 190 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 190 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 240 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================ CYCLE 20 ================
Time: 240 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x002C
Time: 240 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 240 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0050  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 240 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 240 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 290 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================ CYCLE 25 ================
Time: 290 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0036
Time: 290 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 290 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x00A0  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 290 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 290 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 340 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================ CYCLE 30 ================
Time: 340 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0040
Time: 340 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 340 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x1000  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 340 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 340 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 390 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================ CYCLE 35 ================
Time: 390 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x004A
Time: 390 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 390 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x2000  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 390 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 390 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 440 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================ CYCLE 40 ================
Time: 440 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0054
Time: 440 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 440 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0A00  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 440 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 440 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 490 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================ CYCLE 45 ================
Time: 490 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x005E
Time: 490 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 490 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x1400  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 490 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 490 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================ CYCLE 50 ================
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0068
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 590 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================ CYCLE 55 ================
Time: 590 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0072
Time: 590 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 590 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 590 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 590 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 640 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================ CYCLE 60 ================
Time: 640 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x007C
Time: 640 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 640 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x4000  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 640 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 640 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 690 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================ CYCLE 65 ================
Time: 690 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0086
Time: 690 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 690 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x8000  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 690 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 690 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 740 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================ CYCLE 70 ================
Time: 740 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0090
Time: 740 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 740 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 740 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 740 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 790 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================ CYCLE 75 ================
Time: 790 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x009A
Time: 790 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 790 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 790 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 790 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 840 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================ CYCLE 80 ================
Time: 840 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x00A4
Time: 840 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 840 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 840 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 840 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 890 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================ CYCLE 85 ================
Time: 890 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x00AE
Time: 890 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 890 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 890 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 890 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 940 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================ CYCLE 90 ================
Time: 940 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x00B8
Time: 940 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 940 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 940 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 940 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 990 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================ CYCLE 95 ================
Time: 990 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x00C2
Time: 990 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 990 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 990 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 990 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1476.805 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_pipeline_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1476.805 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_pipeline' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_mips_pipeline_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_mips_pipeline'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
"xelab -wto 6027e09ee84b49bb802594bb50900659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mips_pipeline_behav xil_defaultlib.tb_mips_pipeline -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6027e09ee84b49bb802594bb50900659 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_mips_pipeline_behav xil_defaultlib.tb_mips_pipeline -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.instruction_memory [instruction_memory_default]
Compiling architecture rtl of entity xil_defaultlib.IF_ID_reg [if_id_reg_default]
Compiling architecture rtl of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture rtl of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture rtl of entity xil_defaultlib.ID_EX_reg [id_ex_reg_default]
Compiling architecture rtl of entity xil_defaultlib.alu_control [alu_control_default]
Compiling architecture rtl of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.adder_16bit [adder_16bit_default]
Compiling architecture rtl of entity xil_defaultlib.alu [alu_default]
Compiling architecture rtl of entity xil_defaultlib.EX_MEM_reg [ex_mem_reg_default]
Compiling architecture rtl of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture rtl of entity xil_defaultlib.MEM_WB_reg [mem_wb_reg_default]
Compiling architecture rtl of entity xil_defaultlib.hazard_unit [hazard_unit_default]
Compiling architecture rtl of entity xil_defaultlib.pipelined_cpu [pipelined_cpu_default]
Compiling architecture testbench of entity xil_defaultlib.tb_mips_pipeline
Built simulation snapshot tb_mips_pipeline_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_pipeline_behav -key {Behavioral:sim_1:Functional:tb_mips_pipeline} -tclbatch {tb_mips_pipeline.tcl} -view {C:/Users/mackr/426_Finial/Lab_3_426/top_level_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/mackr/426_Finial/Lab_3_426/top_level_tb_behav.wcfg
source tb_mips_pipeline.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: 
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================================================================================
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   5-STAGE PIPELINED MIPS CPU TESTBENCH
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================================================================================
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: Clock Period: 10000 ps
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: Architecture: IF -> ID -> EX -> MEM -> WB
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: Testing with 16-bit instructions and 8 registers
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================================================================================
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 20 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================ CYCLE 0 ================
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0004
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0040  R1 = 0x1010  R2 = 0x000F  R3 = 0x00F0
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0010  R6 = 0x0005  R7 = 0x0000
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [CYCLE 0] [PASS] Sequential PC increment (+2 bytes)
Time: 40 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [CYCLE 1] [PASS] Sequential PC increment (+2 bytes)
Time: 50 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [CYCLE 2] [PASS] Sequential PC increment (+2 bytes)
Time: 60 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [CYCLE 3] [PASS] Sequential PC increment (+2 bytes)
Time: 70 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [CYCLE 4] [PASS] Sequential PC increment (+2 bytes)
Time: 80 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================ CYCLE 5 ================
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x000E
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0080  R1 = 0x003B  R2 = 0x0014  R3 = 0x00F0
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0010  R6 = 0x0005  R7 = 0x000F
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [CYCLE 5] [PASS] Sequential PC increment (+2 bytes)
Time: 90 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [CYCLE 6] [PASS] Sequential PC increment (+2 bytes)
Time: 100 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [CYCLE 7] [PASS] Sequential PC increment (+2 bytes)
Time: 110 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [CYCLE 8] [PASS] Sequential PC increment (+2 bytes)
Time: 120 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   [CYCLE 9] [PASS] Sequential PC increment (+2 bytes)
Time: 130 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================ CYCLE 10 ================
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0018
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0080  R1 = 0x003B  R2 = 0x0080  R3 = 0x00F0
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 140 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 190 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================ CYCLE 15 ================
Time: 190 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0022
Time: 190 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 190 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0100  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 190 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 190 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 240 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================ CYCLE 20 ================
Time: 240 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x002C
Time: 240 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 240 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0050  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 240 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 240 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 290 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================ CYCLE 25 ================
Time: 290 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0036
Time: 290 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 290 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x00A0  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 290 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 290 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 340 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================ CYCLE 30 ================
Time: 340 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0040
Time: 340 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 340 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x1000  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 340 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 340 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 390 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================ CYCLE 35 ================
Time: 390 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x004A
Time: 390 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 390 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x2000  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 390 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 390 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 440 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================ CYCLE 40 ================
Time: 440 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0054
Time: 440 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 440 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0A00  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 440 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 440 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 490 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================ CYCLE 45 ================
Time: 490 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x005E
Time: 490 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 490 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x1400  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 490 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 490 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================ CYCLE 50 ================
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0068
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 540 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 590 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================ CYCLE 55 ================
Time: 590 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0072
Time: 590 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 590 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 590 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 590 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 640 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================ CYCLE 60 ================
Time: 640 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x007C
Time: 640 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 640 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x4000  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 640 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 640 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 690 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================ CYCLE 65 ================
Time: 690 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0086
Time: 690 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 690 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x8000  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 690 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 690 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 740 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================ CYCLE 70 ================
Time: 740 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x0090
Time: 740 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 740 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 740 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 740 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 790 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================ CYCLE 75 ================
Time: 790 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x009A
Time: 790 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 790 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 790 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 790 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 840 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================ CYCLE 80 ================
Time: 840 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x00A4
Time: 840 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 840 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 840 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 840 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 890 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================ CYCLE 85 ================
Time: 890 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x00AE
Time: 890 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 890 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 890 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 890 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 940 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================ CYCLE 90 ================
Time: 940 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x00B8
Time: 940 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 940 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 940 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 940 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: 
Time: 990 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note: ================ CYCLE 95 ================
Time: 990 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   PC: 0x00C2
Time: 990 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:   Registers:
Time: 990 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R0 = 0x0000  R1 = 0x003B  R2 = 0x0080  R3 = 0x0001
Time: 990 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
Note:     R4 = 0x0000  R5 = 0x0020  R6 = 0x0005  R7 = 0x000F
Time: 990 ns  Iteration: 0  Process: /tb_mips_pipeline/stim_process  File: C:/Users/mackr/426_Finial/Lab_3_426/Lab_3_426.srcs/sources_1/new/tb_pipelined_cpu.vhd
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1476.805 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_pipeline_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1476.805 ; gain = 0.000
