\doxysubsubsubsection{ADC External Trigger Source Regular}
\hypertarget{group__ADC__External__trigger__Source__Regular}{}\label{group__ADC__External__trigger__Source__Regular}\index{ADC External Trigger Source Regular@{ADC External Trigger Source Regular}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{group__ADC__External__trigger__Source__Regular_ga7d49b9a93e2452633d650a5bfd2cce23}\label{group__ADC__External__trigger__Source__Regular_ga7d49b9a93e2452633d650a5bfd2cce23} 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T1\+\_\+\+CC1}~0x00000000U
\item 
\Hypertarget{group__ADC__External__trigger__Source__Regular_gaf40cf21366c12d956241193bca60b1f9}\label{group__ADC__External__trigger__Source__Regular_gaf40cf21366c12d956241193bca60b1f9} 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T1\+\_\+\+CC2}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}})
\item 
\Hypertarget{group__ADC__External__trigger__Source__Regular_ga3f562fb50959d72533aecd761175521a}\label{group__ADC__External__trigger__Source__Regular_ga3f562fb50959d72533aecd761175521a} 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T1\+\_\+\+CC3}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}})
\item 
\Hypertarget{group__ADC__External__trigger__Source__Regular_ga0b64a9b8ac627c2ca770622c8ada41e6}\label{group__ADC__External__trigger__Source__Regular_ga0b64a9b8ac627c2ca770622c8ada41e6} 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T2\+\_\+\+CC2}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))
\item 
\Hypertarget{group__ADC__External__trigger__Source__Regular_gabcb1bb78d08450860cd42071ba35a56d}\label{group__ADC__External__trigger__Source__Regular_gabcb1bb78d08450860cd42071ba35a56d} 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T2\+\_\+\+CC3}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}})
\item 
\Hypertarget{group__ADC__External__trigger__Source__Regular_ga44ce0b71a1a4d92f40a8e89f550f63b7}\label{group__ADC__External__trigger__Source__Regular_ga44ce0b71a1a4d92f40a8e89f550f63b7} 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T2\+\_\+\+CC4}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))
\item 
\Hypertarget{group__ADC__External__trigger__Source__Regular_gaa964f17f527400095888ca28c65507c4}\label{group__ADC__External__trigger__Source__Regular_gaa964f17f527400095888ca28c65507c4} 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T2\+\_\+\+TRGO}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}}))
\item 
\Hypertarget{group__ADC__External__trigger__Source__Regular_ga4f84a7fbf7565ad81837cce418ed5ef1}\label{group__ADC__External__trigger__Source__Regular_ga4f84a7fbf7565ad81837cce418ed5ef1} 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T3\+\_\+\+CC1}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))
\item 
\Hypertarget{group__ADC__External__trigger__Source__Regular_ga41bef7b6bfdb6641a97e89aa4abc405e}\label{group__ADC__External__trigger__Source__Regular_ga41bef7b6bfdb6641a97e89aa4abc405e} 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T3\+\_\+\+TRGO}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}})
\item 
\Hypertarget{group__ADC__External__trigger__Source__Regular_gae0e57ccf3d178e6819ce32c0124e4f0f}\label{group__ADC__External__trigger__Source__Regular_gae0e57ccf3d178e6819ce32c0124e4f0f} 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T4\+\_\+\+CC4}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))
\item 
\Hypertarget{group__ADC__External__trigger__Source__Regular_gad474f8d17ad214675d0a62e339307449}\label{group__ADC__External__trigger__Source__Regular_gad474f8d17ad214675d0a62e339307449} 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T5\+\_\+\+CC1}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}}))
\item 
\Hypertarget{group__ADC__External__trigger__Source__Regular_ga2a098ab1825220ce4f59073455484547}\label{group__ADC__External__trigger__Source__Regular_ga2a098ab1825220ce4f59073455484547} 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T5\+\_\+\+CC2}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))
\item 
\Hypertarget{group__ADC__External__trigger__Source__Regular_gac48d2bf5290afcd69b8defba22e512a3}\label{group__ADC__External__trigger__Source__Regular_gac48d2bf5290afcd69b8defba22e512a3} 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T5\+\_\+\+CC3}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}}))
\item 
\Hypertarget{group__ADC__External__trigger__Source__Regular_ga1ea473c8dbe5c56de8942d7c73e5c015}\label{group__ADC__External__trigger__Source__Regular_ga1ea473c8dbe5c56de8942d7c73e5c015} 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T8\+\_\+\+CC1}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}))
\item 
\Hypertarget{group__ADC__External__trigger__Source__Regular_ga2f028c039bf5b5ec1859698cca758a77}\label{group__ADC__External__trigger__Source__Regular_ga2f028c039bf5b5ec1859698cca758a77} 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+T8\+\_\+\+TRGO}~((uint32\+\_\+t)(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}}))
\item 
\Hypertarget{group__ADC__External__trigger__Source__Regular_ga2499394ad2c3b3c65de9458c354cdf42}\label{group__ADC__External__trigger__Source__Regular_ga2499394ad2c3b3c65de9458c354cdf42} 
\#define {\bfseries ADC\+\_\+\+EXTERNALTRIGCONV\+\_\+\+Ext\+\_\+\+IT11}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d1054d6cd017e305cf6e8a864ce96c8}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL}})
\item 
\Hypertarget{group__ADC__External__trigger__Source__Regular_ga349ec6a1c2a362fba718cbfd068e50dc}\label{group__ADC__External__trigger__Source__Regular_ga349ec6a1c2a362fba718cbfd068e50dc} 
\#define {\bfseries ADC\+\_\+\+SOFTWARE\+\_\+\+START}~((uint32\+\_\+t)\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6d1054d6cd017e305cf6e8a864ce96c8}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL}} + 1U)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
