$date
	Mon Apr 24 20:43:25 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test_contador $end
$var wire 1 ! Q $end
$var reg 1 " clear $end
$var reg 1 # clock $end
$var reg 1 $ contador $end
$scope module dut $end
$var wire 1 # clock $end
$var wire 1 " reset $end
$var reg 1 ! Q $end
$var reg 3 % contador [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
0$
1#
1"
0!
$end
#5
1$
#10
0"
#20
0#
#30
b1 %
1#
#40
0#
#50
b10 %
1#
#60
0#
#70
b11 %
1#
#80
0#
#90
b100 %
1!
1#
#100
0#
#110
b101 %
1#
#120
0#
#130
b110 %
1#
#140
0#
#150
b111 %
1#
#160
0#
#170
1#
