# EDA Tools supporting SystemC

This page gives an overview of electronics design automation tools and technologies supporting SystemC. 

Please [let us know][issues] if an EDA tool or technology is missing or needs update.

## Industry Supported Tools

| Name          | Company     | Description                                            |
| :------------ | :---------- | :----------------------------------------------------- |
| [360 DV-SC][17] | [Onespin][onespin] | Formal verification of algorithmic and HLS models |
| [Active HDL][14] | [Aldec][aldec] | Windows based integrated FPGA Design Creation and Simulation solution |
| [Catapult HLS][11] | [Siemens EDA][siemens] | High-level synthesis of C/C++ or SystemC descriptions to RTL |
| [CoFluent][18] | [Intel][intel] | System modeling and simulation solution to analyze performance properties |
| [CyberWorkBench][15] | [NEC][nec] | High-level synthesis of C/C++ or SystemC descriptions to RTL |
| [COSIDE][1]   | [COSEDA][coseda]  | Integrated design environment for heterogeneous system modeling using SystemC and SystemC-AMS |
| [Helium][4] | [Cadence][cnds] | Integrated design environment to enable early pre-silicon software bring-up and concurrent hardware/software co-verification |
| [Platform Architect][2] | [Synopsys][snps] | SystemC TLM 2.0 based graphical environment for early analysis and optimization of multicore SoC architectures for performance and power |
| [Questa][6] | [Siemens EDA][siemens] | Multi-language simulation environment supporting Verilog, SystemVerilog, VHDL, and SystemC |
| [Riviera-PRO][20] | [Aldec][aldec] | Multi-language simulation environment supporting Verilog, SystemVerilog, VHDL, and SystemC |
| [Simulink Coder][16] | [Mathworks][mathworks] | SystemC/TLM component generator using the Simulink Coder |
| [SIM-V][19] | [MachineWare][machineware] | RISC-V full system simulator with SystemC TLM-2.0 interfaces |
| [Stratus HLS][12] | [Cadence][cnds] | High-level synthesis of C/C++ or SystemC descriptions to RTL |
| [Tina][13] | [DesignSoft][tina] | Circuit Simulator for Analog, Digital, MCU and RF Circuits |
| [VCS][9] | [Synopsys][snps] | Multi-language simulation environment supporting Verilog, SystemVerilog, VHDL, and SystemC |
| [Virtualizer][3] | [Synopsys][snps] | Integrated design environment for the development and deployment of virtual prototypes |
| [Vista][5] | [Siemens EDA][siemens] | Integrated design environment for virtual prototyping, debugging, and analyzing of complex systems |
| [VLAB][8] | [ASTC][vlab] | Simulation environment to enable virtualization of embedded products, driving rapid design iterations across hardware and software |
| [Xcelium][7] | [Cadence][cnds] | Multi-language simulation environment supporting Verilog, SystemVerilog, VHDL, and SystemC |

*All trademarks and trade names are the property of their respective owners*


[1]: https://www.coseda-tech.com/coside-overview
[2]: https://www.synopsys.com/verification/virtual-prototyping/platform-architect.html
[3]: https://www.synopsys.com/verification/virtual-prototyping/virtualizer.html
[4]: https://www.cadence.com/en_US/home/tools/system-design-and-verification/helium-virtual-and-hybrid-studio.html
[5]: https://eda.sw.siemens.com/en-US/ic/vista-virtual-prototyping/
[6]: https://eda.sw.siemens.com/en-US/ic/questa/simulation/advanced-simulator/
[7]: https://www.cadence.com/en_US/home/tools/system-design-and-verification/simulation-and-testbench-verification/xcelium-simulator.html
[8]: https://vlabworks.com/
[9]: https://www.synopsys.com/verification/simulation/vcs.html
[10]: https://www.xilinx.com/products/design-tools/vivado.html
[11]: https://eda.sw.siemens.com/en-US/ic/ic-design/high-level-synthesis-and-verification-platform/
[12]: https://www.cadence.com/ko_KR/home/tools/digital-design-and-signoff/synthesis/stratus-high-level-synthesis.html
[13]: https://www.tina.com/systemc/
[14]: https://www.aldec.com/en/products/fpga_simulation/active-hdl
[15]: https://www.nec.com/en/global/prod/cwb/index.html?
[16]: https://www.mathworks.com/help/hdlverifier/ug/getting-started-with-tlm-generator.html
[17]: https://www.onespin.com/solutions/functional-correctness
[18]: https://www.intel.com/content/www/us/en/cofluent/overview.html
[19]: https://www.machineware.de/#simvcompute
[20]: https://www.aldec.com/en/products/functional_verification/riviera-pro

[accellera]: https://accellera.org/
[aldec]: https://www.aldec.com/
[cnds]: https://www.cadence.com/
[coseda]: https://www.coseda-tech.com
[intel]: https://www.intel.com/
[siemens]: https://eda.sw.siemens.com/
[snps]: https://www.synopsys.com/
[tina]: https://www.tina.com/
[vlab]: https://vlabworks.com/
[xlx]: https://www.xilinx.com/
[machineware]: https://www.machineware.de/
[mathworks]: https://www.mathworks.com/
[nec]: https://www.nec.com/
[onespin]: https://www.onespin.com/

[issues]: https://github.com/accellera-official/systemc.org/issues 
