--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay (setup path):     5.400ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.400ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y46.YQ      Tcklo                 0.596   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X92Y47.F4      net (fanout=1)        0.312   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X92Y47.X       Tilo                  0.601   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X90Y47.G3      net (fanout=2)        0.730   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X90Y47.X       Tif5x                 0.853   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X88Y48.G4      net (fanout=1)        0.343   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X88Y48.X       Tif5x                 0.853   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X89Y49.F3      net (fanout=1)        0.510   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X89Y49.CLK     Tfck                  0.602   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.400ns (3.505ns logic, 1.895ns route)
                                                       (64.9% logic, 35.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.134ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.134ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y46.YQ      Tcklo                 0.596   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X92Y47.F4      net (fanout=1)        0.312   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X92Y47.X       Tilo                  0.601   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X92Y46.BY      net (fanout=2)        0.345   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X92Y46.CLK     Tdick                 0.280   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.134ns (1.477ns logic, 0.657ns route)
                                                       (69.2% logic, 30.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.564ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.564ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y46.YQ      Tcklo                 0.596   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X92Y47.F4      net (fanout=1)        0.312   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X92Y47.CLK     Tfck                  0.656   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.564ns (1.252ns logic, 0.312ns route)
                                                       (80.1% logic, 19.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------
Delay (hold path):      1.165ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.165ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y46.YQ      Tcklo                 0.477   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X92Y47.F4      net (fanout=1)        0.250   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X92Y47.CLK     Tckf        (-Th)    -0.438   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.165ns (0.915ns logic, 0.250ns route)
                                                       (78.5% logic, 21.5% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.621ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.621ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y46.YQ      Tcklo                 0.477   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X92Y47.F4      net (fanout=1)        0.250   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X92Y47.X       Tilo                  0.481   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X92Y46.BY      net (fanout=2)        0.276   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X92Y46.CLK     Tckdi       (-Th)    -0.137   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.621ns (1.095ns logic, 0.526ns route)
                                                       (67.6% logic, 32.4% route)

--------------------------------------------------------------------------------
Delay (hold path):      4.244ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.244ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y46.YQ      Tcklo                 0.477   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X92Y47.F4      net (fanout=1)        0.250   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X92Y47.X       Tilo                  0.481   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X90Y47.G3      net (fanout=2)        0.584   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X90Y47.X       Tif5x                 0.682   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X88Y48.G4      net (fanout=1)        0.274   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X88Y48.X       Tif5x                 0.682   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X89Y49.F3      net (fanout=1)        0.408   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X89Y49.CLK     Tckf        (-Th)    -0.406   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.244ns (2.728ns logic, 1.516ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay (setup path):     6.365ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      6.365ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y85.YQ     Tcko                  0.524   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X105Y103.F2    net (fanout=2)        1.481   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X105Y103.X     Tilo                  0.562   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X94Y56.G1      net (fanout=10)       2.147   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X94Y56.Y       Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X95Y46.CLK     net (fanout=4)        1.035   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      6.365ns (1.702ns logic, 4.663ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.906ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.906ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y80.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X95Y57.F4      net (fanout=10)       2.022   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X95Y57.X       Tilo                  0.562   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X94Y56.G4      net (fanout=1)        0.075   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X94Y56.Y       Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X95Y46.CLK     net (fanout=4)        1.035   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.906ns (1.774ns logic, 3.132ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.852ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.852ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y79.YQ     Tcko                  0.524   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X95Y57.F2      net (fanout=10)       2.040   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X95Y57.X       Tilo                  0.562   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X94Y56.G4      net (fanout=1)        0.075   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X94Y56.Y       Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X95Y46.CLK     net (fanout=4)        1.035   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.852ns (1.702ns logic, 3.150ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.836ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.836ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y79.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X101Y72.G1     net (fanout=3)        0.706   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X101Y72.Y      Tilo                  0.561   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X94Y56.G3      net (fanout=9)        1.322   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X94Y56.Y       Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X95Y46.CLK     net (fanout=4)        1.035   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.836ns (1.773ns logic, 3.063ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.744ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.744ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y85.YQ     Tcko                  0.524   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X101Y85.G3     net (fanout=5)        0.638   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X101Y85.Y      Tilo                  0.561   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X94Y56.G2      net (fanout=10)       1.370   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X94Y56.Y       Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X95Y46.CLK     net (fanout=4)        1.035   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.744ns (1.701ns logic, 3.043ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.698ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.698ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y80.XQ     Tcko                  0.521   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X95Y57.F1      net (fanout=10)       1.889   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X95Y57.X       Tilo                  0.562   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X94Y56.G4      net (fanout=1)        0.075   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X94Y56.Y       Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X95Y46.CLK     net (fanout=4)        1.035   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.698ns (1.699ns logic, 2.999ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.681ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.681ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y85.XQ     Tcko                  0.495   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X101Y85.G4     net (fanout=4)        0.604   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X101Y85.Y      Tilo                  0.561   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X94Y56.G2      net (fanout=10)       1.370   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X94Y56.Y       Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X95Y46.CLK     net (fanout=4)        1.035   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.681ns (1.672ns logic, 3.009ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.661ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.661ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y84.YQ     Tcko                  0.524   U_icon_pro/U0/U_ICON/iCORE_ID<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X101Y85.G1     net (fanout=5)        0.555   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X101Y85.Y      Tilo                  0.561   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X94Y56.G2      net (fanout=10)       1.370   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X94Y56.Y       Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X95Y46.CLK     net (fanout=4)        1.035   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.661ns (1.701ns logic, 2.960ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.656ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.656ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y79.XQ     Tcko                  0.521   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X101Y72.G3     net (fanout=4)        0.601   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X101Y72.Y      Tilo                  0.561   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X94Y56.G3      net (fanout=9)        1.322   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X94Y56.Y       Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X95Y46.CLK     net (fanout=4)        1.035   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.656ns (1.698ns logic, 2.958ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.557ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.557ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y84.XQ     Tcko                  0.495   U_icon_pro/U0/U_ICON/iCORE_ID<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X101Y85.G2     net (fanout=5)        0.480   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X101Y85.Y      Tilo                  0.561   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X94Y56.G2      net (fanout=10)       1.370   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X94Y56.Y       Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X95Y46.CLK     net (fanout=4)        1.035   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.557ns (1.672ns logic, 2.885ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.172ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.172ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y79.XQ     Tcko                  0.495   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X95Y57.F3      net (fanout=10)       1.389   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X95Y57.X       Tilo                  0.562   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X94Y56.G4      net (fanout=1)        0.075   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X94Y56.Y       Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X95Y46.CLK     net (fanout=4)        1.035   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.172ns (1.673ns logic, 2.499ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.381ns.
--------------------------------------------------------------------------------
Slack (setup paths):    13.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.381ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y144.YQ    Tcko                  0.524   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X113Y144.BY    net (fanout=7)        0.610   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X113Y144.CLK   Tdick                 0.247   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.381ns (0.771ns logic, 0.610ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------
Slack (hold path):      1.029ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.029ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y144.YQ    Tcko                  0.419   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X113Y144.BY    net (fanout=7)        0.488   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X113Y144.CLK   Tckdi       (-Th)    -0.122   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.029ns (0.541ns logic, 0.488ns route)
                                                       (52.6% logic, 47.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     8.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.478ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y14.YQ      Tcko                  0.596   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X62Y14.BX      net (fanout=2)        0.645   ftop/clkN210/unlock2
    SLICE_X62Y14.CLK     Tdick                 0.237   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.478ns (0.833ns logic, 0.645ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.959ns (Levels of Logic = 1)
  Clock Path Skew:      0.543ns (0.611 - 0.068)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y11.YQ      Tcko                  0.524   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X62Y14.G3      net (fanout=1)        0.764   ftop/clkN210/locked_d
    SLICE_X62Y14.CLK     Tgck                  0.671   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.959ns (1.195ns logic, 0.764ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.770ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.480ns (Levels of Logic = 1)
  Clock Path Skew:      0.710ns (0.764 - 0.054)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y11.YQ      Tcko                  0.419   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X62Y14.G3      net (fanout=1)        0.611   ftop/clkN210/locked_d
    SLICE_X62Y14.CLK     Tckg        (-Th)    -0.450   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.480ns (0.869ns logic, 0.611ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.095ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y14.YQ      Tcko                  0.477   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X62Y14.BX      net (fanout=2)        0.516   ftop/clkN210/unlock2
    SLICE_X62Y14.CLK     Tckdi       (-Th)    -0.102   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.095ns (0.579ns logic, 0.516ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X62Y14.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X62Y14.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X62Y14.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X62Y14.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X62Y14.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X62Y14.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X57Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X57Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X57Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X83Y58.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X83Y58.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X83Y58.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 14.653ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.347ns (187.021MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 3205.800ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 3225.800ns (0.310MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13684 paths analyzed, 2002 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.921ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.821ns (Levels of Logic = 6)
  Clock Path Skew:      -0.100ns (0.351 - 0.451)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y160.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_emitFCS<1>
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_0
    SLICE_X102Y158.G1    net (fanout=27)       0.678   ftop/gbe0/gmac/gmac/txRS_emitFCS<0>
    SLICE_X102Y158.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N36
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X102Y159.F1    net (fanout=8)        0.836   ftop/gbe0/gmac/gmac/N29
    SLICE_X102Y159.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X101Y158.G3    net (fanout=4)        0.335   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X101Y158.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X101Y161.G3    net (fanout=11)       0.419   ftop/gbe0/gmac/gmac/N2
    SLICE_X101Y161.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X98Y156.G2     net (fanout=6)        0.835   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X98Y156.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>1
    SLICE_X97Y162.G4     net (fanout=5)        0.566   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>
    SLICE_X97Y162.CLK    Tgck                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<26>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      7.821ns (4.152ns logic, 3.669ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.805ns (Levels of Logic = 6)
  Clock Path Skew:      -0.110ns (0.341 - 0.451)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y160.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_emitFCS<1>
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_0
    SLICE_X102Y158.G1    net (fanout=27)       0.678   ftop/gbe0/gmac/gmac/txRS_emitFCS<0>
    SLICE_X102Y158.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N36
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X102Y159.F1    net (fanout=8)        0.836   ftop/gbe0/gmac/gmac/N29
    SLICE_X102Y159.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X101Y158.G3    net (fanout=4)        0.335   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X101Y158.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X101Y161.G3    net (fanout=11)       0.419   ftop/gbe0/gmac/gmac/N2
    SLICE_X101Y161.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X98Y156.G2     net (fanout=6)        0.835   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X98Y156.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>1
    SLICE_X101Y160.F3    net (fanout=5)        0.549   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>
    SLICE_X101Y160.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<15>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_15
    -------------------------------------------------  ---------------------------
    Total                                      7.805ns (4.153ns logic, 3.652ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.761ns (Levels of Logic = 6)
  Clock Path Skew:      -0.115ns (0.336 - 0.451)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y160.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_emitFCS<1>
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_0
    SLICE_X102Y158.G1    net (fanout=27)       0.678   ftop/gbe0/gmac/gmac/txRS_emitFCS<0>
    SLICE_X102Y158.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N36
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X102Y159.F1    net (fanout=8)        0.836   ftop/gbe0/gmac/gmac/N29
    SLICE_X102Y159.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X101Y158.G3    net (fanout=4)        0.335   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X101Y158.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X99Y159.G3     net (fanout=11)       0.421   ftop/gbe0/gmac/gmac/N2
    SLICE_X99Y159.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X96Y160.G4     net (fanout=4)        0.406   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X96Y160.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_rw_ETC___d362<26>1
    SLICE_X101Y159.F2    net (fanout=7)        0.932   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<0>
    SLICE_X101Y159.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<5>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.761ns (4.153ns logic, 3.608ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.787ns (Levels of Logic = 7)
  Clock Path Skew:      -0.087ns (0.351 - 0.438)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y158.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X104Y159.G3    net (fanout=5)        0.474   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X104Y159.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X104Y159.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X104Y159.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X102Y159.F2    net (fanout=10)       0.363   ftop/gbe0/gmac/gmac/N34
    SLICE_X102Y159.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X101Y158.G3    net (fanout=4)        0.335   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X101Y158.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X101Y161.G3    net (fanout=11)       0.419   ftop/gbe0/gmac/gmac/N2
    SLICE_X101Y161.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X98Y156.G2     net (fanout=6)        0.835   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X98Y156.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>1
    SLICE_X97Y162.G4     net (fanout=5)        0.566   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>
    SLICE_X97Y162.CLK    Tgck                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<26>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      7.787ns (4.753ns logic, 3.034ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.771ns (Levels of Logic = 7)
  Clock Path Skew:      -0.097ns (0.341 - 0.438)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y158.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X104Y159.G3    net (fanout=5)        0.474   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X104Y159.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X104Y159.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X104Y159.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X102Y159.F2    net (fanout=10)       0.363   ftop/gbe0/gmac/gmac/N34
    SLICE_X102Y159.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X101Y158.G3    net (fanout=4)        0.335   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X101Y158.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X101Y161.G3    net (fanout=11)       0.419   ftop/gbe0/gmac/gmac/N2
    SLICE_X101Y161.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X98Y156.G2     net (fanout=6)        0.835   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X98Y156.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>1
    SLICE_X101Y160.F3    net (fanout=5)        0.549   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>
    SLICE_X101Y160.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<15>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_15
    -------------------------------------------------  ---------------------------
    Total                                      7.771ns (4.754ns logic, 3.017ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_inF/data0_reg_9 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data0_reg_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.831ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.411 - 0.441)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_inF/data0_reg_9 to ftop/gbe0/gmac/rxfun_outF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y153.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_9
    SLICE_X110Y151.G2    net (fanout=8)        0.610   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
    SLICE_X110Y151.Y     Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ_SW2
    SLICE_X110Y151.F4    net (fanout=1)        0.530   ftop/gbe0/gmac/rxfun_outF_ENQ_SW2/O
    SLICE_X110Y151.X     Tilo                  0.601   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X105Y147.G2    net (fanout=7)        1.054   ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X105Y147.Y     Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF/N2
                                                       ftop/gbe0/gmac/rxfun_outF/d0h1
    SLICE_X109Y141.G3    net (fanout=40)       1.376   ftop/gbe0/gmac/rxfun_outF/d0h
    SLICE_X109Y141.Y     Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF/N4
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_or0000<6>_SW0
    SLICE_X111Y138.SR    net (fanout=1)        0.965   ftop/gbe0/gmac/rxfun_outF/N6
    SLICE_X111Y138.CLK   Tsrck                 0.433   ftop/gbe0/gmac/rxfun_outF_D_OUT<6>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      7.831ns (3.296ns logic, 4.535ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_inF/data0_reg_9 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data0_reg_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.854ns (Levels of Logic = 4)
  Clock Path Skew:      0.011ns (0.452 - 0.441)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_inF/data0_reg_9 to ftop/gbe0/gmac/rxfun_outF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y153.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_9
    SLICE_X110Y151.G2    net (fanout=8)        0.610   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
    SLICE_X110Y151.Y     Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ_SW2
    SLICE_X110Y151.F4    net (fanout=1)        0.530   ftop/gbe0/gmac/rxfun_outF_ENQ_SW2/O
    SLICE_X110Y151.X     Tilo                  0.601   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X105Y147.G2    net (fanout=7)        1.054   ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X105Y147.Y     Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF/N2
                                                       ftop/gbe0/gmac/rxfun_outF/d0h1
    SLICE_X107Y138.F3    net (fanout=40)       1.392   ftop/gbe0/gmac/rxfun_outF/d0h
    SLICE_X107Y138.X     Tilo                  0.562   ftop/gbe0/gmac/rxfun_outF/N70
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_or0000<13>_SW0
    SLICE_X106Y139.SR    net (fanout=1)        0.971   ftop/gbe0/gmac/rxfun_outF/N70
    SLICE_X106Y139.CLK   Tsrck                 0.433   ftop/gbe0/gmac/rxfun_outF_D_OUT<13>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      7.854ns (3.297ns logic, 4.557ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_inF/data0_reg_9 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data0_reg_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.742ns (Levels of Logic = 4)
  Clock Path Skew:      -0.096ns (0.345 - 0.441)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_inF/data0_reg_9 to ftop/gbe0/gmac/rxfun_outF/data0_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y153.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_9
    SLICE_X110Y151.G2    net (fanout=8)        0.610   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
    SLICE_X110Y151.Y     Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ_SW2
    SLICE_X110Y151.F4    net (fanout=1)        0.530   ftop/gbe0/gmac/rxfun_outF_ENQ_SW2/O
    SLICE_X110Y151.X     Tilo                  0.601   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X104Y149.G2    net (fanout=7)        0.817   ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X104Y149.Y     Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF/N01
                                                       ftop/gbe0/gmac/rxfun_outF/d0di1
    SLICE_X100Y145.G4    net (fanout=40)       1.414   ftop/gbe0/gmac/rxfun_outF/d0di
    SLICE_X100Y145.Y     Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF/N42
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_or0000<25>_SW0
    SLICE_X101Y144.SR    net (fanout=1)        0.965   ftop/gbe0/gmac/rxfun_outF/N44
    SLICE_X101Y144.CLK   Tsrck                 0.433   ftop/gbe0/gmac/rxfun_outF_D_OUT<25>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_25
    -------------------------------------------------  ---------------------------
    Total                                      7.742ns (3.406ns logic, 4.336ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.727ns (Levels of Logic = 7)
  Clock Path Skew:      -0.102ns (0.336 - 0.438)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y158.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X104Y159.G3    net (fanout=5)        0.474   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X104Y159.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X104Y159.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X104Y159.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X102Y159.F2    net (fanout=10)       0.363   ftop/gbe0/gmac/gmac/N34
    SLICE_X102Y159.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X101Y158.G3    net (fanout=4)        0.335   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X101Y158.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X99Y159.G3     net (fanout=11)       0.421   ftop/gbe0/gmac/gmac/N2
    SLICE_X99Y159.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X96Y160.G4     net (fanout=4)        0.406   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X96Y160.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_rw_ETC___d362<26>1
    SLICE_X101Y159.F2    net (fanout=7)        0.932   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<0>
    SLICE_X101Y159.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<5>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.727ns (4.754ns logic, 2.973ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.705ns (Levels of Logic = 6)
  Clock Path Skew:      -0.115ns (0.336 - 0.451)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y160.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_emitFCS<1>
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_0
    SLICE_X102Y158.G1    net (fanout=27)       0.678   ftop/gbe0/gmac/gmac/txRS_emitFCS<0>
    SLICE_X102Y158.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N36
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X102Y159.F1    net (fanout=8)        0.836   ftop/gbe0/gmac/gmac/N29
    SLICE_X102Y159.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X101Y158.G3    net (fanout=4)        0.335   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X101Y158.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X101Y161.F3    net (fanout=11)       0.396   ftop/gbe0/gmac/gmac/N2
    SLICE_X101Y161.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>1
    SLICE_X96Y160.G2     net (fanout=5)        0.374   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
    SLICE_X96Y160.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_rw_ETC___d362<26>1
    SLICE_X101Y159.F2    net (fanout=7)        0.932   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<0>
    SLICE_X101Y159.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<5>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.705ns (4.154ns logic, 3.551ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.671ns (Levels of Logic = 7)
  Clock Path Skew:      -0.140ns (0.311 - 0.451)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y160.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_emitFCS<1>
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_0
    SLICE_X102Y158.G1    net (fanout=27)       0.678   ftop/gbe0/gmac/gmac/txRS_emitFCS<0>
    SLICE_X102Y158.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N36
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X102Y159.F1    net (fanout=8)        0.836   ftop/gbe0/gmac/gmac/N29
    SLICE_X102Y159.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X101Y158.G3    net (fanout=4)        0.335   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X101Y158.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X99Y158.G4     net (fanout=11)       0.463   ftop/gbe0/gmac/gmac/N2
    SLICE_X99Y158.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X98Y159.G2     net (fanout=2)        0.109   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X98Y159.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X98Y159.F3     net (fanout=10)       0.090   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X98Y159.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X98Y156.F2     net (fanout=4)        0.352   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X98Y156.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.671ns (4.808ns logic, 2.863ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.698ns (Levels of Logic = 7)
  Clock Path Skew:      -0.107ns (0.344 - 0.451)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y160.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_emitFCS<1>
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_0
    SLICE_X102Y158.G1    net (fanout=27)       0.678   ftop/gbe0/gmac/gmac/txRS_emitFCS<0>
    SLICE_X102Y158.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N36
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X102Y159.F1    net (fanout=8)        0.836   ftop/gbe0/gmac/gmac/N29
    SLICE_X102Y159.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X101Y158.G3    net (fanout=4)        0.335   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X101Y158.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X99Y159.G3     net (fanout=11)       0.421   ftop/gbe0/gmac/gmac/N2
    SLICE_X99Y159.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X97Y161.G3     net (fanout=4)        0.617   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X97Y161.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N42
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<10>21
    SLICE_X97Y161.F4     net (fanout=3)        0.062   ftop/gbe0/gmac/gmac/txRS_crc/N16
    SLICE_X97Y161.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N42
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<9>_SW0_SW0
    SLICE_X96Y161.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/txRS_crc/N42
    SLICE_X96Y161.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      7.698ns (4.714ns logic, 2.984ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.699ns (Levels of Logic = 7)
  Clock Path Skew:      -0.087ns (0.351 - 0.438)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y158.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X104Y159.G1    net (fanout=5)        0.487   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X104Y159.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X104Y159.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X104Y159.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X102Y159.F2    net (fanout=10)       0.363   ftop/gbe0/gmac/gmac/N34
    SLICE_X102Y159.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X101Y158.G3    net (fanout=4)        0.335   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X101Y158.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X101Y161.G3    net (fanout=11)       0.419   ftop/gbe0/gmac/gmac/N2
    SLICE_X101Y161.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X98Y156.G2     net (fanout=6)        0.835   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X98Y156.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>1
    SLICE_X97Y162.G4     net (fanout=5)        0.566   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>
    SLICE_X97Y162.CLK    Tgck                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<26>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      7.699ns (4.652ns logic, 3.047ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.693ns (Levels of Logic = 7)
  Clock Path Skew:      -0.087ns (0.351 - 0.438)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y158.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X104Y159.G4    net (fanout=5)        0.452   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X104Y159.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X104Y159.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X104Y159.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X102Y159.F2    net (fanout=10)       0.363   ftop/gbe0/gmac/gmac/N34
    SLICE_X102Y159.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X101Y158.G3    net (fanout=4)        0.335   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X101Y158.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X101Y161.G3    net (fanout=11)       0.419   ftop/gbe0/gmac/gmac/N2
    SLICE_X101Y161.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X98Y156.G2     net (fanout=6)        0.835   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X98Y156.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>1
    SLICE_X97Y162.G4     net (fanout=5)        0.566   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>
    SLICE_X97Y162.CLK    Tgck                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<26>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      7.693ns (4.681ns logic, 3.012ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.680ns (Levels of Logic = 6)
  Clock Path Skew:      -0.100ns (0.351 - 0.451)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y160.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_emitFCS<1>
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_0
    SLICE_X102Y158.G1    net (fanout=27)       0.678   ftop/gbe0/gmac/gmac/txRS_emitFCS<0>
    SLICE_X102Y158.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N36
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X102Y159.F1    net (fanout=8)        0.836   ftop/gbe0/gmac/gmac/N29
    SLICE_X102Y159.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X101Y158.G3    net (fanout=4)        0.335   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X101Y158.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X100Y159.G2    net (fanout=11)       0.219   ftop/gbe0/gmac/gmac/N2
    SLICE_X100Y159.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N30
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X97Y163.G3     net (fanout=7)        1.108   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X97Y163.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<17>21_SW0
    SLICE_X97Y163.F2     net (fanout=1)        0.351   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<17>21_SW0/O
    SLICE_X97Y163.CLK    Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<17>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      7.680ns (4.153ns logic, 3.527ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.683ns (Levels of Logic = 7)
  Clock Path Skew:      -0.097ns (0.341 - 0.438)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y158.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X104Y159.G1    net (fanout=5)        0.487   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X104Y159.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X104Y159.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X104Y159.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X102Y159.F2    net (fanout=10)       0.363   ftop/gbe0/gmac/gmac/N34
    SLICE_X102Y159.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X101Y158.G3    net (fanout=4)        0.335   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X101Y158.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X101Y161.G3    net (fanout=11)       0.419   ftop/gbe0/gmac/gmac/N2
    SLICE_X101Y161.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X98Y156.G2     net (fanout=6)        0.835   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X98Y156.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>1
    SLICE_X101Y160.F3    net (fanout=5)        0.549   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>
    SLICE_X101Y160.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<15>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_15
    -------------------------------------------------  ---------------------------
    Total                                      7.683ns (4.653ns logic, 3.030ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.679ns (Levels of Logic = 6)
  Clock Path Skew:      -0.100ns (0.351 - 0.451)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y160.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_emitFCS<1>
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_0
    SLICE_X102Y158.G1    net (fanout=27)       0.678   ftop/gbe0/gmac/gmac/txRS_emitFCS<0>
    SLICE_X102Y158.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N36
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X102Y159.F1    net (fanout=8)        0.836   ftop/gbe0/gmac/gmac/N29
    SLICE_X102Y159.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X101Y158.G3    net (fanout=4)        0.335   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X101Y158.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X100Y159.G2    net (fanout=11)       0.219   ftop/gbe0/gmac/gmac/N2
    SLICE_X100Y159.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N30
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X98Y158.G3     net (fanout=7)        0.304   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X98Y158.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N46
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>1
    SLICE_X96Y162.F2     net (fanout=5)        1.045   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
    SLICE_X96Y162.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<16>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<16>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_16
    -------------------------------------------------  ---------------------------
    Total                                      7.679ns (4.262ns logic, 3.417ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.677ns (Levels of Logic = 7)
  Clock Path Skew:      -0.097ns (0.341 - 0.438)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y158.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X104Y159.G4    net (fanout=5)        0.452   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X104Y159.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X104Y159.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X104Y159.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X102Y159.F2    net (fanout=10)       0.363   ftop/gbe0/gmac/gmac/N34
    SLICE_X102Y159.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X101Y158.G3    net (fanout=4)        0.335   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X101Y158.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X101Y161.G3    net (fanout=11)       0.419   ftop/gbe0/gmac/gmac/N2
    SLICE_X101Y161.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X98Y156.G2     net (fanout=6)        0.835   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X98Y156.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>1
    SLICE_X101Y160.F3    net (fanout=5)        0.549   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>
    SLICE_X101Y160.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<15>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_15
    -------------------------------------------------  ---------------------------
    Total                                      7.677ns (4.682ns logic, 2.995ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.671ns (Levels of Logic = 7)
  Clock Path Skew:      -0.102ns (0.336 - 0.438)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y158.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X104Y159.G3    net (fanout=5)        0.474   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X104Y159.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X104Y159.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X104Y159.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X102Y159.F2    net (fanout=10)       0.363   ftop/gbe0/gmac/gmac/N34
    SLICE_X102Y159.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X101Y158.G3    net (fanout=4)        0.335   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X101Y158.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X101Y161.F3    net (fanout=11)       0.396   ftop/gbe0/gmac/gmac/N2
    SLICE_X101Y161.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>1
    SLICE_X96Y160.G2     net (fanout=5)        0.374   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
    SLICE_X96Y160.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_rw_ETC___d362<26>1
    SLICE_X101Y159.F2    net (fanout=7)        0.932   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<0>
    SLICE_X101Y159.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<5>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.671ns (4.755ns logic, 2.916ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txData_7 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_7/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.679ns (Levels of Logic = 0)
  Clock Path Skew:      -0.092ns (0.699 - 0.791)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txData_7 to ftop/gbe0/gmac/gmac/txRS_iobTxData_7/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y166.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txData<7>
                                                       ftop/gbe0/gmac/gmac/txRS_txData_7
    G21.O2               net (fanout=2)        2.450   ftop/gbe0/gmac/gmac/txRS_txData<7>
    G21.OTCLK2           Tioock                0.708   gmii_txd<7>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_7/FF1
    -------------------------------------------------  ---------------------------
    Total                                      3.679ns (1.229ns logic, 2.450ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.687ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_17 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.098ns (0.495 - 0.397)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_17 to ftop/gbe0/gmac/rxfun_outF/data1_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y147.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<17>
                                                       ftop/gbe0/gmac/rxfun_sr_17
    SLICE_X109Y145.BX    net (fanout=3)        0.327   ftop/gbe0/gmac/rxfun_sr<17>
    SLICE_X109Y145.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<17>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_17
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.458ns logic, 0.327ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.713ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.760ns (Levels of Logic = 0)
  Clock Path Skew:      0.047ns (0.403 - 0.356)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sSyncReg1_3 to ftop/gbe0/gmac/rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y133.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxF/sSyncReg1_3
    SLICE_X105Y133.BX    net (fanout=1)        0.302   ftop/gbe0/gmac/rxF/sSyncReg1<3>
    SLICE_X105Y133.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.760ns (0.458ns logic, 0.302ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.717ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_31 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.752ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (0.084 - 0.049)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_31 to ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y144.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<31>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_31
    SLICE_X104Y138.BY    net (fanout=2)        0.463   ftop/gbe0/gmac/rxfun_outF_D_OUT<31>
    SLICE_X104Y138.CLK   Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<31>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.752ns (0.289ns logic, 0.463ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.718ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_31 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.753ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (0.084 - 0.049)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_31 to ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y144.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<31>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_31
    SLICE_X104Y138.BY    net (fanout=2)        0.463   ftop/gbe0/gmac/rxfun_outF_D_OUT<31>
    SLICE_X104Y138.CLK   Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<31>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.753ns (0.290ns logic, 0.463ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.733ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_29 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.816ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (0.416 - 0.333)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_29 to ftop/gbe0/gmac/rxfun_outF/data1_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y148.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<29>
                                                       ftop/gbe0/gmac/rxfun_sr_29
    SLICE_X104Y148.BX    net (fanout=2)        0.318   ftop/gbe0/gmac/rxfun_sr<29>
    SLICE_X104Y148.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxfun_outF/data1_reg<9>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.816ns (0.498ns logic, 0.318ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.742ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_23 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.801ns (Levels of Logic = 0)
  Clock Path Skew:      0.059ns (0.425 - 0.366)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_23 to ftop/gbe0/gmac/rxfun_outF/data1_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y151.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<23>
                                                       ftop/gbe0/gmac/rxfun_sr_23
    SLICE_X109Y152.BX    net (fanout=2)        0.343   ftop/gbe0/gmac/rxfun_sr<23>
    SLICE_X109Y152.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<3>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.801ns (0.458ns logic, 0.343ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.743ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.018 - 0.016)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y148.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1
    SLICE_X95Y149.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<1>
    SLICE_X95Y149.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.754ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem2.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.825ns (Levels of Logic = 1)
  Clock Path Skew:      0.071ns (0.098 - 0.027)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_1 to ftop/gbe0/gmac/rxF/Mram_fifoMem2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y149.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<1>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_1
    SLICE_X106Y142.BY    net (fanout=2)        0.478   ftop/gbe0/gmac/rxfun_outF_D_OUT<1>
    SLICE_X106Y142.CLK   Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.825ns (0.347ns logic, 0.478ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.755ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem2.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.826ns (Levels of Logic = 1)
  Clock Path Skew:      0.071ns (0.098 - 0.027)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_1 to ftop/gbe0/gmac/rxF/Mram_fifoMem2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y149.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<1>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_1
    SLICE_X106Y142.BY    net (fanout=2)        0.478   ftop/gbe0/gmac/rxfun_outF_D_OUT<1>
    SLICE_X106Y142.CLK   Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.826ns (0.348ns logic, 0.478ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.757ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_13 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_sr_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.826ns (Levels of Logic = 0)
  Clock Path Skew:      0.069ns (0.430 - 0.361)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_13 to ftop/gbe0/gmac/rxfun_sr_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y152.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<13>
                                                       ftop/gbe0/gmac/rxfun_sr_13
    SLICE_X109Y151.BX    net (fanout=3)        0.347   ftop/gbe0/gmac/rxfun_sr<13>
    SLICE_X109Y151.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_sr<23>
                                                       ftop/gbe0/gmac/rxfun_sr_23
    -------------------------------------------------  ---------------------------
    Total                                      0.826ns (0.479ns logic, 0.347ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.759ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem1.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.889ns (Levels of Logic = 1)
  Clock Path Skew:      0.130ns (0.536 - 0.406)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxF/Mram_fifoMem1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y139.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_2
    SLICE_X106Y136.G3    net (fanout=43)       0.471   ftop/gbe0/gmac/rxF/sGEnqPtr<2>
    SLICE_X106Y136.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.889ns (0.418ns logic, 0.471ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.759ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem1.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.889ns (Levels of Logic = 1)
  Clock Path Skew:      0.130ns (0.536 - 0.406)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxF/Mram_fifoMem1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y139.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_2
    SLICE_X106Y136.G3    net (fanout=43)       0.471   ftop/gbe0/gmac/rxF/sGEnqPtr<2>
    SLICE_X106Y136.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.889ns (0.418ns logic, 0.471ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.761ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.763ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.022 - 0.020)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dSyncReg1_1 to ftop/gbe0/gmac/txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y43.XQ      Tcko                  0.417   ftop/gbe0/gmac/txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/txF/dSyncReg1_1
    SLICE_X83Y44.BX      net (fanout=1)        0.284   ftop/gbe0/gmac/txF/dSyncReg1<1>
    SLICE_X83Y44.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.763ns (0.479ns logic, 0.284ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.762ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_15 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_sr_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.782ns (Levels of Logic = 0)
  Clock Path Skew:      0.020ns (0.080 - 0.060)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_15 to ftop/gbe0/gmac/rxfun_sr_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y142.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<15>
                                                       ftop/gbe0/gmac/rxfun_sr_15
    SLICE_X105Y141.BX    net (fanout=3)        0.324   ftop/gbe0/gmac/rxfun_sr<15>
    SLICE_X105Y141.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_sr<25>
                                                       ftop/gbe0/gmac/rxfun_sr_25
    -------------------------------------------------  ---------------------------
    Total                                      0.782ns (0.458ns logic, 0.324ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.024 - 0.021)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_3 to ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y147.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_3
    SLICE_X95Y147.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<3>
    SLICE_X95Y147.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.779ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.084 - 0.068)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y140.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_1
    SLICE_X104Y138.G2    net (fanout=43)       0.363   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
    SLICE_X104Y138.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxF/_varindex0000<31>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.779ns (0.416ns logic, 0.363ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.779ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.084 - 0.068)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y140.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_1
    SLICE_X104Y138.G2    net (fanout=43)       0.363   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
    SLICE_X104Y138.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxF/_varindex0000<31>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem32.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.779ns (0.416ns logic, 0.363ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.766ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3 to ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y150.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3
    SLICE_X95Y150.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>
    SLICE_X95Y150.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.772ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.875ns (Levels of Logic = 0)
  Clock Path Skew:      0.103ns (0.515 - 0.412)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y162.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_3
    SLICE_X112Y162.BX    net (fanout=2)        0.356   ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1<3>
    SLICE_X112Y162.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.875ns (0.519ns logic, 0.356ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.782ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.944ns (Levels of Logic = 0)
  Clock Path Skew:      0.162ns (0.788 - 0.626)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y170.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_3
    SLICE_X109Y164.BX    net (fanout=1)        0.465   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<3>
    SLICE_X109Y164.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.944ns (0.479ns logic, 0.465ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_1/SR
  Location pin: SLICE_X110Y163.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_1/SR
  Location pin: SLICE_X110Y163.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_0/SR
  Location pin: SLICE_X110Y163.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_0/SR
  Location pin: SLICE_X110Y163.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_3/SR
  Location pin: SLICE_X112Y162.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_3/SR
  Location pin: SLICE_X112Y162.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_2/SR
  Location pin: SLICE_X112Y162.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_2/SR
  Location pin: SLICE_X112Y162.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_4/SR
  Location pin: SLICE_X110Y164.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_4/SR
  Location pin: SLICE_X110Y164.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<5>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5/SR
  Location pin: SLICE_X96Y156.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<5>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5/SR
  Location pin: SLICE_X96Y156.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF_dEMPTY_N/SR
  Logical resource: ftop/gbe0/gmac/txF/dNotEmptyReg/SR
  Location pin: SLICE_X84Y45.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF_dEMPTY_N/SR
  Logical resource: ftop/gbe0/gmac/txF/dNotEmptyReg/SR
  Location pin: SLICE_X84Y45.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dEnqPtr_3/SR
  Location pin: SLICE_X84Y44.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dEnqPtr_3/SR
  Location pin: SLICE_X84Y44.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dEnqPtr_2/SR
  Location pin: SLICE_X84Y44.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dEnqPtr_2/SR
  Location pin: SLICE_X84Y44.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_3/SR
  Location pin: SLICE_X96Y155.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_3/SR
  Location pin: SLICE_X96Y155.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2537 paths analyzed, 478 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.637ns.
--------------------------------------------------------------------------------
Slack (setup path):     1.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.460ns (Levels of Logic = 4)
  Clock Path Skew:      -0.177ns (0.634 - 0.811)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y177.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X112Y180.G3    net (fanout=2)        0.845   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X112Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X112Y180.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X112Y180.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X113Y182.G4    net (fanout=2)        0.288   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X113Y182.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X113Y182.F3    net (fanout=11)       0.095   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X113Y182.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X110Y165.SR    net (fanout=17)       2.041   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X110Y165.CLK   Tws                   0.292   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.460ns (3.156ns logic, 3.304ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.471ns (Levels of Logic = 5)
  Clock Path Skew:      -0.096ns (0.394 - 0.490)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y177.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X112Y180.G3    net (fanout=2)        0.845   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X112Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X112Y180.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X112Y180.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X113Y182.G4    net (fanout=2)        0.288   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X113Y182.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X113Y182.F3    net (fanout=11)       0.095   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X113Y182.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X109Y174.BX    net (fanout=17)       1.677   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X109Y174.CLK   Tdick                 0.667   ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg_mux0000175
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    -------------------------------------------------  ---------------------------
    Total                                      6.471ns (3.531ns logic, 2.940ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.322ns (Levels of Logic = 4)
  Clock Path Skew:      -0.158ns (0.332 - 0.490)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y177.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X112Y180.G3    net (fanout=2)        0.845   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X112Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X112Y180.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X112Y180.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y183.G4    net (fanout=2)        0.720   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y183.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y181.G3    net (fanout=34)       0.370   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y181.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X105Y189.CE    net (fanout=17)       1.279   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X105Y189.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      6.322ns (3.073ns logic, 3.249ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.322ns (Levels of Logic = 4)
  Clock Path Skew:      -0.158ns (0.332 - 0.490)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y177.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X112Y180.G3    net (fanout=2)        0.845   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X112Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X112Y180.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X112Y180.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y183.G4    net (fanout=2)        0.720   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y183.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y181.G3    net (fanout=34)       0.370   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y181.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X105Y189.CE    net (fanout=17)       1.279   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X105Y189.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      6.322ns (3.073ns logic, 3.249ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.344ns (Levels of Logic = 4)
  Clock Path Skew:      -0.129ns (0.361 - 0.490)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y177.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X112Y180.G3    net (fanout=2)        0.845   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X112Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X112Y180.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X112Y180.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y183.G4    net (fanout=2)        0.720   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y183.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y181.G3    net (fanout=34)       0.370   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y181.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X107Y188.CE    net (fanout=17)       1.301   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X107Y188.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      6.344ns (3.073ns logic, 3.271ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.344ns (Levels of Logic = 4)
  Clock Path Skew:      -0.129ns (0.361 - 0.490)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y177.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X112Y180.G3    net (fanout=2)        0.845   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X112Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X112Y180.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X112Y180.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y183.G4    net (fanout=2)        0.720   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y183.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y181.G3    net (fanout=34)       0.370   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y181.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X107Y189.CE    net (fanout=17)       1.301   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X107Y189.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_18
    -------------------------------------------------  ---------------------------
    Total                                      6.344ns (3.073ns logic, 3.271ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.344ns (Levels of Logic = 4)
  Clock Path Skew:      -0.129ns (0.361 - 0.490)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y177.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X112Y180.G3    net (fanout=2)        0.845   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X112Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X112Y180.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X112Y180.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y183.G4    net (fanout=2)        0.720   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y183.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y181.G3    net (fanout=34)       0.370   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y181.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X107Y189.CE    net (fanout=17)       1.301   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X107Y189.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_19
    -------------------------------------------------  ---------------------------
    Total                                      6.344ns (3.073ns logic, 3.271ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.344ns (Levels of Logic = 4)
  Clock Path Skew:      -0.129ns (0.361 - 0.490)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y177.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X112Y180.G3    net (fanout=2)        0.845   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X112Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X112Y180.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X112Y180.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y183.G4    net (fanout=2)        0.720   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y183.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y181.G3    net (fanout=34)       0.370   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y181.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X107Y188.CE    net (fanout=17)       1.301   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X107Y188.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      6.344ns (3.073ns logic, 3.271ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.353ns (Levels of Logic = 4)
  Clock Path Skew:      -0.115ns (0.375 - 0.490)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y177.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X112Y180.G3    net (fanout=2)        0.845   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X112Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X112Y180.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X112Y180.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y183.G4    net (fanout=2)        0.720   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y183.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y181.G3    net (fanout=34)       0.370   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y181.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X109Y189.CE    net (fanout=17)       1.310   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X109Y189.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_15
    -------------------------------------------------  ---------------------------
    Total                                      6.353ns (3.073ns logic, 3.280ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.334ns (Levels of Logic = 4)
  Clock Path Skew:      -0.134ns (0.356 - 0.490)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y177.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X112Y180.G3    net (fanout=2)        0.845   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X112Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X112Y180.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X112Y180.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y183.G4    net (fanout=2)        0.720   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y183.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y181.G3    net (fanout=34)       0.370   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y181.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X106Y187.CE    net (fanout=17)       1.291   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X106Y187.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_22
    -------------------------------------------------  ---------------------------
    Total                                      6.334ns (3.073ns logic, 3.261ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.353ns (Levels of Logic = 4)
  Clock Path Skew:      -0.115ns (0.375 - 0.490)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y177.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X112Y180.G3    net (fanout=2)        0.845   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X112Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X112Y180.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X112Y180.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y183.G4    net (fanout=2)        0.720   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y183.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y181.G3    net (fanout=34)       0.370   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y181.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X109Y188.CE    net (fanout=17)       1.310   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X109Y188.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_0
    -------------------------------------------------  ---------------------------
    Total                                      6.353ns (3.073ns logic, 3.280ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.334ns (Levels of Logic = 4)
  Clock Path Skew:      -0.134ns (0.356 - 0.490)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y177.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X112Y180.G3    net (fanout=2)        0.845   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X112Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X112Y180.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X112Y180.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y183.G4    net (fanout=2)        0.720   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y183.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y181.G3    net (fanout=34)       0.370   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y181.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X106Y186.CE    net (fanout=17)       1.291   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X106Y186.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_25
    -------------------------------------------------  ---------------------------
    Total                                      6.334ns (3.073ns logic, 3.261ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.353ns (Levels of Logic = 4)
  Clock Path Skew:      -0.115ns (0.375 - 0.490)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y177.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X112Y180.G3    net (fanout=2)        0.845   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X112Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X112Y180.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X112Y180.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y183.G4    net (fanout=2)        0.720   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y183.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y181.G3    net (fanout=34)       0.370   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y181.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X109Y189.CE    net (fanout=17)       1.310   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X109Y189.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      6.353ns (3.073ns logic, 3.280ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.334ns (Levels of Logic = 4)
  Clock Path Skew:      -0.134ns (0.356 - 0.490)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y177.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X112Y180.G3    net (fanout=2)        0.845   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X112Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X112Y180.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X112Y180.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y183.G4    net (fanout=2)        0.720   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y183.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y181.G3    net (fanout=34)       0.370   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y181.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X106Y186.CE    net (fanout=17)       1.291   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X106Y186.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_24
    -------------------------------------------------  ---------------------------
    Total                                      6.334ns (3.073ns logic, 3.261ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.353ns (Levels of Logic = 4)
  Clock Path Skew:      -0.115ns (0.375 - 0.490)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y177.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X112Y180.G3    net (fanout=2)        0.845   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X112Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X112Y180.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X112Y180.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y183.G4    net (fanout=2)        0.720   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y183.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y181.G3    net (fanout=34)       0.370   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y181.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X109Y188.CE    net (fanout=17)       1.310   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X109Y188.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      6.353ns (3.073ns logic, 3.280ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.341ns (Levels of Logic = 4)
  Clock Path Skew:      -0.122ns (0.368 - 0.490)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y177.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X112Y180.G3    net (fanout=2)        0.845   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X112Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X112Y180.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X112Y180.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y183.G4    net (fanout=2)        0.720   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y183.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y181.G3    net (fanout=34)       0.370   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y181.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y187.CE    net (fanout=17)       1.298   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y187.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      6.341ns (3.073ns logic, 3.268ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.341ns (Levels of Logic = 4)
  Clock Path Skew:      -0.122ns (0.368 - 0.490)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y177.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X112Y180.G3    net (fanout=2)        0.845   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X112Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X112Y180.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X112Y180.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y183.G4    net (fanout=2)        0.720   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y183.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y181.G3    net (fanout=34)       0.370   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y181.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y187.CE    net (fanout=17)       1.298   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y187.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      6.341ns (3.073ns logic, 3.268ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.345ns (Levels of Logic = 4)
  Clock Path Skew:      -0.089ns (0.401 - 0.490)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y177.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X112Y180.G3    net (fanout=2)        0.845   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X112Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X112Y180.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X112Y180.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X113Y182.G4    net (fanout=2)        0.288   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X113Y182.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X113Y182.F3    net (fanout=11)       0.095   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X113Y182.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X108Y172.CE    net (fanout=17)       2.063   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X108Y172.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      6.345ns (3.019ns logic, 3.326ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.345ns (Levels of Logic = 4)
  Clock Path Skew:      -0.089ns (0.401 - 0.490)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y177.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X112Y180.G3    net (fanout=2)        0.845   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X112Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X112Y180.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X112Y180.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X113Y182.G4    net (fanout=2)        0.288   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X113Y182.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X113Y182.F3    net (fanout=11)       0.095   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X113Y182.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X108Y172.CE    net (fanout=17)       2.063   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X108Y172.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      6.345ns (3.019ns logic, 3.326ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.345ns (Levels of Logic = 4)
  Clock Path Skew:      -0.089ns (0.401 - 0.490)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y177.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X112Y180.G3    net (fanout=2)        0.845   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X112Y180.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X112Y180.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X112Y180.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X113Y182.G4    net (fanout=2)        0.288   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X113Y182.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X113Y182.F3    net (fanout=11)       0.095   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X113Y182.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X108Y173.CE    net (fanout=17)       2.063   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X108Y173.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      6.345ns (3.019ns logic, 3.326ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.737ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_33 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.801ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.470 - 0.406)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_33 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y183.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_33
    SLICE_X113Y184.BX    net (fanout=2)        0.343   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
    SLICE_X113Y184.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<41>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_41
    -------------------------------------------------  ---------------------------
    Total                                      0.801ns (0.458ns logic, 0.343ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.738ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.750ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.060 - 0.048)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y172.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X108Y170.G2    net (fanout=13)       0.334   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X108Y170.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.750ns (0.416ns logic, 0.334ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.738ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.750ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.060 - 0.048)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y172.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X108Y170.G2    net (fanout=13)       0.334   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X108Y170.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.750ns (0.416ns logic, 0.334ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.762ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.763ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.074 - 0.073)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y172.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3
    SLICE_X111Y174.BX    net (fanout=1)        0.284   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
    SLICE_X111Y174.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.763ns (0.479ns logic, 0.284ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.777ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_39 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.807ns (Levels of Logic = 0)
  Clock Path Skew:      0.030ns (0.750 - 0.720)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_39 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y168.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_39
    SLICE_X111Y166.BX    net (fanout=2)        0.328   ftop/gbe0/gmac/gmac/rxRS_rxPipe<39>
    SLICE_X111Y166.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_47
    -------------------------------------------------  ---------------------------
    Total                                      0.807ns (0.479ns logic, 0.328ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.779ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (0.432 - 0.367)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y187.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    SLICE_X108Y186.BX    net (fanout=2)        0.325   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
    SLICE_X108Y186.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.519ns logic, 0.325ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.804ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.014 - 0.012)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y175.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X106Y174.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X106Y174.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.519ns logic, 0.287ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.811ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.814ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.024 - 0.021)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y180.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    SLICE_X110Y181.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
    SLICE_X110Y181.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.814ns (0.498ns logic, 0.316ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.819ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.816ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.004 - 0.007)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_9 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y186.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_9
    SLICE_X110Y185.BX    net (fanout=2)        0.297   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
    SLICE_X110Y185.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    -------------------------------------------------  ---------------------------
    Total                                      0.816ns (0.519ns logic, 0.297ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.819ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.875ns (Levels of Logic = 0)
  Clock Path Skew:      0.056ns (0.420 - 0.364)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y185.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    SLICE_X108Y184.BX    net (fanout=2)        0.356   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
    SLICE_X108Y184.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.875ns (0.519ns logic, 0.356ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.827ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxDVD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.945ns (Levels of Logic = 0)
  Clock Path Skew:      0.118ns (0.521 - 0.403)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxDVD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y176.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X113Y176.CE    net (fanout=20)       0.526   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X113Y176.CLK   Tckce       (-Th)     0.000   ftop/gbe0/gmac/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDVD
    -------------------------------------------------  ---------------------------
    Total                                      0.945ns (0.419ns logic, 0.526ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.839ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_32 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.903ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.470 - 0.406)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_32 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y183.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_32
    SLICE_X113Y184.BY    net (fanout=2)        0.362   ftop/gbe0/gmac/gmac/rxRS_rxPipe<32>
    SLICE_X113Y184.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<41>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_40
    -------------------------------------------------  ---------------------------
    Total                                      0.903ns (0.541ns logic, 0.362ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.847ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_15 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.835ns (Levels of Logic = 0)
  Clock Path Skew:      -0.012ns (0.009 - 0.021)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_15 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y180.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_15
    SLICE_X110Y182.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/gmac/rxRS_rxPipe<15>
    SLICE_X110Y182.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_23
    -------------------------------------------------  ---------------------------
    Total                                      0.835ns (0.519ns logic, 0.316ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.882ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.883ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.074 - 0.073)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y172.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2
    SLICE_X111Y174.BY    net (fanout=1)        0.284   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<2>
    SLICE_X111Y174.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.883ns (0.599ns logic, 0.284ns route)
                                                       (67.8% logic, 32.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.890ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_20 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.955ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (0.432 - 0.367)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_20 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y187.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_20
    SLICE_X108Y186.BY    net (fanout=2)        0.341   ftop/gbe0/gmac/gmac/rxRS_rxPipe<20>
    SLICE_X108Y186.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_28
    -------------------------------------------------  ---------------------------
    Total                                      0.955ns (0.614ns logic, 0.341ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.893ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.909ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.057 - 0.041)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y175.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4
    SLICE_X108Y173.BY    net (fanout=4)        0.295   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>
    SLICE_X108Y173.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.909ns (0.614ns logic, 0.295ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.894ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_38 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.924ns (Levels of Logic = 0)
  Clock Path Skew:      0.030ns (0.750 - 0.720)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_38 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y168.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_38
    SLICE_X111Y166.BY    net (fanout=2)        0.325   ftop/gbe0/gmac/gmac/rxRS_rxPipe<38>
    SLICE_X111Y166.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_46
    -------------------------------------------------  ---------------------------
    Total                                      0.924ns (0.599ns logic, 0.325ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.902ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_16 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.958ns (Levels of Logic = 0)
  Clock Path Skew:      0.056ns (0.420 - 0.364)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_16 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y185.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_16
    SLICE_X108Y184.BY    net (fanout=2)        0.344   ftop/gbe0/gmac/gmac/rxRS_rxPipe<16>
    SLICE_X108Y184.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_24
    -------------------------------------------------  ---------------------------
    Total                                      0.958ns (0.614ns logic, 0.344ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.908ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_34 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_42 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.928ns (Levels of Logic = 0)
  Clock Path Skew:      0.020ns (0.093 - 0.073)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_34 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y173.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_34
    SLICE_X110Y171.BY    net (fanout=2)        0.314   ftop/gbe0/gmac/gmac/rxRS_rxPipe<34>
    SLICE_X110Y171.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_42
    -------------------------------------------------  ---------------------------
    Total                                      0.928ns (0.614ns logic, 0.314ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.909ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_35 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.929ns (Levels of Logic = 0)
  Clock Path Skew:      0.020ns (0.093 - 0.073)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_35 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y173.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_35
    SLICE_X110Y171.BX    net (fanout=2)        0.410   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
    SLICE_X110Y171.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_43
    -------------------------------------------------  ---------------------------
    Total                                      0.929ns (0.519ns logic, 0.410ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X110Y176.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X110Y176.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X106Y175.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X106Y175.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X106Y175.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X106Y175.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X110Y172.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X110Y172.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X110Y172.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X110Y172.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X102Y172.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X102Y172.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X102Y173.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X102Y173.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X108Y176.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X108Y176.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X108Y176.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X108Y176.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X108Y175.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X108Y175.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.121ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.734ns (Levels of Logic = 0)
  Clock Path Skew:      -5.387ns (-1.401 - 3.986)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y58.YQ      Tcko                  0.524   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X74Y58.SR      net (fanout=3)        0.777   ftop/clkN210/rstInD
    SLICE_X74Y58.CLK     Tsrck                 0.433   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.734ns (0.957ns logic, 0.777ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      5.157ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.330ns (Levels of Logic = 0)
  Clock Path Skew:      -3.827ns (-0.638 - 3.189)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y58.YQ      Tcko                  0.419   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X74Y58.SR      net (fanout=3)        0.621   ftop/clkN210/rstInD
    SLICE_X74Y58.CLK     Tcksr       (-Th)    -0.290   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.330ns (0.709ns logic, 0.621ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X74Y58.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X74Y58.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X74Y58.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clkdv_unbuf"         TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 106052618 paths analyzed, 52472 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.821ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_82 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.708ns (Levels of Logic = 8)
  Clock Path Skew:      -0.113ns (0.522 - 0.635)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_82
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y79.YQ      Tcko                  0.524   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X30Y78.G4      net (fanout=1)        0.340   ftop/edp0/dpControl_0_1
    SLICE_X30Y78.Y       Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X30Y78.F4      net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X30Y78.X       Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X31Y77.G4      net (fanout=2)        0.258   ftop/edp0/N1937
    SLICE_X31Y77.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X27Y113.G3     net (fanout=76)       3.045   ftop/edp0/N118
    SLICE_X27Y113.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseHeader
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseHeader11
    SLICE_X21Y133.G1     net (fanout=5)        1.175   ftop/edp0/N282
    SLICE_X21Y133.Y      Tilo                  0.561   ftop/edp0/N5327
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaHead1
    SLICE_X26Y96.G1      net (fanout=26)       2.556   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaHead
    SLICE_X26Y96.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/d0h
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X26Y98.G1      net (fanout=7)        0.415   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X26Y98.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0d11
    SLICE_X23Y58.G2      net (fanout=135)      4.406   ftop/edp0/edp_tlpBRAM_mRespF/d0d1
    SLICE_X23Y58.Y       Tilo                  0.561   ftop/edp0/x__h55198<92>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<82>_SW0
    SLICE_X23Y103.SR     net (fanout=1)        1.828   ftop/edp0/edp_tlpBRAM_mRespF/N38
    SLICE_X23Y103.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<82>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_82
    -------------------------------------------------  ---------------------------
    Total                                     19.708ns (5.650ns logic, 14.058ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_4 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_82 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.704ns (Levels of Logic = 8)
  Clock Path Skew:      -0.097ns (0.522 - 0.619)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_4 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_82
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y81.YQ      Tcko                  0.524   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_4
    SLICE_X30Y78.G3      net (fanout=2)        0.336   ftop/edp0/dpControl<4>
    SLICE_X30Y78.Y       Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X30Y78.F4      net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X30Y78.X       Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X31Y77.G4      net (fanout=2)        0.258   ftop/edp0/N1937
    SLICE_X31Y77.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X27Y113.G3     net (fanout=76)       3.045   ftop/edp0/N118
    SLICE_X27Y113.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseHeader
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseHeader11
    SLICE_X21Y133.G1     net (fanout=5)        1.175   ftop/edp0/N282
    SLICE_X21Y133.Y      Tilo                  0.561   ftop/edp0/N5327
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaHead1
    SLICE_X26Y96.G1      net (fanout=26)       2.556   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaHead
    SLICE_X26Y96.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/d0h
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X26Y98.G1      net (fanout=7)        0.415   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X26Y98.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0d11
    SLICE_X23Y58.G2      net (fanout=135)      4.406   ftop/edp0/edp_tlpBRAM_mRespF/d0d1
    SLICE_X23Y58.Y       Tilo                  0.561   ftop/edp0/x__h55198<92>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<82>_SW0
    SLICE_X23Y103.SR     net (fanout=1)        1.828   ftop/edp0/edp_tlpBRAM_mRespF/N38
    SLICE_X23Y103.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<82>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_82
    -------------------------------------------------  ---------------------------
    Total                                     19.704ns (5.650ns logic, 14.054ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_84 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.615ns (Levels of Logic = 8)
  Clock Path Skew:      -0.149ns (0.654 - 0.803)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_84
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y79.YQ      Tcko                  0.524   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X30Y78.G4      net (fanout=1)        0.340   ftop/edp0/dpControl_0_1
    SLICE_X30Y78.Y       Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X30Y78.F4      net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X30Y78.X       Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X31Y77.G4      net (fanout=2)        0.258   ftop/edp0/N1937
    SLICE_X31Y77.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X27Y113.G3     net (fanout=76)       3.045   ftop/edp0/N118
    SLICE_X27Y113.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseHeader
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseHeader11
    SLICE_X21Y133.G1     net (fanout=5)        1.175   ftop/edp0/N282
    SLICE_X21Y133.Y      Tilo                  0.561   ftop/edp0/N5327
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaHead1
    SLICE_X26Y96.G1      net (fanout=26)       2.556   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaHead
    SLICE_X26Y96.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/d0h
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X26Y98.G1      net (fanout=7)        0.415   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X26Y98.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0d11
    SLICE_X22Y59.G1      net (fanout=135)      4.210   ftop/edp0/edp_tlpBRAM_mRespF/d0d1
    SLICE_X22Y59.Y       Tilo                  0.616   ftop/edp0/x__h55198<94>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<84>_SW0
    SLICE_X22Y104.SR     net (fanout=1)        1.876   ftop/edp0/edp_tlpBRAM_mRespF/N34
    SLICE_X22Y104.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<84>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_84
    -------------------------------------------------  ---------------------------
    Total                                     19.615ns (5.705ns logic, 13.910ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_4 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_84 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.611ns (Levels of Logic = 8)
  Clock Path Skew:      -0.133ns (0.654 - 0.787)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_4 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_84
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y81.YQ      Tcko                  0.524   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_4
    SLICE_X30Y78.G3      net (fanout=2)        0.336   ftop/edp0/dpControl<4>
    SLICE_X30Y78.Y       Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X30Y78.F4      net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X30Y78.X       Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X31Y77.G4      net (fanout=2)        0.258   ftop/edp0/N1937
    SLICE_X31Y77.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X27Y113.G3     net (fanout=76)       3.045   ftop/edp0/N118
    SLICE_X27Y113.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseHeader
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseHeader11
    SLICE_X21Y133.G1     net (fanout=5)        1.175   ftop/edp0/N282
    SLICE_X21Y133.Y      Tilo                  0.561   ftop/edp0/N5327
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaHead1
    SLICE_X26Y96.G1      net (fanout=26)       2.556   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaHead
    SLICE_X26Y96.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/d0h
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X26Y98.G1      net (fanout=7)        0.415   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X26Y98.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0d11
    SLICE_X22Y59.G1      net (fanout=135)      4.210   ftop/edp0/edp_tlpBRAM_mRespF/d0d1
    SLICE_X22Y59.Y       Tilo                  0.616   ftop/edp0/x__h55198<94>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<84>_SW0
    SLICE_X22Y104.SR     net (fanout=1)        1.876   ftop/edp0/edp_tlpBRAM_mRespF/N34
    SLICE_X22Y104.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<84>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_84
    -------------------------------------------------  ---------------------------
    Total                                     19.611ns (5.705ns logic, 13.906ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_434 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.773ns (Levels of Logic = 14)
  Clock Path Skew:      0.047ns (0.682 - 0.635)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_434
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y79.YQ      Tcko                  0.524   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X30Y78.G4      net (fanout=1)        0.340   ftop/edp0/dpControl_0_1
    SLICE_X30Y78.Y       Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X30Y78.F4      net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X30Y78.X       Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X31Y77.G4      net (fanout=2)        0.258   ftop/edp0/N1937
    SLICE_X31Y77.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X28Y77.F1      net (fanout=76)       1.190   ftop/edp0/N118
    SLICE_X28Y77.X       Tilo                  0.601   ftop/edp0/edp_tlpBRAM_mReqF_D_OUT<60>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>_SW0_SW0
    SLICE_X28Y70.G2      net (fanout=1)        0.872   ftop/edp0/N3333
    SLICE_X28Y70.Y       Tilo                  0.616   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111_SW0
    SLICE_X28Y70.F4      net (fanout=1)        0.035   ftop/edp0/x__h55198_cmp_eq0000111_SW0/O
    SLICE_X28Y70.X       Tilo                  0.601   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X32Y81.F1      net (fanout=47)       1.233   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X32Y81.X       Tilo                  0.601   ftop/edp0/x__h55198_and0008<7>2
                                                       ftop/edp0/x__h55198_and0008<7>2
    SLICE_X32Y66.F1      net (fanout=1)        1.053   ftop/edp0/x__h55198_and0008<7>2
    SLICE_X32Y66.X       Tilo                  0.601   ftop/edp0/x__h55198<77>
                                                       ftop/edp0/x__h55198_and0008<7>14
    SLICE_X22Y49.F4      net (fanout=4)        2.173   ftop/edp0/x__h55198<77>
    SLICE_X22Y49.X       Tilo                  0.601   ftop/edp0/Sh4078
                                                       ftop/edp0/Sh4078
    SLICE_X26Y48.G4      net (fanout=5)        0.353   ftop/edp0/Sh4078
    SLICE_X26Y48.X       Tif5x                 0.853   ftop/edp0/Sh4882
                                                       ftop/edp0/Sh488228_F
                                                       ftop/edp0/Sh488228
    SLICE_X30Y49.G1      net (fanout=3)        0.802   ftop/edp0/Sh4882
    SLICE_X30Y49.X       Tif5x                 0.853   ftop/edp0/Sh5714
                                                       ftop/edp0/Sh571431_F
                                                       ftop/edp0/Sh571431
    SLICE_X30Y46.F3      net (fanout=6)        0.253   ftop/edp0/Sh5714
    SLICE_X30Y46.X       Tilo                  0.601   ftop/edp0/N3406
                                                       ftop/edp0/Sh6578_SW0_SW0_SW0
    SLICE_X37Y46.G3      net (fanout=1)        0.756   ftop/edp0/N3406
    SLICE_X37Y46.Y       Tilo                  0.561   ftop/edp0/edp_dgdpTx_vec<178>
                                                       ftop/edp0/Sh6578
    SLICE_X40Y48.G4      net (fanout=3)        0.958   ftop/edp0/Sh6578
    SLICE_X40Y48.CLK     Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<435>
                                                       ftop/edp0/edp_dgdpTx_vec_434_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_434
    -------------------------------------------------  ---------------------------
    Total                                     19.773ns (9.462ns logic, 10.311ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_92 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.515ns (Levels of Logic = 8)
  Clock Path Skew:      -0.200ns (0.435 - 0.635)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_92
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y79.YQ      Tcko                  0.524   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X30Y78.G4      net (fanout=1)        0.340   ftop/edp0/dpControl_0_1
    SLICE_X30Y78.Y       Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X30Y78.F4      net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X30Y78.X       Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X31Y77.G4      net (fanout=2)        0.258   ftop/edp0/N1937
    SLICE_X31Y77.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X27Y113.G3     net (fanout=76)       3.045   ftop/edp0/N118
    SLICE_X27Y113.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseHeader
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseHeader11
    SLICE_X21Y133.G1     net (fanout=5)        1.175   ftop/edp0/N282
    SLICE_X21Y133.Y      Tilo                  0.561   ftop/edp0/N5327
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaHead1
    SLICE_X26Y96.G1      net (fanout=26)       2.556   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaHead
    SLICE_X26Y96.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/d0h
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X26Y98.G1      net (fanout=7)        0.415   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X26Y98.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0d11
    SLICE_X23Y56.G4      net (fanout=135)      4.578   ftop/edp0/edp_tlpBRAM_mRespF/d0d1
    SLICE_X23Y56.Y       Tilo                  0.561   ftop/edp0/x__h55198<84>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<92>_SW0
    SLICE_X25Y81.SR      net (fanout=1)        1.463   ftop/edp0/edp_tlpBRAM_mRespF/N16
    SLICE_X25Y81.CLK     Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<92>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_92
    -------------------------------------------------  ---------------------------
    Total                                     19.515ns (5.650ns logic, 13.865ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_434 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.769ns (Levels of Logic = 14)
  Clock Path Skew:      0.063ns (0.682 - 0.619)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_4 to ftop/edp0/edp_dgdpTx_vec_434
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y81.YQ      Tcko                  0.524   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_4
    SLICE_X30Y78.G3      net (fanout=2)        0.336   ftop/edp0/dpControl<4>
    SLICE_X30Y78.Y       Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X30Y78.F4      net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X30Y78.X       Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X31Y77.G4      net (fanout=2)        0.258   ftop/edp0/N1937
    SLICE_X31Y77.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X28Y77.F1      net (fanout=76)       1.190   ftop/edp0/N118
    SLICE_X28Y77.X       Tilo                  0.601   ftop/edp0/edp_tlpBRAM_mReqF_D_OUT<60>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>_SW0_SW0
    SLICE_X28Y70.G2      net (fanout=1)        0.872   ftop/edp0/N3333
    SLICE_X28Y70.Y       Tilo                  0.616   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111_SW0
    SLICE_X28Y70.F4      net (fanout=1)        0.035   ftop/edp0/x__h55198_cmp_eq0000111_SW0/O
    SLICE_X28Y70.X       Tilo                  0.601   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X32Y81.F1      net (fanout=47)       1.233   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X32Y81.X       Tilo                  0.601   ftop/edp0/x__h55198_and0008<7>2
                                                       ftop/edp0/x__h55198_and0008<7>2
    SLICE_X32Y66.F1      net (fanout=1)        1.053   ftop/edp0/x__h55198_and0008<7>2
    SLICE_X32Y66.X       Tilo                  0.601   ftop/edp0/x__h55198<77>
                                                       ftop/edp0/x__h55198_and0008<7>14
    SLICE_X22Y49.F4      net (fanout=4)        2.173   ftop/edp0/x__h55198<77>
    SLICE_X22Y49.X       Tilo                  0.601   ftop/edp0/Sh4078
                                                       ftop/edp0/Sh4078
    SLICE_X26Y48.G4      net (fanout=5)        0.353   ftop/edp0/Sh4078
    SLICE_X26Y48.X       Tif5x                 0.853   ftop/edp0/Sh4882
                                                       ftop/edp0/Sh488228_F
                                                       ftop/edp0/Sh488228
    SLICE_X30Y49.G1      net (fanout=3)        0.802   ftop/edp0/Sh4882
    SLICE_X30Y49.X       Tif5x                 0.853   ftop/edp0/Sh5714
                                                       ftop/edp0/Sh571431_F
                                                       ftop/edp0/Sh571431
    SLICE_X30Y46.F3      net (fanout=6)        0.253   ftop/edp0/Sh5714
    SLICE_X30Y46.X       Tilo                  0.601   ftop/edp0/N3406
                                                       ftop/edp0/Sh6578_SW0_SW0_SW0
    SLICE_X37Y46.G3      net (fanout=1)        0.756   ftop/edp0/N3406
    SLICE_X37Y46.Y       Tilo                  0.561   ftop/edp0/edp_dgdpTx_vec<178>
                                                       ftop/edp0/Sh6578
    SLICE_X40Y48.G4      net (fanout=3)        0.958   ftop/edp0/Sh6578
    SLICE_X40Y48.CLK     Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<435>
                                                       ftop/edp0/edp_dgdpTx_vec_434_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_434
    -------------------------------------------------  ---------------------------
    Total                                     19.769ns (9.462ns logic, 10.307ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_785 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.616ns (Levels of Logic = 16)
  Clock Path Skew:      -0.085ns (0.550 - 0.635)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_785
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y79.YQ      Tcko                  0.524   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X30Y78.G4      net (fanout=1)        0.340   ftop/edp0/dpControl_0_1
    SLICE_X30Y78.Y       Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X30Y78.F4      net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X30Y78.X       Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X31Y77.G4      net (fanout=2)        0.258   ftop/edp0/N1937
    SLICE_X31Y77.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X28Y77.F1      net (fanout=76)       1.190   ftop/edp0/N118
    SLICE_X28Y77.X       Tilo                  0.601   ftop/edp0/edp_tlpBRAM_mReqF_D_OUT<60>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>_SW0_SW0
    SLICE_X28Y70.G2      net (fanout=1)        0.872   ftop/edp0/N3333
    SLICE_X28Y70.Y       Tilo                  0.616   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111_SW0
    SLICE_X28Y70.F4      net (fanout=1)        0.035   ftop/edp0/x__h55198_cmp_eq0000111_SW0/O
    SLICE_X28Y70.X       Tilo                  0.601   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X28Y65.G3      net (fanout=47)       0.604   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X28Y65.Y       Tilo                  0.616   ftop/edp0/x__h55198_and0013<4>15
                                                       ftop/edp0/x__h55198_and0012<0>11
    SLICE_X26Y60.G4      net (fanout=8)        0.987   ftop/edp0/N119
    SLICE_X26Y60.Y       Tilo                  0.616   ftop/edp0/x__h55198<32>
                                                       ftop/edp0/x__h55198_and0012<2>15
    SLICE_X26Y60.F1      net (fanout=1)        0.395   ftop/edp0/x__h55198_and0012<2>15/O
    SLICE_X26Y60.X       Tilo                  0.601   ftop/edp0/x__h55198<32>
                                                       ftop/edp0/x__h55198_and0012<2>17
    SLICE_X24Y67.G2      net (fanout=4)        1.347   ftop/edp0/x__h55198<32>
    SLICE_X24Y67.X       Tif5x                 0.853   ftop/edp0/Sh4033
                                                       ftop/edp0/Sh403329_F
                                                       ftop/edp0/Sh403329
    SLICE_X23Y72.G4      net (fanout=4)        0.546   ftop/edp0/Sh4033
    SLICE_X23Y72.X       Tif5x                 0.791   ftop/edp0/Sh4833
                                                       ftop/edp0/Sh483328_F
                                                       ftop/edp0/Sh483328
    SLICE_X20Y73.F3      net (fanout=4)        0.263   ftop/edp0/Sh4833
    SLICE_X20Y73.X       Tif5x                 0.853   ftop/edp0/Sh5681
                                                       ftop/edp0/Sh568132_G
                                                       ftop/edp0/Sh568132
    SLICE_X13Y75.G3      net (fanout=4)        1.198   ftop/edp0/Sh5681
    SLICE_X13Y75.Y       Tilo                  0.561   ftop/edp0/Sh6673
                                                       ftop/edp0/Sh6673_SW0
    SLICE_X13Y75.F4      net (fanout=1)        0.022   ftop/edp0/Sh6673_SW0/O
    SLICE_X13Y75.X       Tilo                  0.562   ftop/edp0/Sh6673
                                                       ftop/edp0/Sh6673
    SLICE_X6Y79.G2       net (fanout=3)        0.658   ftop/edp0/Sh6673
    SLICE_X6Y79.Y        Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<785>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7845<5>_SW0
    SLICE_X6Y79.F3       net (fanout=1)        0.021   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7845<5>_SW0/O
    SLICE_X6Y79.CLK      Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<785>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7845<5>
                                                       ftop/edp0/edp_dgdpTx_vec_785
    -------------------------------------------------  ---------------------------
    Total                                     19.616ns (10.845ns logic, 8.771ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_4 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_92 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.511ns (Levels of Logic = 8)
  Clock Path Skew:      -0.184ns (0.435 - 0.619)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_4 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_92
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y81.YQ      Tcko                  0.524   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_4
    SLICE_X30Y78.G3      net (fanout=2)        0.336   ftop/edp0/dpControl<4>
    SLICE_X30Y78.Y       Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X30Y78.F4      net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X30Y78.X       Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X31Y77.G4      net (fanout=2)        0.258   ftop/edp0/N1937
    SLICE_X31Y77.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X27Y113.G3     net (fanout=76)       3.045   ftop/edp0/N118
    SLICE_X27Y113.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseHeader
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseHeader11
    SLICE_X21Y133.G1     net (fanout=5)        1.175   ftop/edp0/N282
    SLICE_X21Y133.Y      Tilo                  0.561   ftop/edp0/N5327
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaHead1
    SLICE_X26Y96.G1      net (fanout=26)       2.556   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaHead
    SLICE_X26Y96.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/d0h
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X26Y98.G1      net (fanout=7)        0.415   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X26Y98.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0d11
    SLICE_X23Y56.G4      net (fanout=135)      4.578   ftop/edp0/edp_tlpBRAM_mRespF/d0d1
    SLICE_X23Y56.Y       Tilo                  0.561   ftop/edp0/x__h55198<84>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<92>_SW0
    SLICE_X25Y81.SR      net (fanout=1)        1.463   ftop/edp0/edp_tlpBRAM_mRespF/N16
    SLICE_X25Y81.CLK     Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<92>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_92
    -------------------------------------------------  ---------------------------
    Total                                     19.511ns (5.650ns logic, 13.861ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_519 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.685ns (Levels of Logic = 15)
  Clock Path Skew:      -0.001ns (0.634 - 0.635)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_519
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y79.YQ      Tcko                  0.524   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X30Y78.G4      net (fanout=1)        0.340   ftop/edp0/dpControl_0_1
    SLICE_X30Y78.Y       Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X30Y78.F4      net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X30Y78.X       Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X31Y77.G4      net (fanout=2)        0.258   ftop/edp0/N1937
    SLICE_X31Y77.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X28Y77.F1      net (fanout=76)       1.190   ftop/edp0/N118
    SLICE_X28Y77.X       Tilo                  0.601   ftop/edp0/edp_tlpBRAM_mReqF_D_OUT<60>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>_SW0_SW0
    SLICE_X28Y70.G2      net (fanout=1)        0.872   ftop/edp0/N3333
    SLICE_X28Y70.Y       Tilo                  0.616   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111_SW0
    SLICE_X28Y70.F4      net (fanout=1)        0.035   ftop/edp0/x__h55198_cmp_eq0000111_SW0/O
    SLICE_X28Y70.X       Tilo                  0.601   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X28Y65.G3      net (fanout=47)       0.604   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X28Y65.Y       Tilo                  0.616   ftop/edp0/x__h55198_and0013<4>15
                                                       ftop/edp0/x__h55198_and0012<0>11
    SLICE_X27Y64.G3      net (fanout=8)        1.198   ftop/edp0/N119
    SLICE_X27Y64.Y       Tilo                  0.561   ftop/edp0/x__h55198<20>
                                                       ftop/edp0/x__h55198_and0013<0>15
    SLICE_X27Y64.F3      net (fanout=1)        0.021   ftop/edp0/x__h55198_and0013<0>15/O
    SLICE_X27Y64.X       Tilo                  0.562   ftop/edp0/x__h55198<20>
                                                       ftop/edp0/x__h55198_and0013<0>17
    SLICE_X33Y52.F2      net (fanout=4)        1.446   ftop/edp0/x__h55198<20>
    SLICE_X33Y52.X       Tif5x                 0.791   ftop/edp0/Sh4023
                                                       ftop/edp0/Sh402329_G
                                                       ftop/edp0/Sh402329
    SLICE_X35Y49.G1      net (fanout=4)        1.319   ftop/edp0/Sh4023
    SLICE_X35Y49.X       Tif5x                 0.791   ftop/edp0/Sh4823
                                                       ftop/edp0/Sh482328_F
                                                       ftop/edp0/Sh482328
    SLICE_X36Y41.F1      net (fanout=5)        0.909   ftop/edp0/Sh4823
    SLICE_X36Y41.X       Tif5x                 0.853   ftop/edp0/Sh5671
                                                       ftop/edp0/Sh567128_G
                                                       ftop/edp0/Sh567128
    SLICE_X36Y39.F3      net (fanout=4)        0.262   ftop/edp0/Sh5671
    SLICE_X36Y39.X       Tilo                  0.601   ftop/edp0/N2214
                                                       ftop/edp0/Sh6663_SW2
    SLICE_X36Y37.G2      net (fanout=2)        0.353   ftop/edp0/N2214
    SLICE_X36Y37.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<263>
                                                       ftop/edp0/Sh6663
    SLICE_X37Y29.F3      net (fanout=2)        0.730   ftop/edp0/Sh6663
    SLICE_X37Y29.CLK     Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<519>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7872<9>411
                                                       ftop/edp0/edp_dgdpTx_vec_519
    -------------------------------------------------  ---------------------------
    Total                                     19.685ns (10.113ns logic, 9.572ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_735 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.570ns (Levels of Logic = 14)
  Clock Path Skew:      -0.114ns (0.521 - 0.635)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_735
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y79.YQ      Tcko                  0.524   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X30Y78.G4      net (fanout=1)        0.340   ftop/edp0/dpControl_0_1
    SLICE_X30Y78.Y       Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X30Y78.F4      net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X30Y78.X       Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X31Y77.G4      net (fanout=2)        0.258   ftop/edp0/N1937
    SLICE_X31Y77.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X29Y77.F4      net (fanout=76)       1.097   ftop/edp0/N118
    SLICE_X29Y77.X       Tilo                  0.562   ftop/edp0/N136
                                                       ftop/edp0/x__h55198_and0008<0>11
    SLICE_X28Y75.G2      net (fanout=23)       0.383   ftop/edp0/N136
    SLICE_X28Y75.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>_SW1
    SLICE_X28Y75.F3      net (fanout=1)        0.021   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>_SW1/O
    SLICE_X28Y75.X       Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
    SLICE_X30Y62.F4      net (fanout=10)       2.030   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
    SLICE_X30Y62.X       Tilo                  0.601   ftop/edp0/N2141
                                                       ftop/edp0/x__h55198_and0009<0>4_SW0
    SLICE_X24Y62.G2      net (fanout=1)        1.006   ftop/edp0/N2141
    SLICE_X24Y62.Y       Tilo                  0.616   ftop/edp0/Sh4060
                                                       ftop/edp0/x__h55198_and0009<0>20
    SLICE_X30Y58.F4      net (fanout=5)        0.962   ftop/edp0/x__h55198<60>
    SLICE_X30Y58.X       Tif5x                 0.853   ftop/edp0/Sh4063
                                                       ftop/edp0/Sh4063_G
                                                       ftop/edp0/Sh4063
    SLICE_X32Y51.G3      net (fanout=4)        0.756   ftop/edp0/Sh4063
    SLICE_X32Y51.X       Tif5x                 0.853   ftop/edp0/Sh4863
                                                       ftop/edp0/Sh486331_F
                                                       ftop/edp0/Sh486331
    SLICE_X29Y39.G3      net (fanout=4)        1.027   ftop/edp0/Sh4863
    SLICE_X29Y39.X       Tif5x                 0.791   ftop/edp0/Sh5695
                                                       ftop/edp0/Sh569531_F
                                                       ftop/edp0/Sh569531
    SLICE_X28Y33.F4      net (fanout=5)        0.501   ftop/edp0/Sh5695
    SLICE_X28Y33.X       Tilo                  0.601   ftop/edp0/N3846
                                                       ftop/edp0/Sh6623_SW0_SW0_SW0
    SLICE_X28Y19.G3      net (fanout=1)        0.575   ftop/edp0/N3846
    SLICE_X28Y19.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<223>
                                                       ftop/edp0/Sh6623
    SLICE_X25Y16.F2      net (fanout=3)        0.965   ftop/edp0/Sh6623
    SLICE_X25Y16.CLK     Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<735>
                                                       ftop/edp0/edp_dgdpTx_vec_735_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_735
    -------------------------------------------------  ---------------------------
    Total                                     19.570ns (9.614ns logic, 9.956ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_785 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.612ns (Levels of Logic = 16)
  Clock Path Skew:      -0.069ns (0.550 - 0.619)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_4 to ftop/edp0/edp_dgdpTx_vec_785
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y81.YQ      Tcko                  0.524   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_4
    SLICE_X30Y78.G3      net (fanout=2)        0.336   ftop/edp0/dpControl<4>
    SLICE_X30Y78.Y       Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X30Y78.F4      net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X30Y78.X       Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X31Y77.G4      net (fanout=2)        0.258   ftop/edp0/N1937
    SLICE_X31Y77.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X28Y77.F1      net (fanout=76)       1.190   ftop/edp0/N118
    SLICE_X28Y77.X       Tilo                  0.601   ftop/edp0/edp_tlpBRAM_mReqF_D_OUT<60>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>_SW0_SW0
    SLICE_X28Y70.G2      net (fanout=1)        0.872   ftop/edp0/N3333
    SLICE_X28Y70.Y       Tilo                  0.616   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111_SW0
    SLICE_X28Y70.F4      net (fanout=1)        0.035   ftop/edp0/x__h55198_cmp_eq0000111_SW0/O
    SLICE_X28Y70.X       Tilo                  0.601   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X28Y65.G3      net (fanout=47)       0.604   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X28Y65.Y       Tilo                  0.616   ftop/edp0/x__h55198_and0013<4>15
                                                       ftop/edp0/x__h55198_and0012<0>11
    SLICE_X26Y60.G4      net (fanout=8)        0.987   ftop/edp0/N119
    SLICE_X26Y60.Y       Tilo                  0.616   ftop/edp0/x__h55198<32>
                                                       ftop/edp0/x__h55198_and0012<2>15
    SLICE_X26Y60.F1      net (fanout=1)        0.395   ftop/edp0/x__h55198_and0012<2>15/O
    SLICE_X26Y60.X       Tilo                  0.601   ftop/edp0/x__h55198<32>
                                                       ftop/edp0/x__h55198_and0012<2>17
    SLICE_X24Y67.G2      net (fanout=4)        1.347   ftop/edp0/x__h55198<32>
    SLICE_X24Y67.X       Tif5x                 0.853   ftop/edp0/Sh4033
                                                       ftop/edp0/Sh403329_F
                                                       ftop/edp0/Sh403329
    SLICE_X23Y72.G4      net (fanout=4)        0.546   ftop/edp0/Sh4033
    SLICE_X23Y72.X       Tif5x                 0.791   ftop/edp0/Sh4833
                                                       ftop/edp0/Sh483328_F
                                                       ftop/edp0/Sh483328
    SLICE_X20Y73.F3      net (fanout=4)        0.263   ftop/edp0/Sh4833
    SLICE_X20Y73.X       Tif5x                 0.853   ftop/edp0/Sh5681
                                                       ftop/edp0/Sh568132_G
                                                       ftop/edp0/Sh568132
    SLICE_X13Y75.G3      net (fanout=4)        1.198   ftop/edp0/Sh5681
    SLICE_X13Y75.Y       Tilo                  0.561   ftop/edp0/Sh6673
                                                       ftop/edp0/Sh6673_SW0
    SLICE_X13Y75.F4      net (fanout=1)        0.022   ftop/edp0/Sh6673_SW0/O
    SLICE_X13Y75.X       Tilo                  0.562   ftop/edp0/Sh6673
                                                       ftop/edp0/Sh6673
    SLICE_X6Y79.G2       net (fanout=3)        0.658   ftop/edp0/Sh6673
    SLICE_X6Y79.Y        Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<785>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7845<5>_SW0
    SLICE_X6Y79.F3       net (fanout=1)        0.021   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7845<5>_SW0/O
    SLICE_X6Y79.CLK      Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<785>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7845<5>
                                                       ftop/edp0/edp_dgdpTx_vec_785
    -------------------------------------------------  ---------------------------
    Total                                     19.612ns (10.845ns logic, 8.767ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_757 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.668ns (Levels of Logic = 15)
  Clock Path Skew:      -0.008ns (0.627 - 0.635)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_757
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y79.YQ      Tcko                  0.524   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X30Y78.G4      net (fanout=1)        0.340   ftop/edp0/dpControl_0_1
    SLICE_X30Y78.Y       Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X30Y78.F4      net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X30Y78.X       Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X31Y77.G4      net (fanout=2)        0.258   ftop/edp0/N1937
    SLICE_X31Y77.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X28Y77.F1      net (fanout=76)       1.190   ftop/edp0/N118
    SLICE_X28Y77.X       Tilo                  0.601   ftop/edp0/edp_tlpBRAM_mReqF_D_OUT<60>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>_SW0_SW0
    SLICE_X28Y70.G2      net (fanout=1)        0.872   ftop/edp0/N3333
    SLICE_X28Y70.Y       Tilo                  0.616   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111_SW0
    SLICE_X28Y70.F4      net (fanout=1)        0.035   ftop/edp0/x__h55198_cmp_eq0000111_SW0/O
    SLICE_X28Y70.X       Tilo                  0.601   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X28Y65.G3      net (fanout=47)       0.604   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X28Y65.Y       Tilo                  0.616   ftop/edp0/x__h55198_and0013<4>15
                                                       ftop/edp0/x__h55198_and0012<0>11
    SLICE_X26Y60.G4      net (fanout=8)        0.987   ftop/edp0/N119
    SLICE_X26Y60.Y       Tilo                  0.616   ftop/edp0/x__h55198<32>
                                                       ftop/edp0/x__h55198_and0012<2>15
    SLICE_X26Y60.F1      net (fanout=1)        0.395   ftop/edp0/x__h55198_and0012<2>15/O
    SLICE_X26Y60.X       Tilo                  0.601   ftop/edp0/x__h55198<32>
                                                       ftop/edp0/x__h55198_and0012<2>17
    SLICE_X24Y67.G2      net (fanout=4)        1.347   ftop/edp0/x__h55198<32>
    SLICE_X24Y67.X       Tif5x                 0.853   ftop/edp0/Sh4033
                                                       ftop/edp0/Sh403329_F
                                                       ftop/edp0/Sh403329
    SLICE_X22Y73.G1      net (fanout=4)        0.643   ftop/edp0/Sh4033
    SLICE_X22Y73.X       Tif5x                 0.853   ftop/edp0/Sh4837
                                                       ftop/edp0/Sh483728_F
                                                       ftop/edp0/Sh483728
    SLICE_X16Y74.G2      net (fanout=4)        0.608   ftop/edp0/Sh4837
    SLICE_X16Y74.X       Tif5x                 0.853   ftop/edp0/Sh5653
                                                       ftop/edp0/Sh565328_F
                                                       ftop/edp0/Sh565328
    SLICE_X11Y71.G2      net (fanout=7)        1.117   ftop/edp0/Sh5653
    SLICE_X11Y71.Y       Tilo                  0.561   ftop/edp0/Sh6645
                                                       ftop/edp0/Sh6645_SW0
    SLICE_X11Y71.F3      net (fanout=1)        0.510   ftop/edp0/Sh6645_SW0/O
    SLICE_X11Y71.X       Tilo                  0.562   ftop/edp0/Sh6645
                                                       ftop/edp0/Sh6645
    SLICE_X8Y68.F1       net (fanout=3)        0.436   ftop/edp0/Sh6645
    SLICE_X8Y68.CLK      Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<757>
                                                       ftop/edp0/edp_dgdpTx_vec_757_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_757
    -------------------------------------------------  ---------------------------
    Total                                     19.668ns (10.291ns logic, 9.377ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_434 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.722ns (Levels of Logic = 15)
  Clock Path Skew:      0.047ns (0.682 - 0.635)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_434
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y79.YQ      Tcko                  0.524   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X30Y78.G4      net (fanout=1)        0.340   ftop/edp0/dpControl_0_1
    SLICE_X30Y78.Y       Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X30Y78.F4      net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X30Y78.X       Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X31Y77.G4      net (fanout=2)        0.258   ftop/edp0/N1937
    SLICE_X31Y77.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X28Y77.F1      net (fanout=76)       1.190   ftop/edp0/N118
    SLICE_X28Y77.X       Tilo                  0.601   ftop/edp0/edp_tlpBRAM_mReqF_D_OUT<60>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>_SW0_SW0
    SLICE_X28Y70.G2      net (fanout=1)        0.872   ftop/edp0/N3333
    SLICE_X28Y70.Y       Tilo                  0.616   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111_SW0
    SLICE_X28Y70.F4      net (fanout=1)        0.035   ftop/edp0/x__h55198_cmp_eq0000111_SW0/O
    SLICE_X28Y70.X       Tilo                  0.601   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X31Y74.F4      net (fanout=47)       0.650   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X31Y74.X       Tilo                  0.562   ftop/edp0/x__h55198_and0008<5>2
                                                       ftop/edp0/x__h55198_and0008<5>2
    SLICE_X29Y60.F2      net (fanout=1)        1.326   ftop/edp0/x__h55198_and0008<5>2
    SLICE_X29Y60.X       Tilo                  0.562   ftop/edp0/x__h55198<75>
                                                       ftop/edp0/x__h55198_and0008<5>14
    SLICE_X22Y49.G2      net (fanout=4)        1.873   ftop/edp0/x__h55198<75>
    SLICE_X22Y49.Y       Tilo                  0.616   ftop/edp0/Sh4078
                                                       ftop/edp0/Sh4078_SW0
    SLICE_X22Y49.F3      net (fanout=1)        0.021   ftop/edp0/Sh4078_SW0/O
    SLICE_X22Y49.X       Tilo                  0.601   ftop/edp0/Sh4078
                                                       ftop/edp0/Sh4078
    SLICE_X26Y48.G4      net (fanout=5)        0.353   ftop/edp0/Sh4078
    SLICE_X26Y48.X       Tif5x                 0.853   ftop/edp0/Sh4882
                                                       ftop/edp0/Sh488228_F
                                                       ftop/edp0/Sh488228
    SLICE_X30Y49.G1      net (fanout=3)        0.802   ftop/edp0/Sh4882
    SLICE_X30Y49.X       Tif5x                 0.853   ftop/edp0/Sh5714
                                                       ftop/edp0/Sh571431_F
                                                       ftop/edp0/Sh571431
    SLICE_X30Y46.F3      net (fanout=6)        0.253   ftop/edp0/Sh5714
    SLICE_X30Y46.X       Tilo                  0.601   ftop/edp0/N3406
                                                       ftop/edp0/Sh6578_SW0_SW0_SW0
    SLICE_X37Y46.G3      net (fanout=1)        0.756   ftop/edp0/N3406
    SLICE_X37Y46.Y       Tilo                  0.561   ftop/edp0/edp_dgdpTx_vec<178>
                                                       ftop/edp0/Sh6578
    SLICE_X40Y48.G4      net (fanout=3)        0.958   ftop/edp0/Sh6578
    SLICE_X40Y48.CLK     Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<435>
                                                       ftop/edp0/edp_dgdpTx_vec_434_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_434
    -------------------------------------------------  ---------------------------
    Total                                     19.722ns (10.000ns logic, 9.722ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_519 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.681ns (Levels of Logic = 15)
  Clock Path Skew:      0.015ns (0.634 - 0.619)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_4 to ftop/edp0/edp_dgdpTx_vec_519
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y81.YQ      Tcko                  0.524   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_4
    SLICE_X30Y78.G3      net (fanout=2)        0.336   ftop/edp0/dpControl<4>
    SLICE_X30Y78.Y       Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X30Y78.F4      net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X30Y78.X       Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X31Y77.G4      net (fanout=2)        0.258   ftop/edp0/N1937
    SLICE_X31Y77.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X28Y77.F1      net (fanout=76)       1.190   ftop/edp0/N118
    SLICE_X28Y77.X       Tilo                  0.601   ftop/edp0/edp_tlpBRAM_mReqF_D_OUT<60>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>_SW0_SW0
    SLICE_X28Y70.G2      net (fanout=1)        0.872   ftop/edp0/N3333
    SLICE_X28Y70.Y       Tilo                  0.616   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111_SW0
    SLICE_X28Y70.F4      net (fanout=1)        0.035   ftop/edp0/x__h55198_cmp_eq0000111_SW0/O
    SLICE_X28Y70.X       Tilo                  0.601   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X28Y65.G3      net (fanout=47)       0.604   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X28Y65.Y       Tilo                  0.616   ftop/edp0/x__h55198_and0013<4>15
                                                       ftop/edp0/x__h55198_and0012<0>11
    SLICE_X27Y64.G3      net (fanout=8)        1.198   ftop/edp0/N119
    SLICE_X27Y64.Y       Tilo                  0.561   ftop/edp0/x__h55198<20>
                                                       ftop/edp0/x__h55198_and0013<0>15
    SLICE_X27Y64.F3      net (fanout=1)        0.021   ftop/edp0/x__h55198_and0013<0>15/O
    SLICE_X27Y64.X       Tilo                  0.562   ftop/edp0/x__h55198<20>
                                                       ftop/edp0/x__h55198_and0013<0>17
    SLICE_X33Y52.F2      net (fanout=4)        1.446   ftop/edp0/x__h55198<20>
    SLICE_X33Y52.X       Tif5x                 0.791   ftop/edp0/Sh4023
                                                       ftop/edp0/Sh402329_G
                                                       ftop/edp0/Sh402329
    SLICE_X35Y49.G1      net (fanout=4)        1.319   ftop/edp0/Sh4023
    SLICE_X35Y49.X       Tif5x                 0.791   ftop/edp0/Sh4823
                                                       ftop/edp0/Sh482328_F
                                                       ftop/edp0/Sh482328
    SLICE_X36Y41.F1      net (fanout=5)        0.909   ftop/edp0/Sh4823
    SLICE_X36Y41.X       Tif5x                 0.853   ftop/edp0/Sh5671
                                                       ftop/edp0/Sh567128_G
                                                       ftop/edp0/Sh567128
    SLICE_X36Y39.F3      net (fanout=4)        0.262   ftop/edp0/Sh5671
    SLICE_X36Y39.X       Tilo                  0.601   ftop/edp0/N2214
                                                       ftop/edp0/Sh6663_SW2
    SLICE_X36Y37.G2      net (fanout=2)        0.353   ftop/edp0/N2214
    SLICE_X36Y37.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<263>
                                                       ftop/edp0/Sh6663
    SLICE_X37Y29.F3      net (fanout=2)        0.730   ftop/edp0/Sh6663
    SLICE_X37Y29.CLK     Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<519>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7872<9>411
                                                       ftop/edp0/edp_dgdpTx_vec_519
    -------------------------------------------------  ---------------------------
    Total                                     19.681ns (10.113ns logic, 9.568ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_fabMeta_128 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_785 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.644ns (Levels of Logic = 16)
  Clock Path Skew:      -0.020ns (0.550 - 0.570)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_fabMeta_128 to ftop/edp0/edp_dgdpTx_vec_785
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y85.YQ      Tcko                  0.596   ftop/edp0/edp_fabMeta<128>
                                                       ftop/edp0/edp_fabMeta_128
    SLICE_X28Y79.G3      net (fanout=9)        0.858   ftop/edp0/edp_fabMeta<128>
    SLICE_X28Y79.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
    SLICE_X28Y80.F1      net (fanout=2)        0.368   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
    SLICE_X28Y80.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X28Y78.F2      net (fanout=3)        0.665   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
    SLICE_X28Y78.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_1
    SLICE_X29Y74.G4      net (fanout=3)        0.250   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X29Y74.Y       Tilo                  0.561   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X29Y74.F3      net (fanout=2)        0.031   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X29Y74.X       Tilo                  0.562   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X28Y68.F3      net (fanout=3)        0.469   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X28Y68.X       Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1_1
    SLICE_X28Y71.G3      net (fanout=7)        0.314   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
    SLICE_X28Y71.Y       Tilo                  0.616   ftop/edp0/x__h55198_and0013<4>4
                                                       ftop/edp0/x__h55198_and0012<0>51
    SLICE_X26Y76.F3      net (fanout=8)        1.156   ftop/edp0/N221
    SLICE_X26Y76.X       Tilo                  0.601   ftop/edp0/x__h55198_and0012<4>4
                                                       ftop/edp0/x__h55198_and0012<4>4
    SLICE_X27Y61.F4      net (fanout=1)        0.972   ftop/edp0/x__h55198_and0012<4>4
    SLICE_X27Y61.X       Tilo                  0.562   ftop/edp0/x__h55198<34>
                                                       ftop/edp0/x__h55198_and0012<4>17
    SLICE_X25Y66.F4      net (fanout=4)        0.516   ftop/edp0/x__h55198<34>
    SLICE_X25Y66.X       Tif5x                 0.791   ftop/edp0/Sh4037
                                                       ftop/edp0/Sh403729_G
                                                       ftop/edp0/Sh403729
    SLICE_X25Y73.F3      net (fanout=4)        0.782   ftop/edp0/Sh4037
    SLICE_X25Y73.X       Tif5x                 0.791   ftop/edp0/Sh4849
                                                       ftop/edp0/Sh484928_G
                                                       ftop/edp0/Sh484928
    SLICE_X20Y73.G1      net (fanout=4)        0.617   ftop/edp0/Sh4849
    SLICE_X20Y73.X       Tif5x                 0.853   ftop/edp0/Sh5681
                                                       ftop/edp0/Sh568132_F
                                                       ftop/edp0/Sh568132
    SLICE_X13Y75.G3      net (fanout=4)        1.198   ftop/edp0/Sh5681
    SLICE_X13Y75.Y       Tilo                  0.561   ftop/edp0/Sh6673
                                                       ftop/edp0/Sh6673_SW0
    SLICE_X13Y75.F4      net (fanout=1)        0.022   ftop/edp0/Sh6673_SW0/O
    SLICE_X13Y75.X       Tilo                  0.562   ftop/edp0/Sh6673
                                                       ftop/edp0/Sh6673
    SLICE_X6Y79.G2       net (fanout=3)        0.658   ftop/edp0/Sh6673
    SLICE_X6Y79.Y        Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<785>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7845<5>_SW0
    SLICE_X6Y79.F3       net (fanout=1)        0.021   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7845<5>_SW0/O
    SLICE_X6Y79.CLK      Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<785>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7845<5>
                                                       ftop/edp0/edp_dgdpTx_vec_785
    -------------------------------------------------  ---------------------------
    Total                                     19.644ns (10.747ns logic, 8.897ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_735 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.566ns (Levels of Logic = 14)
  Clock Path Skew:      -0.098ns (0.521 - 0.619)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_4 to ftop/edp0/edp_dgdpTx_vec_735
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y81.YQ      Tcko                  0.524   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_4
    SLICE_X30Y78.G3      net (fanout=2)        0.336   ftop/edp0/dpControl<4>
    SLICE_X30Y78.Y       Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X30Y78.F4      net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X30Y78.X       Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X31Y77.G4      net (fanout=2)        0.258   ftop/edp0/N1937
    SLICE_X31Y77.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X29Y77.F4      net (fanout=76)       1.097   ftop/edp0/N118
    SLICE_X29Y77.X       Tilo                  0.562   ftop/edp0/N136
                                                       ftop/edp0/x__h55198_and0008<0>11
    SLICE_X28Y75.G2      net (fanout=23)       0.383   ftop/edp0/N136
    SLICE_X28Y75.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>_SW1
    SLICE_X28Y75.F3      net (fanout=1)        0.021   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>_SW1/O
    SLICE_X28Y75.X       Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
    SLICE_X30Y62.F4      net (fanout=10)       2.030   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
    SLICE_X30Y62.X       Tilo                  0.601   ftop/edp0/N2141
                                                       ftop/edp0/x__h55198_and0009<0>4_SW0
    SLICE_X24Y62.G2      net (fanout=1)        1.006   ftop/edp0/N2141
    SLICE_X24Y62.Y       Tilo                  0.616   ftop/edp0/Sh4060
                                                       ftop/edp0/x__h55198_and0009<0>20
    SLICE_X30Y58.F4      net (fanout=5)        0.962   ftop/edp0/x__h55198<60>
    SLICE_X30Y58.X       Tif5x                 0.853   ftop/edp0/Sh4063
                                                       ftop/edp0/Sh4063_G
                                                       ftop/edp0/Sh4063
    SLICE_X32Y51.G3      net (fanout=4)        0.756   ftop/edp0/Sh4063
    SLICE_X32Y51.X       Tif5x                 0.853   ftop/edp0/Sh4863
                                                       ftop/edp0/Sh486331_F
                                                       ftop/edp0/Sh486331
    SLICE_X29Y39.G3      net (fanout=4)        1.027   ftop/edp0/Sh4863
    SLICE_X29Y39.X       Tif5x                 0.791   ftop/edp0/Sh5695
                                                       ftop/edp0/Sh569531_F
                                                       ftop/edp0/Sh569531
    SLICE_X28Y33.F4      net (fanout=5)        0.501   ftop/edp0/Sh5695
    SLICE_X28Y33.X       Tilo                  0.601   ftop/edp0/N3846
                                                       ftop/edp0/Sh6623_SW0_SW0_SW0
    SLICE_X28Y19.G3      net (fanout=1)        0.575   ftop/edp0/N3846
    SLICE_X28Y19.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<223>
                                                       ftop/edp0/Sh6623
    SLICE_X25Y16.F2      net (fanout=3)        0.965   ftop/edp0/Sh6623
    SLICE_X25Y16.CLK     Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<735>
                                                       ftop/edp0/edp_dgdpTx_vec_735_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_735
    -------------------------------------------------  ---------------------------
    Total                                     19.566ns (9.614ns logic, 9.952ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_757 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.664ns (Levels of Logic = 15)
  Clock Path Skew:      0.008ns (0.627 - 0.619)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_4 to ftop/edp0/edp_dgdpTx_vec_757
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y81.YQ      Tcko                  0.524   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_4
    SLICE_X30Y78.G3      net (fanout=2)        0.336   ftop/edp0/dpControl<4>
    SLICE_X30Y78.Y       Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X30Y78.F4      net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X30Y78.X       Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X31Y77.G4      net (fanout=2)        0.258   ftop/edp0/N1937
    SLICE_X31Y77.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X28Y77.F1      net (fanout=76)       1.190   ftop/edp0/N118
    SLICE_X28Y77.X       Tilo                  0.601   ftop/edp0/edp_tlpBRAM_mReqF_D_OUT<60>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>_SW0_SW0
    SLICE_X28Y70.G2      net (fanout=1)        0.872   ftop/edp0/N3333
    SLICE_X28Y70.Y       Tilo                  0.616   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111_SW0
    SLICE_X28Y70.F4      net (fanout=1)        0.035   ftop/edp0/x__h55198_cmp_eq0000111_SW0/O
    SLICE_X28Y70.X       Tilo                  0.601   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X28Y65.G3      net (fanout=47)       0.604   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X28Y65.Y       Tilo                  0.616   ftop/edp0/x__h55198_and0013<4>15
                                                       ftop/edp0/x__h55198_and0012<0>11
    SLICE_X26Y60.G4      net (fanout=8)        0.987   ftop/edp0/N119
    SLICE_X26Y60.Y       Tilo                  0.616   ftop/edp0/x__h55198<32>
                                                       ftop/edp0/x__h55198_and0012<2>15
    SLICE_X26Y60.F1      net (fanout=1)        0.395   ftop/edp0/x__h55198_and0012<2>15/O
    SLICE_X26Y60.X       Tilo                  0.601   ftop/edp0/x__h55198<32>
                                                       ftop/edp0/x__h55198_and0012<2>17
    SLICE_X24Y67.G2      net (fanout=4)        1.347   ftop/edp0/x__h55198<32>
    SLICE_X24Y67.X       Tif5x                 0.853   ftop/edp0/Sh4033
                                                       ftop/edp0/Sh403329_F
                                                       ftop/edp0/Sh403329
    SLICE_X22Y73.G1      net (fanout=4)        0.643   ftop/edp0/Sh4033
    SLICE_X22Y73.X       Tif5x                 0.853   ftop/edp0/Sh4837
                                                       ftop/edp0/Sh483728_F
                                                       ftop/edp0/Sh483728
    SLICE_X16Y74.G2      net (fanout=4)        0.608   ftop/edp0/Sh4837
    SLICE_X16Y74.X       Tif5x                 0.853   ftop/edp0/Sh5653
                                                       ftop/edp0/Sh565328_F
                                                       ftop/edp0/Sh565328
    SLICE_X11Y71.G2      net (fanout=7)        1.117   ftop/edp0/Sh5653
    SLICE_X11Y71.Y       Tilo                  0.561   ftop/edp0/Sh6645
                                                       ftop/edp0/Sh6645_SW0
    SLICE_X11Y71.F3      net (fanout=1)        0.510   ftop/edp0/Sh6645_SW0/O
    SLICE_X11Y71.X       Tilo                  0.562   ftop/edp0/Sh6645
                                                       ftop/edp0/Sh6645
    SLICE_X8Y68.F1       net (fanout=3)        0.436   ftop/edp0/Sh6645
    SLICE_X8Y68.CLK      Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<757>
                                                       ftop/edp0/edp_dgdpTx_vec_757_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_757
    -------------------------------------------------  ---------------------------
    Total                                     19.664ns (10.291ns logic, 9.373ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_434 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.718ns (Levels of Logic = 15)
  Clock Path Skew:      0.063ns (0.682 - 0.619)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_4 to ftop/edp0/edp_dgdpTx_vec_434
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y81.YQ      Tcko                  0.524   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_4
    SLICE_X30Y78.G3      net (fanout=2)        0.336   ftop/edp0/dpControl<4>
    SLICE_X30Y78.Y       Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X30Y78.F4      net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X30Y78.X       Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X31Y77.G4      net (fanout=2)        0.258   ftop/edp0/N1937
    SLICE_X31Y77.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X28Y77.F1      net (fanout=76)       1.190   ftop/edp0/N118
    SLICE_X28Y77.X       Tilo                  0.601   ftop/edp0/edp_tlpBRAM_mReqF_D_OUT<60>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>_SW0_SW0
    SLICE_X28Y70.G2      net (fanout=1)        0.872   ftop/edp0/N3333
    SLICE_X28Y70.Y       Tilo                  0.616   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111_SW0
    SLICE_X28Y70.F4      net (fanout=1)        0.035   ftop/edp0/x__h55198_cmp_eq0000111_SW0/O
    SLICE_X28Y70.X       Tilo                  0.601   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X31Y74.F4      net (fanout=47)       0.650   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X31Y74.X       Tilo                  0.562   ftop/edp0/x__h55198_and0008<5>2
                                                       ftop/edp0/x__h55198_and0008<5>2
    SLICE_X29Y60.F2      net (fanout=1)        1.326   ftop/edp0/x__h55198_and0008<5>2
    SLICE_X29Y60.X       Tilo                  0.562   ftop/edp0/x__h55198<75>
                                                       ftop/edp0/x__h55198_and0008<5>14
    SLICE_X22Y49.G2      net (fanout=4)        1.873   ftop/edp0/x__h55198<75>
    SLICE_X22Y49.Y       Tilo                  0.616   ftop/edp0/Sh4078
                                                       ftop/edp0/Sh4078_SW0
    SLICE_X22Y49.F3      net (fanout=1)        0.021   ftop/edp0/Sh4078_SW0/O
    SLICE_X22Y49.X       Tilo                  0.601   ftop/edp0/Sh4078
                                                       ftop/edp0/Sh4078
    SLICE_X26Y48.G4      net (fanout=5)        0.353   ftop/edp0/Sh4078
    SLICE_X26Y48.X       Tif5x                 0.853   ftop/edp0/Sh4882
                                                       ftop/edp0/Sh488228_F
                                                       ftop/edp0/Sh488228
    SLICE_X30Y49.G1      net (fanout=3)        0.802   ftop/edp0/Sh4882
    SLICE_X30Y49.X       Tif5x                 0.853   ftop/edp0/Sh5714
                                                       ftop/edp0/Sh571431_F
                                                       ftop/edp0/Sh571431
    SLICE_X30Y46.F3      net (fanout=6)        0.253   ftop/edp0/Sh5714
    SLICE_X30Y46.X       Tilo                  0.601   ftop/edp0/N3406
                                                       ftop/edp0/Sh6578_SW0_SW0_SW0
    SLICE_X37Y46.G3      net (fanout=1)        0.756   ftop/edp0/N3406
    SLICE_X37Y46.Y       Tilo                  0.561   ftop/edp0/edp_dgdpTx_vec<178>
                                                       ftop/edp0/Sh6578
    SLICE_X40Y48.G4      net (fanout=3)        0.958   ftop/edp0/Sh6578
    SLICE_X40Y48.CLK     Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<435>
                                                       ftop/edp0/edp_dgdpTx_vec_434_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_434
    -------------------------------------------------  ---------------------------
    Total                                     19.718ns (10.000ns logic, 9.718ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_735 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.541ns (Levels of Logic = 14)
  Clock Path Skew:      -0.114ns (0.521 - 0.635)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_1 to ftop/edp0/edp_dgdpTx_vec_735
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y79.YQ      Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_empty<2>
                                                       ftop/edp0/edp_dgdpTx_num_empty_1
    SLICE_X29Y78.G2      net (fanout=2)        0.623   ftop/edp0/edp_dgdpTx_num_empty<1>
    SLICE_X29Y78.Y       Tilo                  0.561   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta21
    SLICE_X29Y78.F3      net (fanout=4)        0.082   ftop/edp0/N283
    SLICE_X29Y78.X       Tilo                  0.562   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
                                                       ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq00001
    SLICE_X31Y78.G1      net (fanout=24)       0.746   ftop/edp0/hasPush_AND_edp_dpControl_wget__092_BITS_7_TO__ETC___d5288_cmp_eq0000
    SLICE_X31Y78.Y       Tilo                  0.561   ftop/edp0/N3306
                                                       ftop/edp0/edp_dgdpTx_delta_enq_or00001_SW2
    SLICE_X30Y76.F2      net (fanout=2)        0.304   ftop/edp0/N2942
    SLICE_X30Y76.X       Tilo                  0.601   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/edp_dgdpTx_delta_enq_or00001
    SLICE_X28Y75.G3      net (fanout=20)       0.312   ftop/edp0/edp_dgdpTx_delta_enq_or0000
    SLICE_X28Y75.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>_SW1
    SLICE_X28Y75.F3      net (fanout=1)        0.021   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>_SW1/O
    SLICE_X28Y75.X       Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
    SLICE_X30Y62.F4      net (fanout=10)       2.030   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
    SLICE_X30Y62.X       Tilo                  0.601   ftop/edp0/N2141
                                                       ftop/edp0/x__h55198_and0009<0>4_SW0
    SLICE_X24Y62.G2      net (fanout=1)        1.006   ftop/edp0/N2141
    SLICE_X24Y62.Y       Tilo                  0.616   ftop/edp0/Sh4060
                                                       ftop/edp0/x__h55198_and0009<0>20
    SLICE_X30Y58.F4      net (fanout=5)        0.962   ftop/edp0/x__h55198<60>
    SLICE_X30Y58.X       Tif5x                 0.853   ftop/edp0/Sh4063
                                                       ftop/edp0/Sh4063_G
                                                       ftop/edp0/Sh4063
    SLICE_X32Y51.G3      net (fanout=4)        0.756   ftop/edp0/Sh4063
    SLICE_X32Y51.X       Tif5x                 0.853   ftop/edp0/Sh4863
                                                       ftop/edp0/Sh486331_F
                                                       ftop/edp0/Sh486331
    SLICE_X29Y39.G3      net (fanout=4)        1.027   ftop/edp0/Sh4863
    SLICE_X29Y39.X       Tif5x                 0.791   ftop/edp0/Sh5695
                                                       ftop/edp0/Sh569531_F
                                                       ftop/edp0/Sh569531
    SLICE_X28Y33.F4      net (fanout=5)        0.501   ftop/edp0/Sh5695
    SLICE_X28Y33.X       Tilo                  0.601   ftop/edp0/N3846
                                                       ftop/edp0/Sh6623_SW0_SW0_SW0
    SLICE_X28Y19.G3      net (fanout=1)        0.575   ftop/edp0/N3846
    SLICE_X28Y19.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<223>
                                                       ftop/edp0/Sh6623
    SLICE_X25Y16.F2      net (fanout=3)        0.965   ftop/edp0/Sh6623
    SLICE_X25Y16.CLK     Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<735>
                                                       ftop/edp0/edp_dgdpTx_vec_735_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_735
    -------------------------------------------------  ---------------------------
    Total                                     19.541ns (9.631ns logic, 9.910ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.445ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[61].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 1)
  Clock Path Skew:      0.096ns (0.426 - 0.330)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[61].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y34.XQ      Tcko                  0.396   U_ila_pro_0/U0/iDATA<61>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[61].U_DQ
    SLICE_X72Y35.BX      net (fanout=1)        0.297   U_ila_pro_0/U0/iDATA<61>
    SLICE_X72Y35.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<61>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.244ns logic, 0.297ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_27 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr28.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.597ns (Levels of Logic = 1)
  Clock Path Skew:      0.150ns (0.904 - 0.754)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_27 to ftop/pat0/wci_wslv_reqF/Mram_arr28.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y41.XQ      Tcko                  0.417   ftop/cp_wci_Vm_5_MData<27>
                                                       ftop/cp/wci_reqF_q_0_27
    SLICE_X56Y39.BY      net (fanout=2)        0.310   ftop/cp_wci_Vm_5_MData<27>
    SLICE_X56Y39.CLK     Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<27>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr28.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.597ns (0.287ns logic, 0.310ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.448ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_27 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr28.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.598ns (Levels of Logic = 1)
  Clock Path Skew:      0.150ns (0.904 - 0.754)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_27 to ftop/pat0/wci_wslv_reqF/Mram_arr28.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y41.XQ      Tcko                  0.417   ftop/cp_wci_Vm_5_MData<27>
                                                       ftop/cp/wci_reqF_q_0_27
    SLICE_X56Y39.BY      net (fanout=2)        0.310   ftop/cp_wci_Vm_5_MData<27>
    SLICE_X56Y39.CLK     Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<27>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr28.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.598ns (0.288ns logic, 0.310ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.480ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[31].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.552ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (0.533 - 0.461)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[31].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y38.XQ      Tcko                  0.417   U_ila_pro_0/U0/iDATA<31>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[31].U_DQ
    SLICE_X68Y38.BX      net (fanout=1)        0.287   U_ila_pro_0/U0/iDATA<31>
    SLICE_X68Y38.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<31>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.552ns (0.265ns logic, 0.287ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.482ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[87].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 1)
  Clock Path Skew:      0.059ns (0.327 - 0.268)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[87].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y15.XQ      Tcko                  0.396   U_ila_pro_0/U0/iDATA<87>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[87].U_DQ
    SLICE_X74Y14.BX      net (fanout=1)        0.297   U_ila_pro_0/U0/iDATA<87>
    SLICE_X74Y14.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<87>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.244ns logic, 0.297ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.482ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[109].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[109].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 1)
  Clock Path Skew:      0.059ns (0.314 - 0.255)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[109].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[109].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y2.XQ       Tcko                  0.396   U_ila_pro_0/U0/iDATA<109>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[109].U_DQ
    SLICE_X72Y2.BX       net (fanout=1)        0.297   U_ila_pro_0/U0/iDATA<109>
    SLICE_X72Y2.CLK      Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<109>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[109].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.244ns logic, 0.297ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.482ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[59].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[59].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 1)
  Clock Path Skew:      0.059ns (0.337 - 0.278)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[59].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[59].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y19.XQ      Tcko                  0.396   U_ila_pro_0/U0/iDATA<59>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[59].U_DQ
    SLICE_X72Y18.BX      net (fanout=1)        0.297   U_ila_pro_0/U0/iDATA<59>
    SLICE_X72Y18.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<59>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[59].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.244ns logic, 0.297ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.482ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_18 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr19.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.660ns (Levels of Logic = 1)
  Clock Path Skew:      0.178ns (0.550 - 0.372)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_18 to ftop/pwrk/wci_wslv_reqF/Mram_arr19.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y103.YQ     Tcko                  0.419   ftop/cp_wci_Vm_7_MData<19>
                                                       ftop/cp/wci_reqF_2_q_0_18
    SLICE_X66Y103.BY     net (fanout=2)        0.371   ftop/cp_wci_Vm_7_MData<18>
    SLICE_X66Y103.CLK    Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<18>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr19.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.660ns (0.289ns logic, 0.371ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.483ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_18 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr19.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.661ns (Levels of Logic = 1)
  Clock Path Skew:      0.178ns (0.550 - 0.372)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_18 to ftop/pwrk/wci_wslv_reqF/Mram_arr19.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y103.YQ     Tcko                  0.419   ftop/cp_wci_Vm_7_MData<19>
                                                       ftop/cp/wci_reqF_2_q_0_18
    SLICE_X66Y103.BY     net (fanout=2)        0.371   ftop/cp_wci_Vm_7_MData<18>
    SLICE_X66Y103.CLK    Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<18>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr19.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.661ns (0.290ns logic, 0.371ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.485ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[89].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[89].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 1)
  Clock Path Skew:      0.056ns (0.310 - 0.254)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[89].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[89].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y10.XQ      Tcko                  0.396   U_ila_pro_0/U0/iDATA<89>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[89].U_DQ
    SLICE_X74Y11.BX      net (fanout=1)        0.297   U_ila_pro_0/U0/iDATA<89>
    SLICE_X74Y11.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<89>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[89].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.244ns logic, 0.297ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.487ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[127].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[127].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.546ns (Levels of Logic = 1)
  Clock Path Skew:      0.059ns (0.322 - 0.263)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[127].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[127].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y10.XQ      Tcko                  0.396   U_ila_pro_0/U0/iDATA<127>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[127].U_DQ
    SLICE_X72Y13.BX      net (fanout=1)        0.302   U_ila_pro_0/U0/iDATA<127>
    SLICE_X72Y13.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<127>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[127].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.546ns (0.244ns logic, 0.302ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.489ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[19].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.552ns (Levels of Logic = 1)
  Clock Path Skew:      0.063ns (0.559 - 0.496)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[19].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y45.XQ      Tcko                  0.417   U_ila_pro_0/U0/iDATA<19>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[19].U_DQ
    SLICE_X62Y45.BX      net (fanout=1)        0.287   U_ila_pro_0/U0/iDATA<19>
    SLICE_X62Y45.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<19>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.552ns (0.265ns logic, 0.287ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.492ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[79].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[79].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 1)
  Clock Path Skew:      0.049ns (0.322 - 0.273)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[79].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[79].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y12.XQ      Tcko                  0.396   U_ila_pro_0/U0/iDATA<79>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[79].U_DQ
    SLICE_X72Y12.BX      net (fanout=1)        0.297   U_ila_pro_0/U0/iDATA<79>
    SLICE_X72Y12.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<79>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[79].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.244ns logic, 0.297ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.494ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[107].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[107].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 1)
  Clock Path Skew:      0.047ns (0.325 - 0.278)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[107].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[107].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y15.XQ      Tcko                  0.396   U_ila_pro_0/U0/iDATA<107>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[107].U_DQ
    SLICE_X72Y15.BX      net (fanout=1)        0.297   U_ila_pro_0/U0/iDATA<107>
    SLICE_X72Y15.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<107>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[107].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.244ns logic, 0.297ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.496ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_9 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (0.557 - 0.454)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_9 to ftop/edp0/wci_reqF/Mram_arr10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y127.XQ     Tcko                  0.396   ftop/cp_wci_Vm_13_MData<9>
                                                       ftop/cp/wci_reqF_5_q_0_9
    SLICE_X60Y129.BY     net (fanout=2)        0.333   ftop/cp_wci_Vm_13_MData<9>
    SLICE_X60Y129.CLK    Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<9>
                                                       ftop/edp0/wci_reqF/Mram_arr10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (0.266ns logic, 0.333ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.496ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_27 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr28.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.602ns (Levels of Logic = 1)
  Clock Path Skew:      0.106ns (0.625 - 0.519)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_27 to ftop/sma0/wci_wslv_reqF/Mram_arr28.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y190.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<27>
                                                       ftop/cp/wci_reqF_1_q_0_27
    SLICE_X76Y192.BY     net (fanout=2)        0.336   ftop/cp_wci_Vm_6_MData<27>
    SLICE_X76Y192.CLK    Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<27>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr28.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.602ns (0.266ns logic, 0.336ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.497ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_9 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (0.557 - 0.454)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_9 to ftop/edp0/wci_reqF/Mram_arr10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y127.XQ     Tcko                  0.396   ftop/cp_wci_Vm_13_MData<9>
                                                       ftop/cp/wci_reqF_5_q_0_9
    SLICE_X60Y129.BY     net (fanout=2)        0.333   ftop/cp_wci_Vm_13_MData<9>
    SLICE_X60Y129.CLK    Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<9>
                                                       ftop/edp0/wci_reqF/Mram_arr10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.267ns logic, 0.333ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.497ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_27 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr28.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.603ns (Levels of Logic = 1)
  Clock Path Skew:      0.106ns (0.625 - 0.519)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_27 to ftop/sma0/wci_wslv_reqF/Mram_arr28.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y190.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<27>
                                                       ftop/cp/wci_reqF_1_q_0_27
    SLICE_X76Y192.BY     net (fanout=2)        0.336   ftop/cp_wci_Vm_6_MData<27>
    SLICE_X76Y192.CLK    Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<27>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr28.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.603ns (0.267ns logic, 0.336ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.503ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[119].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[119].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.059ns (0.316 - 0.257)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[119].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[119].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y0.XQ       Tcko                  0.417   U_ila_pro_0/U0/iDATA<119>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[119].U_DQ
    SLICE_X72Y0.BX       net (fanout=1)        0.297   U_ila_pro_0/U0/iDATA<119>
    SLICE_X72Y0.CLK      Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<119>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[119].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.265ns logic, 0.297ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[103].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[103].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.057ns (0.321 - 0.264)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[103].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[103].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y12.XQ      Tcko                  0.417   U_ila_pro_0/U0/iDATA<103>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[103].U_DQ
    SLICE_X74Y12.BX      net (fanout=1)        0.297   U_ila_pro_0/U0/iDATA<103>
    SLICE_X74Y12.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<103>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[103].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.265ns logic, 0.297ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sync/sSyncReg2/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sync/sSyncReg2/SR
  Location pin: SLICE_X20Y195.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sync/sSyncReg2/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sync/sSyncReg2/SR
  Location pin: SLICE_X20Y195.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sync/sSyncReg2/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sync/sSyncReg1/SR
  Location pin: SLICE_X20Y195.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_maxBurstLengthR/sync/sSyncReg2/SR
  Logical resource: ftop/iqadc/adcCore_maxBurstLengthR/sync/sSyncReg1/SR
  Location pin: SLICE_X20Y195.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_acquireD/sDataSyncIn<0>/SR
  Logical resource: ftop/iqadc/adcCore_acquireD/sDataSyncIn_0/SR
  Location pin: SLICE_X2Y145.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_acquireD/sDataSyncIn<0>/SR
  Logical resource: ftop/iqadc/adcCore_acquireD/sDataSyncIn_0/SR
  Location pin: SLICE_X2Y145.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_averageD/sync/sSyncReg2/SR
  Logical resource: ftop/iqadc/adcCore_averageD/sync/sSyncReg2/SR
  Location pin: SLICE_X0Y128.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_averageD/sync/sSyncReg2/SR
  Logical resource: ftop/iqadc/adcCore_averageD/sync/sSyncReg2/SR
  Location pin: SLICE_X0Y128.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_averageD/sync/sSyncReg2/SR
  Logical resource: ftop/iqadc/adcCore_averageD/sync/sSyncReg1/SR
  Location pin: SLICE_X0Y128.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_averageD/sync/sSyncReg2/SR
  Logical resource: ftop/iqadc/adcCore_averageD/sync/sSyncReg1/SR
  Location pin: SLICE_X0Y128.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rsCounter<10>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rsCounter_10/SR
  Location pin: SLICE_X58Y60.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rsCounter<10>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rsCounter_10/SR
  Location pin: SLICE_X58Y60.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_acquireD_dD_OUT/SR
  Logical resource: ftop/iqadc/adcCore_acquireD/dD_OUT_0/SR
  Location pin: SLICE_X2Y142.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_acquireD_dD_OUT/SR
  Logical resource: ftop/iqadc/adcCore_acquireD/dD_OUT_0/SR
  Location pin: SLICE_X2Y142.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sync/sToggleReg/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sync/sToggleReg/SR
  Location pin: SLICE_X90Y185.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sync/sToggleReg/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sync/sToggleReg/SR
  Location pin: SLICE_X90Y185.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_spiI_cd/cntr<2>/SR
  Logical resource: ftop/iqadc/adcCore_spiI_cd/cntr_2/SR
  Location pin: SLICE_X28Y206.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_spiI_cd/cntr<2>/SR
  Logical resource: ftop/iqadc/adcCore_spiI_cd/cntr_2/SR
  Location pin: SLICE_X28Y206.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_averageD_dD_OUT/SR
  Logical resource: ftop/iqadc/adcCore_averageD/dD_OUT_0/SR
  Location pin: SLICE_X6Y135.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_averageD_dD_OUT/SR
  Logical resource: ftop/iqadc/adcCore_averageD/dD_OUT_0/SR
  Location pin: SLICE_X6Y135.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|      9.911ns|            0|            0|            2|    106052619|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|      7.121ns|          N/A|            0|            0|            1|            0|
| TS_ftop_clkN210_clkdv_unbuf   |     20.000ns|     19.821ns|          N/A|            0|            0|    106052618|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    6.637|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |    7.921|         |    3.771|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.821|         |         |         |
sys0_clkp      |   19.821|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.821|         |         |         |
sys0_clkp      |   19.821|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 106068857 paths, 0 nets, and 108488 connections

Design statistics:
   Minimum period:  19.821ns{1}   (Maximum frequency:  50.452MHz)
   Maximum path delay from/to any node:   1.381ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Sep 11 11:22:05 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 866 MB



