
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.122078                       # Number of seconds simulated
sim_ticks                                122078215840                       # Number of ticks simulated
final_tick                               1176644742931                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 101947                       # Simulator instruction rate (inst/s)
host_op_rate                                   132242                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3883449                       # Simulator tick rate (ticks/s)
host_mem_usage                               16906552                       # Number of bytes of host memory used
host_seconds                                 31435.51                       # Real time elapsed on the host
sim_insts                                  3204759660                       # Number of instructions simulated
sim_ops                                    4157079952                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1198848                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1683712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1957760                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4845184                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1605632                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1605632                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         9366                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13154                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        15295                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 37853                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12544                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12544                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        13631                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      9820327                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14679                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     13792076                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        11534                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16036932                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                39689178                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        13631                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14679                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        11534                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              39843                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13152486                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13152486                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13152486                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        13631                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      9820327                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14679                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     13792076                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        11534                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16036932                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               52841663                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               146552481                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22774991                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18775130                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2025998                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9109555                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8710964                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2385260                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        88955                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    110813247                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             125167348                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22774991                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11096224                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26127745                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6022099                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3231186                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12852746                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1676317                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    144134545                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.066113                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.486763                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       118006800     81.87%     81.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1345411      0.93%     82.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1914133      1.33%     84.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2518486      1.75%     85.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2830612      1.96%     87.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2108800      1.46%     89.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1213370      0.84%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1787597      1.24%     91.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12409336      8.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    144134545                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.155405                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.854079                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       109587961                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4866477                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25657524                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        60444                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3962133                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3637771                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          238                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     150997186                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1313                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3962133                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       110343664                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1083699                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2415185                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24965120                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1364739                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     150006850                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          788                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        274612                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       564524                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          588                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    209171009                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    700801524                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    700801524                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        38421972                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        39522                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22853                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4117265                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14241089                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7406895                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       122603                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1614745                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         145857005                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39498                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        136398938                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        27230                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21148248                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     50034905                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6162                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    144134545                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.946331                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.506418                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     86457305     59.98%     59.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23212210     16.10%     76.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12844095      8.91%     85.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8309160      5.76%     90.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7644527      5.30%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3044411      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1841979      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       527843      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       253015      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    144134545                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          65859     22.75%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     22.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         97067     33.54%     56.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       126504     43.71%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114520238     83.96%     83.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2087090      1.53%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12425178      9.11%     94.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7349763      5.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     136398938                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.930717                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             289430                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002122                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    417249078                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    167045097                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133817607                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     136688368                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       334665                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2973161                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          130                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          346                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       184451                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked           64                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3962133                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         818878                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       110919                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    145896503                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1321650                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14241089                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7406895                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22830                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         84485                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          346                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1186180                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1152237                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2338417                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134573137                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12257121                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1825798                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19605229                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18846152                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7348108                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.918259                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133817862                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133817607                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         78374407                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        212987549                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.913104                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.367976                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23000435                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2059161                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    140172412                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.876809                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.683912                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     90359418     64.46%     64.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23950131     17.09%     81.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9401922      6.71%     88.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4843137      3.46%     91.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4223649      3.01%     94.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2027821      1.45%     96.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1757798      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       827740      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2780796      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    140172412                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2780796                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283296474                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          295771921                       # The number of ROB writes
system.switch_cpus0.timesIdled                  46723                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2417936                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.465525                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.465525                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.682349                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.682349                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       606363287                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      185652351                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      141471321                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               146552481                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21730897                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19043925                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1693206                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10789014                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10493866                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1510798                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        53078                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    114613313                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             120805549                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21730897                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12004664                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24569598                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5537077                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1885761                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13063648                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1067740                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    144902649                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.947991                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.317094                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       120333051     83.04%     83.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1235080      0.85%     83.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2259586      1.56%     85.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1895842      1.31%     86.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3482125      2.40%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3765745      2.60%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          819067      0.57%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          644287      0.44%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10467866      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    144902649                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.148281                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.824316                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       113717209                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      2968856                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24363387                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        24258                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3828935                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2331885                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5044                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     136306968                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1290                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3828935                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       114173614                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1393114                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       761187                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23919403                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       826386                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     135349823                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         86220                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       500334                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    179737685                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    614081999                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    614081999                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    145006080                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        34731587                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        19301                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9657                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2615105                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     22551533                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4370232                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        78948                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       972854                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         133763784                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        19301                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        125680339                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       101072                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22164100                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     47558374                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    144902649                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.867343                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.478293                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     92595024     63.90%     63.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21303242     14.70%     78.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10691409      7.38%     85.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7016848      4.84%     90.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7315013      5.05%     95.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3784504      2.61%     98.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1695145      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       421419      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        80045      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    144902649                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         314336     59.94%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        131626     25.10%     85.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        78484     14.97%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     99193353     78.93%     78.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1051489      0.84%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9644      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     21087352     16.78%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4338501      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     125680339                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.857579                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             524446                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004173                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    396888845                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    155947487                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    122838682                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     126204785                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       234527                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      4073917                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           82                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          302                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       134941                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3828935                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         910817                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        50225                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    133783085                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        47657                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     22551533                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4370232                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9657                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33037                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          184                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          302                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       818353                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1006808                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1825161                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    124329970                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20762437                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1350369                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            25100793                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19153973                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4338356                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.848365                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             122949512                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            122838682                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         70950832                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        168372171                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.838189                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421393                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     97446542                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    110676433                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23107551                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        19288                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1697830                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    141073714                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.784529                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.660689                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     99976354     70.87%     70.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15943838     11.30%     82.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11529052      8.17%     90.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2578088      1.83%     92.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2931138      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1040446      0.74%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4354657      3.09%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       875625      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1844516      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    141073714                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     97446542                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     110676433                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22712902                       # Number of memory references committed
system.switch_cpus1.commit.loads             18477611                       # Number of loads committed
system.switch_cpus1.commit.membars               9644                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17333533                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         96608292                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1494347                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1844516                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           273013182                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          271396995                       # The number of ROB writes
system.switch_cpus1.timesIdled                  39342                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1649832                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           97446542                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            110676433                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     97446542                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.503927                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.503927                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.664926                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.664926                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       575242085                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      161352893                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      143024858                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         19288                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               146552481                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23748280                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19564812                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1969274                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9268110                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8857640                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2490308                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        89757                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    106689703                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             131078753                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23748280                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11347948                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27824057                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6346876                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5383863                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12361147                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1601921                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    144245445                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.106887                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.549213                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       116421388     80.71%     80.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2853301      1.98%     82.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2427993      1.68%     84.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2425898      1.68%     86.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2312046      1.60%     87.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1129325      0.78%     88.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          793149      0.55%     88.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2036085      1.41%     90.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13846260      9.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    144245445                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.162046                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.894415                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       105521256                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6801915                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27466356                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       114705                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4341211                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3820309                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6611                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     158111829                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        52362                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4341211                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       106048780                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        4320058                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1294113                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27038309                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1202972                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     156655405                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          472                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        427023                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       630374                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         4326                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    219210134                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    730058010                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    730058010                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    172604751                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46605350                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33443                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17007                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3926952                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15512522                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8093195                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       319705                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1783078                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         152668571                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        33443                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        142483870                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       107438                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     25567080                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     58457115                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          571                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    144245445                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.987788                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.584977                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     85544546     59.30%     59.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24265075     16.82%     76.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12210507      8.47%     84.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7990856      5.54%     90.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7075137      4.90%     95.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2777757      1.93%     96.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3134461      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1147734      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        99372      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    144245445                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1002675     74.83%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     74.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        160285     11.96%     86.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       177059     13.21%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    117686722     82.60%     82.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2055585      1.44%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16436      0.01%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14682875     10.30%     94.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8042252      5.64%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     142483870                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.972238                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1340019                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009405                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    430660638                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    178269812                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    138286881                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143823889                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       201377                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2980654                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          831                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          735                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       148539                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          612                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4341211                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        3613534                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       278006                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    152702014                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1215973                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15512522                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8093195                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17007                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        227304                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        13465                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          735                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1167567                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1108130                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2275697                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    140065146                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14434545                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2418720                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22475491                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19757862                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8040946                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.955734                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             138292836                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            138286881                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         83396308                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        226431364                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.943600                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.368307                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102588645                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125589398                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     27120363                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32872                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1991875                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    139904234                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.897681                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.713589                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     89555576     64.01%     64.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23071136     16.49%     80.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11074469      7.92%     88.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4944674      3.53%     91.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3872936      2.77%     94.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1574772      1.13%     95.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1598592      1.14%     96.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1118486      0.80%     97.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3093593      2.21%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    139904234                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102588645                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125589398                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              20476521                       # Number of memory references committed
system.switch_cpus2.commit.loads             12531868                       # Number of loads committed
system.switch_cpus2.commit.membars              16436                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18028369                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112995601                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2475560                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3093593                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           289520402                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          309761113                       # The number of ROB writes
system.switch_cpus2.timesIdled                  52986                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2307036                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102588645                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125589398                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102588645                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.428545                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.428545                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.700013                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.700013                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       632847019                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      190810601                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      149271916                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32872                       # number of misc regfile writes
system.l2.replacements                          37853                       # number of replacements
system.l2.tagsinuse                      32767.976050                       # Cycle average of tags in use
system.l2.total_refs                          1197744                       # Total number of references to valid blocks.
system.l2.sampled_refs                          70621                       # Sample count of references to valid blocks.
system.l2.avg_refs                          16.960168                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           644.476289                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.375298                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4023.579652                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.267954                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5657.017142                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      6.499461                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   6802.919155                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4522.496268                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           5016.908131                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           6076.436699                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.019668                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000256                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.122790                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000283                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.172638                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000198                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.207609                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.138016                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.153104                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.185438                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        43012                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        34995                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        84497                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  162504                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            51815                       # number of Writeback hits
system.l2.Writeback_hits::total                 51815                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        43012                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        34995                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        84497                       # number of demand (read+write) hits
system.l2.demand_hits::total                   162504                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        43012                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        34995                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        84497                       # number of overall hits
system.l2.overall_hits::total                  162504                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         9361                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        13154                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        15295                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 37848                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         9366                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13154                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        15295                       # number of demand (read+write) misses
system.l2.demand_misses::total                  37853                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         9366                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13154                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        15295                       # number of overall misses
system.l2.overall_misses::total                 37853                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2238719                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1876227335                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2371321                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2619141765                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1658300                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   3164590733                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      7666228173                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       900666                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        900666                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2238719                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1877128001                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2371321                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2619141765                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1658300                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   3164590733                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7667128839                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2238719                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1877128001                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2371321                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2619141765                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1658300                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   3164590733                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7667128839                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        52373                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        48149                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        99792                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              200352                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        51815                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             51815                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 5                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        52378                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        48149                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        99792                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               200357                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        52378                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        48149                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        99792                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              200357                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.178737                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.273194                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.153269                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.188908                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.178816                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.273194                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.153269                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.188928                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.178816                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.273194                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.153269                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.188928                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 172209.153846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 200430.224869                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 169380.071429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 199113.711799                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 150754.545455                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 206903.611180                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 202553.058893                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 180133.200000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 180133.200000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 172209.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 200419.389387                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 169380.071429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 199113.711799                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 150754.545455                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 206903.611180                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 202550.097456                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 172209.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 200419.389387                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 169380.071429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 199113.711799                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 150754.545455                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 206903.611180                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 202550.097456                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12544                       # number of writebacks
system.l2.writebacks::total                     12544                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         9361                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        13154                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        15295                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            37848                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         9366                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        13154                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        15295                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             37853                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         9366                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        13154                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        15295                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            37853                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1480912                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1330715609                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1556378                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1852653968                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1018070                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   2274286309                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   5461711246                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       609727                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       609727                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1480912                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1331325336                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1556378                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1852653968                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1018070                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   2274286309                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5462320973                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1480912                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1331325336                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1556378                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1852653968                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1018070                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   2274286309                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5462320973                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.178737                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.273194                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.153269                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.188908                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.178816                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.273194                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.153269                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.188928                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.178816                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.273194                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.153269                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.188928                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 113916.307692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 142155.283517                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 111169.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 140843.391212                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 92551.818182                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 148694.757045                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 144306.469193                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 121945.400000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 121945.400000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 113916.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 142144.494555                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 111169.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 140843.391212                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 92551.818182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 148694.757045                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 144303.515521                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 113916.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 142144.494555                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 111169.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 140843.391212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 92551.818182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 148694.757045                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 144303.515521                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996267                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012860347                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042057.151210                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996267                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020827                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12852730                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12852730                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12852730                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12852730                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12852730                       # number of overall hits
system.cpu0.icache.overall_hits::total       12852730                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2931764                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2931764                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2931764                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2931764                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2931764                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2931764                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12852746                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12852746                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12852746                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12852746                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12852746                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12852746                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 183235.250000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 183235.250000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 183235.250000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 183235.250000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 183235.250000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 183235.250000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2346819                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2346819                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2346819                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2346819                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2346819                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2346819                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 180524.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 180524.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 180524.538462                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 180524.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 180524.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 180524.538462                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52378                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               172317911                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52634                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3273.889710                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.282054                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.717946                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911258                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088742                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9125289                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9125289                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7185219                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7185219                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17565                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17565                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16310508                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16310508                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16310508                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16310508                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       150753                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       150753                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2883                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2883                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       153636                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        153636                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       153636                       # number of overall misses
system.cpu0.dcache.overall_misses::total       153636                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  16692595420                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  16692595420                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    441178139                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    441178139                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  17133773559                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  17133773559                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  17133773559                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  17133773559                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9276042                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9276042                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16464144                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16464144                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16464144                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16464144                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.016252                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016252                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000401                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000401                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009332                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009332                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009332                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009332                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 110728.114333                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 110728.114333                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 153027.450225                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 153027.450225                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 111521.867004                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 111521.867004                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 111521.867004                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 111521.867004                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       906200                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets       113275                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        23913                       # number of writebacks
system.cpu0.dcache.writebacks::total            23913                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        98380                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        98380                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         2878                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2878                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       101258                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       101258                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       101258                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       101258                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52373                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52373                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            5                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52378                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52378                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52378                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52378                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4782530116                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4782530116                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       942166                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       942166                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4783472282                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4783472282                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4783472282                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4783472282                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.005646                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.005646                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003181                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003181                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003181                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003181                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91316.711206                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 91316.711206                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 188433.200000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 188433.200000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 91325.981939                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 91325.981939                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 91325.981939                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 91325.981939                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.933203                       # Cycle average of tags in use
system.cpu1.icache.total_refs               921049554                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1702494.554529                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.933203                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022329                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866880                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13063632                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13063632                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13063632                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13063632                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13063632                       # number of overall hits
system.cpu1.icache.overall_hits::total       13063632                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2816225                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2816225                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2816225                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2816225                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2816225                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2816225                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13063648                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13063648                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13063648                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13063648                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13063648                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13063648                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 176014.062500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 176014.062500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 176014.062500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 176014.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 176014.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 176014.062500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2487721                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2487721                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2487721                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2487721                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2487721                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2487721                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 177694.357143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 177694.357143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 177694.357143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 177694.357143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 177694.357143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 177694.357143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 48149                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227328248                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 48405                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4696.379465                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   213.750670                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    42.249330                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.834964                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.165036                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18790504                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18790504                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4215987                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4215987                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9660                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9660                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9644                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9644                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     23006491                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        23006491                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     23006491                       # number of overall hits
system.cpu1.dcache.overall_hits::total       23006491                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       178531                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       178531                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       178531                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        178531                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       178531                       # number of overall misses
system.cpu1.dcache.overall_misses::total       178531                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  21237527845                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  21237527845                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  21237527845                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  21237527845                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  21237527845                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  21237527845                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18969035                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18969035                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4215987                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4215987                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9660                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9660                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9644                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9644                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     23185022                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23185022                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     23185022                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23185022                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009412                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009412                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007700                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007700                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007700                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007700                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 118957.087817                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 118957.087817                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 118957.087817                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 118957.087817                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 118957.087817                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 118957.087817                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10088                       # number of writebacks
system.cpu1.dcache.writebacks::total            10088                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       130382                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       130382                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       130382                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       130382                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       130382                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       130382                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        48149                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        48149                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        48149                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        48149                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        48149                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        48149                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5022179347                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5022179347                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5022179347                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5022179347                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5022179347                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5022179347                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002538                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002538                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002077                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002077                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002077                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002077                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 104304.956427                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 104304.956427                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 104304.956427                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 104304.956427                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 104304.956427                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 104304.956427                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               549.814875                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1009139461                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1831469.076225                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst     9.814875                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.015729                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.881114                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12361136                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12361136                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12361136                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12361136                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12361136                       # number of overall hits
system.cpu2.icache.overall_hits::total       12361136                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           11                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           11                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           11                       # number of overall misses
system.cpu2.icache.overall_misses::total           11                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1865100                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1865100                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1865100                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1865100                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1865100                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1865100                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12361147                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12361147                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12361147                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12361147                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12361147                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12361147                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 169554.545455                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 169554.545455                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 169554.545455                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 169554.545455                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 169554.545455                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 169554.545455                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1749600                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1749600                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1749600                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1749600                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1749600                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1749600                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 159054.545455                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 159054.545455                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 159054.545455                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 159054.545455                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 159054.545455                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 159054.545455                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 99792                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               191159478                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                100048                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               1910.677655                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.584836                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.415164                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.916347                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.083653                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11208096                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11208096                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7911581                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7911581                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16843                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16843                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16436                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16436                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19119677                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19119677                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19119677                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19119677                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       415949                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       415949                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           95                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       416044                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        416044                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       416044                       # number of overall misses
system.cpu2.dcache.overall_misses::total       416044                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  40713865004                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  40713865004                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      9243061                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      9243061                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  40723108065                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  40723108065                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  40723108065                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  40723108065                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11624045                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11624045                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7911676                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7911676                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16843                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16843                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16436                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16436                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     19535721                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     19535721                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     19535721                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     19535721                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.035783                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.035783                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000012                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.021297                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.021297                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.021297                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.021297                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 97881.867739                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 97881.867739                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 97295.378947                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 97295.378947                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 97881.733819                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 97881.733819                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 97881.733819                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 97881.733819                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        17814                       # number of writebacks
system.cpu2.dcache.writebacks::total            17814                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       316157                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       316157                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           95                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       316252                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       316252                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       316252                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       316252                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        99792                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        99792                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        99792                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        99792                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        99792                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        99792                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   8978531159                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   8978531159                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   8978531159                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   8978531159                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   8978531159                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   8978531159                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008585                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008585                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.005108                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.005108                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.005108                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.005108                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 89972.454295                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89972.454295                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 89972.454295                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89972.454295                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 89972.454295                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89972.454295                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
