INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab06/lab06.srcs/sources_1/new/bcd7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bcd7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab06/lab06.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab06/lab06.srcs/sources_1/new/lab06.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab06
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab06/lab06.srcs/sources_1/new/selectLed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SelectLed
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Digital_Logic_Experiments/lab06/lab06.srcs/sim_1/new/lab06_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab06_tb
