// Seed: 4163554069
module module_0 (
    output wor  id_0,
    input  tri  id_1,
    input  tri1 id_2,
    input  tri  id_3
);
  assign id_0 = id_2 ^ id_1 ? id_2 : id_3;
  wire id_5;
  assign id_0 = 1;
  wire module_0;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input uwire module_1,
    input supply0 id_3,
    input wor id_4,
    output supply0 id_5,
    output logic id_6,
    output tri0 id_7,
    input uwire id_8,
    output tri id_9,
    inout tri0 id_10,
    input wire id_11,
    output wire id_12,
    input uwire id_13
);
  assign id_7 = id_13;
  always @(posedge ~id_4 or posedge 1) id_6 <= 1;
  id_15(
      .id_0((1)), .id_1(id_11), .id_2(1'b0), .id_3(1), .id_4(1), .id_5(id_10)
  );
  module_0 modCall_1 (
      id_7,
      id_10,
      id_0,
      id_11
  );
  wire id_16;
endmodule
