Analysis & Synthesis report for SingleCycleProcessor
Wed Sep 18 11:40:56 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Wed Sep 18 11:40:56 2024           ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; SingleCycleProcessor                        ;
; Top-level Entity Name              ; processor_arm                               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+------------------------------------------------------------------+--------------------+----------------------+
; Option                                                           ; Setting            ; Default Value        ;
+------------------------------------------------------------------+--------------------+----------------------+
; Device                                                           ; EP4CE22F17C6       ;                      ;
; Top-level entity name                                            ; processor_arm      ; SingleCycleProcessor ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V            ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                      ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993            ;
; Use smart compilation                                            ; Off                ; Off                  ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                   ;
; Enable compact report table                                      ; Off                ; Off                  ;
; Restructure Multiplexers                                         ; Auto               ; Auto                 ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                  ;
; Preserve fewer node names                                        ; On                 ; On                   ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable               ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001         ;
; State Machine Processing                                         ; Auto               ; Auto                 ;
; Safe State Machine                                               ; Off                ; Off                  ;
; Extract Verilog State Machines                                   ; On                 ; On                   ;
; Extract VHDL State Machines                                      ; On                 ; On                   ;
; Ignore Verilog initial constructs                                ; Off                ; Off                  ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000                 ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                   ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                   ;
; Parallel Synthesis                                               ; On                 ; On                   ;
; DSP Block Balancing                                              ; Auto               ; Auto                 ;
; NOT Gate Push-Back                                               ; On                 ; On                   ;
; Power-Up Don't Care                                              ; On                 ; On                   ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                  ;
; Remove Duplicate Registers                                       ; On                 ; On                   ;
; Ignore CARRY Buffers                                             ; Off                ; Off                  ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                  ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                  ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                  ;
; Ignore LCELL Buffers                                             ; Off                ; Off                  ;
; Ignore SOFT Buffers                                              ; On                 ; On                   ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                  ;
; Optimization Technique                                           ; Balanced           ; Balanced             ;
; Carry Chain Length                                               ; 70                 ; 70                   ;
; Auto Carry Chains                                                ; On                 ; On                   ;
; Auto Open-Drain Pins                                             ; On                 ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                  ;
; Auto ROM Replacement                                             ; On                 ; On                   ;
; Auto RAM Replacement                                             ; On                 ; On                   ;
; Auto DSP Block Replacement                                       ; On                 ; On                   ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto                 ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto                 ;
; Auto Clock Enable Replacement                                    ; On                 ; On                   ;
; Strict RAM Replacement                                           ; Off                ; Off                  ;
; Allow Synchronous Control Signals                                ; On                 ; On                   ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                  ;
; Auto RAM Block Balancing                                         ; On                 ; On                   ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                  ;
; Auto Resource Sharing                                            ; Off                ; Off                  ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                  ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                  ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                  ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                   ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                  ;
; Timing-Driven Synthesis                                          ; On                 ; On                   ;
; Report Parameter Settings                                        ; On                 ; On                   ;
; Report Source Assignments                                        ; On                 ; On                   ;
; Report Connectivity Checks                                       ; On                 ; On                   ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                  ;
; Synchronization Register Chain Length                            ; 2                  ; 2                    ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation   ;
; HDL message level                                                ; Level2             ; Level2               ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000                 ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000                 ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                  ;
; Clock MUX Protection                                             ; On                 ; On                   ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                  ;
; Block Design Naming                                              ; Auto               ; Auto                 ;
; SDC constraint protection                                        ; Off                ; Off                  ;
; Synthesis Effort                                                 ; Auto               ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                   ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                  ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium               ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto                 ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                   ;
+------------------------------------------------------------------+--------------------+----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Wed Sep 18 11:40:46 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Error (10170): Verilog HDL syntax error at imem.sv(8) near text: "=";  expecting ".", or "(". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: /home/julieta/Documents/Arqui/Computer-Architecture-FaMAF/One-cycle processor with exceptions/imem.sv Line: 8
Error (10112): Ignored design unit "imem" at imem.sv(3) due to previous errors File: /home/julieta/Documents/Arqui/Computer-Architecture-FaMAF/One-cycle processor with exceptions/imem.sv Line: 3
Info (12021): Found 0 design units, including 0 entities, in source file imem.sv
Info (12021): Found 1 design units, including 1 entities, in source file maindec_tb.sv
    Info (12023): Found entity 1: maindec_tb File: /home/julieta/Documents/Arqui/Computer-Architecture-FaMAF/One-cycle processor with exceptions/maindec_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: /home/julieta/Documents/Arqui/Computer-Architecture-FaMAF/One-cycle processor with exceptions/alu.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mux2.sv
    Info (12023): Found entity 1: mux2 File: /home/julieta/Documents/Arqui/Computer-Architecture-FaMAF/One-cycle processor with exceptions/mux2.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file flopr.sv
    Info (12023): Found entity 1: flopr File: /home/julieta/Documents/Arqui/Computer-Architecture-FaMAF/One-cycle processor with exceptions/flopr.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file alu_tb.sv
    Info (12023): Found entity 1: alu_tb File: /home/julieta/Documents/Arqui/Computer-Architecture-FaMAF/One-cycle processor with exceptions/alu_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder.sv
    Info (12023): Found entity 1: adder File: /home/julieta/Documents/Arqui/Computer-Architecture-FaMAF/One-cycle processor with exceptions/adder.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file signext_tb.sv
    Info (12023): Found entity 1: signext_tb File: /home/julieta/Documents/Arqui/Computer-Architecture-FaMAF/One-cycle processor with exceptions/signext_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file execute.sv
    Info (12023): Found entity 1: execute File: /home/julieta/Documents/Arqui/Computer-Architecture-FaMAF/One-cycle processor with exceptions/execute.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file execute_tb.sv
    Info (12023): Found entity 1: execute_tb File: /home/julieta/Documents/Arqui/Computer-Architecture-FaMAF/One-cycle processor with exceptions/execute_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile_tb.sv
    Info (12023): Found entity 1: regfile_tb File: /home/julieta/Documents/Arqui/Computer-Architecture-FaMAF/One-cycle processor with exceptions/regfile_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile File: /home/julieta/Documents/Arqui/Computer-Architecture-FaMAF/One-cycle processor with exceptions/regfile.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fetch_tb.sv
    Info (12023): Found entity 1: fetch_tb File: /home/julieta/Documents/Arqui/Computer-Architecture-FaMAF/One-cycle processor with exceptions/fetch_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fetch.sv
    Info (12023): Found entity 1: fetch File: /home/julieta/Documents/Arqui/Computer-Architecture-FaMAF/One-cycle processor with exceptions/fetch.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sl2.sv
    Info (12023): Found entity 1: sl2 File: /home/julieta/Documents/Arqui/Computer-Architecture-FaMAF/One-cycle processor with exceptions/sl2.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file imem_tb.sv
    Info (12023): Found entity 1: imem_tb File: /home/julieta/Documents/Arqui/Computer-Architecture-FaMAF/One-cycle processor with exceptions/imem_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file maindec.sv
    Info (12023): Found entity 1: maindec File: /home/julieta/Documents/Arqui/Computer-Architecture-FaMAF/One-cycle processor with exceptions/maindec.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file signext.sv
    Info (12023): Found entity 1: signext File: /home/julieta/Documents/Arqui/Computer-Architecture-FaMAF/One-cycle processor with exceptions/signext.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file flopr_32_tb.sv
    Info (12023): Found entity 1: flopr_32_tb File: /home/julieta/Documents/Arqui/Computer-Architecture-FaMAF/One-cycle processor with exceptions/flopr_32_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file aludec.sv
    Info (12023): Found entity 1: aludec File: /home/julieta/Documents/Arqui/Computer-Architecture-FaMAF/One-cycle processor with exceptions/aludec.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file controller.sv
    Info (12023): Found entity 1: controller File: /home/julieta/Documents/Arqui/Computer-Architecture-FaMAF/One-cycle processor with exceptions/controller.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file datapath.sv
    Info (12023): Found entity 1: datapath File: /home/julieta/Documents/Arqui/Computer-Architecture-FaMAF/One-cycle processor with exceptions/datapath.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file decode.sv
    Info (12023): Found entity 1: decode File: /home/julieta/Documents/Arqui/Computer-Architecture-FaMAF/One-cycle processor with exceptions/decode.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file dmem.vhd
    Info (12022): Found design unit 1: dmem-behave File: /home/julieta/Documents/Arqui/Computer-Architecture-FaMAF/One-cycle processor with exceptions/dmem.vhd Line: 22
    Info (12023): Found entity 1: dmem File: /home/julieta/Documents/Arqui/Computer-Architecture-FaMAF/One-cycle processor with exceptions/dmem.vhd Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file memory.sv
    Info (12023): Found entity 1: memory File: /home/julieta/Documents/Arqui/Computer-Architecture-FaMAF/One-cycle processor with exceptions/memory.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file processor_arm.sv
    Info (12023): Found entity 1: processor_arm File: /home/julieta/Documents/Arqui/Computer-Architecture-FaMAF/One-cycle processor with exceptions/processor_arm.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file processor_tb.sv
    Info (12023): Found entity 1: processor_tb File: /home/julieta/Documents/Arqui/Computer-Architecture-FaMAF/One-cycle processor with exceptions/processor_tb.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file writeback.sv
    Info (12023): Found entity 1: writeback File: /home/julieta/Documents/Arqui/Computer-Architecture-FaMAF/One-cycle processor with exceptions/writeback.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mux4.sv
    Info (12023): Found entity 1: mux4 File: /home/julieta/Documents/Arqui/Computer-Architecture-FaMAF/One-cycle processor with exceptions/mux4.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flopr_e.sv
    Info (12023): Found entity 1: flopr_e File: /home/julieta/Documents/Arqui/Computer-Architecture-FaMAF/One-cycle processor with exceptions/flopr_e.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flopr_64_tb.sv
    Info (12023): Found entity 1: flopr_64_tb File: /home/julieta/Documents/Arqui/Computer-Architecture-FaMAF/One-cycle processor with exceptions/flopr_64_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file comp_n.sv
    Info (12023): Found entity 1: comp_n File: /home/julieta/Documents/Arqui/Computer-Architecture-FaMAF/One-cycle processor with exceptions/comp_n.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file esync.sv
    Info (12023): Found entity 1: esync File: /home/julieta/Documents/Arqui/Computer-Architecture-FaMAF/One-cycle processor with exceptions/esync.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file exception.sv
    Info (12023): Found entity 1: exception File: /home/julieta/Documents/Arqui/Computer-Architecture-FaMAF/One-cycle processor with exceptions/exception.sv Line: 1
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning
    Error: Peak virtual memory: 423 megabytes
    Error: Processing ended: Wed Sep 18 11:40:56 2024
    Error: Elapsed time: 00:00:10
    Error: Total CPU time (on all processors): 00:00:22


