-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity write_output is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    outputs_0_0_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    outputs_0_0_V_empty_n : IN STD_LOGIC;
    outputs_0_0_V_read : OUT STD_LOGIC;
    outputs_0_1_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    outputs_0_1_V_empty_n : IN STD_LOGIC;
    outputs_0_1_V_read : OUT STD_LOGIC;
    outputs_0_2_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    outputs_0_2_V_empty_n : IN STD_LOGIC;
    outputs_0_2_V_read : OUT STD_LOGIC;
    outputs_0_3_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    outputs_0_3_V_empty_n : IN STD_LOGIC;
    outputs_0_3_V_read : OUT STD_LOGIC;
    outputs_1_0_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    outputs_1_0_V_empty_n : IN STD_LOGIC;
    outputs_1_0_V_read : OUT STD_LOGIC;
    outputs_1_1_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    outputs_1_1_V_empty_n : IN STD_LOGIC;
    outputs_1_1_V_read : OUT STD_LOGIC;
    outputs_1_2_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    outputs_1_2_V_empty_n : IN STD_LOGIC;
    outputs_1_2_V_read : OUT STD_LOGIC;
    outputs_1_3_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    outputs_1_3_V_empty_n : IN STD_LOGIC;
    outputs_1_3_V_read : OUT STD_LOGIC;
    out_0_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    out_0_TVALID : OUT STD_LOGIC;
    out_0_TREADY : IN STD_LOGIC;
    out_1_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    out_1_TVALID : OUT STD_LOGIC;
    out_1_TREADY : IN STD_LOGIC;
    out_0_TKEEP : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_1_TKEEP : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_0_TSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_1_TSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_0_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    out_1_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of write_output is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv7_F : STD_LOGIC_VECTOR (6 downto 0) := "0001111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv32_FE : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111110";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv7_3F : STD_LOGIC_VECTOR (6 downto 0) := "0111111";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv64_FFFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "1111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv7_10 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal sent_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal sent_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal outputs_0_0_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal icmp_ln41_fu_357_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln159_fu_369_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal outputs_0_1_V_blk_n : STD_LOGIC;
    signal outputs_0_2_V_blk_n : STD_LOGIC;
    signal outputs_0_3_V_blk_n : STD_LOGIC;
    signal outputs_1_0_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal icmp_ln41_1_fu_557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln159_1_fu_569_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal outputs_1_1_V_blk_n : STD_LOGIC;
    signal outputs_1_2_V_blk_n : STD_LOGIC;
    signal outputs_1_3_V_blk_n : STD_LOGIC;
    signal out_0_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal out_1_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal add_ln36_fu_334_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln36_reg_737 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal add_ln41_fu_363_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln41_reg_755 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_predicate_op49_read_state3 : BOOLEAN;
    signal ap_predicate_op51_read_state3 : BOOLEAN;
    signal ap_predicate_op53_read_state3 : BOOLEAN;
    signal ap_predicate_op55_read_state3 : BOOLEAN;
    signal ap_block_state3 : BOOLEAN;
    signal ap_block_state3_io : BOOLEAN;
    signal add_ln44_fu_516_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal add_ln45_fu_522_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln36_1_fu_539_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln36_1_reg_806 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal regslice_both_out_0_V_data_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_1_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_block_state6 : BOOLEAN;
    signal add_ln41_1_fu_563_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln41_1_reg_817 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_predicate_op113_read_state7 : BOOLEAN;
    signal ap_predicate_op115_read_state7 : BOOLEAN;
    signal ap_predicate_op117_read_state7 : BOOLEAN;
    signal ap_predicate_op119_read_state7 : BOOLEAN;
    signal ap_block_state7 : BOOLEAN;
    signal ap_block_state7_io : BOOLEAN;
    signal icmp_ln389_1_fu_573_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln389_1_reg_845 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln389_2_fu_579_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln389_2_reg_853 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln44_1_fu_711_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal add_ln45_1_fu_717_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal j_0_0_reg_194 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal Hi_assign_0_reg_205 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln36_fu_328_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Lo_assign_0_reg_217 : STD_LOGIC_VECTOR (6 downto 0);
    signal k_0_0_reg_229 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_0_reg_240 : STD_LOGIC_VECTOR (15 downto 0);
    signal j_0_1_reg_253 : STD_LOGIC_VECTOR (2 downto 0);
    signal Hi_assign_1_reg_264 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln36_1_fu_533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Lo_assign_1_reg_276 : STD_LOGIC_VECTOR (6 downto 0);
    signal k_0_1_reg_288 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_19_reg_299 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln53_fu_340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln48_fu_373_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln53_1_fu_545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln48_1_fu_585_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_V_fu_102 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln389_fu_510_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_data_V_1_fu_106 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln389_1_fu_705_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln389_fu_396_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln389_fu_402_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln389_fu_408_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln389_2_fu_424_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln389_1_fu_416_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln389_1_fu_432_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln241_fu_392_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln389_fu_438_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln389_fu_450_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_6_fu_456_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln389_1_fu_442_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln389_2_fu_446_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln389_1_fu_474_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln389_fu_480_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln389_fu_486_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln389_fu_492_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln389_3_fu_466_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln389_1_fu_498_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln389_2_fu_504_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln389_4_fu_608_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln389_6_fu_622_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln389_5_fu_615_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln389_3_fu_628_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln241_1_fu_604_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln389_3_fu_634_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln389_2_fu_646_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_11_fu_652_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln389_4_fu_638_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln389_5_fu_642_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln389_3_fu_669_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln389_1_fu_675_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln389_3_fu_681_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal xor_ln389_1_fu_687_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln389_7_fu_662_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln389_4_fu_693_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln389_5_fu_699_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);
    signal out_0_TVALID_int : STD_LOGIC;
    signal out_0_TREADY_int : STD_LOGIC;
    signal regslice_both_out_0_V_data_V_U_vld_out : STD_LOGIC;
    signal out_1_TVALID_int : STD_LOGIC;
    signal out_1_TREADY_int : STD_LOGIC;
    signal regslice_both_out_1_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_0_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_0_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_0_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_1_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_1_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_1_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_0_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_0_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_0_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_1_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_1_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_1_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_0_V_last_V_U_apdone_blk : STD_LOGIC;
    signal out_0_TLAST_int : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_out_0_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_0_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_1_V_last_V_U_apdone_blk : STD_LOGIC;
    signal out_1_TLAST_int : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_out_1_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_1_V_last_V_U_vld_out : STD_LOGIC;
    signal ap_condition_607 : BOOLEAN;
    signal ap_condition_269 : BOOLEAN;

    component regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    regslice_both_out_0_V_data_V_U : component regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => tmp_data_V_fu_102,
        vld_in => out_0_TVALID_int,
        ack_in => out_0_TREADY_int,
        data_out => out_0_TDATA,
        vld_out => regslice_both_out_0_V_data_V_U_vld_out,
        ack_out => out_0_TREADY,
        apdone_blk => regslice_both_out_0_V_data_V_U_apdone_blk);

    regslice_both_out_1_V_data_V_U : component regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => tmp_data_V_1_fu_106,
        vld_in => out_1_TVALID_int,
        ack_in => out_1_TREADY_int,
        data_out => out_1_TDATA,
        vld_out => regslice_both_out_1_V_data_V_U_vld_out,
        ack_out => out_1_TREADY,
        apdone_blk => regslice_both_out_1_V_data_V_U_apdone_blk);

    regslice_both_out_0_V_keep_V_U : component regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => ap_const_lv8_FF,
        vld_in => out_0_TVALID_int,
        ack_in => regslice_both_out_0_V_keep_V_U_ack_in_dummy,
        data_out => out_0_TKEEP,
        vld_out => regslice_both_out_0_V_keep_V_U_vld_out,
        ack_out => out_0_TREADY,
        apdone_blk => regslice_both_out_0_V_keep_V_U_apdone_blk);

    regslice_both_out_1_V_keep_V_U : component regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => ap_const_lv8_FF,
        vld_in => out_1_TVALID_int,
        ack_in => regslice_both_out_1_V_keep_V_U_ack_in_dummy,
        data_out => out_1_TKEEP,
        vld_out => regslice_both_out_1_V_keep_V_U_vld_out,
        ack_out => out_1_TREADY,
        apdone_blk => regslice_both_out_1_V_keep_V_U_apdone_blk);

    regslice_both_out_0_V_strb_V_U : component regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => ap_const_lv8_0,
        vld_in => out_0_TVALID_int,
        ack_in => regslice_both_out_0_V_strb_V_U_ack_in_dummy,
        data_out => out_0_TSTRB,
        vld_out => regslice_both_out_0_V_strb_V_U_vld_out,
        ack_out => out_0_TREADY,
        apdone_blk => regslice_both_out_0_V_strb_V_U_apdone_blk);

    regslice_both_out_1_V_strb_V_U : component regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => ap_const_lv8_0,
        vld_in => out_1_TVALID_int,
        ack_in => regslice_both_out_1_V_strb_V_U_ack_in_dummy,
        data_out => out_1_TSTRB,
        vld_out => regslice_both_out_1_V_strb_V_U_vld_out,
        ack_out => out_1_TREADY,
        apdone_blk => regslice_both_out_1_V_strb_V_U_apdone_blk);

    regslice_both_out_0_V_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => out_0_TLAST_int,
        vld_in => out_0_TVALID_int,
        ack_in => regslice_both_out_0_V_last_V_U_ack_in_dummy,
        data_out => out_0_TLAST,
        vld_out => regslice_both_out_0_V_last_V_U_vld_out,
        ack_out => out_0_TREADY,
        apdone_blk => regslice_both_out_0_V_last_V_U_apdone_blk);

    regslice_both_out_1_V_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => out_1_TLAST_int,
        vld_in => out_1_TVALID_int,
        ack_in => regslice_both_out_1_V_last_V_U_ack_in_dummy,
        data_out => out_1_TLAST,
        vld_out => regslice_both_out_1_V_last_V_U_vld_out,
        ack_out => out_1_TREADY,
        apdone_blk => regslice_both_out_1_V_last_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((regslice_both_out_1_V_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_out_0_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln36_1_fu_533_p2 = ap_const_lv1_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    Hi_assign_0_reg_205_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln36_fu_328_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                Hi_assign_0_reg_205 <= ap_const_lv7_F;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                Hi_assign_0_reg_205 <= add_ln44_fu_516_p2;
            end if; 
        end if;
    end process;

    Hi_assign_1_reg_264_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((regslice_both_out_1_V_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_out_0_V_data_V_U_apdone_blk = ap_const_logic_1))) and (icmp_ln36_1_fu_533_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                Hi_assign_1_reg_264 <= ap_const_lv7_F;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                Hi_assign_1_reg_264 <= add_ln44_1_fu_711_p2;
            end if; 
        end if;
    end process;

    Lo_assign_0_reg_217_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln36_fu_328_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                Lo_assign_0_reg_217 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                Lo_assign_0_reg_217 <= add_ln45_fu_522_p2;
            end if; 
        end if;
    end process;

    Lo_assign_1_reg_276_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((regslice_both_out_1_V_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_out_0_V_data_V_U_apdone_blk = ap_const_logic_1))) and (icmp_ln36_1_fu_533_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                Lo_assign_1_reg_276 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                Lo_assign_1_reg_276 <= add_ln45_1_fu_717_p2;
            end if; 
        end if;
    end process;

    j_0_0_reg_194_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((out_0_TREADY_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                j_0_0_reg_194 <= add_ln36_reg_737;
            elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                j_0_0_reg_194 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    j_0_1_reg_253_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((out_1_TREADY_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                j_0_1_reg_253 <= add_ln36_1_reg_806;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln36_fu_328_p2 = ap_const_lv1_1))) then 
                j_0_1_reg_253 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    k_0_0_reg_229_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln36_fu_328_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                k_0_0_reg_229 <= ap_const_lv3_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                k_0_0_reg_229 <= add_ln41_reg_755;
            end if; 
        end if;
    end process;

    k_0_1_reg_288_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((regslice_both_out_1_V_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_out_0_V_data_V_U_apdone_blk = ap_const_logic_1))) and (icmp_ln36_1_fu_533_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                k_0_1_reg_288 <= ap_const_lv3_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                k_0_1_reg_288 <= add_ln41_1_reg_817;
            end if; 
        end if;
    end process;

    sent_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_boolean_1 = ap_block_state3_io) or ((outputs_0_3_V_empty_n = ap_const_logic_0) and (ap_predicate_op55_read_state3 = ap_const_boolean_1)) or ((outputs_0_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op53_read_state3 = ap_const_boolean_1)) or ((outputs_0_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op51_read_state3 = ap_const_boolean_1)) or ((outputs_0_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op49_read_state3 = ap_const_boolean_1)))) and (icmp_ln41_fu_357_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                sent_0 <= add_ln48_fu_373_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln53_fu_340_p2 = ap_const_lv1_1) and (icmp_ln36_fu_328_p2 = ap_const_lv1_1))) then 
                sent_0 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    sent_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_boolean_1 = ap_block_state7_io) or ((outputs_1_3_V_empty_n = ap_const_logic_0) and (ap_predicate_op119_read_state7 = ap_const_boolean_1)) or ((outputs_1_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op117_read_state7 = ap_const_boolean_1)) or ((outputs_1_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op115_read_state7 = ap_const_boolean_1)) or ((outputs_1_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op113_read_state7 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln41_1_fu_557_p2 = ap_const_lv1_1))) then 
                sent_1 <= add_ln48_1_fu_585_p2;
            elsif ((not(((regslice_both_out_1_V_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_out_0_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln53_1_fu_545_p2 = ap_const_lv1_1) and (icmp_ln36_1_fu_533_p2 = ap_const_lv1_1))) then 
                sent_1 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_0_reg_240_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_607)) then
                if ((trunc_ln159_fu_369_p1 = ap_const_lv2_0)) then 
                    tmp_0_reg_240 <= outputs_0_0_V_dout;
                elsif ((trunc_ln159_fu_369_p1 = ap_const_lv2_1)) then 
                    tmp_0_reg_240 <= outputs_0_1_V_dout;
                elsif ((trunc_ln159_fu_369_p1 = ap_const_lv2_2)) then 
                    tmp_0_reg_240 <= outputs_0_2_V_dout;
                elsif ((trunc_ln159_fu_369_p1 = ap_const_lv2_3)) then 
                    tmp_0_reg_240 <= outputs_0_3_V_dout;
                end if;
            end if; 
        end if;
    end process;

    tmp_19_reg_299_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_269)) then
                if ((trunc_ln159_1_fu_569_p1 = ap_const_lv2_0)) then 
                    tmp_19_reg_299 <= outputs_1_0_V_dout;
                elsif ((trunc_ln159_1_fu_569_p1 = ap_const_lv2_1)) then 
                    tmp_19_reg_299 <= outputs_1_1_V_dout;
                elsif ((trunc_ln159_1_fu_569_p1 = ap_const_lv2_2)) then 
                    tmp_19_reg_299 <= outputs_1_2_V_dout;
                elsif ((trunc_ln159_1_fu_569_p1 = ap_const_lv2_3)) then 
                    tmp_19_reg_299 <= outputs_1_3_V_dout;
                end if;
            end if; 
        end if;
    end process;

    tmp_data_V_1_fu_106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                tmp_data_V_1_fu_106 <= or_ln389_1_fu_705_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln36_fu_328_p2 = ap_const_lv1_1))) then 
                tmp_data_V_1_fu_106 <= tmp_data_V_fu_102;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((regslice_both_out_1_V_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_out_0_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                add_ln36_1_reg_806 <= add_ln36_1_fu_539_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln36_reg_737 <= add_ln36_fu_334_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_boolean_1 = ap_block_state7_io) or ((outputs_1_3_V_empty_n = ap_const_logic_0) and (ap_predicate_op119_read_state7 = ap_const_boolean_1)) or ((outputs_1_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op117_read_state7 = ap_const_boolean_1)) or ((outputs_1_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op115_read_state7 = ap_const_boolean_1)) or ((outputs_1_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op113_read_state7 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                add_ln41_1_reg_817 <= add_ln41_1_fu_563_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_boolean_1 = ap_block_state3_io) or ((outputs_0_3_V_empty_n = ap_const_logic_0) and (ap_predicate_op55_read_state3 = ap_const_boolean_1)) or ((outputs_0_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op53_read_state3 = ap_const_boolean_1)) or ((outputs_0_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op51_read_state3 = ap_const_boolean_1)) or ((outputs_0_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op49_read_state3 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                add_ln41_reg_755 <= add_ln41_fu_363_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_boolean_1 = ap_block_state7_io) or ((outputs_1_3_V_empty_n = ap_const_logic_0) and (ap_predicate_op119_read_state7 = ap_const_boolean_1)) or ((outputs_1_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op117_read_state7 = ap_const_boolean_1)) or ((outputs_1_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op115_read_state7 = ap_const_boolean_1)) or ((outputs_1_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op113_read_state7 = ap_const_boolean_1)))) and (icmp_ln41_1_fu_557_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                icmp_ln389_1_reg_845 <= icmp_ln389_1_fu_573_p2;
                sub_ln389_2_reg_853 <= sub_ln389_2_fu_579_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                tmp_data_V_fu_102 <= or_ln389_fu_510_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, outputs_0_0_V_empty_n, outputs_0_1_V_empty_n, outputs_0_2_V_empty_n, outputs_0_3_V_empty_n, outputs_1_0_V_empty_n, outputs_1_1_V_empty_n, outputs_1_2_V_empty_n, outputs_1_3_V_empty_n, ap_CS_fsm_state3, icmp_ln41_fu_357_p2, ap_CS_fsm_state7, icmp_ln41_1_fu_557_p2, ap_CS_fsm_state5, ap_CS_fsm_state9, ap_CS_fsm_state2, ap_predicate_op49_read_state3, ap_predicate_op51_read_state3, ap_predicate_op53_read_state3, ap_predicate_op55_read_state3, ap_block_state3_io, ap_CS_fsm_state6, regslice_both_out_0_V_data_V_U_apdone_blk, regslice_both_out_1_V_data_V_U_apdone_blk, ap_predicate_op113_read_state7, ap_predicate_op115_read_state7, ap_predicate_op117_read_state7, ap_predicate_op119_read_state7, ap_block_state7_io, icmp_ln36_fu_328_p2, icmp_ln36_1_fu_533_p2, out_0_TREADY_int, out_1_TREADY_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln36_fu_328_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if ((not(((ap_const_boolean_1 = ap_block_state3_io) or ((outputs_0_3_V_empty_n = ap_const_logic_0) and (ap_predicate_op55_read_state3 = ap_const_boolean_1)) or ((outputs_0_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op53_read_state3 = ap_const_boolean_1)) or ((outputs_0_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op51_read_state3 = ap_const_boolean_1)) or ((outputs_0_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op49_read_state3 = ap_const_boolean_1)))) and (icmp_ln41_fu_357_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                elsif ((not(((ap_const_boolean_1 = ap_block_state3_io) or ((outputs_0_3_V_empty_n = ap_const_logic_0) and (ap_predicate_op55_read_state3 = ap_const_boolean_1)) or ((outputs_0_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op53_read_state3 = ap_const_boolean_1)) or ((outputs_0_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op51_read_state3 = ap_const_boolean_1)) or ((outputs_0_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op49_read_state3 = ap_const_boolean_1)))) and (icmp_ln41_fu_357_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state5 => 
                if (((out_0_TREADY_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if ((not(((regslice_both_out_1_V_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_out_0_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln36_1_fu_533_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif ((not(((regslice_both_out_1_V_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_out_0_V_data_V_U_apdone_blk = ap_const_logic_1))) and (icmp_ln36_1_fu_533_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if ((not(((ap_const_boolean_1 = ap_block_state7_io) or ((outputs_1_3_V_empty_n = ap_const_logic_0) and (ap_predicate_op119_read_state7 = ap_const_boolean_1)) or ((outputs_1_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op117_read_state7 = ap_const_boolean_1)) or ((outputs_1_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op115_read_state7 = ap_const_boolean_1)) or ((outputs_1_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op113_read_state7 = ap_const_boolean_1)))) and (icmp_ln41_1_fu_557_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                elsif ((not(((ap_const_boolean_1 = ap_block_state7_io) or ((outputs_1_3_V_empty_n = ap_const_logic_0) and (ap_predicate_op119_read_state7 = ap_const_boolean_1)) or ((outputs_1_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op117_read_state7 = ap_const_boolean_1)) or ((outputs_1_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op115_read_state7 = ap_const_boolean_1)) or ((outputs_1_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op113_read_state7 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln41_1_fu_557_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state9 => 
                if (((out_1_TREADY_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;
    add_ln36_1_fu_539_p2 <= std_logic_vector(unsigned(j_0_1_reg_253) + unsigned(ap_const_lv3_1));
    add_ln36_fu_334_p2 <= std_logic_vector(unsigned(j_0_0_reg_194) + unsigned(ap_const_lv3_1));
    add_ln41_1_fu_563_p2 <= std_logic_vector(unsigned(k_0_1_reg_288) + unsigned(ap_const_lv3_1));
    add_ln41_fu_363_p2 <= std_logic_vector(unsigned(k_0_0_reg_229) + unsigned(ap_const_lv3_1));
    add_ln44_1_fu_711_p2 <= std_logic_vector(unsigned(Hi_assign_1_reg_264) + unsigned(ap_const_lv7_10));
    add_ln44_fu_516_p2 <= std_logic_vector(unsigned(Hi_assign_0_reg_205) + unsigned(ap_const_lv7_10));
    add_ln45_1_fu_717_p2 <= std_logic_vector(unsigned(Lo_assign_1_reg_276) + unsigned(ap_const_lv7_10));
    add_ln45_fu_522_p2 <= std_logic_vector(unsigned(Lo_assign_0_reg_217) + unsigned(ap_const_lv7_10));
    add_ln48_1_fu_585_p2 <= std_logic_vector(unsigned(sent_1) + unsigned(ap_const_lv32_1));
    add_ln48_fu_373_p2 <= std_logic_vector(unsigned(sent_0) + unsigned(ap_const_lv32_1));
    and_ln389_1_fu_498_p2 <= (xor_ln389_fu_492_p2 and tmp_data_V_fu_102);
    and_ln389_2_fu_504_p2 <= (select_ln389_3_fu_466_p3 and and_ln389_fu_486_p2);
    and_ln389_3_fu_681_p2 <= (shl_ln389_3_fu_669_p2 and lshr_ln389_1_fu_675_p2);
    and_ln389_4_fu_693_p2 <= (xor_ln389_1_fu_687_p2 and tmp_data_V_1_fu_106);
    and_ln389_5_fu_699_p2 <= (select_ln389_7_fu_662_p3 and and_ln389_3_fu_681_p2);
    and_ln389_fu_486_p2 <= (shl_ln389_1_fu_474_p2 and lshr_ln389_fu_480_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state3_assign_proc : process(outputs_0_0_V_empty_n, outputs_0_1_V_empty_n, outputs_0_2_V_empty_n, outputs_0_3_V_empty_n, ap_predicate_op49_read_state3, ap_predicate_op51_read_state3, ap_predicate_op53_read_state3, ap_predicate_op55_read_state3)
    begin
                ap_block_state3 <= (((outputs_0_3_V_empty_n = ap_const_logic_0) and (ap_predicate_op55_read_state3 = ap_const_boolean_1)) or ((outputs_0_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op53_read_state3 = ap_const_boolean_1)) or ((outputs_0_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op51_read_state3 = ap_const_boolean_1)) or ((outputs_0_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op49_read_state3 = ap_const_boolean_1)));
    end process;


    ap_block_state3_io_assign_proc : process(icmp_ln41_fu_357_p2, out_0_TREADY_int)
    begin
                ap_block_state3_io <= ((icmp_ln41_fu_357_p2 = ap_const_lv1_1) and (out_0_TREADY_int = ap_const_logic_0));
    end process;


    ap_block_state6_assign_proc : process(regslice_both_out_0_V_data_V_U_apdone_blk, regslice_both_out_1_V_data_V_U_apdone_blk)
    begin
                ap_block_state6 <= ((regslice_both_out_1_V_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_out_0_V_data_V_U_apdone_blk = ap_const_logic_1));
    end process;


    ap_block_state7_assign_proc : process(outputs_1_0_V_empty_n, outputs_1_1_V_empty_n, outputs_1_2_V_empty_n, outputs_1_3_V_empty_n, ap_predicate_op113_read_state7, ap_predicate_op115_read_state7, ap_predicate_op117_read_state7, ap_predicate_op119_read_state7)
    begin
                ap_block_state7 <= (((outputs_1_3_V_empty_n = ap_const_logic_0) and (ap_predicate_op119_read_state7 = ap_const_boolean_1)) or ((outputs_1_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op117_read_state7 = ap_const_boolean_1)) or ((outputs_1_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op115_read_state7 = ap_const_boolean_1)) or ((outputs_1_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op113_read_state7 = ap_const_boolean_1)));
    end process;


    ap_block_state7_io_assign_proc : process(icmp_ln41_1_fu_557_p2, out_1_TREADY_int)
    begin
                ap_block_state7_io <= ((out_1_TREADY_int = ap_const_logic_0) and (icmp_ln41_1_fu_557_p2 = ap_const_lv1_1));
    end process;


    ap_condition_269_assign_proc : process(outputs_1_0_V_empty_n, outputs_1_1_V_empty_n, outputs_1_2_V_empty_n, outputs_1_3_V_empty_n, ap_CS_fsm_state7, icmp_ln41_1_fu_557_p2, ap_predicate_op113_read_state7, ap_predicate_op115_read_state7, ap_predicate_op117_read_state7, ap_predicate_op119_read_state7, ap_block_state7_io)
    begin
                ap_condition_269 <= (not(((ap_const_boolean_1 = ap_block_state7_io) or ((outputs_1_3_V_empty_n = ap_const_logic_0) and (ap_predicate_op119_read_state7 = ap_const_boolean_1)) or ((outputs_1_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op117_read_state7 = ap_const_boolean_1)) or ((outputs_1_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op115_read_state7 = ap_const_boolean_1)) or ((outputs_1_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op113_read_state7 = ap_const_boolean_1)))) and (icmp_ln41_1_fu_557_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7));
    end process;


    ap_condition_607_assign_proc : process(outputs_0_0_V_empty_n, outputs_0_1_V_empty_n, outputs_0_2_V_empty_n, outputs_0_3_V_empty_n, ap_CS_fsm_state3, icmp_ln41_fu_357_p2, ap_predicate_op49_read_state3, ap_predicate_op51_read_state3, ap_predicate_op53_read_state3, ap_predicate_op55_read_state3, ap_block_state3_io)
    begin
                ap_condition_607 <= (not(((ap_const_boolean_1 = ap_block_state3_io) or ((outputs_0_3_V_empty_n = ap_const_logic_0) and (ap_predicate_op55_read_state3 = ap_const_boolean_1)) or ((outputs_0_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op53_read_state3 = ap_const_boolean_1)) or ((outputs_0_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op51_read_state3 = ap_const_boolean_1)) or ((outputs_0_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op49_read_state3 = ap_const_boolean_1)))) and (icmp_ln41_fu_357_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state6, regslice_both_out_0_V_data_V_U_apdone_blk, regslice_both_out_1_V_data_V_U_apdone_blk, icmp_ln36_1_fu_533_p2)
    begin
        if ((not(((regslice_both_out_1_V_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_out_0_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln36_1_fu_533_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op113_read_state7_assign_proc : process(icmp_ln41_1_fu_557_p2, trunc_ln159_1_fu_569_p1)
    begin
                ap_predicate_op113_read_state7 <= ((trunc_ln159_1_fu_569_p1 = ap_const_lv2_2) and (icmp_ln41_1_fu_557_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op115_read_state7_assign_proc : process(icmp_ln41_1_fu_557_p2, trunc_ln159_1_fu_569_p1)
    begin
                ap_predicate_op115_read_state7 <= ((trunc_ln159_1_fu_569_p1 = ap_const_lv2_1) and (icmp_ln41_1_fu_557_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op117_read_state7_assign_proc : process(icmp_ln41_1_fu_557_p2, trunc_ln159_1_fu_569_p1)
    begin
                ap_predicate_op117_read_state7 <= ((trunc_ln159_1_fu_569_p1 = ap_const_lv2_0) and (icmp_ln41_1_fu_557_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op119_read_state7_assign_proc : process(icmp_ln41_1_fu_557_p2, trunc_ln159_1_fu_569_p1)
    begin
                ap_predicate_op119_read_state7 <= ((icmp_ln41_1_fu_557_p2 = ap_const_lv1_0) and (trunc_ln159_1_fu_569_p1 = ap_const_lv2_3));
    end process;


    ap_predicate_op49_read_state3_assign_proc : process(icmp_ln41_fu_357_p2, trunc_ln159_fu_369_p1)
    begin
                ap_predicate_op49_read_state3 <= ((trunc_ln159_fu_369_p1 = ap_const_lv2_2) and (icmp_ln41_fu_357_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op51_read_state3_assign_proc : process(icmp_ln41_fu_357_p2, trunc_ln159_fu_369_p1)
    begin
                ap_predicate_op51_read_state3 <= ((trunc_ln159_fu_369_p1 = ap_const_lv2_1) and (icmp_ln41_fu_357_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op53_read_state3_assign_proc : process(icmp_ln41_fu_357_p2, trunc_ln159_fu_369_p1)
    begin
                ap_predicate_op53_read_state3 <= ((trunc_ln159_fu_369_p1 = ap_const_lv2_0) and (icmp_ln41_fu_357_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op55_read_state3_assign_proc : process(icmp_ln41_fu_357_p2, trunc_ln159_fu_369_p1)
    begin
                ap_predicate_op55_read_state3 <= ((trunc_ln159_fu_369_p1 = ap_const_lv2_3) and (icmp_ln41_fu_357_p2 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state6, regslice_both_out_0_V_data_V_U_apdone_blk, regslice_both_out_1_V_data_V_U_apdone_blk, icmp_ln36_1_fu_533_p2)
    begin
        if ((not(((regslice_both_out_1_V_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_out_0_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln36_1_fu_533_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln36_1_fu_533_p2 <= "1" when (j_0_1_reg_253 = ap_const_lv3_4) else "0";
    icmp_ln36_fu_328_p2 <= "1" when (j_0_0_reg_194 = ap_const_lv3_4) else "0";
    icmp_ln389_1_fu_573_p2 <= "1" when (unsigned(Lo_assign_1_reg_276) > unsigned(Hi_assign_1_reg_264)) else "0";
    icmp_ln389_fu_396_p2 <= "1" when (unsigned(Lo_assign_0_reg_217) > unsigned(Hi_assign_0_reg_205)) else "0";
    icmp_ln41_1_fu_557_p2 <= "1" when (k_0_1_reg_288 = ap_const_lv3_4) else "0";
    icmp_ln41_fu_357_p2 <= "1" when (k_0_0_reg_229 = ap_const_lv3_4) else "0";
    icmp_ln53_1_fu_545_p2 <= "1" when (signed(sent_1) > signed(ap_const_lv32_FE)) else "0";
    icmp_ln53_fu_340_p2 <= "1" when (signed(sent_0) > signed(ap_const_lv32_FE)) else "0";
    lshr_ln389_1_fu_675_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv64_FFFFFFFFFFFFFFFF),to_integer(unsigned('0' & zext_ln389_5_fu_642_p1(31-1 downto 0)))));
    lshr_ln389_fu_480_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv64_FFFFFFFFFFFFFFFF),to_integer(unsigned('0' & zext_ln389_2_fu_446_p1(31-1 downto 0)))));
    or_ln389_1_fu_705_p2 <= (and_ln389_5_fu_699_p2 or and_ln389_4_fu_693_p2);
    or_ln389_fu_510_p2 <= (and_ln389_2_fu_504_p2 or and_ln389_1_fu_498_p2);

    out_0_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state3, icmp_ln41_fu_357_p2, ap_CS_fsm_state5, out_0_TREADY_int)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((icmp_ln41_fu_357_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            out_0_TDATA_blk_n <= out_0_TREADY_int;
        else 
            out_0_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_0_TLAST_int <= "1" when (add_ln48_fu_373_p2 = ap_const_lv32_FF) else "0";
    out_0_TVALID <= regslice_both_out_0_V_data_V_U_vld_out;

    out_0_TVALID_int_assign_proc : process(outputs_0_0_V_empty_n, outputs_0_1_V_empty_n, outputs_0_2_V_empty_n, outputs_0_3_V_empty_n, ap_CS_fsm_state3, icmp_ln41_fu_357_p2, ap_predicate_op49_read_state3, ap_predicate_op51_read_state3, ap_predicate_op53_read_state3, ap_predicate_op55_read_state3, ap_block_state3_io)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state3_io) or ((outputs_0_3_V_empty_n = ap_const_logic_0) and (ap_predicate_op55_read_state3 = ap_const_boolean_1)) or ((outputs_0_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op53_read_state3 = ap_const_boolean_1)) or ((outputs_0_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op51_read_state3 = ap_const_boolean_1)) or ((outputs_0_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op49_read_state3 = ap_const_boolean_1)))) and (icmp_ln41_fu_357_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            out_0_TVALID_int <= ap_const_logic_1;
        else 
            out_0_TVALID_int <= ap_const_logic_0;
        end if; 
    end process;


    out_1_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state7, icmp_ln41_1_fu_557_p2, ap_CS_fsm_state9, out_1_TREADY_int)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln41_1_fu_557_p2 = ap_const_lv1_1)))) then 
            out_1_TDATA_blk_n <= out_1_TREADY_int;
        else 
            out_1_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_1_TLAST_int <= "1" when (add_ln48_1_fu_585_p2 = ap_const_lv32_FF) else "0";
    out_1_TVALID <= regslice_both_out_1_V_data_V_U_vld_out;

    out_1_TVALID_int_assign_proc : process(outputs_1_0_V_empty_n, outputs_1_1_V_empty_n, outputs_1_2_V_empty_n, outputs_1_3_V_empty_n, ap_CS_fsm_state7, icmp_ln41_1_fu_557_p2, ap_predicate_op113_read_state7, ap_predicate_op115_read_state7, ap_predicate_op117_read_state7, ap_predicate_op119_read_state7, ap_block_state7_io)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state7_io) or ((outputs_1_3_V_empty_n = ap_const_logic_0) and (ap_predicate_op119_read_state7 = ap_const_boolean_1)) or ((outputs_1_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op117_read_state7 = ap_const_boolean_1)) or ((outputs_1_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op115_read_state7 = ap_const_boolean_1)) or ((outputs_1_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op113_read_state7 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln41_1_fu_557_p2 = ap_const_lv1_1))) then 
            out_1_TVALID_int <= ap_const_logic_1;
        else 
            out_1_TVALID_int <= ap_const_logic_0;
        end if; 
    end process;


    outputs_0_0_V_blk_n_assign_proc : process(outputs_0_0_V_empty_n, ap_CS_fsm_state3, icmp_ln41_fu_357_p2, trunc_ln159_fu_369_p1)
    begin
        if (((trunc_ln159_fu_369_p1 = ap_const_lv2_0) and (icmp_ln41_fu_357_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            outputs_0_0_V_blk_n <= outputs_0_0_V_empty_n;
        else 
            outputs_0_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    outputs_0_0_V_read_assign_proc : process(outputs_0_0_V_empty_n, outputs_0_1_V_empty_n, outputs_0_2_V_empty_n, outputs_0_3_V_empty_n, ap_CS_fsm_state3, ap_predicate_op49_read_state3, ap_predicate_op51_read_state3, ap_predicate_op53_read_state3, ap_predicate_op55_read_state3, ap_block_state3_io)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state3_io) or ((outputs_0_3_V_empty_n = ap_const_logic_0) and (ap_predicate_op55_read_state3 = ap_const_boolean_1)) or ((outputs_0_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op53_read_state3 = ap_const_boolean_1)) or ((outputs_0_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op51_read_state3 = ap_const_boolean_1)) or ((outputs_0_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op49_read_state3 = ap_const_boolean_1)))) and (ap_predicate_op53_read_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            outputs_0_0_V_read <= ap_const_logic_1;
        else 
            outputs_0_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    outputs_0_1_V_blk_n_assign_proc : process(outputs_0_1_V_empty_n, ap_CS_fsm_state3, icmp_ln41_fu_357_p2, trunc_ln159_fu_369_p1)
    begin
        if (((trunc_ln159_fu_369_p1 = ap_const_lv2_1) and (icmp_ln41_fu_357_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            outputs_0_1_V_blk_n <= outputs_0_1_V_empty_n;
        else 
            outputs_0_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    outputs_0_1_V_read_assign_proc : process(outputs_0_0_V_empty_n, outputs_0_1_V_empty_n, outputs_0_2_V_empty_n, outputs_0_3_V_empty_n, ap_CS_fsm_state3, ap_predicate_op49_read_state3, ap_predicate_op51_read_state3, ap_predicate_op53_read_state3, ap_predicate_op55_read_state3, ap_block_state3_io)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state3_io) or ((outputs_0_3_V_empty_n = ap_const_logic_0) and (ap_predicate_op55_read_state3 = ap_const_boolean_1)) or ((outputs_0_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op53_read_state3 = ap_const_boolean_1)) or ((outputs_0_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op51_read_state3 = ap_const_boolean_1)) or ((outputs_0_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op49_read_state3 = ap_const_boolean_1)))) and (ap_predicate_op51_read_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            outputs_0_1_V_read <= ap_const_logic_1;
        else 
            outputs_0_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    outputs_0_2_V_blk_n_assign_proc : process(outputs_0_2_V_empty_n, ap_CS_fsm_state3, icmp_ln41_fu_357_p2, trunc_ln159_fu_369_p1)
    begin
        if (((trunc_ln159_fu_369_p1 = ap_const_lv2_2) and (icmp_ln41_fu_357_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            outputs_0_2_V_blk_n <= outputs_0_2_V_empty_n;
        else 
            outputs_0_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    outputs_0_2_V_read_assign_proc : process(outputs_0_0_V_empty_n, outputs_0_1_V_empty_n, outputs_0_2_V_empty_n, outputs_0_3_V_empty_n, ap_CS_fsm_state3, ap_predicate_op49_read_state3, ap_predicate_op51_read_state3, ap_predicate_op53_read_state3, ap_predicate_op55_read_state3, ap_block_state3_io)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state3_io) or ((outputs_0_3_V_empty_n = ap_const_logic_0) and (ap_predicate_op55_read_state3 = ap_const_boolean_1)) or ((outputs_0_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op53_read_state3 = ap_const_boolean_1)) or ((outputs_0_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op51_read_state3 = ap_const_boolean_1)) or ((outputs_0_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op49_read_state3 = ap_const_boolean_1)))) and (ap_predicate_op49_read_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            outputs_0_2_V_read <= ap_const_logic_1;
        else 
            outputs_0_2_V_read <= ap_const_logic_0;
        end if; 
    end process;


    outputs_0_3_V_blk_n_assign_proc : process(outputs_0_3_V_empty_n, ap_CS_fsm_state3, icmp_ln41_fu_357_p2, trunc_ln159_fu_369_p1)
    begin
        if (((trunc_ln159_fu_369_p1 = ap_const_lv2_3) and (icmp_ln41_fu_357_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            outputs_0_3_V_blk_n <= outputs_0_3_V_empty_n;
        else 
            outputs_0_3_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    outputs_0_3_V_read_assign_proc : process(outputs_0_0_V_empty_n, outputs_0_1_V_empty_n, outputs_0_2_V_empty_n, outputs_0_3_V_empty_n, ap_CS_fsm_state3, ap_predicate_op49_read_state3, ap_predicate_op51_read_state3, ap_predicate_op53_read_state3, ap_predicate_op55_read_state3, ap_block_state3_io)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state3_io) or ((outputs_0_3_V_empty_n = ap_const_logic_0) and (ap_predicate_op55_read_state3 = ap_const_boolean_1)) or ((outputs_0_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op53_read_state3 = ap_const_boolean_1)) or ((outputs_0_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op51_read_state3 = ap_const_boolean_1)) or ((outputs_0_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op49_read_state3 = ap_const_boolean_1)))) and (ap_predicate_op55_read_state3 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            outputs_0_3_V_read <= ap_const_logic_1;
        else 
            outputs_0_3_V_read <= ap_const_logic_0;
        end if; 
    end process;


    outputs_1_0_V_blk_n_assign_proc : process(outputs_1_0_V_empty_n, ap_CS_fsm_state7, icmp_ln41_1_fu_557_p2, trunc_ln159_1_fu_569_p1)
    begin
        if (((trunc_ln159_1_fu_569_p1 = ap_const_lv2_0) and (icmp_ln41_1_fu_557_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            outputs_1_0_V_blk_n <= outputs_1_0_V_empty_n;
        else 
            outputs_1_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    outputs_1_0_V_read_assign_proc : process(outputs_1_0_V_empty_n, outputs_1_1_V_empty_n, outputs_1_2_V_empty_n, outputs_1_3_V_empty_n, ap_CS_fsm_state7, ap_predicate_op113_read_state7, ap_predicate_op115_read_state7, ap_predicate_op117_read_state7, ap_predicate_op119_read_state7, ap_block_state7_io)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state7_io) or ((outputs_1_3_V_empty_n = ap_const_logic_0) and (ap_predicate_op119_read_state7 = ap_const_boolean_1)) or ((outputs_1_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op117_read_state7 = ap_const_boolean_1)) or ((outputs_1_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op115_read_state7 = ap_const_boolean_1)) or ((outputs_1_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op113_read_state7 = ap_const_boolean_1)))) and (ap_predicate_op117_read_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            outputs_1_0_V_read <= ap_const_logic_1;
        else 
            outputs_1_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    outputs_1_1_V_blk_n_assign_proc : process(outputs_1_1_V_empty_n, ap_CS_fsm_state7, icmp_ln41_1_fu_557_p2, trunc_ln159_1_fu_569_p1)
    begin
        if (((trunc_ln159_1_fu_569_p1 = ap_const_lv2_1) and (icmp_ln41_1_fu_557_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            outputs_1_1_V_blk_n <= outputs_1_1_V_empty_n;
        else 
            outputs_1_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    outputs_1_1_V_read_assign_proc : process(outputs_1_0_V_empty_n, outputs_1_1_V_empty_n, outputs_1_2_V_empty_n, outputs_1_3_V_empty_n, ap_CS_fsm_state7, ap_predicate_op113_read_state7, ap_predicate_op115_read_state7, ap_predicate_op117_read_state7, ap_predicate_op119_read_state7, ap_block_state7_io)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state7_io) or ((outputs_1_3_V_empty_n = ap_const_logic_0) and (ap_predicate_op119_read_state7 = ap_const_boolean_1)) or ((outputs_1_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op117_read_state7 = ap_const_boolean_1)) or ((outputs_1_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op115_read_state7 = ap_const_boolean_1)) or ((outputs_1_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op113_read_state7 = ap_const_boolean_1)))) and (ap_predicate_op115_read_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            outputs_1_1_V_read <= ap_const_logic_1;
        else 
            outputs_1_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    outputs_1_2_V_blk_n_assign_proc : process(outputs_1_2_V_empty_n, ap_CS_fsm_state7, icmp_ln41_1_fu_557_p2, trunc_ln159_1_fu_569_p1)
    begin
        if (((trunc_ln159_1_fu_569_p1 = ap_const_lv2_2) and (icmp_ln41_1_fu_557_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            outputs_1_2_V_blk_n <= outputs_1_2_V_empty_n;
        else 
            outputs_1_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    outputs_1_2_V_read_assign_proc : process(outputs_1_0_V_empty_n, outputs_1_1_V_empty_n, outputs_1_2_V_empty_n, outputs_1_3_V_empty_n, ap_CS_fsm_state7, ap_predicate_op113_read_state7, ap_predicate_op115_read_state7, ap_predicate_op117_read_state7, ap_predicate_op119_read_state7, ap_block_state7_io)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state7_io) or ((outputs_1_3_V_empty_n = ap_const_logic_0) and (ap_predicate_op119_read_state7 = ap_const_boolean_1)) or ((outputs_1_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op117_read_state7 = ap_const_boolean_1)) or ((outputs_1_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op115_read_state7 = ap_const_boolean_1)) or ((outputs_1_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op113_read_state7 = ap_const_boolean_1)))) and (ap_predicate_op113_read_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            outputs_1_2_V_read <= ap_const_logic_1;
        else 
            outputs_1_2_V_read <= ap_const_logic_0;
        end if; 
    end process;


    outputs_1_3_V_blk_n_assign_proc : process(outputs_1_3_V_empty_n, ap_CS_fsm_state7, icmp_ln41_1_fu_557_p2, trunc_ln159_1_fu_569_p1)
    begin
        if (((icmp_ln41_1_fu_557_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (trunc_ln159_1_fu_569_p1 = ap_const_lv2_3))) then 
            outputs_1_3_V_blk_n <= outputs_1_3_V_empty_n;
        else 
            outputs_1_3_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    outputs_1_3_V_read_assign_proc : process(outputs_1_0_V_empty_n, outputs_1_1_V_empty_n, outputs_1_2_V_empty_n, outputs_1_3_V_empty_n, ap_CS_fsm_state7, ap_predicate_op113_read_state7, ap_predicate_op115_read_state7, ap_predicate_op117_read_state7, ap_predicate_op119_read_state7, ap_block_state7_io)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state7_io) or ((outputs_1_3_V_empty_n = ap_const_logic_0) and (ap_predicate_op119_read_state7 = ap_const_boolean_1)) or ((outputs_1_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op117_read_state7 = ap_const_boolean_1)) or ((outputs_1_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op115_read_state7 = ap_const_boolean_1)) or ((outputs_1_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op113_read_state7 = ap_const_boolean_1)))) and (ap_predicate_op119_read_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            outputs_1_3_V_read <= ap_const_logic_1;
        else 
            outputs_1_3_V_read <= ap_const_logic_0;
        end if; 
    end process;

    select_ln389_1_fu_416_p3 <= 
        Hi_assign_0_reg_205 when (icmp_ln389_fu_396_p2(0) = '1') else 
        Lo_assign_0_reg_217;
    select_ln389_2_fu_424_p3 <= 
        sub_ln389_fu_402_p2 when (icmp_ln389_fu_396_p2(0) = '1') else 
        Lo_assign_0_reg_217;
    select_ln389_3_fu_466_p3 <= 
        tmp_6_fu_456_p4 when (icmp_ln389_fu_396_p2(0) = '1') else 
        shl_ln389_fu_450_p2;
    select_ln389_4_fu_608_p3 <= 
        Lo_assign_1_reg_276 when (icmp_ln389_1_reg_845(0) = '1') else 
        Hi_assign_1_reg_264;
    select_ln389_5_fu_615_p3 <= 
        Hi_assign_1_reg_264 when (icmp_ln389_1_reg_845(0) = '1') else 
        Lo_assign_1_reg_276;
    select_ln389_6_fu_622_p3 <= 
        sub_ln389_2_reg_853 when (icmp_ln389_1_reg_845(0) = '1') else 
        Lo_assign_1_reg_276;
    select_ln389_7_fu_662_p3 <= 
        tmp_11_fu_652_p4 when (icmp_ln389_1_reg_845(0) = '1') else 
        shl_ln389_2_fu_646_p2;
    select_ln389_fu_408_p3 <= 
        Lo_assign_0_reg_217 when (icmp_ln389_fu_396_p2(0) = '1') else 
        Hi_assign_0_reg_205;
        sext_ln241_1_fu_604_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_19_reg_299),64));

        sext_ln241_fu_392_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_0_reg_240),64));

    shl_ln389_1_fu_474_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv64_FFFFFFFFFFFFFFFF),to_integer(unsigned('0' & zext_ln389_1_fu_442_p1(31-1 downto 0)))));
    shl_ln389_2_fu_646_p2 <= std_logic_vector(shift_left(unsigned(sext_ln241_1_fu_604_p1),to_integer(unsigned('0' & zext_ln389_3_fu_634_p1(31-1 downto 0)))));
    shl_ln389_3_fu_669_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv64_FFFFFFFFFFFFFFFF),to_integer(unsigned('0' & zext_ln389_4_fu_638_p1(31-1 downto 0)))));
    shl_ln389_fu_450_p2 <= std_logic_vector(shift_left(unsigned(sext_ln241_fu_392_p1),to_integer(unsigned('0' & zext_ln389_fu_438_p1(31-1 downto 0)))));
    sub_ln389_1_fu_432_p2 <= std_logic_vector(unsigned(ap_const_lv7_3F) - unsigned(select_ln389_fu_408_p3));
    sub_ln389_2_fu_579_p2 <= std_logic_vector(unsigned(ap_const_lv7_3F) - unsigned(Lo_assign_1_reg_276));
    sub_ln389_3_fu_628_p2 <= std_logic_vector(unsigned(ap_const_lv7_3F) - unsigned(select_ln389_4_fu_608_p3));
    sub_ln389_fu_402_p2 <= std_logic_vector(unsigned(ap_const_lv7_3F) - unsigned(Lo_assign_0_reg_217));
    
    tmp_11_fu_652_p4_proc : process(shl_ln389_2_fu_646_p2)
    variable vlo_cpy : STD_LOGIC_VECTOR(64+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(64+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(64 - 1 downto 0);
    variable tmp_11_fu_652_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(64 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(64 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(64 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(6 - 1 downto 0) := ap_const_lv32_3F(6 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(6 - 1 downto 0) := ap_const_lv32_0(6 - 1 downto 0);
        v0_cpy := shl_ln389_2_fu_646_p2;
        if (vlo_cpy(6 - 1 downto 0) > vhi_cpy(6 - 1 downto 0)) then
            vhi_cpy(6-1 downto 0) := std_logic_vector(64-1-unsigned(ap_const_lv32_0(6-1 downto 0)));
            vlo_cpy(6-1 downto 0) := std_logic_vector(64-1-unsigned(ap_const_lv32_3F(6-1 downto 0)));
            for tmp_11_fu_652_p4_i in 0 to 64-1 loop
                v0_cpy(tmp_11_fu_652_p4_i) := shl_ln389_2_fu_646_p2(64-1-tmp_11_fu_652_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(6-1 downto 0)))));

        section := (others=>'0');
        section(6-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(6-1 downto 0)) - unsigned(vlo_cpy(6-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(64-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        tmp_11_fu_652_p4 <= resvalue(64-1 downto 0);
    end process;

    
    tmp_6_fu_456_p4_proc : process(shl_ln389_fu_450_p2)
    variable vlo_cpy : STD_LOGIC_VECTOR(64+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(64+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(64 - 1 downto 0);
    variable tmp_6_fu_456_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(64 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(64 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(64 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(6 - 1 downto 0) := ap_const_lv32_3F(6 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(6 - 1 downto 0) := ap_const_lv32_0(6 - 1 downto 0);
        v0_cpy := shl_ln389_fu_450_p2;
        if (vlo_cpy(6 - 1 downto 0) > vhi_cpy(6 - 1 downto 0)) then
            vhi_cpy(6-1 downto 0) := std_logic_vector(64-1-unsigned(ap_const_lv32_0(6-1 downto 0)));
            vlo_cpy(6-1 downto 0) := std_logic_vector(64-1-unsigned(ap_const_lv32_3F(6-1 downto 0)));
            for tmp_6_fu_456_p4_i in 0 to 64-1 loop
                v0_cpy(tmp_6_fu_456_p4_i) := shl_ln389_fu_450_p2(64-1-tmp_6_fu_456_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(6-1 downto 0)))));

        section := (others=>'0');
        section(6-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(6-1 downto 0)) - unsigned(vlo_cpy(6-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(64-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        tmp_6_fu_456_p4 <= resvalue(64-1 downto 0);
    end process;

    trunc_ln159_1_fu_569_p1 <= k_0_1_reg_288(2 - 1 downto 0);
    trunc_ln159_fu_369_p1 <= k_0_0_reg_229(2 - 1 downto 0);
    xor_ln389_1_fu_687_p2 <= (ap_const_lv64_FFFFFFFFFFFFFFFF xor and_ln389_3_fu_681_p2);
    xor_ln389_fu_492_p2 <= (ap_const_lv64_FFFFFFFFFFFFFFFF xor and_ln389_fu_486_p2);
    zext_ln389_1_fu_442_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln389_1_fu_416_p3),64));
    zext_ln389_2_fu_446_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln389_1_fu_432_p2),64));
    zext_ln389_3_fu_634_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln389_6_fu_622_p3),64));
    zext_ln389_4_fu_638_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln389_5_fu_615_p3),64));
    zext_ln389_5_fu_642_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln389_3_fu_628_p2),64));
    zext_ln389_fu_438_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln389_2_fu_424_p3),64));
end behav;
