multiline_comment|/*&n; *&n; * BRIEF MODULE DESCRIPTION&n; *&t;Cogent CSB250 board setup.&n; *&n; * Copyright 2002 Cogent Computer Systems, Inc.&n; *&t;dan@embeddededge.com&n; *&n; *  This program is free software; you can redistribute  it and/or modify it&n; *  under  the terms of  the GNU General  Public License as published by the&n; *  Free Software Foundation;  either version 2 of the  License, or (at your&n; *  option) any later version.&n; *&n; *  THIS  SOFTWARE  IS PROVIDED   ``AS  IS&squot;&squot; AND   ANY  EXPRESS OR IMPLIED&n; *  WARRANTIES,   INCLUDING, BUT NOT  LIMITED  TO, THE IMPLIED WARRANTIES OF&n; *  MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  IN&n; *  NO  EVENT  SHALL   THE AUTHOR  BE    LIABLE FOR ANY   DIRECT, INDIRECT,&n; *  INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT&n; *  NOT LIMITED   TO, PROCUREMENT OF  SUBSTITUTE GOODS  OR SERVICES; LOSS OF&n; *  USE, DATA,  OR PROFITS; OR  BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON&n; *  ANY THEORY OF LIABILITY, WHETHER IN  CONTRACT, STRICT LIABILITY, OR TORT&n; *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF&n; *  THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.&n; *&n; *  You should have received a copy of the  GNU General Public License along&n; *  with this program; if not, write  to the Free Software Foundation, Inc.,&n; *  675 Mass Ave, Cambridge, MA 02139, USA.&n; */
macro_line|#include &lt;linux/config.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/sched.h&gt;
macro_line|#include &lt;linux/ioport.h&gt;
macro_line|#include &lt;linux/mm.h&gt;
macro_line|#include &lt;linux/console.h&gt;
macro_line|#include &lt;linux/mc146818rtc.h&gt;
macro_line|#include &lt;linux/delay.h&gt;
macro_line|#include &lt;asm/cpu.h&gt;
macro_line|#include &lt;asm/bootinfo.h&gt;
macro_line|#include &lt;asm/irq.h&gt;
macro_line|#include &lt;asm/keyboard.h&gt;
macro_line|#include &lt;asm/mipsregs.h&gt;
macro_line|#include &lt;asm/reboot.h&gt;
macro_line|#include &lt;asm/pgtable.h&gt;
macro_line|#include &lt;asm/au1000.h&gt;
macro_line|#include &lt;asm/csb250.h&gt;
r_extern
r_int
(paren
op_star
id|board_pci_idsel
)paren
(paren
r_int
r_int
id|devsel
comma
r_int
m_assert
)paren
suffix:semicolon
r_int
id|csb250_pci_idsel
c_func
(paren
r_int
r_int
id|devsel
comma
r_int
m_assert
)paren
suffix:semicolon
DECL|function|board_setup
r_void
id|__init
id|board_setup
c_func
(paren
r_void
)paren
(brace
id|u32
id|pin_func
comma
id|pin_val
suffix:semicolon
id|u32
id|sys_freqctrl
comma
id|sys_clksrc
suffix:semicolon
singleline_comment|// set AUX clock to 12MHz * 8 = 96 MHz
id|au_writel
c_func
(paren
l_int|8
comma
id|SYS_AUXPLL
)paren
suffix:semicolon
id|au_writel
c_func
(paren
l_int|0
comma
id|SYS_PINSTATERD
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|100
)paren
suffix:semicolon
macro_line|#if defined (CONFIG_USB_OHCI) || defined (CONFIG_AU1X00_USB_DEVICE)
multiline_comment|/* GPIO201 is input for PCMCIA card detect */
multiline_comment|/* GPIO203 is input for PCMCIA interrupt request */
id|au_writel
c_func
(paren
id|au_readl
c_func
(paren
id|GPIO2_DIR
)paren
op_amp
(paren
id|u32
)paren
(paren
op_complement
(paren
(paren
l_int|1
op_lshift
l_int|1
)paren
op_or
(paren
l_int|1
op_lshift
l_int|3
)paren
)paren
)paren
comma
id|GPIO2_DIR
)paren
suffix:semicolon
multiline_comment|/* zero and disable FREQ2 */
id|sys_freqctrl
op_assign
id|au_readl
c_func
(paren
id|SYS_FREQCTRL0
)paren
suffix:semicolon
id|sys_freqctrl
op_and_assign
op_complement
l_int|0xFFF00000
suffix:semicolon
id|au_writel
c_func
(paren
id|sys_freqctrl
comma
id|SYS_FREQCTRL0
)paren
suffix:semicolon
multiline_comment|/* zero and disable USBH/USBD clocks */
id|sys_clksrc
op_assign
id|au_readl
c_func
(paren
id|SYS_CLKSRC
)paren
suffix:semicolon
id|sys_clksrc
op_and_assign
op_complement
l_int|0x00007FE0
suffix:semicolon
id|au_writel
c_func
(paren
id|sys_clksrc
comma
id|SYS_CLKSRC
)paren
suffix:semicolon
id|sys_freqctrl
op_assign
id|au_readl
c_func
(paren
id|SYS_FREQCTRL0
)paren
suffix:semicolon
id|sys_freqctrl
op_and_assign
op_complement
l_int|0xFFF00000
suffix:semicolon
id|sys_clksrc
op_assign
id|au_readl
c_func
(paren
id|SYS_CLKSRC
)paren
suffix:semicolon
id|sys_clksrc
op_and_assign
op_complement
l_int|0x00007FE0
suffix:semicolon
singleline_comment|// FREQ2 = aux/2 = 48 MHz
id|sys_freqctrl
op_or_assign
(paren
(paren
l_int|0
op_lshift
l_int|22
)paren
op_or
(paren
l_int|1
op_lshift
l_int|21
)paren
op_or
(paren
l_int|1
op_lshift
l_int|20
)paren
)paren
suffix:semicolon
id|au_writel
c_func
(paren
id|sys_freqctrl
comma
id|SYS_FREQCTRL0
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * Route 48MHz FREQ2 into USB Host and/or Device&n;&t; */
macro_line|#ifdef CONFIG_USB_OHCI
id|sys_clksrc
op_or_assign
(paren
(paren
l_int|4
op_lshift
l_int|12
)paren
op_or
(paren
l_int|0
op_lshift
l_int|11
)paren
op_or
(paren
l_int|0
op_lshift
l_int|10
)paren
)paren
suffix:semicolon
macro_line|#endif
macro_line|#ifdef CONFIG_AU1X00_USB_DEVICE
id|sys_clksrc
op_or_assign
(paren
(paren
l_int|4
op_lshift
l_int|7
)paren
op_or
(paren
l_int|0
op_lshift
l_int|6
)paren
op_or
(paren
l_int|0
op_lshift
l_int|5
)paren
)paren
suffix:semicolon
macro_line|#endif
id|au_writel
c_func
(paren
id|sys_clksrc
comma
id|SYS_CLKSRC
)paren
suffix:semicolon
id|pin_func
op_assign
id|au_readl
c_func
(paren
id|SYS_PINFUNC
)paren
op_amp
(paren
id|u32
)paren
(paren
op_complement
l_int|0x8000
)paren
suffix:semicolon
macro_line|#ifndef CONFIG_AU1X00_USB_DEVICE
singleline_comment|// 2nd USB port is USB host
id|pin_func
op_or_assign
l_int|0x8000
suffix:semicolon
macro_line|#endif
id|au_writel
c_func
(paren
id|pin_func
comma
id|SYS_PINFUNC
)paren
suffix:semicolon
macro_line|#endif 
singleline_comment|// defined (CONFIG_USB_OHCI) || defined (CONFIG_AU1X00_USB_DEVICE)
multiline_comment|/* Configure GPIO2....it&squot;s used by PCI among other things.&n;&t;*/
multiline_comment|/* Make everything but GP200 (PCI RST) an input until we get&n;&t; * the pins set correctly.&n;&t; */
id|au_writel
c_func
(paren
l_int|0x00000001
comma
id|GPIO2_DIR
)paren
suffix:semicolon
multiline_comment|/* Set the pins used for output.&n;&t; * A zero bit will leave PCI reset, LEDs off, power up USB,&n;&t; * IDSEL disabled.&n;&t; */
id|pin_val
op_assign
(paren
(paren
l_int|3
op_lshift
l_int|30
)paren
op_or
(paren
l_int|7
op_lshift
l_int|19
)paren
op_or
(paren
l_int|1
op_lshift
l_int|17
)paren
op_or
(paren
l_int|1
op_lshift
l_int|16
)paren
)paren
suffix:semicolon
id|au_writel
c_func
(paren
id|pin_val
comma
id|GPIO2_OUTPUT
)paren
suffix:semicolon
multiline_comment|/* Set the output direction.&n;&t;*/
id|pin_val
op_assign
(paren
(paren
l_int|3
op_lshift
l_int|14
)paren
op_or
(paren
l_int|7
op_lshift
l_int|3
)paren
op_or
(paren
l_int|1
op_lshift
l_int|1
)paren
op_or
(paren
l_int|1
op_lshift
l_int|0
)paren
)paren
suffix:semicolon
id|au_writel
c_func
(paren
id|pin_val
comma
id|GPIO2_DIR
)paren
suffix:semicolon
macro_line|#ifdef CONFIG_PCI
multiline_comment|/* Use FREQ1 for the PCI output clock.  We use the&n;&t; * CPU clock of 384 MHz divided by 12 to get 32 MHz PCI.&n;&t; * If Michael changes the CPU speed, we need to adjust&n;&t; * that here as well :-).&n;&t; */
multiline_comment|/* zero and disable FREQ1&n;&t;*/
id|sys_freqctrl
op_assign
id|au_readl
c_func
(paren
id|SYS_FREQCTRL0
)paren
suffix:semicolon
id|sys_freqctrl
op_and_assign
op_complement
l_int|0x000ffc00
suffix:semicolon
id|au_writel
c_func
(paren
id|sys_freqctrl
comma
id|SYS_FREQCTRL0
)paren
suffix:semicolon
multiline_comment|/* zero and disable PCI clock&n;&t;*/
id|sys_clksrc
op_assign
id|au_readl
c_func
(paren
id|SYS_CLKSRC
)paren
suffix:semicolon
id|sys_clksrc
op_and_assign
op_complement
l_int|0x000f8000
suffix:semicolon
id|au_writel
c_func
(paren
id|sys_clksrc
comma
id|SYS_CLKSRC
)paren
suffix:semicolon
multiline_comment|/* Get current values (which really should match above).&n;&t;*/
id|sys_freqctrl
op_assign
id|au_readl
c_func
(paren
id|SYS_FREQCTRL0
)paren
suffix:semicolon
id|sys_freqctrl
op_and_assign
op_complement
l_int|0x000ffc00
suffix:semicolon
id|sys_clksrc
op_assign
id|au_readl
c_func
(paren
id|SYS_CLKSRC
)paren
suffix:semicolon
id|sys_clksrc
op_and_assign
op_complement
l_int|0x000f8000
suffix:semicolon
multiline_comment|/* FREQ1 = cpu/12 = 32 MHz&n;&t;*/
id|sys_freqctrl
op_or_assign
(paren
(paren
l_int|5
op_lshift
l_int|12
)paren
op_or
(paren
l_int|1
op_lshift
l_int|11
)paren
op_or
(paren
l_int|0
op_lshift
l_int|10
)paren
)paren
suffix:semicolon
id|au_writel
c_func
(paren
id|sys_freqctrl
comma
id|SYS_FREQCTRL0
)paren
suffix:semicolon
multiline_comment|/* Just connect the clock without further dividing.&n;&t;*/
id|sys_clksrc
op_or_assign
(paren
(paren
l_int|3
op_lshift
l_int|17
)paren
op_or
(paren
l_int|0
op_lshift
l_int|16
)paren
op_or
(paren
l_int|0
op_lshift
l_int|15
)paren
)paren
suffix:semicolon
id|au_writel
c_func
(paren
id|sys_clksrc
comma
id|SYS_CLKSRC
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|1
)paren
suffix:semicolon
multiline_comment|/* Now that clocks should be running, take PCI out of reset.&n;&t;*/
id|pin_val
op_assign
id|au_readl
c_func
(paren
id|GPIO2_OUTPUT
)paren
suffix:semicolon
id|pin_val
op_or_assign
(paren
(paren
l_int|1
op_lshift
l_int|16
)paren
op_or
l_int|1
)paren
suffix:semicolon
id|au_writel
c_func
(paren
id|pin_val
comma
id|GPIO2_OUTPUT
)paren
suffix:semicolon
singleline_comment|// Setup PCI bus controller
id|au_writel
c_func
(paren
l_int|0
comma
id|Au1500_PCI_CMEM
)paren
suffix:semicolon
id|au_writel
c_func
(paren
l_int|0x00003fff
comma
id|Au1500_CFG_BASE
)paren
suffix:semicolon
multiline_comment|/* We run big endian without any of the software byte swapping,&n;&t; * so configure the PCI bridge to help us out.&n;&t; */
id|au_writel
c_func
(paren
l_int|0xf
op_or
(paren
l_int|2
op_lshift
l_int|6
)paren
op_or
(paren
l_int|1
op_lshift
l_int|5
)paren
op_or
(paren
l_int|1
op_lshift
l_int|4
)paren
comma
id|Au1500_PCI_CFG
)paren
suffix:semicolon
id|au_writel
c_func
(paren
l_int|0xf0000000
comma
id|Au1500_PCI_MWMASK_DEV
)paren
suffix:semicolon
id|au_writel
c_func
(paren
l_int|0
comma
id|Au1500_PCI_MWBASE_REV_CCL
)paren
suffix:semicolon
id|au_writel
c_func
(paren
l_int|0x02a00356
comma
id|Au1500_PCI_STATCMD
)paren
suffix:semicolon
id|au_writel
c_func
(paren
l_int|0x00003c04
comma
id|Au1500_PCI_HDRTYPE
)paren
suffix:semicolon
id|au_writel
c_func
(paren
l_int|0x00000008
comma
id|Au1500_PCI_MBAR
)paren
suffix:semicolon
id|au_sync
c_func
(paren
)paren
suffix:semicolon
id|board_pci_idsel
op_assign
id|csb250_pci_idsel
suffix:semicolon
macro_line|#endif
multiline_comment|/* Enable sys bus clock divider when IDLE state or no bus activity. */
id|au_writel
c_func
(paren
id|au_readl
c_func
(paren
id|SYS_POWERCTRL
)paren
op_or
(paren
l_int|0x3
op_lshift
l_int|5
)paren
comma
id|SYS_POWERCTRL
)paren
suffix:semicolon
macro_line|#ifdef CONFIG_RTC
singleline_comment|// Enable the RTC if not already enabled
r_if
c_cond
(paren
op_logical_neg
(paren
id|au_readl
c_func
(paren
l_int|0xac000028
)paren
op_amp
l_int|0x20
)paren
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;enabling clock ...&bslash;n&quot;
)paren
suffix:semicolon
id|au_writel
c_func
(paren
(paren
id|au_readl
c_func
(paren
l_int|0xac000028
)paren
op_or
l_int|0x20
)paren
comma
l_int|0xac000028
)paren
suffix:semicolon
)brace
singleline_comment|// Put the clock in BCD mode
r_if
c_cond
(paren
id|readl
c_func
(paren
l_int|0xac00002C
)paren
op_amp
l_int|0x4
)paren
(brace
multiline_comment|/* reg B */
id|au_writel
c_func
(paren
id|au_readl
c_func
(paren
l_int|0xac00002c
)paren
op_amp
op_complement
l_int|0x4
comma
l_int|0xac00002c
)paren
suffix:semicolon
id|au_sync
c_func
(paren
)paren
suffix:semicolon
)brace
macro_line|#endif
)brace
multiline_comment|/* The IDSEL is selected in the GPIO2 register.  We will make device&n; * 12 appear in slot 0 and device 13 appear in slot 1.&n; */
r_int
DECL|function|csb250_pci_idsel
id|csb250_pci_idsel
c_func
(paren
r_int
r_int
id|devsel
comma
r_int
m_assert
)paren
(brace
r_int
id|retval
suffix:semicolon
r_int
r_int
id|gpio2_pins
suffix:semicolon
id|retval
op_assign
l_int|1
suffix:semicolon
multiline_comment|/* First, disable both selects, then assert the one requested.&n;&t;*/
id|au_writel
c_func
(paren
l_int|0xc000c000
comma
id|GPIO2_OUTPUT
)paren
suffix:semicolon
id|au_sync
c_func
(paren
)paren
suffix:semicolon
r_if
c_cond
(paren
m_assert
)paren
(brace
r_if
c_cond
(paren
id|devsel
op_eq
l_int|12
)paren
id|gpio2_pins
op_assign
l_int|0x40000000
suffix:semicolon
r_else
r_if
c_cond
(paren
id|devsel
op_eq
l_int|13
)paren
id|gpio2_pins
op_assign
l_int|0x80000000
suffix:semicolon
r_else
(brace
id|gpio2_pins
op_assign
l_int|0xc000c000
suffix:semicolon
id|retval
op_assign
l_int|0
suffix:semicolon
)brace
id|au_writel
c_func
(paren
id|gpio2_pins
comma
id|GPIO2_OUTPUT
)paren
suffix:semicolon
)brace
id|au_sync
c_func
(paren
)paren
suffix:semicolon
r_return
id|retval
suffix:semicolon
)brace
eof
