`timescale 1ns / 1ps
module tb(

    );
    reg clk,reset;
    wire clk0, clk90, clk180, clk270;
    DAY69CLOCKPHASING DUT(clk,reset,clk0,clk90,clk180,clk270);
    initial begin
    clk=1'b0;
    forever #5 clk=~clk;
    end
    initial begin
    reset=1'b1;
    #12 reset=1'b0;
    #100 $finish;
    end
    initial begin
    $dumpfile("DAY69CLOCKPHASING.vcd");
    $dumpvars(0,tb);
    $monitor($time,"reset:%b,clk_phase:%b%b%b%b",reset,clk0,clk90,clk180,clk270);
    end
endmodule
