
App_022_Example_7.2_Counting_Semaphore_Synch_Task_With_Interrupt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000058c4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a4  08005a54  08005a54  00006a54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005af8  08005af8  00007014  2**0
                  CONTENTS
  4 .ARM          00000008  08005af8  08005af8  00006af8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005b00  08005b00  00007014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005b00  08005b00  00006b00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005b04  08005b04  00006b04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  08005b08  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00007014  2**0
                  CONTENTS
 10 .bss          00012ea0  20000014  20000014  00007014  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20012eb4  20012eb4  00007014  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00007014  2**0
                  CONTENTS, READONLY
 13 .debug_info   00012a88  00000000  00000000  00007044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002a7f  00000000  00000000  00019acc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001130  00000000  00000000  0001c550  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d77  00000000  00000000  0001d680  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000204e8  00000000  00000000  0001e3f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014061  00000000  00000000  0003e8df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000daa38  00000000  00000000  00052940  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012d378  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004844  00000000  00000000  0012d3bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000009b  00000000  00000000  00131c00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000014 	.word	0x20000014
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005a3c 	.word	0x08005a3c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000018 	.word	0x20000018
 80001cc:	08005a3c 	.word	0x08005a3c

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b96a 	b.w	80004bc <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	460c      	mov	r4, r1
 8000208:	2b00      	cmp	r3, #0
 800020a:	d14e      	bne.n	80002aa <__udivmoddi4+0xaa>
 800020c:	4694      	mov	ip, r2
 800020e:	458c      	cmp	ip, r1
 8000210:	4686      	mov	lr, r0
 8000212:	fab2 f282 	clz	r2, r2
 8000216:	d962      	bls.n	80002de <__udivmoddi4+0xde>
 8000218:	b14a      	cbz	r2, 800022e <__udivmoddi4+0x2e>
 800021a:	f1c2 0320 	rsb	r3, r2, #32
 800021e:	4091      	lsls	r1, r2
 8000220:	fa20 f303 	lsr.w	r3, r0, r3
 8000224:	fa0c fc02 	lsl.w	ip, ip, r2
 8000228:	4319      	orrs	r1, r3
 800022a:	fa00 fe02 	lsl.w	lr, r0, r2
 800022e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000232:	fa1f f68c 	uxth.w	r6, ip
 8000236:	fbb1 f4f7 	udiv	r4, r1, r7
 800023a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800023e:	fb07 1114 	mls	r1, r7, r4, r1
 8000242:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000246:	fb04 f106 	mul.w	r1, r4, r6
 800024a:	4299      	cmp	r1, r3
 800024c:	d90a      	bls.n	8000264 <__udivmoddi4+0x64>
 800024e:	eb1c 0303 	adds.w	r3, ip, r3
 8000252:	f104 30ff 	add.w	r0, r4, #4294967295
 8000256:	f080 8112 	bcs.w	800047e <__udivmoddi4+0x27e>
 800025a:	4299      	cmp	r1, r3
 800025c:	f240 810f 	bls.w	800047e <__udivmoddi4+0x27e>
 8000260:	3c02      	subs	r4, #2
 8000262:	4463      	add	r3, ip
 8000264:	1a59      	subs	r1, r3, r1
 8000266:	fa1f f38e 	uxth.w	r3, lr
 800026a:	fbb1 f0f7 	udiv	r0, r1, r7
 800026e:	fb07 1110 	mls	r1, r7, r0, r1
 8000272:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000276:	fb00 f606 	mul.w	r6, r0, r6
 800027a:	429e      	cmp	r6, r3
 800027c:	d90a      	bls.n	8000294 <__udivmoddi4+0x94>
 800027e:	eb1c 0303 	adds.w	r3, ip, r3
 8000282:	f100 31ff 	add.w	r1, r0, #4294967295
 8000286:	f080 80fc 	bcs.w	8000482 <__udivmoddi4+0x282>
 800028a:	429e      	cmp	r6, r3
 800028c:	f240 80f9 	bls.w	8000482 <__udivmoddi4+0x282>
 8000290:	4463      	add	r3, ip
 8000292:	3802      	subs	r0, #2
 8000294:	1b9b      	subs	r3, r3, r6
 8000296:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800029a:	2100      	movs	r1, #0
 800029c:	b11d      	cbz	r5, 80002a6 <__udivmoddi4+0xa6>
 800029e:	40d3      	lsrs	r3, r2
 80002a0:	2200      	movs	r2, #0
 80002a2:	e9c5 3200 	strd	r3, r2, [r5]
 80002a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d905      	bls.n	80002ba <__udivmoddi4+0xba>
 80002ae:	b10d      	cbz	r5, 80002b4 <__udivmoddi4+0xb4>
 80002b0:	e9c5 0100 	strd	r0, r1, [r5]
 80002b4:	2100      	movs	r1, #0
 80002b6:	4608      	mov	r0, r1
 80002b8:	e7f5      	b.n	80002a6 <__udivmoddi4+0xa6>
 80002ba:	fab3 f183 	clz	r1, r3
 80002be:	2900      	cmp	r1, #0
 80002c0:	d146      	bne.n	8000350 <__udivmoddi4+0x150>
 80002c2:	42a3      	cmp	r3, r4
 80002c4:	d302      	bcc.n	80002cc <__udivmoddi4+0xcc>
 80002c6:	4290      	cmp	r0, r2
 80002c8:	f0c0 80f0 	bcc.w	80004ac <__udivmoddi4+0x2ac>
 80002cc:	1a86      	subs	r6, r0, r2
 80002ce:	eb64 0303 	sbc.w	r3, r4, r3
 80002d2:	2001      	movs	r0, #1
 80002d4:	2d00      	cmp	r5, #0
 80002d6:	d0e6      	beq.n	80002a6 <__udivmoddi4+0xa6>
 80002d8:	e9c5 6300 	strd	r6, r3, [r5]
 80002dc:	e7e3      	b.n	80002a6 <__udivmoddi4+0xa6>
 80002de:	2a00      	cmp	r2, #0
 80002e0:	f040 8090 	bne.w	8000404 <__udivmoddi4+0x204>
 80002e4:	eba1 040c 	sub.w	r4, r1, ip
 80002e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002ec:	fa1f f78c 	uxth.w	r7, ip
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb4 f6f8 	udiv	r6, r4, r8
 80002f6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fa:	fb08 4416 	mls	r4, r8, r6, r4
 80002fe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000302:	fb07 f006 	mul.w	r0, r7, r6
 8000306:	4298      	cmp	r0, r3
 8000308:	d908      	bls.n	800031c <__udivmoddi4+0x11c>
 800030a:	eb1c 0303 	adds.w	r3, ip, r3
 800030e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x11a>
 8000314:	4298      	cmp	r0, r3
 8000316:	f200 80cd 	bhi.w	80004b4 <__udivmoddi4+0x2b4>
 800031a:	4626      	mov	r6, r4
 800031c:	1a1c      	subs	r4, r3, r0
 800031e:	fa1f f38e 	uxth.w	r3, lr
 8000322:	fbb4 f0f8 	udiv	r0, r4, r8
 8000326:	fb08 4410 	mls	r4, r8, r0, r4
 800032a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800032e:	fb00 f707 	mul.w	r7, r0, r7
 8000332:	429f      	cmp	r7, r3
 8000334:	d908      	bls.n	8000348 <__udivmoddi4+0x148>
 8000336:	eb1c 0303 	adds.w	r3, ip, r3
 800033a:	f100 34ff 	add.w	r4, r0, #4294967295
 800033e:	d202      	bcs.n	8000346 <__udivmoddi4+0x146>
 8000340:	429f      	cmp	r7, r3
 8000342:	f200 80b0 	bhi.w	80004a6 <__udivmoddi4+0x2a6>
 8000346:	4620      	mov	r0, r4
 8000348:	1bdb      	subs	r3, r3, r7
 800034a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800034e:	e7a5      	b.n	800029c <__udivmoddi4+0x9c>
 8000350:	f1c1 0620 	rsb	r6, r1, #32
 8000354:	408b      	lsls	r3, r1
 8000356:	fa22 f706 	lsr.w	r7, r2, r6
 800035a:	431f      	orrs	r7, r3
 800035c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000360:	fa04 f301 	lsl.w	r3, r4, r1
 8000364:	ea43 030c 	orr.w	r3, r3, ip
 8000368:	40f4      	lsrs	r4, r6
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	0c38      	lsrs	r0, r7, #16
 8000370:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000374:	fbb4 fef0 	udiv	lr, r4, r0
 8000378:	fa1f fc87 	uxth.w	ip, r7
 800037c:	fb00 441e 	mls	r4, r0, lr, r4
 8000380:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000384:	fb0e f90c 	mul.w	r9, lr, ip
 8000388:	45a1      	cmp	r9, r4
 800038a:	fa02 f201 	lsl.w	r2, r2, r1
 800038e:	d90a      	bls.n	80003a6 <__udivmoddi4+0x1a6>
 8000390:	193c      	adds	r4, r7, r4
 8000392:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000396:	f080 8084 	bcs.w	80004a2 <__udivmoddi4+0x2a2>
 800039a:	45a1      	cmp	r9, r4
 800039c:	f240 8081 	bls.w	80004a2 <__udivmoddi4+0x2a2>
 80003a0:	f1ae 0e02 	sub.w	lr, lr, #2
 80003a4:	443c      	add	r4, r7
 80003a6:	eba4 0409 	sub.w	r4, r4, r9
 80003aa:	fa1f f983 	uxth.w	r9, r3
 80003ae:	fbb4 f3f0 	udiv	r3, r4, r0
 80003b2:	fb00 4413 	mls	r4, r0, r3, r4
 80003b6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003ba:	fb03 fc0c 	mul.w	ip, r3, ip
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d907      	bls.n	80003d2 <__udivmoddi4+0x1d2>
 80003c2:	193c      	adds	r4, r7, r4
 80003c4:	f103 30ff 	add.w	r0, r3, #4294967295
 80003c8:	d267      	bcs.n	800049a <__udivmoddi4+0x29a>
 80003ca:	45a4      	cmp	ip, r4
 80003cc:	d965      	bls.n	800049a <__udivmoddi4+0x29a>
 80003ce:	3b02      	subs	r3, #2
 80003d0:	443c      	add	r4, r7
 80003d2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003d6:	fba0 9302 	umull	r9, r3, r0, r2
 80003da:	eba4 040c 	sub.w	r4, r4, ip
 80003de:	429c      	cmp	r4, r3
 80003e0:	46ce      	mov	lr, r9
 80003e2:	469c      	mov	ip, r3
 80003e4:	d351      	bcc.n	800048a <__udivmoddi4+0x28a>
 80003e6:	d04e      	beq.n	8000486 <__udivmoddi4+0x286>
 80003e8:	b155      	cbz	r5, 8000400 <__udivmoddi4+0x200>
 80003ea:	ebb8 030e 	subs.w	r3, r8, lr
 80003ee:	eb64 040c 	sbc.w	r4, r4, ip
 80003f2:	fa04 f606 	lsl.w	r6, r4, r6
 80003f6:	40cb      	lsrs	r3, r1
 80003f8:	431e      	orrs	r6, r3
 80003fa:	40cc      	lsrs	r4, r1
 80003fc:	e9c5 6400 	strd	r6, r4, [r5]
 8000400:	2100      	movs	r1, #0
 8000402:	e750      	b.n	80002a6 <__udivmoddi4+0xa6>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f103 	lsr.w	r1, r0, r3
 800040c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000410:	fa24 f303 	lsr.w	r3, r4, r3
 8000414:	4094      	lsls	r4, r2
 8000416:	430c      	orrs	r4, r1
 8000418:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800041c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000420:	fa1f f78c 	uxth.w	r7, ip
 8000424:	fbb3 f0f8 	udiv	r0, r3, r8
 8000428:	fb08 3110 	mls	r1, r8, r0, r3
 800042c:	0c23      	lsrs	r3, r4, #16
 800042e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000432:	fb00 f107 	mul.w	r1, r0, r7
 8000436:	4299      	cmp	r1, r3
 8000438:	d908      	bls.n	800044c <__udivmoddi4+0x24c>
 800043a:	eb1c 0303 	adds.w	r3, ip, r3
 800043e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000442:	d22c      	bcs.n	800049e <__udivmoddi4+0x29e>
 8000444:	4299      	cmp	r1, r3
 8000446:	d92a      	bls.n	800049e <__udivmoddi4+0x29e>
 8000448:	3802      	subs	r0, #2
 800044a:	4463      	add	r3, ip
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b2a4      	uxth	r4, r4
 8000450:	fbb3 f1f8 	udiv	r1, r3, r8
 8000454:	fb08 3311 	mls	r3, r8, r1, r3
 8000458:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800045c:	fb01 f307 	mul.w	r3, r1, r7
 8000460:	42a3      	cmp	r3, r4
 8000462:	d908      	bls.n	8000476 <__udivmoddi4+0x276>
 8000464:	eb1c 0404 	adds.w	r4, ip, r4
 8000468:	f101 36ff 	add.w	r6, r1, #4294967295
 800046c:	d213      	bcs.n	8000496 <__udivmoddi4+0x296>
 800046e:	42a3      	cmp	r3, r4
 8000470:	d911      	bls.n	8000496 <__udivmoddi4+0x296>
 8000472:	3902      	subs	r1, #2
 8000474:	4464      	add	r4, ip
 8000476:	1ae4      	subs	r4, r4, r3
 8000478:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800047c:	e739      	b.n	80002f2 <__udivmoddi4+0xf2>
 800047e:	4604      	mov	r4, r0
 8000480:	e6f0      	b.n	8000264 <__udivmoddi4+0x64>
 8000482:	4608      	mov	r0, r1
 8000484:	e706      	b.n	8000294 <__udivmoddi4+0x94>
 8000486:	45c8      	cmp	r8, r9
 8000488:	d2ae      	bcs.n	80003e8 <__udivmoddi4+0x1e8>
 800048a:	ebb9 0e02 	subs.w	lr, r9, r2
 800048e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000492:	3801      	subs	r0, #1
 8000494:	e7a8      	b.n	80003e8 <__udivmoddi4+0x1e8>
 8000496:	4631      	mov	r1, r6
 8000498:	e7ed      	b.n	8000476 <__udivmoddi4+0x276>
 800049a:	4603      	mov	r3, r0
 800049c:	e799      	b.n	80003d2 <__udivmoddi4+0x1d2>
 800049e:	4630      	mov	r0, r6
 80004a0:	e7d4      	b.n	800044c <__udivmoddi4+0x24c>
 80004a2:	46d6      	mov	lr, sl
 80004a4:	e77f      	b.n	80003a6 <__udivmoddi4+0x1a6>
 80004a6:	4463      	add	r3, ip
 80004a8:	3802      	subs	r0, #2
 80004aa:	e74d      	b.n	8000348 <__udivmoddi4+0x148>
 80004ac:	4606      	mov	r6, r0
 80004ae:	4623      	mov	r3, r4
 80004b0:	4608      	mov	r0, r1
 80004b2:	e70f      	b.n	80002d4 <__udivmoddi4+0xd4>
 80004b4:	3e02      	subs	r6, #2
 80004b6:	4463      	add	r3, ip
 80004b8:	e730      	b.n	800031c <__udivmoddi4+0x11c>
 80004ba:	bf00      	nop

080004bc <__aeabi_idiv0>:
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop

080004c0 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80004c0:	b480      	push	{r7}
 80004c2:	b083      	sub	sp, #12
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	f103 0208 	add.w	r2, r3, #8
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	f04f 32ff 	mov.w	r2, #4294967295
 80004d8:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	f103 0208 	add.w	r2, r3, #8
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	f103 0208 	add.w	r2, r3, #8
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	2200      	movs	r2, #0
 80004f2:	601a      	str	r2, [r3, #0]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
}
 80004f4:	bf00      	nop
 80004f6:	370c      	adds	r7, #12
 80004f8:	46bd      	mov	sp, r7
 80004fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004fe:	4770      	bx	lr

08000500 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8000500:	b480      	push	{r7}
 8000502:	b083      	sub	sp, #12
 8000504:	af00      	add	r7, sp, #0
 8000506:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	2200      	movs	r2, #0
 800050c:	611a      	str	r2, [r3, #16]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
}
 800050e:	bf00      	nop
 8000510:	370c      	adds	r7, #12
 8000512:	46bd      	mov	sp, r7
 8000514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000518:	4770      	bx	lr

0800051a <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 800051a:	b480      	push	{r7}
 800051c:	b085      	sub	sp, #20
 800051e:	af00      	add	r7, sp, #0
 8000520:	6078      	str	r0, [r7, #4]
 8000522:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8000524:	683b      	ldr	r3, [r7, #0]
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800052a:	68bb      	ldr	r3, [r7, #8]
 800052c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000530:	d103      	bne.n	800053a <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	691b      	ldr	r3, [r3, #16]
 8000536:	60fb      	str	r3, [r7, #12]
 8000538:	e00c      	b.n	8000554 <vListInsert+0x3a>
        *   6) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	3308      	adds	r3, #8
 800053e:	60fb      	str	r3, [r7, #12]
 8000540:	e002      	b.n	8000548 <vListInsert+0x2e>
 8000542:	68fb      	ldr	r3, [r7, #12]
 8000544:	685b      	ldr	r3, [r3, #4]
 8000546:	60fb      	str	r3, [r7, #12]
 8000548:	68fb      	ldr	r3, [r7, #12]
 800054a:	685b      	ldr	r3, [r3, #4]
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	68ba      	ldr	r2, [r7, #8]
 8000550:	429a      	cmp	r2, r3
 8000552:	d2f6      	bcs.n	8000542 <vListInsert+0x28>
             * IF YOU FIND YOUR CODE STUCK HERE, SEE THE NOTE JUST ABOVE.
             */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8000554:	68fb      	ldr	r3, [r7, #12]
 8000556:	685a      	ldr	r2, [r3, #4]
 8000558:	683b      	ldr	r3, [r7, #0]
 800055a:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800055c:	683b      	ldr	r3, [r7, #0]
 800055e:	685b      	ldr	r3, [r3, #4]
 8000560:	683a      	ldr	r2, [r7, #0]
 8000562:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8000564:	683b      	ldr	r3, [r7, #0]
 8000566:	68fa      	ldr	r2, [r7, #12]
 8000568:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 800056a:	68fb      	ldr	r3, [r7, #12]
 800056c:	683a      	ldr	r2, [r7, #0]
 800056e:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8000570:	683b      	ldr	r3, [r7, #0]
 8000572:	687a      	ldr	r2, [r7, #4]
 8000574:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	1c5a      	adds	r2, r3, #1
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsert();
}
 8000580:	bf00      	nop
 8000582:	3714      	adds	r7, #20
 8000584:	46bd      	mov	sp, r7
 8000586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800058a:	4770      	bx	lr

0800058c <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800058c:	b480      	push	{r7}
 800058e:	b085      	sub	sp, #20
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	691b      	ldr	r3, [r3, #16]
 8000598:	60fb      	str	r3, [r7, #12]

    traceENTER_uxListRemove( pxItemToRemove );

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	685b      	ldr	r3, [r3, #4]
 800059e:	687a      	ldr	r2, [r7, #4]
 80005a0:	6892      	ldr	r2, [r2, #8]
 80005a2:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	689b      	ldr	r3, [r3, #8]
 80005a8:	687a      	ldr	r2, [r7, #4]
 80005aa:	6852      	ldr	r2, [r2, #4]
 80005ac:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80005ae:	68fb      	ldr	r3, [r7, #12]
 80005b0:	685b      	ldr	r3, [r3, #4]
 80005b2:	687a      	ldr	r2, [r7, #4]
 80005b4:	429a      	cmp	r2, r3
 80005b6:	d103      	bne.n	80005c0 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	689a      	ldr	r2, [r3, #8]
 80005bc:	68fb      	ldr	r3, [r7, #12]
 80005be:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	2200      	movs	r2, #0
 80005c4:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 80005c6:	68fb      	ldr	r3, [r7, #12]
 80005c8:	681b      	ldr	r3, [r3, #0]
 80005ca:	1e5a      	subs	r2, r3, #1
 80005cc:	68fb      	ldr	r3, [r7, #12]
 80005ce:	601a      	str	r2, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );

    return pxList->uxNumberOfItems;
 80005d0:	68fb      	ldr	r3, [r7, #12]
 80005d2:	681b      	ldr	r3, [r3, #0]
}
 80005d4:	4618      	mov	r0, r3
 80005d6:	3714      	adds	r7, #20
 80005d8:	46bd      	mov	sp, r7
 80005da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005de:	4770      	bx	lr

080005e0 <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b086      	sub	sp, #24
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
 80005e8:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 80005ea:	2301      	movs	r3, #1
 80005ec:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	613b      	str	r3, [r7, #16]

    traceENTER_xQueueGenericReset( xQueue, xNewQueue );

    configASSERT( pxQueue );
 80005f2:	693b      	ldr	r3, [r7, #16]
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d10b      	bne.n	8000610 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 80005f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80005fc:	f383 8811 	msr	BASEPRI, r3
 8000600:	f3bf 8f6f 	isb	sy
 8000604:	f3bf 8f4f 	dsb	sy
 8000608:	60fb      	str	r3, [r7, #12]
        "   msr basepri, %0                                         \n" \
        "   isb                                                     \n" \
        "   dsb                                                     \n" \
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 800060a:	bf00      	nop
 800060c:	bf00      	nop
 800060e:	e7fd      	b.n	800060c <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 8000610:	693b      	ldr	r3, [r7, #16]
 8000612:	2b00      	cmp	r3, #0
 8000614:	d05d      	beq.n	80006d2 <xQueueGenericReset+0xf2>
        ( pxQueue->uxLength >= 1U ) &&
 8000616:	693b      	ldr	r3, [r7, #16]
 8000618:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 800061a:	2b00      	cmp	r3, #0
 800061c:	d059      	beq.n	80006d2 <xQueueGenericReset+0xf2>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 800061e:	693b      	ldr	r3, [r7, #16]
 8000620:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000622:	693b      	ldr	r3, [r7, #16]
 8000624:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000626:	2100      	movs	r1, #0
 8000628:	fba3 2302 	umull	r2, r3, r3, r2
 800062c:	2b00      	cmp	r3, #0
 800062e:	d000      	beq.n	8000632 <xQueueGenericReset+0x52>
 8000630:	2101      	movs	r1, #1
 8000632:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8000634:	2b00      	cmp	r3, #0
 8000636:	d14c      	bne.n	80006d2 <xQueueGenericReset+0xf2>
    {
        taskENTER_CRITICAL();
 8000638:	f002 fa24 	bl	8002a84 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800063c:	693b      	ldr	r3, [r7, #16]
 800063e:	681a      	ldr	r2, [r3, #0]
 8000640:	693b      	ldr	r3, [r7, #16]
 8000642:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000644:	6939      	ldr	r1, [r7, #16]
 8000646:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8000648:	fb01 f303 	mul.w	r3, r1, r3
 800064c:	441a      	add	r2, r3
 800064e:	693b      	ldr	r3, [r7, #16]
 8000650:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8000652:	693b      	ldr	r3, [r7, #16]
 8000654:	2200      	movs	r2, #0
 8000656:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8000658:	693b      	ldr	r3, [r7, #16]
 800065a:	681a      	ldr	r2, [r3, #0]
 800065c:	693b      	ldr	r3, [r7, #16]
 800065e:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize );
 8000660:	693b      	ldr	r3, [r7, #16]
 8000662:	681a      	ldr	r2, [r3, #0]
 8000664:	693b      	ldr	r3, [r7, #16]
 8000666:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000668:	3b01      	subs	r3, #1
 800066a:	6939      	ldr	r1, [r7, #16]
 800066c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800066e:	fb01 f303 	mul.w	r3, r1, r3
 8000672:	441a      	add	r2, r3
 8000674:	693b      	ldr	r3, [r7, #16]
 8000676:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8000678:	693b      	ldr	r3, [r7, #16]
 800067a:	22ff      	movs	r2, #255	@ 0xff
 800067c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8000680:	693b      	ldr	r3, [r7, #16]
 8000682:	22ff      	movs	r2, #255	@ 0xff
 8000684:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 8000688:	683b      	ldr	r3, [r7, #0]
 800068a:	2b00      	cmp	r3, #0
 800068c:	d114      	bne.n	80006b8 <xQueueGenericReset+0xd8>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800068e:	693b      	ldr	r3, [r7, #16]
 8000690:	691b      	ldr	r3, [r3, #16]
 8000692:	2b00      	cmp	r3, #0
 8000694:	d01a      	beq.n	80006cc <xQueueGenericReset+0xec>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000696:	693b      	ldr	r3, [r7, #16]
 8000698:	3310      	adds	r3, #16
 800069a:	4618      	mov	r0, r3
 800069c:	f001 f9b4 	bl	8001a08 <xTaskRemoveFromEventList>
 80006a0:	4603      	mov	r3, r0
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d012      	beq.n	80006cc <xQueueGenericReset+0xec>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80006a6:	4b16      	ldr	r3, [pc, #88]	@ (8000700 <xQueueGenericReset+0x120>)
 80006a8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80006ac:	601a      	str	r2, [r3, #0]
 80006ae:	f3bf 8f4f 	dsb	sy
 80006b2:	f3bf 8f6f 	isb	sy
 80006b6:	e009      	b.n	80006cc <xQueueGenericReset+0xec>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80006b8:	693b      	ldr	r3, [r7, #16]
 80006ba:	3310      	adds	r3, #16
 80006bc:	4618      	mov	r0, r3
 80006be:	f7ff feff 	bl	80004c0 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80006c2:	693b      	ldr	r3, [r7, #16]
 80006c4:	3324      	adds	r3, #36	@ 0x24
 80006c6:	4618      	mov	r0, r3
 80006c8:	f7ff fefa 	bl	80004c0 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 80006cc:	f002 fa0c 	bl	8002ae8 <vPortExitCritical>
 80006d0:	e001      	b.n	80006d6 <xQueueGenericReset+0xf6>
    }
    else
    {
        xReturn = pdFAIL;
 80006d2:	2300      	movs	r3, #0
 80006d4:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 80006d6:	697b      	ldr	r3, [r7, #20]
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d10b      	bne.n	80006f4 <xQueueGenericReset+0x114>
    __asm volatile
 80006dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80006e0:	f383 8811 	msr	BASEPRI, r3
 80006e4:	f3bf 8f6f 	isb	sy
 80006e8:	f3bf 8f4f 	dsb	sy
 80006ec:	60bb      	str	r3, [r7, #8]
}
 80006ee:	bf00      	nop
 80006f0:	bf00      	nop
 80006f2:	e7fd      	b.n	80006f0 <xQueueGenericReset+0x110>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    traceRETURN_xQueueGenericReset( xReturn );

    return xReturn;
 80006f4:	697b      	ldr	r3, [r7, #20]
}
 80006f6:	4618      	mov	r0, r3
 80006f8:	3718      	adds	r7, #24
 80006fa:	46bd      	mov	sp, r7
 80006fc:	bd80      	pop	{r7, pc}
 80006fe:	bf00      	nop
 8000700:	e000ed04 	.word	0xe000ed04

08000704 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8000704:	b580      	push	{r7, lr}
 8000706:	b08a      	sub	sp, #40	@ 0x28
 8000708:	af02      	add	r7, sp, #8
 800070a:	60f8      	str	r0, [r7, #12]
 800070c:	60b9      	str	r1, [r7, #8]
 800070e:	4613      	mov	r3, r2
 8000710:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 8000712:	2300      	movs	r3, #0
 8000714:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        traceENTER_xQueueGenericCreate( uxQueueLength, uxItemSize, ucQueueType );

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8000716:	68fb      	ldr	r3, [r7, #12]
 8000718:	2b00      	cmp	r3, #0
 800071a:	d02e      	beq.n	800077a <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 800071c:	2100      	movs	r1, #0
 800071e:	68ba      	ldr	r2, [r7, #8]
 8000720:	68fb      	ldr	r3, [r7, #12]
 8000722:	fba3 2302 	umull	r2, r3, r3, r2
 8000726:	2b00      	cmp	r3, #0
 8000728:	d000      	beq.n	800072c <xQueueGenericCreate+0x28>
 800072a:	2101      	movs	r1, #1
 800072c:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 800072e:	2b00      	cmp	r3, #0
 8000730:	d123      	bne.n	800077a <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( UBaseType_t ) ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8000732:	68fb      	ldr	r3, [r7, #12]
 8000734:	68ba      	ldr	r2, [r7, #8]
 8000736:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 800073a:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 800073e:	d81c      	bhi.n	800077a <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( ( size_t ) uxQueueLength * ( size_t ) uxItemSize );
 8000740:	68fb      	ldr	r3, [r7, #12]
 8000742:	68ba      	ldr	r2, [r7, #8]
 8000744:	fb02 f303 	mul.w	r3, r2, r3
 8000748:	61bb      	str	r3, [r7, #24]

            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800074a:	69bb      	ldr	r3, [r7, #24]
 800074c:	3350      	adds	r3, #80	@ 0x50
 800074e:	4618      	mov	r0, r3
 8000750:	f002 fabe 	bl	8002cd0 <pvPortMalloc>
 8000754:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 8000756:	69fb      	ldr	r3, [r7, #28]
 8000758:	2b00      	cmp	r3, #0
 800075a:	d01d      	beq.n	8000798 <xQueueGenericCreate+0x94>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800075c:	69fb      	ldr	r3, [r7, #28]
 800075e:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t );
 8000760:	697b      	ldr	r3, [r7, #20]
 8000762:	3350      	adds	r3, #80	@ 0x50
 8000764:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8000766:	79fa      	ldrb	r2, [r7, #7]
 8000768:	69fb      	ldr	r3, [r7, #28]
 800076a:	9300      	str	r3, [sp, #0]
 800076c:	4613      	mov	r3, r2
 800076e:	697a      	ldr	r2, [r7, #20]
 8000770:	68b9      	ldr	r1, [r7, #8]
 8000772:	68f8      	ldr	r0, [r7, #12]
 8000774:	f000 f815 	bl	80007a2 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8000778:	e00e      	b.n	8000798 <xQueueGenericCreate+0x94>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 800077a:	69fb      	ldr	r3, [r7, #28]
 800077c:	2b00      	cmp	r3, #0
 800077e:	d10b      	bne.n	8000798 <xQueueGenericCreate+0x94>
    __asm volatile
 8000780:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000784:	f383 8811 	msr	BASEPRI, r3
 8000788:	f3bf 8f6f 	isb	sy
 800078c:	f3bf 8f4f 	dsb	sy
 8000790:	613b      	str	r3, [r7, #16]
}
 8000792:	bf00      	nop
 8000794:	bf00      	nop
 8000796:	e7fd      	b.n	8000794 <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreate( pxNewQueue );

        return pxNewQueue;
 8000798:	69fb      	ldr	r3, [r7, #28]
    }
 800079a:	4618      	mov	r0, r3
 800079c:	3720      	adds	r7, #32
 800079e:	46bd      	mov	sp, r7
 80007a0:	bd80      	pop	{r7, pc}

080007a2 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 80007a2:	b580      	push	{r7, lr}
 80007a4:	b084      	sub	sp, #16
 80007a6:	af00      	add	r7, sp, #0
 80007a8:	60f8      	str	r0, [r7, #12]
 80007aa:	60b9      	str	r1, [r7, #8]
 80007ac:	607a      	str	r2, [r7, #4]
 80007ae:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 80007b0:	68bb      	ldr	r3, [r7, #8]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d103      	bne.n	80007be <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80007b6:	69bb      	ldr	r3, [r7, #24]
 80007b8:	69ba      	ldr	r2, [r7, #24]
 80007ba:	601a      	str	r2, [r3, #0]
 80007bc:	e002      	b.n	80007c4 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80007be:	69bb      	ldr	r3, [r7, #24]
 80007c0:	687a      	ldr	r2, [r7, #4]
 80007c2:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 80007c4:	69bb      	ldr	r3, [r7, #24]
 80007c6:	68fa      	ldr	r2, [r7, #12]
 80007c8:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 80007ca:	69bb      	ldr	r3, [r7, #24]
 80007cc:	68ba      	ldr	r2, [r7, #8]
 80007ce:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80007d0:	2101      	movs	r1, #1
 80007d2:	69b8      	ldr	r0, [r7, #24]
 80007d4:	f7ff ff04 	bl	80005e0 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 80007d8:	69bb      	ldr	r3, [r7, #24]
 80007da:	78fa      	ldrb	r2, [r7, #3]
 80007dc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 80007e0:	bf00      	nop
 80007e2:	3710      	adds	r7, #16
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bd80      	pop	{r7, pc}

080007e8 <xQueueCreateCountingSemaphore>:

#if ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

    QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount,
                                                 const UBaseType_t uxInitialCount )
    {
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b084      	sub	sp, #16
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
 80007f0:	6039      	str	r1, [r7, #0]
        QueueHandle_t xHandle = NULL;
 80007f2:	2300      	movs	r3, #0
 80007f4:	60fb      	str	r3, [r7, #12]

        traceENTER_xQueueCreateCountingSemaphore( uxMaxCount, uxInitialCount );

        if( ( uxMaxCount != 0U ) &&
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d010      	beq.n	800081e <xQueueCreateCountingSemaphore+0x36>
 80007fc:	683a      	ldr	r2, [r7, #0]
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	429a      	cmp	r2, r3
 8000802:	d80c      	bhi.n	800081e <xQueueCreateCountingSemaphore+0x36>
            ( uxInitialCount <= uxMaxCount ) )
        {
            xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8000804:	2202      	movs	r2, #2
 8000806:	2100      	movs	r1, #0
 8000808:	6878      	ldr	r0, [r7, #4]
 800080a:	f7ff ff7b 	bl	8000704 <xQueueGenericCreate>
 800080e:	60f8      	str	r0, [r7, #12]

            if( xHandle != NULL )
 8000810:	68fb      	ldr	r3, [r7, #12]
 8000812:	2b00      	cmp	r3, #0
 8000814:	d012      	beq.n	800083c <xQueueCreateCountingSemaphore+0x54>
            {
                ( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8000816:	68fb      	ldr	r3, [r7, #12]
 8000818:	683a      	ldr	r2, [r7, #0]
 800081a:	639a      	str	r2, [r3, #56]	@ 0x38
            if( xHandle != NULL )
 800081c:	e00e      	b.n	800083c <xQueueCreateCountingSemaphore+0x54>
                traceCREATE_COUNTING_SEMAPHORE_FAILED();
            }
        }
        else
        {
            configASSERT( xHandle );
 800081e:	68fb      	ldr	r3, [r7, #12]
 8000820:	2b00      	cmp	r3, #0
 8000822:	d10b      	bne.n	800083c <xQueueCreateCountingSemaphore+0x54>
    __asm volatile
 8000824:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000828:	f383 8811 	msr	BASEPRI, r3
 800082c:	f3bf 8f6f 	isb	sy
 8000830:	f3bf 8f4f 	dsb	sy
 8000834:	60bb      	str	r3, [r7, #8]
}
 8000836:	bf00      	nop
 8000838:	bf00      	nop
 800083a:	e7fd      	b.n	8000838 <xQueueCreateCountingSemaphore+0x50>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueCreateCountingSemaphore( xHandle );

        return xHandle;
 800083c:	68fb      	ldr	r3, [r7, #12]
    }
 800083e:	4618      	mov	r0, r3
 8000840:	3710      	adds	r7, #16
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}

08000846 <xQueueGiveFromISR>:
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue,
                              BaseType_t * const pxHigherPriorityTaskWoken )
{
 8000846:	b580      	push	{r7, lr}
 8000848:	b090      	sub	sp, #64	@ 0x40
 800084a:	af00      	add	r7, sp, #0
 800084c:	6078      	str	r0, [r7, #4]
 800084e:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	63bb      	str	r3, [r7, #56]	@ 0x38
     * item size is 0.  Don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */

    configASSERT( pxQueue );
 8000854:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000856:	2b00      	cmp	r3, #0
 8000858:	d10b      	bne.n	8000872 <xQueueGiveFromISR+0x2c>
    __asm volatile
 800085a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800085e:	f383 8811 	msr	BASEPRI, r3
 8000862:	f3bf 8f6f 	isb	sy
 8000866:	f3bf 8f4f 	dsb	sy
 800086a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800086c:	bf00      	nop
 800086e:	bf00      	nop
 8000870:	e7fd      	b.n	800086e <xQueueGiveFromISR+0x28>

    /* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
     * if the item size is not 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 8000872:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000874:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000876:	2b00      	cmp	r3, #0
 8000878:	d00b      	beq.n	8000892 <xQueueGiveFromISR+0x4c>
    __asm volatile
 800087a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800087e:	f383 8811 	msr	BASEPRI, r3
 8000882:	f3bf 8f6f 	isb	sy
 8000886:	f3bf 8f4f 	dsb	sy
 800088a:	623b      	str	r3, [r7, #32]
}
 800088c:	bf00      	nop
 800088e:	bf00      	nop
 8000890:	e7fd      	b.n	800088e <xQueueGiveFromISR+0x48>

    /* Normally a mutex would not be given from an interrupt, especially if
     * there is a mutex holder, as priority inheritance makes no sense for an
     * interrupts, only tasks. */
    configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8000892:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	2b00      	cmp	r3, #0
 8000898:	d103      	bne.n	80008a2 <xQueueGiveFromISR+0x5c>
 800089a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800089c:	689b      	ldr	r3, [r3, #8]
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d101      	bne.n	80008a6 <xQueueGiveFromISR+0x60>
 80008a2:	2301      	movs	r3, #1
 80008a4:	e000      	b.n	80008a8 <xQueueGiveFromISR+0x62>
 80008a6:	2300      	movs	r3, #0
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d10b      	bne.n	80008c4 <xQueueGiveFromISR+0x7e>
    __asm volatile
 80008ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80008b0:	f383 8811 	msr	BASEPRI, r3
 80008b4:	f3bf 8f6f 	isb	sy
 80008b8:	f3bf 8f4f 	dsb	sy
 80008bc:	61fb      	str	r3, [r7, #28]
}
 80008be:	bf00      	nop
 80008c0:	bf00      	nop
 80008c2:	e7fd      	b.n	80008c0 <xQueueGiveFromISR+0x7a>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80008c4:	f002 f9c2 	bl	8002c4c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
    uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

    __asm volatile
 80008c8:	f3ef 8211 	mrs	r2, BASEPRI
 80008cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80008d0:	f383 8811 	msr	BASEPRI, r3
 80008d4:	f3bf 8f6f 	isb	sy
 80008d8:	f3bf 8f4f 	dsb	sy
 80008dc:	61ba      	str	r2, [r7, #24]
 80008de:	617b      	str	r3, [r7, #20]
        : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );

    /* This return will not be reached but is necessary to prevent compiler
     * warnings. */
    return ulOriginalBASEPRI;
 80008e0:	69bb      	ldr	r3, [r7, #24]

    /* MISRA Ref 4.7.1 [Return value shall be checked] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#dir-47 */
    /* coverity[misra_c_2012_directive_4_7_violation] */
    uxSavedInterruptStatus = ( UBaseType_t ) taskENTER_CRITICAL_FROM_ISR();
 80008e2:	637b      	str	r3, [r7, #52]	@ 0x34
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80008e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80008e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80008e8:	633b      	str	r3, [r7, #48]	@ 0x30

        /* When the queue is used to implement a semaphore no data is ever
         * moved through the queue but it is still valid to see if the queue 'has
         * space'. */
        if( uxMessagesWaiting < pxQueue->uxLength )
 80008ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80008ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80008ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80008f0:	429a      	cmp	r2, r3
 80008f2:	d243      	bcs.n	800097c <xQueueGiveFromISR+0x136>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 80008f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80008f6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80008fa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
             * holder - and if there is a mutex holder then the mutex cannot be
             * given from an ISR.  As this is the ISR version of the function it
             * can be assumed there is no mutex holder and no need to determine if
             * priority disinheritance is needed.  Simply increase the count of
             * messages (semaphores) available. */
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 80008fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000900:	1c5a      	adds	r2, r3, #1
 8000902:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000904:	639a      	str	r2, [r3, #56]	@ 0x38

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8000906:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800090a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800090e:	d112      	bne.n	8000936 <xQueueGiveFromISR+0xf0>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8000910:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000914:	2b00      	cmp	r3, #0
 8000916:	d02e      	beq.n	8000976 <xQueueGiveFromISR+0x130>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000918:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800091a:	3324      	adds	r3, #36	@ 0x24
 800091c:	4618      	mov	r0, r3
 800091e:	f001 f873 	bl	8001a08 <xTaskRemoveFromEventList>
 8000922:	4603      	mov	r3, r0
 8000924:	2b00      	cmp	r3, #0
 8000926:	d026      	beq.n	8000976 <xQueueGiveFromISR+0x130>
                        {
                            /* The task waiting has a higher priority so record that a
                             * context switch is required. */
                            if( pxHigherPriorityTaskWoken != NULL )
 8000928:	683b      	ldr	r3, [r7, #0]
 800092a:	2b00      	cmp	r3, #0
 800092c:	d023      	beq.n	8000976 <xQueueGiveFromISR+0x130>
                            {
                                *pxHigherPriorityTaskWoken = pdTRUE;
 800092e:	683b      	ldr	r3, [r7, #0]
 8000930:	2201      	movs	r2, #1
 8000932:	601a      	str	r2, [r3, #0]
 8000934:	e01f      	b.n	8000976 <xQueueGiveFromISR+0x130>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 8000936:	f000 fe77 	bl	8001628 <uxTaskGetNumberOfTasks>
 800093a:	62b8      	str	r0, [r7, #40]	@ 0x28
 800093c:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8000940:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000942:	429a      	cmp	r2, r3
 8000944:	d917      	bls.n	8000976 <xQueueGiveFromISR+0x130>
 8000946:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800094a:	2b7f      	cmp	r3, #127	@ 0x7f
 800094c:	d10b      	bne.n	8000966 <xQueueGiveFromISR+0x120>
    __asm volatile
 800094e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000952:	f383 8811 	msr	BASEPRI, r3
 8000956:	f3bf 8f6f 	isb	sy
 800095a:	f3bf 8f4f 	dsb	sy
 800095e:	613b      	str	r3, [r7, #16]
}
 8000960:	bf00      	nop
 8000962:	bf00      	nop
 8000964:	e7fd      	b.n	8000962 <xQueueGiveFromISR+0x11c>
 8000966:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800096a:	3301      	adds	r3, #1
 800096c:	b2db      	uxtb	r3, r3
 800096e:	b25a      	sxtb	r2, r3
 8000970:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000972:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            }

            xReturn = pdPASS;
 8000976:	2301      	movs	r3, #1
 8000978:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800097a:	e001      	b.n	8000980 <xQueueGiveFromISR+0x13a>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 800097c:	2300      	movs	r3, #0
 800097e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000980:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000982:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 8000984:	68fb      	ldr	r3, [r7, #12]
 8000986:	f383 8811 	msr	BASEPRI, r3
    (
        "   msr basepri, %0 " ::"r" ( ulNewMaskValue ) : "memory"
    );
}
 800098a:	bf00      	nop
    }
    taskEXIT_CRITICAL_FROM_ISR( uxSavedInterruptStatus );

    traceRETURN_xQueueGiveFromISR( xReturn );

    return xReturn;
 800098c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800098e:	4618      	mov	r0, r3
 8000990:	3740      	adds	r7, #64	@ 0x40
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}
	...

08000998 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b08c      	sub	sp, #48	@ 0x30
 800099c:	af00      	add	r7, sp, #0
 800099e:	60f8      	str	r0, [r7, #12]
 80009a0:	60b9      	str	r1, [r7, #8]
 80009a2:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 80009a4:	2300      	movs	r3, #0
 80009a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80009a8:	68fb      	ldr	r3, [r7, #12]
 80009aa:	62bb      	str	r3, [r7, #40]	@ 0x28

    traceENTER_xQueueReceive( xQueue, pvBuffer, xTicksToWait );

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80009ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d10b      	bne.n	80009ca <xQueueReceive+0x32>
    __asm volatile
 80009b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80009b6:	f383 8811 	msr	BASEPRI, r3
 80009ba:	f3bf 8f6f 	isb	sy
 80009be:	f3bf 8f4f 	dsb	sy
 80009c2:	623b      	str	r3, [r7, #32]
}
 80009c4:	bf00      	nop
 80009c6:	bf00      	nop
 80009c8:	e7fd      	b.n	80009c6 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80009ca:	68bb      	ldr	r3, [r7, #8]
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d103      	bne.n	80009d8 <xQueueReceive+0x40>
 80009d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80009d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d101      	bne.n	80009dc <xQueueReceive+0x44>
 80009d8:	2301      	movs	r3, #1
 80009da:	e000      	b.n	80009de <xQueueReceive+0x46>
 80009dc:	2300      	movs	r3, #0
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d10b      	bne.n	80009fa <xQueueReceive+0x62>
    __asm volatile
 80009e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80009e6:	f383 8811 	msr	BASEPRI, r3
 80009ea:	f3bf 8f6f 	isb	sy
 80009ee:	f3bf 8f4f 	dsb	sy
 80009f2:	61fb      	str	r3, [r7, #28]
}
 80009f4:	bf00      	nop
 80009f6:	bf00      	nop
 80009f8:	e7fd      	b.n	80009f6 <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80009fa:	f001 fa1b 	bl	8001e34 <xTaskGetSchedulerState>
 80009fe:	4603      	mov	r3, r0
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d102      	bne.n	8000a0a <xQueueReceive+0x72>
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d101      	bne.n	8000a0e <xQueueReceive+0x76>
 8000a0a:	2301      	movs	r3, #1
 8000a0c:	e000      	b.n	8000a10 <xQueueReceive+0x78>
 8000a0e:	2300      	movs	r3, #0
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d10b      	bne.n	8000a2c <xQueueReceive+0x94>
    __asm volatile
 8000a14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000a18:	f383 8811 	msr	BASEPRI, r3
 8000a1c:	f3bf 8f6f 	isb	sy
 8000a20:	f3bf 8f4f 	dsb	sy
 8000a24:	61bb      	str	r3, [r7, #24]
}
 8000a26:	bf00      	nop
 8000a28:	bf00      	nop
 8000a2a:	e7fd      	b.n	8000a28 <xQueueReceive+0x90>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8000a2c:	f002 f82a 	bl	8002a84 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8000a30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000a34:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8000a36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d01f      	beq.n	8000a7c <xQueueReceive+0xe4>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8000a3c:	68b9      	ldr	r1, [r7, #8]
 8000a3e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000a40:	f000 f9a4 	bl	8000d8c <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 8000a44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a46:	1e5a      	subs	r2, r3, #1
 8000a48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a4a:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8000a4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a4e:	691b      	ldr	r3, [r3, #16]
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d00f      	beq.n	8000a74 <xQueueReceive+0xdc>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000a54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a56:	3310      	adds	r3, #16
 8000a58:	4618      	mov	r0, r3
 8000a5a:	f000 ffd5 	bl	8001a08 <xTaskRemoveFromEventList>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d007      	beq.n	8000a74 <xQueueReceive+0xdc>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8000a64:	4b3c      	ldr	r3, [pc, #240]	@ (8000b58 <xQueueReceive+0x1c0>)
 8000a66:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000a6a:	601a      	str	r2, [r3, #0]
 8000a6c:	f3bf 8f4f 	dsb	sy
 8000a70:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8000a74:	f002 f838 	bl	8002ae8 <vPortExitCritical>

                traceRETURN_xQueueReceive( pdPASS );

                return pdPASS;
 8000a78:	2301      	movs	r3, #1
 8000a7a:	e069      	b.n	8000b50 <xQueueReceive+0x1b8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d103      	bne.n	8000a8a <xQueueReceive+0xf2>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8000a82:	f002 f831 	bl	8002ae8 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueReceive( errQUEUE_EMPTY );

                    return errQUEUE_EMPTY;
 8000a86:	2300      	movs	r3, #0
 8000a88:	e062      	b.n	8000b50 <xQueueReceive+0x1b8>
                }
                else if( xEntryTimeSet == pdFALSE )
 8000a8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d106      	bne.n	8000a9e <xQueueReceive+0x106>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8000a90:	f107 0310 	add.w	r3, r7, #16
 8000a94:	4618      	mov	r0, r3
 8000a96:	f001 f891 	bl	8001bbc <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8000a9a:	2301      	movs	r3, #1
 8000a9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8000a9e:	f002 f823 	bl	8002ae8 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8000aa2:	f000 fc9b 	bl	80013dc <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8000aa6:	f001 ffed 	bl	8002a84 <vPortEnterCritical>
 8000aaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000aac:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8000ab0:	b25b      	sxtb	r3, r3
 8000ab2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ab6:	d103      	bne.n	8000ac0 <xQueueReceive+0x128>
 8000ab8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000aba:	2200      	movs	r2, #0
 8000abc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8000ac0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ac2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8000ac6:	b25b      	sxtb	r3, r3
 8000ac8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000acc:	d103      	bne.n	8000ad6 <xQueueReceive+0x13e>
 8000ace:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8000ad6:	f002 f807 	bl	8002ae8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8000ada:	1d3a      	adds	r2, r7, #4
 8000adc:	f107 0310 	add.w	r3, r7, #16
 8000ae0:	4611      	mov	r1, r2
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	f001 f880 	bl	8001be8 <xTaskCheckForTimeOut>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d123      	bne.n	8000b36 <xQueueReceive+0x19e>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8000aee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000af0:	f000 f9c4 	bl	8000e7c <prvIsQueueEmpty>
 8000af4:	4603      	mov	r3, r0
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d017      	beq.n	8000b2a <xQueueReceive+0x192>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8000afa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000afc:	3324      	adds	r3, #36	@ 0x24
 8000afe:	687a      	ldr	r2, [r7, #4]
 8000b00:	4611      	mov	r1, r2
 8000b02:	4618      	mov	r0, r3
 8000b04:	f000 ff14 	bl	8001930 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8000b08:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000b0a:	f000 f965 	bl	8000dd8 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8000b0e:	f000 fc73 	bl	80013f8 <xTaskResumeAll>
 8000b12:	4603      	mov	r3, r0
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d189      	bne.n	8000a2c <xQueueReceive+0x94>
                {
                    taskYIELD_WITHIN_API();
 8000b18:	4b0f      	ldr	r3, [pc, #60]	@ (8000b58 <xQueueReceive+0x1c0>)
 8000b1a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000b1e:	601a      	str	r2, [r3, #0]
 8000b20:	f3bf 8f4f 	dsb	sy
 8000b24:	f3bf 8f6f 	isb	sy
 8000b28:	e780      	b.n	8000a2c <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8000b2a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000b2c:	f000 f954 	bl	8000dd8 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8000b30:	f000 fc62 	bl	80013f8 <xTaskResumeAll>
 8000b34:	e77a      	b.n	8000a2c <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8000b36:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000b38:	f000 f94e 	bl	8000dd8 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8000b3c:	f000 fc5c 	bl	80013f8 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8000b40:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000b42:	f000 f99b 	bl	8000e7c <prvIsQueueEmpty>
 8000b46:	4603      	mov	r3, r0
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	f43f af6f 	beq.w	8000a2c <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueReceive( errQUEUE_EMPTY );

                return errQUEUE_EMPTY;
 8000b4e:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 8000b50:	4618      	mov	r0, r3
 8000b52:	3730      	adds	r7, #48	@ 0x30
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	e000ed04 	.word	0xe000ed04

08000b5c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                                TickType_t xTicksToWait )
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b08c      	sub	sp, #48	@ 0x30
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
 8000b64:	6039      	str	r1, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE;
 8000b66:	2300      	movs	r3, #0
 8000b68:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	627b      	str	r3, [r7, #36]	@ 0x24

    #if ( configUSE_MUTEXES == 1 )
        BaseType_t xInheritanceOccurred = pdFALSE;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	62bb      	str	r3, [r7, #40]	@ 0x28
    #endif

    traceENTER_xQueueSemaphoreTake( xQueue, xTicksToWait );

    /* Check the queue pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8000b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d10b      	bne.n	8000b90 <xQueueSemaphoreTake+0x34>
    __asm volatile
 8000b78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000b7c:	f383 8811 	msr	BASEPRI, r3
 8000b80:	f3bf 8f6f 	isb	sy
 8000b84:	f3bf 8f4f 	dsb	sy
 8000b88:	61bb      	str	r3, [r7, #24]
}
 8000b8a:	bf00      	nop
 8000b8c:	bf00      	nop
 8000b8e:	e7fd      	b.n	8000b8c <xQueueSemaphoreTake+0x30>

    /* Check this really is a semaphore, in which case the item size will be
     * 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 8000b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d00b      	beq.n	8000bb0 <xQueueSemaphoreTake+0x54>
    __asm volatile
 8000b98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000b9c:	f383 8811 	msr	BASEPRI, r3
 8000ba0:	f3bf 8f6f 	isb	sy
 8000ba4:	f3bf 8f4f 	dsb	sy
 8000ba8:	617b      	str	r3, [r7, #20]
}
 8000baa:	bf00      	nop
 8000bac:	bf00      	nop
 8000bae:	e7fd      	b.n	8000bac <xQueueSemaphoreTake+0x50>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8000bb0:	f001 f940 	bl	8001e34 <xTaskGetSchedulerState>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d102      	bne.n	8000bc0 <xQueueSemaphoreTake+0x64>
 8000bba:	683b      	ldr	r3, [r7, #0]
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d101      	bne.n	8000bc4 <xQueueSemaphoreTake+0x68>
 8000bc0:	2301      	movs	r3, #1
 8000bc2:	e000      	b.n	8000bc6 <xQueueSemaphoreTake+0x6a>
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d10b      	bne.n	8000be2 <xQueueSemaphoreTake+0x86>
    __asm volatile
 8000bca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000bce:	f383 8811 	msr	BASEPRI, r3
 8000bd2:	f3bf 8f6f 	isb	sy
 8000bd6:	f3bf 8f4f 	dsb	sy
 8000bda:	613b      	str	r3, [r7, #16]
}
 8000bdc:	bf00      	nop
 8000bde:	bf00      	nop
 8000be0:	e7fd      	b.n	8000bde <xQueueSemaphoreTake+0x82>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8000be2:	f001 ff4f 	bl	8002a84 <vPortEnterCritical>
        {
            /* Semaphores are queues with an item size of 0, and where the
             * number of messages in the queue is the semaphore's count value. */
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8000be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000be8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000bea:	623b      	str	r3, [r7, #32]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8000bec:	6a3b      	ldr	r3, [r7, #32]
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d024      	beq.n	8000c3c <xQueueSemaphoreTake+0xe0>
            {
                traceQUEUE_RECEIVE( pxQueue );

                /* Semaphores are queues with a data size of zero and where the
                 * messages waiting is the semaphore's count.  Reduce the count. */
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxSemaphoreCount - ( UBaseType_t ) 1 );
 8000bf2:	6a3b      	ldr	r3, [r7, #32]
 8000bf4:	1e5a      	subs	r2, r3, #1
 8000bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bf8:	639a      	str	r2, [r3, #56]	@ 0x38

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8000bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d104      	bne.n	8000c0c <xQueueSemaphoreTake+0xb0>
                    {
                        /* Record the information required to implement
                         * priority inheritance should it become necessary. */
                        pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8000c02:	f001 fa91 	bl	8002128 <pvTaskIncrementMutexHeldCount>
 8000c06:	4602      	mov	r2, r0
 8000c08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c0a:	609a      	str	r2, [r3, #8]
                }
                #endif /* configUSE_MUTEXES */

                /* Check to see if other tasks are blocked waiting to give the
                 * semaphore, and if so, unblock the highest priority such task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8000c0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c0e:	691b      	ldr	r3, [r3, #16]
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d00f      	beq.n	8000c34 <xQueueSemaphoreTake+0xd8>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c16:	3310      	adds	r3, #16
 8000c18:	4618      	mov	r0, r3
 8000c1a:	f000 fef5 	bl	8001a08 <xTaskRemoveFromEventList>
 8000c1e:	4603      	mov	r3, r0
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d007      	beq.n	8000c34 <xQueueSemaphoreTake+0xd8>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8000c24:	4b4c      	ldr	r3, [pc, #304]	@ (8000d58 <xQueueSemaphoreTake+0x1fc>)
 8000c26:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000c2a:	601a      	str	r2, [r3, #0]
 8000c2c:	f3bf 8f4f 	dsb	sy
 8000c30:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8000c34:	f001 ff58 	bl	8002ae8 <vPortExitCritical>

                traceRETURN_xQueueSemaphoreTake( pdPASS );

                return pdPASS;
 8000c38:	2301      	movs	r3, #1
 8000c3a:	e089      	b.n	8000d50 <xQueueSemaphoreTake+0x1f4>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8000c3c:	683b      	ldr	r3, [r7, #0]
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d103      	bne.n	8000c4a <xQueueSemaphoreTake+0xee>
                {
                    /* The semaphore count was 0 and no block time is specified
                     * (or the block time has expired) so exit now. */
                    taskEXIT_CRITICAL();
 8000c42:	f001 ff51 	bl	8002ae8 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueSemaphoreTake( errQUEUE_EMPTY );

                    return errQUEUE_EMPTY;
 8000c46:	2300      	movs	r3, #0
 8000c48:	e082      	b.n	8000d50 <xQueueSemaphoreTake+0x1f4>
                }
                else if( xEntryTimeSet == pdFALSE )
 8000c4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d106      	bne.n	8000c5e <xQueueSemaphoreTake+0x102>
                {
                    /* The semaphore count was 0 and a block time was specified
                     * so configure the timeout structure ready to block. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8000c50:	f107 0308 	add.w	r3, r7, #8
 8000c54:	4618      	mov	r0, r3
 8000c56:	f000 ffb1 	bl	8001bbc <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8000c5a:	2301      	movs	r3, #1
 8000c5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8000c5e:	f001 ff43 	bl	8002ae8 <vPortExitCritical>

        /* Interrupts and other tasks can give to and take from the semaphore
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8000c62:	f000 fbbb 	bl	80013dc <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8000c66:	f001 ff0d 	bl	8002a84 <vPortEnterCritical>
 8000c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c6c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8000c70:	b25b      	sxtb	r3, r3
 8000c72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c76:	d103      	bne.n	8000c80 <xQueueSemaphoreTake+0x124>
 8000c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8000c80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c82:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8000c86:	b25b      	sxtb	r3, r3
 8000c88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c8c:	d103      	bne.n	8000c96 <xQueueSemaphoreTake+0x13a>
 8000c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c90:	2200      	movs	r2, #0
 8000c92:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8000c96:	f001 ff27 	bl	8002ae8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8000c9a:	463a      	mov	r2, r7
 8000c9c:	f107 0308 	add.w	r3, r7, #8
 8000ca0:	4611      	mov	r1, r2
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f000 ffa0 	bl	8001be8 <xTaskCheckForTimeOut>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d132      	bne.n	8000d14 <xQueueSemaphoreTake+0x1b8>
        {
            /* A block time is specified and not expired.  If the semaphore
             * count is 0 then enter the Blocked state to wait for a semaphore to
             * become available.  As semaphores are implemented with queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8000cae:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8000cb0:	f000 f8e4 	bl	8000e7c <prvIsQueueEmpty>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d026      	beq.n	8000d08 <xQueueSemaphoreTake+0x1ac>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8000cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d109      	bne.n	8000cd6 <xQueueSemaphoreTake+0x17a>
                    {
                        taskENTER_CRITICAL();
 8000cc2:	f001 fedf 	bl	8002a84 <vPortEnterCritical>
                        {
                            xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8000cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cc8:	689b      	ldr	r3, [r3, #8]
 8000cca:	4618      	mov	r0, r3
 8000ccc:	f001 f8d0 	bl	8001e70 <xTaskPriorityInherit>
 8000cd0:	62b8      	str	r0, [r7, #40]	@ 0x28
                        }
                        taskEXIT_CRITICAL();
 8000cd2:	f001 ff09 	bl	8002ae8 <vPortExitCritical>
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8000cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cd8:	3324      	adds	r3, #36	@ 0x24
 8000cda:	683a      	ldr	r2, [r7, #0]
 8000cdc:	4611      	mov	r1, r2
 8000cde:	4618      	mov	r0, r3
 8000ce0:	f000 fe26 	bl	8001930 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8000ce4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8000ce6:	f000 f877 	bl	8000dd8 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8000cea:	f000 fb85 	bl	80013f8 <xTaskResumeAll>
 8000cee:	4603      	mov	r3, r0
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	f47f af76 	bne.w	8000be2 <xQueueSemaphoreTake+0x86>
                {
                    taskYIELD_WITHIN_API();
 8000cf6:	4b18      	ldr	r3, [pc, #96]	@ (8000d58 <xQueueSemaphoreTake+0x1fc>)
 8000cf8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000cfc:	601a      	str	r2, [r3, #0]
 8000cfe:	f3bf 8f4f 	dsb	sy
 8000d02:	f3bf 8f6f 	isb	sy
 8000d06:	e76c      	b.n	8000be2 <xQueueSemaphoreTake+0x86>
            }
            else
            {
                /* There was no timeout and the semaphore count was not 0, so
                 * attempt to take the semaphore again. */
                prvUnlockQueue( pxQueue );
 8000d08:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8000d0a:	f000 f865 	bl	8000dd8 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8000d0e:	f000 fb73 	bl	80013f8 <xTaskResumeAll>
 8000d12:	e766      	b.n	8000be2 <xQueueSemaphoreTake+0x86>
            }
        }
        else
        {
            /* Timed out. */
            prvUnlockQueue( pxQueue );
 8000d14:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8000d16:	f000 f85f 	bl	8000dd8 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8000d1a:	f000 fb6d 	bl	80013f8 <xTaskResumeAll>

            /* If the semaphore count is 0 exit now as the timeout has
             * expired.  Otherwise return to attempt to take the semaphore that is
             * known to be available.  As semaphores are implemented by queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8000d1e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8000d20:	f000 f8ac 	bl	8000e7c <prvIsQueueEmpty>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	f43f af5b 	beq.w	8000be2 <xQueueSemaphoreTake+0x86>
                #if ( configUSE_MUTEXES == 1 )
                {
                    /* xInheritanceOccurred could only have be set if
                     * pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
                     * test the mutex type again to check it is actually a mutex. */
                    if( xInheritanceOccurred != pdFALSE )
 8000d2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d00d      	beq.n	8000d4e <xQueueSemaphoreTake+0x1f2>
                    {
                        taskENTER_CRITICAL();
 8000d32:	f001 fea7 	bl	8002a84 <vPortEnterCritical>
                            /* This task blocking on the mutex caused another
                             * task to inherit this task's priority.  Now this task
                             * has timed out the priority should be disinherited
                             * again, but only as low as the next highest priority
                             * task that is waiting for the same mutex. */
                            uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8000d36:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8000d38:	f000 f810 	bl	8000d5c <prvGetDisinheritPriorityAfterTimeout>
 8000d3c:	61f8      	str	r0, [r7, #28]
                             * mutex to the ready list for its new priority. Coverity thinks that
                             * it can result in out-of-bounds access which is not true because
                             * uxHighestWaitingPriority, as returned by prvGetDisinheritPriorityAfterTimeout,
                             * is capped at ( configMAX_PRIORITIES - 1 ). */
                            /* coverity[overrun] */
                            vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8000d3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d40:	689b      	ldr	r3, [r3, #8]
 8000d42:	69f9      	ldr	r1, [r7, #28]
 8000d44:	4618      	mov	r0, r3
 8000d46:	f001 f933 	bl	8001fb0 <vTaskPriorityDisinheritAfterTimeout>
                        }
                        taskEXIT_CRITICAL();
 8000d4a:	f001 fecd 	bl	8002ae8 <vPortExitCritical>
                #endif /* configUSE_MUTEXES */

                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueSemaphoreTake( errQUEUE_EMPTY );

                return errQUEUE_EMPTY;
 8000d4e:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 8000d50:	4618      	mov	r0, r3
 8000d52:	3730      	adds	r7, #48	@ 0x30
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	e000ed04 	.word	0xe000ed04

08000d5c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
    {
 8000d5c:	b480      	push	{r7}
 8000d5e:	b085      	sub	sp, #20
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
         * priority, but the waiting task times out, then the holder should
         * disinherit the priority - but only down to the highest priority of any
         * other tasks that are waiting for the same mutex.  For this purpose,
         * return the priority of the highest priority task that is waiting for the
         * mutex. */
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d006      	beq.n	8000d7a <prvGetDisinheritPriorityAfterTimeout+0x1e>
        {
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) ( ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) ) );
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	f1c3 0305 	rsb	r3, r3, #5
 8000d76:	60fb      	str	r3, [r7, #12]
 8000d78:	e001      	b.n	8000d7e <prvGetDisinheritPriorityAfterTimeout+0x22>
        }
        else
        {
            uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	60fb      	str	r3, [r7, #12]
        }

        return uxHighestPriorityOfWaitingTasks;
 8000d7e:	68fb      	ldr	r3, [r7, #12]
    }
 8000d80:	4618      	mov	r0, r3
 8000d82:	3714      	adds	r7, #20
 8000d84:	46bd      	mov	sp, r7
 8000d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8a:	4770      	bx	lr

08000d8c <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
 8000d94:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d018      	beq.n	8000dd0 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	68da      	ldr	r2, [r3, #12]
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000da6:	441a      	add	r2, r3
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail )
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	68da      	ldr	r2, [r3, #12]
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	689b      	ldr	r3, [r3, #8]
 8000db4:	429a      	cmp	r2, r3
 8000db6:	d303      	bcc.n	8000dc0 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681a      	ldr	r2, [r3, #0]
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize );
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	68d9      	ldr	r1, [r3, #12]
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dc8:	461a      	mov	r2, r3
 8000dca:	6838      	ldr	r0, [r7, #0]
 8000dcc:	f004 fe28 	bl	8005a20 <memcpy>
    }
}
 8000dd0:	bf00      	nop
 8000dd2:	3708      	adds	r7, #8
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bd80      	pop	{r7, pc}

08000dd8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b084      	sub	sp, #16
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8000de0:	f001 fe50 	bl	8002a84 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8000dea:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8000dec:	e011      	b.n	8000e12 <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d012      	beq.n	8000e1c <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	3324      	adds	r3, #36	@ 0x24
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	f000 fe04 	bl	8001a08 <xTaskRemoveFromEventList>
 8000e00:	4603      	mov	r3, r0
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d001      	beq.n	8000e0a <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 8000e06:	f000 ff57 	bl	8001cb8 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8000e0a:	7bfb      	ldrb	r3, [r7, #15]
 8000e0c:	3b01      	subs	r3, #1
 8000e0e:	b2db      	uxtb	r3, r3
 8000e10:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8000e12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	dce9      	bgt.n	8000dee <prvUnlockQueue+0x16>
 8000e1a:	e000      	b.n	8000e1e <prvUnlockQueue+0x46>
                    break;
 8000e1c:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	22ff      	movs	r2, #255	@ 0xff
 8000e22:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8000e26:	f001 fe5f 	bl	8002ae8 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8000e2a:	f001 fe2b 	bl	8002a84 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8000e34:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8000e36:	e011      	b.n	8000e5c <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	691b      	ldr	r3, [r3, #16]
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d012      	beq.n	8000e66 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	3310      	adds	r3, #16
 8000e44:	4618      	mov	r0, r3
 8000e46:	f000 fddf 	bl	8001a08 <xTaskRemoveFromEventList>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d001      	beq.n	8000e54 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8000e50:	f000 ff32 	bl	8001cb8 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8000e54:	7bbb      	ldrb	r3, [r7, #14]
 8000e56:	3b01      	subs	r3, #1
 8000e58:	b2db      	uxtb	r3, r3
 8000e5a:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8000e5c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	dce9      	bgt.n	8000e38 <prvUnlockQueue+0x60>
 8000e64:	e000      	b.n	8000e68 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8000e66:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	22ff      	movs	r2, #255	@ 0xff
 8000e6c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 8000e70:	f001 fe3a 	bl	8002ae8 <vPortExitCritical>
}
 8000e74:	bf00      	nop
 8000e76:	3710      	adds	r7, #16
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd80      	pop	{r7, pc}

08000e7c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b084      	sub	sp, #16
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8000e84:	f001 fdfe 	bl	8002a84 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d102      	bne.n	8000e96 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8000e90:	2301      	movs	r3, #1
 8000e92:	60fb      	str	r3, [r7, #12]
 8000e94:	e001      	b.n	8000e9a <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8000e96:	2300      	movs	r3, #0
 8000e98:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8000e9a:	f001 fe25 	bl	8002ae8 <vPortExitCritical>

    return xReturn;
 8000e9e:	68fb      	ldr	r3, [r7, #12]
}
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	3710      	adds	r7, #16
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd80      	pop	{r7, pc}

08000ea8 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName )
    {
 8000ea8:	b480      	push	{r7}
 8000eaa:	b087      	sub	sp, #28
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
 8000eb0:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	613b      	str	r3, [r7, #16]

        traceENTER_vQueueAddToRegistry( xQueue, pcQueueName );

        configASSERT( xQueue );
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d10b      	bne.n	8000ed4 <vQueueAddToRegistry+0x2c>
    __asm volatile
 8000ebc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000ec0:	f383 8811 	msr	BASEPRI, r3
 8000ec4:	f3bf 8f6f 	isb	sy
 8000ec8:	f3bf 8f4f 	dsb	sy
 8000ecc:	60fb      	str	r3, [r7, #12]
}
 8000ece:	bf00      	nop
 8000ed0:	bf00      	nop
 8000ed2:	e7fd      	b.n	8000ed0 <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 8000ed4:	683b      	ldr	r3, [r7, #0]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d024      	beq.n	8000f24 <vQueueAddToRegistry+0x7c>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8000eda:	2300      	movs	r3, #0
 8000edc:	617b      	str	r3, [r7, #20]
 8000ede:	e01e      	b.n	8000f1e <vQueueAddToRegistry+0x76>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8000ee0:	4a18      	ldr	r2, [pc, #96]	@ (8000f44 <vQueueAddToRegistry+0x9c>)
 8000ee2:	697b      	ldr	r3, [r7, #20]
 8000ee4:	00db      	lsls	r3, r3, #3
 8000ee6:	4413      	add	r3, r2
 8000ee8:	685b      	ldr	r3, [r3, #4]
 8000eea:	687a      	ldr	r2, [r7, #4]
 8000eec:	429a      	cmp	r2, r3
 8000eee:	d105      	bne.n	8000efc <vQueueAddToRegistry+0x54>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	00db      	lsls	r3, r3, #3
 8000ef4:	4a13      	ldr	r2, [pc, #76]	@ (8000f44 <vQueueAddToRegistry+0x9c>)
 8000ef6:	4413      	add	r3, r2
 8000ef8:	613b      	str	r3, [r7, #16]
                    break;
 8000efa:	e013      	b.n	8000f24 <vQueueAddToRegistry+0x7c>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8000efc:	693b      	ldr	r3, [r7, #16]
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d10a      	bne.n	8000f18 <vQueueAddToRegistry+0x70>
 8000f02:	4a10      	ldr	r2, [pc, #64]	@ (8000f44 <vQueueAddToRegistry+0x9c>)
 8000f04:	697b      	ldr	r3, [r7, #20]
 8000f06:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d104      	bne.n	8000f18 <vQueueAddToRegistry+0x70>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8000f0e:	697b      	ldr	r3, [r7, #20]
 8000f10:	00db      	lsls	r3, r3, #3
 8000f12:	4a0c      	ldr	r2, [pc, #48]	@ (8000f44 <vQueueAddToRegistry+0x9c>)
 8000f14:	4413      	add	r3, r2
 8000f16:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8000f18:	697b      	ldr	r3, [r7, #20]
 8000f1a:	3301      	adds	r3, #1
 8000f1c:	617b      	str	r3, [r7, #20]
 8000f1e:	697b      	ldr	r3, [r7, #20]
 8000f20:	2b07      	cmp	r3, #7
 8000f22:	d9dd      	bls.n	8000ee0 <vQueueAddToRegistry+0x38>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8000f24:	693b      	ldr	r3, [r7, #16]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d005      	beq.n	8000f36 <vQueueAddToRegistry+0x8e>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8000f2a:	693b      	ldr	r3, [r7, #16]
 8000f2c:	683a      	ldr	r2, [r7, #0]
 8000f2e:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8000f30:	693b      	ldr	r3, [r7, #16]
 8000f32:	687a      	ldr	r2, [r7, #4]
 8000f34:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }

        traceRETURN_vQueueAddToRegistry();
    }
 8000f36:	bf00      	nop
 8000f38:	371c      	adds	r7, #28
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop
 8000f44:	20000030 	.word	0x20000030

08000f48 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b086      	sub	sp, #24
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	60f8      	str	r0, [r7, #12]
 8000f50:	60b9      	str	r1, [r7, #8]
 8000f52:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8000f54:	68fb      	ldr	r3, [r7, #12]
 8000f56:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8000f58:	f001 fd94 	bl	8002a84 <vPortEnterCritical>
 8000f5c:	697b      	ldr	r3, [r7, #20]
 8000f5e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8000f62:	b25b      	sxtb	r3, r3
 8000f64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f68:	d103      	bne.n	8000f72 <vQueueWaitForMessageRestricted+0x2a>
 8000f6a:	697b      	ldr	r3, [r7, #20]
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8000f72:	697b      	ldr	r3, [r7, #20]
 8000f74:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8000f78:	b25b      	sxtb	r3, r3
 8000f7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f7e:	d103      	bne.n	8000f88 <vQueueWaitForMessageRestricted+0x40>
 8000f80:	697b      	ldr	r3, [r7, #20]
 8000f82:	2200      	movs	r2, #0
 8000f84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8000f88:	f001 fdae 	bl	8002ae8 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8000f8c:	697b      	ldr	r3, [r7, #20]
 8000f8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d106      	bne.n	8000fa2 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8000f94:	697b      	ldr	r3, [r7, #20]
 8000f96:	3324      	adds	r3, #36	@ 0x24
 8000f98:	687a      	ldr	r2, [r7, #4]
 8000f9a:	68b9      	ldr	r1, [r7, #8]
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f000 fced 	bl	800197c <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8000fa2:	6978      	ldr	r0, [r7, #20]
 8000fa4:	f7ff ff18 	bl	8000dd8 <prvUnlockQueue>

        traceRETURN_vQueueWaitForMessageRestricted();
    }
 8000fa8:	bf00      	nop
 8000faa:	3718      	adds	r7, #24
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bd80      	pop	{r7, pc}

08000fb0 <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b08a      	sub	sp, #40	@ 0x28
 8000fb4:	af04      	add	r7, sp, #16
 8000fb6:	60f8      	str	r0, [r7, #12]
 8000fb8:	60b9      	str	r1, [r7, #8]
 8000fba:	607a      	str	r2, [r7, #4]
 8000fbc:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	009b      	lsls	r3, r3, #2
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f001 fe84 	bl	8002cd0 <pvPortMalloc>
 8000fc8:	6138      	str	r0, [r7, #16]

            if( pxStack != NULL )
 8000fca:	693b      	ldr	r3, [r7, #16]
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d013      	beq.n	8000ff8 <prvCreateTask+0x48>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 8000fd0:	2058      	movs	r0, #88	@ 0x58
 8000fd2:	f001 fe7d 	bl	8002cd0 <pvPortMalloc>
 8000fd6:	6178      	str	r0, [r7, #20]

                if( pxNewTCB != NULL )
 8000fd8:	697b      	ldr	r3, [r7, #20]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d008      	beq.n	8000ff0 <prvCreateTask+0x40>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8000fde:	2258      	movs	r2, #88	@ 0x58
 8000fe0:	2100      	movs	r1, #0
 8000fe2:	6978      	ldr	r0, [r7, #20]
 8000fe4:	f004 fcf0 	bl	80059c8 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8000fe8:	697b      	ldr	r3, [r7, #20]
 8000fea:	693a      	ldr	r2, [r7, #16]
 8000fec:	631a      	str	r2, [r3, #48]	@ 0x30
 8000fee:	e005      	b.n	8000ffc <prvCreateTask+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8000ff0:	6938      	ldr	r0, [r7, #16]
 8000ff2:	f001 ff9f 	bl	8002f34 <vPortFree>
 8000ff6:	e001      	b.n	8000ffc <prvCreateTask+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8000ffc:	697b      	ldr	r3, [r7, #20]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d00d      	beq.n	800101e <prvCreateTask+0x6e>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8001002:	2300      	movs	r3, #0
 8001004:	9303      	str	r3, [sp, #12]
 8001006:	697b      	ldr	r3, [r7, #20]
 8001008:	9302      	str	r3, [sp, #8]
 800100a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800100c:	9301      	str	r3, [sp, #4]
 800100e:	6a3b      	ldr	r3, [r7, #32]
 8001010:	9300      	str	r3, [sp, #0]
 8001012:	683b      	ldr	r3, [r7, #0]
 8001014:	687a      	ldr	r2, [r7, #4]
 8001016:	68b9      	ldr	r1, [r7, #8]
 8001018:	68f8      	ldr	r0, [r7, #12]
 800101a:	f000 f828 	bl	800106e <prvInitialiseNewTask>
        }

        return pxNewTCB;
 800101e:	697b      	ldr	r3, [r7, #20]
    }
 8001020:	4618      	mov	r0, r3
 8001022:	3718      	adds	r7, #24
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}

08001028 <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8001028:	b580      	push	{r7, lr}
 800102a:	b088      	sub	sp, #32
 800102c:	af02      	add	r7, sp, #8
 800102e:	60f8      	str	r0, [r7, #12]
 8001030:	60b9      	str	r1, [r7, #8]
 8001032:	607a      	str	r2, [r7, #4]
 8001034:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 8001036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001038:	9301      	str	r3, [sp, #4]
 800103a:	6a3b      	ldr	r3, [r7, #32]
 800103c:	9300      	str	r3, [sp, #0]
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	687a      	ldr	r2, [r7, #4]
 8001042:	68b9      	ldr	r1, [r7, #8]
 8001044:	68f8      	ldr	r0, [r7, #12]
 8001046:	f7ff ffb3 	bl	8000fb0 <prvCreateTask>
 800104a:	6138      	str	r0, [r7, #16]

        if( pxNewTCB != NULL )
 800104c:	693b      	ldr	r3, [r7, #16]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d005      	beq.n	800105e <xTaskCreate+0x36>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 8001052:	6938      	ldr	r0, [r7, #16]
 8001054:	f000 f89c 	bl	8001190 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8001058:	2301      	movs	r3, #1
 800105a:	617b      	str	r3, [r7, #20]
 800105c:	e002      	b.n	8001064 <xTaskCreate+0x3c>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800105e:	f04f 33ff 	mov.w	r3, #4294967295
 8001062:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );

        return xReturn;
 8001064:	697b      	ldr	r3, [r7, #20]
    }
 8001066:	4618      	mov	r0, r3
 8001068:	3718      	adds	r7, #24
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}

0800106e <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 800106e:	b580      	push	{r7, lr}
 8001070:	b088      	sub	sp, #32
 8001072:	af00      	add	r7, sp, #0
 8001074:	60f8      	str	r0, [r7, #12]
 8001076:	60b9      	str	r1, [r7, #8]
 8001078:	607a      	str	r2, [r7, #4]
 800107a:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 800107c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800107e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	009b      	lsls	r3, r3, #2
 8001084:	461a      	mov	r2, r3
 8001086:	21a5      	movs	r1, #165	@ 0xa5
 8001088:	f004 fc9e 	bl	80059c8 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 800108c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800108e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8001096:	3b01      	subs	r3, #1
 8001098:	009b      	lsls	r3, r3, #2
 800109a:	4413      	add	r3, r2
 800109c:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 800109e:	69bb      	ldr	r3, [r7, #24]
 80010a0:	f023 0307 	bic.w	r3, r3, #7
 80010a4:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0U ) );
 80010a6:	69bb      	ldr	r3, [r7, #24]
 80010a8:	f003 0307 	and.w	r3, r3, #7
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d00b      	beq.n	80010c8 <prvInitialiseNewTask+0x5a>
    __asm volatile
 80010b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80010b4:	f383 8811 	msr	BASEPRI, r3
 80010b8:	f3bf 8f6f 	isb	sy
 80010bc:	f3bf 8f4f 	dsb	sy
 80010c0:	617b      	str	r3, [r7, #20]
}
 80010c2:	bf00      	nop
 80010c4:	bf00      	nop
 80010c6:	e7fd      	b.n	80010c4 <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80010c8:	68bb      	ldr	r3, [r7, #8]
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d01e      	beq.n	800110c <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80010ce:	2300      	movs	r3, #0
 80010d0:	61fb      	str	r3, [r7, #28]
 80010d2:	e012      	b.n	80010fa <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80010d4:	68ba      	ldr	r2, [r7, #8]
 80010d6:	69fb      	ldr	r3, [r7, #28]
 80010d8:	4413      	add	r3, r2
 80010da:	7819      	ldrb	r1, [r3, #0]
 80010dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80010de:	69fb      	ldr	r3, [r7, #28]
 80010e0:	4413      	add	r3, r2
 80010e2:	3334      	adds	r3, #52	@ 0x34
 80010e4:	460a      	mov	r2, r1
 80010e6:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 80010e8:	68ba      	ldr	r2, [r7, #8]
 80010ea:	69fb      	ldr	r3, [r7, #28]
 80010ec:	4413      	add	r3, r2
 80010ee:	781b      	ldrb	r3, [r3, #0]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d006      	beq.n	8001102 <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80010f4:	69fb      	ldr	r3, [r7, #28]
 80010f6:	3301      	adds	r3, #1
 80010f8:	61fb      	str	r3, [r7, #28]
 80010fa:	69fb      	ldr	r3, [r7, #28]
 80010fc:	2b09      	cmp	r3, #9
 80010fe:	d9e9      	bls.n	80010d4 <prvInitialiseNewTask+0x66>
 8001100:	e000      	b.n	8001104 <prvInitialiseNewTask+0x96>
            {
                break;
 8001102:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 8001104:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001106:	2200      	movs	r2, #0
 8001108:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 800110c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800110e:	2b04      	cmp	r3, #4
 8001110:	d90b      	bls.n	800112a <prvInitialiseNewTask+0xbc>
    __asm volatile
 8001112:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001116:	f383 8811 	msr	BASEPRI, r3
 800111a:	f3bf 8f6f 	isb	sy
 800111e:	f3bf 8f4f 	dsb	sy
 8001122:	613b      	str	r3, [r7, #16]
}
 8001124:	bf00      	nop
 8001126:	bf00      	nop
 8001128:	e7fd      	b.n	8001126 <prvInitialiseNewTask+0xb8>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800112a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800112c:	2b04      	cmp	r3, #4
 800112e:	d901      	bls.n	8001134 <prvInitialiseNewTask+0xc6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8001130:	2304      	movs	r3, #4
 8001132:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8001134:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001136:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001138:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 800113a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800113c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800113e:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001140:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001142:	3304      	adds	r3, #4
 8001144:	4618      	mov	r0, r3
 8001146:	f7ff f9db 	bl	8000500 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800114a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800114c:	3318      	adds	r3, #24
 800114e:	4618      	mov	r0, r3
 8001150:	f7ff f9d6 	bl	8000500 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001154:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001156:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001158:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 800115a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800115c:	f1c3 0205 	rsb	r2, r3, #5
 8001160:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001162:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8001164:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001166:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001168:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800116a:	683a      	ldr	r2, [r7, #0]
 800116c:	68f9      	ldr	r1, [r7, #12]
 800116e:	69b8      	ldr	r0, [r7, #24]
 8001170:	f001 fb06 	bl	8002780 <pxPortInitialiseStack>
 8001174:	4602      	mov	r2, r0
 8001176:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001178:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 800117a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800117c:	2b00      	cmp	r3, #0
 800117e:	d002      	beq.n	8001186 <prvInitialiseNewTask+0x118>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8001180:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001182:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001184:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8001186:	bf00      	nop
 8001188:	3720      	adds	r7, #32
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
	...

08001190 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 8001190:	b580      	push	{r7, lr}
 8001192:	b084      	sub	sp, #16
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 8001198:	f001 fc74 	bl	8002a84 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 800119c:	4b41      	ldr	r3, [pc, #260]	@ (80012a4 <prvAddNewTaskToReadyList+0x114>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	3301      	adds	r3, #1
 80011a2:	4a40      	ldr	r2, [pc, #256]	@ (80012a4 <prvAddNewTaskToReadyList+0x114>)
 80011a4:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 80011a6:	4b40      	ldr	r3, [pc, #256]	@ (80012a8 <prvAddNewTaskToReadyList+0x118>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d109      	bne.n	80011c2 <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 80011ae:	4a3e      	ldr	r2, [pc, #248]	@ (80012a8 <prvAddNewTaskToReadyList+0x118>)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	6013      	str	r3, [r2, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80011b4:	4b3b      	ldr	r3, [pc, #236]	@ (80012a4 <prvAddNewTaskToReadyList+0x114>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	2b01      	cmp	r3, #1
 80011ba:	d110      	bne.n	80011de <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 80011bc:	f000 fda0 	bl	8001d00 <prvInitialiseTaskLists>
 80011c0:	e00d      	b.n	80011de <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 80011c2:	4b3a      	ldr	r3, [pc, #232]	@ (80012ac <prvAddNewTaskToReadyList+0x11c>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d109      	bne.n	80011de <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80011ca:	4b37      	ldr	r3, [pc, #220]	@ (80012a8 <prvAddNewTaskToReadyList+0x118>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011d4:	429a      	cmp	r2, r3
 80011d6:	d802      	bhi.n	80011de <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 80011d8:	4a33      	ldr	r2, [pc, #204]	@ (80012a8 <prvAddNewTaskToReadyList+0x118>)
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	6013      	str	r3, [r2, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 80011de:	4b34      	ldr	r3, [pc, #208]	@ (80012b0 <prvAddNewTaskToReadyList+0x120>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	3301      	adds	r3, #1
 80011e4:	4a32      	ldr	r2, [pc, #200]	@ (80012b0 <prvAddNewTaskToReadyList+0x120>)
 80011e6:	6013      	str	r3, [r2, #0]

            #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 80011e8:	4b31      	ldr	r3, [pc, #196]	@ (80012b0 <prvAddNewTaskToReadyList+0x120>)
 80011ea:	681a      	ldr	r2, [r3, #0]
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	641a      	str	r2, [r3, #64]	@ 0x40
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );

            prvAddTaskToReadyList( pxNewTCB );
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011f4:	2201      	movs	r2, #1
 80011f6:	409a      	lsls	r2, r3
 80011f8:	4b2e      	ldr	r3, [pc, #184]	@ (80012b4 <prvAddNewTaskToReadyList+0x124>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4313      	orrs	r3, r2
 80011fe:	4a2d      	ldr	r2, [pc, #180]	@ (80012b4 <prvAddNewTaskToReadyList+0x124>)
 8001200:	6013      	str	r3, [r2, #0]
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001206:	492c      	ldr	r1, [pc, #176]	@ (80012b8 <prvAddNewTaskToReadyList+0x128>)
 8001208:	4613      	mov	r3, r2
 800120a:	009b      	lsls	r3, r3, #2
 800120c:	4413      	add	r3, r2
 800120e:	009b      	lsls	r3, r3, #2
 8001210:	440b      	add	r3, r1
 8001212:	3304      	adds	r3, #4
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	60fb      	str	r3, [r7, #12]
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	68fa      	ldr	r2, [r7, #12]
 800121c:	609a      	str	r2, [r3, #8]
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	689a      	ldr	r2, [r3, #8]
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	60da      	str	r2, [r3, #12]
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	689b      	ldr	r3, [r3, #8]
 800122a:	687a      	ldr	r2, [r7, #4]
 800122c:	3204      	adds	r2, #4
 800122e:	605a      	str	r2, [r3, #4]
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	1d1a      	adds	r2, r3, #4
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	609a      	str	r2, [r3, #8]
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800123c:	4613      	mov	r3, r2
 800123e:	009b      	lsls	r3, r3, #2
 8001240:	4413      	add	r3, r2
 8001242:	009b      	lsls	r3, r3, #2
 8001244:	4a1c      	ldr	r2, [pc, #112]	@ (80012b8 <prvAddNewTaskToReadyList+0x128>)
 8001246:	441a      	add	r2, r3
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	615a      	str	r2, [r3, #20]
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001250:	4919      	ldr	r1, [pc, #100]	@ (80012b8 <prvAddNewTaskToReadyList+0x128>)
 8001252:	4613      	mov	r3, r2
 8001254:	009b      	lsls	r3, r3, #2
 8001256:	4413      	add	r3, r2
 8001258:	009b      	lsls	r3, r3, #2
 800125a:	440b      	add	r3, r1
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	687a      	ldr	r2, [r7, #4]
 8001260:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001262:	1c59      	adds	r1, r3, #1
 8001264:	4814      	ldr	r0, [pc, #80]	@ (80012b8 <prvAddNewTaskToReadyList+0x128>)
 8001266:	4613      	mov	r3, r2
 8001268:	009b      	lsls	r3, r3, #2
 800126a:	4413      	add	r3, r2
 800126c:	009b      	lsls	r3, r3, #2
 800126e:	4403      	add	r3, r0
 8001270:	6019      	str	r1, [r3, #0]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 8001272:	f001 fc39 	bl	8002ae8 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 8001276:	4b0d      	ldr	r3, [pc, #52]	@ (80012ac <prvAddNewTaskToReadyList+0x11c>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	2b00      	cmp	r3, #0
 800127c:	d00e      	beq.n	800129c <prvAddNewTaskToReadyList+0x10c>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 800127e:	4b0a      	ldr	r3, [pc, #40]	@ (80012a8 <prvAddNewTaskToReadyList+0x118>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001288:	429a      	cmp	r2, r3
 800128a:	d207      	bcs.n	800129c <prvAddNewTaskToReadyList+0x10c>
 800128c:	4b0b      	ldr	r3, [pc, #44]	@ (80012bc <prvAddNewTaskToReadyList+0x12c>)
 800128e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001292:	601a      	str	r2, [r3, #0]
 8001294:	f3bf 8f4f 	dsb	sy
 8001298:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 800129c:	bf00      	nop
 800129e:	3710      	adds	r7, #16
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}
 80012a4:	20000148 	.word	0x20000148
 80012a8:	20000070 	.word	0x20000070
 80012ac:	20000154 	.word	0x20000154
 80012b0:	20000164 	.word	0x20000164
 80012b4:	20000150 	.word	0x20000150
 80012b8:	20000074 	.word	0x20000074
 80012bc:	e000ed04 	.word	0xe000ed04

080012c0 <prvCreateIdleTasks>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

static BaseType_t prvCreateIdleTasks( void )
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b08a      	sub	sp, #40	@ 0x28
 80012c4:	af02      	add	r7, sp, #8
    BaseType_t xReturn = pdPASS;
 80012c6:	2301      	movs	r3, #1
 80012c8:	61fb      	str	r3, [r7, #28]
    BaseType_t xCoreID;
    char cIdleName[ configMAX_TASK_NAME_LEN ];
    TaskFunction_t pxIdleTaskFunction = NULL;
 80012ca:	2300      	movs	r3, #0
 80012cc:	613b      	str	r3, [r7, #16]
    BaseType_t xIdleTaskNameIndex;

    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 80012ce:	2300      	movs	r3, #0
 80012d0:	617b      	str	r3, [r7, #20]
 80012d2:	e011      	b.n	80012f8 <prvCreateIdleTasks+0x38>
    {
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 80012d4:	4a1c      	ldr	r2, [pc, #112]	@ (8001348 <prvCreateIdleTasks+0x88>)
 80012d6:	697b      	ldr	r3, [r7, #20]
 80012d8:	4413      	add	r3, r2
 80012da:	7819      	ldrb	r1, [r3, #0]
 80012dc:	1d3a      	adds	r2, r7, #4
 80012de:	697b      	ldr	r3, [r7, #20]
 80012e0:	4413      	add	r3, r2
 80012e2:	460a      	mov	r2, r1
 80012e4:	701a      	strb	r2, [r3, #0]

        /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
         * configMAX_TASK_NAME_LEN characters just in case the memory after the
         * string is not accessible (extremely unlikely). */
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 80012e6:	1d3a      	adds	r2, r7, #4
 80012e8:	697b      	ldr	r3, [r7, #20]
 80012ea:	4413      	add	r3, r2
 80012ec:	781b      	ldrb	r3, [r3, #0]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d006      	beq.n	8001300 <prvCreateIdleTasks+0x40>
    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 80012f2:	697b      	ldr	r3, [r7, #20]
 80012f4:	3301      	adds	r3, #1
 80012f6:	617b      	str	r3, [r7, #20]
 80012f8:	697b      	ldr	r3, [r7, #20]
 80012fa:	2b09      	cmp	r3, #9
 80012fc:	ddea      	ble.n	80012d4 <prvCreateIdleTasks+0x14>
 80012fe:	e000      	b.n	8001302 <prvCreateIdleTasks+0x42>
        {
            break;
 8001300:	bf00      	nop
            mtCOVERAGE_TEST_MARKER();
        }
    }

    /* Add each idle task at the lowest priority. */
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8001302:	2300      	movs	r3, #0
 8001304:	61bb      	str	r3, [r7, #24]
 8001306:	e015      	b.n	8001334 <prvCreateIdleTasks+0x74>
    {
        #if ( configNUMBER_OF_CORES == 1 )
        {
            pxIdleTaskFunction = prvIdleTask;
 8001308:	4b10      	ldr	r3, [pc, #64]	@ (800134c <prvCreateIdleTasks+0x8c>)
 800130a:	613b      	str	r3, [r7, #16]
            }
        }
        #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( pxIdleTaskFunction,
 800130c:	69bb      	ldr	r3, [r7, #24]
 800130e:	009b      	lsls	r3, r3, #2
 8001310:	4a0f      	ldr	r2, [pc, #60]	@ (8001350 <prvCreateIdleTasks+0x90>)
 8001312:	4413      	add	r3, r2
 8001314:	1d39      	adds	r1, r7, #4
 8001316:	9301      	str	r3, [sp, #4]
 8001318:	2300      	movs	r3, #0
 800131a:	9300      	str	r3, [sp, #0]
 800131c:	2300      	movs	r3, #0
 800131e:	2282      	movs	r2, #130	@ 0x82
 8001320:	6938      	ldr	r0, [r7, #16]
 8001322:	f7ff fe81 	bl	8001028 <xTaskCreate>
 8001326:	61f8      	str	r0, [r7, #28]
                                   &xIdleTaskHandles[ xCoreID ] );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        /* Break the loop if any of the idle task is failed to be created. */
        if( xReturn == pdFAIL )
 8001328:	69fb      	ldr	r3, [r7, #28]
 800132a:	2b00      	cmp	r3, #0
 800132c:	d006      	beq.n	800133c <prvCreateIdleTasks+0x7c>
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 800132e:	69bb      	ldr	r3, [r7, #24]
 8001330:	3301      	adds	r3, #1
 8001332:	61bb      	str	r3, [r7, #24]
 8001334:	69bb      	ldr	r3, [r7, #24]
 8001336:	2b00      	cmp	r3, #0
 8001338:	dde6      	ble.n	8001308 <prvCreateIdleTasks+0x48>
 800133a:	e000      	b.n	800133e <prvCreateIdleTasks+0x7e>
        {
            break;
 800133c:	bf00      	nop
            }
            #endif
        }
    }

    return xReturn;
 800133e:	69fb      	ldr	r3, [r7, #28]
}
 8001340:	4618      	mov	r0, r3
 8001342:	3720      	adds	r7, #32
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}
 8001348:	08005a54 	.word	0x08005a54
 800134c:	08001cd1 	.word	0x08001cd1
 8001350:	2000016c 	.word	0x2000016c

08001354 <vTaskStartScheduler>:

/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b084      	sub	sp, #16
 8001358:	af00      	add	r7, sp, #0
         * the number of bits as confNUMBER_OF_CORES. */
        configASSERT( ( sizeof( UBaseType_t ) * taskBITS_PER_BYTE ) >= configNUMBER_OF_CORES );
    }
    #endif /* #if ( configUSE_CORE_AFFINITY == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    xReturn = prvCreateIdleTasks();
 800135a:	f7ff ffb1 	bl	80012c0 <prvCreateIdleTasks>
 800135e:	60f8      	str	r0, [r7, #12]

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	2b01      	cmp	r3, #1
 8001364:	d102      	bne.n	800136c <vTaskStartScheduler+0x18>
        {
            xReturn = xTimerCreateTimerTask();
 8001366:	f000 ff79 	bl	800225c <xTimerCreateTimerTask>
 800136a:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	2b01      	cmp	r3, #1
 8001370:	d116      	bne.n	80013a0 <vTaskStartScheduler+0x4c>
    __asm volatile
 8001372:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001376:	f383 8811 	msr	BASEPRI, r3
 800137a:	f3bf 8f6f 	isb	sy
 800137e:	f3bf 8f4f 	dsb	sy
 8001382:	60bb      	str	r3, [r7, #8]
}
 8001384:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8001386:	4b11      	ldr	r3, [pc, #68]	@ (80013cc <vTaskStartScheduler+0x78>)
 8001388:	f04f 32ff 	mov.w	r2, #4294967295
 800138c:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 800138e:	4b10      	ldr	r3, [pc, #64]	@ (80013d0 <vTaskStartScheduler+0x7c>)
 8001390:	2201      	movs	r2, #1
 8001392:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8001394:	4b0f      	ldr	r3, [pc, #60]	@ (80013d4 <vTaskStartScheduler+0x80>)
 8001396:	2200      	movs	r2, #0
 8001398:	601a      	str	r2, [r3, #0]
        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        /* The return value for xPortStartScheduler is not required
         * hence using a void datatype. */
        ( void ) xPortStartScheduler();
 800139a:	f001 fa83 	bl	80028a4 <xPortStartScheduler>
 800139e:	e00f      	b.n	80013c0 <vTaskStartScheduler+0x6c>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013a6:	d10b      	bne.n	80013c0 <vTaskStartScheduler+0x6c>
    __asm volatile
 80013a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80013ac:	f383 8811 	msr	BASEPRI, r3
 80013b0:	f3bf 8f6f 	isb	sy
 80013b4:	f3bf 8f4f 	dsb	sy
 80013b8:	607b      	str	r3, [r7, #4]
}
 80013ba:	bf00      	nop
 80013bc:	bf00      	nop
 80013be:	e7fd      	b.n	80013bc <vTaskStartScheduler+0x68>
     * meaning xIdleTaskHandles are not used anywhere else. */
    ( void ) xIdleTaskHandles;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 80013c0:	4b05      	ldr	r3, [pc, #20]	@ (80013d8 <vTaskStartScheduler+0x84>)
 80013c2:	681b      	ldr	r3, [r3, #0]

    traceRETURN_vTaskStartScheduler();
}
 80013c4:	bf00      	nop
 80013c6:	3710      	adds	r7, #16
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	20000168 	.word	0x20000168
 80013d0:	20000154 	.word	0x20000154
 80013d4:	2000014c 	.word	0x2000014c
 80013d8:	20000000 	.word	0x20000000

080013dc <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80013dc:	b480      	push	{r7}
 80013de:	af00      	add	r7, sp, #0
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 80013e0:	4b04      	ldr	r3, [pc, #16]	@ (80013f4 <vTaskSuspendAll+0x18>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	3301      	adds	r3, #1
 80013e6:	4a03      	ldr	r2, [pc, #12]	@ (80013f4 <vTaskSuspendAll+0x18>)
 80013e8:	6013      	str	r3, [r2, #0]
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
}
 80013ea:	bf00      	nop
 80013ec:	46bd      	mov	sp, r7
 80013ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f2:	4770      	bx	lr
 80013f4:	20000170 	.word	0x20000170

080013f8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b088      	sub	sp, #32
 80013fc:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 80013fe:	2300      	movs	r3, #0
 8001400:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8001402:	2300      	movs	r3, #0
 8001404:	61bb      	str	r3, [r7, #24]
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 8001406:	f001 fb3d 	bl	8002a84 <vPortEnterCritical>
        {
            BaseType_t xCoreID;
            xCoreID = ( BaseType_t ) portGET_CORE_ID();
 800140a:	2300      	movs	r3, #0
 800140c:	613b      	str	r3, [r7, #16]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );
 800140e:	4b75      	ldr	r3, [pc, #468]	@ (80015e4 <xTaskResumeAll+0x1ec>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	2b00      	cmp	r3, #0
 8001414:	d10b      	bne.n	800142e <xTaskResumeAll+0x36>
    __asm volatile
 8001416:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800141a:	f383 8811 	msr	BASEPRI, r3
 800141e:	f3bf 8f6f 	isb	sy
 8001422:	f3bf 8f4f 	dsb	sy
 8001426:	603b      	str	r3, [r7, #0]
}
 8001428:	bf00      	nop
 800142a:	bf00      	nop
 800142c:	e7fd      	b.n	800142a <xTaskResumeAll+0x32>

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 800142e:	4b6d      	ldr	r3, [pc, #436]	@ (80015e4 <xTaskResumeAll+0x1ec>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	3b01      	subs	r3, #1
 8001434:	4a6b      	ldr	r2, [pc, #428]	@ (80015e4 <xTaskResumeAll+0x1ec>)
 8001436:	6013      	str	r3, [r2, #0]
            portRELEASE_TASK_LOCK();

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8001438:	4b6a      	ldr	r3, [pc, #424]	@ (80015e4 <xTaskResumeAll+0x1ec>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	2b00      	cmp	r3, #0
 800143e:	f040 80ca 	bne.w	80015d6 <xTaskResumeAll+0x1de>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8001442:	4b69      	ldr	r3, [pc, #420]	@ (80015e8 <xTaskResumeAll+0x1f0>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	2b00      	cmp	r3, #0
 8001448:	f000 80c5 	beq.w	80015d6 <xTaskResumeAll+0x1de>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800144c:	e08e      	b.n	800156c <xTaskResumeAll+0x174>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800144e:	4b67      	ldr	r3, [pc, #412]	@ (80015ec <xTaskResumeAll+0x1f4>)
 8001450:	68db      	ldr	r3, [r3, #12]
 8001452:	68db      	ldr	r3, [r3, #12]
 8001454:	61fb      	str	r3, [r7, #28]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8001456:	69fb      	ldr	r3, [r7, #28]
 8001458:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800145a:	60fb      	str	r3, [r7, #12]
 800145c:	69fb      	ldr	r3, [r7, #28]
 800145e:	69db      	ldr	r3, [r3, #28]
 8001460:	69fa      	ldr	r2, [r7, #28]
 8001462:	6a12      	ldr	r2, [r2, #32]
 8001464:	609a      	str	r2, [r3, #8]
 8001466:	69fb      	ldr	r3, [r7, #28]
 8001468:	6a1b      	ldr	r3, [r3, #32]
 800146a:	69fa      	ldr	r2, [r7, #28]
 800146c:	69d2      	ldr	r2, [r2, #28]
 800146e:	605a      	str	r2, [r3, #4]
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	685a      	ldr	r2, [r3, #4]
 8001474:	69fb      	ldr	r3, [r7, #28]
 8001476:	3318      	adds	r3, #24
 8001478:	429a      	cmp	r2, r3
 800147a:	d103      	bne.n	8001484 <xTaskResumeAll+0x8c>
 800147c:	69fb      	ldr	r3, [r7, #28]
 800147e:	6a1a      	ldr	r2, [r3, #32]
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	605a      	str	r2, [r3, #4]
 8001484:	69fb      	ldr	r3, [r7, #28]
 8001486:	2200      	movs	r2, #0
 8001488:	629a      	str	r2, [r3, #40]	@ 0x28
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	1e5a      	subs	r2, r3, #1
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8001494:	69fb      	ldr	r3, [r7, #28]
 8001496:	695b      	ldr	r3, [r3, #20]
 8001498:	60bb      	str	r3, [r7, #8]
 800149a:	69fb      	ldr	r3, [r7, #28]
 800149c:	689b      	ldr	r3, [r3, #8]
 800149e:	69fa      	ldr	r2, [r7, #28]
 80014a0:	68d2      	ldr	r2, [r2, #12]
 80014a2:	609a      	str	r2, [r3, #8]
 80014a4:	69fb      	ldr	r3, [r7, #28]
 80014a6:	68db      	ldr	r3, [r3, #12]
 80014a8:	69fa      	ldr	r2, [r7, #28]
 80014aa:	6892      	ldr	r2, [r2, #8]
 80014ac:	605a      	str	r2, [r3, #4]
 80014ae:	68bb      	ldr	r3, [r7, #8]
 80014b0:	685a      	ldr	r2, [r3, #4]
 80014b2:	69fb      	ldr	r3, [r7, #28]
 80014b4:	3304      	adds	r3, #4
 80014b6:	429a      	cmp	r2, r3
 80014b8:	d103      	bne.n	80014c2 <xTaskResumeAll+0xca>
 80014ba:	69fb      	ldr	r3, [r7, #28]
 80014bc:	68da      	ldr	r2, [r3, #12]
 80014be:	68bb      	ldr	r3, [r7, #8]
 80014c0:	605a      	str	r2, [r3, #4]
 80014c2:	69fb      	ldr	r3, [r7, #28]
 80014c4:	2200      	movs	r2, #0
 80014c6:	615a      	str	r2, [r3, #20]
 80014c8:	68bb      	ldr	r3, [r7, #8]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	1e5a      	subs	r2, r3, #1
 80014ce:	68bb      	ldr	r3, [r7, #8]
 80014d0:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 80014d2:	69fb      	ldr	r3, [r7, #28]
 80014d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014d6:	2201      	movs	r2, #1
 80014d8:	409a      	lsls	r2, r3
 80014da:	4b45      	ldr	r3, [pc, #276]	@ (80015f0 <xTaskResumeAll+0x1f8>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	4313      	orrs	r3, r2
 80014e0:	4a43      	ldr	r2, [pc, #268]	@ (80015f0 <xTaskResumeAll+0x1f8>)
 80014e2:	6013      	str	r3, [r2, #0]
 80014e4:	69fb      	ldr	r3, [r7, #28]
 80014e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80014e8:	4942      	ldr	r1, [pc, #264]	@ (80015f4 <xTaskResumeAll+0x1fc>)
 80014ea:	4613      	mov	r3, r2
 80014ec:	009b      	lsls	r3, r3, #2
 80014ee:	4413      	add	r3, r2
 80014f0:	009b      	lsls	r3, r3, #2
 80014f2:	440b      	add	r3, r1
 80014f4:	3304      	adds	r3, #4
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	607b      	str	r3, [r7, #4]
 80014fa:	69fb      	ldr	r3, [r7, #28]
 80014fc:	687a      	ldr	r2, [r7, #4]
 80014fe:	609a      	str	r2, [r3, #8]
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	689a      	ldr	r2, [r3, #8]
 8001504:	69fb      	ldr	r3, [r7, #28]
 8001506:	60da      	str	r2, [r3, #12]
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	689b      	ldr	r3, [r3, #8]
 800150c:	69fa      	ldr	r2, [r7, #28]
 800150e:	3204      	adds	r2, #4
 8001510:	605a      	str	r2, [r3, #4]
 8001512:	69fb      	ldr	r3, [r7, #28]
 8001514:	1d1a      	adds	r2, r3, #4
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	609a      	str	r2, [r3, #8]
 800151a:	69fb      	ldr	r3, [r7, #28]
 800151c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800151e:	4613      	mov	r3, r2
 8001520:	009b      	lsls	r3, r3, #2
 8001522:	4413      	add	r3, r2
 8001524:	009b      	lsls	r3, r3, #2
 8001526:	4a33      	ldr	r2, [pc, #204]	@ (80015f4 <xTaskResumeAll+0x1fc>)
 8001528:	441a      	add	r2, r3
 800152a:	69fb      	ldr	r3, [r7, #28]
 800152c:	615a      	str	r2, [r3, #20]
 800152e:	69fb      	ldr	r3, [r7, #28]
 8001530:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001532:	4930      	ldr	r1, [pc, #192]	@ (80015f4 <xTaskResumeAll+0x1fc>)
 8001534:	4613      	mov	r3, r2
 8001536:	009b      	lsls	r3, r3, #2
 8001538:	4413      	add	r3, r2
 800153a:	009b      	lsls	r3, r3, #2
 800153c:	440b      	add	r3, r1
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	69fa      	ldr	r2, [r7, #28]
 8001542:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001544:	1c59      	adds	r1, r3, #1
 8001546:	482b      	ldr	r0, [pc, #172]	@ (80015f4 <xTaskResumeAll+0x1fc>)
 8001548:	4613      	mov	r3, r2
 800154a:	009b      	lsls	r3, r3, #2
 800154c:	4413      	add	r3, r2
 800154e:	009b      	lsls	r3, r3, #2
 8001550:	4403      	add	r3, r0
 8001552:	6019      	str	r1, [r3, #0]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8001554:	69fb      	ldr	r3, [r7, #28]
 8001556:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001558:	4b27      	ldr	r3, [pc, #156]	@ (80015f8 <xTaskResumeAll+0x200>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800155e:	429a      	cmp	r2, r3
 8001560:	d904      	bls.n	800156c <xTaskResumeAll+0x174>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 8001562:	4a26      	ldr	r2, [pc, #152]	@ (80015fc <xTaskResumeAll+0x204>)
 8001564:	693b      	ldr	r3, [r7, #16]
 8001566:	2101      	movs	r1, #1
 8001568:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800156c:	4b1f      	ldr	r3, [pc, #124]	@ (80015ec <xTaskResumeAll+0x1f4>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	2b00      	cmp	r3, #0
 8001572:	f47f af6c 	bne.w	800144e <xTaskResumeAll+0x56>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 8001576:	69fb      	ldr	r3, [r7, #28]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d001      	beq.n	8001580 <xTaskResumeAll+0x188>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 800157c:	f000 fc3e 	bl	8001dfc <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8001580:	4b1f      	ldr	r3, [pc, #124]	@ (8001600 <xTaskResumeAll+0x208>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	617b      	str	r3, [r7, #20]

                        if( xPendedCounts > ( TickType_t ) 0U )
 8001586:	697b      	ldr	r3, [r7, #20]
 8001588:	2b00      	cmp	r3, #0
 800158a:	d012      	beq.n	80015b2 <xTaskResumeAll+0x1ba>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 800158c:	f000 f858 	bl	8001640 <xTaskIncrementTick>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d004      	beq.n	80015a0 <xTaskResumeAll+0x1a8>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 8001596:	4a19      	ldr	r2, [pc, #100]	@ (80015fc <xTaskResumeAll+0x204>)
 8001598:	693b      	ldr	r3, [r7, #16]
 800159a:	2101      	movs	r1, #1
 800159c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 80015a0:	697b      	ldr	r3, [r7, #20]
 80015a2:	3b01      	subs	r3, #1
 80015a4:	617b      	str	r3, [r7, #20]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 80015a6:	697b      	ldr	r3, [r7, #20]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d1ef      	bne.n	800158c <xTaskResumeAll+0x194>

                            xPendedTicks = 0;
 80015ac:	4b14      	ldr	r3, [pc, #80]	@ (8001600 <xTaskResumeAll+0x208>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	601a      	str	r2, [r3, #0]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 80015b2:	4a12      	ldr	r2, [pc, #72]	@ (80015fc <xTaskResumeAll+0x204>)
 80015b4:	693b      	ldr	r3, [r7, #16]
 80015b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d00b      	beq.n	80015d6 <xTaskResumeAll+0x1de>
                    {
                        #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 80015be:	2301      	movs	r3, #1
 80015c0:	61bb      	str	r3, [r7, #24]
                        }
                        #endif /* #if ( configUSE_PREEMPTION != 0 ) */

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 80015c2:	4b0d      	ldr	r3, [pc, #52]	@ (80015f8 <xTaskResumeAll+0x200>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	4b0f      	ldr	r3, [pc, #60]	@ (8001604 <xTaskResumeAll+0x20c>)
 80015c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80015cc:	601a      	str	r2, [r3, #0]
 80015ce:	f3bf 8f4f 	dsb	sy
 80015d2:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80015d6:	f001 fa87 	bl	8002ae8 <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );

    return xAlreadyYielded;
 80015da:	69bb      	ldr	r3, [r7, #24]
}
 80015dc:	4618      	mov	r0, r3
 80015de:	3720      	adds	r7, #32
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	20000170 	.word	0x20000170
 80015e8:	20000148 	.word	0x20000148
 80015ec:	20000108 	.word	0x20000108
 80015f0:	20000150 	.word	0x20000150
 80015f4:	20000074 	.word	0x20000074
 80015f8:	20000070 	.word	0x20000070
 80015fc:	2000015c 	.word	0x2000015c
 8001600:	20000158 	.word	0x20000158
 8001604:	e000ed04 	.word	0xe000ed04

08001608 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8001608:	b480      	push	{r7}
 800160a:	b083      	sub	sp, #12
 800160c:	af00      	add	r7, sp, #0
    traceENTER_xTaskGetTickCount();

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 800160e:	4b05      	ldr	r3, [pc, #20]	@ (8001624 <xTaskGetTickCount+0x1c>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    traceRETURN_xTaskGetTickCount( xTicks );

    return xTicks;
 8001614:	687b      	ldr	r3, [r7, #4]
}
 8001616:	4618      	mov	r0, r3
 8001618:	370c      	adds	r7, #12
 800161a:	46bd      	mov	sp, r7
 800161c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001620:	4770      	bx	lr
 8001622:	bf00      	nop
 8001624:	2000014c 	.word	0x2000014c

08001628 <uxTaskGetNumberOfTasks>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
 8001628:	b480      	push	{r7}
 800162a:	af00      	add	r7, sp, #0

    /* A critical section is not required because the variables are of type
     * BaseType_t. */
    traceRETURN_uxTaskGetNumberOfTasks( uxCurrentNumberOfTasks );

    return uxCurrentNumberOfTasks;
 800162c:	4b03      	ldr	r3, [pc, #12]	@ (800163c <uxTaskGetNumberOfTasks+0x14>)
 800162e:	681b      	ldr	r3, [r3, #0]
}
 8001630:	4618      	mov	r0, r3
 8001632:	46bd      	mov	sp, r7
 8001634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001638:	4770      	bx	lr
 800163a:	bf00      	nop
 800163c:	20000148 	.word	0x20000148

08001640 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b08a      	sub	sp, #40	@ 0x28
 8001644:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8001646:	2300      	movs	r3, #0
 8001648:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800164a:	4b7f      	ldr	r3, [pc, #508]	@ (8001848 <xTaskIncrementTick+0x208>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	2b00      	cmp	r3, #0
 8001650:	f040 80ef 	bne.w	8001832 <xTaskIncrementTick+0x1f2>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8001654:	4b7d      	ldr	r3, [pc, #500]	@ (800184c <xTaskIncrementTick+0x20c>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	3301      	adds	r3, #1
 800165a:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 800165c:	4a7b      	ldr	r2, [pc, #492]	@ (800184c <xTaskIncrementTick+0x20c>)
 800165e:	6a3b      	ldr	r3, [r7, #32]
 8001660:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U )
 8001662:	6a3b      	ldr	r3, [r7, #32]
 8001664:	2b00      	cmp	r3, #0
 8001666:	d121      	bne.n	80016ac <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 8001668:	4b79      	ldr	r3, [pc, #484]	@ (8001850 <xTaskIncrementTick+0x210>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	2b00      	cmp	r3, #0
 8001670:	d00b      	beq.n	800168a <xTaskIncrementTick+0x4a>
    __asm volatile
 8001672:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001676:	f383 8811 	msr	BASEPRI, r3
 800167a:	f3bf 8f6f 	isb	sy
 800167e:	f3bf 8f4f 	dsb	sy
 8001682:	607b      	str	r3, [r7, #4]
}
 8001684:	bf00      	nop
 8001686:	bf00      	nop
 8001688:	e7fd      	b.n	8001686 <xTaskIncrementTick+0x46>
 800168a:	4b71      	ldr	r3, [pc, #452]	@ (8001850 <xTaskIncrementTick+0x210>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	61fb      	str	r3, [r7, #28]
 8001690:	4b70      	ldr	r3, [pc, #448]	@ (8001854 <xTaskIncrementTick+0x214>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4a6e      	ldr	r2, [pc, #440]	@ (8001850 <xTaskIncrementTick+0x210>)
 8001696:	6013      	str	r3, [r2, #0]
 8001698:	4a6e      	ldr	r2, [pc, #440]	@ (8001854 <xTaskIncrementTick+0x214>)
 800169a:	69fb      	ldr	r3, [r7, #28]
 800169c:	6013      	str	r3, [r2, #0]
 800169e:	4b6e      	ldr	r3, [pc, #440]	@ (8001858 <xTaskIncrementTick+0x218>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	3301      	adds	r3, #1
 80016a4:	4a6c      	ldr	r2, [pc, #432]	@ (8001858 <xTaskIncrementTick+0x218>)
 80016a6:	6013      	str	r3, [r2, #0]
 80016a8:	f000 fba8 	bl	8001dfc <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80016ac:	4b6b      	ldr	r3, [pc, #428]	@ (800185c <xTaskIncrementTick+0x21c>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	6a3a      	ldr	r2, [r7, #32]
 80016b2:	429a      	cmp	r2, r3
 80016b4:	f0c0 80a8 	bcc.w	8001808 <xTaskIncrementTick+0x1c8>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80016b8:	4b65      	ldr	r3, [pc, #404]	@ (8001850 <xTaskIncrementTick+0x210>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d104      	bne.n	80016cc <xTaskIncrementTick+0x8c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 80016c2:	4b66      	ldr	r3, [pc, #408]	@ (800185c <xTaskIncrementTick+0x21c>)
 80016c4:	f04f 32ff 	mov.w	r2, #4294967295
 80016c8:	601a      	str	r2, [r3, #0]
                    break;
 80016ca:	e09d      	b.n	8001808 <xTaskIncrementTick+0x1c8>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80016cc:	4b60      	ldr	r3, [pc, #384]	@ (8001850 <xTaskIncrementTick+0x210>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	68db      	ldr	r3, [r3, #12]
 80016d2:	68db      	ldr	r3, [r3, #12]
 80016d4:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80016d6:	69bb      	ldr	r3, [r7, #24]
 80016d8:	685b      	ldr	r3, [r3, #4]
 80016da:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 80016dc:	6a3a      	ldr	r2, [r7, #32]
 80016de:	697b      	ldr	r3, [r7, #20]
 80016e0:	429a      	cmp	r2, r3
 80016e2:	d203      	bcs.n	80016ec <xTaskIncrementTick+0xac>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 80016e4:	4a5d      	ldr	r2, [pc, #372]	@ (800185c <xTaskIncrementTick+0x21c>)
 80016e6:	697b      	ldr	r3, [r7, #20]
 80016e8:	6013      	str	r3, [r2, #0]
                        break;
 80016ea:	e08d      	b.n	8001808 <xTaskIncrementTick+0x1c8>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80016ec:	69bb      	ldr	r3, [r7, #24]
 80016ee:	695b      	ldr	r3, [r3, #20]
 80016f0:	613b      	str	r3, [r7, #16]
 80016f2:	69bb      	ldr	r3, [r7, #24]
 80016f4:	689b      	ldr	r3, [r3, #8]
 80016f6:	69ba      	ldr	r2, [r7, #24]
 80016f8:	68d2      	ldr	r2, [r2, #12]
 80016fa:	609a      	str	r2, [r3, #8]
 80016fc:	69bb      	ldr	r3, [r7, #24]
 80016fe:	68db      	ldr	r3, [r3, #12]
 8001700:	69ba      	ldr	r2, [r7, #24]
 8001702:	6892      	ldr	r2, [r2, #8]
 8001704:	605a      	str	r2, [r3, #4]
 8001706:	693b      	ldr	r3, [r7, #16]
 8001708:	685a      	ldr	r2, [r3, #4]
 800170a:	69bb      	ldr	r3, [r7, #24]
 800170c:	3304      	adds	r3, #4
 800170e:	429a      	cmp	r2, r3
 8001710:	d103      	bne.n	800171a <xTaskIncrementTick+0xda>
 8001712:	69bb      	ldr	r3, [r7, #24]
 8001714:	68da      	ldr	r2, [r3, #12]
 8001716:	693b      	ldr	r3, [r7, #16]
 8001718:	605a      	str	r2, [r3, #4]
 800171a:	69bb      	ldr	r3, [r7, #24]
 800171c:	2200      	movs	r2, #0
 800171e:	615a      	str	r2, [r3, #20]
 8001720:	693b      	ldr	r3, [r7, #16]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	1e5a      	subs	r2, r3, #1
 8001726:	693b      	ldr	r3, [r7, #16]
 8001728:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800172a:	69bb      	ldr	r3, [r7, #24]
 800172c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800172e:	2b00      	cmp	r3, #0
 8001730:	d01e      	beq.n	8001770 <xTaskIncrementTick+0x130>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8001732:	69bb      	ldr	r3, [r7, #24]
 8001734:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001736:	60fb      	str	r3, [r7, #12]
 8001738:	69bb      	ldr	r3, [r7, #24]
 800173a:	69db      	ldr	r3, [r3, #28]
 800173c:	69ba      	ldr	r2, [r7, #24]
 800173e:	6a12      	ldr	r2, [r2, #32]
 8001740:	609a      	str	r2, [r3, #8]
 8001742:	69bb      	ldr	r3, [r7, #24]
 8001744:	6a1b      	ldr	r3, [r3, #32]
 8001746:	69ba      	ldr	r2, [r7, #24]
 8001748:	69d2      	ldr	r2, [r2, #28]
 800174a:	605a      	str	r2, [r3, #4]
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	685a      	ldr	r2, [r3, #4]
 8001750:	69bb      	ldr	r3, [r7, #24]
 8001752:	3318      	adds	r3, #24
 8001754:	429a      	cmp	r2, r3
 8001756:	d103      	bne.n	8001760 <xTaskIncrementTick+0x120>
 8001758:	69bb      	ldr	r3, [r7, #24]
 800175a:	6a1a      	ldr	r2, [r3, #32]
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	605a      	str	r2, [r3, #4]
 8001760:	69bb      	ldr	r3, [r7, #24]
 8001762:	2200      	movs	r2, #0
 8001764:	629a      	str	r2, [r3, #40]	@ 0x28
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	1e5a      	subs	r2, r3, #1
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8001770:	69bb      	ldr	r3, [r7, #24]
 8001772:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001774:	2201      	movs	r2, #1
 8001776:	409a      	lsls	r2, r3
 8001778:	4b39      	ldr	r3, [pc, #228]	@ (8001860 <xTaskIncrementTick+0x220>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	4313      	orrs	r3, r2
 800177e:	4a38      	ldr	r2, [pc, #224]	@ (8001860 <xTaskIncrementTick+0x220>)
 8001780:	6013      	str	r3, [r2, #0]
 8001782:	69bb      	ldr	r3, [r7, #24]
 8001784:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001786:	4937      	ldr	r1, [pc, #220]	@ (8001864 <xTaskIncrementTick+0x224>)
 8001788:	4613      	mov	r3, r2
 800178a:	009b      	lsls	r3, r3, #2
 800178c:	4413      	add	r3, r2
 800178e:	009b      	lsls	r3, r3, #2
 8001790:	440b      	add	r3, r1
 8001792:	3304      	adds	r3, #4
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	60bb      	str	r3, [r7, #8]
 8001798:	69bb      	ldr	r3, [r7, #24]
 800179a:	68ba      	ldr	r2, [r7, #8]
 800179c:	609a      	str	r2, [r3, #8]
 800179e:	68bb      	ldr	r3, [r7, #8]
 80017a0:	689a      	ldr	r2, [r3, #8]
 80017a2:	69bb      	ldr	r3, [r7, #24]
 80017a4:	60da      	str	r2, [r3, #12]
 80017a6:	68bb      	ldr	r3, [r7, #8]
 80017a8:	689b      	ldr	r3, [r3, #8]
 80017aa:	69ba      	ldr	r2, [r7, #24]
 80017ac:	3204      	adds	r2, #4
 80017ae:	605a      	str	r2, [r3, #4]
 80017b0:	69bb      	ldr	r3, [r7, #24]
 80017b2:	1d1a      	adds	r2, r3, #4
 80017b4:	68bb      	ldr	r3, [r7, #8]
 80017b6:	609a      	str	r2, [r3, #8]
 80017b8:	69bb      	ldr	r3, [r7, #24]
 80017ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80017bc:	4613      	mov	r3, r2
 80017be:	009b      	lsls	r3, r3, #2
 80017c0:	4413      	add	r3, r2
 80017c2:	009b      	lsls	r3, r3, #2
 80017c4:	4a27      	ldr	r2, [pc, #156]	@ (8001864 <xTaskIncrementTick+0x224>)
 80017c6:	441a      	add	r2, r3
 80017c8:	69bb      	ldr	r3, [r7, #24]
 80017ca:	615a      	str	r2, [r3, #20]
 80017cc:	69bb      	ldr	r3, [r7, #24]
 80017ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80017d0:	4924      	ldr	r1, [pc, #144]	@ (8001864 <xTaskIncrementTick+0x224>)
 80017d2:	4613      	mov	r3, r2
 80017d4:	009b      	lsls	r3, r3, #2
 80017d6:	4413      	add	r3, r2
 80017d8:	009b      	lsls	r3, r3, #2
 80017da:	440b      	add	r3, r1
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	69ba      	ldr	r2, [r7, #24]
 80017e0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80017e2:	1c59      	adds	r1, r3, #1
 80017e4:	481f      	ldr	r0, [pc, #124]	@ (8001864 <xTaskIncrementTick+0x224>)
 80017e6:	4613      	mov	r3, r2
 80017e8:	009b      	lsls	r3, r3, #2
 80017ea:	4413      	add	r3, r2
 80017ec:	009b      	lsls	r3, r3, #2
 80017ee:	4403      	add	r3, r0
 80017f0:	6019      	str	r1, [r3, #0]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80017f2:	69bb      	ldr	r3, [r7, #24]
 80017f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80017f6:	4b1c      	ldr	r3, [pc, #112]	@ (8001868 <xTaskIncrementTick+0x228>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017fc:	429a      	cmp	r2, r3
 80017fe:	f67f af5b 	bls.w	80016b8 <xTaskIncrementTick+0x78>
                            {
                                xSwitchRequired = pdTRUE;
 8001802:	2301      	movs	r3, #1
 8001804:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001806:	e757      	b.n	80016b8 <xTaskIncrementTick+0x78>
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > 1U )
 8001808:	4b17      	ldr	r3, [pc, #92]	@ (8001868 <xTaskIncrementTick+0x228>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800180e:	4915      	ldr	r1, [pc, #84]	@ (8001864 <xTaskIncrementTick+0x224>)
 8001810:	4613      	mov	r3, r2
 8001812:	009b      	lsls	r3, r3, #2
 8001814:	4413      	add	r3, r2
 8001816:	009b      	lsls	r3, r3, #2
 8001818:	440b      	add	r3, r1
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	2b01      	cmp	r3, #1
 800181e:	d901      	bls.n	8001824 <xTaskIncrementTick+0x1e4>
                {
                    xSwitchRequired = pdTRUE;
 8001820:	2301      	movs	r3, #1
 8001822:	627b      	str	r3, [r7, #36]	@ 0x24
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 8001824:	4b11      	ldr	r3, [pc, #68]	@ (800186c <xTaskIncrementTick+0x22c>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	2b00      	cmp	r3, #0
 800182a:	d007      	beq.n	800183c <xTaskIncrementTick+0x1fc>
                {
                    xSwitchRequired = pdTRUE;
 800182c:	2301      	movs	r3, #1
 800182e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001830:	e004      	b.n	800183c <xTaskIncrementTick+0x1fc>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 8001832:	4b0f      	ldr	r3, [pc, #60]	@ (8001870 <xTaskIncrementTick+0x230>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	3301      	adds	r3, #1
 8001838:	4a0d      	ldr	r2, [pc, #52]	@ (8001870 <xTaskIncrementTick+0x230>)
 800183a:	6013      	str	r3, [r2, #0]
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );

    return xSwitchRequired;
 800183c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800183e:	4618      	mov	r0, r3
 8001840:	3728      	adds	r7, #40	@ 0x28
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	20000170 	.word	0x20000170
 800184c:	2000014c 	.word	0x2000014c
 8001850:	20000100 	.word	0x20000100
 8001854:	20000104 	.word	0x20000104
 8001858:	20000160 	.word	0x20000160
 800185c:	20000168 	.word	0x20000168
 8001860:	20000150 	.word	0x20000150
 8001864:	20000074 	.word	0x20000074
 8001868:	20000070 	.word	0x20000070
 800186c:	2000015c 	.word	0x2000015c
 8001870:	20000158 	.word	0x20000158

08001874 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 8001874:	b480      	push	{r7}
 8001876:	b087      	sub	sp, #28
 8001878:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 800187a:	4b28      	ldr	r3, [pc, #160]	@ (800191c <vTaskSwitchContext+0xa8>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d003      	beq.n	800188a <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 8001882:	4b27      	ldr	r3, [pc, #156]	@ (8001920 <vTaskSwitchContext+0xac>)
 8001884:	2201      	movs	r2, #1
 8001886:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 8001888:	e041      	b.n	800190e <vTaskSwitchContext+0x9a>
            xYieldPendings[ 0 ] = pdFALSE;
 800188a:	4b25      	ldr	r3, [pc, #148]	@ (8001920 <vTaskSwitchContext+0xac>)
 800188c:	2200      	movs	r2, #0
 800188e:	601a      	str	r2, [r3, #0]
            taskSELECT_HIGHEST_PRIORITY_TASK();
 8001890:	4b24      	ldr	r3, [pc, #144]	@ (8001924 <vTaskSwitchContext+0xb0>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	60fb      	str	r3, [r7, #12]
        __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	fab3 f383 	clz	r3, r3
 800189c:	72fb      	strb	r3, [r7, #11]
        return ucReturn;
 800189e:	7afb      	ldrb	r3, [r7, #11]
 80018a0:	f1c3 031f 	rsb	r3, r3, #31
 80018a4:	617b      	str	r3, [r7, #20]
 80018a6:	4920      	ldr	r1, [pc, #128]	@ (8001928 <vTaskSwitchContext+0xb4>)
 80018a8:	697a      	ldr	r2, [r7, #20]
 80018aa:	4613      	mov	r3, r2
 80018ac:	009b      	lsls	r3, r3, #2
 80018ae:	4413      	add	r3, r2
 80018b0:	009b      	lsls	r3, r3, #2
 80018b2:	440b      	add	r3, r1
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d10b      	bne.n	80018d2 <vTaskSwitchContext+0x5e>
    __asm volatile
 80018ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80018be:	f383 8811 	msr	BASEPRI, r3
 80018c2:	f3bf 8f6f 	isb	sy
 80018c6:	f3bf 8f4f 	dsb	sy
 80018ca:	607b      	str	r3, [r7, #4]
}
 80018cc:	bf00      	nop
 80018ce:	bf00      	nop
 80018d0:	e7fd      	b.n	80018ce <vTaskSwitchContext+0x5a>
 80018d2:	697a      	ldr	r2, [r7, #20]
 80018d4:	4613      	mov	r3, r2
 80018d6:	009b      	lsls	r3, r3, #2
 80018d8:	4413      	add	r3, r2
 80018da:	009b      	lsls	r3, r3, #2
 80018dc:	4a12      	ldr	r2, [pc, #72]	@ (8001928 <vTaskSwitchContext+0xb4>)
 80018de:	4413      	add	r3, r2
 80018e0:	613b      	str	r3, [r7, #16]
 80018e2:	693b      	ldr	r3, [r7, #16]
 80018e4:	685b      	ldr	r3, [r3, #4]
 80018e6:	685a      	ldr	r2, [r3, #4]
 80018e8:	693b      	ldr	r3, [r7, #16]
 80018ea:	605a      	str	r2, [r3, #4]
 80018ec:	693b      	ldr	r3, [r7, #16]
 80018ee:	685a      	ldr	r2, [r3, #4]
 80018f0:	693b      	ldr	r3, [r7, #16]
 80018f2:	3308      	adds	r3, #8
 80018f4:	429a      	cmp	r2, r3
 80018f6:	d103      	bne.n	8001900 <vTaskSwitchContext+0x8c>
 80018f8:	693b      	ldr	r3, [r7, #16]
 80018fa:	68da      	ldr	r2, [r3, #12]
 80018fc:	693b      	ldr	r3, [r7, #16]
 80018fe:	605a      	str	r2, [r3, #4]
 8001900:	693b      	ldr	r3, [r7, #16]
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	68db      	ldr	r3, [r3, #12]
 8001906:	4a09      	ldr	r2, [pc, #36]	@ (800192c <vTaskSwitchContext+0xb8>)
 8001908:	6013      	str	r3, [r2, #0]
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 800190a:	4b08      	ldr	r3, [pc, #32]	@ (800192c <vTaskSwitchContext+0xb8>)
 800190c:	681b      	ldr	r3, [r3, #0]
    }
 800190e:	bf00      	nop
 8001910:	371c      	adds	r7, #28
 8001912:	46bd      	mov	sp, r7
 8001914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001918:	4770      	bx	lr
 800191a:	bf00      	nop
 800191c:	20000170 	.word	0x20000170
 8001920:	2000015c 	.word	0x2000015c
 8001924:	20000150 	.word	0x20000150
 8001928:	20000074 	.word	0x20000074
 800192c:	20000070 	.word	0x20000070

08001930 <vTaskPlaceOnEventList>:
#endif /* if ( configNUMBER_OF_CORES > 1 ) */
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b084      	sub	sp, #16
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
 8001938:	6039      	str	r1, [r7, #0]
    traceENTER_vTaskPlaceOnEventList( pxEventList, xTicksToWait );

    configASSERT( pxEventList );
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2b00      	cmp	r3, #0
 800193e:	d10b      	bne.n	8001958 <vTaskPlaceOnEventList+0x28>
    __asm volatile
 8001940:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001944:	f383 8811 	msr	BASEPRI, r3
 8001948:	f3bf 8f6f 	isb	sy
 800194c:	f3bf 8f4f 	dsb	sy
 8001950:	60fb      	str	r3, [r7, #12]
}
 8001952:	bf00      	nop
 8001954:	bf00      	nop
 8001956:	e7fd      	b.n	8001954 <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8001958:	4b07      	ldr	r3, [pc, #28]	@ (8001978 <vTaskPlaceOnEventList+0x48>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	3318      	adds	r3, #24
 800195e:	4619      	mov	r1, r3
 8001960:	6878      	ldr	r0, [r7, #4]
 8001962:	f7fe fdda 	bl	800051a <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8001966:	2101      	movs	r1, #1
 8001968:	6838      	ldr	r0, [r7, #0]
 800196a:	f000 fbf5 	bl	8002158 <prvAddCurrentTaskToDelayedList>

    traceRETURN_vTaskPlaceOnEventList();
}
 800196e:	bf00      	nop
 8001970:	3710      	adds	r7, #16
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	20000070 	.word	0x20000070

0800197c <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 800197c:	b580      	push	{r7, lr}
 800197e:	b086      	sub	sp, #24
 8001980:	af00      	add	r7, sp, #0
 8001982:	60f8      	str	r0, [r7, #12]
 8001984:	60b9      	str	r1, [r7, #8]
 8001986:	607a      	str	r2, [r7, #4]
        traceENTER_vTaskPlaceOnEventListRestricted( pxEventList, xTicksToWait, xWaitIndefinitely );

        configASSERT( pxEventList );
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	2b00      	cmp	r3, #0
 800198c:	d10b      	bne.n	80019a6 <vTaskPlaceOnEventListRestricted+0x2a>
    __asm volatile
 800198e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001992:	f383 8811 	msr	BASEPRI, r3
 8001996:	f3bf 8f6f 	isb	sy
 800199a:	f3bf 8f4f 	dsb	sy
 800199e:	613b      	str	r3, [r7, #16]
}
 80019a0:	bf00      	nop
 80019a2:	bf00      	nop
 80019a4:	e7fd      	b.n	80019a2 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	685b      	ldr	r3, [r3, #4]
 80019aa:	617b      	str	r3, [r7, #20]
 80019ac:	4b15      	ldr	r3, [pc, #84]	@ (8001a04 <vTaskPlaceOnEventListRestricted+0x88>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	697a      	ldr	r2, [r7, #20]
 80019b2:	61da      	str	r2, [r3, #28]
 80019b4:	4b13      	ldr	r3, [pc, #76]	@ (8001a04 <vTaskPlaceOnEventListRestricted+0x88>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	697a      	ldr	r2, [r7, #20]
 80019ba:	6892      	ldr	r2, [r2, #8]
 80019bc:	621a      	str	r2, [r3, #32]
 80019be:	4b11      	ldr	r3, [pc, #68]	@ (8001a04 <vTaskPlaceOnEventListRestricted+0x88>)
 80019c0:	681a      	ldr	r2, [r3, #0]
 80019c2:	697b      	ldr	r3, [r7, #20]
 80019c4:	689b      	ldr	r3, [r3, #8]
 80019c6:	3218      	adds	r2, #24
 80019c8:	605a      	str	r2, [r3, #4]
 80019ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001a04 <vTaskPlaceOnEventListRestricted+0x88>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f103 0218 	add.w	r2, r3, #24
 80019d2:	697b      	ldr	r3, [r7, #20]
 80019d4:	609a      	str	r2, [r3, #8]
 80019d6:	4b0b      	ldr	r3, [pc, #44]	@ (8001a04 <vTaskPlaceOnEventListRestricted+0x88>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	68fa      	ldr	r2, [r7, #12]
 80019dc:	629a      	str	r2, [r3, #40]	@ 0x28
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	1c5a      	adds	r2, r3, #1
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d002      	beq.n	80019f4 <vTaskPlaceOnEventListRestricted+0x78>
        {
            xTicksToWait = portMAX_DELAY;
 80019ee:	f04f 33ff 	mov.w	r3, #4294967295
 80019f2:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80019f4:	6879      	ldr	r1, [r7, #4]
 80019f6:	68b8      	ldr	r0, [r7, #8]
 80019f8:	f000 fbae 	bl	8002158 <prvAddCurrentTaskToDelayedList>

        traceRETURN_vTaskPlaceOnEventListRestricted();
    }
 80019fc:	bf00      	nop
 80019fe:	3718      	adds	r7, #24
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bd80      	pop	{r7, pc}
 8001a04:	20000070 	.word	0x20000070

08001a08 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b08b      	sub	sp, #44	@ 0x2c
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    /* MISRA Ref 11.5.3 [Void pointer assignment] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
    /* coverity[misra_c_2012_rule_11_5_violation] */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	68db      	ldr	r3, [r3, #12]
 8001a14:	68db      	ldr	r3, [r3, #12]
 8001a16:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8001a18:	6a3b      	ldr	r3, [r7, #32]
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d10b      	bne.n	8001a36 <xTaskRemoveFromEventList+0x2e>
    __asm volatile
 8001a1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001a22:	f383 8811 	msr	BASEPRI, r3
 8001a26:	f3bf 8f6f 	isb	sy
 8001a2a:	f3bf 8f4f 	dsb	sy
 8001a2e:	60fb      	str	r3, [r7, #12]
}
 8001a30:	bf00      	nop
 8001a32:	bf00      	nop
 8001a34:	e7fd      	b.n	8001a32 <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8001a36:	6a3b      	ldr	r3, [r7, #32]
 8001a38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a3a:	61fb      	str	r3, [r7, #28]
 8001a3c:	6a3b      	ldr	r3, [r7, #32]
 8001a3e:	69db      	ldr	r3, [r3, #28]
 8001a40:	6a3a      	ldr	r2, [r7, #32]
 8001a42:	6a12      	ldr	r2, [r2, #32]
 8001a44:	609a      	str	r2, [r3, #8]
 8001a46:	6a3b      	ldr	r3, [r7, #32]
 8001a48:	6a1b      	ldr	r3, [r3, #32]
 8001a4a:	6a3a      	ldr	r2, [r7, #32]
 8001a4c:	69d2      	ldr	r2, [r2, #28]
 8001a4e:	605a      	str	r2, [r3, #4]
 8001a50:	69fb      	ldr	r3, [r7, #28]
 8001a52:	685a      	ldr	r2, [r3, #4]
 8001a54:	6a3b      	ldr	r3, [r7, #32]
 8001a56:	3318      	adds	r3, #24
 8001a58:	429a      	cmp	r2, r3
 8001a5a:	d103      	bne.n	8001a64 <xTaskRemoveFromEventList+0x5c>
 8001a5c:	6a3b      	ldr	r3, [r7, #32]
 8001a5e:	6a1a      	ldr	r2, [r3, #32]
 8001a60:	69fb      	ldr	r3, [r7, #28]
 8001a62:	605a      	str	r2, [r3, #4]
 8001a64:	6a3b      	ldr	r3, [r7, #32]
 8001a66:	2200      	movs	r2, #0
 8001a68:	629a      	str	r2, [r3, #40]	@ 0x28
 8001a6a:	69fb      	ldr	r3, [r7, #28]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	1e5a      	subs	r2, r3, #1
 8001a70:	69fb      	ldr	r3, [r7, #28]
 8001a72:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8001a74:	4b4b      	ldr	r3, [pc, #300]	@ (8001ba4 <xTaskRemoveFromEventList+0x19c>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d160      	bne.n	8001b3e <xTaskRemoveFromEventList+0x136>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8001a7c:	6a3b      	ldr	r3, [r7, #32]
 8001a7e:	695b      	ldr	r3, [r3, #20]
 8001a80:	617b      	str	r3, [r7, #20]
 8001a82:	6a3b      	ldr	r3, [r7, #32]
 8001a84:	689b      	ldr	r3, [r3, #8]
 8001a86:	6a3a      	ldr	r2, [r7, #32]
 8001a88:	68d2      	ldr	r2, [r2, #12]
 8001a8a:	609a      	str	r2, [r3, #8]
 8001a8c:	6a3b      	ldr	r3, [r7, #32]
 8001a8e:	68db      	ldr	r3, [r3, #12]
 8001a90:	6a3a      	ldr	r2, [r7, #32]
 8001a92:	6892      	ldr	r2, [r2, #8]
 8001a94:	605a      	str	r2, [r3, #4]
 8001a96:	697b      	ldr	r3, [r7, #20]
 8001a98:	685a      	ldr	r2, [r3, #4]
 8001a9a:	6a3b      	ldr	r3, [r7, #32]
 8001a9c:	3304      	adds	r3, #4
 8001a9e:	429a      	cmp	r2, r3
 8001aa0:	d103      	bne.n	8001aaa <xTaskRemoveFromEventList+0xa2>
 8001aa2:	6a3b      	ldr	r3, [r7, #32]
 8001aa4:	68da      	ldr	r2, [r3, #12]
 8001aa6:	697b      	ldr	r3, [r7, #20]
 8001aa8:	605a      	str	r2, [r3, #4]
 8001aaa:	6a3b      	ldr	r3, [r7, #32]
 8001aac:	2200      	movs	r2, #0
 8001aae:	615a      	str	r2, [r3, #20]
 8001ab0:	697b      	ldr	r3, [r7, #20]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	1e5a      	subs	r2, r3, #1
 8001ab6:	697b      	ldr	r3, [r7, #20]
 8001ab8:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8001aba:	6a3b      	ldr	r3, [r7, #32]
 8001abc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001abe:	2201      	movs	r2, #1
 8001ac0:	409a      	lsls	r2, r3
 8001ac2:	4b39      	ldr	r3, [pc, #228]	@ (8001ba8 <xTaskRemoveFromEventList+0x1a0>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4313      	orrs	r3, r2
 8001ac8:	4a37      	ldr	r2, [pc, #220]	@ (8001ba8 <xTaskRemoveFromEventList+0x1a0>)
 8001aca:	6013      	str	r3, [r2, #0]
 8001acc:	6a3b      	ldr	r3, [r7, #32]
 8001ace:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001ad0:	4936      	ldr	r1, [pc, #216]	@ (8001bac <xTaskRemoveFromEventList+0x1a4>)
 8001ad2:	4613      	mov	r3, r2
 8001ad4:	009b      	lsls	r3, r3, #2
 8001ad6:	4413      	add	r3, r2
 8001ad8:	009b      	lsls	r3, r3, #2
 8001ada:	440b      	add	r3, r1
 8001adc:	3304      	adds	r3, #4
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	613b      	str	r3, [r7, #16]
 8001ae2:	6a3b      	ldr	r3, [r7, #32]
 8001ae4:	693a      	ldr	r2, [r7, #16]
 8001ae6:	609a      	str	r2, [r3, #8]
 8001ae8:	693b      	ldr	r3, [r7, #16]
 8001aea:	689a      	ldr	r2, [r3, #8]
 8001aec:	6a3b      	ldr	r3, [r7, #32]
 8001aee:	60da      	str	r2, [r3, #12]
 8001af0:	693b      	ldr	r3, [r7, #16]
 8001af2:	689b      	ldr	r3, [r3, #8]
 8001af4:	6a3a      	ldr	r2, [r7, #32]
 8001af6:	3204      	adds	r2, #4
 8001af8:	605a      	str	r2, [r3, #4]
 8001afa:	6a3b      	ldr	r3, [r7, #32]
 8001afc:	1d1a      	adds	r2, r3, #4
 8001afe:	693b      	ldr	r3, [r7, #16]
 8001b00:	609a      	str	r2, [r3, #8]
 8001b02:	6a3b      	ldr	r3, [r7, #32]
 8001b04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b06:	4613      	mov	r3, r2
 8001b08:	009b      	lsls	r3, r3, #2
 8001b0a:	4413      	add	r3, r2
 8001b0c:	009b      	lsls	r3, r3, #2
 8001b0e:	4a27      	ldr	r2, [pc, #156]	@ (8001bac <xTaskRemoveFromEventList+0x1a4>)
 8001b10:	441a      	add	r2, r3
 8001b12:	6a3b      	ldr	r3, [r7, #32]
 8001b14:	615a      	str	r2, [r3, #20]
 8001b16:	6a3b      	ldr	r3, [r7, #32]
 8001b18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b1a:	4924      	ldr	r1, [pc, #144]	@ (8001bac <xTaskRemoveFromEventList+0x1a4>)
 8001b1c:	4613      	mov	r3, r2
 8001b1e:	009b      	lsls	r3, r3, #2
 8001b20:	4413      	add	r3, r2
 8001b22:	009b      	lsls	r3, r3, #2
 8001b24:	440b      	add	r3, r1
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	6a3a      	ldr	r2, [r7, #32]
 8001b2a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001b2c:	1c59      	adds	r1, r3, #1
 8001b2e:	481f      	ldr	r0, [pc, #124]	@ (8001bac <xTaskRemoveFromEventList+0x1a4>)
 8001b30:	4613      	mov	r3, r2
 8001b32:	009b      	lsls	r3, r3, #2
 8001b34:	4413      	add	r3, r2
 8001b36:	009b      	lsls	r3, r3, #2
 8001b38:	4403      	add	r3, r0
 8001b3a:	6019      	str	r1, [r3, #0]
 8001b3c:	e01b      	b.n	8001b76 <xTaskRemoveFromEventList+0x16e>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8001b3e:	4b1c      	ldr	r3, [pc, #112]	@ (8001bb0 <xTaskRemoveFromEventList+0x1a8>)
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	61bb      	str	r3, [r7, #24]
 8001b44:	6a3b      	ldr	r3, [r7, #32]
 8001b46:	69ba      	ldr	r2, [r7, #24]
 8001b48:	61da      	str	r2, [r3, #28]
 8001b4a:	69bb      	ldr	r3, [r7, #24]
 8001b4c:	689a      	ldr	r2, [r3, #8]
 8001b4e:	6a3b      	ldr	r3, [r7, #32]
 8001b50:	621a      	str	r2, [r3, #32]
 8001b52:	69bb      	ldr	r3, [r7, #24]
 8001b54:	689b      	ldr	r3, [r3, #8]
 8001b56:	6a3a      	ldr	r2, [r7, #32]
 8001b58:	3218      	adds	r2, #24
 8001b5a:	605a      	str	r2, [r3, #4]
 8001b5c:	6a3b      	ldr	r3, [r7, #32]
 8001b5e:	f103 0218 	add.w	r2, r3, #24
 8001b62:	69bb      	ldr	r3, [r7, #24]
 8001b64:	609a      	str	r2, [r3, #8]
 8001b66:	6a3b      	ldr	r3, [r7, #32]
 8001b68:	4a11      	ldr	r2, [pc, #68]	@ (8001bb0 <xTaskRemoveFromEventList+0x1a8>)
 8001b6a:	629a      	str	r2, [r3, #40]	@ 0x28
 8001b6c:	4b10      	ldr	r3, [pc, #64]	@ (8001bb0 <xTaskRemoveFromEventList+0x1a8>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	3301      	adds	r3, #1
 8001b72:	4a0f      	ldr	r2, [pc, #60]	@ (8001bb0 <xTaskRemoveFromEventList+0x1a8>)
 8001b74:	6013      	str	r3, [r2, #0]
    }

    #if ( configNUMBER_OF_CORES == 1 )
    {
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8001b76:	6a3b      	ldr	r3, [r7, #32]
 8001b78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b7a:	4b0e      	ldr	r3, [pc, #56]	@ (8001bb4 <xTaskRemoveFromEventList+0x1ac>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b80:	429a      	cmp	r2, r3
 8001b82:	d905      	bls.n	8001b90 <xTaskRemoveFromEventList+0x188>
        {
            /* Return true if the task removed from the event list has a higher
             * priority than the calling task.  This allows the calling task to know if
             * it should force a context switch now. */
            xReturn = pdTRUE;
 8001b84:	2301      	movs	r3, #1
 8001b86:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Mark that a yield is pending in case the user is not using the
             * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
            xYieldPendings[ 0 ] = pdTRUE;
 8001b88:	4b0b      	ldr	r3, [pc, #44]	@ (8001bb8 <xTaskRemoveFromEventList+0x1b0>)
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	601a      	str	r2, [r3, #0]
 8001b8e:	e001      	b.n	8001b94 <xTaskRemoveFromEventList+0x18c>
        }
        else
        {
            xReturn = pdFALSE;
 8001b90:	2300      	movs	r3, #0
 8001b92:	627b      	str	r3, [r7, #36]	@ 0x24
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_xTaskRemoveFromEventList( xReturn );
    return xReturn;
 8001b94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	372c      	adds	r7, #44	@ 0x2c
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba0:	4770      	bx	lr
 8001ba2:	bf00      	nop
 8001ba4:	20000170 	.word	0x20000170
 8001ba8:	20000150 	.word	0x20000150
 8001bac:	20000074 	.word	0x20000074
 8001bb0:	20000108 	.word	0x20000108
 8001bb4:	20000070 	.word	0x20000070
 8001bb8:	2000015c 	.word	0x2000015c

08001bbc <vTaskInternalSetTimeOutState>:
    traceRETURN_vTaskSetTimeOutState();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	b083      	sub	sp, #12
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
    traceENTER_vTaskInternalSetTimeOutState( pxTimeOut );

    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8001bc4:	4b06      	ldr	r3, [pc, #24]	@ (8001be0 <vTaskInternalSetTimeOutState+0x24>)
 8001bc6:	681a      	ldr	r2, [r3, #0]
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8001bcc:	4b05      	ldr	r3, [pc, #20]	@ (8001be4 <vTaskInternalSetTimeOutState+0x28>)
 8001bce:	681a      	ldr	r2, [r3, #0]
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	605a      	str	r2, [r3, #4]

    traceRETURN_vTaskInternalSetTimeOutState();
}
 8001bd4:	bf00      	nop
 8001bd6:	370c      	adds	r7, #12
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bde:	4770      	bx	lr
 8001be0:	20000160 	.word	0x20000160
 8001be4:	2000014c 	.word	0x2000014c

08001be8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b088      	sub	sp, #32
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
 8001bf0:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    traceENTER_xTaskCheckForTimeOut( pxTimeOut, pxTicksToWait );

    configASSERT( pxTimeOut );
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d10b      	bne.n	8001c10 <xTaskCheckForTimeOut+0x28>
    __asm volatile
 8001bf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001bfc:	f383 8811 	msr	BASEPRI, r3
 8001c00:	f3bf 8f6f 	isb	sy
 8001c04:	f3bf 8f4f 	dsb	sy
 8001c08:	613b      	str	r3, [r7, #16]
}
 8001c0a:	bf00      	nop
 8001c0c:	bf00      	nop
 8001c0e:	e7fd      	b.n	8001c0c <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d10b      	bne.n	8001c2e <xTaskCheckForTimeOut+0x46>
    __asm volatile
 8001c16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001c1a:	f383 8811 	msr	BASEPRI, r3
 8001c1e:	f3bf 8f6f 	isb	sy
 8001c22:	f3bf 8f4f 	dsb	sy
 8001c26:	60fb      	str	r3, [r7, #12]
}
 8001c28:	bf00      	nop
 8001c2a:	bf00      	nop
 8001c2c:	e7fd      	b.n	8001c2a <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 8001c2e:	f000 ff29 	bl	8002a84 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8001c32:	4b1f      	ldr	r3, [pc, #124]	@ (8001cb0 <xTaskCheckForTimeOut+0xc8>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	685b      	ldr	r3, [r3, #4]
 8001c3c:	69ba      	ldr	r2, [r7, #24]
 8001c3e:	1ad3      	subs	r3, r2, r3
 8001c40:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c4a:	d102      	bne.n	8001c52 <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	61fb      	str	r3, [r7, #28]
 8001c50:	e026      	b.n	8001ca0 <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) )
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681a      	ldr	r2, [r3, #0]
 8001c56:	4b17      	ldr	r3, [pc, #92]	@ (8001cb4 <xTaskCheckForTimeOut+0xcc>)
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	429a      	cmp	r2, r3
 8001c5c:	d00a      	beq.n	8001c74 <xTaskCheckForTimeOut+0x8c>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	69ba      	ldr	r2, [r7, #24]
 8001c64:	429a      	cmp	r2, r3
 8001c66:	d305      	bcc.n	8001c74 <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8001c68:	2301      	movs	r3, #1
 8001c6a:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	2200      	movs	r2, #0
 8001c70:	601a      	str	r2, [r3, #0]
 8001c72:	e015      	b.n	8001ca0 <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait )
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	697a      	ldr	r2, [r7, #20]
 8001c7a:	429a      	cmp	r2, r3
 8001c7c:	d20b      	bcs.n	8001c96 <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	681a      	ldr	r2, [r3, #0]
 8001c82:	697b      	ldr	r3, [r7, #20]
 8001c84:	1ad2      	subs	r2, r2, r3
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8001c8a:	6878      	ldr	r0, [r7, #4]
 8001c8c:	f7ff ff96 	bl	8001bbc <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8001c90:	2300      	movs	r3, #0
 8001c92:	61fb      	str	r3, [r7, #28]
 8001c94:	e004      	b.n	8001ca0 <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	2200      	movs	r2, #0
 8001c9a:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8001ca0:	f000 ff22 	bl	8002ae8 <vPortExitCritical>

    traceRETURN_xTaskCheckForTimeOut( xReturn );

    return xReturn;
 8001ca4:	69fb      	ldr	r3, [r7, #28]
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	3720      	adds	r7, #32
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	2000014c 	.word	0x2000014c
 8001cb4:	20000160 	.word	0x20000160

08001cb8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8001cb8:	b480      	push	{r7}
 8001cba:	af00      	add	r7, sp, #0
    traceENTER_vTaskMissedYield();

    /* Must be called from within a critical section. */
    xYieldPendings[ portGET_CORE_ID() ] = pdTRUE;
 8001cbc:	4b03      	ldr	r3, [pc, #12]	@ (8001ccc <vTaskMissedYield+0x14>)
 8001cbe:	2201      	movs	r2, #1
 8001cc0:	601a      	str	r2, [r3, #0]

    traceRETURN_vTaskMissedYield();
}
 8001cc2:	bf00      	nop
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cca:	4770      	bx	lr
 8001ccc:	2000015c 	.word	0x2000015c

08001cd0 <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b082      	sub	sp, #8
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]

    for( ; configCONTROL_INFINITE_LOOP(); )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8001cd8:	f000 f852 	bl	8001d80 <prvCheckTasksWaitingTermination>
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains one more task than the
             * number of idle tasks, which is equal to the configured numbers of cores
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 8001cdc:	4b06      	ldr	r3, [pc, #24]	@ (8001cf8 <prvIdleTask+0x28>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	2b01      	cmp	r3, #1
 8001ce2:	d9f9      	bls.n	8001cd8 <prvIdleTask+0x8>
            {
                taskYIELD();
 8001ce4:	4b05      	ldr	r3, [pc, #20]	@ (8001cfc <prvIdleTask+0x2c>)
 8001ce6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001cea:	601a      	str	r2, [r3, #0]
 8001cec:	f3bf 8f4f 	dsb	sy
 8001cf0:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8001cf4:	e7f0      	b.n	8001cd8 <prvIdleTask+0x8>
 8001cf6:	bf00      	nop
 8001cf8:	20000074 	.word	0x20000074
 8001cfc:	e000ed04 	.word	0xe000ed04

08001d00 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b082      	sub	sp, #8
 8001d04:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001d06:	2300      	movs	r3, #0
 8001d08:	607b      	str	r3, [r7, #4]
 8001d0a:	e00c      	b.n	8001d26 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8001d0c:	687a      	ldr	r2, [r7, #4]
 8001d0e:	4613      	mov	r3, r2
 8001d10:	009b      	lsls	r3, r3, #2
 8001d12:	4413      	add	r3, r2
 8001d14:	009b      	lsls	r3, r3, #2
 8001d16:	4a12      	ldr	r2, [pc, #72]	@ (8001d60 <prvInitialiseTaskLists+0x60>)
 8001d18:	4413      	add	r3, r2
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	f7fe fbd0 	bl	80004c0 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	3301      	adds	r3, #1
 8001d24:	607b      	str	r3, [r7, #4]
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2b04      	cmp	r3, #4
 8001d2a:	d9ef      	bls.n	8001d0c <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8001d2c:	480d      	ldr	r0, [pc, #52]	@ (8001d64 <prvInitialiseTaskLists+0x64>)
 8001d2e:	f7fe fbc7 	bl	80004c0 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8001d32:	480d      	ldr	r0, [pc, #52]	@ (8001d68 <prvInitialiseTaskLists+0x68>)
 8001d34:	f7fe fbc4 	bl	80004c0 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8001d38:	480c      	ldr	r0, [pc, #48]	@ (8001d6c <prvInitialiseTaskLists+0x6c>)
 8001d3a:	f7fe fbc1 	bl	80004c0 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8001d3e:	480c      	ldr	r0, [pc, #48]	@ (8001d70 <prvInitialiseTaskLists+0x70>)
 8001d40:	f7fe fbbe 	bl	80004c0 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8001d44:	480b      	ldr	r0, [pc, #44]	@ (8001d74 <prvInitialiseTaskLists+0x74>)
 8001d46:	f7fe fbbb 	bl	80004c0 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8001d4a:	4b0b      	ldr	r3, [pc, #44]	@ (8001d78 <prvInitialiseTaskLists+0x78>)
 8001d4c:	4a05      	ldr	r2, [pc, #20]	@ (8001d64 <prvInitialiseTaskLists+0x64>)
 8001d4e:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8001d50:	4b0a      	ldr	r3, [pc, #40]	@ (8001d7c <prvInitialiseTaskLists+0x7c>)
 8001d52:	4a05      	ldr	r2, [pc, #20]	@ (8001d68 <prvInitialiseTaskLists+0x68>)
 8001d54:	601a      	str	r2, [r3, #0]
}
 8001d56:	bf00      	nop
 8001d58:	3708      	adds	r7, #8
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	20000074 	.word	0x20000074
 8001d64:	200000d8 	.word	0x200000d8
 8001d68:	200000ec 	.word	0x200000ec
 8001d6c:	20000108 	.word	0x20000108
 8001d70:	2000011c 	.word	0x2000011c
 8001d74:	20000134 	.word	0x20000134
 8001d78:	20000100 	.word	0x20000100
 8001d7c:	20000104 	.word	0x20000104

08001d80 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b082      	sub	sp, #8
 8001d84:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001d86:	e019      	b.n	8001dbc <prvCheckTasksWaitingTermination+0x3c>
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                taskENTER_CRITICAL();
 8001d88:	f000 fe7c 	bl	8002a84 <vPortEnterCritical>
                {
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8001d8c:	4b10      	ldr	r3, [pc, #64]	@ (8001dd0 <prvCheckTasksWaitingTermination+0x50>)
 8001d8e:	68db      	ldr	r3, [r3, #12]
 8001d90:	68db      	ldr	r3, [r3, #12]
 8001d92:	607b      	str	r3, [r7, #4]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	3304      	adds	r3, #4
 8001d98:	4618      	mov	r0, r3
 8001d9a:	f7fe fbf7 	bl	800058c <uxListRemove>
                        --uxCurrentNumberOfTasks;
 8001d9e:	4b0d      	ldr	r3, [pc, #52]	@ (8001dd4 <prvCheckTasksWaitingTermination+0x54>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	3b01      	subs	r3, #1
 8001da4:	4a0b      	ldr	r2, [pc, #44]	@ (8001dd4 <prvCheckTasksWaitingTermination+0x54>)
 8001da6:	6013      	str	r3, [r2, #0]
                        --uxDeletedTasksWaitingCleanUp;
 8001da8:	4b0b      	ldr	r3, [pc, #44]	@ (8001dd8 <prvCheckTasksWaitingTermination+0x58>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	3b01      	subs	r3, #1
 8001dae:	4a0a      	ldr	r2, [pc, #40]	@ (8001dd8 <prvCheckTasksWaitingTermination+0x58>)
 8001db0:	6013      	str	r3, [r2, #0]
                    }
                }
                taskEXIT_CRITICAL();
 8001db2:	f000 fe99 	bl	8002ae8 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8001db6:	6878      	ldr	r0, [r7, #4]
 8001db8:	f000 f810 	bl	8001ddc <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001dbc:	4b06      	ldr	r3, [pc, #24]	@ (8001dd8 <prvCheckTasksWaitingTermination+0x58>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d1e1      	bne.n	8001d88 <prvCheckTasksWaitingTermination+0x8>
            }
            #endif /* #if( configNUMBER_OF_CORES == 1 ) */
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8001dc4:	bf00      	nop
 8001dc6:	bf00      	nop
 8001dc8:	3708      	adds	r7, #8
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	2000011c 	.word	0x2000011c
 8001dd4:	20000148 	.word	0x20000148
 8001dd8:	20000130 	.word	0x20000130

08001ddc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b082      	sub	sp, #8
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001de8:	4618      	mov	r0, r3
 8001dea:	f001 f8a3 	bl	8002f34 <vPortFree>
            vPortFree( pxTCB );
 8001dee:	6878      	ldr	r0, [r7, #4]
 8001df0:	f001 f8a0 	bl	8002f34 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8001df4:	bf00      	nop
 8001df6:	3708      	adds	r7, #8
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}

08001dfc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001e00:	4b0a      	ldr	r3, [pc, #40]	@ (8001e2c <prvResetNextTaskUnblockTime+0x30>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d104      	bne.n	8001e14 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8001e0a:	4b09      	ldr	r3, [pc, #36]	@ (8001e30 <prvResetNextTaskUnblockTime+0x34>)
 8001e0c:	f04f 32ff 	mov.w	r2, #4294967295
 8001e10:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8001e12:	e005      	b.n	8001e20 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8001e14:	4b05      	ldr	r3, [pc, #20]	@ (8001e2c <prvResetNextTaskUnblockTime+0x30>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	68db      	ldr	r3, [r3, #12]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a04      	ldr	r2, [pc, #16]	@ (8001e30 <prvResetNextTaskUnblockTime+0x34>)
 8001e1e:	6013      	str	r3, [r2, #0]
}
 8001e20:	bf00      	nop
 8001e22:	46bd      	mov	sp, r7
 8001e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e28:	4770      	bx	lr
 8001e2a:	bf00      	nop
 8001e2c:	20000100 	.word	0x20000100
 8001e30:	20000168 	.word	0x20000168

08001e34 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8001e34:	b480      	push	{r7}
 8001e36:	b083      	sub	sp, #12
 8001e38:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        traceENTER_xTaskGetSchedulerState();

        if( xSchedulerRunning == pdFALSE )
 8001e3a:	4b0b      	ldr	r3, [pc, #44]	@ (8001e68 <xTaskGetSchedulerState+0x34>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d102      	bne.n	8001e48 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8001e42:	2301      	movs	r3, #1
 8001e44:	607b      	str	r3, [r7, #4]
 8001e46:	e008      	b.n	8001e5a <xTaskGetSchedulerState+0x26>
        {
            #if ( configNUMBER_OF_CORES > 1 )
                taskENTER_CRITICAL();
            #endif
            {
                if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8001e48:	4b08      	ldr	r3, [pc, #32]	@ (8001e6c <xTaskGetSchedulerState+0x38>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d102      	bne.n	8001e56 <xTaskGetSchedulerState+0x22>
                {
                    xReturn = taskSCHEDULER_RUNNING;
 8001e50:	2302      	movs	r3, #2
 8001e52:	607b      	str	r3, [r7, #4]
 8001e54:	e001      	b.n	8001e5a <xTaskGetSchedulerState+0x26>
                }
                else
                {
                    xReturn = taskSCHEDULER_SUSPENDED;
 8001e56:	2300      	movs	r3, #0
 8001e58:	607b      	str	r3, [r7, #4]
            #endif
        }

        traceRETURN_xTaskGetSchedulerState( xReturn );

        return xReturn;
 8001e5a:	687b      	ldr	r3, [r7, #4]
    }
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	370c      	adds	r7, #12
 8001e60:	46bd      	mov	sp, r7
 8001e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e66:	4770      	bx	lr
 8001e68:	20000154 	.word	0x20000154
 8001e6c:	20000170 	.word	0x20000170

08001e70 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
    {
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b086      	sub	sp, #24
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
        TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	617b      	str	r3, [r7, #20]

        traceENTER_xTaskPriorityInherit( pxMutexHolder );

        /* If the mutex is taken by an interrupt, the mutex holder is NULL. Priority
         * inheritance is not applied in this scenario. */
        if( pxMutexHolder != NULL )
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	f000 8089 	beq.w	8001f9a <xTaskPriorityInherit+0x12a>
        {
            /* If the holder of the mutex has a priority below the priority of
             * the task attempting to obtain the mutex then it will temporarily
             * inherit the priority of the task attempting to obtain the mutex. */
            if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8001e88:	693b      	ldr	r3, [r7, #16]
 8001e8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001e8c:	4b45      	ldr	r3, [pc, #276]	@ (8001fa4 <xTaskPriorityInherit+0x134>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e92:	429a      	cmp	r2, r3
 8001e94:	d278      	bcs.n	8001f88 <xTaskPriorityInherit+0x118>
            {
                /* Adjust the mutex holder state to account for its new
                 * priority.  Only reset the event list item value if the value is
                 * not being used for anything else. */
                if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 8001e96:	693b      	ldr	r3, [r7, #16]
 8001e98:	699b      	ldr	r3, [r3, #24]
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	db06      	blt.n	8001eac <xTaskPriorityInherit+0x3c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority );
 8001e9e:	4b41      	ldr	r3, [pc, #260]	@ (8001fa4 <xTaskPriorityInherit+0x134>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ea4:	f1c3 0205 	rsb	r2, r3, #5
 8001ea8:	693b      	ldr	r3, [r7, #16]
 8001eaa:	619a      	str	r2, [r3, #24]
                    mtCOVERAGE_TEST_MARKER();
                }

                /* If the task being modified is in the ready state it will need
                 * to be moved into a new list. */
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8001eac:	693b      	ldr	r3, [r7, #16]
 8001eae:	6959      	ldr	r1, [r3, #20]
 8001eb0:	693b      	ldr	r3, [r7, #16]
 8001eb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001eb4:	4613      	mov	r3, r2
 8001eb6:	009b      	lsls	r3, r3, #2
 8001eb8:	4413      	add	r3, r2
 8001eba:	009b      	lsls	r3, r3, #2
 8001ebc:	4a3a      	ldr	r2, [pc, #232]	@ (8001fa8 <xTaskPriorityInherit+0x138>)
 8001ebe:	4413      	add	r3, r2
 8001ec0:	4299      	cmp	r1, r3
 8001ec2:	d159      	bne.n	8001f78 <xTaskPriorityInherit+0x108>
                {
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001ec4:	693b      	ldr	r3, [r7, #16]
 8001ec6:	3304      	adds	r3, #4
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f7fe fb5f 	bl	800058c <uxListRemove>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d10a      	bne.n	8001eea <xTaskPriorityInherit+0x7a>
                    {
                        /* It is known that the task is in its ready list so
                         * there is no need to check again and the port level
                         * reset macro can be called directly. */
                        portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8001ed4:	693b      	ldr	r3, [r7, #16]
 8001ed6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ed8:	2201      	movs	r2, #1
 8001eda:	fa02 f303 	lsl.w	r3, r2, r3
 8001ede:	43da      	mvns	r2, r3
 8001ee0:	4b32      	ldr	r3, [pc, #200]	@ (8001fac <xTaskPriorityInherit+0x13c>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4013      	ands	r3, r2
 8001ee6:	4a31      	ldr	r2, [pc, #196]	@ (8001fac <xTaskPriorityInherit+0x13c>)
 8001ee8:	6013      	str	r3, [r2, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Inherit the priority before being moved into the new list. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8001eea:	4b2e      	ldr	r3, [pc, #184]	@ (8001fa4 <xTaskPriorityInherit+0x134>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001ef0:	693b      	ldr	r3, [r7, #16]
 8001ef2:	62da      	str	r2, [r3, #44]	@ 0x2c
                    prvAddTaskToReadyList( pxMutexHolderTCB );
 8001ef4:	693b      	ldr	r3, [r7, #16]
 8001ef6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ef8:	2201      	movs	r2, #1
 8001efa:	409a      	lsls	r2, r3
 8001efc:	4b2b      	ldr	r3, [pc, #172]	@ (8001fac <xTaskPriorityInherit+0x13c>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	4313      	orrs	r3, r2
 8001f02:	4a2a      	ldr	r2, [pc, #168]	@ (8001fac <xTaskPriorityInherit+0x13c>)
 8001f04:	6013      	str	r3, [r2, #0]
 8001f06:	693b      	ldr	r3, [r7, #16]
 8001f08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f0a:	4927      	ldr	r1, [pc, #156]	@ (8001fa8 <xTaskPriorityInherit+0x138>)
 8001f0c:	4613      	mov	r3, r2
 8001f0e:	009b      	lsls	r3, r3, #2
 8001f10:	4413      	add	r3, r2
 8001f12:	009b      	lsls	r3, r3, #2
 8001f14:	440b      	add	r3, r1
 8001f16:	3304      	adds	r3, #4
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	60fb      	str	r3, [r7, #12]
 8001f1c:	693b      	ldr	r3, [r7, #16]
 8001f1e:	68fa      	ldr	r2, [r7, #12]
 8001f20:	609a      	str	r2, [r3, #8]
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	689a      	ldr	r2, [r3, #8]
 8001f26:	693b      	ldr	r3, [r7, #16]
 8001f28:	60da      	str	r2, [r3, #12]
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	689b      	ldr	r3, [r3, #8]
 8001f2e:	693a      	ldr	r2, [r7, #16]
 8001f30:	3204      	adds	r2, #4
 8001f32:	605a      	str	r2, [r3, #4]
 8001f34:	693b      	ldr	r3, [r7, #16]
 8001f36:	1d1a      	adds	r2, r3, #4
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	609a      	str	r2, [r3, #8]
 8001f3c:	693b      	ldr	r3, [r7, #16]
 8001f3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f40:	4613      	mov	r3, r2
 8001f42:	009b      	lsls	r3, r3, #2
 8001f44:	4413      	add	r3, r2
 8001f46:	009b      	lsls	r3, r3, #2
 8001f48:	4a17      	ldr	r2, [pc, #92]	@ (8001fa8 <xTaskPriorityInherit+0x138>)
 8001f4a:	441a      	add	r2, r3
 8001f4c:	693b      	ldr	r3, [r7, #16]
 8001f4e:	615a      	str	r2, [r3, #20]
 8001f50:	693b      	ldr	r3, [r7, #16]
 8001f52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f54:	4914      	ldr	r1, [pc, #80]	@ (8001fa8 <xTaskPriorityInherit+0x138>)
 8001f56:	4613      	mov	r3, r2
 8001f58:	009b      	lsls	r3, r3, #2
 8001f5a:	4413      	add	r3, r2
 8001f5c:	009b      	lsls	r3, r3, #2
 8001f5e:	440b      	add	r3, r1
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	693a      	ldr	r2, [r7, #16]
 8001f64:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001f66:	1c59      	adds	r1, r3, #1
 8001f68:	480f      	ldr	r0, [pc, #60]	@ (8001fa8 <xTaskPriorityInherit+0x138>)
 8001f6a:	4613      	mov	r3, r2
 8001f6c:	009b      	lsls	r3, r3, #2
 8001f6e:	4413      	add	r3, r2
 8001f70:	009b      	lsls	r3, r3, #2
 8001f72:	4403      	add	r3, r0
 8001f74:	6019      	str	r1, [r3, #0]
 8001f76:	e004      	b.n	8001f82 <xTaskPriorityInherit+0x112>
                    #endif /* if ( configNUMBER_OF_CORES > 1 ) */
                }
                else
                {
                    /* Just inherit the priority. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8001f78:	4b0a      	ldr	r3, [pc, #40]	@ (8001fa4 <xTaskPriorityInherit+0x134>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f7e:	693b      	ldr	r3, [r7, #16]
 8001f80:	62da      	str	r2, [r3, #44]	@ 0x2c
                }

                traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

                /* Inheritance occurred. */
                xReturn = pdTRUE;
 8001f82:	2301      	movs	r3, #1
 8001f84:	617b      	str	r3, [r7, #20]
 8001f86:	e008      	b.n	8001f9a <xTaskPriorityInherit+0x12a>
            }
            else
            {
                if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8001f88:	693b      	ldr	r3, [r7, #16]
 8001f8a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001f8c:	4b05      	ldr	r3, [pc, #20]	@ (8001fa4 <xTaskPriorityInherit+0x134>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f92:	429a      	cmp	r2, r3
 8001f94:	d201      	bcs.n	8001f9a <xTaskPriorityInherit+0x12a>
                     * current priority of the mutex holder is not lower than the
                     * priority of the task attempting to take the mutex.
                     * Therefore the mutex holder must have already inherited a
                     * priority, but inheritance would have occurred if that had
                     * not been the case. */
                    xReturn = pdTRUE;
 8001f96:	2301      	movs	r3, #1
 8001f98:	617b      	str	r3, [r7, #20]
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityInherit( xReturn );

        return xReturn;
 8001f9a:	697b      	ldr	r3, [r7, #20]
    }
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	3718      	adds	r7, #24
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}
 8001fa4:	20000070 	.word	0x20000070
 8001fa8:	20000074 	.word	0x20000074
 8001fac:	20000150 	.word	0x20000150

08001fb0 <vTaskPriorityDisinheritAfterTimeout>:

#if ( configUSE_MUTEXES == 1 )

    void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder,
                                              UBaseType_t uxHighestPriorityWaitingTask )
    {
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b08a      	sub	sp, #40	@ 0x28
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
 8001fb8:	6039      	str	r1, [r7, #0]
        TCB_t * const pxTCB = pxMutexHolder;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	623b      	str	r3, [r7, #32]
        UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
        const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	61fb      	str	r3, [r7, #28]

        traceENTER_vTaskPriorityDisinheritAfterTimeout( pxMutexHolder, uxHighestPriorityWaitingTask );

        if( pxMutexHolder != NULL )
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	f000 80a5 	beq.w	8002114 <vTaskPriorityDisinheritAfterTimeout+0x164>
        {
            /* If pxMutexHolder is not NULL then the holder must hold at least
             * one mutex. */
            configASSERT( pxTCB->uxMutexesHeld );
 8001fca:	6a3b      	ldr	r3, [r7, #32]
 8001fcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d10b      	bne.n	8001fea <vTaskPriorityDisinheritAfterTimeout+0x3a>
    __asm volatile
 8001fd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001fd6:	f383 8811 	msr	BASEPRI, r3
 8001fda:	f3bf 8f6f 	isb	sy
 8001fde:	f3bf 8f4f 	dsb	sy
 8001fe2:	613b      	str	r3, [r7, #16]
}
 8001fe4:	bf00      	nop
 8001fe6:	bf00      	nop
 8001fe8:	e7fd      	b.n	8001fe6 <vTaskPriorityDisinheritAfterTimeout+0x36>

            /* Determine the priority to which the priority of the task that
             * holds the mutex should be set.  This will be the greater of the
             * holding task's base priority and the priority of the highest
             * priority task that is waiting to obtain the mutex. */
            if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8001fea:	6a3b      	ldr	r3, [r7, #32]
 8001fec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001fee:	683a      	ldr	r2, [r7, #0]
 8001ff0:	429a      	cmp	r2, r3
 8001ff2:	d902      	bls.n	8001ffa <vTaskPriorityDisinheritAfterTimeout+0x4a>
            {
                uxPriorityToUse = uxHighestPriorityWaitingTask;
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ff8:	e002      	b.n	8002000 <vTaskPriorityDisinheritAfterTimeout+0x50>
            }
            else
            {
                uxPriorityToUse = pxTCB->uxBasePriority;
 8001ffa:	6a3b      	ldr	r3, [r7, #32]
 8001ffc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ffe:	627b      	str	r3, [r7, #36]	@ 0x24
            }

            /* Does the priority need to change? */
            if( pxTCB->uxPriority != uxPriorityToUse )
 8002000:	6a3b      	ldr	r3, [r7, #32]
 8002002:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002004:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002006:	429a      	cmp	r2, r3
 8002008:	f000 8084 	beq.w	8002114 <vTaskPriorityDisinheritAfterTimeout+0x164>
            {
                /* Only disinherit if no other mutexes are held.  This is a
                 * simplification in the priority inheritance implementation.  If
                 * the task that holds the mutex is also holding other mutexes then
                 * the other mutexes may have caused the priority inheritance. */
                if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800200c:	6a3b      	ldr	r3, [r7, #32]
 800200e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002010:	69fa      	ldr	r2, [r7, #28]
 8002012:	429a      	cmp	r2, r3
 8002014:	d17e      	bne.n	8002114 <vTaskPriorityDisinheritAfterTimeout+0x164>
                {
                    /* If a task has timed out because it already holds the
                     * mutex it was trying to obtain then it cannot of inherited
                     * its own priority. */
                    configASSERT( pxTCB != pxCurrentTCB );
 8002016:	4b41      	ldr	r3, [pc, #260]	@ (800211c <vTaskPriorityDisinheritAfterTimeout+0x16c>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	6a3a      	ldr	r2, [r7, #32]
 800201c:	429a      	cmp	r2, r3
 800201e:	d10b      	bne.n	8002038 <vTaskPriorityDisinheritAfterTimeout+0x88>
    __asm volatile
 8002020:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002024:	f383 8811 	msr	BASEPRI, r3
 8002028:	f3bf 8f6f 	isb	sy
 800202c:	f3bf 8f4f 	dsb	sy
 8002030:	60fb      	str	r3, [r7, #12]
}
 8002032:	bf00      	nop
 8002034:	bf00      	nop
 8002036:	e7fd      	b.n	8002034 <vTaskPriorityDisinheritAfterTimeout+0x84>

                    /* Disinherit the priority, remembering the previous
                     * priority to facilitate determining the subject task's
                     * state. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, uxPriorityToUse );
                    uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8002038:	6a3b      	ldr	r3, [r7, #32]
 800203a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800203c:	61bb      	str	r3, [r7, #24]
                    pxTCB->uxPriority = uxPriorityToUse;
 800203e:	6a3b      	ldr	r3, [r7, #32]
 8002040:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002042:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Only reset the event list item value if the value is not
                     * being used for anything else. */
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 8002044:	6a3b      	ldr	r3, [r7, #32]
 8002046:	699b      	ldr	r3, [r3, #24]
 8002048:	2b00      	cmp	r3, #0
 800204a:	db04      	blt.n	8002056 <vTaskPriorityDisinheritAfterTimeout+0xa6>
                    {
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse );
 800204c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800204e:	f1c3 0205 	rsb	r2, r3, #5
 8002052:	6a3b      	ldr	r3, [r7, #32]
 8002054:	619a      	str	r2, [r3, #24]
                     * then the task that holds the mutex could be in either the
                     * Ready, Blocked or Suspended states.  Only remove the task
                     * from its current state list if it is in the Ready state as
                     * the task's priority is going to change and there is one
                     * Ready list per priority. */
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8002056:	6a3b      	ldr	r3, [r7, #32]
 8002058:	6959      	ldr	r1, [r3, #20]
 800205a:	69ba      	ldr	r2, [r7, #24]
 800205c:	4613      	mov	r3, r2
 800205e:	009b      	lsls	r3, r3, #2
 8002060:	4413      	add	r3, r2
 8002062:	009b      	lsls	r3, r3, #2
 8002064:	4a2e      	ldr	r2, [pc, #184]	@ (8002120 <vTaskPriorityDisinheritAfterTimeout+0x170>)
 8002066:	4413      	add	r3, r2
 8002068:	4299      	cmp	r1, r3
 800206a:	d153      	bne.n	8002114 <vTaskPriorityDisinheritAfterTimeout+0x164>
                    {
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800206c:	6a3b      	ldr	r3, [r7, #32]
 800206e:	3304      	adds	r3, #4
 8002070:	4618      	mov	r0, r3
 8002072:	f7fe fa8b 	bl	800058c <uxListRemove>
 8002076:	4603      	mov	r3, r0
 8002078:	2b00      	cmp	r3, #0
 800207a:	d10a      	bne.n	8002092 <vTaskPriorityDisinheritAfterTimeout+0xe2>
                        {
                            /* It is known that the task is in its ready list so
                             * there is no need to check again and the port level
                             * reset macro can be called directly. */
                            portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800207c:	6a3b      	ldr	r3, [r7, #32]
 800207e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002080:	2201      	movs	r2, #1
 8002082:	fa02 f303 	lsl.w	r3, r2, r3
 8002086:	43da      	mvns	r2, r3
 8002088:	4b26      	ldr	r3, [pc, #152]	@ (8002124 <vTaskPriorityDisinheritAfterTimeout+0x174>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	4013      	ands	r3, r2
 800208e:	4a25      	ldr	r2, [pc, #148]	@ (8002124 <vTaskPriorityDisinheritAfterTimeout+0x174>)
 8002090:	6013      	str	r3, [r2, #0]
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        prvAddTaskToReadyList( pxTCB );
 8002092:	6a3b      	ldr	r3, [r7, #32]
 8002094:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002096:	2201      	movs	r2, #1
 8002098:	409a      	lsls	r2, r3
 800209a:	4b22      	ldr	r3, [pc, #136]	@ (8002124 <vTaskPriorityDisinheritAfterTimeout+0x174>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	4313      	orrs	r3, r2
 80020a0:	4a20      	ldr	r2, [pc, #128]	@ (8002124 <vTaskPriorityDisinheritAfterTimeout+0x174>)
 80020a2:	6013      	str	r3, [r2, #0]
 80020a4:	6a3b      	ldr	r3, [r7, #32]
 80020a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80020a8:	491d      	ldr	r1, [pc, #116]	@ (8002120 <vTaskPriorityDisinheritAfterTimeout+0x170>)
 80020aa:	4613      	mov	r3, r2
 80020ac:	009b      	lsls	r3, r3, #2
 80020ae:	4413      	add	r3, r2
 80020b0:	009b      	lsls	r3, r3, #2
 80020b2:	440b      	add	r3, r1
 80020b4:	3304      	adds	r3, #4
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	617b      	str	r3, [r7, #20]
 80020ba:	6a3b      	ldr	r3, [r7, #32]
 80020bc:	697a      	ldr	r2, [r7, #20]
 80020be:	609a      	str	r2, [r3, #8]
 80020c0:	697b      	ldr	r3, [r7, #20]
 80020c2:	689a      	ldr	r2, [r3, #8]
 80020c4:	6a3b      	ldr	r3, [r7, #32]
 80020c6:	60da      	str	r2, [r3, #12]
 80020c8:	697b      	ldr	r3, [r7, #20]
 80020ca:	689b      	ldr	r3, [r3, #8]
 80020cc:	6a3a      	ldr	r2, [r7, #32]
 80020ce:	3204      	adds	r2, #4
 80020d0:	605a      	str	r2, [r3, #4]
 80020d2:	6a3b      	ldr	r3, [r7, #32]
 80020d4:	1d1a      	adds	r2, r3, #4
 80020d6:	697b      	ldr	r3, [r7, #20]
 80020d8:	609a      	str	r2, [r3, #8]
 80020da:	6a3b      	ldr	r3, [r7, #32]
 80020dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80020de:	4613      	mov	r3, r2
 80020e0:	009b      	lsls	r3, r3, #2
 80020e2:	4413      	add	r3, r2
 80020e4:	009b      	lsls	r3, r3, #2
 80020e6:	4a0e      	ldr	r2, [pc, #56]	@ (8002120 <vTaskPriorityDisinheritAfterTimeout+0x170>)
 80020e8:	441a      	add	r2, r3
 80020ea:	6a3b      	ldr	r3, [r7, #32]
 80020ec:	615a      	str	r2, [r3, #20]
 80020ee:	6a3b      	ldr	r3, [r7, #32]
 80020f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80020f2:	490b      	ldr	r1, [pc, #44]	@ (8002120 <vTaskPriorityDisinheritAfterTimeout+0x170>)
 80020f4:	4613      	mov	r3, r2
 80020f6:	009b      	lsls	r3, r3, #2
 80020f8:	4413      	add	r3, r2
 80020fa:	009b      	lsls	r3, r3, #2
 80020fc:	440b      	add	r3, r1
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	6a3a      	ldr	r2, [r7, #32]
 8002102:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002104:	1c59      	adds	r1, r3, #1
 8002106:	4806      	ldr	r0, [pc, #24]	@ (8002120 <vTaskPriorityDisinheritAfterTimeout+0x170>)
 8002108:	4613      	mov	r3, r2
 800210a:	009b      	lsls	r3, r3, #2
 800210c:	4413      	add	r3, r2
 800210e:	009b      	lsls	r3, r3, #2
 8002110:	4403      	add	r3, r0
 8002112:	6019      	str	r1, [r3, #0]
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskPriorityDisinheritAfterTimeout();
    }
 8002114:	bf00      	nop
 8002116:	3728      	adds	r7, #40	@ 0x28
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}
 800211c:	20000070 	.word	0x20000070
 8002120:	20000074 	.word	0x20000074
 8002124:	20000150 	.word	0x20000150

08002128 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    TaskHandle_t pvTaskIncrementMutexHeldCount( void )
    {
 8002128:	b480      	push	{r7}
 800212a:	b083      	sub	sp, #12
 800212c:	af00      	add	r7, sp, #0
        TCB_t * pxTCB;

        traceENTER_pvTaskIncrementMutexHeldCount();

        pxTCB = pxCurrentTCB;
 800212e:	4b09      	ldr	r3, [pc, #36]	@ (8002154 <pvTaskIncrementMutexHeldCount+0x2c>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	607b      	str	r3, [r7, #4]

        /* If xSemaphoreCreateMutex() is called before any tasks have been created
         * then pxCurrentTCB will be NULL. */
        if( pxTCB != NULL )
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d004      	beq.n	8002144 <pvTaskIncrementMutexHeldCount+0x1c>
        {
            ( pxTCB->uxMutexesHeld )++;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800213e:	1c5a      	adds	r2, r3, #1
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	64da      	str	r2, [r3, #76]	@ 0x4c
        }

        traceRETURN_pvTaskIncrementMutexHeldCount( pxTCB );

        return pxTCB;
 8002144:	687b      	ldr	r3, [r7, #4]
    }
 8002146:	4618      	mov	r0, r3
 8002148:	370c      	adds	r7, #12
 800214a:	46bd      	mov	sp, r7
 800214c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002150:	4770      	bx	lr
 8002152:	bf00      	nop
 8002154:	20000070 	.word	0x20000070

08002158 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b088      	sub	sp, #32
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
 8002160:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8002162:	4b37      	ldr	r3, [pc, #220]	@ (8002240 <prvAddCurrentTaskToDelayedList+0xe8>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	61fb      	str	r3, [r7, #28]
    List_t * const pxDelayedList = pxDelayedTaskList;
 8002168:	4b36      	ldr	r3, [pc, #216]	@ (8002244 <prvAddCurrentTaskToDelayedList+0xec>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	61bb      	str	r3, [r7, #24]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 800216e:	4b36      	ldr	r3, [pc, #216]	@ (8002248 <prvAddCurrentTaskToDelayedList+0xf0>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002174:	4b35      	ldr	r3, [pc, #212]	@ (800224c <prvAddCurrentTaskToDelayedList+0xf4>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	3304      	adds	r3, #4
 800217a:	4618      	mov	r0, r3
 800217c:	f7fe fa06 	bl	800058c <uxListRemove>
 8002180:	4603      	mov	r3, r0
 8002182:	2b00      	cmp	r3, #0
 8002184:	d10b      	bne.n	800219e <prvAddCurrentTaskToDelayedList+0x46>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8002186:	4b31      	ldr	r3, [pc, #196]	@ (800224c <prvAddCurrentTaskToDelayedList+0xf4>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800218c:	2201      	movs	r2, #1
 800218e:	fa02 f303 	lsl.w	r3, r2, r3
 8002192:	43da      	mvns	r2, r3
 8002194:	4b2e      	ldr	r3, [pc, #184]	@ (8002250 <prvAddCurrentTaskToDelayedList+0xf8>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4013      	ands	r3, r2
 800219a:	4a2d      	ldr	r2, [pc, #180]	@ (8002250 <prvAddCurrentTaskToDelayedList+0xf8>)
 800219c:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021a4:	d124      	bne.n	80021f0 <prvAddCurrentTaskToDelayedList+0x98>
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d021      	beq.n	80021f0 <prvAddCurrentTaskToDelayedList+0x98>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80021ac:	4b29      	ldr	r3, [pc, #164]	@ (8002254 <prvAddCurrentTaskToDelayedList+0xfc>)
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	613b      	str	r3, [r7, #16]
 80021b2:	4b26      	ldr	r3, [pc, #152]	@ (800224c <prvAddCurrentTaskToDelayedList+0xf4>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	693a      	ldr	r2, [r7, #16]
 80021b8:	609a      	str	r2, [r3, #8]
 80021ba:	4b24      	ldr	r3, [pc, #144]	@ (800224c <prvAddCurrentTaskToDelayedList+0xf4>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	693a      	ldr	r2, [r7, #16]
 80021c0:	6892      	ldr	r2, [r2, #8]
 80021c2:	60da      	str	r2, [r3, #12]
 80021c4:	4b21      	ldr	r3, [pc, #132]	@ (800224c <prvAddCurrentTaskToDelayedList+0xf4>)
 80021c6:	681a      	ldr	r2, [r3, #0]
 80021c8:	693b      	ldr	r3, [r7, #16]
 80021ca:	689b      	ldr	r3, [r3, #8]
 80021cc:	3204      	adds	r2, #4
 80021ce:	605a      	str	r2, [r3, #4]
 80021d0:	4b1e      	ldr	r3, [pc, #120]	@ (800224c <prvAddCurrentTaskToDelayedList+0xf4>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	1d1a      	adds	r2, r3, #4
 80021d6:	693b      	ldr	r3, [r7, #16]
 80021d8:	609a      	str	r2, [r3, #8]
 80021da:	4b1c      	ldr	r3, [pc, #112]	@ (800224c <prvAddCurrentTaskToDelayedList+0xf4>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4a1d      	ldr	r2, [pc, #116]	@ (8002254 <prvAddCurrentTaskToDelayedList+0xfc>)
 80021e0:	615a      	str	r2, [r3, #20]
 80021e2:	4b1c      	ldr	r3, [pc, #112]	@ (8002254 <prvAddCurrentTaskToDelayedList+0xfc>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	3301      	adds	r3, #1
 80021e8:	4a1a      	ldr	r2, [pc, #104]	@ (8002254 <prvAddCurrentTaskToDelayedList+0xfc>)
 80021ea:	6013      	str	r3, [r2, #0]
 80021ec:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 80021ee:	e022      	b.n	8002236 <prvAddCurrentTaskToDelayedList+0xde>
            xTimeToWake = xConstTickCount + xTicksToWait;
 80021f0:	69fa      	ldr	r2, [r7, #28]
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	4413      	add	r3, r2
 80021f6:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80021f8:	4b14      	ldr	r3, [pc, #80]	@ (800224c <prvAddCurrentTaskToDelayedList+0xf4>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	68fa      	ldr	r2, [r7, #12]
 80021fe:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8002200:	68fa      	ldr	r2, [r7, #12]
 8002202:	69fb      	ldr	r3, [r7, #28]
 8002204:	429a      	cmp	r2, r3
 8002206:	d207      	bcs.n	8002218 <prvAddCurrentTaskToDelayedList+0xc0>
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8002208:	4b10      	ldr	r3, [pc, #64]	@ (800224c <prvAddCurrentTaskToDelayedList+0xf4>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	3304      	adds	r3, #4
 800220e:	4619      	mov	r1, r3
 8002210:	6978      	ldr	r0, [r7, #20]
 8002212:	f7fe f982 	bl	800051a <vListInsert>
}
 8002216:	e00e      	b.n	8002236 <prvAddCurrentTaskToDelayedList+0xde>
                vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8002218:	4b0c      	ldr	r3, [pc, #48]	@ (800224c <prvAddCurrentTaskToDelayedList+0xf4>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	3304      	adds	r3, #4
 800221e:	4619      	mov	r1, r3
 8002220:	69b8      	ldr	r0, [r7, #24]
 8002222:	f7fe f97a 	bl	800051a <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8002226:	4b0c      	ldr	r3, [pc, #48]	@ (8002258 <prvAddCurrentTaskToDelayedList+0x100>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	68fa      	ldr	r2, [r7, #12]
 800222c:	429a      	cmp	r2, r3
 800222e:	d202      	bcs.n	8002236 <prvAddCurrentTaskToDelayedList+0xde>
                    xNextTaskUnblockTime = xTimeToWake;
 8002230:	4a09      	ldr	r2, [pc, #36]	@ (8002258 <prvAddCurrentTaskToDelayedList+0x100>)
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	6013      	str	r3, [r2, #0]
}
 8002236:	bf00      	nop
 8002238:	3720      	adds	r7, #32
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	2000014c 	.word	0x2000014c
 8002244:	20000100 	.word	0x20000100
 8002248:	20000104 	.word	0x20000104
 800224c:	20000070 	.word	0x20000070
 8002250:	20000150 	.word	0x20000150
 8002254:	20000134 	.word	0x20000134
 8002258:	20000168 	.word	0x20000168

0800225c <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 800225c:	b580      	push	{r7, lr}
 800225e:	b084      	sub	sp, #16
 8002260:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8002262:	2300      	movs	r3, #0
 8002264:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8002266:	f000 fa55 	bl	8002714 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 800226a:	4b12      	ldr	r3, [pc, #72]	@ (80022b4 <xTimerCreateTimerTask+0x58>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d00b      	beq.n	800228a <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
                #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 8002272:	4b11      	ldr	r3, [pc, #68]	@ (80022b8 <xTimerCreateTimerTask+0x5c>)
 8002274:	9301      	str	r3, [sp, #4]
 8002276:	2302      	movs	r3, #2
 8002278:	9300      	str	r3, [sp, #0]
 800227a:	2300      	movs	r3, #0
 800227c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002280:	490e      	ldr	r1, [pc, #56]	@ (80022bc <xTimerCreateTimerTask+0x60>)
 8002282:	480f      	ldr	r0, [pc, #60]	@ (80022c0 <xTimerCreateTimerTask+0x64>)
 8002284:	f7fe fed0 	bl	8001028 <xTaskCreate>
 8002288:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d10b      	bne.n	80022a8 <xTimerCreateTimerTask+0x4c>
    __asm volatile
 8002290:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002294:	f383 8811 	msr	BASEPRI, r3
 8002298:	f3bf 8f6f 	isb	sy
 800229c:	f3bf 8f4f 	dsb	sy
 80022a0:	603b      	str	r3, [r7, #0]
}
 80022a2:	bf00      	nop
 80022a4:	bf00      	nop
 80022a6:	e7fd      	b.n	80022a4 <xTimerCreateTimerTask+0x48>

        traceRETURN_xTimerCreateTimerTask( xReturn );

        return xReturn;
 80022a8:	687b      	ldr	r3, [r7, #4]
    }
 80022aa:	4618      	mov	r0, r3
 80022ac:	3708      	adds	r7, #8
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}
 80022b2:	bf00      	nop
 80022b4:	200001a4 	.word	0x200001a4
 80022b8:	200001a8 	.word	0x200001a8
 80022bc:	08005a5c 	.word	0x08005a5c
 80022c0:	08002369 	.word	0x08002369

080022c4 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b084      	sub	sp, #16
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	60f8      	str	r0, [r7, #12]
 80022cc:	60b9      	str	r1, [r7, #8]
 80022ce:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 80022d0:	e008      	b.n	80022e4 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	699b      	ldr	r3, [r3, #24]
 80022d6:	68ba      	ldr	r2, [r7, #8]
 80022d8:	4413      	add	r3, r2
 80022da:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	6a1b      	ldr	r3, [r3, #32]
 80022e0:	68f8      	ldr	r0, [r7, #12]
 80022e2:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	699a      	ldr	r2, [r3, #24]
 80022e8:	68bb      	ldr	r3, [r7, #8]
 80022ea:	18d1      	adds	r1, r2, r3
 80022ec:	68bb      	ldr	r3, [r7, #8]
 80022ee:	687a      	ldr	r2, [r7, #4]
 80022f0:	68f8      	ldr	r0, [r7, #12]
 80022f2:	f000 f8df 	bl	80024b4 <prvInsertTimerInActiveList>
 80022f6:	4603      	mov	r3, r0
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d1ea      	bne.n	80022d2 <prvReloadTimer+0xe>
        }
    }
 80022fc:	bf00      	nop
 80022fe:	bf00      	nop
 8002300:	3710      	adds	r7, #16
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}
	...

08002308 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8002308:	b580      	push	{r7, lr}
 800230a:	b084      	sub	sp, #16
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
 8002310:	6039      	str	r1, [r7, #0]
        /* MISRA Ref 11.5.3 [Void pointer assignment] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
        /* coverity[misra_c_2012_rule_11_5_violation] */
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002312:	4b14      	ldr	r3, [pc, #80]	@ (8002364 <prvProcessExpiredTimer+0x5c>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	68db      	ldr	r3, [r3, #12]
 8002318:	68db      	ldr	r3, [r3, #12]
 800231a:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	3304      	adds	r3, #4
 8002320:	4618      	mov	r0, r3
 8002322:	f7fe f933 	bl	800058c <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800232c:	f003 0304 	and.w	r3, r3, #4
 8002330:	2b00      	cmp	r3, #0
 8002332:	d005      	beq.n	8002340 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8002334:	683a      	ldr	r2, [r7, #0]
 8002336:	6879      	ldr	r1, [r7, #4]
 8002338:	68f8      	ldr	r0, [r7, #12]
 800233a:	f7ff ffc3 	bl	80022c4 <prvReloadTimer>
 800233e:	e008      	b.n	8002352 <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002346:	f023 0301 	bic.w	r3, r3, #1
 800234a:	b2da      	uxtb	r2, r3
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	6a1b      	ldr	r3, [r3, #32]
 8002356:	68f8      	ldr	r0, [r7, #12]
 8002358:	4798      	blx	r3
    }
 800235a:	bf00      	nop
 800235c:	3710      	adds	r7, #16
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}
 8002362:	bf00      	nop
 8002364:	2000019c 	.word	0x2000019c

08002368 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8002368:	b580      	push	{r7, lr}
 800236a:	b084      	sub	sp, #16
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]

        for( ; configCONTROL_INFINITE_LOOP(); )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8002370:	f107 0308 	add.w	r3, r7, #8
 8002374:	4618      	mov	r0, r3
 8002376:	f000 f859 	bl	800242c <prvGetNextExpireTime>
 800237a:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800237c:	68bb      	ldr	r3, [r7, #8]
 800237e:	4619      	mov	r1, r3
 8002380:	68f8      	ldr	r0, [r7, #12]
 8002382:	f000 f805 	bl	8002390 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8002386:	f000 f8d7 	bl	8002538 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800238a:	bf00      	nop
 800238c:	e7f0      	b.n	8002370 <prvTimerTask+0x8>
	...

08002390 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8002390:	b580      	push	{r7, lr}
 8002392:	b084      	sub	sp, #16
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
 8002398:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 800239a:	f7ff f81f 	bl	80013dc <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800239e:	f107 0308 	add.w	r3, r7, #8
 80023a2:	4618      	mov	r0, r3
 80023a4:	f000 f866 	bl	8002474 <prvSampleTimeNow>
 80023a8:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 80023aa:	68bb      	ldr	r3, [r7, #8]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d130      	bne.n	8002412 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d10a      	bne.n	80023cc <prvProcessTimerOrBlockTask+0x3c>
 80023b6:	687a      	ldr	r2, [r7, #4]
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	429a      	cmp	r2, r3
 80023bc:	d806      	bhi.n	80023cc <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 80023be:	f7ff f81b 	bl	80013f8 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80023c2:	68f9      	ldr	r1, [r7, #12]
 80023c4:	6878      	ldr	r0, [r7, #4]
 80023c6:	f7ff ff9f 	bl	8002308 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 80023ca:	e024      	b.n	8002416 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d008      	beq.n	80023e4 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80023d2:	4b13      	ldr	r3, [pc, #76]	@ (8002420 <prvProcessTimerOrBlockTask+0x90>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d101      	bne.n	80023e0 <prvProcessTimerOrBlockTask+0x50>
 80023dc:	2301      	movs	r3, #1
 80023de:	e000      	b.n	80023e2 <prvProcessTimerOrBlockTask+0x52>
 80023e0:	2300      	movs	r3, #0
 80023e2:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80023e4:	4b0f      	ldr	r3, [pc, #60]	@ (8002424 <prvProcessTimerOrBlockTask+0x94>)
 80023e6:	6818      	ldr	r0, [r3, #0]
 80023e8:	687a      	ldr	r2, [r7, #4]
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	1ad3      	subs	r3, r2, r3
 80023ee:	683a      	ldr	r2, [r7, #0]
 80023f0:	4619      	mov	r1, r3
 80023f2:	f7fe fda9 	bl	8000f48 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 80023f6:	f7fe ffff 	bl	80013f8 <xTaskResumeAll>
 80023fa:	4603      	mov	r3, r0
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d10a      	bne.n	8002416 <prvProcessTimerOrBlockTask+0x86>
                        taskYIELD_WITHIN_API();
 8002400:	4b09      	ldr	r3, [pc, #36]	@ (8002428 <prvProcessTimerOrBlockTask+0x98>)
 8002402:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002406:	601a      	str	r2, [r3, #0]
 8002408:	f3bf 8f4f 	dsb	sy
 800240c:	f3bf 8f6f 	isb	sy
    }
 8002410:	e001      	b.n	8002416 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8002412:	f7fe fff1 	bl	80013f8 <xTaskResumeAll>
    }
 8002416:	bf00      	nop
 8002418:	3710      	adds	r7, #16
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}
 800241e:	bf00      	nop
 8002420:	200001a0 	.word	0x200001a0
 8002424:	200001a4 	.word	0x200001a4
 8002428:	e000ed04 	.word	0xe000ed04

0800242c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 800242c:	b480      	push	{r7}
 800242e:	b085      	sub	sp, #20
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8002434:	4b0e      	ldr	r3, [pc, #56]	@ (8002470 <prvGetNextExpireTime+0x44>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	2b00      	cmp	r3, #0
 800243c:	d101      	bne.n	8002442 <prvGetNextExpireTime+0x16>
 800243e:	2201      	movs	r2, #1
 8002440:	e000      	b.n	8002444 <prvGetNextExpireTime+0x18>
 8002442:	2200      	movs	r2, #0
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	2b00      	cmp	r3, #0
 800244e:	d105      	bne.n	800245c <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8002450:	4b07      	ldr	r3, [pc, #28]	@ (8002470 <prvGetNextExpireTime+0x44>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	68db      	ldr	r3, [r3, #12]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	60fb      	str	r3, [r7, #12]
 800245a:	e001      	b.n	8002460 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 800245c:	2300      	movs	r3, #0
 800245e:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8002460:	68fb      	ldr	r3, [r7, #12]
    }
 8002462:	4618      	mov	r0, r3
 8002464:	3714      	adds	r7, #20
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr
 800246e:	bf00      	nop
 8002470:	2000019c 	.word	0x2000019c

08002474 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8002474:	b580      	push	{r7, lr}
 8002476:	b084      	sub	sp, #16
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U;

        xTimeNow = xTaskGetTickCount();
 800247c:	f7ff f8c4 	bl	8001608 <xTaskGetTickCount>
 8002480:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8002482:	4b0b      	ldr	r3, [pc, #44]	@ (80024b0 <prvSampleTimeNow+0x3c>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	68fa      	ldr	r2, [r7, #12]
 8002488:	429a      	cmp	r2, r3
 800248a:	d205      	bcs.n	8002498 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 800248c:	f000 f91c 	bl	80026c8 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2201      	movs	r2, #1
 8002494:	601a      	str	r2, [r3, #0]
 8002496:	e002      	b.n	800249e <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2200      	movs	r2, #0
 800249c:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 800249e:	4a04      	ldr	r2, [pc, #16]	@ (80024b0 <prvSampleTimeNow+0x3c>)
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 80024a4:	68fb      	ldr	r3, [r7, #12]
    }
 80024a6:	4618      	mov	r0, r3
 80024a8:	3710      	adds	r7, #16
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	bf00      	nop
 80024b0:	200001ac 	.word	0x200001ac

080024b4 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b086      	sub	sp, #24
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	60f8      	str	r0, [r7, #12]
 80024bc:	60b9      	str	r1, [r7, #8]
 80024be:	607a      	str	r2, [r7, #4]
 80024c0:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 80024c2:	2300      	movs	r3, #0
 80024c4:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	68ba      	ldr	r2, [r7, #8]
 80024ca:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	68fa      	ldr	r2, [r7, #12]
 80024d0:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 80024d2:	68ba      	ldr	r2, [r7, #8]
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	429a      	cmp	r2, r3
 80024d8:	d812      	bhi.n	8002500 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
 80024da:	687a      	ldr	r2, [r7, #4]
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	1ad2      	subs	r2, r2, r3
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	699b      	ldr	r3, [r3, #24]
 80024e4:	429a      	cmp	r2, r3
 80024e6:	d302      	bcc.n	80024ee <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 80024e8:	2301      	movs	r3, #1
 80024ea:	617b      	str	r3, [r7, #20]
 80024ec:	e01b      	b.n	8002526 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80024ee:	4b10      	ldr	r3, [pc, #64]	@ (8002530 <prvInsertTimerInActiveList+0x7c>)
 80024f0:	681a      	ldr	r2, [r3, #0]
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	3304      	adds	r3, #4
 80024f6:	4619      	mov	r1, r3
 80024f8:	4610      	mov	r0, r2
 80024fa:	f7fe f80e 	bl	800051a <vListInsert>
 80024fe:	e012      	b.n	8002526 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8002500:	687a      	ldr	r2, [r7, #4]
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	429a      	cmp	r2, r3
 8002506:	d206      	bcs.n	8002516 <prvInsertTimerInActiveList+0x62>
 8002508:	68ba      	ldr	r2, [r7, #8]
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	429a      	cmp	r2, r3
 800250e:	d302      	bcc.n	8002516 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8002510:	2301      	movs	r3, #1
 8002512:	617b      	str	r3, [r7, #20]
 8002514:	e007      	b.n	8002526 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8002516:	4b07      	ldr	r3, [pc, #28]	@ (8002534 <prvInsertTimerInActiveList+0x80>)
 8002518:	681a      	ldr	r2, [r3, #0]
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	3304      	adds	r3, #4
 800251e:	4619      	mov	r1, r3
 8002520:	4610      	mov	r0, r2
 8002522:	f7fd fffa 	bl	800051a <vListInsert>
            }
        }

        return xProcessTimerNow;
 8002526:	697b      	ldr	r3, [r7, #20]
    }
 8002528:	4618      	mov	r0, r3
 800252a:	3718      	adds	r7, #24
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}
 8002530:	200001a0 	.word	0x200001a0
 8002534:	2000019c 	.word	0x2000019c

08002538 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8002538:	b580      	push	{r7, lr}
 800253a:	b088      	sub	sp, #32
 800253c:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage = { 0 };
 800253e:	f107 0308 	add.w	r3, r7, #8
 8002542:	2200      	movs	r2, #0
 8002544:	601a      	str	r2, [r3, #0]
 8002546:	605a      	str	r2, [r3, #4]
 8002548:	609a      	str	r2, [r3, #8]
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 800254a:	e0a9      	b.n	80026a0 <prvProcessReceivedCommands+0x168>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800254c:	68bb      	ldr	r3, [r7, #8]
 800254e:	2b00      	cmp	r3, #0
 8002550:	f2c0 80a6 	blt.w	80026a0 <prvProcessReceivedCommands+0x168>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8002554:	693b      	ldr	r3, [r7, #16]
 8002556:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 8002558:	69fb      	ldr	r3, [r7, #28]
 800255a:	695b      	ldr	r3, [r3, #20]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d004      	beq.n	800256a <prvProcessReceivedCommands+0x32>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002560:	69fb      	ldr	r3, [r7, #28]
 8002562:	3304      	adds	r3, #4
 8002564:	4618      	mov	r0, r3
 8002566:	f7fe f811 	bl	800058c <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800256a:	1d3b      	adds	r3, r7, #4
 800256c:	4618      	mov	r0, r3
 800256e:	f7ff ff81 	bl	8002474 <prvSampleTimeNow>
 8002572:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 8002574:	68bb      	ldr	r3, [r7, #8]
 8002576:	3b01      	subs	r3, #1
 8002578:	2b08      	cmp	r3, #8
 800257a:	f200 808e 	bhi.w	800269a <prvProcessReceivedCommands+0x162>
 800257e:	a201      	add	r2, pc, #4	@ (adr r2, 8002584 <prvProcessReceivedCommands+0x4c>)
 8002580:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002584:	080025a9 	.word	0x080025a9
 8002588:	080025a9 	.word	0x080025a9
 800258c:	08002611 	.word	0x08002611
 8002590:	08002625 	.word	0x08002625
 8002594:	08002671 	.word	0x08002671
 8002598:	080025a9 	.word	0x080025a9
 800259c:	080025a9 	.word	0x080025a9
 80025a0:	08002611 	.word	0x08002611
 80025a4:	08002625 	.word	0x08002625
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 80025a8:	69fb      	ldr	r3, [r7, #28]
 80025aa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80025ae:	f043 0301 	orr.w	r3, r3, #1
 80025b2:	b2da      	uxtb	r2, r3
 80025b4:	69fb      	ldr	r3, [r7, #28]
 80025b6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80025ba:	68fa      	ldr	r2, [r7, #12]
 80025bc:	69fb      	ldr	r3, [r7, #28]
 80025be:	699b      	ldr	r3, [r3, #24]
 80025c0:	18d1      	adds	r1, r2, r3
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	69ba      	ldr	r2, [r7, #24]
 80025c6:	69f8      	ldr	r0, [r7, #28]
 80025c8:	f7ff ff74 	bl	80024b4 <prvInsertTimerInActiveList>
 80025cc:	4603      	mov	r3, r0
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d065      	beq.n	800269e <prvProcessReceivedCommands+0x166>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 80025d2:	69fb      	ldr	r3, [r7, #28]
 80025d4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80025d8:	f003 0304 	and.w	r3, r3, #4
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d009      	beq.n	80025f4 <prvProcessReceivedCommands+0xbc>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 80025e0:	68fa      	ldr	r2, [r7, #12]
 80025e2:	69fb      	ldr	r3, [r7, #28]
 80025e4:	699b      	ldr	r3, [r3, #24]
 80025e6:	4413      	add	r3, r2
 80025e8:	69ba      	ldr	r2, [r7, #24]
 80025ea:	4619      	mov	r1, r3
 80025ec:	69f8      	ldr	r0, [r7, #28]
 80025ee:	f7ff fe69 	bl	80022c4 <prvReloadTimer>
 80025f2:	e008      	b.n	8002606 <prvProcessReceivedCommands+0xce>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80025f4:	69fb      	ldr	r3, [r7, #28]
 80025f6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80025fa:	f023 0301 	bic.w	r3, r3, #1
 80025fe:	b2da      	uxtb	r2, r3
 8002600:	69fb      	ldr	r3, [r7, #28]
 8002602:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002606:	69fb      	ldr	r3, [r7, #28]
 8002608:	6a1b      	ldr	r3, [r3, #32]
 800260a:	69f8      	ldr	r0, [r7, #28]
 800260c:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 800260e:	e046      	b.n	800269e <prvProcessReceivedCommands+0x166>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8002610:	69fb      	ldr	r3, [r7, #28]
 8002612:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002616:	f023 0301 	bic.w	r3, r3, #1
 800261a:	b2da      	uxtb	r2, r3
 800261c:	69fb      	ldr	r3, [r7, #28]
 800261e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8002622:	e03d      	b.n	80026a0 <prvProcessReceivedCommands+0x168>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 8002624:	69fb      	ldr	r3, [r7, #28]
 8002626:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800262a:	f043 0301 	orr.w	r3, r3, #1
 800262e:	b2da      	uxtb	r2, r3
 8002630:	69fb      	ldr	r3, [r7, #28]
 8002632:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8002636:	68fa      	ldr	r2, [r7, #12]
 8002638:	69fb      	ldr	r3, [r7, #28]
 800263a:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800263c:	69fb      	ldr	r3, [r7, #28]
 800263e:	699b      	ldr	r3, [r3, #24]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d10b      	bne.n	800265c <prvProcessReceivedCommands+0x124>
    __asm volatile
 8002644:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002648:	f383 8811 	msr	BASEPRI, r3
 800264c:	f3bf 8f6f 	isb	sy
 8002650:	f3bf 8f4f 	dsb	sy
 8002654:	617b      	str	r3, [r7, #20]
}
 8002656:	bf00      	nop
 8002658:	bf00      	nop
 800265a:	e7fd      	b.n	8002658 <prvProcessReceivedCommands+0x120>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800265c:	69fb      	ldr	r3, [r7, #28]
 800265e:	699a      	ldr	r2, [r3, #24]
 8002660:	69bb      	ldr	r3, [r7, #24]
 8002662:	18d1      	adds	r1, r2, r3
 8002664:	69bb      	ldr	r3, [r7, #24]
 8002666:	69ba      	ldr	r2, [r7, #24]
 8002668:	69f8      	ldr	r0, [r7, #28]
 800266a:	f7ff ff23 	bl	80024b4 <prvInsertTimerInActiveList>
                        break;
 800266e:	e017      	b.n	80026a0 <prvProcessReceivedCommands+0x168>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8002670:	69fb      	ldr	r3, [r7, #28]
 8002672:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002676:	f003 0302 	and.w	r3, r3, #2
 800267a:	2b00      	cmp	r3, #0
 800267c:	d103      	bne.n	8002686 <prvProcessReceivedCommands+0x14e>
                            {
                                vPortFree( pxTimer );
 800267e:	69f8      	ldr	r0, [r7, #28]
 8002680:	f000 fc58 	bl	8002f34 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8002684:	e00c      	b.n	80026a0 <prvProcessReceivedCommands+0x168>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8002686:	69fb      	ldr	r3, [r7, #28]
 8002688:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800268c:	f023 0301 	bic.w	r3, r3, #1
 8002690:	b2da      	uxtb	r2, r3
 8002692:	69fb      	ldr	r3, [r7, #28]
 8002694:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8002698:	e002      	b.n	80026a0 <prvProcessReceivedCommands+0x168>

                    default:
                        /* Don't expect to get here. */
                        break;
 800269a:	bf00      	nop
 800269c:	e000      	b.n	80026a0 <prvProcessReceivedCommands+0x168>
                        break;
 800269e:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 80026a0:	4b08      	ldr	r3, [pc, #32]	@ (80026c4 <prvProcessReceivedCommands+0x18c>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f107 0108 	add.w	r1, r7, #8
 80026a8:	2200      	movs	r2, #0
 80026aa:	4618      	mov	r0, r3
 80026ac:	f7fe f974 	bl	8000998 <xQueueReceive>
 80026b0:	4603      	mov	r3, r0
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	f47f af4a 	bne.w	800254c <prvProcessReceivedCommands+0x14>
                }
            }
        }
    }
 80026b8:	bf00      	nop
 80026ba:	bf00      	nop
 80026bc:	3720      	adds	r7, #32
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}
 80026c2:	bf00      	nop
 80026c4:	200001a4 	.word	0x200001a4

080026c8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b082      	sub	sp, #8
 80026cc:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80026ce:	e009      	b.n	80026e4 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80026d0:	4b0e      	ldr	r3, [pc, #56]	@ (800270c <prvSwitchTimerLists+0x44>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	68db      	ldr	r3, [r3, #12]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 80026da:	f04f 31ff 	mov.w	r1, #4294967295
 80026de:	6838      	ldr	r0, [r7, #0]
 80026e0:	f7ff fe12 	bl	8002308 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80026e4:	4b09      	ldr	r3, [pc, #36]	@ (800270c <prvSwitchTimerLists+0x44>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d1f0      	bne.n	80026d0 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 80026ee:	4b07      	ldr	r3, [pc, #28]	@ (800270c <prvSwitchTimerLists+0x44>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 80026f4:	4b06      	ldr	r3, [pc, #24]	@ (8002710 <prvSwitchTimerLists+0x48>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a04      	ldr	r2, [pc, #16]	@ (800270c <prvSwitchTimerLists+0x44>)
 80026fa:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 80026fc:	4a04      	ldr	r2, [pc, #16]	@ (8002710 <prvSwitchTimerLists+0x48>)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6013      	str	r3, [r2, #0]
    }
 8002702:	bf00      	nop
 8002704:	3708      	adds	r7, #8
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}
 800270a:	bf00      	nop
 800270c:	2000019c 	.word	0x2000019c
 8002710:	200001a0 	.word	0x200001a0

08002714 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8002714:	b580      	push	{r7, lr}
 8002716:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8002718:	f000 f9b4 	bl	8002a84 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 800271c:	4b12      	ldr	r3, [pc, #72]	@ (8002768 <prvCheckForValidListAndQueue+0x54>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d11d      	bne.n	8002760 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8002724:	4811      	ldr	r0, [pc, #68]	@ (800276c <prvCheckForValidListAndQueue+0x58>)
 8002726:	f7fd fecb 	bl	80004c0 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 800272a:	4811      	ldr	r0, [pc, #68]	@ (8002770 <prvCheckForValidListAndQueue+0x5c>)
 800272c:	f7fd fec8 	bl	80004c0 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8002730:	4b10      	ldr	r3, [pc, #64]	@ (8002774 <prvCheckForValidListAndQueue+0x60>)
 8002732:	4a0e      	ldr	r2, [pc, #56]	@ (800276c <prvCheckForValidListAndQueue+0x58>)
 8002734:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8002736:	4b10      	ldr	r3, [pc, #64]	@ (8002778 <prvCheckForValidListAndQueue+0x64>)
 8002738:	4a0d      	ldr	r2, [pc, #52]	@ (8002770 <prvCheckForValidListAndQueue+0x5c>)
 800273a:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ) );
 800273c:	2200      	movs	r2, #0
 800273e:	210c      	movs	r1, #12
 8002740:	200a      	movs	r0, #10
 8002742:	f7fd ffdf 	bl	8000704 <xQueueGenericCreate>
 8002746:	4603      	mov	r3, r0
 8002748:	4a07      	ldr	r2, [pc, #28]	@ (8002768 <prvCheckForValidListAndQueue+0x54>)
 800274a:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 800274c:	4b06      	ldr	r3, [pc, #24]	@ (8002768 <prvCheckForValidListAndQueue+0x54>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d005      	beq.n	8002760 <prvCheckForValidListAndQueue+0x4c>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8002754:	4b04      	ldr	r3, [pc, #16]	@ (8002768 <prvCheckForValidListAndQueue+0x54>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4908      	ldr	r1, [pc, #32]	@ (800277c <prvCheckForValidListAndQueue+0x68>)
 800275a:	4618      	mov	r0, r3
 800275c:	f7fe fba4 	bl	8000ea8 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8002760:	f000 f9c2 	bl	8002ae8 <vPortExitCritical>
    }
 8002764:	bf00      	nop
 8002766:	bd80      	pop	{r7, pc}
 8002768:	200001a4 	.word	0x200001a4
 800276c:	20000174 	.word	0x20000174
 8002770:	20000188 	.word	0x20000188
 8002774:	2000019c 	.word	0x2000019c
 8002778:	200001a0 	.word	0x200001a0
 800277c:	08005a64 	.word	0x08005a64

08002780 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8002780:	b480      	push	{r7}
 8002782:	b085      	sub	sp, #20
 8002784:	af00      	add	r7, sp, #0
 8002786:	60f8      	str	r0, [r7, #12]
 8002788:	60b9      	str	r1, [r7, #8]
 800278a:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	3b04      	subs	r3, #4
 8002790:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002798:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	3b04      	subs	r3, #4
 800279e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 80027a0:	68bb      	ldr	r3, [r7, #8]
 80027a2:	f023 0201 	bic.w	r2, r3, #1
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	3b04      	subs	r3, #4
 80027ae:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 80027b0:	4a0c      	ldr	r2, [pc, #48]	@ (80027e4 <pxPortInitialiseStack+0x64>)
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	3b14      	subs	r3, #20
 80027ba:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 80027bc:	687a      	ldr	r2, [r7, #4]
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	3b04      	subs	r3, #4
 80027c6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	f06f 0202 	mvn.w	r2, #2
 80027ce:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	3b20      	subs	r3, #32
 80027d4:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 80027d6:	68fb      	ldr	r3, [r7, #12]
}
 80027d8:	4618      	mov	r0, r3
 80027da:	3714      	adds	r7, #20
 80027dc:	46bd      	mov	sp, r7
 80027de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e2:	4770      	bx	lr
 80027e4:	080027e9 	.word	0x080027e9

080027e8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80027e8:	b480      	push	{r7}
 80027ea:	b085      	sub	sp, #20
 80027ec:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 80027ee:	2300      	movs	r3, #0
 80027f0:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 80027f2:	4b13      	ldr	r3, [pc, #76]	@ (8002840 <prvTaskExitError+0x58>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027fa:	d00b      	beq.n	8002814 <prvTaskExitError+0x2c>
    __asm volatile
 80027fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002800:	f383 8811 	msr	BASEPRI, r3
 8002804:	f3bf 8f6f 	isb	sy
 8002808:	f3bf 8f4f 	dsb	sy
 800280c:	60fb      	str	r3, [r7, #12]
}
 800280e:	bf00      	nop
 8002810:	bf00      	nop
 8002812:	e7fd      	b.n	8002810 <prvTaskExitError+0x28>
    __asm volatile
 8002814:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002818:	f383 8811 	msr	BASEPRI, r3
 800281c:	f3bf 8f6f 	isb	sy
 8002820:	f3bf 8f4f 	dsb	sy
 8002824:	60bb      	str	r3, [r7, #8]
}
 8002826:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8002828:	bf00      	nop
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	2b00      	cmp	r3, #0
 800282e:	d0fc      	beq.n	800282a <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8002830:	bf00      	nop
 8002832:	bf00      	nop
 8002834:	3714      	adds	r7, #20
 8002836:	46bd      	mov	sp, r7
 8002838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283c:	4770      	bx	lr
 800283e:	bf00      	nop
 8002840:	20000004 	.word	0x20000004
	...

08002850 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8002850:	4b07      	ldr	r3, [pc, #28]	@ (8002870 <pxCurrentTCBConst2>)
 8002852:	6819      	ldr	r1, [r3, #0]
 8002854:	6808      	ldr	r0, [r1, #0]
 8002856:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800285a:	f380 8809 	msr	PSP, r0
 800285e:	f3bf 8f6f 	isb	sy
 8002862:	f04f 0000 	mov.w	r0, #0
 8002866:	f380 8811 	msr	BASEPRI, r0
 800286a:	4770      	bx	lr
 800286c:	f3af 8000 	nop.w

08002870 <pxCurrentTCBConst2>:
 8002870:	20000070 	.word	0x20000070
        "   bx r14                          \n"
        "                                   \n"
        "   .align 4                        \n"
        "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
}
 8002874:	bf00      	nop
 8002876:	bf00      	nop

08002878 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8002878:	4808      	ldr	r0, [pc, #32]	@ (800289c <prvPortStartFirstTask+0x24>)
 800287a:	6800      	ldr	r0, [r0, #0]
 800287c:	6800      	ldr	r0, [r0, #0]
 800287e:	f380 8808 	msr	MSP, r0
 8002882:	f04f 0000 	mov.w	r0, #0
 8002886:	f380 8814 	msr	CONTROL, r0
 800288a:	b662      	cpsie	i
 800288c:	b661      	cpsie	f
 800288e:	f3bf 8f4f 	dsb	sy
 8002892:	f3bf 8f6f 	isb	sy
 8002896:	df00      	svc	0
 8002898:	bf00      	nop
 800289a:	0000      	.short	0x0000
 800289c:	e000ed08 	.word	0xe000ed08
        " isb                   \n"
        " svc 0                 \n" /* System call to start first task. */
        " nop                   \n"
        " .ltorg                \n"
        );
}
 80028a0:	bf00      	nop
 80028a2:	bf00      	nop

080028a4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b08c      	sub	sp, #48	@ 0x30
 80028a8:	af00      	add	r7, sp, #0
    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80028aa:	4b69      	ldr	r3, [pc, #420]	@ (8002a50 <xPortStartScheduler+0x1ac>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	4a69      	ldr	r2, [pc, #420]	@ (8002a54 <xPortStartScheduler+0x1b0>)
 80028b0:	4293      	cmp	r3, r2
 80028b2:	d10b      	bne.n	80028cc <xPortStartScheduler+0x28>
    __asm volatile
 80028b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80028b8:	f383 8811 	msr	BASEPRI, r3
 80028bc:	f3bf 8f6f 	isb	sy
 80028c0:	f3bf 8f4f 	dsb	sy
 80028c4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80028c6:	bf00      	nop
 80028c8:	bf00      	nop
 80028ca:	e7fd      	b.n	80028c8 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80028cc:	4b60      	ldr	r3, [pc, #384]	@ (8002a50 <xPortStartScheduler+0x1ac>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4a61      	ldr	r2, [pc, #388]	@ (8002a58 <xPortStartScheduler+0x1b4>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d10b      	bne.n	80028ee <xPortStartScheduler+0x4a>
    __asm volatile
 80028d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80028da:	f383 8811 	msr	BASEPRI, r3
 80028de:	f3bf 8f6f 	isb	sy
 80028e2:	f3bf 8f4f 	dsb	sy
 80028e6:	623b      	str	r3, [r7, #32]
}
 80028e8:	bf00      	nop
 80028ea:	bf00      	nop
 80028ec:	e7fd      	b.n	80028ea <xPortStartScheduler+0x46>
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 80028ee:	4b5b      	ldr	r3, [pc, #364]	@ (8002a5c <xPortStartScheduler+0x1b8>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
         * https://www.FreeRTOS.org/FAQHelp.html.
         *
         * Systems with a configurable address for the interrupt vector table
         * can also encounter assertion failures or even system faults here if
         * VTOR is not set correctly to point to the application's vector table. */
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == vPortSVCHandler );
 80028f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028f6:	332c      	adds	r3, #44	@ 0x2c
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	4a59      	ldr	r2, [pc, #356]	@ (8002a60 <xPortStartScheduler+0x1bc>)
 80028fc:	4293      	cmp	r3, r2
 80028fe:	d00b      	beq.n	8002918 <xPortStartScheduler+0x74>
    __asm volatile
 8002900:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002904:	f383 8811 	msr	BASEPRI, r3
 8002908:	f3bf 8f6f 	isb	sy
 800290c:	f3bf 8f4f 	dsb	sy
 8002910:	61fb      	str	r3, [r7, #28]
}
 8002912:	bf00      	nop
 8002914:	bf00      	nop
 8002916:	e7fd      	b.n	8002914 <xPortStartScheduler+0x70>
        configASSERT( pxVectorTable[ portVECTOR_INDEX_PENDSV ] == xPortPendSVHandler );
 8002918:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800291a:	3338      	adds	r3, #56	@ 0x38
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	4a51      	ldr	r2, [pc, #324]	@ (8002a64 <xPortStartScheduler+0x1c0>)
 8002920:	4293      	cmp	r3, r2
 8002922:	d00b      	beq.n	800293c <xPortStartScheduler+0x98>
    __asm volatile
 8002924:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002928:	f383 8811 	msr	BASEPRI, r3
 800292c:	f3bf 8f6f 	isb	sy
 8002930:	f3bf 8f4f 	dsb	sy
 8002934:	61bb      	str	r3, [r7, #24]
}
 8002936:	bf00      	nop
 8002938:	bf00      	nop
 800293a:	e7fd      	b.n	8002938 <xPortStartScheduler+0x94>
    #endif /* configCHECK_HANDLER_INSTALLATION */

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint8_t ucOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 800293c:	2300      	movs	r3, #0
 800293e:	60bb      	str	r3, [r7, #8]
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8002940:	4b49      	ldr	r3, [pc, #292]	@ (8002a68 <xPortStartScheduler+0x1c4>)
 8002942:	62bb      	str	r3, [r7, #40]	@ 0x28
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ucOriginalPriority = *pucFirstUserPriorityRegister;
 8002944:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002946:	781b      	ldrb	r3, [r3, #0]
 8002948:	b2db      	uxtb	r3, r3
 800294a:	73fb      	strb	r3, [r7, #15]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800294c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800294e:	22ff      	movs	r2, #255	@ 0xff
 8002950:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002952:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002954:	781b      	ldrb	r3, [r3, #0]
 8002956:	b2db      	uxtb	r3, r3
 8002958:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800295a:	79fb      	ldrb	r3, [r7, #7]
 800295c:	b2db      	uxtb	r3, r3
 800295e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002962:	b2da      	uxtb	r2, r3
 8002964:	4b41      	ldr	r3, [pc, #260]	@ (8002a6c <xPortStartScheduler+0x1c8>)
 8002966:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 8002968:	4b40      	ldr	r3, [pc, #256]	@ (8002a6c <xPortStartScheduler+0x1c8>)
 800296a:	781b      	ldrb	r3, [r3, #0]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d10b      	bne.n	8002988 <xPortStartScheduler+0xe4>
    __asm volatile
 8002970:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002974:	f383 8811 	msr	BASEPRI, r3
 8002978:	f3bf 8f6f 	isb	sy
 800297c:	f3bf 8f4f 	dsb	sy
 8002980:	617b      	str	r3, [r7, #20]
}
 8002982:	bf00      	nop
 8002984:	bf00      	nop
 8002986:	e7fd      	b.n	8002984 <xPortStartScheduler+0xe0>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 8002988:	79fb      	ldrb	r3, [r7, #7]
 800298a:	b2db      	uxtb	r3, r3
 800298c:	43db      	mvns	r3, r3
 800298e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002992:	2b00      	cmp	r3, #0
 8002994:	d013      	beq.n	80029be <xPortStartScheduler+0x11a>
    __asm volatile
 8002996:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800299a:	f383 8811 	msr	BASEPRI, r3
 800299e:	f3bf 8f6f 	isb	sy
 80029a2:	f3bf 8f4f 	dsb	sy
 80029a6:	613b      	str	r3, [r7, #16]
}
 80029a8:	bf00      	nop
 80029aa:	bf00      	nop
 80029ac:	e7fd      	b.n	80029aa <xPortStartScheduler+0x106>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 80029ae:	68bb      	ldr	r3, [r7, #8]
 80029b0:	3301      	adds	r3, #1
 80029b2:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80029b4:	79fb      	ldrb	r3, [r7, #7]
 80029b6:	b2db      	uxtb	r3, r3
 80029b8:	005b      	lsls	r3, r3, #1
 80029ba:	b2db      	uxtb	r3, r3
 80029bc:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80029be:	79fb      	ldrb	r3, [r7, #7]
 80029c0:	b2db      	uxtb	r3, r3
 80029c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029c6:	2b80      	cmp	r3, #128	@ 0x80
 80029c8:	d0f1      	beq.n	80029ae <xPortStartScheduler+0x10a>
        }

        if( ulImplementedPrioBits == 8 )
 80029ca:	68bb      	ldr	r3, [r7, #8]
 80029cc:	2b08      	cmp	r3, #8
 80029ce:	d103      	bne.n	80029d8 <xPortStartScheduler+0x134>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 80029d0:	4b27      	ldr	r3, [pc, #156]	@ (8002a70 <xPortStartScheduler+0x1cc>)
 80029d2:	2200      	movs	r2, #0
 80029d4:	601a      	str	r2, [r3, #0]
 80029d6:	e004      	b.n	80029e2 <xPortStartScheduler+0x13e>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	f1c3 0307 	rsb	r3, r3, #7
 80029de:	4a24      	ldr	r2, [pc, #144]	@ (8002a70 <xPortStartScheduler+0x1cc>)
 80029e0:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80029e2:	4b23      	ldr	r3, [pc, #140]	@ (8002a70 <xPortStartScheduler+0x1cc>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	021b      	lsls	r3, r3, #8
 80029e8:	4a21      	ldr	r2, [pc, #132]	@ (8002a70 <xPortStartScheduler+0x1cc>)
 80029ea:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80029ec:	4b20      	ldr	r3, [pc, #128]	@ (8002a70 <xPortStartScheduler+0x1cc>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80029f4:	4a1e      	ldr	r2, [pc, #120]	@ (8002a70 <xPortStartScheduler+0x1cc>)
 80029f6:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ucOriginalPriority;
 80029f8:	7bfb      	ldrb	r3, [r7, #15]
 80029fa:	b2da      	uxtb	r2, r3
 80029fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029fe:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8002a00:	4b1c      	ldr	r3, [pc, #112]	@ (8002a74 <xPortStartScheduler+0x1d0>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4a1b      	ldr	r2, [pc, #108]	@ (8002a74 <xPortStartScheduler+0x1d0>)
 8002a06:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002a0a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8002a0c:	4b19      	ldr	r3, [pc, #100]	@ (8002a74 <xPortStartScheduler+0x1d0>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4a18      	ldr	r2, [pc, #96]	@ (8002a74 <xPortStartScheduler+0x1d0>)
 8002a12:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002a16:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR2_REG = 0;
 8002a18:	4b17      	ldr	r3, [pc, #92]	@ (8002a78 <xPortStartScheduler+0x1d4>)
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8002a1e:	f000 f8e5 	bl	8002bec <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8002a22:	4b16      	ldr	r3, [pc, #88]	@ (8002a7c <xPortStartScheduler+0x1d8>)
 8002a24:	2200      	movs	r2, #0
 8002a26:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8002a28:	f000 f904 	bl	8002c34 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8002a2c:	4b14      	ldr	r3, [pc, #80]	@ (8002a80 <xPortStartScheduler+0x1dc>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4a13      	ldr	r2, [pc, #76]	@ (8002a80 <xPortStartScheduler+0x1dc>)
 8002a32:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8002a36:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8002a38:	f7ff ff1e 	bl	8002878 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8002a3c:	f7fe ff1a 	bl	8001874 <vTaskSwitchContext>
    prvTaskExitError();
 8002a40:	f7ff fed2 	bl	80027e8 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8002a44:	2300      	movs	r3, #0
}
 8002a46:	4618      	mov	r0, r3
 8002a48:	3730      	adds	r7, #48	@ 0x30
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}
 8002a4e:	bf00      	nop
 8002a50:	e000ed00 	.word	0xe000ed00
 8002a54:	410fc271 	.word	0x410fc271
 8002a58:	410fc270 	.word	0x410fc270
 8002a5c:	e000ed08 	.word	0xe000ed08
 8002a60:	08002851 	.word	0x08002851
 8002a64:	08002b41 	.word	0x08002b41
 8002a68:	e000e400 	.word	0xe000e400
 8002a6c:	200001b0 	.word	0x200001b0
 8002a70:	200001b4 	.word	0x200001b4
 8002a74:	e000ed20 	.word	0xe000ed20
 8002a78:	e000ed1c 	.word	0xe000ed1c
 8002a7c:	20000004 	.word	0x20000004
 8002a80:	e000ef34 	.word	0xe000ef34

08002a84 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8002a84:	b480      	push	{r7}
 8002a86:	b083      	sub	sp, #12
 8002a88:	af00      	add	r7, sp, #0
    __asm volatile
 8002a8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a8e:	f383 8811 	msr	BASEPRI, r3
 8002a92:	f3bf 8f6f 	isb	sy
 8002a96:	f3bf 8f4f 	dsb	sy
 8002a9a:	607b      	str	r3, [r7, #4]
}
 8002a9c:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8002a9e:	4b10      	ldr	r3, [pc, #64]	@ (8002ae0 <vPortEnterCritical+0x5c>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	3301      	adds	r3, #1
 8002aa4:	4a0e      	ldr	r2, [pc, #56]	@ (8002ae0 <vPortEnterCritical+0x5c>)
 8002aa6:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8002aa8:	4b0d      	ldr	r3, [pc, #52]	@ (8002ae0 <vPortEnterCritical+0x5c>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	2b01      	cmp	r3, #1
 8002aae:	d110      	bne.n	8002ad2 <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8002ab0:	4b0c      	ldr	r3, [pc, #48]	@ (8002ae4 <vPortEnterCritical+0x60>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	b2db      	uxtb	r3, r3
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d00b      	beq.n	8002ad2 <vPortEnterCritical+0x4e>
    __asm volatile
 8002aba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002abe:	f383 8811 	msr	BASEPRI, r3
 8002ac2:	f3bf 8f6f 	isb	sy
 8002ac6:	f3bf 8f4f 	dsb	sy
 8002aca:	603b      	str	r3, [r7, #0]
}
 8002acc:	bf00      	nop
 8002ace:	bf00      	nop
 8002ad0:	e7fd      	b.n	8002ace <vPortEnterCritical+0x4a>
    }
}
 8002ad2:	bf00      	nop
 8002ad4:	370c      	adds	r7, #12
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002adc:	4770      	bx	lr
 8002ade:	bf00      	nop
 8002ae0:	20000004 	.word	0x20000004
 8002ae4:	e000ed04 	.word	0xe000ed04

08002ae8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8002ae8:	b480      	push	{r7}
 8002aea:	b083      	sub	sp, #12
 8002aec:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8002aee:	4b12      	ldr	r3, [pc, #72]	@ (8002b38 <vPortExitCritical+0x50>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d10b      	bne.n	8002b0e <vPortExitCritical+0x26>
    __asm volatile
 8002af6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002afa:	f383 8811 	msr	BASEPRI, r3
 8002afe:	f3bf 8f6f 	isb	sy
 8002b02:	f3bf 8f4f 	dsb	sy
 8002b06:	607b      	str	r3, [r7, #4]
}
 8002b08:	bf00      	nop
 8002b0a:	bf00      	nop
 8002b0c:	e7fd      	b.n	8002b0a <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8002b0e:	4b0a      	ldr	r3, [pc, #40]	@ (8002b38 <vPortExitCritical+0x50>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	3b01      	subs	r3, #1
 8002b14:	4a08      	ldr	r2, [pc, #32]	@ (8002b38 <vPortExitCritical+0x50>)
 8002b16:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8002b18:	4b07      	ldr	r3, [pc, #28]	@ (8002b38 <vPortExitCritical+0x50>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d105      	bne.n	8002b2c <vPortExitCritical+0x44>
 8002b20:	2300      	movs	r3, #0
 8002b22:	603b      	str	r3, [r7, #0]
    __asm volatile
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	f383 8811 	msr	BASEPRI, r3
}
 8002b2a:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8002b2c:	bf00      	nop
 8002b2e:	370c      	adds	r7, #12
 8002b30:	46bd      	mov	sp, r7
 8002b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b36:	4770      	bx	lr
 8002b38:	20000004 	.word	0x20000004
 8002b3c:	00000000 	.word	0x00000000

08002b40 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8002b40:	f3ef 8009 	mrs	r0, PSP
 8002b44:	f3bf 8f6f 	isb	sy
 8002b48:	4b15      	ldr	r3, [pc, #84]	@ (8002ba0 <pxCurrentTCBConst>)
 8002b4a:	681a      	ldr	r2, [r3, #0]
 8002b4c:	f01e 0f10 	tst.w	lr, #16
 8002b50:	bf08      	it	eq
 8002b52:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8002b56:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b5a:	6010      	str	r0, [r2, #0]
 8002b5c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8002b60:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8002b64:	f380 8811 	msr	BASEPRI, r0
 8002b68:	f3bf 8f4f 	dsb	sy
 8002b6c:	f3bf 8f6f 	isb	sy
 8002b70:	f7fe fe80 	bl	8001874 <vTaskSwitchContext>
 8002b74:	f04f 0000 	mov.w	r0, #0
 8002b78:	f380 8811 	msr	BASEPRI, r0
 8002b7c:	bc09      	pop	{r0, r3}
 8002b7e:	6819      	ldr	r1, [r3, #0]
 8002b80:	6808      	ldr	r0, [r1, #0]
 8002b82:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b86:	f01e 0f10 	tst.w	lr, #16
 8002b8a:	bf08      	it	eq
 8002b8c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8002b90:	f380 8809 	msr	PSP, r0
 8002b94:	f3bf 8f6f 	isb	sy
 8002b98:	4770      	bx	lr
 8002b9a:	bf00      	nop
 8002b9c:	f3af 8000 	nop.w

08002ba0 <pxCurrentTCBConst>:
 8002ba0:	20000070 	.word	0x20000070
        "                                       \n"
        "   .align 4                            \n"
        "pxCurrentTCBConst: .word pxCurrentTCB  \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8002ba4:	bf00      	nop
 8002ba6:	bf00      	nop

08002ba8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b082      	sub	sp, #8
 8002bac:	af00      	add	r7, sp, #0
    __asm volatile
 8002bae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002bb2:	f383 8811 	msr	BASEPRI, r3
 8002bb6:	f3bf 8f6f 	isb	sy
 8002bba:	f3bf 8f4f 	dsb	sy
 8002bbe:	607b      	str	r3, [r7, #4]
}
 8002bc0:	bf00      	nop
     * known. */
    portDISABLE_INTERRUPTS();
    traceISR_ENTER();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8002bc2:	f7fe fd3d 	bl	8001640 <xTaskIncrementTick>
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d003      	beq.n	8002bd4 <SysTick_Handler+0x2c>
        {
            traceISR_EXIT_TO_SCHEDULER();

            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8002bcc:	4b06      	ldr	r3, [pc, #24]	@ (8002be8 <SysTick_Handler+0x40>)
 8002bce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002bd2:	601a      	str	r2, [r3, #0]
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	603b      	str	r3, [r7, #0]
    __asm volatile
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	f383 8811 	msr	BASEPRI, r3
}
 8002bde:	bf00      	nop
        {
            traceISR_EXIT();
        }
    }
    portENABLE_INTERRUPTS();
}
 8002be0:	bf00      	nop
 8002be2:	3708      	adds	r7, #8
 8002be4:	46bd      	mov	sp, r7
 8002be6:	bd80      	pop	{r7, pc}
 8002be8:	e000ed04 	.word	0xe000ed04

08002bec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8002bec:	b480      	push	{r7}
 8002bee:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8002bf0:	4b0b      	ldr	r3, [pc, #44]	@ (8002c20 <vPortSetupTimerInterrupt+0x34>)
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002bf6:	4b0b      	ldr	r3, [pc, #44]	@ (8002c24 <vPortSetupTimerInterrupt+0x38>)
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8002bfc:	4b0a      	ldr	r3, [pc, #40]	@ (8002c28 <vPortSetupTimerInterrupt+0x3c>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4a0a      	ldr	r2, [pc, #40]	@ (8002c2c <vPortSetupTimerInterrupt+0x40>)
 8002c02:	fba2 2303 	umull	r2, r3, r2, r3
 8002c06:	099b      	lsrs	r3, r3, #6
 8002c08:	4a09      	ldr	r2, [pc, #36]	@ (8002c30 <vPortSetupTimerInterrupt+0x44>)
 8002c0a:	3b01      	subs	r3, #1
 8002c0c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8002c0e:	4b04      	ldr	r3, [pc, #16]	@ (8002c20 <vPortSetupTimerInterrupt+0x34>)
 8002c10:	2207      	movs	r2, #7
 8002c12:	601a      	str	r2, [r3, #0]
}
 8002c14:	bf00      	nop
 8002c16:	46bd      	mov	sp, r7
 8002c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1c:	4770      	bx	lr
 8002c1e:	bf00      	nop
 8002c20:	e000e010 	.word	0xe000e010
 8002c24:	e000e018 	.word	0xe000e018
 8002c28:	20000008 	.word	0x20000008
 8002c2c:	10624dd3 	.word	0x10624dd3
 8002c30:	e000e014 	.word	0xe000e014

08002c34 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8002c34:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8002c44 <vPortEnableVFP+0x10>
 8002c38:	6801      	ldr	r1, [r0, #0]
 8002c3a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8002c3e:	6001      	str	r1, [r0, #0]
 8002c40:	4770      	bx	lr
 8002c42:	0000      	.short	0x0000
 8002c44:	e000ed88 	.word	0xe000ed88
        "   orr r1, r1, #( 0xf << 20 )  \n" /* Enable CP10 and CP11 coprocessors, then save back. */
        "   str r1, [r0]                \n"
        "   bx r14                      \n"
        "   .ltorg                      \n"
    );
}
 8002c48:	bf00      	nop
 8002c4a:	bf00      	nop

08002c4c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 8002c4c:	b480      	push	{r7}
 8002c4e:	b085      	sub	sp, #20
 8002c50:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8002c52:	f3ef 8305 	mrs	r3, IPSR
 8002c56:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	2b0f      	cmp	r3, #15
 8002c5c:	d915      	bls.n	8002c8a <vPortValidateInterruptPriority+0x3e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8002c5e:	4a18      	ldr	r2, [pc, #96]	@ (8002cc0 <vPortValidateInterruptPriority+0x74>)
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	4413      	add	r3, r2
 8002c64:	781b      	ldrb	r3, [r3, #0]
 8002c66:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8002c68:	4b16      	ldr	r3, [pc, #88]	@ (8002cc4 <vPortValidateInterruptPriority+0x78>)
 8002c6a:	781b      	ldrb	r3, [r3, #0]
 8002c6c:	7afa      	ldrb	r2, [r7, #11]
 8002c6e:	429a      	cmp	r2, r3
 8002c70:	d20b      	bcs.n	8002c8a <vPortValidateInterruptPriority+0x3e>
    __asm volatile
 8002c72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c76:	f383 8811 	msr	BASEPRI, r3
 8002c7a:	f3bf 8f6f 	isb	sy
 8002c7e:	f3bf 8f4f 	dsb	sy
 8002c82:	607b      	str	r3, [r7, #4]
}
 8002c84:	bf00      	nop
 8002c86:	bf00      	nop
 8002c88:	e7fd      	b.n	8002c86 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8002c8a:	4b0f      	ldr	r3, [pc, #60]	@ (8002cc8 <vPortValidateInterruptPriority+0x7c>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002c92:	4b0e      	ldr	r3, [pc, #56]	@ (8002ccc <vPortValidateInterruptPriority+0x80>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	429a      	cmp	r2, r3
 8002c98:	d90b      	bls.n	8002cb2 <vPortValidateInterruptPriority+0x66>
    __asm volatile
 8002c9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c9e:	f383 8811 	msr	BASEPRI, r3
 8002ca2:	f3bf 8f6f 	isb	sy
 8002ca6:	f3bf 8f4f 	dsb	sy
 8002caa:	603b      	str	r3, [r7, #0]
}
 8002cac:	bf00      	nop
 8002cae:	bf00      	nop
 8002cb0:	e7fd      	b.n	8002cae <vPortValidateInterruptPriority+0x62>
    }
 8002cb2:	bf00      	nop
 8002cb4:	3714      	adds	r7, #20
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbc:	4770      	bx	lr
 8002cbe:	bf00      	nop
 8002cc0:	e000e3f0 	.word	0xe000e3f0
 8002cc4:	200001b0 	.word	0x200001b0
 8002cc8:	e000ed0c 	.word	0xe000ed0c
 8002ccc:	200001b4 	.word	0x200001b4

08002cd0 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b08e      	sub	sp, #56	@ 0x38
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8002cd8:	2300      	movs	r3, #0
 8002cda:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size_t xAdditionalRequiredSize;

    if( xWantedSize > 0 )
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d022      	beq.n	8002d28 <pvPortMalloc+0x58>
    {
        /* The wanted size must be increased so it can contain a BlockLink_t
         * structure in addition to the requested amount of bytes. */
        if( heapADD_WILL_OVERFLOW( xWantedSize, xHeapStructSize ) == 0 )
 8002ce2:	2308      	movs	r3, #8
 8002ce4:	43db      	mvns	r3, r3
 8002ce6:	687a      	ldr	r2, [r7, #4]
 8002ce8:	429a      	cmp	r2, r3
 8002cea:	d81b      	bhi.n	8002d24 <pvPortMalloc+0x54>
        {
            xWantedSize += xHeapStructSize;
 8002cec:	2208      	movs	r2, #8
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	4413      	add	r3, r2
 8002cf2:	607b      	str	r3, [r7, #4]

            /* Ensure that blocks are always aligned to the required number
             * of bytes. */
            if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	f003 0307 	and.w	r3, r3, #7
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d014      	beq.n	8002d28 <pvPortMalloc+0x58>
            {
                /* Byte alignment required. */
                xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	f003 0307 	and.w	r3, r3, #7
 8002d04:	f1c3 0308 	rsb	r3, r3, #8
 8002d08:	62bb      	str	r3, [r7, #40]	@ 0x28

                if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8002d0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d0c:	43db      	mvns	r3, r3
 8002d0e:	687a      	ldr	r2, [r7, #4]
 8002d10:	429a      	cmp	r2, r3
 8002d12:	d804      	bhi.n	8002d1e <pvPortMalloc+0x4e>
                {
                    xWantedSize += xAdditionalRequiredSize;
 8002d14:	687a      	ldr	r2, [r7, #4]
 8002d16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d18:	4413      	add	r3, r2
 8002d1a:	607b      	str	r3, [r7, #4]
 8002d1c:	e004      	b.n	8002d28 <pvPortMalloc+0x58>
                }
                else
                {
                    xWantedSize = 0;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	607b      	str	r3, [r7, #4]
 8002d22:	e001      	b.n	8002d28 <pvPortMalloc+0x58>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            xWantedSize = 0;
 8002d24:	2300      	movs	r3, #0
 8002d26:	607b      	str	r3, [r7, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    vTaskSuspendAll();
 8002d28:	f7fe fb58 	bl	80013dc <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8002d2c:	4b7a      	ldr	r3, [pc, #488]	@ (8002f18 <pvPortMalloc+0x248>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d101      	bne.n	8002d38 <pvPortMalloc+0x68>
        {
            prvHeapInit();
 8002d34:	f000 f978 	bl	8003028 <prvHeapInit>

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	f2c0 80d3 	blt.w	8002ee6 <pvPortMalloc+0x216>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	f000 80cf 	beq.w	8002ee6 <pvPortMalloc+0x216>
 8002d48:	4b74      	ldr	r3, [pc, #464]	@ (8002f1c <pvPortMalloc+0x24c>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	687a      	ldr	r2, [r7, #4]
 8002d4e:	429a      	cmp	r2, r3
 8002d50:	f200 80c9 	bhi.w	8002ee6 <pvPortMalloc+0x216>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8002d54:	4b72      	ldr	r3, [pc, #456]	@ (8002f20 <pvPortMalloc+0x250>)
 8002d56:	633b      	str	r3, [r7, #48]	@ 0x30
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 8002d58:	4b71      	ldr	r3, [pc, #452]	@ (8002f20 <pvPortMalloc+0x250>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	637b      	str	r3, [r7, #52]	@ 0x34
                heapVALIDATE_BLOCK_POINTER( pxBlock );
 8002d5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d60:	4a70      	ldr	r2, [pc, #448]	@ (8002f24 <pvPortMalloc+0x254>)
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d305      	bcc.n	8002d72 <pvPortMalloc+0xa2>
 8002d66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d68:	4a6f      	ldr	r2, [pc, #444]	@ (8002f28 <pvPortMalloc+0x258>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d801      	bhi.n	8002d72 <pvPortMalloc+0xa2>
 8002d6e:	2301      	movs	r3, #1
 8002d70:	e000      	b.n	8002d74 <pvPortMalloc+0xa4>
 8002d72:	2300      	movs	r3, #0
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d129      	bne.n	8002dcc <pvPortMalloc+0xfc>
    __asm volatile
 8002d78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d7c:	f383 8811 	msr	BASEPRI, r3
 8002d80:	f3bf 8f6f 	isb	sy
 8002d84:	f3bf 8f4f 	dsb	sy
 8002d88:	623b      	str	r3, [r7, #32]
}
 8002d8a:	bf00      	nop
 8002d8c:	bf00      	nop
 8002d8e:	e7fd      	b.n	8002d8c <pvPortMalloc+0xbc>

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
                {
                    pxPreviousBlock = pxBlock;
 8002d90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d92:	633b      	str	r3, [r7, #48]	@ 0x30
                    pxBlock = heapPROTECT_BLOCK_POINTER( pxBlock->pxNextFreeBlock );
 8002d94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	637b      	str	r3, [r7, #52]	@ 0x34
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
 8002d9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d9c:	4a61      	ldr	r2, [pc, #388]	@ (8002f24 <pvPortMalloc+0x254>)
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d305      	bcc.n	8002dae <pvPortMalloc+0xde>
 8002da2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002da4:	4a60      	ldr	r2, [pc, #384]	@ (8002f28 <pvPortMalloc+0x258>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d801      	bhi.n	8002dae <pvPortMalloc+0xde>
 8002daa:	2301      	movs	r3, #1
 8002dac:	e000      	b.n	8002db0 <pvPortMalloc+0xe0>
 8002dae:	2300      	movs	r3, #0
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d10b      	bne.n	8002dcc <pvPortMalloc+0xfc>
    __asm volatile
 8002db4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002db8:	f383 8811 	msr	BASEPRI, r3
 8002dbc:	f3bf 8f6f 	isb	sy
 8002dc0:	f3bf 8f4f 	dsb	sy
 8002dc4:	61fb      	str	r3, [r7, #28]
}
 8002dc6:	bf00      	nop
 8002dc8:	bf00      	nop
 8002dca:	e7fd      	b.n	8002dc8 <pvPortMalloc+0xf8>
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 8002dcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	687a      	ldr	r2, [r7, #4]
 8002dd2:	429a      	cmp	r2, r3
 8002dd4:	d903      	bls.n	8002dde <pvPortMalloc+0x10e>
 8002dd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d1d8      	bne.n	8002d90 <pvPortMalloc+0xc0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8002dde:	4b4e      	ldr	r3, [pc, #312]	@ (8002f18 <pvPortMalloc+0x248>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002de4:	429a      	cmp	r2, r3
 8002de6:	d07e      	beq.n	8002ee6 <pvPortMalloc+0x216>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxPreviousBlock->pxNextFreeBlock ) ) + xHeapStructSize );
 8002de8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	2208      	movs	r2, #8
 8002dee:	4413      	add	r3, r2
 8002df0:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    heapVALIDATE_BLOCK_POINTER( pvReturn );
 8002df2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002df4:	4a4b      	ldr	r2, [pc, #300]	@ (8002f24 <pvPortMalloc+0x254>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d305      	bcc.n	8002e06 <pvPortMalloc+0x136>
 8002dfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dfc:	4a4a      	ldr	r2, [pc, #296]	@ (8002f28 <pvPortMalloc+0x258>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d801      	bhi.n	8002e06 <pvPortMalloc+0x136>
 8002e02:	2301      	movs	r3, #1
 8002e04:	e000      	b.n	8002e08 <pvPortMalloc+0x138>
 8002e06:	2300      	movs	r3, #0
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d10b      	bne.n	8002e24 <pvPortMalloc+0x154>
    __asm volatile
 8002e0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e10:	f383 8811 	msr	BASEPRI, r3
 8002e14:	f3bf 8f6f 	isb	sy
 8002e18:	f3bf 8f4f 	dsb	sy
 8002e1c:	61bb      	str	r3, [r7, #24]
}
 8002e1e:	bf00      	nop
 8002e20:	bf00      	nop
 8002e22:	e7fd      	b.n	8002e20 <pvPortMalloc+0x150>

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002e24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e26:	681a      	ldr	r2, [r3, #0]
 8002e28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e2a:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );
 8002e2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e2e:	685b      	ldr	r3, [r3, #4]
 8002e30:	687a      	ldr	r2, [r7, #4]
 8002e32:	429a      	cmp	r2, r3
 8002e34:	d90b      	bls.n	8002e4e <pvPortMalloc+0x17e>
    __asm volatile
 8002e36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e3a:	f383 8811 	msr	BASEPRI, r3
 8002e3e:	f3bf 8f6f 	isb	sy
 8002e42:	f3bf 8f4f 	dsb	sy
 8002e46:	617b      	str	r3, [r7, #20]
}
 8002e48:	bf00      	nop
 8002e4a:	bf00      	nop
 8002e4c:	e7fd      	b.n	8002e4a <pvPortMalloc+0x17a>

                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8002e4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e50:	685a      	ldr	r2, [r3, #4]
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	1ad2      	subs	r2, r2, r3
 8002e56:	2308      	movs	r3, #8
 8002e58:	005b      	lsls	r3, r3, #1
 8002e5a:	429a      	cmp	r2, r3
 8002e5c:	d924      	bls.n	8002ea8 <pvPortMalloc+0x1d8>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8002e5e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	4413      	add	r3, r2
 8002e64:	627b      	str	r3, [r7, #36]	@ 0x24
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e68:	f003 0307 	and.w	r3, r3, #7
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d00b      	beq.n	8002e88 <pvPortMalloc+0x1b8>
    __asm volatile
 8002e70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e74:	f383 8811 	msr	BASEPRI, r3
 8002e78:	f3bf 8f6f 	isb	sy
 8002e7c:	f3bf 8f4f 	dsb	sy
 8002e80:	613b      	str	r3, [r7, #16]
}
 8002e82:	bf00      	nop
 8002e84:	bf00      	nop
 8002e86:	e7fd      	b.n	8002e84 <pvPortMalloc+0x1b4>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8002e88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e8a:	685a      	ldr	r2, [r3, #4]
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	1ad2      	subs	r2, r2, r3
 8002e90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e92:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8002e94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e96:	687a      	ldr	r2, [r7, #4]
 8002e98:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        pxNewBlockLink->pxNextFreeBlock = pxPreviousBlock->pxNextFreeBlock;
 8002e9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ea0:	601a      	str	r2, [r3, #0]
                        pxPreviousBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxNewBlockLink );
 8002ea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ea4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ea6:	601a      	str	r2, [r3, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002ea8:	4b1c      	ldr	r3, [pc, #112]	@ (8002f1c <pvPortMalloc+0x24c>)
 8002eaa:	681a      	ldr	r2, [r3, #0]
 8002eac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002eae:	685b      	ldr	r3, [r3, #4]
 8002eb0:	1ad3      	subs	r3, r2, r3
 8002eb2:	4a1a      	ldr	r2, [pc, #104]	@ (8002f1c <pvPortMalloc+0x24c>)
 8002eb4:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002eb6:	4b19      	ldr	r3, [pc, #100]	@ (8002f1c <pvPortMalloc+0x24c>)
 8002eb8:	681a      	ldr	r2, [r3, #0]
 8002eba:	4b1c      	ldr	r3, [pc, #112]	@ (8002f2c <pvPortMalloc+0x25c>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	429a      	cmp	r2, r3
 8002ec0:	d203      	bcs.n	8002eca <pvPortMalloc+0x1fa>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8002ec2:	4b16      	ldr	r3, [pc, #88]	@ (8002f1c <pvPortMalloc+0x24c>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	4a19      	ldr	r2, [pc, #100]	@ (8002f2c <pvPortMalloc+0x25c>)
 8002ec8:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8002eca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002ed2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ed4:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8002ed6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ed8:	2200      	movs	r2, #0
 8002eda:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8002edc:	4b14      	ldr	r3, [pc, #80]	@ (8002f30 <pvPortMalloc+0x260>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	3301      	adds	r3, #1
 8002ee2:	4a13      	ldr	r2, [pc, #76]	@ (8002f30 <pvPortMalloc+0x260>)
 8002ee4:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8002ee6:	f7fe fa87 	bl	80013f8 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8002eea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002eec:	f003 0307 	and.w	r3, r3, #7
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d00b      	beq.n	8002f0c <pvPortMalloc+0x23c>
    __asm volatile
 8002ef4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ef8:	f383 8811 	msr	BASEPRI, r3
 8002efc:	f3bf 8f6f 	isb	sy
 8002f00:	f3bf 8f4f 	dsb	sy
 8002f04:	60fb      	str	r3, [r7, #12]
}
 8002f06:	bf00      	nop
 8002f08:	bf00      	nop
 8002f0a:	e7fd      	b.n	8002f08 <pvPortMalloc+0x238>
    return pvReturn;
 8002f0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8002f0e:	4618      	mov	r0, r3
 8002f10:	3738      	adds	r7, #56	@ 0x38
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bd80      	pop	{r7, pc}
 8002f16:	bf00      	nop
 8002f18:	20012dc0 	.word	0x20012dc0
 8002f1c:	20012dc4 	.word	0x20012dc4
 8002f20:	20012db8 	.word	0x20012db8
 8002f24:	200001b8 	.word	0x200001b8
 8002f28:	20012db7 	.word	0x20012db7
 8002f2c:	20012dc8 	.word	0x20012dc8
 8002f30:	20012dcc 	.word	0x20012dcc

08002f34 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b088      	sub	sp, #32
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	61fb      	str	r3, [r7, #28]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d064      	beq.n	8003010 <vPortFree+0xdc>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8002f46:	2308      	movs	r3, #8
 8002f48:	425b      	negs	r3, r3
 8002f4a:	69fa      	ldr	r2, [r7, #28]
 8002f4c:	4413      	add	r3, r2
 8002f4e:	61fb      	str	r3, [r7, #28]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8002f50:	69fb      	ldr	r3, [r7, #28]
 8002f52:	61bb      	str	r3, [r7, #24]

        heapVALIDATE_BLOCK_POINTER( pxLink );
 8002f54:	69bb      	ldr	r3, [r7, #24]
 8002f56:	4a30      	ldr	r2, [pc, #192]	@ (8003018 <vPortFree+0xe4>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d305      	bcc.n	8002f68 <vPortFree+0x34>
 8002f5c:	69bb      	ldr	r3, [r7, #24]
 8002f5e:	4a2f      	ldr	r2, [pc, #188]	@ (800301c <vPortFree+0xe8>)
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d801      	bhi.n	8002f68 <vPortFree+0x34>
 8002f64:	2301      	movs	r3, #1
 8002f66:	e000      	b.n	8002f6a <vPortFree+0x36>
 8002f68:	2300      	movs	r3, #0
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d10b      	bne.n	8002f86 <vPortFree+0x52>
    __asm volatile
 8002f6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f72:	f383 8811 	msr	BASEPRI, r3
 8002f76:	f3bf 8f6f 	isb	sy
 8002f7a:	f3bf 8f4f 	dsb	sy
 8002f7e:	617b      	str	r3, [r7, #20]
}
 8002f80:	bf00      	nop
 8002f82:	bf00      	nop
 8002f84:	e7fd      	b.n	8002f82 <vPortFree+0x4e>
        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8002f86:	69bb      	ldr	r3, [r7, #24]
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	db0b      	blt.n	8002fa6 <vPortFree+0x72>
    __asm volatile
 8002f8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f92:	f383 8811 	msr	BASEPRI, r3
 8002f96:	f3bf 8f6f 	isb	sy
 8002f9a:	f3bf 8f4f 	dsb	sy
 8002f9e:	613b      	str	r3, [r7, #16]
}
 8002fa0:	bf00      	nop
 8002fa2:	bf00      	nop
 8002fa4:	e7fd      	b.n	8002fa2 <vPortFree+0x6e>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8002fa6:	69bb      	ldr	r3, [r7, #24]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d00b      	beq.n	8002fc6 <vPortFree+0x92>
    __asm volatile
 8002fae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002fb2:	f383 8811 	msr	BASEPRI, r3
 8002fb6:	f3bf 8f6f 	isb	sy
 8002fba:	f3bf 8f4f 	dsb	sy
 8002fbe:	60fb      	str	r3, [r7, #12]
}
 8002fc0:	bf00      	nop
 8002fc2:	bf00      	nop
 8002fc4:	e7fd      	b.n	8002fc2 <vPortFree+0x8e>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8002fc6:	69bb      	ldr	r3, [r7, #24]
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	0fdb      	lsrs	r3, r3, #31
 8002fcc:	f003 0301 	and.w	r3, r3, #1
 8002fd0:	b2db      	uxtb	r3, r3
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d01c      	beq.n	8003010 <vPortFree+0xdc>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8002fd6:	69bb      	ldr	r3, [r7, #24]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d118      	bne.n	8003010 <vPortFree+0xdc>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8002fde:	69bb      	ldr	r3, [r7, #24]
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002fe6:	69bb      	ldr	r3, [r7, #24]
 8002fe8:	605a      	str	r2, [r3, #4]
                        ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                    }
                }
                #endif

                vTaskSuspendAll();
 8002fea:	f7fe f9f7 	bl	80013dc <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8002fee:	69bb      	ldr	r3, [r7, #24]
 8002ff0:	685a      	ldr	r2, [r3, #4]
 8002ff2:	4b0b      	ldr	r3, [pc, #44]	@ (8003020 <vPortFree+0xec>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4413      	add	r3, r2
 8002ff8:	4a09      	ldr	r2, [pc, #36]	@ (8003020 <vPortFree+0xec>)
 8002ffa:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002ffc:	69b8      	ldr	r0, [r7, #24]
 8002ffe:	f000 f86d 	bl	80030dc <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8003002:	4b08      	ldr	r3, [pc, #32]	@ (8003024 <vPortFree+0xf0>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	3301      	adds	r3, #1
 8003008:	4a06      	ldr	r2, [pc, #24]	@ (8003024 <vPortFree+0xf0>)
 800300a:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 800300c:	f7fe f9f4 	bl	80013f8 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8003010:	bf00      	nop
 8003012:	3720      	adds	r7, #32
 8003014:	46bd      	mov	sp, r7
 8003016:	bd80      	pop	{r7, pc}
 8003018:	200001b8 	.word	0x200001b8
 800301c:	20012db7 	.word	0x20012db7
 8003020:	20012dc4 	.word	0x20012dc4
 8003024:	20012dd0 	.word	0x20012dd0

08003028 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8003028:	b480      	push	{r7}
 800302a:	b085      	sub	sp, #20
 800302c:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    portPOINTER_SIZE_TYPE uxStartAddress, uxEndAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800302e:	f44f 3396 	mov.w	r3, #76800	@ 0x12c00
 8003032:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxStartAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8003034:	4b24      	ldr	r3, [pc, #144]	@ (80030c8 <prvHeapInit+0xa0>)
 8003036:	60fb      	str	r3, [r7, #12]

    if( ( uxStartAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	f003 0307 	and.w	r3, r3, #7
 800303e:	2b00      	cmp	r3, #0
 8003040:	d00c      	beq.n	800305c <prvHeapInit+0x34>
    {
        uxStartAddress += ( portBYTE_ALIGNMENT - 1 );
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	3307      	adds	r3, #7
 8003046:	60fb      	str	r3, [r7, #12]
        uxStartAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	f023 0307 	bic.w	r3, r3, #7
 800304e:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= ( size_t ) ( uxStartAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 8003050:	68ba      	ldr	r2, [r7, #8]
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	1ad3      	subs	r3, r2, r3
 8003056:	4a1c      	ldr	r2, [pc, #112]	@ (80030c8 <prvHeapInit+0xa0>)
 8003058:	4413      	add	r3, r2
 800305a:	60bb      	str	r3, [r7, #8]
    }
    #endif

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	4a1b      	ldr	r2, [pc, #108]	@ (80030cc <prvHeapInit+0xa4>)
 8003060:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8003062:	4b1a      	ldr	r3, [pc, #104]	@ (80030cc <prvHeapInit+0xa4>)
 8003064:	2200      	movs	r2, #0
 8003066:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxEndAddress = uxStartAddress + ( portPOINTER_SIZE_TYPE ) xTotalHeapSize;
 8003068:	68fa      	ldr	r2, [r7, #12]
 800306a:	68bb      	ldr	r3, [r7, #8]
 800306c:	4413      	add	r3, r2
 800306e:	607b      	str	r3, [r7, #4]
    uxEndAddress -= ( portPOINTER_SIZE_TYPE ) xHeapStructSize;
 8003070:	2208      	movs	r2, #8
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	1a9b      	subs	r3, r3, r2
 8003076:	607b      	str	r3, [r7, #4]
    uxEndAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	f023 0307 	bic.w	r3, r3, #7
 800307e:	607b      	str	r3, [r7, #4]
    pxEnd = ( BlockLink_t * ) uxEndAddress;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	4a13      	ldr	r2, [pc, #76]	@ (80030d0 <prvHeapInit+0xa8>)
 8003084:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8003086:	4b12      	ldr	r3, [pc, #72]	@ (80030d0 <prvHeapInit+0xa8>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	2200      	movs	r2, #0
 800308c:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 800308e:	4b10      	ldr	r3, [pc, #64]	@ (80030d0 <prvHeapInit+0xa8>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	2200      	movs	r2, #0
 8003094:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) uxStartAddress;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	687a      	ldr	r2, [r7, #4]
 800309e:	1ad2      	subs	r2, r2, r3
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 80030a4:	4b0a      	ldr	r3, [pc, #40]	@ (80030d0 <prvHeapInit+0xa8>)
 80030a6:	681a      	ldr	r2, [r3, #0]
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	4a08      	ldr	r2, [pc, #32]	@ (80030d4 <prvHeapInit+0xac>)
 80030b2:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	4a07      	ldr	r2, [pc, #28]	@ (80030d8 <prvHeapInit+0xb0>)
 80030ba:	6013      	str	r3, [r2, #0]
}
 80030bc:	bf00      	nop
 80030be:	3714      	adds	r7, #20
 80030c0:	46bd      	mov	sp, r7
 80030c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c6:	4770      	bx	lr
 80030c8:	200001b8 	.word	0x200001b8
 80030cc:	20012db8 	.word	0x20012db8
 80030d0:	20012dc0 	.word	0x20012dc0
 80030d4:	20012dc8 	.word	0x20012dc8
 80030d8:	20012dc4 	.word	0x20012dc4

080030dc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 80030dc:	b480      	push	{r7}
 80030de:	b087      	sub	sp, #28
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 80030e4:	4b36      	ldr	r3, [pc, #216]	@ (80031c0 <prvInsertBlockIntoFreeList+0xe4>)
 80030e6:	617b      	str	r3, [r7, #20]
 80030e8:	e002      	b.n	80030f0 <prvInsertBlockIntoFreeList+0x14>
 80030ea:	697b      	ldr	r3, [r7, #20]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	617b      	str	r3, [r7, #20]
 80030f0:	697b      	ldr	r3, [r7, #20]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	687a      	ldr	r2, [r7, #4]
 80030f6:	429a      	cmp	r2, r3
 80030f8:	d8f7      	bhi.n	80030ea <prvInsertBlockIntoFreeList+0xe>
    {
        /* Nothing to do here, just iterate to the right position. */
    }

    if( pxIterator != &xStart )
 80030fa:	697b      	ldr	r3, [r7, #20]
 80030fc:	4a30      	ldr	r2, [pc, #192]	@ (80031c0 <prvInsertBlockIntoFreeList+0xe4>)
 80030fe:	4293      	cmp	r3, r2
 8003100:	d018      	beq.n	8003134 <prvInsertBlockIntoFreeList+0x58>
    {
        heapVALIDATE_BLOCK_POINTER( pxIterator );
 8003102:	697b      	ldr	r3, [r7, #20]
 8003104:	4a2f      	ldr	r2, [pc, #188]	@ (80031c4 <prvInsertBlockIntoFreeList+0xe8>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d305      	bcc.n	8003116 <prvInsertBlockIntoFreeList+0x3a>
 800310a:	697b      	ldr	r3, [r7, #20]
 800310c:	4a2e      	ldr	r2, [pc, #184]	@ (80031c8 <prvInsertBlockIntoFreeList+0xec>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d801      	bhi.n	8003116 <prvInsertBlockIntoFreeList+0x3a>
 8003112:	2301      	movs	r3, #1
 8003114:	e000      	b.n	8003118 <prvInsertBlockIntoFreeList+0x3c>
 8003116:	2300      	movs	r3, #0
 8003118:	2b00      	cmp	r3, #0
 800311a:	d10b      	bne.n	8003134 <prvInsertBlockIntoFreeList+0x58>
    __asm volatile
 800311c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003120:	f383 8811 	msr	BASEPRI, r3
 8003124:	f3bf 8f6f 	isb	sy
 8003128:	f3bf 8f4f 	dsb	sy
 800312c:	60fb      	str	r3, [r7, #12]
}
 800312e:	bf00      	nop
 8003130:	bf00      	nop
 8003132:	e7fd      	b.n	8003130 <prvInsertBlockIntoFreeList+0x54>
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8003134:	697b      	ldr	r3, [r7, #20]
 8003136:	613b      	str	r3, [r7, #16]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003138:	697b      	ldr	r3, [r7, #20]
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	693a      	ldr	r2, [r7, #16]
 800313e:	4413      	add	r3, r2
 8003140:	687a      	ldr	r2, [r7, #4]
 8003142:	429a      	cmp	r2, r3
 8003144:	d108      	bne.n	8003158 <prvInsertBlockIntoFreeList+0x7c>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003146:	697b      	ldr	r3, [r7, #20]
 8003148:	685a      	ldr	r2, [r3, #4]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	441a      	add	r2, r3
 8003150:	697b      	ldr	r3, [r7, #20]
 8003152:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8003154:	697b      	ldr	r3, [r7, #20]
 8003156:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	613b      	str	r3, [r7, #16]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	685b      	ldr	r3, [r3, #4]
 8003160:	693a      	ldr	r2, [r7, #16]
 8003162:	441a      	add	r2, r3
 8003164:	697b      	ldr	r3, [r7, #20]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	429a      	cmp	r2, r3
 800316a:	d118      	bne.n	800319e <prvInsertBlockIntoFreeList+0xc2>
    {
        if( heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) != pxEnd )
 800316c:	697b      	ldr	r3, [r7, #20]
 800316e:	681a      	ldr	r2, [r3, #0]
 8003170:	4b16      	ldr	r3, [pc, #88]	@ (80031cc <prvInsertBlockIntoFreeList+0xf0>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	429a      	cmp	r2, r3
 8003176:	d00d      	beq.n	8003194 <prvInsertBlockIntoFreeList+0xb8>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->xBlockSize;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	685a      	ldr	r2, [r3, #4]
 800317c:	697b      	ldr	r3, [r7, #20]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	441a      	add	r2, r3
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 8003188:	697b      	ldr	r3, [r7, #20]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	681a      	ldr	r2, [r3, #0]
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	601a      	str	r2, [r3, #0]
 8003192:	e008      	b.n	80031a6 <prvInsertBlockIntoFreeList+0xca>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 8003194:	4b0d      	ldr	r3, [pc, #52]	@ (80031cc <prvInsertBlockIntoFreeList+0xf0>)
 8003196:	681a      	ldr	r2, [r3, #0]
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	601a      	str	r2, [r3, #0]
 800319c:	e003      	b.n	80031a6 <prvInsertBlockIntoFreeList+0xca>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800319e:	697b      	ldr	r3, [r7, #20]
 80031a0:	681a      	ldr	r2, [r3, #0]
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80031a6:	697a      	ldr	r2, [r7, #20]
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	429a      	cmp	r2, r3
 80031ac:	d002      	beq.n	80031b4 <prvInsertBlockIntoFreeList+0xd8>
    {
        pxIterator->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxBlockToInsert );
 80031ae:	697b      	ldr	r3, [r7, #20]
 80031b0:	687a      	ldr	r2, [r7, #4]
 80031b2:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80031b4:	bf00      	nop
 80031b6:	371c      	adds	r7, #28
 80031b8:	46bd      	mov	sp, r7
 80031ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031be:	4770      	bx	lr
 80031c0:	20012db8 	.word	0x20012db8
 80031c4:	200001b8 	.word	0x200001b8
 80031c8:	20012db7 	.word	0x20012db7
 80031cc:	20012dc0 	.word	0x20012dc0

080031d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b082      	sub	sp, #8
 80031d4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80031d6:	f000 fbb7 	bl	8003948 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80031da:	f000 f82d 	bl	8003238 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80031de:	f000 f90d 	bl	80033fc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80031e2:	f000 f8e1 	bl	80033a8 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 80031e6:	f000 f891 	bl	800330c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  /* Before a semaphore is used it must be explicitly created.
     In this example a counting semaphore is created to have a maximum
     count value of 10, and an initial count value of 0 */
  xCountingSemaphore = xSemaphoreCreateCounting( 10, 0 );
 80031ea:	2100      	movs	r1, #0
 80031ec:	200a      	movs	r0, #10
 80031ee:	f7fd fafb 	bl	80007e8 <xQueueCreateCountingSemaphore>
 80031f2:	4603      	mov	r3, r0
 80031f4:	4a0c      	ldr	r2, [pc, #48]	@ (8003228 <main+0x58>)
 80031f6:	6013      	str	r3, [r2, #0]

  /* check the semaphore was created successfully */
  if ( xCountingSemaphore != NULL )
 80031f8:	4b0b      	ldr	r3, [pc, #44]	@ (8003228 <main+0x58>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d010      	beq.n	8003222 <main+0x52>
    /* Create the 'handler' task, which is the task to which interrupt processing
       is deferred. This is the task that will be synchronized with the interrupt.
       (The handler task must be created with a high priority to ensure it runs
       immediately after the interrupt exits. But since this is the only task
       running for this example, then a priority of 1 is chosen) */
    xTaskCreate( vHandlerTask, "Handler", 1000, NULL, 1, NULL );
 8003200:	2300      	movs	r3, #0
 8003202:	9301      	str	r3, [sp, #4]
 8003204:	2301      	movs	r3, #1
 8003206:	9300      	str	r3, [sp, #0]
 8003208:	2300      	movs	r3, #0
 800320a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800320e:	4907      	ldr	r1, [pc, #28]	@ (800322c <main+0x5c>)
 8003210:	4807      	ldr	r0, [pc, #28]	@ (8003230 <main+0x60>)
 8003212:	f7fd ff09 	bl	8001028 <xTaskCreate>

    /* start the TIM3 in interrupt mode */
    HAL_TIM_Base_Start_IT( &htim3 );
 8003216:	4807      	ldr	r0, [pc, #28]	@ (8003234 <main+0x64>)
 8003218:	f001 fba4 	bl	8004964 <HAL_TIM_Base_Start_IT>

    /* start the scheduler */
    vTaskStartScheduler();
 800321c:	f7fe f89a 	bl	8001354 <vTaskStartScheduler>

  /* If all is well, main() will not reach here because the scheduler will now
     be running the created tasks.
     If main() does reach here, then there was not enough heap memory to create either
     the idle or timer tasks */
  while (1)
 8003220:	bf00      	nop
 8003222:	bf00      	nop
 8003224:	e7fd      	b.n	8003222 <main+0x52>
 8003226:	bf00      	nop
 8003228:	20012e64 	.word	0x20012e64
 800322c:	08005a6c 	.word	0x08005a6c
 8003230:	08003559 	.word	0x08003559
 8003234:	20012dd4 	.word	0x20012dd4

08003238 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b094      	sub	sp, #80	@ 0x50
 800323c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800323e:	f107 0320 	add.w	r3, r7, #32
 8003242:	2230      	movs	r2, #48	@ 0x30
 8003244:	2100      	movs	r1, #0
 8003246:	4618      	mov	r0, r3
 8003248:	f002 fbbe 	bl	80059c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800324c:	f107 030c 	add.w	r3, r7, #12
 8003250:	2200      	movs	r2, #0
 8003252:	601a      	str	r2, [r3, #0]
 8003254:	605a      	str	r2, [r3, #4]
 8003256:	609a      	str	r2, [r3, #8]
 8003258:	60da      	str	r2, [r3, #12]
 800325a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800325c:	2300      	movs	r3, #0
 800325e:	60bb      	str	r3, [r7, #8]
 8003260:	4b28      	ldr	r3, [pc, #160]	@ (8003304 <SystemClock_Config+0xcc>)
 8003262:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003264:	4a27      	ldr	r2, [pc, #156]	@ (8003304 <SystemClock_Config+0xcc>)
 8003266:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800326a:	6413      	str	r3, [r2, #64]	@ 0x40
 800326c:	4b25      	ldr	r3, [pc, #148]	@ (8003304 <SystemClock_Config+0xcc>)
 800326e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003270:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003274:	60bb      	str	r3, [r7, #8]
 8003276:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003278:	2300      	movs	r3, #0
 800327a:	607b      	str	r3, [r7, #4]
 800327c:	4b22      	ldr	r3, [pc, #136]	@ (8003308 <SystemClock_Config+0xd0>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	4a21      	ldr	r2, [pc, #132]	@ (8003308 <SystemClock_Config+0xd0>)
 8003282:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003286:	6013      	str	r3, [r2, #0]
 8003288:	4b1f      	ldr	r3, [pc, #124]	@ (8003308 <SystemClock_Config+0xd0>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003290:	607b      	str	r3, [r7, #4]
 8003292:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003294:	2302      	movs	r3, #2
 8003296:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003298:	2301      	movs	r3, #1
 800329a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800329c:	2310      	movs	r3, #16
 800329e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80032a0:	2302      	movs	r3, #2
 80032a2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80032a4:	2300      	movs	r3, #0
 80032a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80032a8:	2308      	movs	r3, #8
 80032aa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 80032ac:	2332      	movs	r3, #50	@ 0x32
 80032ae:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80032b0:	2304      	movs	r3, #4
 80032b2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80032b4:	2307      	movs	r3, #7
 80032b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80032b8:	f107 0320 	add.w	r3, r7, #32
 80032bc:	4618      	mov	r0, r3
 80032be:	f000 fe37 	bl	8003f30 <HAL_RCC_OscConfig>
 80032c2:	4603      	mov	r3, r0
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d001      	beq.n	80032cc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80032c8:	f000 f9b8 	bl	800363c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80032cc:	230f      	movs	r3, #15
 80032ce:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80032d0:	2302      	movs	r3, #2
 80032d2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80032d4:	2300      	movs	r3, #0
 80032d6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80032d8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80032dc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80032de:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80032e2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80032e4:	f107 030c 	add.w	r3, r7, #12
 80032e8:	2100      	movs	r1, #0
 80032ea:	4618      	mov	r0, r3
 80032ec:	f001 f898 	bl	8004420 <HAL_RCC_ClockConfig>
 80032f0:	4603      	mov	r3, r0
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d001      	beq.n	80032fa <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80032f6:	f000 f9a1 	bl	800363c <Error_Handler>
  }
}
 80032fa:	bf00      	nop
 80032fc:	3750      	adds	r7, #80	@ 0x50
 80032fe:	46bd      	mov	sp, r7
 8003300:	bd80      	pop	{r7, pc}
 8003302:	bf00      	nop
 8003304:	40023800 	.word	0x40023800
 8003308:	40007000 	.word	0x40007000

0800330c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b086      	sub	sp, #24
 8003310:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003312:	f107 0308 	add.w	r3, r7, #8
 8003316:	2200      	movs	r2, #0
 8003318:	601a      	str	r2, [r3, #0]
 800331a:	605a      	str	r2, [r3, #4]
 800331c:	609a      	str	r2, [r3, #8]
 800331e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003320:	463b      	mov	r3, r7
 8003322:	2200      	movs	r2, #0
 8003324:	601a      	str	r2, [r3, #0]
 8003326:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003328:	4b1d      	ldr	r3, [pc, #116]	@ (80033a0 <MX_TIM3_Init+0x94>)
 800332a:	4a1e      	ldr	r2, [pc, #120]	@ (80033a4 <MX_TIM3_Init+0x98>)
 800332c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 12499;
 800332e:	4b1c      	ldr	r3, [pc, #112]	@ (80033a0 <MX_TIM3_Init+0x94>)
 8003330:	f243 02d3 	movw	r2, #12499	@ 0x30d3
 8003334:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003336:	4b1a      	ldr	r3, [pc, #104]	@ (80033a0 <MX_TIM3_Init+0x94>)
 8003338:	2200      	movs	r2, #0
 800333a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 499;
 800333c:	4b18      	ldr	r3, [pc, #96]	@ (80033a0 <MX_TIM3_Init+0x94>)
 800333e:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8003342:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003344:	4b16      	ldr	r3, [pc, #88]	@ (80033a0 <MX_TIM3_Init+0x94>)
 8003346:	2200      	movs	r2, #0
 8003348:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800334a:	4b15      	ldr	r3, [pc, #84]	@ (80033a0 <MX_TIM3_Init+0x94>)
 800334c:	2280      	movs	r2, #128	@ 0x80
 800334e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003350:	4813      	ldr	r0, [pc, #76]	@ (80033a0 <MX_TIM3_Init+0x94>)
 8003352:	f001 fab7 	bl	80048c4 <HAL_TIM_Base_Init>
 8003356:	4603      	mov	r3, r0
 8003358:	2b00      	cmp	r3, #0
 800335a:	d001      	beq.n	8003360 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 800335c:	f000 f96e 	bl	800363c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003360:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003364:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003366:	f107 0308 	add.w	r3, r7, #8
 800336a:	4619      	mov	r1, r3
 800336c:	480c      	ldr	r0, [pc, #48]	@ (80033a0 <MX_TIM3_Init+0x94>)
 800336e:	f001 fc59 	bl	8004c24 <HAL_TIM_ConfigClockSource>
 8003372:	4603      	mov	r3, r0
 8003374:	2b00      	cmp	r3, #0
 8003376:	d001      	beq.n	800337c <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8003378:	f000 f960 	bl	800363c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800337c:	2300      	movs	r3, #0
 800337e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003380:	2300      	movs	r3, #0
 8003382:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003384:	463b      	mov	r3, r7
 8003386:	4619      	mov	r1, r3
 8003388:	4805      	ldr	r0, [pc, #20]	@ (80033a0 <MX_TIM3_Init+0x94>)
 800338a:	f001 fe81 	bl	8005090 <HAL_TIMEx_MasterConfigSynchronization>
 800338e:	4603      	mov	r3, r0
 8003390:	2b00      	cmp	r3, #0
 8003392:	d001      	beq.n	8003398 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8003394:	f000 f952 	bl	800363c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003398:	bf00      	nop
 800339a:	3718      	adds	r7, #24
 800339c:	46bd      	mov	sp, r7
 800339e:	bd80      	pop	{r7, pc}
 80033a0:	20012dd4 	.word	0x20012dd4
 80033a4:	40000400 	.word	0x40000400

080033a8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80033ac:	4b11      	ldr	r3, [pc, #68]	@ (80033f4 <MX_USART2_UART_Init+0x4c>)
 80033ae:	4a12      	ldr	r2, [pc, #72]	@ (80033f8 <MX_USART2_UART_Init+0x50>)
 80033b0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80033b2:	4b10      	ldr	r3, [pc, #64]	@ (80033f4 <MX_USART2_UART_Init+0x4c>)
 80033b4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80033b8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80033ba:	4b0e      	ldr	r3, [pc, #56]	@ (80033f4 <MX_USART2_UART_Init+0x4c>)
 80033bc:	2200      	movs	r2, #0
 80033be:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80033c0:	4b0c      	ldr	r3, [pc, #48]	@ (80033f4 <MX_USART2_UART_Init+0x4c>)
 80033c2:	2200      	movs	r2, #0
 80033c4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80033c6:	4b0b      	ldr	r3, [pc, #44]	@ (80033f4 <MX_USART2_UART_Init+0x4c>)
 80033c8:	2200      	movs	r2, #0
 80033ca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80033cc:	4b09      	ldr	r3, [pc, #36]	@ (80033f4 <MX_USART2_UART_Init+0x4c>)
 80033ce:	220c      	movs	r2, #12
 80033d0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80033d2:	4b08      	ldr	r3, [pc, #32]	@ (80033f4 <MX_USART2_UART_Init+0x4c>)
 80033d4:	2200      	movs	r2, #0
 80033d6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80033d8:	4b06      	ldr	r3, [pc, #24]	@ (80033f4 <MX_USART2_UART_Init+0x4c>)
 80033da:	2200      	movs	r2, #0
 80033dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80033de:	4805      	ldr	r0, [pc, #20]	@ (80033f4 <MX_USART2_UART_Init+0x4c>)
 80033e0:	f001 fee6 	bl	80051b0 <HAL_UART_Init>
 80033e4:	4603      	mov	r3, r0
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d001      	beq.n	80033ee <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80033ea:	f000 f927 	bl	800363c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80033ee:	bf00      	nop
 80033f0:	bd80      	pop	{r7, pc}
 80033f2:	bf00      	nop
 80033f4:	20012e1c 	.word	0x20012e1c
 80033f8:	40004400 	.word	0x40004400

080033fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b08a      	sub	sp, #40	@ 0x28
 8003400:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003402:	f107 0314 	add.w	r3, r7, #20
 8003406:	2200      	movs	r2, #0
 8003408:	601a      	str	r2, [r3, #0]
 800340a:	605a      	str	r2, [r3, #4]
 800340c:	609a      	str	r2, [r3, #8]
 800340e:	60da      	str	r2, [r3, #12]
 8003410:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003412:	2300      	movs	r3, #0
 8003414:	613b      	str	r3, [r7, #16]
 8003416:	4b3b      	ldr	r3, [pc, #236]	@ (8003504 <MX_GPIO_Init+0x108>)
 8003418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800341a:	4a3a      	ldr	r2, [pc, #232]	@ (8003504 <MX_GPIO_Init+0x108>)
 800341c:	f043 0301 	orr.w	r3, r3, #1
 8003420:	6313      	str	r3, [r2, #48]	@ 0x30
 8003422:	4b38      	ldr	r3, [pc, #224]	@ (8003504 <MX_GPIO_Init+0x108>)
 8003424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003426:	f003 0301 	and.w	r3, r3, #1
 800342a:	613b      	str	r3, [r7, #16]
 800342c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800342e:	2300      	movs	r3, #0
 8003430:	60fb      	str	r3, [r7, #12]
 8003432:	4b34      	ldr	r3, [pc, #208]	@ (8003504 <MX_GPIO_Init+0x108>)
 8003434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003436:	4a33      	ldr	r2, [pc, #204]	@ (8003504 <MX_GPIO_Init+0x108>)
 8003438:	f043 0302 	orr.w	r3, r3, #2
 800343c:	6313      	str	r3, [r2, #48]	@ 0x30
 800343e:	4b31      	ldr	r3, [pc, #196]	@ (8003504 <MX_GPIO_Init+0x108>)
 8003440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003442:	f003 0302 	and.w	r3, r3, #2
 8003446:	60fb      	str	r3, [r7, #12]
 8003448:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800344a:	2300      	movs	r3, #0
 800344c:	60bb      	str	r3, [r7, #8]
 800344e:	4b2d      	ldr	r3, [pc, #180]	@ (8003504 <MX_GPIO_Init+0x108>)
 8003450:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003452:	4a2c      	ldr	r2, [pc, #176]	@ (8003504 <MX_GPIO_Init+0x108>)
 8003454:	f043 0308 	orr.w	r3, r3, #8
 8003458:	6313      	str	r3, [r2, #48]	@ 0x30
 800345a:	4b2a      	ldr	r3, [pc, #168]	@ (8003504 <MX_GPIO_Init+0x108>)
 800345c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800345e:	f003 0308 	and.w	r3, r3, #8
 8003462:	60bb      	str	r3, [r7, #8]
 8003464:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003466:	2300      	movs	r3, #0
 8003468:	607b      	str	r3, [r7, #4]
 800346a:	4b26      	ldr	r3, [pc, #152]	@ (8003504 <MX_GPIO_Init+0x108>)
 800346c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800346e:	4a25      	ldr	r2, [pc, #148]	@ (8003504 <MX_GPIO_Init+0x108>)
 8003470:	f043 0304 	orr.w	r3, r3, #4
 8003474:	6313      	str	r3, [r2, #48]	@ 0x30
 8003476:	4b23      	ldr	r3, [pc, #140]	@ (8003504 <MX_GPIO_Init+0x108>)
 8003478:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800347a:	f003 0304 	and.w	r3, r3, #4
 800347e:	607b      	str	r3, [r7, #4]
 8003480:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin, GPIO_PIN_RESET);
 8003482:	2200      	movs	r2, #0
 8003484:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8003488:	481f      	ldr	r0, [pc, #124]	@ (8003508 <MX_GPIO_Init+0x10c>)
 800348a:	f000 fd1d 	bl	8003ec8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800348e:	2301      	movs	r3, #1
 8003490:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003492:	2300      	movs	r3, #0
 8003494:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003496:	2300      	movs	r3, #0
 8003498:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800349a:	f107 0314 	add.w	r3, r7, #20
 800349e:	4619      	mov	r1, r3
 80034a0:	481a      	ldr	r0, [pc, #104]	@ (800350c <MX_GPIO_Init+0x110>)
 80034a2:	f000 fb75 	bl	8003b90 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80034a6:	2304      	movs	r3, #4
 80034a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80034aa:	2300      	movs	r3, #0
 80034ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034ae:	2300      	movs	r3, #0
 80034b0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80034b2:	f107 0314 	add.w	r3, r7, #20
 80034b6:	4619      	mov	r1, r3
 80034b8:	4815      	ldr	r0, [pc, #84]	@ (8003510 <MX_GPIO_Init+0x114>)
 80034ba:	f000 fb69 	bl	8003b90 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin;
 80034be:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80034c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80034c4:	2301      	movs	r3, #1
 80034c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034c8:	2300      	movs	r3, #0
 80034ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034cc:	2300      	movs	r3, #0
 80034ce:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80034d0:	f107 0314 	add.w	r3, r7, #20
 80034d4:	4619      	mov	r1, r3
 80034d6:	480c      	ldr	r0, [pc, #48]	@ (8003508 <MX_GPIO_Init+0x10c>)
 80034d8:	f000 fb5a 	bl	8003b90 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_MCK_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin;
 80034dc:	2380      	movs	r3, #128	@ 0x80
 80034de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034e0:	2302      	movs	r3, #2
 80034e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034e4:	2300      	movs	r3, #0
 80034e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034e8:	2300      	movs	r3, #0
 80034ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80034ec:	2306      	movs	r3, #6
 80034ee:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(I2S3_MCK_GPIO_Port, &GPIO_InitStruct);
 80034f0:	f107 0314 	add.w	r3, r7, #20
 80034f4:	4619      	mov	r1, r3
 80034f6:	4807      	ldr	r0, [pc, #28]	@ (8003514 <MX_GPIO_Init+0x118>)
 80034f8:	f000 fb4a 	bl	8003b90 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80034fc:	bf00      	nop
 80034fe:	3728      	adds	r7, #40	@ 0x28
 8003500:	46bd      	mov	sp, r7
 8003502:	bd80      	pop	{r7, pc}
 8003504:	40023800 	.word	0x40023800
 8003508:	40020c00 	.word	0x40020c00
 800350c:	40020000 	.word	0x40020000
 8003510:	40020400 	.word	0x40020400
 8003514:	40020800 	.word	0x40020800

08003518 <UART2_Print_Text>:

/* USER CODE BEGIN 4 */
void UART2_Print_Text( UART_HandleTypeDef *huart, const char *text )
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b084      	sub	sp, #16
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
 8003520:	6039      	str	r1, [r7, #0]
  uint8_t character;

  /* loop through the string until null character found */
  for ( character = 0; text[ character ] != '\0'; character++ )
 8003522:	2300      	movs	r3, #0
 8003524:	73fb      	strb	r3, [r7, #15]
 8003526:	e00b      	b.n	8003540 <UART2_Print_Text+0x28>
  {
    /* transmit current character over UART */
    HAL_UART_Transmit( huart, ( const uint8_t* ) &text[ character ], 1, 5000 );
 8003528:	7bfb      	ldrb	r3, [r7, #15]
 800352a:	683a      	ldr	r2, [r7, #0]
 800352c:	18d1      	adds	r1, r2, r3
 800352e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003532:	2201      	movs	r2, #1
 8003534:	6878      	ldr	r0, [r7, #4]
 8003536:	f001 fe8b 	bl	8005250 <HAL_UART_Transmit>
  for ( character = 0; text[ character ] != '\0'; character++ )
 800353a:	7bfb      	ldrb	r3, [r7, #15]
 800353c:	3301      	adds	r3, #1
 800353e:	73fb      	strb	r3, [r7, #15]
 8003540:	7bfb      	ldrb	r3, [r7, #15]
 8003542:	683a      	ldr	r2, [r7, #0]
 8003544:	4413      	add	r3, r2
 8003546:	781b      	ldrb	r3, [r3, #0]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d1ed      	bne.n	8003528 <UART2_Print_Text+0x10>
  }
}
 800354c:	bf00      	nop
 800354e:	bf00      	nop
 8003550:	3710      	adds	r7, #16
 8003552:	46bd      	mov	sp, r7
 8003554:	bd80      	pop	{r7, pc}
	...

08003558 <vHandlerTask>:

static void vHandlerTask( void *pvParameters )
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b084      	sub	sp, #16
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
  /* xMaxExpectedBlockTime holds the maximum time expected between two interrupts */
  const TickType_t xMaxExpectedBlockTime = pdMS_TO_TICKS( 600 );
 8003560:	f44f 7316 	mov.w	r3, #600	@ 0x258
 8003564:	60fb      	str	r3, [r7, #12]
  {
    /* The semaphore is 'given' by the TIM3 timeout interrupt.
       Wait a maximum of xMaxExpectedBlockTime ticks for the next interrupt.
       Use the semaphore to wait for the event. The semaphore was created before
       the scheduler was started so before this task ran for the first time */
    if ( xSemaphoreTake( xCountingSemaphore, xMaxExpectedBlockTime ) == pdPASS )
 8003566:	4b09      	ldr	r3, [pc, #36]	@ (800358c <vHandlerTask+0x34>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	68f9      	ldr	r1, [r7, #12]
 800356c:	4618      	mov	r0, r3
 800356e:	f7fd faf5 	bl	8000b5c <xQueueSemaphoreTake>
 8003572:	4603      	mov	r3, r0
 8003574:	2b01      	cmp	r3, #1
 8003576:	d104      	bne.n	8003582 <vHandlerTask+0x2a>
    {
      /* The semaphore was obtained (the event must have occurred).
         Process the event (in this case, just print out a message) */
      UART2_Print_Text( &huart2, "Handler task - Processing event.\r\n" );
 8003578:	4905      	ldr	r1, [pc, #20]	@ (8003590 <vHandlerTask+0x38>)
 800357a:	4806      	ldr	r0, [pc, #24]	@ (8003594 <vHandlerTask+0x3c>)
 800357c:	f7ff ffcc 	bl	8003518 <UART2_Print_Text>
 8003580:	e7f1      	b.n	8003566 <vHandlerTask+0xe>
    }
    else
    {
      /* An event was not received within the expected time.
         Indicate this by printing out an error message */
      UART2_Print_Text( &huart2, "Handler task - Error.\r\n" );
 8003582:	4905      	ldr	r1, [pc, #20]	@ (8003598 <vHandlerTask+0x40>)
 8003584:	4803      	ldr	r0, [pc, #12]	@ (8003594 <vHandlerTask+0x3c>)
 8003586:	f7ff ffc7 	bl	8003518 <UART2_Print_Text>
    if ( xSemaphoreTake( xCountingSemaphore, xMaxExpectedBlockTime ) == pdPASS )
 800358a:	e7ec      	b.n	8003566 <vHandlerTask+0xe>
 800358c:	20012e64 	.word	0x20012e64
 8003590:	08005a74 	.word	0x08005a74
 8003594:	20012e1c 	.word	0x20012e1c
 8003598:	08005a98 	.word	0x08005a98

0800359c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b084      	sub	sp, #16
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
  BaseType_t xHigherPriorityTaskWoken;

  /* The xHigherPriorityTaskWoken parameter must be initialized to pdFALSE
     as it will get set to pdTRUE inside the interrupt safe API function
     if a context switch is required */
  xHigherPriorityTaskWoken = pdFALSE;
 80035a4:	2300      	movs	r3, #0
 80035a6:	60fb      	str	r3, [r7, #12]

  if ( htim->Instance == TIM3 )
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4a1c      	ldr	r2, [pc, #112]	@ (8003620 <HAL_TIM_PeriodElapsedCallback+0x84>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d12b      	bne.n	800360a <HAL_TIM_PeriodElapsedCallback+0x6e>
  {
    /* used for debugging purposes (check TIM3 period via a logic analyzer) */
    HAL_GPIO_TogglePin( GPIOD, GPIO_PIN_12 );
 80035b2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80035b6:	481b      	ldr	r0, [pc, #108]	@ (8003624 <HAL_TIM_PeriodElapsedCallback+0x88>)
 80035b8:	f000 fc9f 	bl	8003efa <HAL_GPIO_TogglePin>

    /* print out a message */
    UART2_Print_Text( &huart2, "\r\nISR Handler - About to give a semaphore(s).\r\n" );
 80035bc:	491a      	ldr	r1, [pc, #104]	@ (8003628 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80035be:	481b      	ldr	r0, [pc, #108]	@ (800362c <HAL_TIM_PeriodElapsedCallback+0x90>)
 80035c0:	f7ff ffaa 	bl	8003518 <UART2_Print_Text>
       semaphore latches the events to allow the task to which interrupts are
       deferred to process them in turn, without events getting lost. This
       simulates multiple interrupts being received by the processor, even
       though in this case the events are simulated within a single interrupt
       occurrence */
    xSemaphoreGiveFromISR( xCountingSemaphore, &xHigherPriorityTaskWoken );
 80035c4:	4b1a      	ldr	r3, [pc, #104]	@ (8003630 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f107 020c 	add.w	r2, r7, #12
 80035cc:	4611      	mov	r1, r2
 80035ce:	4618      	mov	r0, r3
 80035d0:	f7fd f939 	bl	8000846 <xQueueGiveFromISR>
    xSemaphoreGiveFromISR( xCountingSemaphore, &xHigherPriorityTaskWoken );
 80035d4:	4b16      	ldr	r3, [pc, #88]	@ (8003630 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f107 020c 	add.w	r2, r7, #12
 80035dc:	4611      	mov	r1, r2
 80035de:	4618      	mov	r0, r3
 80035e0:	f7fd f931 	bl	8000846 <xQueueGiveFromISR>
    xSemaphoreGiveFromISR( xCountingSemaphore, &xHigherPriorityTaskWoken );
 80035e4:	4b12      	ldr	r3, [pc, #72]	@ (8003630 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f107 020c 	add.w	r2, r7, #12
 80035ec:	4611      	mov	r1, r2
 80035ee:	4618      	mov	r0, r3
 80035f0:	f7fd f929 	bl	8000846 <xQueueGiveFromISR>
    /* Pass the xHigherPriorityTaskWoken value into portYIELD_FROM_ISR():
       - If xHigherPriorityTaskWoken was set to pdTRUE inside xSemaphoreGiveFromISR(),
         then calling portYIELD_FROM_ISR() will request a context switch.
       - If xHigherPriorityTaskWoken is still pdFALSE then calling portYIELD_FROM_ISR()
         will have no effect */
    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d007      	beq.n	800360a <HAL_TIM_PeriodElapsedCallback+0x6e>
 80035fa:	4b0e      	ldr	r3, [pc, #56]	@ (8003634 <HAL_TIM_PeriodElapsedCallback+0x98>)
 80035fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003600:	601a      	str	r2, [r3, #0]
 8003602:	f3bf 8f4f 	dsb	sy
 8003606:	f3bf 8f6f 	isb	sy
  }
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4a0a      	ldr	r2, [pc, #40]	@ (8003638 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d101      	bne.n	8003618 <HAL_TIM_PeriodElapsedCallback+0x7c>
    HAL_IncTick();
 8003614:	f000 f9ba 	bl	800398c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003618:	bf00      	nop
 800361a:	3710      	adds	r7, #16
 800361c:	46bd      	mov	sp, r7
 800361e:	bd80      	pop	{r7, pc}
 8003620:	40000400 	.word	0x40000400
 8003624:	40020c00 	.word	0x40020c00
 8003628:	08005ab0 	.word	0x08005ab0
 800362c:	20012e1c 	.word	0x20012e1c
 8003630:	20012e64 	.word	0x20012e64
 8003634:	e000ed04 	.word	0xe000ed04
 8003638:	40001000 	.word	0x40001000

0800363c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800363c:	b480      	push	{r7}
 800363e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003640:	b672      	cpsid	i
}
 8003642:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003644:	bf00      	nop
 8003646:	e7fd      	b.n	8003644 <Error_Handler+0x8>

08003648 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003648:	b480      	push	{r7}
 800364a:	b083      	sub	sp, #12
 800364c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800364e:	2300      	movs	r3, #0
 8003650:	607b      	str	r3, [r7, #4]
 8003652:	4b10      	ldr	r3, [pc, #64]	@ (8003694 <HAL_MspInit+0x4c>)
 8003654:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003656:	4a0f      	ldr	r2, [pc, #60]	@ (8003694 <HAL_MspInit+0x4c>)
 8003658:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800365c:	6453      	str	r3, [r2, #68]	@ 0x44
 800365e:	4b0d      	ldr	r3, [pc, #52]	@ (8003694 <HAL_MspInit+0x4c>)
 8003660:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003662:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003666:	607b      	str	r3, [r7, #4]
 8003668:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800366a:	2300      	movs	r3, #0
 800366c:	603b      	str	r3, [r7, #0]
 800366e:	4b09      	ldr	r3, [pc, #36]	@ (8003694 <HAL_MspInit+0x4c>)
 8003670:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003672:	4a08      	ldr	r2, [pc, #32]	@ (8003694 <HAL_MspInit+0x4c>)
 8003674:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003678:	6413      	str	r3, [r2, #64]	@ 0x40
 800367a:	4b06      	ldr	r3, [pc, #24]	@ (8003694 <HAL_MspInit+0x4c>)
 800367c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800367e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003682:	603b      	str	r3, [r7, #0]
 8003684:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003686:	bf00      	nop
 8003688:	370c      	adds	r7, #12
 800368a:	46bd      	mov	sp, r7
 800368c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003690:	4770      	bx	lr
 8003692:	bf00      	nop
 8003694:	40023800 	.word	0x40023800

08003698 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b084      	sub	sp, #16
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	4a0e      	ldr	r2, [pc, #56]	@ (80036e0 <HAL_TIM_Base_MspInit+0x48>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d115      	bne.n	80036d6 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80036aa:	2300      	movs	r3, #0
 80036ac:	60fb      	str	r3, [r7, #12]
 80036ae:	4b0d      	ldr	r3, [pc, #52]	@ (80036e4 <HAL_TIM_Base_MspInit+0x4c>)
 80036b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036b2:	4a0c      	ldr	r2, [pc, #48]	@ (80036e4 <HAL_TIM_Base_MspInit+0x4c>)
 80036b4:	f043 0302 	orr.w	r3, r3, #2
 80036b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80036ba:	4b0a      	ldr	r3, [pc, #40]	@ (80036e4 <HAL_TIM_Base_MspInit+0x4c>)
 80036bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036be:	f003 0302 	and.w	r3, r3, #2
 80036c2:	60fb      	str	r3, [r7, #12]
 80036c4:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 6, 0);
 80036c6:	2200      	movs	r2, #0
 80036c8:	2106      	movs	r1, #6
 80036ca:	201d      	movs	r0, #29
 80036cc:	f000 fa36 	bl	8003b3c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80036d0:	201d      	movs	r0, #29
 80036d2:	f000 fa4f 	bl	8003b74 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80036d6:	bf00      	nop
 80036d8:	3710      	adds	r7, #16
 80036da:	46bd      	mov	sp, r7
 80036dc:	bd80      	pop	{r7, pc}
 80036de:	bf00      	nop
 80036e0:	40000400 	.word	0x40000400
 80036e4:	40023800 	.word	0x40023800

080036e8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b08a      	sub	sp, #40	@ 0x28
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036f0:	f107 0314 	add.w	r3, r7, #20
 80036f4:	2200      	movs	r2, #0
 80036f6:	601a      	str	r2, [r3, #0]
 80036f8:	605a      	str	r2, [r3, #4]
 80036fa:	609a      	str	r2, [r3, #8]
 80036fc:	60da      	str	r2, [r3, #12]
 80036fe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	4a19      	ldr	r2, [pc, #100]	@ (800376c <HAL_UART_MspInit+0x84>)
 8003706:	4293      	cmp	r3, r2
 8003708:	d12b      	bne.n	8003762 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800370a:	2300      	movs	r3, #0
 800370c:	613b      	str	r3, [r7, #16]
 800370e:	4b18      	ldr	r3, [pc, #96]	@ (8003770 <HAL_UART_MspInit+0x88>)
 8003710:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003712:	4a17      	ldr	r2, [pc, #92]	@ (8003770 <HAL_UART_MspInit+0x88>)
 8003714:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003718:	6413      	str	r3, [r2, #64]	@ 0x40
 800371a:	4b15      	ldr	r3, [pc, #84]	@ (8003770 <HAL_UART_MspInit+0x88>)
 800371c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800371e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003722:	613b      	str	r3, [r7, #16]
 8003724:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003726:	2300      	movs	r3, #0
 8003728:	60fb      	str	r3, [r7, #12]
 800372a:	4b11      	ldr	r3, [pc, #68]	@ (8003770 <HAL_UART_MspInit+0x88>)
 800372c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800372e:	4a10      	ldr	r2, [pc, #64]	@ (8003770 <HAL_UART_MspInit+0x88>)
 8003730:	f043 0301 	orr.w	r3, r3, #1
 8003734:	6313      	str	r3, [r2, #48]	@ 0x30
 8003736:	4b0e      	ldr	r3, [pc, #56]	@ (8003770 <HAL_UART_MspInit+0x88>)
 8003738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800373a:	f003 0301 	and.w	r3, r3, #1
 800373e:	60fb      	str	r3, [r7, #12]
 8003740:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003742:	230c      	movs	r3, #12
 8003744:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003746:	2302      	movs	r3, #2
 8003748:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800374a:	2300      	movs	r3, #0
 800374c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800374e:	2303      	movs	r3, #3
 8003750:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003752:	2307      	movs	r3, #7
 8003754:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003756:	f107 0314 	add.w	r3, r7, #20
 800375a:	4619      	mov	r1, r3
 800375c:	4805      	ldr	r0, [pc, #20]	@ (8003774 <HAL_UART_MspInit+0x8c>)
 800375e:	f000 fa17 	bl	8003b90 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003762:	bf00      	nop
 8003764:	3728      	adds	r7, #40	@ 0x28
 8003766:	46bd      	mov	sp, r7
 8003768:	bd80      	pop	{r7, pc}
 800376a:	bf00      	nop
 800376c:	40004400 	.word	0x40004400
 8003770:	40023800 	.word	0x40023800
 8003774:	40020000 	.word	0x40020000

08003778 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b08e      	sub	sp, #56	@ 0x38
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8003780:	2300      	movs	r3, #0
 8003782:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8003784:	2300      	movs	r3, #0
 8003786:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8003788:	2300      	movs	r3, #0
 800378a:	60fb      	str	r3, [r7, #12]
 800378c:	4b33      	ldr	r3, [pc, #204]	@ (800385c <HAL_InitTick+0xe4>)
 800378e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003790:	4a32      	ldr	r2, [pc, #200]	@ (800385c <HAL_InitTick+0xe4>)
 8003792:	f043 0310 	orr.w	r3, r3, #16
 8003796:	6413      	str	r3, [r2, #64]	@ 0x40
 8003798:	4b30      	ldr	r3, [pc, #192]	@ (800385c <HAL_InitTick+0xe4>)
 800379a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800379c:	f003 0310 	and.w	r3, r3, #16
 80037a0:	60fb      	str	r3, [r7, #12]
 80037a2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80037a4:	f107 0210 	add.w	r2, r7, #16
 80037a8:	f107 0314 	add.w	r3, r7, #20
 80037ac:	4611      	mov	r1, r2
 80037ae:	4618      	mov	r0, r3
 80037b0:	f001 f856 	bl	8004860 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80037b4:	6a3b      	ldr	r3, [r7, #32]
 80037b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80037b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d103      	bne.n	80037c6 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80037be:	f001 f827 	bl	8004810 <HAL_RCC_GetPCLK1Freq>
 80037c2:	6378      	str	r0, [r7, #52]	@ 0x34
 80037c4:	e004      	b.n	80037d0 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80037c6:	f001 f823 	bl	8004810 <HAL_RCC_GetPCLK1Freq>
 80037ca:	4603      	mov	r3, r0
 80037cc:	005b      	lsls	r3, r3, #1
 80037ce:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80037d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037d2:	4a23      	ldr	r2, [pc, #140]	@ (8003860 <HAL_InitTick+0xe8>)
 80037d4:	fba2 2303 	umull	r2, r3, r2, r3
 80037d8:	0c9b      	lsrs	r3, r3, #18
 80037da:	3b01      	subs	r3, #1
 80037dc:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80037de:	4b21      	ldr	r3, [pc, #132]	@ (8003864 <HAL_InitTick+0xec>)
 80037e0:	4a21      	ldr	r2, [pc, #132]	@ (8003868 <HAL_InitTick+0xf0>)
 80037e2:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80037e4:	4b1f      	ldr	r3, [pc, #124]	@ (8003864 <HAL_InitTick+0xec>)
 80037e6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80037ea:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80037ec:	4a1d      	ldr	r2, [pc, #116]	@ (8003864 <HAL_InitTick+0xec>)
 80037ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037f0:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80037f2:	4b1c      	ldr	r3, [pc, #112]	@ (8003864 <HAL_InitTick+0xec>)
 80037f4:	2200      	movs	r2, #0
 80037f6:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80037f8:	4b1a      	ldr	r3, [pc, #104]	@ (8003864 <HAL_InitTick+0xec>)
 80037fa:	2200      	movs	r2, #0
 80037fc:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80037fe:	4b19      	ldr	r3, [pc, #100]	@ (8003864 <HAL_InitTick+0xec>)
 8003800:	2200      	movs	r2, #0
 8003802:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8003804:	4817      	ldr	r0, [pc, #92]	@ (8003864 <HAL_InitTick+0xec>)
 8003806:	f001 f85d 	bl	80048c4 <HAL_TIM_Base_Init>
 800380a:	4603      	mov	r3, r0
 800380c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8003810:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003814:	2b00      	cmp	r3, #0
 8003816:	d11b      	bne.n	8003850 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8003818:	4812      	ldr	r0, [pc, #72]	@ (8003864 <HAL_InitTick+0xec>)
 800381a:	f001 f8a3 	bl	8004964 <HAL_TIM_Base_Start_IT>
 800381e:	4603      	mov	r3, r0
 8003820:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8003824:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003828:	2b00      	cmp	r3, #0
 800382a:	d111      	bne.n	8003850 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800382c:	2036      	movs	r0, #54	@ 0x36
 800382e:	f000 f9a1 	bl	8003b74 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2b0f      	cmp	r3, #15
 8003836:	d808      	bhi.n	800384a <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8003838:	2200      	movs	r2, #0
 800383a:	6879      	ldr	r1, [r7, #4]
 800383c:	2036      	movs	r0, #54	@ 0x36
 800383e:	f000 f97d 	bl	8003b3c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003842:	4a0a      	ldr	r2, [pc, #40]	@ (800386c <HAL_InitTick+0xf4>)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6013      	str	r3, [r2, #0]
 8003848:	e002      	b.n	8003850 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 800384a:	2301      	movs	r3, #1
 800384c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8003850:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8003854:	4618      	mov	r0, r3
 8003856:	3738      	adds	r7, #56	@ 0x38
 8003858:	46bd      	mov	sp, r7
 800385a:	bd80      	pop	{r7, pc}
 800385c:	40023800 	.word	0x40023800
 8003860:	431bde83 	.word	0x431bde83
 8003864:	20012e68 	.word	0x20012e68
 8003868:	40001000 	.word	0x40001000
 800386c:	2000000c 	.word	0x2000000c

08003870 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003870:	b480      	push	{r7}
 8003872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003874:	bf00      	nop
 8003876:	e7fd      	b.n	8003874 <NMI_Handler+0x4>

08003878 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003878:	b480      	push	{r7}
 800387a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800387c:	bf00      	nop
 800387e:	e7fd      	b.n	800387c <HardFault_Handler+0x4>

08003880 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003880:	b480      	push	{r7}
 8003882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003884:	bf00      	nop
 8003886:	e7fd      	b.n	8003884 <MemManage_Handler+0x4>

08003888 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003888:	b480      	push	{r7}
 800388a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800388c:	bf00      	nop
 800388e:	e7fd      	b.n	800388c <BusFault_Handler+0x4>

08003890 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003890:	b480      	push	{r7}
 8003892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003894:	bf00      	nop
 8003896:	e7fd      	b.n	8003894 <UsageFault_Handler+0x4>

08003898 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003898:	b480      	push	{r7}
 800389a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800389c:	bf00      	nop
 800389e:	46bd      	mov	sp, r7
 80038a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a4:	4770      	bx	lr
	...

080038a8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80038ac:	4802      	ldr	r0, [pc, #8]	@ (80038b8 <TIM3_IRQHandler+0x10>)
 80038ae:	f001 f8c9 	bl	8004a44 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80038b2:	bf00      	nop
 80038b4:	bd80      	pop	{r7, pc}
 80038b6:	bf00      	nop
 80038b8:	20012dd4 	.word	0x20012dd4

080038bc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80038c0:	4802      	ldr	r0, [pc, #8]	@ (80038cc <TIM6_DAC_IRQHandler+0x10>)
 80038c2:	f001 f8bf 	bl	8004a44 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80038c6:	bf00      	nop
 80038c8:	bd80      	pop	{r7, pc}
 80038ca:	bf00      	nop
 80038cc:	20012e68 	.word	0x20012e68

080038d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80038d0:	b480      	push	{r7}
 80038d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80038d4:	4b06      	ldr	r3, [pc, #24]	@ (80038f0 <SystemInit+0x20>)
 80038d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038da:	4a05      	ldr	r2, [pc, #20]	@ (80038f0 <SystemInit+0x20>)
 80038dc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80038e0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80038e4:	bf00      	nop
 80038e6:	46bd      	mov	sp, r7
 80038e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ec:	4770      	bx	lr
 80038ee:	bf00      	nop
 80038f0:	e000ed00 	.word	0xe000ed00

080038f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80038f4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800392c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80038f8:	f7ff ffea 	bl	80038d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80038fc:	480c      	ldr	r0, [pc, #48]	@ (8003930 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80038fe:	490d      	ldr	r1, [pc, #52]	@ (8003934 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003900:	4a0d      	ldr	r2, [pc, #52]	@ (8003938 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003902:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003904:	e002      	b.n	800390c <LoopCopyDataInit>

08003906 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003906:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003908:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800390a:	3304      	adds	r3, #4

0800390c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800390c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800390e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003910:	d3f9      	bcc.n	8003906 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003912:	4a0a      	ldr	r2, [pc, #40]	@ (800393c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003914:	4c0a      	ldr	r4, [pc, #40]	@ (8003940 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003916:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003918:	e001      	b.n	800391e <LoopFillZerobss>

0800391a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800391a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800391c:	3204      	adds	r2, #4

0800391e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800391e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003920:	d3fb      	bcc.n	800391a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003922:	f002 f859 	bl	80059d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003926:	f7ff fc53 	bl	80031d0 <main>
  bx  lr    
 800392a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800392c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003930:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003934:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8003938:	08005b08 	.word	0x08005b08
  ldr r2, =_sbss
 800393c:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8003940:	20012eb4 	.word	0x20012eb4

08003944 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003944:	e7fe      	b.n	8003944 <ADC_IRQHandler>
	...

08003948 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800394c:	4b0e      	ldr	r3, [pc, #56]	@ (8003988 <HAL_Init+0x40>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a0d      	ldr	r2, [pc, #52]	@ (8003988 <HAL_Init+0x40>)
 8003952:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003956:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003958:	4b0b      	ldr	r3, [pc, #44]	@ (8003988 <HAL_Init+0x40>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a0a      	ldr	r2, [pc, #40]	@ (8003988 <HAL_Init+0x40>)
 800395e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003962:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003964:	4b08      	ldr	r3, [pc, #32]	@ (8003988 <HAL_Init+0x40>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a07      	ldr	r2, [pc, #28]	@ (8003988 <HAL_Init+0x40>)
 800396a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800396e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003970:	2003      	movs	r0, #3
 8003972:	f000 f8d8 	bl	8003b26 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003976:	2000      	movs	r0, #0
 8003978:	f7ff fefe 	bl	8003778 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800397c:	f7ff fe64 	bl	8003648 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003980:	2300      	movs	r3, #0
}
 8003982:	4618      	mov	r0, r3
 8003984:	bd80      	pop	{r7, pc}
 8003986:	bf00      	nop
 8003988:	40023c00 	.word	0x40023c00

0800398c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800398c:	b480      	push	{r7}
 800398e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003990:	4b06      	ldr	r3, [pc, #24]	@ (80039ac <HAL_IncTick+0x20>)
 8003992:	781b      	ldrb	r3, [r3, #0]
 8003994:	461a      	mov	r2, r3
 8003996:	4b06      	ldr	r3, [pc, #24]	@ (80039b0 <HAL_IncTick+0x24>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4413      	add	r3, r2
 800399c:	4a04      	ldr	r2, [pc, #16]	@ (80039b0 <HAL_IncTick+0x24>)
 800399e:	6013      	str	r3, [r2, #0]
}
 80039a0:	bf00      	nop
 80039a2:	46bd      	mov	sp, r7
 80039a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a8:	4770      	bx	lr
 80039aa:	bf00      	nop
 80039ac:	20000010 	.word	0x20000010
 80039b0:	20012eb0 	.word	0x20012eb0

080039b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80039b4:	b480      	push	{r7}
 80039b6:	af00      	add	r7, sp, #0
  return uwTick;
 80039b8:	4b03      	ldr	r3, [pc, #12]	@ (80039c8 <HAL_GetTick+0x14>)
 80039ba:	681b      	ldr	r3, [r3, #0]
}
 80039bc:	4618      	mov	r0, r3
 80039be:	46bd      	mov	sp, r7
 80039c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c4:	4770      	bx	lr
 80039c6:	bf00      	nop
 80039c8:	20012eb0 	.word	0x20012eb0

080039cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039cc:	b480      	push	{r7}
 80039ce:	b085      	sub	sp, #20
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	f003 0307 	and.w	r3, r3, #7
 80039da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80039dc:	4b0c      	ldr	r3, [pc, #48]	@ (8003a10 <__NVIC_SetPriorityGrouping+0x44>)
 80039de:	68db      	ldr	r3, [r3, #12]
 80039e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80039e2:	68ba      	ldr	r2, [r7, #8]
 80039e4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80039e8:	4013      	ands	r3, r2
 80039ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80039f0:	68bb      	ldr	r3, [r7, #8]
 80039f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80039f4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80039f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80039fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80039fe:	4a04      	ldr	r2, [pc, #16]	@ (8003a10 <__NVIC_SetPriorityGrouping+0x44>)
 8003a00:	68bb      	ldr	r3, [r7, #8]
 8003a02:	60d3      	str	r3, [r2, #12]
}
 8003a04:	bf00      	nop
 8003a06:	3714      	adds	r7, #20
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0e:	4770      	bx	lr
 8003a10:	e000ed00 	.word	0xe000ed00

08003a14 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003a14:	b480      	push	{r7}
 8003a16:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a18:	4b04      	ldr	r3, [pc, #16]	@ (8003a2c <__NVIC_GetPriorityGrouping+0x18>)
 8003a1a:	68db      	ldr	r3, [r3, #12]
 8003a1c:	0a1b      	lsrs	r3, r3, #8
 8003a1e:	f003 0307 	and.w	r3, r3, #7
}
 8003a22:	4618      	mov	r0, r3
 8003a24:	46bd      	mov	sp, r7
 8003a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2a:	4770      	bx	lr
 8003a2c:	e000ed00 	.word	0xe000ed00

08003a30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a30:	b480      	push	{r7}
 8003a32:	b083      	sub	sp, #12
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	4603      	mov	r3, r0
 8003a38:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	db0b      	blt.n	8003a5a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a42:	79fb      	ldrb	r3, [r7, #7]
 8003a44:	f003 021f 	and.w	r2, r3, #31
 8003a48:	4907      	ldr	r1, [pc, #28]	@ (8003a68 <__NVIC_EnableIRQ+0x38>)
 8003a4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a4e:	095b      	lsrs	r3, r3, #5
 8003a50:	2001      	movs	r0, #1
 8003a52:	fa00 f202 	lsl.w	r2, r0, r2
 8003a56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003a5a:	bf00      	nop
 8003a5c:	370c      	adds	r7, #12
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a64:	4770      	bx	lr
 8003a66:	bf00      	nop
 8003a68:	e000e100 	.word	0xe000e100

08003a6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	b083      	sub	sp, #12
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	4603      	mov	r3, r0
 8003a74:	6039      	str	r1, [r7, #0]
 8003a76:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	db0a      	blt.n	8003a96 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	b2da      	uxtb	r2, r3
 8003a84:	490c      	ldr	r1, [pc, #48]	@ (8003ab8 <__NVIC_SetPriority+0x4c>)
 8003a86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a8a:	0112      	lsls	r2, r2, #4
 8003a8c:	b2d2      	uxtb	r2, r2
 8003a8e:	440b      	add	r3, r1
 8003a90:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003a94:	e00a      	b.n	8003aac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	b2da      	uxtb	r2, r3
 8003a9a:	4908      	ldr	r1, [pc, #32]	@ (8003abc <__NVIC_SetPriority+0x50>)
 8003a9c:	79fb      	ldrb	r3, [r7, #7]
 8003a9e:	f003 030f 	and.w	r3, r3, #15
 8003aa2:	3b04      	subs	r3, #4
 8003aa4:	0112      	lsls	r2, r2, #4
 8003aa6:	b2d2      	uxtb	r2, r2
 8003aa8:	440b      	add	r3, r1
 8003aaa:	761a      	strb	r2, [r3, #24]
}
 8003aac:	bf00      	nop
 8003aae:	370c      	adds	r7, #12
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab6:	4770      	bx	lr
 8003ab8:	e000e100 	.word	0xe000e100
 8003abc:	e000ed00 	.word	0xe000ed00

08003ac0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ac0:	b480      	push	{r7}
 8003ac2:	b089      	sub	sp, #36	@ 0x24
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	60f8      	str	r0, [r7, #12]
 8003ac8:	60b9      	str	r1, [r7, #8]
 8003aca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	f003 0307 	and.w	r3, r3, #7
 8003ad2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ad4:	69fb      	ldr	r3, [r7, #28]
 8003ad6:	f1c3 0307 	rsb	r3, r3, #7
 8003ada:	2b04      	cmp	r3, #4
 8003adc:	bf28      	it	cs
 8003ade:	2304      	movcs	r3, #4
 8003ae0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003ae2:	69fb      	ldr	r3, [r7, #28]
 8003ae4:	3304      	adds	r3, #4
 8003ae6:	2b06      	cmp	r3, #6
 8003ae8:	d902      	bls.n	8003af0 <NVIC_EncodePriority+0x30>
 8003aea:	69fb      	ldr	r3, [r7, #28]
 8003aec:	3b03      	subs	r3, #3
 8003aee:	e000      	b.n	8003af2 <NVIC_EncodePriority+0x32>
 8003af0:	2300      	movs	r3, #0
 8003af2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003af4:	f04f 32ff 	mov.w	r2, #4294967295
 8003af8:	69bb      	ldr	r3, [r7, #24]
 8003afa:	fa02 f303 	lsl.w	r3, r2, r3
 8003afe:	43da      	mvns	r2, r3
 8003b00:	68bb      	ldr	r3, [r7, #8]
 8003b02:	401a      	ands	r2, r3
 8003b04:	697b      	ldr	r3, [r7, #20]
 8003b06:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b08:	f04f 31ff 	mov.w	r1, #4294967295
 8003b0c:	697b      	ldr	r3, [r7, #20]
 8003b0e:	fa01 f303 	lsl.w	r3, r1, r3
 8003b12:	43d9      	mvns	r1, r3
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b18:	4313      	orrs	r3, r2
         );
}
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	3724      	adds	r7, #36	@ 0x24
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b24:	4770      	bx	lr

08003b26 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b26:	b580      	push	{r7, lr}
 8003b28:	b082      	sub	sp, #8
 8003b2a:	af00      	add	r7, sp, #0
 8003b2c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b2e:	6878      	ldr	r0, [r7, #4]
 8003b30:	f7ff ff4c 	bl	80039cc <__NVIC_SetPriorityGrouping>
}
 8003b34:	bf00      	nop
 8003b36:	3708      	adds	r7, #8
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bd80      	pop	{r7, pc}

08003b3c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b086      	sub	sp, #24
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	4603      	mov	r3, r0
 8003b44:	60b9      	str	r1, [r7, #8]
 8003b46:	607a      	str	r2, [r7, #4]
 8003b48:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003b4e:	f7ff ff61 	bl	8003a14 <__NVIC_GetPriorityGrouping>
 8003b52:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003b54:	687a      	ldr	r2, [r7, #4]
 8003b56:	68b9      	ldr	r1, [r7, #8]
 8003b58:	6978      	ldr	r0, [r7, #20]
 8003b5a:	f7ff ffb1 	bl	8003ac0 <NVIC_EncodePriority>
 8003b5e:	4602      	mov	r2, r0
 8003b60:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b64:	4611      	mov	r1, r2
 8003b66:	4618      	mov	r0, r3
 8003b68:	f7ff ff80 	bl	8003a6c <__NVIC_SetPriority>
}
 8003b6c:	bf00      	nop
 8003b6e:	3718      	adds	r7, #24
 8003b70:	46bd      	mov	sp, r7
 8003b72:	bd80      	pop	{r7, pc}

08003b74 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b082      	sub	sp, #8
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003b7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b82:	4618      	mov	r0, r3
 8003b84:	f7ff ff54 	bl	8003a30 <__NVIC_EnableIRQ>
}
 8003b88:	bf00      	nop
 8003b8a:	3708      	adds	r7, #8
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	bd80      	pop	{r7, pc}

08003b90 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b90:	b480      	push	{r7}
 8003b92:	b089      	sub	sp, #36	@ 0x24
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
 8003b98:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	61fb      	str	r3, [r7, #28]
 8003baa:	e16b      	b.n	8003e84 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003bac:	2201      	movs	r2, #1
 8003bae:	69fb      	ldr	r3, [r7, #28]
 8003bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	697a      	ldr	r2, [r7, #20]
 8003bbc:	4013      	ands	r3, r2
 8003bbe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003bc0:	693a      	ldr	r2, [r7, #16]
 8003bc2:	697b      	ldr	r3, [r7, #20]
 8003bc4:	429a      	cmp	r2, r3
 8003bc6:	f040 815a 	bne.w	8003e7e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	f003 0303 	and.w	r3, r3, #3
 8003bd2:	2b01      	cmp	r3, #1
 8003bd4:	d005      	beq.n	8003be2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003bde:	2b02      	cmp	r3, #2
 8003be0:	d130      	bne.n	8003c44 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	689b      	ldr	r3, [r3, #8]
 8003be6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003be8:	69fb      	ldr	r3, [r7, #28]
 8003bea:	005b      	lsls	r3, r3, #1
 8003bec:	2203      	movs	r2, #3
 8003bee:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf2:	43db      	mvns	r3, r3
 8003bf4:	69ba      	ldr	r2, [r7, #24]
 8003bf6:	4013      	ands	r3, r2
 8003bf8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	68da      	ldr	r2, [r3, #12]
 8003bfe:	69fb      	ldr	r3, [r7, #28]
 8003c00:	005b      	lsls	r3, r3, #1
 8003c02:	fa02 f303 	lsl.w	r3, r2, r3
 8003c06:	69ba      	ldr	r2, [r7, #24]
 8003c08:	4313      	orrs	r3, r2
 8003c0a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	69ba      	ldr	r2, [r7, #24]
 8003c10:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	685b      	ldr	r3, [r3, #4]
 8003c16:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003c18:	2201      	movs	r2, #1
 8003c1a:	69fb      	ldr	r3, [r7, #28]
 8003c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c20:	43db      	mvns	r3, r3
 8003c22:	69ba      	ldr	r2, [r7, #24]
 8003c24:	4013      	ands	r3, r2
 8003c26:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	091b      	lsrs	r3, r3, #4
 8003c2e:	f003 0201 	and.w	r2, r3, #1
 8003c32:	69fb      	ldr	r3, [r7, #28]
 8003c34:	fa02 f303 	lsl.w	r3, r2, r3
 8003c38:	69ba      	ldr	r2, [r7, #24]
 8003c3a:	4313      	orrs	r3, r2
 8003c3c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	69ba      	ldr	r2, [r7, #24]
 8003c42:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	685b      	ldr	r3, [r3, #4]
 8003c48:	f003 0303 	and.w	r3, r3, #3
 8003c4c:	2b03      	cmp	r3, #3
 8003c4e:	d017      	beq.n	8003c80 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	68db      	ldr	r3, [r3, #12]
 8003c54:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003c56:	69fb      	ldr	r3, [r7, #28]
 8003c58:	005b      	lsls	r3, r3, #1
 8003c5a:	2203      	movs	r2, #3
 8003c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c60:	43db      	mvns	r3, r3
 8003c62:	69ba      	ldr	r2, [r7, #24]
 8003c64:	4013      	ands	r3, r2
 8003c66:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	689a      	ldr	r2, [r3, #8]
 8003c6c:	69fb      	ldr	r3, [r7, #28]
 8003c6e:	005b      	lsls	r3, r3, #1
 8003c70:	fa02 f303 	lsl.w	r3, r2, r3
 8003c74:	69ba      	ldr	r2, [r7, #24]
 8003c76:	4313      	orrs	r3, r2
 8003c78:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	69ba      	ldr	r2, [r7, #24]
 8003c7e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	685b      	ldr	r3, [r3, #4]
 8003c84:	f003 0303 	and.w	r3, r3, #3
 8003c88:	2b02      	cmp	r3, #2
 8003c8a:	d123      	bne.n	8003cd4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003c8c:	69fb      	ldr	r3, [r7, #28]
 8003c8e:	08da      	lsrs	r2, r3, #3
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	3208      	adds	r2, #8
 8003c94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c98:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003c9a:	69fb      	ldr	r3, [r7, #28]
 8003c9c:	f003 0307 	and.w	r3, r3, #7
 8003ca0:	009b      	lsls	r3, r3, #2
 8003ca2:	220f      	movs	r2, #15
 8003ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ca8:	43db      	mvns	r3, r3
 8003caa:	69ba      	ldr	r2, [r7, #24]
 8003cac:	4013      	ands	r3, r2
 8003cae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	691a      	ldr	r2, [r3, #16]
 8003cb4:	69fb      	ldr	r3, [r7, #28]
 8003cb6:	f003 0307 	and.w	r3, r3, #7
 8003cba:	009b      	lsls	r3, r3, #2
 8003cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8003cc0:	69ba      	ldr	r2, [r7, #24]
 8003cc2:	4313      	orrs	r3, r2
 8003cc4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003cc6:	69fb      	ldr	r3, [r7, #28]
 8003cc8:	08da      	lsrs	r2, r3, #3
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	3208      	adds	r2, #8
 8003cce:	69b9      	ldr	r1, [r7, #24]
 8003cd0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003cda:	69fb      	ldr	r3, [r7, #28]
 8003cdc:	005b      	lsls	r3, r3, #1
 8003cde:	2203      	movs	r2, #3
 8003ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ce4:	43db      	mvns	r3, r3
 8003ce6:	69ba      	ldr	r2, [r7, #24]
 8003ce8:	4013      	ands	r3, r2
 8003cea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	f003 0203 	and.w	r2, r3, #3
 8003cf4:	69fb      	ldr	r3, [r7, #28]
 8003cf6:	005b      	lsls	r3, r3, #1
 8003cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cfc:	69ba      	ldr	r2, [r7, #24]
 8003cfe:	4313      	orrs	r3, r2
 8003d00:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	69ba      	ldr	r2, [r7, #24]
 8003d06:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	685b      	ldr	r3, [r3, #4]
 8003d0c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	f000 80b4 	beq.w	8003e7e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d16:	2300      	movs	r3, #0
 8003d18:	60fb      	str	r3, [r7, #12]
 8003d1a:	4b60      	ldr	r3, [pc, #384]	@ (8003e9c <HAL_GPIO_Init+0x30c>)
 8003d1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d1e:	4a5f      	ldr	r2, [pc, #380]	@ (8003e9c <HAL_GPIO_Init+0x30c>)
 8003d20:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003d24:	6453      	str	r3, [r2, #68]	@ 0x44
 8003d26:	4b5d      	ldr	r3, [pc, #372]	@ (8003e9c <HAL_GPIO_Init+0x30c>)
 8003d28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003d2e:	60fb      	str	r3, [r7, #12]
 8003d30:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003d32:	4a5b      	ldr	r2, [pc, #364]	@ (8003ea0 <HAL_GPIO_Init+0x310>)
 8003d34:	69fb      	ldr	r3, [r7, #28]
 8003d36:	089b      	lsrs	r3, r3, #2
 8003d38:	3302      	adds	r3, #2
 8003d3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003d40:	69fb      	ldr	r3, [r7, #28]
 8003d42:	f003 0303 	and.w	r3, r3, #3
 8003d46:	009b      	lsls	r3, r3, #2
 8003d48:	220f      	movs	r2, #15
 8003d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d4e:	43db      	mvns	r3, r3
 8003d50:	69ba      	ldr	r2, [r7, #24]
 8003d52:	4013      	ands	r3, r2
 8003d54:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	4a52      	ldr	r2, [pc, #328]	@ (8003ea4 <HAL_GPIO_Init+0x314>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d02b      	beq.n	8003db6 <HAL_GPIO_Init+0x226>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	4a51      	ldr	r2, [pc, #324]	@ (8003ea8 <HAL_GPIO_Init+0x318>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d025      	beq.n	8003db2 <HAL_GPIO_Init+0x222>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	4a50      	ldr	r2, [pc, #320]	@ (8003eac <HAL_GPIO_Init+0x31c>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d01f      	beq.n	8003dae <HAL_GPIO_Init+0x21e>
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	4a4f      	ldr	r2, [pc, #316]	@ (8003eb0 <HAL_GPIO_Init+0x320>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d019      	beq.n	8003daa <HAL_GPIO_Init+0x21a>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	4a4e      	ldr	r2, [pc, #312]	@ (8003eb4 <HAL_GPIO_Init+0x324>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d013      	beq.n	8003da6 <HAL_GPIO_Init+0x216>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	4a4d      	ldr	r2, [pc, #308]	@ (8003eb8 <HAL_GPIO_Init+0x328>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d00d      	beq.n	8003da2 <HAL_GPIO_Init+0x212>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	4a4c      	ldr	r2, [pc, #304]	@ (8003ebc <HAL_GPIO_Init+0x32c>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d007      	beq.n	8003d9e <HAL_GPIO_Init+0x20e>
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	4a4b      	ldr	r2, [pc, #300]	@ (8003ec0 <HAL_GPIO_Init+0x330>)
 8003d92:	4293      	cmp	r3, r2
 8003d94:	d101      	bne.n	8003d9a <HAL_GPIO_Init+0x20a>
 8003d96:	2307      	movs	r3, #7
 8003d98:	e00e      	b.n	8003db8 <HAL_GPIO_Init+0x228>
 8003d9a:	2308      	movs	r3, #8
 8003d9c:	e00c      	b.n	8003db8 <HAL_GPIO_Init+0x228>
 8003d9e:	2306      	movs	r3, #6
 8003da0:	e00a      	b.n	8003db8 <HAL_GPIO_Init+0x228>
 8003da2:	2305      	movs	r3, #5
 8003da4:	e008      	b.n	8003db8 <HAL_GPIO_Init+0x228>
 8003da6:	2304      	movs	r3, #4
 8003da8:	e006      	b.n	8003db8 <HAL_GPIO_Init+0x228>
 8003daa:	2303      	movs	r3, #3
 8003dac:	e004      	b.n	8003db8 <HAL_GPIO_Init+0x228>
 8003dae:	2302      	movs	r3, #2
 8003db0:	e002      	b.n	8003db8 <HAL_GPIO_Init+0x228>
 8003db2:	2301      	movs	r3, #1
 8003db4:	e000      	b.n	8003db8 <HAL_GPIO_Init+0x228>
 8003db6:	2300      	movs	r3, #0
 8003db8:	69fa      	ldr	r2, [r7, #28]
 8003dba:	f002 0203 	and.w	r2, r2, #3
 8003dbe:	0092      	lsls	r2, r2, #2
 8003dc0:	4093      	lsls	r3, r2
 8003dc2:	69ba      	ldr	r2, [r7, #24]
 8003dc4:	4313      	orrs	r3, r2
 8003dc6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003dc8:	4935      	ldr	r1, [pc, #212]	@ (8003ea0 <HAL_GPIO_Init+0x310>)
 8003dca:	69fb      	ldr	r3, [r7, #28]
 8003dcc:	089b      	lsrs	r3, r3, #2
 8003dce:	3302      	adds	r3, #2
 8003dd0:	69ba      	ldr	r2, [r7, #24]
 8003dd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003dd6:	4b3b      	ldr	r3, [pc, #236]	@ (8003ec4 <HAL_GPIO_Init+0x334>)
 8003dd8:	689b      	ldr	r3, [r3, #8]
 8003dda:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ddc:	693b      	ldr	r3, [r7, #16]
 8003dde:	43db      	mvns	r3, r3
 8003de0:	69ba      	ldr	r2, [r7, #24]
 8003de2:	4013      	ands	r3, r2
 8003de4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	685b      	ldr	r3, [r3, #4]
 8003dea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d003      	beq.n	8003dfa <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003df2:	69ba      	ldr	r2, [r7, #24]
 8003df4:	693b      	ldr	r3, [r7, #16]
 8003df6:	4313      	orrs	r3, r2
 8003df8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003dfa:	4a32      	ldr	r2, [pc, #200]	@ (8003ec4 <HAL_GPIO_Init+0x334>)
 8003dfc:	69bb      	ldr	r3, [r7, #24]
 8003dfe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003e00:	4b30      	ldr	r3, [pc, #192]	@ (8003ec4 <HAL_GPIO_Init+0x334>)
 8003e02:	68db      	ldr	r3, [r3, #12]
 8003e04:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	43db      	mvns	r3, r3
 8003e0a:	69ba      	ldr	r2, [r7, #24]
 8003e0c:	4013      	ands	r3, r2
 8003e0e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d003      	beq.n	8003e24 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003e1c:	69ba      	ldr	r2, [r7, #24]
 8003e1e:	693b      	ldr	r3, [r7, #16]
 8003e20:	4313      	orrs	r3, r2
 8003e22:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003e24:	4a27      	ldr	r2, [pc, #156]	@ (8003ec4 <HAL_GPIO_Init+0x334>)
 8003e26:	69bb      	ldr	r3, [r7, #24]
 8003e28:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003e2a:	4b26      	ldr	r3, [pc, #152]	@ (8003ec4 <HAL_GPIO_Init+0x334>)
 8003e2c:	685b      	ldr	r3, [r3, #4]
 8003e2e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e30:	693b      	ldr	r3, [r7, #16]
 8003e32:	43db      	mvns	r3, r3
 8003e34:	69ba      	ldr	r2, [r7, #24]
 8003e36:	4013      	ands	r3, r2
 8003e38:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	685b      	ldr	r3, [r3, #4]
 8003e3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d003      	beq.n	8003e4e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003e46:	69ba      	ldr	r2, [r7, #24]
 8003e48:	693b      	ldr	r3, [r7, #16]
 8003e4a:	4313      	orrs	r3, r2
 8003e4c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003e4e:	4a1d      	ldr	r2, [pc, #116]	@ (8003ec4 <HAL_GPIO_Init+0x334>)
 8003e50:	69bb      	ldr	r3, [r7, #24]
 8003e52:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003e54:	4b1b      	ldr	r3, [pc, #108]	@ (8003ec4 <HAL_GPIO_Init+0x334>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e5a:	693b      	ldr	r3, [r7, #16]
 8003e5c:	43db      	mvns	r3, r3
 8003e5e:	69ba      	ldr	r2, [r7, #24]
 8003e60:	4013      	ands	r3, r2
 8003e62:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	685b      	ldr	r3, [r3, #4]
 8003e68:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d003      	beq.n	8003e78 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003e70:	69ba      	ldr	r2, [r7, #24]
 8003e72:	693b      	ldr	r3, [r7, #16]
 8003e74:	4313      	orrs	r3, r2
 8003e76:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003e78:	4a12      	ldr	r2, [pc, #72]	@ (8003ec4 <HAL_GPIO_Init+0x334>)
 8003e7a:	69bb      	ldr	r3, [r7, #24]
 8003e7c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e7e:	69fb      	ldr	r3, [r7, #28]
 8003e80:	3301      	adds	r3, #1
 8003e82:	61fb      	str	r3, [r7, #28]
 8003e84:	69fb      	ldr	r3, [r7, #28]
 8003e86:	2b0f      	cmp	r3, #15
 8003e88:	f67f ae90 	bls.w	8003bac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003e8c:	bf00      	nop
 8003e8e:	bf00      	nop
 8003e90:	3724      	adds	r7, #36	@ 0x24
 8003e92:	46bd      	mov	sp, r7
 8003e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e98:	4770      	bx	lr
 8003e9a:	bf00      	nop
 8003e9c:	40023800 	.word	0x40023800
 8003ea0:	40013800 	.word	0x40013800
 8003ea4:	40020000 	.word	0x40020000
 8003ea8:	40020400 	.word	0x40020400
 8003eac:	40020800 	.word	0x40020800
 8003eb0:	40020c00 	.word	0x40020c00
 8003eb4:	40021000 	.word	0x40021000
 8003eb8:	40021400 	.word	0x40021400
 8003ebc:	40021800 	.word	0x40021800
 8003ec0:	40021c00 	.word	0x40021c00
 8003ec4:	40013c00 	.word	0x40013c00

08003ec8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	b083      	sub	sp, #12
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
 8003ed0:	460b      	mov	r3, r1
 8003ed2:	807b      	strh	r3, [r7, #2]
 8003ed4:	4613      	mov	r3, r2
 8003ed6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003ed8:	787b      	ldrb	r3, [r7, #1]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d003      	beq.n	8003ee6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003ede:	887a      	ldrh	r2, [r7, #2]
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003ee4:	e003      	b.n	8003eee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003ee6:	887b      	ldrh	r3, [r7, #2]
 8003ee8:	041a      	lsls	r2, r3, #16
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	619a      	str	r2, [r3, #24]
}
 8003eee:	bf00      	nop
 8003ef0:	370c      	adds	r7, #12
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef8:	4770      	bx	lr

08003efa <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003efa:	b480      	push	{r7}
 8003efc:	b085      	sub	sp, #20
 8003efe:	af00      	add	r7, sp, #0
 8003f00:	6078      	str	r0, [r7, #4]
 8003f02:	460b      	mov	r3, r1
 8003f04:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	695b      	ldr	r3, [r3, #20]
 8003f0a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003f0c:	887a      	ldrh	r2, [r7, #2]
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	4013      	ands	r3, r2
 8003f12:	041a      	lsls	r2, r3, #16
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	43d9      	mvns	r1, r3
 8003f18:	887b      	ldrh	r3, [r7, #2]
 8003f1a:	400b      	ands	r3, r1
 8003f1c:	431a      	orrs	r2, r3
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	619a      	str	r2, [r3, #24]
}
 8003f22:	bf00      	nop
 8003f24:	3714      	adds	r7, #20
 8003f26:	46bd      	mov	sp, r7
 8003f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2c:	4770      	bx	lr
	...

08003f30 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b086      	sub	sp, #24
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d101      	bne.n	8003f42 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f3e:	2301      	movs	r3, #1
 8003f40:	e267      	b.n	8004412 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f003 0301 	and.w	r3, r3, #1
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d075      	beq.n	800403a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003f4e:	4b88      	ldr	r3, [pc, #544]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 8003f50:	689b      	ldr	r3, [r3, #8]
 8003f52:	f003 030c 	and.w	r3, r3, #12
 8003f56:	2b04      	cmp	r3, #4
 8003f58:	d00c      	beq.n	8003f74 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f5a:	4b85      	ldr	r3, [pc, #532]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 8003f5c:	689b      	ldr	r3, [r3, #8]
 8003f5e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003f62:	2b08      	cmp	r3, #8
 8003f64:	d112      	bne.n	8003f8c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f66:	4b82      	ldr	r3, [pc, #520]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 8003f68:	685b      	ldr	r3, [r3, #4]
 8003f6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f6e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003f72:	d10b      	bne.n	8003f8c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f74:	4b7e      	ldr	r3, [pc, #504]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d05b      	beq.n	8004038 <HAL_RCC_OscConfig+0x108>
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d157      	bne.n	8004038 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003f88:	2301      	movs	r3, #1
 8003f8a:	e242      	b.n	8004412 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	685b      	ldr	r3, [r3, #4]
 8003f90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f94:	d106      	bne.n	8003fa4 <HAL_RCC_OscConfig+0x74>
 8003f96:	4b76      	ldr	r3, [pc, #472]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4a75      	ldr	r2, [pc, #468]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 8003f9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fa0:	6013      	str	r3, [r2, #0]
 8003fa2:	e01d      	b.n	8003fe0 <HAL_RCC_OscConfig+0xb0>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003fac:	d10c      	bne.n	8003fc8 <HAL_RCC_OscConfig+0x98>
 8003fae:	4b70      	ldr	r3, [pc, #448]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4a6f      	ldr	r2, [pc, #444]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 8003fb4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003fb8:	6013      	str	r3, [r2, #0]
 8003fba:	4b6d      	ldr	r3, [pc, #436]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	4a6c      	ldr	r2, [pc, #432]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 8003fc0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fc4:	6013      	str	r3, [r2, #0]
 8003fc6:	e00b      	b.n	8003fe0 <HAL_RCC_OscConfig+0xb0>
 8003fc8:	4b69      	ldr	r3, [pc, #420]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	4a68      	ldr	r2, [pc, #416]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 8003fce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003fd2:	6013      	str	r3, [r2, #0]
 8003fd4:	4b66      	ldr	r3, [pc, #408]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	4a65      	ldr	r2, [pc, #404]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 8003fda:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003fde:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d013      	beq.n	8004010 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fe8:	f7ff fce4 	bl	80039b4 <HAL_GetTick>
 8003fec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fee:	e008      	b.n	8004002 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ff0:	f7ff fce0 	bl	80039b4 <HAL_GetTick>
 8003ff4:	4602      	mov	r2, r0
 8003ff6:	693b      	ldr	r3, [r7, #16]
 8003ff8:	1ad3      	subs	r3, r2, r3
 8003ffa:	2b64      	cmp	r3, #100	@ 0x64
 8003ffc:	d901      	bls.n	8004002 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003ffe:	2303      	movs	r3, #3
 8004000:	e207      	b.n	8004412 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004002:	4b5b      	ldr	r3, [pc, #364]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800400a:	2b00      	cmp	r3, #0
 800400c:	d0f0      	beq.n	8003ff0 <HAL_RCC_OscConfig+0xc0>
 800400e:	e014      	b.n	800403a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004010:	f7ff fcd0 	bl	80039b4 <HAL_GetTick>
 8004014:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004016:	e008      	b.n	800402a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004018:	f7ff fccc 	bl	80039b4 <HAL_GetTick>
 800401c:	4602      	mov	r2, r0
 800401e:	693b      	ldr	r3, [r7, #16]
 8004020:	1ad3      	subs	r3, r2, r3
 8004022:	2b64      	cmp	r3, #100	@ 0x64
 8004024:	d901      	bls.n	800402a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004026:	2303      	movs	r3, #3
 8004028:	e1f3      	b.n	8004412 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800402a:	4b51      	ldr	r3, [pc, #324]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004032:	2b00      	cmp	r3, #0
 8004034:	d1f0      	bne.n	8004018 <HAL_RCC_OscConfig+0xe8>
 8004036:	e000      	b.n	800403a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004038:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f003 0302 	and.w	r3, r3, #2
 8004042:	2b00      	cmp	r3, #0
 8004044:	d063      	beq.n	800410e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004046:	4b4a      	ldr	r3, [pc, #296]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 8004048:	689b      	ldr	r3, [r3, #8]
 800404a:	f003 030c 	and.w	r3, r3, #12
 800404e:	2b00      	cmp	r3, #0
 8004050:	d00b      	beq.n	800406a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004052:	4b47      	ldr	r3, [pc, #284]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 8004054:	689b      	ldr	r3, [r3, #8]
 8004056:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800405a:	2b08      	cmp	r3, #8
 800405c:	d11c      	bne.n	8004098 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800405e:	4b44      	ldr	r3, [pc, #272]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004066:	2b00      	cmp	r3, #0
 8004068:	d116      	bne.n	8004098 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800406a:	4b41      	ldr	r3, [pc, #260]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f003 0302 	and.w	r3, r3, #2
 8004072:	2b00      	cmp	r3, #0
 8004074:	d005      	beq.n	8004082 <HAL_RCC_OscConfig+0x152>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	68db      	ldr	r3, [r3, #12]
 800407a:	2b01      	cmp	r3, #1
 800407c:	d001      	beq.n	8004082 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800407e:	2301      	movs	r3, #1
 8004080:	e1c7      	b.n	8004412 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004082:	4b3b      	ldr	r3, [pc, #236]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	691b      	ldr	r3, [r3, #16]
 800408e:	00db      	lsls	r3, r3, #3
 8004090:	4937      	ldr	r1, [pc, #220]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 8004092:	4313      	orrs	r3, r2
 8004094:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004096:	e03a      	b.n	800410e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	68db      	ldr	r3, [r3, #12]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d020      	beq.n	80040e2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80040a0:	4b34      	ldr	r3, [pc, #208]	@ (8004174 <HAL_RCC_OscConfig+0x244>)
 80040a2:	2201      	movs	r2, #1
 80040a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040a6:	f7ff fc85 	bl	80039b4 <HAL_GetTick>
 80040aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040ac:	e008      	b.n	80040c0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80040ae:	f7ff fc81 	bl	80039b4 <HAL_GetTick>
 80040b2:	4602      	mov	r2, r0
 80040b4:	693b      	ldr	r3, [r7, #16]
 80040b6:	1ad3      	subs	r3, r2, r3
 80040b8:	2b02      	cmp	r3, #2
 80040ba:	d901      	bls.n	80040c0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80040bc:	2303      	movs	r3, #3
 80040be:	e1a8      	b.n	8004412 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040c0:	4b2b      	ldr	r3, [pc, #172]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f003 0302 	and.w	r3, r3, #2
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d0f0      	beq.n	80040ae <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040cc:	4b28      	ldr	r3, [pc, #160]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	691b      	ldr	r3, [r3, #16]
 80040d8:	00db      	lsls	r3, r3, #3
 80040da:	4925      	ldr	r1, [pc, #148]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 80040dc:	4313      	orrs	r3, r2
 80040de:	600b      	str	r3, [r1, #0]
 80040e0:	e015      	b.n	800410e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80040e2:	4b24      	ldr	r3, [pc, #144]	@ (8004174 <HAL_RCC_OscConfig+0x244>)
 80040e4:	2200      	movs	r2, #0
 80040e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040e8:	f7ff fc64 	bl	80039b4 <HAL_GetTick>
 80040ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040ee:	e008      	b.n	8004102 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80040f0:	f7ff fc60 	bl	80039b4 <HAL_GetTick>
 80040f4:	4602      	mov	r2, r0
 80040f6:	693b      	ldr	r3, [r7, #16]
 80040f8:	1ad3      	subs	r3, r2, r3
 80040fa:	2b02      	cmp	r3, #2
 80040fc:	d901      	bls.n	8004102 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80040fe:	2303      	movs	r3, #3
 8004100:	e187      	b.n	8004412 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004102:	4b1b      	ldr	r3, [pc, #108]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f003 0302 	and.w	r3, r3, #2
 800410a:	2b00      	cmp	r3, #0
 800410c:	d1f0      	bne.n	80040f0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f003 0308 	and.w	r3, r3, #8
 8004116:	2b00      	cmp	r3, #0
 8004118:	d036      	beq.n	8004188 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	695b      	ldr	r3, [r3, #20]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d016      	beq.n	8004150 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004122:	4b15      	ldr	r3, [pc, #84]	@ (8004178 <HAL_RCC_OscConfig+0x248>)
 8004124:	2201      	movs	r2, #1
 8004126:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004128:	f7ff fc44 	bl	80039b4 <HAL_GetTick>
 800412c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800412e:	e008      	b.n	8004142 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004130:	f7ff fc40 	bl	80039b4 <HAL_GetTick>
 8004134:	4602      	mov	r2, r0
 8004136:	693b      	ldr	r3, [r7, #16]
 8004138:	1ad3      	subs	r3, r2, r3
 800413a:	2b02      	cmp	r3, #2
 800413c:	d901      	bls.n	8004142 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800413e:	2303      	movs	r3, #3
 8004140:	e167      	b.n	8004412 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004142:	4b0b      	ldr	r3, [pc, #44]	@ (8004170 <HAL_RCC_OscConfig+0x240>)
 8004144:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004146:	f003 0302 	and.w	r3, r3, #2
 800414a:	2b00      	cmp	r3, #0
 800414c:	d0f0      	beq.n	8004130 <HAL_RCC_OscConfig+0x200>
 800414e:	e01b      	b.n	8004188 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004150:	4b09      	ldr	r3, [pc, #36]	@ (8004178 <HAL_RCC_OscConfig+0x248>)
 8004152:	2200      	movs	r2, #0
 8004154:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004156:	f7ff fc2d 	bl	80039b4 <HAL_GetTick>
 800415a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800415c:	e00e      	b.n	800417c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800415e:	f7ff fc29 	bl	80039b4 <HAL_GetTick>
 8004162:	4602      	mov	r2, r0
 8004164:	693b      	ldr	r3, [r7, #16]
 8004166:	1ad3      	subs	r3, r2, r3
 8004168:	2b02      	cmp	r3, #2
 800416a:	d907      	bls.n	800417c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800416c:	2303      	movs	r3, #3
 800416e:	e150      	b.n	8004412 <HAL_RCC_OscConfig+0x4e2>
 8004170:	40023800 	.word	0x40023800
 8004174:	42470000 	.word	0x42470000
 8004178:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800417c:	4b88      	ldr	r3, [pc, #544]	@ (80043a0 <HAL_RCC_OscConfig+0x470>)
 800417e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004180:	f003 0302 	and.w	r3, r3, #2
 8004184:	2b00      	cmp	r3, #0
 8004186:	d1ea      	bne.n	800415e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f003 0304 	and.w	r3, r3, #4
 8004190:	2b00      	cmp	r3, #0
 8004192:	f000 8097 	beq.w	80042c4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004196:	2300      	movs	r3, #0
 8004198:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800419a:	4b81      	ldr	r3, [pc, #516]	@ (80043a0 <HAL_RCC_OscConfig+0x470>)
 800419c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800419e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d10f      	bne.n	80041c6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041a6:	2300      	movs	r3, #0
 80041a8:	60bb      	str	r3, [r7, #8]
 80041aa:	4b7d      	ldr	r3, [pc, #500]	@ (80043a0 <HAL_RCC_OscConfig+0x470>)
 80041ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ae:	4a7c      	ldr	r2, [pc, #496]	@ (80043a0 <HAL_RCC_OscConfig+0x470>)
 80041b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80041b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80041b6:	4b7a      	ldr	r3, [pc, #488]	@ (80043a0 <HAL_RCC_OscConfig+0x470>)
 80041b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041be:	60bb      	str	r3, [r7, #8]
 80041c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041c2:	2301      	movs	r3, #1
 80041c4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041c6:	4b77      	ldr	r3, [pc, #476]	@ (80043a4 <HAL_RCC_OscConfig+0x474>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d118      	bne.n	8004204 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80041d2:	4b74      	ldr	r3, [pc, #464]	@ (80043a4 <HAL_RCC_OscConfig+0x474>)
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	4a73      	ldr	r2, [pc, #460]	@ (80043a4 <HAL_RCC_OscConfig+0x474>)
 80041d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80041de:	f7ff fbe9 	bl	80039b4 <HAL_GetTick>
 80041e2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041e4:	e008      	b.n	80041f8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041e6:	f7ff fbe5 	bl	80039b4 <HAL_GetTick>
 80041ea:	4602      	mov	r2, r0
 80041ec:	693b      	ldr	r3, [r7, #16]
 80041ee:	1ad3      	subs	r3, r2, r3
 80041f0:	2b02      	cmp	r3, #2
 80041f2:	d901      	bls.n	80041f8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80041f4:	2303      	movs	r3, #3
 80041f6:	e10c      	b.n	8004412 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041f8:	4b6a      	ldr	r3, [pc, #424]	@ (80043a4 <HAL_RCC_OscConfig+0x474>)
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004200:	2b00      	cmp	r3, #0
 8004202:	d0f0      	beq.n	80041e6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	689b      	ldr	r3, [r3, #8]
 8004208:	2b01      	cmp	r3, #1
 800420a:	d106      	bne.n	800421a <HAL_RCC_OscConfig+0x2ea>
 800420c:	4b64      	ldr	r3, [pc, #400]	@ (80043a0 <HAL_RCC_OscConfig+0x470>)
 800420e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004210:	4a63      	ldr	r2, [pc, #396]	@ (80043a0 <HAL_RCC_OscConfig+0x470>)
 8004212:	f043 0301 	orr.w	r3, r3, #1
 8004216:	6713      	str	r3, [r2, #112]	@ 0x70
 8004218:	e01c      	b.n	8004254 <HAL_RCC_OscConfig+0x324>
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	689b      	ldr	r3, [r3, #8]
 800421e:	2b05      	cmp	r3, #5
 8004220:	d10c      	bne.n	800423c <HAL_RCC_OscConfig+0x30c>
 8004222:	4b5f      	ldr	r3, [pc, #380]	@ (80043a0 <HAL_RCC_OscConfig+0x470>)
 8004224:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004226:	4a5e      	ldr	r2, [pc, #376]	@ (80043a0 <HAL_RCC_OscConfig+0x470>)
 8004228:	f043 0304 	orr.w	r3, r3, #4
 800422c:	6713      	str	r3, [r2, #112]	@ 0x70
 800422e:	4b5c      	ldr	r3, [pc, #368]	@ (80043a0 <HAL_RCC_OscConfig+0x470>)
 8004230:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004232:	4a5b      	ldr	r2, [pc, #364]	@ (80043a0 <HAL_RCC_OscConfig+0x470>)
 8004234:	f043 0301 	orr.w	r3, r3, #1
 8004238:	6713      	str	r3, [r2, #112]	@ 0x70
 800423a:	e00b      	b.n	8004254 <HAL_RCC_OscConfig+0x324>
 800423c:	4b58      	ldr	r3, [pc, #352]	@ (80043a0 <HAL_RCC_OscConfig+0x470>)
 800423e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004240:	4a57      	ldr	r2, [pc, #348]	@ (80043a0 <HAL_RCC_OscConfig+0x470>)
 8004242:	f023 0301 	bic.w	r3, r3, #1
 8004246:	6713      	str	r3, [r2, #112]	@ 0x70
 8004248:	4b55      	ldr	r3, [pc, #340]	@ (80043a0 <HAL_RCC_OscConfig+0x470>)
 800424a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800424c:	4a54      	ldr	r2, [pc, #336]	@ (80043a0 <HAL_RCC_OscConfig+0x470>)
 800424e:	f023 0304 	bic.w	r3, r3, #4
 8004252:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	689b      	ldr	r3, [r3, #8]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d015      	beq.n	8004288 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800425c:	f7ff fbaa 	bl	80039b4 <HAL_GetTick>
 8004260:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004262:	e00a      	b.n	800427a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004264:	f7ff fba6 	bl	80039b4 <HAL_GetTick>
 8004268:	4602      	mov	r2, r0
 800426a:	693b      	ldr	r3, [r7, #16]
 800426c:	1ad3      	subs	r3, r2, r3
 800426e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004272:	4293      	cmp	r3, r2
 8004274:	d901      	bls.n	800427a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004276:	2303      	movs	r3, #3
 8004278:	e0cb      	b.n	8004412 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800427a:	4b49      	ldr	r3, [pc, #292]	@ (80043a0 <HAL_RCC_OscConfig+0x470>)
 800427c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800427e:	f003 0302 	and.w	r3, r3, #2
 8004282:	2b00      	cmp	r3, #0
 8004284:	d0ee      	beq.n	8004264 <HAL_RCC_OscConfig+0x334>
 8004286:	e014      	b.n	80042b2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004288:	f7ff fb94 	bl	80039b4 <HAL_GetTick>
 800428c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800428e:	e00a      	b.n	80042a6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004290:	f7ff fb90 	bl	80039b4 <HAL_GetTick>
 8004294:	4602      	mov	r2, r0
 8004296:	693b      	ldr	r3, [r7, #16]
 8004298:	1ad3      	subs	r3, r2, r3
 800429a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800429e:	4293      	cmp	r3, r2
 80042a0:	d901      	bls.n	80042a6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80042a2:	2303      	movs	r3, #3
 80042a4:	e0b5      	b.n	8004412 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042a6:	4b3e      	ldr	r3, [pc, #248]	@ (80043a0 <HAL_RCC_OscConfig+0x470>)
 80042a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042aa:	f003 0302 	and.w	r3, r3, #2
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d1ee      	bne.n	8004290 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80042b2:	7dfb      	ldrb	r3, [r7, #23]
 80042b4:	2b01      	cmp	r3, #1
 80042b6:	d105      	bne.n	80042c4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042b8:	4b39      	ldr	r3, [pc, #228]	@ (80043a0 <HAL_RCC_OscConfig+0x470>)
 80042ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042bc:	4a38      	ldr	r2, [pc, #224]	@ (80043a0 <HAL_RCC_OscConfig+0x470>)
 80042be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80042c2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	699b      	ldr	r3, [r3, #24]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	f000 80a1 	beq.w	8004410 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80042ce:	4b34      	ldr	r3, [pc, #208]	@ (80043a0 <HAL_RCC_OscConfig+0x470>)
 80042d0:	689b      	ldr	r3, [r3, #8]
 80042d2:	f003 030c 	and.w	r3, r3, #12
 80042d6:	2b08      	cmp	r3, #8
 80042d8:	d05c      	beq.n	8004394 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	699b      	ldr	r3, [r3, #24]
 80042de:	2b02      	cmp	r3, #2
 80042e0:	d141      	bne.n	8004366 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042e2:	4b31      	ldr	r3, [pc, #196]	@ (80043a8 <HAL_RCC_OscConfig+0x478>)
 80042e4:	2200      	movs	r2, #0
 80042e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042e8:	f7ff fb64 	bl	80039b4 <HAL_GetTick>
 80042ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042ee:	e008      	b.n	8004302 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80042f0:	f7ff fb60 	bl	80039b4 <HAL_GetTick>
 80042f4:	4602      	mov	r2, r0
 80042f6:	693b      	ldr	r3, [r7, #16]
 80042f8:	1ad3      	subs	r3, r2, r3
 80042fa:	2b02      	cmp	r3, #2
 80042fc:	d901      	bls.n	8004302 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80042fe:	2303      	movs	r3, #3
 8004300:	e087      	b.n	8004412 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004302:	4b27      	ldr	r3, [pc, #156]	@ (80043a0 <HAL_RCC_OscConfig+0x470>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800430a:	2b00      	cmp	r3, #0
 800430c:	d1f0      	bne.n	80042f0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	69da      	ldr	r2, [r3, #28]
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6a1b      	ldr	r3, [r3, #32]
 8004316:	431a      	orrs	r2, r3
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800431c:	019b      	lsls	r3, r3, #6
 800431e:	431a      	orrs	r2, r3
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004324:	085b      	lsrs	r3, r3, #1
 8004326:	3b01      	subs	r3, #1
 8004328:	041b      	lsls	r3, r3, #16
 800432a:	431a      	orrs	r2, r3
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004330:	061b      	lsls	r3, r3, #24
 8004332:	491b      	ldr	r1, [pc, #108]	@ (80043a0 <HAL_RCC_OscConfig+0x470>)
 8004334:	4313      	orrs	r3, r2
 8004336:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004338:	4b1b      	ldr	r3, [pc, #108]	@ (80043a8 <HAL_RCC_OscConfig+0x478>)
 800433a:	2201      	movs	r2, #1
 800433c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800433e:	f7ff fb39 	bl	80039b4 <HAL_GetTick>
 8004342:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004344:	e008      	b.n	8004358 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004346:	f7ff fb35 	bl	80039b4 <HAL_GetTick>
 800434a:	4602      	mov	r2, r0
 800434c:	693b      	ldr	r3, [r7, #16]
 800434e:	1ad3      	subs	r3, r2, r3
 8004350:	2b02      	cmp	r3, #2
 8004352:	d901      	bls.n	8004358 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004354:	2303      	movs	r3, #3
 8004356:	e05c      	b.n	8004412 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004358:	4b11      	ldr	r3, [pc, #68]	@ (80043a0 <HAL_RCC_OscConfig+0x470>)
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004360:	2b00      	cmp	r3, #0
 8004362:	d0f0      	beq.n	8004346 <HAL_RCC_OscConfig+0x416>
 8004364:	e054      	b.n	8004410 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004366:	4b10      	ldr	r3, [pc, #64]	@ (80043a8 <HAL_RCC_OscConfig+0x478>)
 8004368:	2200      	movs	r2, #0
 800436a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800436c:	f7ff fb22 	bl	80039b4 <HAL_GetTick>
 8004370:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004372:	e008      	b.n	8004386 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004374:	f7ff fb1e 	bl	80039b4 <HAL_GetTick>
 8004378:	4602      	mov	r2, r0
 800437a:	693b      	ldr	r3, [r7, #16]
 800437c:	1ad3      	subs	r3, r2, r3
 800437e:	2b02      	cmp	r3, #2
 8004380:	d901      	bls.n	8004386 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004382:	2303      	movs	r3, #3
 8004384:	e045      	b.n	8004412 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004386:	4b06      	ldr	r3, [pc, #24]	@ (80043a0 <HAL_RCC_OscConfig+0x470>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800438e:	2b00      	cmp	r3, #0
 8004390:	d1f0      	bne.n	8004374 <HAL_RCC_OscConfig+0x444>
 8004392:	e03d      	b.n	8004410 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	699b      	ldr	r3, [r3, #24]
 8004398:	2b01      	cmp	r3, #1
 800439a:	d107      	bne.n	80043ac <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800439c:	2301      	movs	r3, #1
 800439e:	e038      	b.n	8004412 <HAL_RCC_OscConfig+0x4e2>
 80043a0:	40023800 	.word	0x40023800
 80043a4:	40007000 	.word	0x40007000
 80043a8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80043ac:	4b1b      	ldr	r3, [pc, #108]	@ (800441c <HAL_RCC_OscConfig+0x4ec>)
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	699b      	ldr	r3, [r3, #24]
 80043b6:	2b01      	cmp	r3, #1
 80043b8:	d028      	beq.n	800440c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80043c4:	429a      	cmp	r2, r3
 80043c6:	d121      	bne.n	800440c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043d2:	429a      	cmp	r2, r3
 80043d4:	d11a      	bne.n	800440c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80043d6:	68fa      	ldr	r2, [r7, #12]
 80043d8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80043dc:	4013      	ands	r3, r2
 80043de:	687a      	ldr	r2, [r7, #4]
 80043e0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80043e2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d111      	bne.n	800440c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043f2:	085b      	lsrs	r3, r3, #1
 80043f4:	3b01      	subs	r3, #1
 80043f6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80043f8:	429a      	cmp	r2, r3
 80043fa:	d107      	bne.n	800440c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004406:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004408:	429a      	cmp	r2, r3
 800440a:	d001      	beq.n	8004410 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800440c:	2301      	movs	r3, #1
 800440e:	e000      	b.n	8004412 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004410:	2300      	movs	r3, #0
}
 8004412:	4618      	mov	r0, r3
 8004414:	3718      	adds	r7, #24
 8004416:	46bd      	mov	sp, r7
 8004418:	bd80      	pop	{r7, pc}
 800441a:	bf00      	nop
 800441c:	40023800 	.word	0x40023800

08004420 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004420:	b580      	push	{r7, lr}
 8004422:	b084      	sub	sp, #16
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
 8004428:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d101      	bne.n	8004434 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004430:	2301      	movs	r3, #1
 8004432:	e0cc      	b.n	80045ce <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004434:	4b68      	ldr	r3, [pc, #416]	@ (80045d8 <HAL_RCC_ClockConfig+0x1b8>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f003 0307 	and.w	r3, r3, #7
 800443c:	683a      	ldr	r2, [r7, #0]
 800443e:	429a      	cmp	r2, r3
 8004440:	d90c      	bls.n	800445c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004442:	4b65      	ldr	r3, [pc, #404]	@ (80045d8 <HAL_RCC_ClockConfig+0x1b8>)
 8004444:	683a      	ldr	r2, [r7, #0]
 8004446:	b2d2      	uxtb	r2, r2
 8004448:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800444a:	4b63      	ldr	r3, [pc, #396]	@ (80045d8 <HAL_RCC_ClockConfig+0x1b8>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f003 0307 	and.w	r3, r3, #7
 8004452:	683a      	ldr	r2, [r7, #0]
 8004454:	429a      	cmp	r2, r3
 8004456:	d001      	beq.n	800445c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004458:	2301      	movs	r3, #1
 800445a:	e0b8      	b.n	80045ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f003 0302 	and.w	r3, r3, #2
 8004464:	2b00      	cmp	r3, #0
 8004466:	d020      	beq.n	80044aa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f003 0304 	and.w	r3, r3, #4
 8004470:	2b00      	cmp	r3, #0
 8004472:	d005      	beq.n	8004480 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004474:	4b59      	ldr	r3, [pc, #356]	@ (80045dc <HAL_RCC_ClockConfig+0x1bc>)
 8004476:	689b      	ldr	r3, [r3, #8]
 8004478:	4a58      	ldr	r2, [pc, #352]	@ (80045dc <HAL_RCC_ClockConfig+0x1bc>)
 800447a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800447e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f003 0308 	and.w	r3, r3, #8
 8004488:	2b00      	cmp	r3, #0
 800448a:	d005      	beq.n	8004498 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800448c:	4b53      	ldr	r3, [pc, #332]	@ (80045dc <HAL_RCC_ClockConfig+0x1bc>)
 800448e:	689b      	ldr	r3, [r3, #8]
 8004490:	4a52      	ldr	r2, [pc, #328]	@ (80045dc <HAL_RCC_ClockConfig+0x1bc>)
 8004492:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004496:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004498:	4b50      	ldr	r3, [pc, #320]	@ (80045dc <HAL_RCC_ClockConfig+0x1bc>)
 800449a:	689b      	ldr	r3, [r3, #8]
 800449c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	689b      	ldr	r3, [r3, #8]
 80044a4:	494d      	ldr	r1, [pc, #308]	@ (80045dc <HAL_RCC_ClockConfig+0x1bc>)
 80044a6:	4313      	orrs	r3, r2
 80044a8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f003 0301 	and.w	r3, r3, #1
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d044      	beq.n	8004540 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	2b01      	cmp	r3, #1
 80044bc:	d107      	bne.n	80044ce <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044be:	4b47      	ldr	r3, [pc, #284]	@ (80045dc <HAL_RCC_ClockConfig+0x1bc>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d119      	bne.n	80044fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044ca:	2301      	movs	r3, #1
 80044cc:	e07f      	b.n	80045ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	685b      	ldr	r3, [r3, #4]
 80044d2:	2b02      	cmp	r3, #2
 80044d4:	d003      	beq.n	80044de <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80044da:	2b03      	cmp	r3, #3
 80044dc:	d107      	bne.n	80044ee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044de:	4b3f      	ldr	r3, [pc, #252]	@ (80045dc <HAL_RCC_ClockConfig+0x1bc>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d109      	bne.n	80044fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044ea:	2301      	movs	r3, #1
 80044ec:	e06f      	b.n	80045ce <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044ee:	4b3b      	ldr	r3, [pc, #236]	@ (80045dc <HAL_RCC_ClockConfig+0x1bc>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f003 0302 	and.w	r3, r3, #2
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d101      	bne.n	80044fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044fa:	2301      	movs	r3, #1
 80044fc:	e067      	b.n	80045ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80044fe:	4b37      	ldr	r3, [pc, #220]	@ (80045dc <HAL_RCC_ClockConfig+0x1bc>)
 8004500:	689b      	ldr	r3, [r3, #8]
 8004502:	f023 0203 	bic.w	r2, r3, #3
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	685b      	ldr	r3, [r3, #4]
 800450a:	4934      	ldr	r1, [pc, #208]	@ (80045dc <HAL_RCC_ClockConfig+0x1bc>)
 800450c:	4313      	orrs	r3, r2
 800450e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004510:	f7ff fa50 	bl	80039b4 <HAL_GetTick>
 8004514:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004516:	e00a      	b.n	800452e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004518:	f7ff fa4c 	bl	80039b4 <HAL_GetTick>
 800451c:	4602      	mov	r2, r0
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	1ad3      	subs	r3, r2, r3
 8004522:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004526:	4293      	cmp	r3, r2
 8004528:	d901      	bls.n	800452e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800452a:	2303      	movs	r3, #3
 800452c:	e04f      	b.n	80045ce <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800452e:	4b2b      	ldr	r3, [pc, #172]	@ (80045dc <HAL_RCC_ClockConfig+0x1bc>)
 8004530:	689b      	ldr	r3, [r3, #8]
 8004532:	f003 020c 	and.w	r2, r3, #12
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	685b      	ldr	r3, [r3, #4]
 800453a:	009b      	lsls	r3, r3, #2
 800453c:	429a      	cmp	r2, r3
 800453e:	d1eb      	bne.n	8004518 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004540:	4b25      	ldr	r3, [pc, #148]	@ (80045d8 <HAL_RCC_ClockConfig+0x1b8>)
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f003 0307 	and.w	r3, r3, #7
 8004548:	683a      	ldr	r2, [r7, #0]
 800454a:	429a      	cmp	r2, r3
 800454c:	d20c      	bcs.n	8004568 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800454e:	4b22      	ldr	r3, [pc, #136]	@ (80045d8 <HAL_RCC_ClockConfig+0x1b8>)
 8004550:	683a      	ldr	r2, [r7, #0]
 8004552:	b2d2      	uxtb	r2, r2
 8004554:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004556:	4b20      	ldr	r3, [pc, #128]	@ (80045d8 <HAL_RCC_ClockConfig+0x1b8>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f003 0307 	and.w	r3, r3, #7
 800455e:	683a      	ldr	r2, [r7, #0]
 8004560:	429a      	cmp	r2, r3
 8004562:	d001      	beq.n	8004568 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004564:	2301      	movs	r3, #1
 8004566:	e032      	b.n	80045ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f003 0304 	and.w	r3, r3, #4
 8004570:	2b00      	cmp	r3, #0
 8004572:	d008      	beq.n	8004586 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004574:	4b19      	ldr	r3, [pc, #100]	@ (80045dc <HAL_RCC_ClockConfig+0x1bc>)
 8004576:	689b      	ldr	r3, [r3, #8]
 8004578:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	68db      	ldr	r3, [r3, #12]
 8004580:	4916      	ldr	r1, [pc, #88]	@ (80045dc <HAL_RCC_ClockConfig+0x1bc>)
 8004582:	4313      	orrs	r3, r2
 8004584:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f003 0308 	and.w	r3, r3, #8
 800458e:	2b00      	cmp	r3, #0
 8004590:	d009      	beq.n	80045a6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004592:	4b12      	ldr	r3, [pc, #72]	@ (80045dc <HAL_RCC_ClockConfig+0x1bc>)
 8004594:	689b      	ldr	r3, [r3, #8]
 8004596:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	691b      	ldr	r3, [r3, #16]
 800459e:	00db      	lsls	r3, r3, #3
 80045a0:	490e      	ldr	r1, [pc, #56]	@ (80045dc <HAL_RCC_ClockConfig+0x1bc>)
 80045a2:	4313      	orrs	r3, r2
 80045a4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80045a6:	f000 f821 	bl	80045ec <HAL_RCC_GetSysClockFreq>
 80045aa:	4602      	mov	r2, r0
 80045ac:	4b0b      	ldr	r3, [pc, #44]	@ (80045dc <HAL_RCC_ClockConfig+0x1bc>)
 80045ae:	689b      	ldr	r3, [r3, #8]
 80045b0:	091b      	lsrs	r3, r3, #4
 80045b2:	f003 030f 	and.w	r3, r3, #15
 80045b6:	490a      	ldr	r1, [pc, #40]	@ (80045e0 <HAL_RCC_ClockConfig+0x1c0>)
 80045b8:	5ccb      	ldrb	r3, [r1, r3]
 80045ba:	fa22 f303 	lsr.w	r3, r2, r3
 80045be:	4a09      	ldr	r2, [pc, #36]	@ (80045e4 <HAL_RCC_ClockConfig+0x1c4>)
 80045c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80045c2:	4b09      	ldr	r3, [pc, #36]	@ (80045e8 <HAL_RCC_ClockConfig+0x1c8>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	4618      	mov	r0, r3
 80045c8:	f7ff f8d6 	bl	8003778 <HAL_InitTick>

  return HAL_OK;
 80045cc:	2300      	movs	r3, #0
}
 80045ce:	4618      	mov	r0, r3
 80045d0:	3710      	adds	r7, #16
 80045d2:	46bd      	mov	sp, r7
 80045d4:	bd80      	pop	{r7, pc}
 80045d6:	bf00      	nop
 80045d8:	40023c00 	.word	0x40023c00
 80045dc:	40023800 	.word	0x40023800
 80045e0:	08005ae0 	.word	0x08005ae0
 80045e4:	20000008 	.word	0x20000008
 80045e8:	2000000c 	.word	0x2000000c

080045ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80045ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80045f0:	b094      	sub	sp, #80	@ 0x50
 80045f2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80045f4:	2300      	movs	r3, #0
 80045f6:	647b      	str	r3, [r7, #68]	@ 0x44
 80045f8:	2300      	movs	r3, #0
 80045fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80045fc:	2300      	movs	r3, #0
 80045fe:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004600:	2300      	movs	r3, #0
 8004602:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004604:	4b79      	ldr	r3, [pc, #484]	@ (80047ec <HAL_RCC_GetSysClockFreq+0x200>)
 8004606:	689b      	ldr	r3, [r3, #8]
 8004608:	f003 030c 	and.w	r3, r3, #12
 800460c:	2b08      	cmp	r3, #8
 800460e:	d00d      	beq.n	800462c <HAL_RCC_GetSysClockFreq+0x40>
 8004610:	2b08      	cmp	r3, #8
 8004612:	f200 80e1 	bhi.w	80047d8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004616:	2b00      	cmp	r3, #0
 8004618:	d002      	beq.n	8004620 <HAL_RCC_GetSysClockFreq+0x34>
 800461a:	2b04      	cmp	r3, #4
 800461c:	d003      	beq.n	8004626 <HAL_RCC_GetSysClockFreq+0x3a>
 800461e:	e0db      	b.n	80047d8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004620:	4b73      	ldr	r3, [pc, #460]	@ (80047f0 <HAL_RCC_GetSysClockFreq+0x204>)
 8004622:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8004624:	e0db      	b.n	80047de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004626:	4b73      	ldr	r3, [pc, #460]	@ (80047f4 <HAL_RCC_GetSysClockFreq+0x208>)
 8004628:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800462a:	e0d8      	b.n	80047de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800462c:	4b6f      	ldr	r3, [pc, #444]	@ (80047ec <HAL_RCC_GetSysClockFreq+0x200>)
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004634:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004636:	4b6d      	ldr	r3, [pc, #436]	@ (80047ec <HAL_RCC_GetSysClockFreq+0x200>)
 8004638:	685b      	ldr	r3, [r3, #4]
 800463a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800463e:	2b00      	cmp	r3, #0
 8004640:	d063      	beq.n	800470a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004642:	4b6a      	ldr	r3, [pc, #424]	@ (80047ec <HAL_RCC_GetSysClockFreq+0x200>)
 8004644:	685b      	ldr	r3, [r3, #4]
 8004646:	099b      	lsrs	r3, r3, #6
 8004648:	2200      	movs	r2, #0
 800464a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800464c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800464e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004650:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004654:	633b      	str	r3, [r7, #48]	@ 0x30
 8004656:	2300      	movs	r3, #0
 8004658:	637b      	str	r3, [r7, #52]	@ 0x34
 800465a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800465e:	4622      	mov	r2, r4
 8004660:	462b      	mov	r3, r5
 8004662:	f04f 0000 	mov.w	r0, #0
 8004666:	f04f 0100 	mov.w	r1, #0
 800466a:	0159      	lsls	r1, r3, #5
 800466c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004670:	0150      	lsls	r0, r2, #5
 8004672:	4602      	mov	r2, r0
 8004674:	460b      	mov	r3, r1
 8004676:	4621      	mov	r1, r4
 8004678:	1a51      	subs	r1, r2, r1
 800467a:	6139      	str	r1, [r7, #16]
 800467c:	4629      	mov	r1, r5
 800467e:	eb63 0301 	sbc.w	r3, r3, r1
 8004682:	617b      	str	r3, [r7, #20]
 8004684:	f04f 0200 	mov.w	r2, #0
 8004688:	f04f 0300 	mov.w	r3, #0
 800468c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004690:	4659      	mov	r1, fp
 8004692:	018b      	lsls	r3, r1, #6
 8004694:	4651      	mov	r1, sl
 8004696:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800469a:	4651      	mov	r1, sl
 800469c:	018a      	lsls	r2, r1, #6
 800469e:	4651      	mov	r1, sl
 80046a0:	ebb2 0801 	subs.w	r8, r2, r1
 80046a4:	4659      	mov	r1, fp
 80046a6:	eb63 0901 	sbc.w	r9, r3, r1
 80046aa:	f04f 0200 	mov.w	r2, #0
 80046ae:	f04f 0300 	mov.w	r3, #0
 80046b2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80046b6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80046ba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80046be:	4690      	mov	r8, r2
 80046c0:	4699      	mov	r9, r3
 80046c2:	4623      	mov	r3, r4
 80046c4:	eb18 0303 	adds.w	r3, r8, r3
 80046c8:	60bb      	str	r3, [r7, #8]
 80046ca:	462b      	mov	r3, r5
 80046cc:	eb49 0303 	adc.w	r3, r9, r3
 80046d0:	60fb      	str	r3, [r7, #12]
 80046d2:	f04f 0200 	mov.w	r2, #0
 80046d6:	f04f 0300 	mov.w	r3, #0
 80046da:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80046de:	4629      	mov	r1, r5
 80046e0:	024b      	lsls	r3, r1, #9
 80046e2:	4621      	mov	r1, r4
 80046e4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80046e8:	4621      	mov	r1, r4
 80046ea:	024a      	lsls	r2, r1, #9
 80046ec:	4610      	mov	r0, r2
 80046ee:	4619      	mov	r1, r3
 80046f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80046f2:	2200      	movs	r2, #0
 80046f4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80046f6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80046f8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80046fc:	f7fb fd68 	bl	80001d0 <__aeabi_uldivmod>
 8004700:	4602      	mov	r2, r0
 8004702:	460b      	mov	r3, r1
 8004704:	4613      	mov	r3, r2
 8004706:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004708:	e058      	b.n	80047bc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800470a:	4b38      	ldr	r3, [pc, #224]	@ (80047ec <HAL_RCC_GetSysClockFreq+0x200>)
 800470c:	685b      	ldr	r3, [r3, #4]
 800470e:	099b      	lsrs	r3, r3, #6
 8004710:	2200      	movs	r2, #0
 8004712:	4618      	mov	r0, r3
 8004714:	4611      	mov	r1, r2
 8004716:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800471a:	623b      	str	r3, [r7, #32]
 800471c:	2300      	movs	r3, #0
 800471e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004720:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004724:	4642      	mov	r2, r8
 8004726:	464b      	mov	r3, r9
 8004728:	f04f 0000 	mov.w	r0, #0
 800472c:	f04f 0100 	mov.w	r1, #0
 8004730:	0159      	lsls	r1, r3, #5
 8004732:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004736:	0150      	lsls	r0, r2, #5
 8004738:	4602      	mov	r2, r0
 800473a:	460b      	mov	r3, r1
 800473c:	4641      	mov	r1, r8
 800473e:	ebb2 0a01 	subs.w	sl, r2, r1
 8004742:	4649      	mov	r1, r9
 8004744:	eb63 0b01 	sbc.w	fp, r3, r1
 8004748:	f04f 0200 	mov.w	r2, #0
 800474c:	f04f 0300 	mov.w	r3, #0
 8004750:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004754:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004758:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800475c:	ebb2 040a 	subs.w	r4, r2, sl
 8004760:	eb63 050b 	sbc.w	r5, r3, fp
 8004764:	f04f 0200 	mov.w	r2, #0
 8004768:	f04f 0300 	mov.w	r3, #0
 800476c:	00eb      	lsls	r3, r5, #3
 800476e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004772:	00e2      	lsls	r2, r4, #3
 8004774:	4614      	mov	r4, r2
 8004776:	461d      	mov	r5, r3
 8004778:	4643      	mov	r3, r8
 800477a:	18e3      	adds	r3, r4, r3
 800477c:	603b      	str	r3, [r7, #0]
 800477e:	464b      	mov	r3, r9
 8004780:	eb45 0303 	adc.w	r3, r5, r3
 8004784:	607b      	str	r3, [r7, #4]
 8004786:	f04f 0200 	mov.w	r2, #0
 800478a:	f04f 0300 	mov.w	r3, #0
 800478e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004792:	4629      	mov	r1, r5
 8004794:	028b      	lsls	r3, r1, #10
 8004796:	4621      	mov	r1, r4
 8004798:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800479c:	4621      	mov	r1, r4
 800479e:	028a      	lsls	r2, r1, #10
 80047a0:	4610      	mov	r0, r2
 80047a2:	4619      	mov	r1, r3
 80047a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80047a6:	2200      	movs	r2, #0
 80047a8:	61bb      	str	r3, [r7, #24]
 80047aa:	61fa      	str	r2, [r7, #28]
 80047ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80047b0:	f7fb fd0e 	bl	80001d0 <__aeabi_uldivmod>
 80047b4:	4602      	mov	r2, r0
 80047b6:	460b      	mov	r3, r1
 80047b8:	4613      	mov	r3, r2
 80047ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80047bc:	4b0b      	ldr	r3, [pc, #44]	@ (80047ec <HAL_RCC_GetSysClockFreq+0x200>)
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	0c1b      	lsrs	r3, r3, #16
 80047c2:	f003 0303 	and.w	r3, r3, #3
 80047c6:	3301      	adds	r3, #1
 80047c8:	005b      	lsls	r3, r3, #1
 80047ca:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 80047cc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80047ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80047d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80047d4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80047d6:	e002      	b.n	80047de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80047d8:	4b05      	ldr	r3, [pc, #20]	@ (80047f0 <HAL_RCC_GetSysClockFreq+0x204>)
 80047da:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80047dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80047de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80047e0:	4618      	mov	r0, r3
 80047e2:	3750      	adds	r7, #80	@ 0x50
 80047e4:	46bd      	mov	sp, r7
 80047e6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80047ea:	bf00      	nop
 80047ec:	40023800 	.word	0x40023800
 80047f0:	00f42400 	.word	0x00f42400
 80047f4:	007a1200 	.word	0x007a1200

080047f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80047f8:	b480      	push	{r7}
 80047fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80047fc:	4b03      	ldr	r3, [pc, #12]	@ (800480c <HAL_RCC_GetHCLKFreq+0x14>)
 80047fe:	681b      	ldr	r3, [r3, #0]
}
 8004800:	4618      	mov	r0, r3
 8004802:	46bd      	mov	sp, r7
 8004804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004808:	4770      	bx	lr
 800480a:	bf00      	nop
 800480c:	20000008 	.word	0x20000008

08004810 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004814:	f7ff fff0 	bl	80047f8 <HAL_RCC_GetHCLKFreq>
 8004818:	4602      	mov	r2, r0
 800481a:	4b05      	ldr	r3, [pc, #20]	@ (8004830 <HAL_RCC_GetPCLK1Freq+0x20>)
 800481c:	689b      	ldr	r3, [r3, #8]
 800481e:	0a9b      	lsrs	r3, r3, #10
 8004820:	f003 0307 	and.w	r3, r3, #7
 8004824:	4903      	ldr	r1, [pc, #12]	@ (8004834 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004826:	5ccb      	ldrb	r3, [r1, r3]
 8004828:	fa22 f303 	lsr.w	r3, r2, r3
}
 800482c:	4618      	mov	r0, r3
 800482e:	bd80      	pop	{r7, pc}
 8004830:	40023800 	.word	0x40023800
 8004834:	08005af0 	.word	0x08005af0

08004838 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800483c:	f7ff ffdc 	bl	80047f8 <HAL_RCC_GetHCLKFreq>
 8004840:	4602      	mov	r2, r0
 8004842:	4b05      	ldr	r3, [pc, #20]	@ (8004858 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004844:	689b      	ldr	r3, [r3, #8]
 8004846:	0b5b      	lsrs	r3, r3, #13
 8004848:	f003 0307 	and.w	r3, r3, #7
 800484c:	4903      	ldr	r1, [pc, #12]	@ (800485c <HAL_RCC_GetPCLK2Freq+0x24>)
 800484e:	5ccb      	ldrb	r3, [r1, r3]
 8004850:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004854:	4618      	mov	r0, r3
 8004856:	bd80      	pop	{r7, pc}
 8004858:	40023800 	.word	0x40023800
 800485c:	08005af0 	.word	0x08005af0

08004860 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004860:	b480      	push	{r7}
 8004862:	b083      	sub	sp, #12
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
 8004868:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	220f      	movs	r2, #15
 800486e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004870:	4b12      	ldr	r3, [pc, #72]	@ (80048bc <HAL_RCC_GetClockConfig+0x5c>)
 8004872:	689b      	ldr	r3, [r3, #8]
 8004874:	f003 0203 	and.w	r2, r3, #3
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800487c:	4b0f      	ldr	r3, [pc, #60]	@ (80048bc <HAL_RCC_GetClockConfig+0x5c>)
 800487e:	689b      	ldr	r3, [r3, #8]
 8004880:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004888:	4b0c      	ldr	r3, [pc, #48]	@ (80048bc <HAL_RCC_GetClockConfig+0x5c>)
 800488a:	689b      	ldr	r3, [r3, #8]
 800488c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004894:	4b09      	ldr	r3, [pc, #36]	@ (80048bc <HAL_RCC_GetClockConfig+0x5c>)
 8004896:	689b      	ldr	r3, [r3, #8]
 8004898:	08db      	lsrs	r3, r3, #3
 800489a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80048a2:	4b07      	ldr	r3, [pc, #28]	@ (80048c0 <HAL_RCC_GetClockConfig+0x60>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f003 0207 	and.w	r2, r3, #7
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	601a      	str	r2, [r3, #0]
}
 80048ae:	bf00      	nop
 80048b0:	370c      	adds	r7, #12
 80048b2:	46bd      	mov	sp, r7
 80048b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b8:	4770      	bx	lr
 80048ba:	bf00      	nop
 80048bc:	40023800 	.word	0x40023800
 80048c0:	40023c00 	.word	0x40023c00

080048c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b082      	sub	sp, #8
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d101      	bne.n	80048d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80048d2:	2301      	movs	r3, #1
 80048d4:	e041      	b.n	800495a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048dc:	b2db      	uxtb	r3, r3
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d106      	bne.n	80048f0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2200      	movs	r2, #0
 80048e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80048ea:	6878      	ldr	r0, [r7, #4]
 80048ec:	f7fe fed4 	bl	8003698 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2202      	movs	r2, #2
 80048f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681a      	ldr	r2, [r3, #0]
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	3304      	adds	r3, #4
 8004900:	4619      	mov	r1, r3
 8004902:	4610      	mov	r0, r2
 8004904:	f000 fa7e 	bl	8004e04 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2201      	movs	r2, #1
 800490c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2201      	movs	r2, #1
 8004914:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2201      	movs	r2, #1
 800491c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2201      	movs	r2, #1
 8004924:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2201      	movs	r2, #1
 800492c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2201      	movs	r2, #1
 8004934:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2201      	movs	r2, #1
 800493c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2201      	movs	r2, #1
 8004944:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2201      	movs	r2, #1
 800494c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2201      	movs	r2, #1
 8004954:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004958:	2300      	movs	r3, #0
}
 800495a:	4618      	mov	r0, r3
 800495c:	3708      	adds	r7, #8
 800495e:	46bd      	mov	sp, r7
 8004960:	bd80      	pop	{r7, pc}
	...

08004964 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004964:	b480      	push	{r7}
 8004966:	b085      	sub	sp, #20
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004972:	b2db      	uxtb	r3, r3
 8004974:	2b01      	cmp	r3, #1
 8004976:	d001      	beq.n	800497c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004978:	2301      	movs	r3, #1
 800497a:	e04e      	b.n	8004a1a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2202      	movs	r2, #2
 8004980:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	68da      	ldr	r2, [r3, #12]
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f042 0201 	orr.w	r2, r2, #1
 8004992:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	4a23      	ldr	r2, [pc, #140]	@ (8004a28 <HAL_TIM_Base_Start_IT+0xc4>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d022      	beq.n	80049e4 <HAL_TIM_Base_Start_IT+0x80>
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049a6:	d01d      	beq.n	80049e4 <HAL_TIM_Base_Start_IT+0x80>
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4a1f      	ldr	r2, [pc, #124]	@ (8004a2c <HAL_TIM_Base_Start_IT+0xc8>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d018      	beq.n	80049e4 <HAL_TIM_Base_Start_IT+0x80>
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	4a1e      	ldr	r2, [pc, #120]	@ (8004a30 <HAL_TIM_Base_Start_IT+0xcc>)
 80049b8:	4293      	cmp	r3, r2
 80049ba:	d013      	beq.n	80049e4 <HAL_TIM_Base_Start_IT+0x80>
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	4a1c      	ldr	r2, [pc, #112]	@ (8004a34 <HAL_TIM_Base_Start_IT+0xd0>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d00e      	beq.n	80049e4 <HAL_TIM_Base_Start_IT+0x80>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	4a1b      	ldr	r2, [pc, #108]	@ (8004a38 <HAL_TIM_Base_Start_IT+0xd4>)
 80049cc:	4293      	cmp	r3, r2
 80049ce:	d009      	beq.n	80049e4 <HAL_TIM_Base_Start_IT+0x80>
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	4a19      	ldr	r2, [pc, #100]	@ (8004a3c <HAL_TIM_Base_Start_IT+0xd8>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d004      	beq.n	80049e4 <HAL_TIM_Base_Start_IT+0x80>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	4a18      	ldr	r2, [pc, #96]	@ (8004a40 <HAL_TIM_Base_Start_IT+0xdc>)
 80049e0:	4293      	cmp	r3, r2
 80049e2:	d111      	bne.n	8004a08 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	689b      	ldr	r3, [r3, #8]
 80049ea:	f003 0307 	and.w	r3, r3, #7
 80049ee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	2b06      	cmp	r3, #6
 80049f4:	d010      	beq.n	8004a18 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	681a      	ldr	r2, [r3, #0]
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f042 0201 	orr.w	r2, r2, #1
 8004a04:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a06:	e007      	b.n	8004a18 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	681a      	ldr	r2, [r3, #0]
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f042 0201 	orr.w	r2, r2, #1
 8004a16:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004a18:	2300      	movs	r3, #0
}
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	3714      	adds	r7, #20
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a24:	4770      	bx	lr
 8004a26:	bf00      	nop
 8004a28:	40010000 	.word	0x40010000
 8004a2c:	40000400 	.word	0x40000400
 8004a30:	40000800 	.word	0x40000800
 8004a34:	40000c00 	.word	0x40000c00
 8004a38:	40010400 	.word	0x40010400
 8004a3c:	40014000 	.word	0x40014000
 8004a40:	40001800 	.word	0x40001800

08004a44 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b084      	sub	sp, #16
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	68db      	ldr	r3, [r3, #12]
 8004a52:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	691b      	ldr	r3, [r3, #16]
 8004a5a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004a5c:	68bb      	ldr	r3, [r7, #8]
 8004a5e:	f003 0302 	and.w	r3, r3, #2
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d020      	beq.n	8004aa8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	f003 0302 	and.w	r3, r3, #2
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d01b      	beq.n	8004aa8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f06f 0202 	mvn.w	r2, #2
 8004a78:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	2201      	movs	r2, #1
 8004a7e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	699b      	ldr	r3, [r3, #24]
 8004a86:	f003 0303 	and.w	r3, r3, #3
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d003      	beq.n	8004a96 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004a8e:	6878      	ldr	r0, [r7, #4]
 8004a90:	f000 f999 	bl	8004dc6 <HAL_TIM_IC_CaptureCallback>
 8004a94:	e005      	b.n	8004aa2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a96:	6878      	ldr	r0, [r7, #4]
 8004a98:	f000 f98b 	bl	8004db2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a9c:	6878      	ldr	r0, [r7, #4]
 8004a9e:	f000 f99c 	bl	8004dda <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004aa8:	68bb      	ldr	r3, [r7, #8]
 8004aaa:	f003 0304 	and.w	r3, r3, #4
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d020      	beq.n	8004af4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	f003 0304 	and.w	r3, r3, #4
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d01b      	beq.n	8004af4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f06f 0204 	mvn.w	r2, #4
 8004ac4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2202      	movs	r2, #2
 8004aca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	699b      	ldr	r3, [r3, #24]
 8004ad2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d003      	beq.n	8004ae2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ada:	6878      	ldr	r0, [r7, #4]
 8004adc:	f000 f973 	bl	8004dc6 <HAL_TIM_IC_CaptureCallback>
 8004ae0:	e005      	b.n	8004aee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ae2:	6878      	ldr	r0, [r7, #4]
 8004ae4:	f000 f965 	bl	8004db2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ae8:	6878      	ldr	r0, [r7, #4]
 8004aea:	f000 f976 	bl	8004dda <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2200      	movs	r2, #0
 8004af2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004af4:	68bb      	ldr	r3, [r7, #8]
 8004af6:	f003 0308 	and.w	r3, r3, #8
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d020      	beq.n	8004b40 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	f003 0308 	and.w	r3, r3, #8
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d01b      	beq.n	8004b40 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f06f 0208 	mvn.w	r2, #8
 8004b10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2204      	movs	r2, #4
 8004b16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	69db      	ldr	r3, [r3, #28]
 8004b1e:	f003 0303 	and.w	r3, r3, #3
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d003      	beq.n	8004b2e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b26:	6878      	ldr	r0, [r7, #4]
 8004b28:	f000 f94d 	bl	8004dc6 <HAL_TIM_IC_CaptureCallback>
 8004b2c:	e005      	b.n	8004b3a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b2e:	6878      	ldr	r0, [r7, #4]
 8004b30:	f000 f93f 	bl	8004db2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b34:	6878      	ldr	r0, [r7, #4]
 8004b36:	f000 f950 	bl	8004dda <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004b40:	68bb      	ldr	r3, [r7, #8]
 8004b42:	f003 0310 	and.w	r3, r3, #16
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d020      	beq.n	8004b8c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	f003 0310 	and.w	r3, r3, #16
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d01b      	beq.n	8004b8c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f06f 0210 	mvn.w	r2, #16
 8004b5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2208      	movs	r2, #8
 8004b62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	69db      	ldr	r3, [r3, #28]
 8004b6a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d003      	beq.n	8004b7a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b72:	6878      	ldr	r0, [r7, #4]
 8004b74:	f000 f927 	bl	8004dc6 <HAL_TIM_IC_CaptureCallback>
 8004b78:	e005      	b.n	8004b86 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b7a:	6878      	ldr	r0, [r7, #4]
 8004b7c:	f000 f919 	bl	8004db2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b80:	6878      	ldr	r0, [r7, #4]
 8004b82:	f000 f92a 	bl	8004dda <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	2200      	movs	r2, #0
 8004b8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004b8c:	68bb      	ldr	r3, [r7, #8]
 8004b8e:	f003 0301 	and.w	r3, r3, #1
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d00c      	beq.n	8004bb0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	f003 0301 	and.w	r3, r3, #1
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d007      	beq.n	8004bb0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f06f 0201 	mvn.w	r2, #1
 8004ba8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004baa:	6878      	ldr	r0, [r7, #4]
 8004bac:	f7fe fcf6 	bl	800359c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004bb0:	68bb      	ldr	r3, [r7, #8]
 8004bb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d00c      	beq.n	8004bd4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d007      	beq.n	8004bd4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004bcc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004bce:	6878      	ldr	r0, [r7, #4]
 8004bd0:	f000 fae4 	bl	800519c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004bd4:	68bb      	ldr	r3, [r7, #8]
 8004bd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d00c      	beq.n	8004bf8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d007      	beq.n	8004bf8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004bf0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004bf2:	6878      	ldr	r0, [r7, #4]
 8004bf4:	f000 f8fb 	bl	8004dee <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004bf8:	68bb      	ldr	r3, [r7, #8]
 8004bfa:	f003 0320 	and.w	r3, r3, #32
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d00c      	beq.n	8004c1c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	f003 0320 	and.w	r3, r3, #32
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d007      	beq.n	8004c1c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f06f 0220 	mvn.w	r2, #32
 8004c14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004c16:	6878      	ldr	r0, [r7, #4]
 8004c18:	f000 fab6 	bl	8005188 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004c1c:	bf00      	nop
 8004c1e:	3710      	adds	r7, #16
 8004c20:	46bd      	mov	sp, r7
 8004c22:	bd80      	pop	{r7, pc}

08004c24 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b084      	sub	sp, #16
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
 8004c2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c2e:	2300      	movs	r3, #0
 8004c30:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c38:	2b01      	cmp	r3, #1
 8004c3a:	d101      	bne.n	8004c40 <HAL_TIM_ConfigClockSource+0x1c>
 8004c3c:	2302      	movs	r3, #2
 8004c3e:	e0b4      	b.n	8004daa <HAL_TIM_ConfigClockSource+0x186>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2201      	movs	r2, #1
 8004c44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2202      	movs	r2, #2
 8004c4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	689b      	ldr	r3, [r3, #8]
 8004c56:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004c58:	68bb      	ldr	r3, [r7, #8]
 8004c5a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004c5e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c60:	68bb      	ldr	r3, [r7, #8]
 8004c62:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004c66:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	68ba      	ldr	r2, [r7, #8]
 8004c6e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c78:	d03e      	beq.n	8004cf8 <HAL_TIM_ConfigClockSource+0xd4>
 8004c7a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c7e:	f200 8087 	bhi.w	8004d90 <HAL_TIM_ConfigClockSource+0x16c>
 8004c82:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c86:	f000 8086 	beq.w	8004d96 <HAL_TIM_ConfigClockSource+0x172>
 8004c8a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c8e:	d87f      	bhi.n	8004d90 <HAL_TIM_ConfigClockSource+0x16c>
 8004c90:	2b70      	cmp	r3, #112	@ 0x70
 8004c92:	d01a      	beq.n	8004cca <HAL_TIM_ConfigClockSource+0xa6>
 8004c94:	2b70      	cmp	r3, #112	@ 0x70
 8004c96:	d87b      	bhi.n	8004d90 <HAL_TIM_ConfigClockSource+0x16c>
 8004c98:	2b60      	cmp	r3, #96	@ 0x60
 8004c9a:	d050      	beq.n	8004d3e <HAL_TIM_ConfigClockSource+0x11a>
 8004c9c:	2b60      	cmp	r3, #96	@ 0x60
 8004c9e:	d877      	bhi.n	8004d90 <HAL_TIM_ConfigClockSource+0x16c>
 8004ca0:	2b50      	cmp	r3, #80	@ 0x50
 8004ca2:	d03c      	beq.n	8004d1e <HAL_TIM_ConfigClockSource+0xfa>
 8004ca4:	2b50      	cmp	r3, #80	@ 0x50
 8004ca6:	d873      	bhi.n	8004d90 <HAL_TIM_ConfigClockSource+0x16c>
 8004ca8:	2b40      	cmp	r3, #64	@ 0x40
 8004caa:	d058      	beq.n	8004d5e <HAL_TIM_ConfigClockSource+0x13a>
 8004cac:	2b40      	cmp	r3, #64	@ 0x40
 8004cae:	d86f      	bhi.n	8004d90 <HAL_TIM_ConfigClockSource+0x16c>
 8004cb0:	2b30      	cmp	r3, #48	@ 0x30
 8004cb2:	d064      	beq.n	8004d7e <HAL_TIM_ConfigClockSource+0x15a>
 8004cb4:	2b30      	cmp	r3, #48	@ 0x30
 8004cb6:	d86b      	bhi.n	8004d90 <HAL_TIM_ConfigClockSource+0x16c>
 8004cb8:	2b20      	cmp	r3, #32
 8004cba:	d060      	beq.n	8004d7e <HAL_TIM_ConfigClockSource+0x15a>
 8004cbc:	2b20      	cmp	r3, #32
 8004cbe:	d867      	bhi.n	8004d90 <HAL_TIM_ConfigClockSource+0x16c>
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d05c      	beq.n	8004d7e <HAL_TIM_ConfigClockSource+0x15a>
 8004cc4:	2b10      	cmp	r3, #16
 8004cc6:	d05a      	beq.n	8004d7e <HAL_TIM_ConfigClockSource+0x15a>
 8004cc8:	e062      	b.n	8004d90 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004cda:	f000 f9b9 	bl	8005050 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	689b      	ldr	r3, [r3, #8]
 8004ce4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004ce6:	68bb      	ldr	r3, [r7, #8]
 8004ce8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004cec:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	68ba      	ldr	r2, [r7, #8]
 8004cf4:	609a      	str	r2, [r3, #8]
      break;
 8004cf6:	e04f      	b.n	8004d98 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004d08:	f000 f9a2 	bl	8005050 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	689a      	ldr	r2, [r3, #8]
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004d1a:	609a      	str	r2, [r3, #8]
      break;
 8004d1c:	e03c      	b.n	8004d98 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d2a:	461a      	mov	r2, r3
 8004d2c:	f000 f916 	bl	8004f5c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	2150      	movs	r1, #80	@ 0x50
 8004d36:	4618      	mov	r0, r3
 8004d38:	f000 f96f 	bl	800501a <TIM_ITRx_SetConfig>
      break;
 8004d3c:	e02c      	b.n	8004d98 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d4a:	461a      	mov	r2, r3
 8004d4c:	f000 f935 	bl	8004fba <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	2160      	movs	r1, #96	@ 0x60
 8004d56:	4618      	mov	r0, r3
 8004d58:	f000 f95f 	bl	800501a <TIM_ITRx_SetConfig>
      break;
 8004d5c:	e01c      	b.n	8004d98 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d6a:	461a      	mov	r2, r3
 8004d6c:	f000 f8f6 	bl	8004f5c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	2140      	movs	r1, #64	@ 0x40
 8004d76:	4618      	mov	r0, r3
 8004d78:	f000 f94f 	bl	800501a <TIM_ITRx_SetConfig>
      break;
 8004d7c:	e00c      	b.n	8004d98 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681a      	ldr	r2, [r3, #0]
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	4619      	mov	r1, r3
 8004d88:	4610      	mov	r0, r2
 8004d8a:	f000 f946 	bl	800501a <TIM_ITRx_SetConfig>
      break;
 8004d8e:	e003      	b.n	8004d98 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004d90:	2301      	movs	r3, #1
 8004d92:	73fb      	strb	r3, [r7, #15]
      break;
 8004d94:	e000      	b.n	8004d98 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004d96:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2201      	movs	r2, #1
 8004d9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2200      	movs	r2, #0
 8004da4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004da8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004daa:	4618      	mov	r0, r3
 8004dac:	3710      	adds	r7, #16
 8004dae:	46bd      	mov	sp, r7
 8004db0:	bd80      	pop	{r7, pc}

08004db2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004db2:	b480      	push	{r7}
 8004db4:	b083      	sub	sp, #12
 8004db6:	af00      	add	r7, sp, #0
 8004db8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004dba:	bf00      	nop
 8004dbc:	370c      	adds	r7, #12
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc4:	4770      	bx	lr

08004dc6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004dc6:	b480      	push	{r7}
 8004dc8:	b083      	sub	sp, #12
 8004dca:	af00      	add	r7, sp, #0
 8004dcc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004dce:	bf00      	nop
 8004dd0:	370c      	adds	r7, #12
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd8:	4770      	bx	lr

08004dda <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004dda:	b480      	push	{r7}
 8004ddc:	b083      	sub	sp, #12
 8004dde:	af00      	add	r7, sp, #0
 8004de0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004de2:	bf00      	nop
 8004de4:	370c      	adds	r7, #12
 8004de6:	46bd      	mov	sp, r7
 8004de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dec:	4770      	bx	lr

08004dee <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004dee:	b480      	push	{r7}
 8004df0:	b083      	sub	sp, #12
 8004df2:	af00      	add	r7, sp, #0
 8004df4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004df6:	bf00      	nop
 8004df8:	370c      	adds	r7, #12
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e00:	4770      	bx	lr
	...

08004e04 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004e04:	b480      	push	{r7}
 8004e06:	b085      	sub	sp, #20
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
 8004e0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	4a46      	ldr	r2, [pc, #280]	@ (8004f30 <TIM_Base_SetConfig+0x12c>)
 8004e18:	4293      	cmp	r3, r2
 8004e1a:	d013      	beq.n	8004e44 <TIM_Base_SetConfig+0x40>
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e22:	d00f      	beq.n	8004e44 <TIM_Base_SetConfig+0x40>
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	4a43      	ldr	r2, [pc, #268]	@ (8004f34 <TIM_Base_SetConfig+0x130>)
 8004e28:	4293      	cmp	r3, r2
 8004e2a:	d00b      	beq.n	8004e44 <TIM_Base_SetConfig+0x40>
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	4a42      	ldr	r2, [pc, #264]	@ (8004f38 <TIM_Base_SetConfig+0x134>)
 8004e30:	4293      	cmp	r3, r2
 8004e32:	d007      	beq.n	8004e44 <TIM_Base_SetConfig+0x40>
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	4a41      	ldr	r2, [pc, #260]	@ (8004f3c <TIM_Base_SetConfig+0x138>)
 8004e38:	4293      	cmp	r3, r2
 8004e3a:	d003      	beq.n	8004e44 <TIM_Base_SetConfig+0x40>
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	4a40      	ldr	r2, [pc, #256]	@ (8004f40 <TIM_Base_SetConfig+0x13c>)
 8004e40:	4293      	cmp	r3, r2
 8004e42:	d108      	bne.n	8004e56 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e4a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	685b      	ldr	r3, [r3, #4]
 8004e50:	68fa      	ldr	r2, [r7, #12]
 8004e52:	4313      	orrs	r3, r2
 8004e54:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	4a35      	ldr	r2, [pc, #212]	@ (8004f30 <TIM_Base_SetConfig+0x12c>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d02b      	beq.n	8004eb6 <TIM_Base_SetConfig+0xb2>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e64:	d027      	beq.n	8004eb6 <TIM_Base_SetConfig+0xb2>
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	4a32      	ldr	r2, [pc, #200]	@ (8004f34 <TIM_Base_SetConfig+0x130>)
 8004e6a:	4293      	cmp	r3, r2
 8004e6c:	d023      	beq.n	8004eb6 <TIM_Base_SetConfig+0xb2>
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	4a31      	ldr	r2, [pc, #196]	@ (8004f38 <TIM_Base_SetConfig+0x134>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d01f      	beq.n	8004eb6 <TIM_Base_SetConfig+0xb2>
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	4a30      	ldr	r2, [pc, #192]	@ (8004f3c <TIM_Base_SetConfig+0x138>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d01b      	beq.n	8004eb6 <TIM_Base_SetConfig+0xb2>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	4a2f      	ldr	r2, [pc, #188]	@ (8004f40 <TIM_Base_SetConfig+0x13c>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d017      	beq.n	8004eb6 <TIM_Base_SetConfig+0xb2>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	4a2e      	ldr	r2, [pc, #184]	@ (8004f44 <TIM_Base_SetConfig+0x140>)
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d013      	beq.n	8004eb6 <TIM_Base_SetConfig+0xb2>
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	4a2d      	ldr	r2, [pc, #180]	@ (8004f48 <TIM_Base_SetConfig+0x144>)
 8004e92:	4293      	cmp	r3, r2
 8004e94:	d00f      	beq.n	8004eb6 <TIM_Base_SetConfig+0xb2>
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	4a2c      	ldr	r2, [pc, #176]	@ (8004f4c <TIM_Base_SetConfig+0x148>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d00b      	beq.n	8004eb6 <TIM_Base_SetConfig+0xb2>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	4a2b      	ldr	r2, [pc, #172]	@ (8004f50 <TIM_Base_SetConfig+0x14c>)
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d007      	beq.n	8004eb6 <TIM_Base_SetConfig+0xb2>
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	4a2a      	ldr	r2, [pc, #168]	@ (8004f54 <TIM_Base_SetConfig+0x150>)
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	d003      	beq.n	8004eb6 <TIM_Base_SetConfig+0xb2>
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	4a29      	ldr	r2, [pc, #164]	@ (8004f58 <TIM_Base_SetConfig+0x154>)
 8004eb2:	4293      	cmp	r3, r2
 8004eb4:	d108      	bne.n	8004ec8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ebc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	68db      	ldr	r3, [r3, #12]
 8004ec2:	68fa      	ldr	r2, [r7, #12]
 8004ec4:	4313      	orrs	r3, r2
 8004ec6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	695b      	ldr	r3, [r3, #20]
 8004ed2:	4313      	orrs	r3, r2
 8004ed4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	68fa      	ldr	r2, [r7, #12]
 8004eda:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	689a      	ldr	r2, [r3, #8]
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	681a      	ldr	r2, [r3, #0]
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	4a10      	ldr	r2, [pc, #64]	@ (8004f30 <TIM_Base_SetConfig+0x12c>)
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d003      	beq.n	8004efc <TIM_Base_SetConfig+0xf8>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	4a12      	ldr	r2, [pc, #72]	@ (8004f40 <TIM_Base_SetConfig+0x13c>)
 8004ef8:	4293      	cmp	r3, r2
 8004efa:	d103      	bne.n	8004f04 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004efc:	683b      	ldr	r3, [r7, #0]
 8004efe:	691a      	ldr	r2, [r3, #16]
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2201      	movs	r2, #1
 8004f08:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	691b      	ldr	r3, [r3, #16]
 8004f0e:	f003 0301 	and.w	r3, r3, #1
 8004f12:	2b01      	cmp	r3, #1
 8004f14:	d105      	bne.n	8004f22 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	691b      	ldr	r3, [r3, #16]
 8004f1a:	f023 0201 	bic.w	r2, r3, #1
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	611a      	str	r2, [r3, #16]
  }
}
 8004f22:	bf00      	nop
 8004f24:	3714      	adds	r7, #20
 8004f26:	46bd      	mov	sp, r7
 8004f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2c:	4770      	bx	lr
 8004f2e:	bf00      	nop
 8004f30:	40010000 	.word	0x40010000
 8004f34:	40000400 	.word	0x40000400
 8004f38:	40000800 	.word	0x40000800
 8004f3c:	40000c00 	.word	0x40000c00
 8004f40:	40010400 	.word	0x40010400
 8004f44:	40014000 	.word	0x40014000
 8004f48:	40014400 	.word	0x40014400
 8004f4c:	40014800 	.word	0x40014800
 8004f50:	40001800 	.word	0x40001800
 8004f54:	40001c00 	.word	0x40001c00
 8004f58:	40002000 	.word	0x40002000

08004f5c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f5c:	b480      	push	{r7}
 8004f5e:	b087      	sub	sp, #28
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	60f8      	str	r0, [r7, #12]
 8004f64:	60b9      	str	r1, [r7, #8]
 8004f66:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	6a1b      	ldr	r3, [r3, #32]
 8004f6c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	6a1b      	ldr	r3, [r3, #32]
 8004f72:	f023 0201 	bic.w	r2, r3, #1
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	699b      	ldr	r3, [r3, #24]
 8004f7e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f80:	693b      	ldr	r3, [r7, #16]
 8004f82:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004f86:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	011b      	lsls	r3, r3, #4
 8004f8c:	693a      	ldr	r2, [r7, #16]
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f92:	697b      	ldr	r3, [r7, #20]
 8004f94:	f023 030a 	bic.w	r3, r3, #10
 8004f98:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004f9a:	697a      	ldr	r2, [r7, #20]
 8004f9c:	68bb      	ldr	r3, [r7, #8]
 8004f9e:	4313      	orrs	r3, r2
 8004fa0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	693a      	ldr	r2, [r7, #16]
 8004fa6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	697a      	ldr	r2, [r7, #20]
 8004fac:	621a      	str	r2, [r3, #32]
}
 8004fae:	bf00      	nop
 8004fb0:	371c      	adds	r7, #28
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb8:	4770      	bx	lr

08004fba <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004fba:	b480      	push	{r7}
 8004fbc:	b087      	sub	sp, #28
 8004fbe:	af00      	add	r7, sp, #0
 8004fc0:	60f8      	str	r0, [r7, #12]
 8004fc2:	60b9      	str	r1, [r7, #8]
 8004fc4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	6a1b      	ldr	r3, [r3, #32]
 8004fca:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	6a1b      	ldr	r3, [r3, #32]
 8004fd0:	f023 0210 	bic.w	r2, r3, #16
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	699b      	ldr	r3, [r3, #24]
 8004fdc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004fde:	693b      	ldr	r3, [r7, #16]
 8004fe0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004fe4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	031b      	lsls	r3, r3, #12
 8004fea:	693a      	ldr	r2, [r7, #16]
 8004fec:	4313      	orrs	r3, r2
 8004fee:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004ff0:	697b      	ldr	r3, [r7, #20]
 8004ff2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004ff6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004ff8:	68bb      	ldr	r3, [r7, #8]
 8004ffa:	011b      	lsls	r3, r3, #4
 8004ffc:	697a      	ldr	r2, [r7, #20]
 8004ffe:	4313      	orrs	r3, r2
 8005000:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	693a      	ldr	r2, [r7, #16]
 8005006:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	697a      	ldr	r2, [r7, #20]
 800500c:	621a      	str	r2, [r3, #32]
}
 800500e:	bf00      	nop
 8005010:	371c      	adds	r7, #28
 8005012:	46bd      	mov	sp, r7
 8005014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005018:	4770      	bx	lr

0800501a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800501a:	b480      	push	{r7}
 800501c:	b085      	sub	sp, #20
 800501e:	af00      	add	r7, sp, #0
 8005020:	6078      	str	r0, [r7, #4]
 8005022:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	689b      	ldr	r3, [r3, #8]
 8005028:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005030:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005032:	683a      	ldr	r2, [r7, #0]
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	4313      	orrs	r3, r2
 8005038:	f043 0307 	orr.w	r3, r3, #7
 800503c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	68fa      	ldr	r2, [r7, #12]
 8005042:	609a      	str	r2, [r3, #8]
}
 8005044:	bf00      	nop
 8005046:	3714      	adds	r7, #20
 8005048:	46bd      	mov	sp, r7
 800504a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504e:	4770      	bx	lr

08005050 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005050:	b480      	push	{r7}
 8005052:	b087      	sub	sp, #28
 8005054:	af00      	add	r7, sp, #0
 8005056:	60f8      	str	r0, [r7, #12]
 8005058:	60b9      	str	r1, [r7, #8]
 800505a:	607a      	str	r2, [r7, #4]
 800505c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	689b      	ldr	r3, [r3, #8]
 8005062:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005064:	697b      	ldr	r3, [r7, #20]
 8005066:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800506a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	021a      	lsls	r2, r3, #8
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	431a      	orrs	r2, r3
 8005074:	68bb      	ldr	r3, [r7, #8]
 8005076:	4313      	orrs	r3, r2
 8005078:	697a      	ldr	r2, [r7, #20]
 800507a:	4313      	orrs	r3, r2
 800507c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	697a      	ldr	r2, [r7, #20]
 8005082:	609a      	str	r2, [r3, #8]
}
 8005084:	bf00      	nop
 8005086:	371c      	adds	r7, #28
 8005088:	46bd      	mov	sp, r7
 800508a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508e:	4770      	bx	lr

08005090 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005090:	b480      	push	{r7}
 8005092:	b085      	sub	sp, #20
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
 8005098:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80050a0:	2b01      	cmp	r3, #1
 80050a2:	d101      	bne.n	80050a8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80050a4:	2302      	movs	r3, #2
 80050a6:	e05a      	b.n	800515e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2201      	movs	r2, #1
 80050ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2202      	movs	r2, #2
 80050b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	685b      	ldr	r3, [r3, #4]
 80050be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	689b      	ldr	r3, [r3, #8]
 80050c6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050ce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	68fa      	ldr	r2, [r7, #12]
 80050d6:	4313      	orrs	r3, r2
 80050d8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	68fa      	ldr	r2, [r7, #12]
 80050e0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	4a21      	ldr	r2, [pc, #132]	@ (800516c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80050e8:	4293      	cmp	r3, r2
 80050ea:	d022      	beq.n	8005132 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050f4:	d01d      	beq.n	8005132 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	4a1d      	ldr	r2, [pc, #116]	@ (8005170 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80050fc:	4293      	cmp	r3, r2
 80050fe:	d018      	beq.n	8005132 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	4a1b      	ldr	r2, [pc, #108]	@ (8005174 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005106:	4293      	cmp	r3, r2
 8005108:	d013      	beq.n	8005132 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	4a1a      	ldr	r2, [pc, #104]	@ (8005178 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005110:	4293      	cmp	r3, r2
 8005112:	d00e      	beq.n	8005132 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	4a18      	ldr	r2, [pc, #96]	@ (800517c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800511a:	4293      	cmp	r3, r2
 800511c:	d009      	beq.n	8005132 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	4a17      	ldr	r2, [pc, #92]	@ (8005180 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005124:	4293      	cmp	r3, r2
 8005126:	d004      	beq.n	8005132 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	4a15      	ldr	r2, [pc, #84]	@ (8005184 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800512e:	4293      	cmp	r3, r2
 8005130:	d10c      	bne.n	800514c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005132:	68bb      	ldr	r3, [r7, #8]
 8005134:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005138:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	685b      	ldr	r3, [r3, #4]
 800513e:	68ba      	ldr	r2, [r7, #8]
 8005140:	4313      	orrs	r3, r2
 8005142:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	68ba      	ldr	r2, [r7, #8]
 800514a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2201      	movs	r2, #1
 8005150:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2200      	movs	r2, #0
 8005158:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800515c:	2300      	movs	r3, #0
}
 800515e:	4618      	mov	r0, r3
 8005160:	3714      	adds	r7, #20
 8005162:	46bd      	mov	sp, r7
 8005164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005168:	4770      	bx	lr
 800516a:	bf00      	nop
 800516c:	40010000 	.word	0x40010000
 8005170:	40000400 	.word	0x40000400
 8005174:	40000800 	.word	0x40000800
 8005178:	40000c00 	.word	0x40000c00
 800517c:	40010400 	.word	0x40010400
 8005180:	40014000 	.word	0x40014000
 8005184:	40001800 	.word	0x40001800

08005188 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005188:	b480      	push	{r7}
 800518a:	b083      	sub	sp, #12
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005190:	bf00      	nop
 8005192:	370c      	adds	r7, #12
 8005194:	46bd      	mov	sp, r7
 8005196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519a:	4770      	bx	lr

0800519c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800519c:	b480      	push	{r7}
 800519e:	b083      	sub	sp, #12
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80051a4:	bf00      	nop
 80051a6:	370c      	adds	r7, #12
 80051a8:	46bd      	mov	sp, r7
 80051aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ae:	4770      	bx	lr

080051b0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80051b0:	b580      	push	{r7, lr}
 80051b2:	b082      	sub	sp, #8
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d101      	bne.n	80051c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80051be:	2301      	movs	r3, #1
 80051c0:	e042      	b.n	8005248 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051c8:	b2db      	uxtb	r3, r3
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d106      	bne.n	80051dc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2200      	movs	r2, #0
 80051d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80051d6:	6878      	ldr	r0, [r7, #4]
 80051d8:	f7fe fa86 	bl	80036e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2224      	movs	r2, #36	@ 0x24
 80051e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	68da      	ldr	r2, [r3, #12]
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80051f2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80051f4:	6878      	ldr	r0, [r7, #4]
 80051f6:	f000 f973 	bl	80054e0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	691a      	ldr	r2, [r3, #16]
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005208:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	695a      	ldr	r2, [r3, #20]
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005218:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	68da      	ldr	r2, [r3, #12]
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005228:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2200      	movs	r2, #0
 800522e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2220      	movs	r2, #32
 8005234:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2220      	movs	r2, #32
 800523c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2200      	movs	r2, #0
 8005244:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005246:	2300      	movs	r3, #0
}
 8005248:	4618      	mov	r0, r3
 800524a:	3708      	adds	r7, #8
 800524c:	46bd      	mov	sp, r7
 800524e:	bd80      	pop	{r7, pc}

08005250 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b08a      	sub	sp, #40	@ 0x28
 8005254:	af02      	add	r7, sp, #8
 8005256:	60f8      	str	r0, [r7, #12]
 8005258:	60b9      	str	r1, [r7, #8]
 800525a:	603b      	str	r3, [r7, #0]
 800525c:	4613      	mov	r3, r2
 800525e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005260:	2300      	movs	r3, #0
 8005262:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800526a:	b2db      	uxtb	r3, r3
 800526c:	2b20      	cmp	r3, #32
 800526e:	d175      	bne.n	800535c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005270:	68bb      	ldr	r3, [r7, #8]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d002      	beq.n	800527c <HAL_UART_Transmit+0x2c>
 8005276:	88fb      	ldrh	r3, [r7, #6]
 8005278:	2b00      	cmp	r3, #0
 800527a:	d101      	bne.n	8005280 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800527c:	2301      	movs	r3, #1
 800527e:	e06e      	b.n	800535e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	2200      	movs	r2, #0
 8005284:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	2221      	movs	r2, #33	@ 0x21
 800528a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800528e:	f7fe fb91 	bl	80039b4 <HAL_GetTick>
 8005292:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	88fa      	ldrh	r2, [r7, #6]
 8005298:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	88fa      	ldrh	r2, [r7, #6]
 800529e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	689b      	ldr	r3, [r3, #8]
 80052a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052a8:	d108      	bne.n	80052bc <HAL_UART_Transmit+0x6c>
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	691b      	ldr	r3, [r3, #16]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d104      	bne.n	80052bc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80052b2:	2300      	movs	r3, #0
 80052b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80052b6:	68bb      	ldr	r3, [r7, #8]
 80052b8:	61bb      	str	r3, [r7, #24]
 80052ba:	e003      	b.n	80052c4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80052bc:	68bb      	ldr	r3, [r7, #8]
 80052be:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80052c0:	2300      	movs	r3, #0
 80052c2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80052c4:	e02e      	b.n	8005324 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80052c6:	683b      	ldr	r3, [r7, #0]
 80052c8:	9300      	str	r3, [sp, #0]
 80052ca:	697b      	ldr	r3, [r7, #20]
 80052cc:	2200      	movs	r2, #0
 80052ce:	2180      	movs	r1, #128	@ 0x80
 80052d0:	68f8      	ldr	r0, [r7, #12]
 80052d2:	f000 f848 	bl	8005366 <UART_WaitOnFlagUntilTimeout>
 80052d6:	4603      	mov	r3, r0
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d005      	beq.n	80052e8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	2220      	movs	r2, #32
 80052e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80052e4:	2303      	movs	r3, #3
 80052e6:	e03a      	b.n	800535e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80052e8:	69fb      	ldr	r3, [r7, #28]
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d10b      	bne.n	8005306 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80052ee:	69bb      	ldr	r3, [r7, #24]
 80052f0:	881b      	ldrh	r3, [r3, #0]
 80052f2:	461a      	mov	r2, r3
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80052fc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80052fe:	69bb      	ldr	r3, [r7, #24]
 8005300:	3302      	adds	r3, #2
 8005302:	61bb      	str	r3, [r7, #24]
 8005304:	e007      	b.n	8005316 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005306:	69fb      	ldr	r3, [r7, #28]
 8005308:	781a      	ldrb	r2, [r3, #0]
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005310:	69fb      	ldr	r3, [r7, #28]
 8005312:	3301      	adds	r3, #1
 8005314:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800531a:	b29b      	uxth	r3, r3
 800531c:	3b01      	subs	r3, #1
 800531e:	b29a      	uxth	r2, r3
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005328:	b29b      	uxth	r3, r3
 800532a:	2b00      	cmp	r3, #0
 800532c:	d1cb      	bne.n	80052c6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	9300      	str	r3, [sp, #0]
 8005332:	697b      	ldr	r3, [r7, #20]
 8005334:	2200      	movs	r2, #0
 8005336:	2140      	movs	r1, #64	@ 0x40
 8005338:	68f8      	ldr	r0, [r7, #12]
 800533a:	f000 f814 	bl	8005366 <UART_WaitOnFlagUntilTimeout>
 800533e:	4603      	mov	r3, r0
 8005340:	2b00      	cmp	r3, #0
 8005342:	d005      	beq.n	8005350 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	2220      	movs	r2, #32
 8005348:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800534c:	2303      	movs	r3, #3
 800534e:	e006      	b.n	800535e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	2220      	movs	r2, #32
 8005354:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005358:	2300      	movs	r3, #0
 800535a:	e000      	b.n	800535e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800535c:	2302      	movs	r3, #2
  }
}
 800535e:	4618      	mov	r0, r3
 8005360:	3720      	adds	r7, #32
 8005362:	46bd      	mov	sp, r7
 8005364:	bd80      	pop	{r7, pc}

08005366 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005366:	b580      	push	{r7, lr}
 8005368:	b086      	sub	sp, #24
 800536a:	af00      	add	r7, sp, #0
 800536c:	60f8      	str	r0, [r7, #12]
 800536e:	60b9      	str	r1, [r7, #8]
 8005370:	603b      	str	r3, [r7, #0]
 8005372:	4613      	mov	r3, r2
 8005374:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005376:	e03b      	b.n	80053f0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005378:	6a3b      	ldr	r3, [r7, #32]
 800537a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800537e:	d037      	beq.n	80053f0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005380:	f7fe fb18 	bl	80039b4 <HAL_GetTick>
 8005384:	4602      	mov	r2, r0
 8005386:	683b      	ldr	r3, [r7, #0]
 8005388:	1ad3      	subs	r3, r2, r3
 800538a:	6a3a      	ldr	r2, [r7, #32]
 800538c:	429a      	cmp	r2, r3
 800538e:	d302      	bcc.n	8005396 <UART_WaitOnFlagUntilTimeout+0x30>
 8005390:	6a3b      	ldr	r3, [r7, #32]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d101      	bne.n	800539a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005396:	2303      	movs	r3, #3
 8005398:	e03a      	b.n	8005410 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	68db      	ldr	r3, [r3, #12]
 80053a0:	f003 0304 	and.w	r3, r3, #4
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d023      	beq.n	80053f0 <UART_WaitOnFlagUntilTimeout+0x8a>
 80053a8:	68bb      	ldr	r3, [r7, #8]
 80053aa:	2b80      	cmp	r3, #128	@ 0x80
 80053ac:	d020      	beq.n	80053f0 <UART_WaitOnFlagUntilTimeout+0x8a>
 80053ae:	68bb      	ldr	r3, [r7, #8]
 80053b0:	2b40      	cmp	r3, #64	@ 0x40
 80053b2:	d01d      	beq.n	80053f0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f003 0308 	and.w	r3, r3, #8
 80053be:	2b08      	cmp	r3, #8
 80053c0:	d116      	bne.n	80053f0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80053c2:	2300      	movs	r3, #0
 80053c4:	617b      	str	r3, [r7, #20]
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	617b      	str	r3, [r7, #20]
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	685b      	ldr	r3, [r3, #4]
 80053d4:	617b      	str	r3, [r7, #20]
 80053d6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80053d8:	68f8      	ldr	r0, [r7, #12]
 80053da:	f000 f81d 	bl	8005418 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	2208      	movs	r2, #8
 80053e2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	2200      	movs	r2, #0
 80053e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80053ec:	2301      	movs	r3, #1
 80053ee:	e00f      	b.n	8005410 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	681a      	ldr	r2, [r3, #0]
 80053f6:	68bb      	ldr	r3, [r7, #8]
 80053f8:	4013      	ands	r3, r2
 80053fa:	68ba      	ldr	r2, [r7, #8]
 80053fc:	429a      	cmp	r2, r3
 80053fe:	bf0c      	ite	eq
 8005400:	2301      	moveq	r3, #1
 8005402:	2300      	movne	r3, #0
 8005404:	b2db      	uxtb	r3, r3
 8005406:	461a      	mov	r2, r3
 8005408:	79fb      	ldrb	r3, [r7, #7]
 800540a:	429a      	cmp	r2, r3
 800540c:	d0b4      	beq.n	8005378 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800540e:	2300      	movs	r3, #0
}
 8005410:	4618      	mov	r0, r3
 8005412:	3718      	adds	r7, #24
 8005414:	46bd      	mov	sp, r7
 8005416:	bd80      	pop	{r7, pc}

08005418 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005418:	b480      	push	{r7}
 800541a:	b095      	sub	sp, #84	@ 0x54
 800541c:	af00      	add	r7, sp, #0
 800541e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	330c      	adds	r3, #12
 8005426:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005428:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800542a:	e853 3f00 	ldrex	r3, [r3]
 800542e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005430:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005432:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005436:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	330c      	adds	r3, #12
 800543e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005440:	643a      	str	r2, [r7, #64]	@ 0x40
 8005442:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005444:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005446:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005448:	e841 2300 	strex	r3, r2, [r1]
 800544c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800544e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005450:	2b00      	cmp	r3, #0
 8005452:	d1e5      	bne.n	8005420 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	3314      	adds	r3, #20
 800545a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800545c:	6a3b      	ldr	r3, [r7, #32]
 800545e:	e853 3f00 	ldrex	r3, [r3]
 8005462:	61fb      	str	r3, [r7, #28]
   return(result);
 8005464:	69fb      	ldr	r3, [r7, #28]
 8005466:	f023 0301 	bic.w	r3, r3, #1
 800546a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	3314      	adds	r3, #20
 8005472:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005474:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005476:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005478:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800547a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800547c:	e841 2300 	strex	r3, r2, [r1]
 8005480:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005484:	2b00      	cmp	r3, #0
 8005486:	d1e5      	bne.n	8005454 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800548c:	2b01      	cmp	r3, #1
 800548e:	d119      	bne.n	80054c4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	330c      	adds	r3, #12
 8005496:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	e853 3f00 	ldrex	r3, [r3]
 800549e:	60bb      	str	r3, [r7, #8]
   return(result);
 80054a0:	68bb      	ldr	r3, [r7, #8]
 80054a2:	f023 0310 	bic.w	r3, r3, #16
 80054a6:	647b      	str	r3, [r7, #68]	@ 0x44
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	330c      	adds	r3, #12
 80054ae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80054b0:	61ba      	str	r2, [r7, #24]
 80054b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054b4:	6979      	ldr	r1, [r7, #20]
 80054b6:	69ba      	ldr	r2, [r7, #24]
 80054b8:	e841 2300 	strex	r3, r2, [r1]
 80054bc:	613b      	str	r3, [r7, #16]
   return(result);
 80054be:	693b      	ldr	r3, [r7, #16]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d1e5      	bne.n	8005490 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	2220      	movs	r2, #32
 80054c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2200      	movs	r2, #0
 80054d0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80054d2:	bf00      	nop
 80054d4:	3754      	adds	r7, #84	@ 0x54
 80054d6:	46bd      	mov	sp, r7
 80054d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054dc:	4770      	bx	lr
	...

080054e0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80054e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80054e4:	b0c0      	sub	sp, #256	@ 0x100
 80054e6:	af00      	add	r7, sp, #0
 80054e8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80054ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	691b      	ldr	r3, [r3, #16]
 80054f4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80054f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054fc:	68d9      	ldr	r1, [r3, #12]
 80054fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005502:	681a      	ldr	r2, [r3, #0]
 8005504:	ea40 0301 	orr.w	r3, r0, r1
 8005508:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800550a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800550e:	689a      	ldr	r2, [r3, #8]
 8005510:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005514:	691b      	ldr	r3, [r3, #16]
 8005516:	431a      	orrs	r2, r3
 8005518:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800551c:	695b      	ldr	r3, [r3, #20]
 800551e:	431a      	orrs	r2, r3
 8005520:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005524:	69db      	ldr	r3, [r3, #28]
 8005526:	4313      	orrs	r3, r2
 8005528:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800552c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	68db      	ldr	r3, [r3, #12]
 8005534:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005538:	f021 010c 	bic.w	r1, r1, #12
 800553c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005540:	681a      	ldr	r2, [r3, #0]
 8005542:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005546:	430b      	orrs	r3, r1
 8005548:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800554a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	695b      	ldr	r3, [r3, #20]
 8005552:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005556:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800555a:	6999      	ldr	r1, [r3, #24]
 800555c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005560:	681a      	ldr	r2, [r3, #0]
 8005562:	ea40 0301 	orr.w	r3, r0, r1
 8005566:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005568:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800556c:	681a      	ldr	r2, [r3, #0]
 800556e:	4b8f      	ldr	r3, [pc, #572]	@ (80057ac <UART_SetConfig+0x2cc>)
 8005570:	429a      	cmp	r2, r3
 8005572:	d005      	beq.n	8005580 <UART_SetConfig+0xa0>
 8005574:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005578:	681a      	ldr	r2, [r3, #0]
 800557a:	4b8d      	ldr	r3, [pc, #564]	@ (80057b0 <UART_SetConfig+0x2d0>)
 800557c:	429a      	cmp	r2, r3
 800557e:	d104      	bne.n	800558a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005580:	f7ff f95a 	bl	8004838 <HAL_RCC_GetPCLK2Freq>
 8005584:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005588:	e003      	b.n	8005592 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800558a:	f7ff f941 	bl	8004810 <HAL_RCC_GetPCLK1Freq>
 800558e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005592:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005596:	69db      	ldr	r3, [r3, #28]
 8005598:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800559c:	f040 810c 	bne.w	80057b8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80055a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80055a4:	2200      	movs	r2, #0
 80055a6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80055aa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80055ae:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80055b2:	4622      	mov	r2, r4
 80055b4:	462b      	mov	r3, r5
 80055b6:	1891      	adds	r1, r2, r2
 80055b8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80055ba:	415b      	adcs	r3, r3
 80055bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80055be:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80055c2:	4621      	mov	r1, r4
 80055c4:	eb12 0801 	adds.w	r8, r2, r1
 80055c8:	4629      	mov	r1, r5
 80055ca:	eb43 0901 	adc.w	r9, r3, r1
 80055ce:	f04f 0200 	mov.w	r2, #0
 80055d2:	f04f 0300 	mov.w	r3, #0
 80055d6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80055da:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80055de:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80055e2:	4690      	mov	r8, r2
 80055e4:	4699      	mov	r9, r3
 80055e6:	4623      	mov	r3, r4
 80055e8:	eb18 0303 	adds.w	r3, r8, r3
 80055ec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80055f0:	462b      	mov	r3, r5
 80055f2:	eb49 0303 	adc.w	r3, r9, r3
 80055f6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80055fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055fe:	685b      	ldr	r3, [r3, #4]
 8005600:	2200      	movs	r2, #0
 8005602:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005606:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800560a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800560e:	460b      	mov	r3, r1
 8005610:	18db      	adds	r3, r3, r3
 8005612:	653b      	str	r3, [r7, #80]	@ 0x50
 8005614:	4613      	mov	r3, r2
 8005616:	eb42 0303 	adc.w	r3, r2, r3
 800561a:	657b      	str	r3, [r7, #84]	@ 0x54
 800561c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005620:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005624:	f7fa fdd4 	bl	80001d0 <__aeabi_uldivmod>
 8005628:	4602      	mov	r2, r0
 800562a:	460b      	mov	r3, r1
 800562c:	4b61      	ldr	r3, [pc, #388]	@ (80057b4 <UART_SetConfig+0x2d4>)
 800562e:	fba3 2302 	umull	r2, r3, r3, r2
 8005632:	095b      	lsrs	r3, r3, #5
 8005634:	011c      	lsls	r4, r3, #4
 8005636:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800563a:	2200      	movs	r2, #0
 800563c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005640:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005644:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005648:	4642      	mov	r2, r8
 800564a:	464b      	mov	r3, r9
 800564c:	1891      	adds	r1, r2, r2
 800564e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005650:	415b      	adcs	r3, r3
 8005652:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005654:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005658:	4641      	mov	r1, r8
 800565a:	eb12 0a01 	adds.w	sl, r2, r1
 800565e:	4649      	mov	r1, r9
 8005660:	eb43 0b01 	adc.w	fp, r3, r1
 8005664:	f04f 0200 	mov.w	r2, #0
 8005668:	f04f 0300 	mov.w	r3, #0
 800566c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005670:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005674:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005678:	4692      	mov	sl, r2
 800567a:	469b      	mov	fp, r3
 800567c:	4643      	mov	r3, r8
 800567e:	eb1a 0303 	adds.w	r3, sl, r3
 8005682:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005686:	464b      	mov	r3, r9
 8005688:	eb4b 0303 	adc.w	r3, fp, r3
 800568c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005690:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005694:	685b      	ldr	r3, [r3, #4]
 8005696:	2200      	movs	r2, #0
 8005698:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800569c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80056a0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80056a4:	460b      	mov	r3, r1
 80056a6:	18db      	adds	r3, r3, r3
 80056a8:	643b      	str	r3, [r7, #64]	@ 0x40
 80056aa:	4613      	mov	r3, r2
 80056ac:	eb42 0303 	adc.w	r3, r2, r3
 80056b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80056b2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80056b6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80056ba:	f7fa fd89 	bl	80001d0 <__aeabi_uldivmod>
 80056be:	4602      	mov	r2, r0
 80056c0:	460b      	mov	r3, r1
 80056c2:	4611      	mov	r1, r2
 80056c4:	4b3b      	ldr	r3, [pc, #236]	@ (80057b4 <UART_SetConfig+0x2d4>)
 80056c6:	fba3 2301 	umull	r2, r3, r3, r1
 80056ca:	095b      	lsrs	r3, r3, #5
 80056cc:	2264      	movs	r2, #100	@ 0x64
 80056ce:	fb02 f303 	mul.w	r3, r2, r3
 80056d2:	1acb      	subs	r3, r1, r3
 80056d4:	00db      	lsls	r3, r3, #3
 80056d6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80056da:	4b36      	ldr	r3, [pc, #216]	@ (80057b4 <UART_SetConfig+0x2d4>)
 80056dc:	fba3 2302 	umull	r2, r3, r3, r2
 80056e0:	095b      	lsrs	r3, r3, #5
 80056e2:	005b      	lsls	r3, r3, #1
 80056e4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80056e8:	441c      	add	r4, r3
 80056ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80056ee:	2200      	movs	r2, #0
 80056f0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80056f4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80056f8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80056fc:	4642      	mov	r2, r8
 80056fe:	464b      	mov	r3, r9
 8005700:	1891      	adds	r1, r2, r2
 8005702:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005704:	415b      	adcs	r3, r3
 8005706:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005708:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800570c:	4641      	mov	r1, r8
 800570e:	1851      	adds	r1, r2, r1
 8005710:	6339      	str	r1, [r7, #48]	@ 0x30
 8005712:	4649      	mov	r1, r9
 8005714:	414b      	adcs	r3, r1
 8005716:	637b      	str	r3, [r7, #52]	@ 0x34
 8005718:	f04f 0200 	mov.w	r2, #0
 800571c:	f04f 0300 	mov.w	r3, #0
 8005720:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005724:	4659      	mov	r1, fp
 8005726:	00cb      	lsls	r3, r1, #3
 8005728:	4651      	mov	r1, sl
 800572a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800572e:	4651      	mov	r1, sl
 8005730:	00ca      	lsls	r2, r1, #3
 8005732:	4610      	mov	r0, r2
 8005734:	4619      	mov	r1, r3
 8005736:	4603      	mov	r3, r0
 8005738:	4642      	mov	r2, r8
 800573a:	189b      	adds	r3, r3, r2
 800573c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005740:	464b      	mov	r3, r9
 8005742:	460a      	mov	r2, r1
 8005744:	eb42 0303 	adc.w	r3, r2, r3
 8005748:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800574c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005750:	685b      	ldr	r3, [r3, #4]
 8005752:	2200      	movs	r2, #0
 8005754:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005758:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800575c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005760:	460b      	mov	r3, r1
 8005762:	18db      	adds	r3, r3, r3
 8005764:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005766:	4613      	mov	r3, r2
 8005768:	eb42 0303 	adc.w	r3, r2, r3
 800576c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800576e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005772:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005776:	f7fa fd2b 	bl	80001d0 <__aeabi_uldivmod>
 800577a:	4602      	mov	r2, r0
 800577c:	460b      	mov	r3, r1
 800577e:	4b0d      	ldr	r3, [pc, #52]	@ (80057b4 <UART_SetConfig+0x2d4>)
 8005780:	fba3 1302 	umull	r1, r3, r3, r2
 8005784:	095b      	lsrs	r3, r3, #5
 8005786:	2164      	movs	r1, #100	@ 0x64
 8005788:	fb01 f303 	mul.w	r3, r1, r3
 800578c:	1ad3      	subs	r3, r2, r3
 800578e:	00db      	lsls	r3, r3, #3
 8005790:	3332      	adds	r3, #50	@ 0x32
 8005792:	4a08      	ldr	r2, [pc, #32]	@ (80057b4 <UART_SetConfig+0x2d4>)
 8005794:	fba2 2303 	umull	r2, r3, r2, r3
 8005798:	095b      	lsrs	r3, r3, #5
 800579a:	f003 0207 	and.w	r2, r3, #7
 800579e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	4422      	add	r2, r4
 80057a6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80057a8:	e106      	b.n	80059b8 <UART_SetConfig+0x4d8>
 80057aa:	bf00      	nop
 80057ac:	40011000 	.word	0x40011000
 80057b0:	40011400 	.word	0x40011400
 80057b4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80057b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80057bc:	2200      	movs	r2, #0
 80057be:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80057c2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80057c6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80057ca:	4642      	mov	r2, r8
 80057cc:	464b      	mov	r3, r9
 80057ce:	1891      	adds	r1, r2, r2
 80057d0:	6239      	str	r1, [r7, #32]
 80057d2:	415b      	adcs	r3, r3
 80057d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80057d6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80057da:	4641      	mov	r1, r8
 80057dc:	1854      	adds	r4, r2, r1
 80057de:	4649      	mov	r1, r9
 80057e0:	eb43 0501 	adc.w	r5, r3, r1
 80057e4:	f04f 0200 	mov.w	r2, #0
 80057e8:	f04f 0300 	mov.w	r3, #0
 80057ec:	00eb      	lsls	r3, r5, #3
 80057ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80057f2:	00e2      	lsls	r2, r4, #3
 80057f4:	4614      	mov	r4, r2
 80057f6:	461d      	mov	r5, r3
 80057f8:	4643      	mov	r3, r8
 80057fa:	18e3      	adds	r3, r4, r3
 80057fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005800:	464b      	mov	r3, r9
 8005802:	eb45 0303 	adc.w	r3, r5, r3
 8005806:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800580a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800580e:	685b      	ldr	r3, [r3, #4]
 8005810:	2200      	movs	r2, #0
 8005812:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005816:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800581a:	f04f 0200 	mov.w	r2, #0
 800581e:	f04f 0300 	mov.w	r3, #0
 8005822:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005826:	4629      	mov	r1, r5
 8005828:	008b      	lsls	r3, r1, #2
 800582a:	4621      	mov	r1, r4
 800582c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005830:	4621      	mov	r1, r4
 8005832:	008a      	lsls	r2, r1, #2
 8005834:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005838:	f7fa fcca 	bl	80001d0 <__aeabi_uldivmod>
 800583c:	4602      	mov	r2, r0
 800583e:	460b      	mov	r3, r1
 8005840:	4b60      	ldr	r3, [pc, #384]	@ (80059c4 <UART_SetConfig+0x4e4>)
 8005842:	fba3 2302 	umull	r2, r3, r3, r2
 8005846:	095b      	lsrs	r3, r3, #5
 8005848:	011c      	lsls	r4, r3, #4
 800584a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800584e:	2200      	movs	r2, #0
 8005850:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005854:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005858:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800585c:	4642      	mov	r2, r8
 800585e:	464b      	mov	r3, r9
 8005860:	1891      	adds	r1, r2, r2
 8005862:	61b9      	str	r1, [r7, #24]
 8005864:	415b      	adcs	r3, r3
 8005866:	61fb      	str	r3, [r7, #28]
 8005868:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800586c:	4641      	mov	r1, r8
 800586e:	1851      	adds	r1, r2, r1
 8005870:	6139      	str	r1, [r7, #16]
 8005872:	4649      	mov	r1, r9
 8005874:	414b      	adcs	r3, r1
 8005876:	617b      	str	r3, [r7, #20]
 8005878:	f04f 0200 	mov.w	r2, #0
 800587c:	f04f 0300 	mov.w	r3, #0
 8005880:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005884:	4659      	mov	r1, fp
 8005886:	00cb      	lsls	r3, r1, #3
 8005888:	4651      	mov	r1, sl
 800588a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800588e:	4651      	mov	r1, sl
 8005890:	00ca      	lsls	r2, r1, #3
 8005892:	4610      	mov	r0, r2
 8005894:	4619      	mov	r1, r3
 8005896:	4603      	mov	r3, r0
 8005898:	4642      	mov	r2, r8
 800589a:	189b      	adds	r3, r3, r2
 800589c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80058a0:	464b      	mov	r3, r9
 80058a2:	460a      	mov	r2, r1
 80058a4:	eb42 0303 	adc.w	r3, r2, r3
 80058a8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80058ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058b0:	685b      	ldr	r3, [r3, #4]
 80058b2:	2200      	movs	r2, #0
 80058b4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80058b6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80058b8:	f04f 0200 	mov.w	r2, #0
 80058bc:	f04f 0300 	mov.w	r3, #0
 80058c0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80058c4:	4649      	mov	r1, r9
 80058c6:	008b      	lsls	r3, r1, #2
 80058c8:	4641      	mov	r1, r8
 80058ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80058ce:	4641      	mov	r1, r8
 80058d0:	008a      	lsls	r2, r1, #2
 80058d2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80058d6:	f7fa fc7b 	bl	80001d0 <__aeabi_uldivmod>
 80058da:	4602      	mov	r2, r0
 80058dc:	460b      	mov	r3, r1
 80058de:	4611      	mov	r1, r2
 80058e0:	4b38      	ldr	r3, [pc, #224]	@ (80059c4 <UART_SetConfig+0x4e4>)
 80058e2:	fba3 2301 	umull	r2, r3, r3, r1
 80058e6:	095b      	lsrs	r3, r3, #5
 80058e8:	2264      	movs	r2, #100	@ 0x64
 80058ea:	fb02 f303 	mul.w	r3, r2, r3
 80058ee:	1acb      	subs	r3, r1, r3
 80058f0:	011b      	lsls	r3, r3, #4
 80058f2:	3332      	adds	r3, #50	@ 0x32
 80058f4:	4a33      	ldr	r2, [pc, #204]	@ (80059c4 <UART_SetConfig+0x4e4>)
 80058f6:	fba2 2303 	umull	r2, r3, r2, r3
 80058fa:	095b      	lsrs	r3, r3, #5
 80058fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005900:	441c      	add	r4, r3
 8005902:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005906:	2200      	movs	r2, #0
 8005908:	673b      	str	r3, [r7, #112]	@ 0x70
 800590a:	677a      	str	r2, [r7, #116]	@ 0x74
 800590c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005910:	4642      	mov	r2, r8
 8005912:	464b      	mov	r3, r9
 8005914:	1891      	adds	r1, r2, r2
 8005916:	60b9      	str	r1, [r7, #8]
 8005918:	415b      	adcs	r3, r3
 800591a:	60fb      	str	r3, [r7, #12]
 800591c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005920:	4641      	mov	r1, r8
 8005922:	1851      	adds	r1, r2, r1
 8005924:	6039      	str	r1, [r7, #0]
 8005926:	4649      	mov	r1, r9
 8005928:	414b      	adcs	r3, r1
 800592a:	607b      	str	r3, [r7, #4]
 800592c:	f04f 0200 	mov.w	r2, #0
 8005930:	f04f 0300 	mov.w	r3, #0
 8005934:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005938:	4659      	mov	r1, fp
 800593a:	00cb      	lsls	r3, r1, #3
 800593c:	4651      	mov	r1, sl
 800593e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005942:	4651      	mov	r1, sl
 8005944:	00ca      	lsls	r2, r1, #3
 8005946:	4610      	mov	r0, r2
 8005948:	4619      	mov	r1, r3
 800594a:	4603      	mov	r3, r0
 800594c:	4642      	mov	r2, r8
 800594e:	189b      	adds	r3, r3, r2
 8005950:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005952:	464b      	mov	r3, r9
 8005954:	460a      	mov	r2, r1
 8005956:	eb42 0303 	adc.w	r3, r2, r3
 800595a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800595c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005960:	685b      	ldr	r3, [r3, #4]
 8005962:	2200      	movs	r2, #0
 8005964:	663b      	str	r3, [r7, #96]	@ 0x60
 8005966:	667a      	str	r2, [r7, #100]	@ 0x64
 8005968:	f04f 0200 	mov.w	r2, #0
 800596c:	f04f 0300 	mov.w	r3, #0
 8005970:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005974:	4649      	mov	r1, r9
 8005976:	008b      	lsls	r3, r1, #2
 8005978:	4641      	mov	r1, r8
 800597a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800597e:	4641      	mov	r1, r8
 8005980:	008a      	lsls	r2, r1, #2
 8005982:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005986:	f7fa fc23 	bl	80001d0 <__aeabi_uldivmod>
 800598a:	4602      	mov	r2, r0
 800598c:	460b      	mov	r3, r1
 800598e:	4b0d      	ldr	r3, [pc, #52]	@ (80059c4 <UART_SetConfig+0x4e4>)
 8005990:	fba3 1302 	umull	r1, r3, r3, r2
 8005994:	095b      	lsrs	r3, r3, #5
 8005996:	2164      	movs	r1, #100	@ 0x64
 8005998:	fb01 f303 	mul.w	r3, r1, r3
 800599c:	1ad3      	subs	r3, r2, r3
 800599e:	011b      	lsls	r3, r3, #4
 80059a0:	3332      	adds	r3, #50	@ 0x32
 80059a2:	4a08      	ldr	r2, [pc, #32]	@ (80059c4 <UART_SetConfig+0x4e4>)
 80059a4:	fba2 2303 	umull	r2, r3, r2, r3
 80059a8:	095b      	lsrs	r3, r3, #5
 80059aa:	f003 020f 	and.w	r2, r3, #15
 80059ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	4422      	add	r2, r4
 80059b6:	609a      	str	r2, [r3, #8]
}
 80059b8:	bf00      	nop
 80059ba:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80059be:	46bd      	mov	sp, r7
 80059c0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80059c4:	51eb851f 	.word	0x51eb851f

080059c8 <memset>:
 80059c8:	4402      	add	r2, r0
 80059ca:	4603      	mov	r3, r0
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d100      	bne.n	80059d2 <memset+0xa>
 80059d0:	4770      	bx	lr
 80059d2:	f803 1b01 	strb.w	r1, [r3], #1
 80059d6:	e7f9      	b.n	80059cc <memset+0x4>

080059d8 <__libc_init_array>:
 80059d8:	b570      	push	{r4, r5, r6, lr}
 80059da:	4d0d      	ldr	r5, [pc, #52]	@ (8005a10 <__libc_init_array+0x38>)
 80059dc:	4c0d      	ldr	r4, [pc, #52]	@ (8005a14 <__libc_init_array+0x3c>)
 80059de:	1b64      	subs	r4, r4, r5
 80059e0:	10a4      	asrs	r4, r4, #2
 80059e2:	2600      	movs	r6, #0
 80059e4:	42a6      	cmp	r6, r4
 80059e6:	d109      	bne.n	80059fc <__libc_init_array+0x24>
 80059e8:	4d0b      	ldr	r5, [pc, #44]	@ (8005a18 <__libc_init_array+0x40>)
 80059ea:	4c0c      	ldr	r4, [pc, #48]	@ (8005a1c <__libc_init_array+0x44>)
 80059ec:	f000 f826 	bl	8005a3c <_init>
 80059f0:	1b64      	subs	r4, r4, r5
 80059f2:	10a4      	asrs	r4, r4, #2
 80059f4:	2600      	movs	r6, #0
 80059f6:	42a6      	cmp	r6, r4
 80059f8:	d105      	bne.n	8005a06 <__libc_init_array+0x2e>
 80059fa:	bd70      	pop	{r4, r5, r6, pc}
 80059fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a00:	4798      	blx	r3
 8005a02:	3601      	adds	r6, #1
 8005a04:	e7ee      	b.n	80059e4 <__libc_init_array+0xc>
 8005a06:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a0a:	4798      	blx	r3
 8005a0c:	3601      	adds	r6, #1
 8005a0e:	e7f2      	b.n	80059f6 <__libc_init_array+0x1e>
 8005a10:	08005b00 	.word	0x08005b00
 8005a14:	08005b00 	.word	0x08005b00
 8005a18:	08005b00 	.word	0x08005b00
 8005a1c:	08005b04 	.word	0x08005b04

08005a20 <memcpy>:
 8005a20:	440a      	add	r2, r1
 8005a22:	4291      	cmp	r1, r2
 8005a24:	f100 33ff 	add.w	r3, r0, #4294967295
 8005a28:	d100      	bne.n	8005a2c <memcpy+0xc>
 8005a2a:	4770      	bx	lr
 8005a2c:	b510      	push	{r4, lr}
 8005a2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005a32:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005a36:	4291      	cmp	r1, r2
 8005a38:	d1f9      	bne.n	8005a2e <memcpy+0xe>
 8005a3a:	bd10      	pop	{r4, pc}

08005a3c <_init>:
 8005a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a3e:	bf00      	nop
 8005a40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a42:	bc08      	pop	{r3}
 8005a44:	469e      	mov	lr, r3
 8005a46:	4770      	bx	lr

08005a48 <_fini>:
 8005a48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a4a:	bf00      	nop
 8005a4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a4e:	bc08      	pop	{r3}
 8005a50:	469e      	mov	lr, r3
 8005a52:	4770      	bx	lr
