#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Mar  2 21:44:02 2023
# Process ID: 41464
# Current directory: C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDL_complete_1/VHDL/VHDL_Gruppe4/Datapath
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20324 C:\Users\felix\Documents\DTU\30082_project_jan_23\Git\DTU\62711\VHDL_complete_1\VHDL\VHDL_Gruppe4\Datapath\project_2.xpr
# Log file: C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDL_complete_1/VHDL/VHDL_Gruppe4/Datapath/vivado.log
# Journal file: C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDL_complete_1/VHDL/VHDL_Gruppe4/Datapath\vivado.jou
# Running On: DESKTOP-LOLTF0F, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 16, Host memory: 34018 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDL_complete_1/VHDL/VHDL_Gruppe4/Datapath/project_2.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDL_complete_1/VHDL/VHDL_Gruppe4/Datapath'
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDL_complete_1/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/new/2_input_mux.vhd', nor could it be found using path 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/new/2_input_mux.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDL_complete_1/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/imports/new/Top_project1.v', nor could it be found using path 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/imports/new/Top_project1.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDL_complete_1/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/imports/new/function_unit.vhd', nor could it be found using path 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/imports/new/function_unit.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDL_complete_1/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/imports/new/2_input_mux.vhd', nor could it be found using path 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/imports/new/2_input_mux.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDL_complete_1/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/imports/new/mux2to1.vhd', nor could it be found using path 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/imports/new/mux2to1.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDL_complete_1/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/imports/new/Shifter.vhd', nor could it be found using path 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/imports/new/Shifter.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDL_complete_1/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/imports/new/MUX16to1.vhd', nor could it be found using path 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/imports/new/MUX16to1.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDL_complete_1/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/imports/new/full_adder.vhd', nor could it be found using path 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/imports/new/full_adder.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDL_complete_1/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/imports/new/mux4to1.vhd', nor could it be found using path 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/imports/new/mux4to1.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDL_complete_1/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/imports/new/ALU.vhd', nor could it be found using path 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/imports/new/ALU.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDL_complete_1/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/imports/new/mux2to1_n-bit.vhd', nor could it be found using path 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/imports/new/mux2to1_n-bit.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDL_complete_1/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/imports/new/full_add.vhd', nor could it be found using path 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/VHDLV3/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/imports/new/full_add.vhd'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'project_2.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1820.887 ; gain = 295.535
upgrade_project -migrate_output_products
export_ip_user_files -of_objects  [get_files C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDL_complete_1/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/new/2_input_mux.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDL_complete_1/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/new/2_input_mux.vhd
export_ip_user_files -of_objects  [get_files C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDL_complete_1/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/imports/new/Top_project1.v] -no_script -reset -force -quiet
remove_files  C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDL_complete_1/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/imports/new/Top_project1.v
update_files -from_files C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/project1/project_1/project_1.srcs/sources_1/new/function_unit.vhd -to_files C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDL_complete_1/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/imports/new/function_unit.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDL_complete_1/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/imports/new/function_unit.vhd' with file 'C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/project1/project_1/project_1.srcs/sources_1/new/function_unit.vhd'.
INFO: [filemgmt 20-1080] Importing file from 'C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/project1/project_1/project_1.srcs/sources_1/new/function_unit.vhd' to 'C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/VHDL_complete_1/VHDL/VHDL_Gruppe4/Datapath/project_2.srcs/sources_1/imports/new/function_unit.vhd'.
ERROR: [filemgmt 20-1081] Replace file failure for imported file. Reimport failed. Error copying file locally: C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/project1/project_1/project_1.srcs/sources_1/new/function_unit.vhd
ERROR: [Common 17-39] 'update_files' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar  2 21:45:23 2023...
