Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_cnn_core_top glbl -Oenable_linking_all_libraries -prj cnn_core.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib ieee_proposed=./ieee_proposed -s cnn_core -debug all 
Multi-threading is on. Using 30 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_mul_16s_6s_22_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_mul_16s_6s_22_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_cnn_core_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_fifo_w12_d1024_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_fifo_w12_d1024_A
INFO: [VRFC 10-311] analyzing module cnn_core_fifo_w12_d1024_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_transpose_array_array_ap_fixed_256u_config2_Pipeline_VITIS_LOOP_16_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_transpose_array_array_ap_fixed_256u_config2_Pipeline_VITIS_LOOP_16_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_start_for_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_start_for_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0
INFO: [VRFC 10-311] analyzing module cnn_core_start_for_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_mul_16s_10ns_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_mul_16s_10ns_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_start_for_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_start_for_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024cud
INFO: [VRFC 10-311] analyzing module cnn_core_start_for_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024cud_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_fifo_w112_d336_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_fifo_w112_d336_A
INFO: [VRFC 10-311] analyzing module cnn_core_fifo_w112_d336_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_fifo_w119_d336_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_fifo_w119_d336_A
INFO: [VRFC 10-311] analyzing module cnn_core_fifo_w119_d336_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_start_for_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_start_for_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0
INFO: [VRFC 10-311] analyzing module cnn_core_start_for_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_mul_12s_8s_20_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_mul_12s_8s_20_1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_start_for_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6dEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_start_for_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6dEe
INFO: [VRFC 10-311] analyzing module cnn_core_start_for_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6dEe_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_repack_stream_array_array_ap_fixed_1u_1024_Pipeline_VITIS_LOOP_254_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_repack_stream_array_array_ap_fixed_1u_1024_Pipeline_VITIS_LOOP_254_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_mul_12s_8ns_20_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_mul_12s_8ns_20_1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_mul_16s_9ns_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_mul_16s_9ns_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_mul_16s_8ns_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_mul_16s_8ns_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_s_in_databkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_s_in_databkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_fifo_w112_d168_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_fifo_w112_d168_A
INFO: [VRFC 10-311] analyzing module cnn_core_fifo_w112_d168_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_mul_16s_7ns_23_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_mul_16s_7ns_23_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_mul_12s_7ns_19_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_mul_12s_7ns_19_1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_regslice_both
INFO: [VRFC 10-311] analyzing module cnn_core_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_mul_16s_5ns_21_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_mul_16s_5ns_21_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_fifo_w672_d28_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_fifo_w672_d28_A
INFO: [VRFC 10-311] analyzing module cnn_core_fifo_w672_d28_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_mul_16s_6ns_22_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_mul_16s_6ns_22_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_mul_16s_8s_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_mul_16s_8s_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_fifo_w3072_d4_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_fifo_w3072_d4_A
INFO: [VRFC 10-311] analyzing module cnn_core_fifo_w3072_d4_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_mul_16s_7s_23_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_mul_16s_7s_23_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_mul_16s_5s_21_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_mul_16s_5s_21_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/AESL_axi_s_input_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_transpose_array_array_ap_fixed_256u_config2_Pipeline_VITIS_LOOP_25_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_transpose_array_array_ap_fixed_256u_config2_Pipeline_VITIS_LOOP_25_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_mul_12s_7s_19_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_mul_12s_7s_19_1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/AESL_axi_s_layer10_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer10_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_sparsemux_9_2_12_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_sparsemux_9_2_12_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0
INFO: [VRFC 10-311] analyzing module cnn_core_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_dense_latency_wrapper_ap_fixed_ap_fixed_17_9_5_3_0_config10_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_start_for_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_start_for_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0
INFO: [VRFC 10-311] analyzing module cnn_core_start_for_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_mul_12s_9s_20_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_mul_12s_9s_20_1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_mul_12s_9ns_20_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_mul_12s_9ns_20_1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_dense_array_array_ap_fixed_17_9_5_3_0_1u_config10_Pipeline_DataPrepare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_dense_array_array_ap_fixed_17_9_5_3_0_1u_config10_Pipeline_DataPrepare
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_mul_12s_6s_18_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_mul_12s_6s_18_1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_start_for_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176eOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_start_for_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176eOg
INFO: [VRFC 10-311] analyzing module cnn_core_start_for_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176eOg_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnn_core_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_start_for_repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024cud.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_start_for_relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_start_for_pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6dEe.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_start_for_repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_start_for_repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176eOg.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core_start_for_dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.cnn_core_flow_control_loop_pipe_...
Compiling module xil_defaultlib.cnn_core_transpose_array_array_a...
Compiling module xil_defaultlib.cnn_core_sparsemux_9_2_12_1_1(di...
Compiling module xil_defaultlib.cnn_core_transpose_array_array_a...
Compiling module xil_defaultlib.cnn_core_regslice_both(DataWidth...
Compiling module xil_defaultlib.cnn_core_transpose_array_ap_fixe...
Compiling module xil_defaultlib.cnn_core_repack_stream_array_ap_...
Compiling module xil_defaultlib.cnn_core_repack_stream_array_arr...
Compiling module xil_defaultlib.cnn_core_repack_stream_array_ap_...
Compiling module xil_defaultlib.cnn_core_mul_12s_8ns_20_1_0(NUM_...
Compiling module xil_defaultlib.cnn_core_mul_12s_7ns_19_1_0(NUM_...
Compiling module xil_defaultlib.cnn_core_mul_12s_7s_19_1_0(NUM_S...
Compiling module xil_defaultlib.cnn_core_mul_12s_9ns_20_1_0(NUM_...
Compiling module xil_defaultlib.cnn_core_mul_12s_8s_20_1_0(NUM_S...
Compiling module xil_defaultlib.cnn_core_mul_12s_9s_20_1_0(NUM_S...
Compiling module xil_defaultlib.cnn_core_mul_12s_6s_18_1_0(NUM_S...
Compiling module xil_defaultlib.cnn_core_dense_latency_ap_fixed_...
Compiling module xil_defaultlib.cnn_core_compute_output_buffer_1...
Compiling module xil_defaultlib.cnn_core_flow_control_loop_pipe
Compiling module xil_defaultlib.cnn_core_conv_2d_cl_array_ap_fix...
Compiling module xil_defaultlib.cnn_core_relu_array_ap_fixed_7u_...
Compiling module xil_defaultlib.cnn_core_shift_line_buffer_array...
Compiling module xil_defaultlib.cnn_core_pooling2d_cl_array_ap_f...
Compiling module xil_defaultlib.cnn_core_repack_stream_array_ap_...
Compiling module xil_defaultlib.cnn_core_repack_stream_array_ap_...
Compiling module xil_defaultlib.cnn_core_dense_array_array_ap_fi...
Compiling module xil_defaultlib.cnn_core_mul_16s_7ns_23_1_1(NUM_...
Compiling module xil_defaultlib.cnn_core_mul_16s_6ns_22_1_1(NUM_...
Compiling module xil_defaultlib.cnn_core_mul_16s_9ns_24_1_1(NUM_...
Compiling module xil_defaultlib.cnn_core_mul_16s_8ns_24_1_1(NUM_...
Compiling module xil_defaultlib.cnn_core_mul_16s_8s_24_1_1(NUM_S...
Compiling module xil_defaultlib.cnn_core_mul_16s_5s_21_1_1(NUM_S...
Compiling module xil_defaultlib.cnn_core_mul_16s_7s_23_1_1(NUM_S...
Compiling module xil_defaultlib.cnn_core_mul_16s_6s_22_1_1(NUM_S...
Compiling module xil_defaultlib.cnn_core_mul_16s_10ns_24_1_1(NUM...
Compiling module xil_defaultlib.cnn_core_mul_16s_5ns_21_1_1(NUM_...
Compiling module xil_defaultlib.cnn_core_dense_latency_wrapper_a...
Compiling module xil_defaultlib.cnn_core_regslice_both
Compiling module xil_defaultlib.cnn_core_dense_array_ap_fixed_42...
Compiling module xil_defaultlib.cnn_core_fifo_w3072_d4_A_ram
Compiling module xil_defaultlib.cnn_core_fifo_w3072_d4_A
Compiling module xil_defaultlib.cnn_core_fifo_w12_d1024_A_ram
Compiling module xil_defaultlib.cnn_core_fifo_w12_d1024_A
Compiling module xil_defaultlib.cnn_core_fifo_w119_d336_A_ram
Compiling module xil_defaultlib.cnn_core_fifo_w119_d336_A
Compiling module xil_defaultlib.cnn_core_fifo_w112_d336_A_ram
Compiling module xil_defaultlib.cnn_core_fifo_w112_d336_A
Compiling module xil_defaultlib.cnn_core_fifo_w112_d168_A_ram
Compiling module xil_defaultlib.cnn_core_fifo_w112_d168_A
Compiling module xil_defaultlib.cnn_core_fifo_w672_d28_A_ram
Compiling module xil_defaultlib.cnn_core_fifo_w672_d28_A
Compiling module xil_defaultlib.cnn_core_start_for_repack_stream...
Compiling module xil_defaultlib.cnn_core_start_for_repack_stream...
Compiling module xil_defaultlib.cnn_core_start_for_conv_2d_cl_ar...
Compiling module xil_defaultlib.cnn_core_start_for_conv_2d_cl_ar...
Compiling module xil_defaultlib.cnn_core_start_for_relu_array_ap...
Compiling module xil_defaultlib.cnn_core_start_for_relu_array_ap...
Compiling module xil_defaultlib.cnn_core_start_for_pooling2d_cl_...
Compiling module xil_defaultlib.cnn_core_start_for_pooling2d_cl_...
Compiling module xil_defaultlib.cnn_core_start_for_repack_stream...
Compiling module xil_defaultlib.cnn_core_start_for_repack_stream...
Compiling module xil_defaultlib.cnn_core_start_for_repack_stream...
Compiling module xil_defaultlib.cnn_core_start_for_repack_stream...
Compiling module xil_defaultlib.cnn_core_start_for_dense_array_a...
Compiling module xil_defaultlib.cnn_core_start_for_dense_array_a...
Compiling module xil_defaultlib.cnn_core
Compiling module xil_defaultlib.fifo(DEPTH=256,WIDTH=64)
Compiling module xil_defaultlib.AESL_axi_s_input_layer
Compiling module xil_defaultlib.fifo(DEPTH=2,WIDTH=32)
Compiling module xil_defaultlib.AESL_axi_s_layer10_out
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=131)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=3)
Compiling module xil_defaultlib.upc_loop_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_cnn_core_top
Compiling module work.glbl
Built simulation snapshot cnn_core

****** xsim v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/cnn_core/xsim_script.tcl
# xsim {cnn_core} -view {{cnn_core_dataflow_ana.wcfg}} -tclbatch {cnn_core.tcl} -protoinst {cnn_core.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file cnn_core.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cnn_core_top/AESL_inst_cnn_core//AESL_inst_cnn_core_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cnn_core_top/AESL_inst_cnn_core/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cnn_core_top/AESL_inst_cnn_core/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_U0/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60/grp_compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s_fu_60_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cnn_core_top/AESL_inst_cnn_core/dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cnn_core_top/AESL_inst_cnn_core/dense_array_ap_fixed_42u_array_ap_fixed_17_9_5_3_0_1u_config10_U0/grp_dense_array_array_ap_fixed_17_9_5_3_0_1u_config10_Pipeline_DataPrepare_fu_4685/grp_dense_array_array_ap_fixed_17_9_5_3_0_1u_config10_Pipeline_DataPrepare_fu_4685_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cnn_core_top/AESL_inst_cnn_core/pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0/pooling2d_cl_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cnn_core_top/AESL_inst_cnn_core/relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0/relu_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_7u_relu_config5_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cnn_core_top/AESL_inst_cnn_core/repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0/grp_repack_stream_array_array_ap_fixed_1u_1024_Pipeline_VITIS_LOOP_254_4_fu_3639/grp_repack_stream_array_array_ap_fixed_1u_1024_Pipeline_VITIS_LOOP_254_4_fu_3639_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cnn_core_top/AESL_inst_cnn_core/repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0/repack_stream_array_ap_fixed_256u_array_ap_fixed_12_6_5_3_0_1u_1024_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cnn_core_top/AESL_inst_cnn_core/repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_U0/repack_stream_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cnn_core_top/AESL_inst_cnn_core/repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0/repack_stream_array_ap_fixed_7u_array_ap_fixed_16_6_5_3_0_42u_1176_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cnn_core_top/AESL_inst_cnn_core/transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_U0/grp_transpose_array_array_ap_fixed_256u_config2_Pipeline_VITIS_LOOP_16_1_fu_4124/grp_transpose_array_array_ap_fixed_256u_config2_Pipeline_VITIS_LOOP_16_1_fu_4124_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cnn_core_top/AESL_inst_cnn_core/transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_U0/grp_transpose_array_array_ap_fixed_256u_config2_Pipeline_VITIS_LOOP_25_3_fu_5154/grp_transpose_array_array_ap_fixed_256u_config2_Pipeline_VITIS_LOOP_25_3_fu_5154_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_cnn_core_top/AESL_inst_cnn_core/transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_U0/transpose_array_ap_fixed_4u_array_ap_fixed_12_6_5_3_0_256u_config2_U0_activity
Time resolution is 1 ps
open_wave_config cnn_core_dataflow_ana.wcfg
source cnn_core.tcl
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axis) -into $coutputgroup]
## add_wave /apatb_cnn_core_top/AESL_inst_cnn_core/layer10_out_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_cnn_core_top/AESL_inst_cnn_core/layer10_out_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_cnn_core_top/AESL_inst_cnn_core/layer10_out_TDATA -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(axis) -into $cinputgroup]
## add_wave /apatb_cnn_core_top/AESL_inst_cnn_core/input_layer_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_cnn_core_top/AESL_inst_cnn_core/input_layer_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_cnn_core_top/AESL_inst_cnn_core/input_layer_TDATA -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_cnn_core_top/AESL_inst_cnn_core/ap_start -into $blocksiggroup
## add_wave /apatb_cnn_core_top/AESL_inst_cnn_core/ap_done -into $blocksiggroup
## add_wave /apatb_cnn_core_top/AESL_inst_cnn_core/ap_ready -into $blocksiggroup
## add_wave /apatb_cnn_core_top/AESL_inst_cnn_core/ap_idle -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_cnn_core_top/AESL_inst_cnn_core/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_cnn_core_top/AESL_inst_cnn_core/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_cnn_core_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_cnn_core_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_cnn_core_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_cnn_core_top/LENGTH_input_layer -into $tb_portdepth_group -radix hex
## add_wave /apatb_cnn_core_top/LENGTH_layer10_out -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axis) -into $tbcoutputgroup]
## add_wave /apatb_cnn_core_top/layer10_out_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_cnn_core_top/layer10_out_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_cnn_core_top/layer10_out_TDATA -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axis) -into $tbcinputgroup]
## add_wave /apatb_cnn_core_top/input_layer_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_cnn_core_top/input_layer_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_cnn_core_top/input_layer_TDATA -into $tb_return_group -radix hex
## save_wave_config cnn_core.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 5 [0.00%] @ "113000"
// RTL Simulation : 1 / 5 [99.94%] @ "17533000"
// RTL Simulation : 2 / 5 [159.48%] @ "32903000"
// RTL Simulation : 3 / 5 [206.96%] @ "48273000"
// RTL Simulation : 4 / 5 [215.32%] @ "63643000"
// RTL Simulation : 5 / 5 [100.00%] @ "79013000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 79042500 ps : File "/home/work1/Works/CNN-Core-Generator/cnn_core_project/cnn_core_prj/solution1/sim/verilog/cnn_core.autotb.v" Line 249
## quit
INFO: [Common 17-206] Exiting xsim at Wed Feb 11 16:58:59 2026...
