$date
	Fri May  6 15:15:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module CPU $end
$var reg 1 ! clk $end
$upscope $end
$scope module CPU $end
$var wire 16 " instruc [15:0] $end
$upscope $end
$scope module CPU $end
$var reg 8 # pc [7:0] $end
$upscope $end
$scope module CPU $end
$var wire 4 $ opcode [3:0] $end
$upscope $end
$scope module CPU $end
$var reg 1 % regfileWrite $end
$upscope $end
$scope module CPU $end
$var reg 1 & enbuf $end
$upscope $end
$scope module CPU $end
$var reg 1 ' enjump $end
$upscope $end
$scope module CPU $end
$var wire 8 ( regoutA [7:0] $end
$upscope $end
$scope module CPU $end
$var wire 8 ) aluB [7:0] $end
$upscope $end
$scope module CPU $end
$var wire 8 * data [7:0] $end
$upscope $end
$scope module CPU $end
$var wire 2 + flagsStored [1:0] $end
$upscope $end
$scope module CPU $end
$var reg 1 , memWrite $end
$upscope $end
$scope module CPU $end
$var reg 1 - memMuxSel $end
$upscope $end
$enddefinitions $end
#10
$dumpvars
0-
0,
b0 +
bz *
b0 )
b0 (
0'
0&
0%
b0 $
b0 #
b1111 "
1!
$end
#20
0!
#30
b1 *
b1 )
b1 $
b1000000010000 "
b1 #
1!
#31
1&
#32
b10 *
b1 (
1%
#33
0&
0%
#40
0!
#50
bz *
b0 )
b110 $
b110000000000000 "
b10 #
1!
#51
1,
#52
0,
#60
0!
#70
b111 $
b111000000000011 "
b11 #
1!
#71
bzx +
b1 *
1%
1&
1-
#72
bz *
0-
0&
0%
#80
0!
#90
b10 *
b1 )
b1 $
b1000000011111 "
b100 #
1!
#91
1&
#92
b11 *
b10 (
b0 +
1%
#93
0&
0%
#100
0!
#110
bz *
b0 )
b1 (
b0 $
b0 "
b101 #
1!
#111
