verilog xil_defaultlib -i "../../../../example_tb/core/include" \
"../../../../cv32e40p.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
