// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module lz4CompressEngineRun_lz4CompressPart1_4096_8_Pipeline_lz4_divide (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        currentEncodedValue,
        input_size_5,
        lenOffset_Stream_din,
        lenOffset_Stream_full_n,
        lenOffset_Stream_write,
        lenOffset_Stream_num_data_valid,
        lenOffset_Stream_fifo_cap,
        sub_i,
        boosterStream_dout,
        boosterStream_empty_n,
        boosterStream_read,
        boosterStream_num_data_valid,
        boosterStream_fifo_cap,
        lit_outStream_din,
        lit_outStream_full_n,
        lit_outStream_write,
        lit_outStream_num_data_valid,
        lit_outStream_fifo_cap,
        lit_count_out,
        lit_count_out_ap_vld,
        lit_count_flag_out,
        lit_count_flag_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] currentEncodedValue;
input  [31:0] input_size_5;
output  [63:0] lenOffset_Stream_din;
input   lenOffset_Stream_full_n;
output   lenOffset_Stream_write;
input  [9:0] lenOffset_Stream_num_data_valid;
input  [9:0] lenOffset_Stream_fifo_cap;
input  [31:0] sub_i;
input  [31:0] boosterStream_dout;
input   boosterStream_empty_n;
output   boosterStream_read;
input  [3:0] boosterStream_num_data_valid;
input  [3:0] boosterStream_fifo_cap;
output  [7:0] lit_outStream_din;
input   lit_outStream_full_n;
output   lit_outStream_write;
input  [16:0] lit_outStream_num_data_valid;
input  [16:0] lit_outStream_fifo_cap;
output  [31:0] lit_count_out;
output   lit_count_out_ap_vld;
output  [31:0] lit_count_flag_out;
output   lit_count_flag_out_ap_vld;

reg ap_idle;
reg lenOffset_Stream_write;
reg boosterStream_read;
reg lit_outStream_write;
reg lit_count_out_ap_vld;
reg lit_count_flag_out_ap_vld;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [0:0] icmp_ln68_fu_206_p2;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    lenOffset_Stream_blk_n;
wire    ap_block_pp0_stage0_grp3;
reg   [0:0] lit_overflow_reg_421;
reg   [0:0] has_match_reg_416;
reg    ap_block_pp0_stage0_subdone_grp3_done_reg;
reg    ap_block_pp0_stage0_subdone_grp3;
reg    ap_block_pp0_stage0_subdone;
reg    boosterStream_blk_n;
wire    ap_block_pp0_stage0_grp1;
reg   [0:0] or_ln82_reg_425;
reg    ap_block_pp0_stage0_subdone_grp1_done_reg;
reg    ap_block_pp0_stage0_subdone_grp1;
reg    lit_outStream_blk_n;
wire    ap_block_pp0_stage0_grp2;
reg    ap_block_pp0_stage0_subdone_grp2_done_reg;
reg    ap_block_pp0_stage0_subdone_grp2;
reg   [0:0] has_next_value_reg_152;
wire    ap_block_pp0_stage0_11001_grp0;
reg    ap_block_pp0_stage0_subdone_grp0_done_reg;
wire    ap_block_pp0_stage0_subdone_grp0;
reg   [31:0] i_10_reg_386;
wire    ap_block_pp0_stage1_11001;
reg   [31:0] lit_count_2_reg_391;
wire   [7:0] tCh_fu_211_p1;
reg   [7:0] tCh_reg_400;
wire   [7:0] tLen_fu_215_p3;
reg   [7:0] tLen_reg_405;
reg   [15:0] tOffset_reg_411;
wire   [0:0] has_match_fu_231_p2;
wire   [0:0] lit_overflow_fu_247_p2;
wire   [0:0] or_ln82_fu_270_p2;
reg    ap_block_state3_pp0_stage0_iter1_grp1;
reg    ap_predicate_op50_write_state3;
reg    ap_block_state3_pp0_stage0_iter1_grp2;
reg    ap_predicate_op58_write_state3;
reg    ap_block_state3_pp0_stage0_iter1_grp3;
wire    ap_loop_init;
reg   [0:0] ap_phi_mux_has_next_value_1_phi_fu_167_p4;
wire   [0:0] ap_phi_reg_pp0_iter1_has_next_value_1_reg_163;
reg   [31:0] i_fu_84;
wire   [31:0] i_11_fu_333_p2;
wire    ap_block_pp0_stage1;
reg   [31:0] lit_count_flag_fu_88;
reg   [31:0] lit_count_fu_92;
wire   [31:0] lit_count_3_fu_286_p2;
reg   [31:0] currentEncodedValue_1_fu_96;
reg    ap_block_pp0_stage0_11001_grp1;
reg    ap_block_pp0_stage0_01001_grp2;
reg    ap_block_pp0_stage0_11001_grp2;
reg    ap_block_pp0_stage0_01001_grp3;
reg    ap_block_pp0_stage0_11001_grp3;
wire    ap_block_pp0_stage1_01001;
wire   [19:0] tmp_fu_237_p4;
wire   [0:0] icmp_ln82_fu_253_p2;
wire   [0:0] xor_ln82_1_fu_258_p2;
wire   [0:0] xor_ln82_fu_264_p2;
wire    ap_block_pp0_stage0_grp0;
wire   [8:0] zext_ln95_fu_296_p1;
wire   [8:0] add_ln95_fu_299_p2;
wire  signed [15:0] sext_ln96_fu_305_p1;
wire   [7:0] select_ln106_fu_323_p3;
wire   [31:0] zext_ln106_fu_329_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_1to1;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_417;
reg    ap_condition_421;
reg    ap_condition_425;
reg    ap_condition_141;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp3_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp1_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp2_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp0_done_reg = 1'b0;
#0 i_fu_84 = 32'd0;
#0 lit_count_flag_fu_88 = 32'd0;
#0 lit_count_fu_92 = 32'd0;
#0 currentEncodedValue_1_fu_96 = 32'd0;
#0 ap_done_reg = 1'b0;
end

lz4CompressEngineRun_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp0)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp1_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp1_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp1)) begin
                ap_block_pp0_stage0_subdone_grp1_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp2_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp2_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp2)) begin
                ap_block_pp0_stage0_subdone_grp2_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp3_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp3_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp3)) begin
                ap_block_pp0_stage0_subdone_grp3_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_exit_pp0_iter0_stage1) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        if ((1'b1 == ap_condition_421)) begin
            currentEncodedValue_1_fu_96 <= currentEncodedValue;
        end else if ((1'b1 == ap_condition_417)) begin
            currentEncodedValue_1_fu_96 <= boosterStream_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        if ((1'b1 == ap_condition_425)) begin
            has_next_value_reg_152 <= ap_phi_mux_has_next_value_1_phi_fu_167_p4;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_init == 1'b1))) begin
            has_next_value_reg_152 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_141)) begin
        if ((ap_loop_init == 1'b1)) begin
            i_fu_84 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            i_fu_84 <= i_11_fu_333_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_141)) begin
        if ((ap_loop_init == 1'b1)) begin
                        lit_count_flag_fu_88[0] <= 1'b0;
        end else if (((lit_overflow_reg_421 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
                        lit_count_flag_fu_88[0] <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((has_match_reg_416 == 1'd1) & (lit_overflow_reg_421 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1)))) begin
        lit_count_fu_92 <= 32'd0;
    end else if (((has_match_reg_416 == 1'd0) & (lit_overflow_reg_421 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lit_count_fu_92 <= lit_count_3_fu_286_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        has_match_reg_416 <= has_match_fu_231_p2;
        i_10_reg_386 <= i_fu_84;
        lit_overflow_reg_421 <= lit_overflow_fu_247_p2;
        or_ln82_reg_425 <= or_ln82_fu_270_p2;
        tCh_reg_400 <= tCh_fu_211_p1;
        tLen_reg_405 <= {{currentEncodedValue_1_fu_96[15:8]}};
        tOffset_reg_411 <= {{currentEncodedValue_1_fu_96[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        lit_count_2_reg_391 <= lit_count_fu_92;
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_206_p2 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if ((or_ln82_reg_425 == 1'd1)) begin
        ap_phi_mux_has_next_value_1_phi_fu_167_p4 = 1'd0;
    end else if ((or_ln82_reg_425 == 1'd0)) begin
        ap_phi_mux_has_next_value_1_phi_fu_167_p4 = 1'd1;
    end else begin
        ap_phi_mux_has_next_value_1_phi_fu_167_p4 = ap_phi_reg_pp0_iter1_has_next_value_1_reg_163;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln82_reg_425 == 1'd0))) begin
        boosterStream_blk_n = boosterStream_empty_n;
    end else begin
        boosterStream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln82_reg_425 == 1'd0))) begin
        boosterStream_read = 1'b1;
    end else begin
        boosterStream_read = 1'b0;
    end
end

always @ (*) begin
    if (((has_match_reg_416 == 1'd1) & (lit_overflow_reg_421 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone_grp3_done_reg) & (1'b0 == ap_block_pp0_stage0_grp3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lenOffset_Stream_blk_n = lenOffset_Stream_full_n;
    end else begin
        lenOffset_Stream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp3_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op58_write_state3 == 1'b1))) begin
        lenOffset_Stream_write = 1'b1;
    end else begin
        lenOffset_Stream_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln68_fu_206_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        lit_count_flag_out_ap_vld = 1'b1;
    end else begin
        lit_count_flag_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln68_fu_206_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        lit_count_out_ap_vld = 1'b1;
    end else begin
        lit_count_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((has_match_reg_416 == 1'd0) & (lit_overflow_reg_421 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone_grp2_done_reg) & (1'b0 == ap_block_pp0_stage0_grp2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lit_outStream_blk_n = lit_outStream_full_n;
    end else begin
        lit_outStream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp2) & (1'b0 == ap_block_pp0_stage0_subdone_grp2_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op50_write_state3 == 1'b1))) begin
        lit_outStream_write = 1'b1;
    end else begin
        lit_outStream_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln95_fu_299_p2 = ($signed(zext_ln95_fu_296_p1) + $signed(9'd508));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

always @ (*) begin
    ap_block_pp0_stage0_01001_grp2 = ((1'b0 == ap_block_pp0_stage0_subdone_grp2_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter1_grp2));
end

always @ (*) begin
    ap_block_pp0_stage0_01001_grp3 = ((1'b0 == ap_block_pp0_stage0_subdone_grp3_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter1_grp3));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = ((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter1_grp1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp2 = ((1'b0 == ap_block_pp0_stage0_subdone_grp2_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter1_grp2));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp3 = ((1'b0 == ap_block_pp0_stage0_subdone_grp3_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter1_grp3));
end

assign ap_block_pp0_stage0_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b0 == ap_block_pp0_stage0_subdone_grp3_done_reg) & (1'b1 == ap_block_state3_pp0_stage0_iter1_grp3)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp2_done_reg) & (1'b1 == ap_block_state3_pp0_stage0_iter1_grp2)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b1 == ap_block_state3_pp0_stage0_iter1_grp1))));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp1 = ((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter1_grp1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp2 = ((1'b0 == ap_block_pp0_stage0_subdone_grp2_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter1_grp2));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp3 = ((1'b0 == ap_block_pp0_stage0_subdone_grp3_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter1_grp3));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1_grp1 = ((boosterStream_empty_n == 1'b0) & (or_ln82_reg_425 == 1'd0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1_grp2 = ((lit_outStream_full_n == 1'b0) & (ap_predicate_op50_write_state3 == 1'b1));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1_grp3 = ((lenOffset_Stream_full_n == 1'b0) & (ap_predicate_op58_write_state3 == 1'b1));
end

always @ (*) begin
    ap_condition_141 = ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_417 = ((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln82_reg_425 == 1'd0));
end

always @ (*) begin
    ap_condition_421 = ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_init == 1'b1));
end

always @ (*) begin
    ap_condition_425 = ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign ap_phi_reg_pp0_iter1_has_next_value_1_reg_163 = 'bx;

always @ (*) begin
    ap_predicate_op50_write_state3 = ((has_match_reg_416 == 1'd0) & (lit_overflow_reg_421 == 1'd1));
end

always @ (*) begin
    ap_predicate_op58_write_state3 = ((has_match_reg_416 == 1'd1) & (lit_overflow_reg_421 == 1'd1));
end

assign ap_ready = ap_ready_sig;

assign has_match_fu_231_p2 = ((tLen_fu_215_p3 != 8'd0) ? 1'b1 : 1'b0);

assign i_11_fu_333_p2 = (zext_ln106_fu_329_p1 + i_10_reg_386);

assign icmp_ln68_fu_206_p2 = ((i_fu_84 < input_size_5) ? 1'b1 : 1'b0);

assign icmp_ln82_fu_253_p2 = ((i_fu_84 < sub_i) ? 1'b1 : 1'b0);

assign lenOffset_Stream_din = {{{lit_count_2_reg_391}, {tOffset_reg_411}}, {sext_ln96_fu_305_p1}};

assign lit_count_3_fu_286_p2 = (lit_count_2_reg_391 + 32'd1);

assign lit_count_flag_out = lit_count_flag_fu_88;

assign lit_count_out = lit_count_fu_92;

assign lit_outStream_din = tCh_reg_400;

assign lit_overflow_fu_247_p2 = ((tmp_fu_237_p4 == 20'd0) ? 1'b1 : 1'b0);

assign or_ln82_fu_270_p2 = (xor_ln82_fu_264_p2 | xor_ln82_1_fu_258_p2);

assign select_ln106_fu_323_p3 = ((has_match_reg_416[0:0] == 1'b1) ? tLen_reg_405 : 8'd1);

assign sext_ln96_fu_305_p1 = $signed(add_ln95_fu_299_p2);

assign tCh_fu_211_p1 = currentEncodedValue_1_fu_96[7:0];

assign tLen_fu_215_p3 = {{currentEncodedValue_1_fu_96[15:8]}};

assign tmp_fu_237_p4 = {{lit_count_fu_92[31:12]}};

assign xor_ln82_1_fu_258_p2 = (icmp_ln82_fu_253_p2 ^ 1'd1);

assign xor_ln82_fu_264_p2 = (has_next_value_reg_152 ^ 1'd1);

assign zext_ln106_fu_329_p1 = select_ln106_fu_323_p3;

assign zext_ln95_fu_296_p1 = tLen_reg_405;

always @ (posedge ap_clk) begin
    lit_count_flag_fu_88[31:1] <= 31'b0000000000000000000000000000000;
end

endmodule //lz4CompressEngineRun_lz4CompressPart1_4096_8_Pipeline_lz4_divide
