@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@W: MT529 :"c:\users\braya\downloads\arquitectura de computadoras\09-project3erparcial\fsmoore00\contread00.vhdl":22:3:22:4|Found inferred clock fsmoore00|en0 which controls 13 sequential elements including FS01.outcr[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\braya\downloads\arquitectura de computadoras\09-project3erparcial\fsmoore00\fsmoore0\source\div00.vhdl":20:4:20:5|Found inferred clock oscint00|osc_int_inferred_clock which controls 23 sequential elements including FS00.D01.sdiv[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
