$date
	Sun Oct 23 08:39:36 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#119890
b101 &
b101 %
1$
b101 !
1"
#119891
0"
#119894
b10000 &
b10000 %
#119898
b1000 &
b1000 %
#119902
b100 &
b100 %
#119906
b10 &
b10 %
#119910
b1 &
1#
b1 %
#119914
b0 &
b0 %
0#
0$
#1127796
b1 !
1"
#1127798
b1 &
b1 %
1$
#1127799
0"
#1127802
1#
#1127806
b0 &
0#
b0 %
0$
#2153066
b11100 &
b11100 %
1$
b11100 !
1"
#2153067
0"
#2153070
b1110 &
b1110 %
#2153074
b111 &
b111 %
#2153078
b10110 &
b10110 %
#2153082
b1011 &
b1011 %
#2153086
b100010 &
b100010 %
#2153090
b10001 &
b10001 %
#2153094
b110100 &
b110100 %
#2153098
b11010 &
b11010 %
#2153102
b1101 &
b1101 %
#2153106
b101000 &
b101000 %
#2153110
b10100 &
b10100 %
#2153114
b1010 &
b1010 %
#2153118
b101 &
b101 %
#2153122
b10000 &
b10000 %
#2153126
b1000 &
b1000 %
#2153130
b100 &
b100 %
#2153134
b10 &
b10 %
#2153138
b1 &
b1 %
1#
#2153142
b0 &
0#
b0 %
0$
#4500012
