
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: _331_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _335_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.03    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.03    0.05    0.13    0.25 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_1__leaf_clk (net)
                  0.05    0.00    0.26 ^ _331_/CLK (sky130_fd_sc_hd__dfrtp_4)
     7    0.01    0.07    0.48    0.74 v _331_/Q (sky130_fd_sc_hd__dfrtp_4)
                                         one_second_counter[0] (net)
                  0.07    0.00    0.74 v _164_/D (sky130_fd_sc_hd__and4_2)
     6    0.02    0.09    0.30    1.04 v _164_/X (sky130_fd_sc_hd__and4_2)
                                         _156_ (net)
                  0.09    0.00    1.04 v _165_/D (sky130_fd_sc_hd__and4_2)
     6    0.01    0.06    0.27    1.31 v _165_/X (sky130_fd_sc_hd__and4_2)
                                         _157_ (net)
                  0.06    0.00    1.31 v _166_/B (sky130_fd_sc_hd__and2_1)
     5    0.01    0.06    0.18    1.49 v _166_/X (sky130_fd_sc_hd__and2_1)
                                         _158_ (net)
                  0.06    0.00    1.49 v _187_/A2 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.05    0.28    1.77 v _187_/X (sky130_fd_sc_hd__o31a_1)
                                         _072_ (net)
                  0.05    0.00    1.77 v _189_/B (sky130_fd_sc_hd__or3_2)
     1    0.01    0.11    0.50    2.26 v _189_/X (sky130_fd_sc_hd__or3_2)
                                         _074_ (net)
                  0.11    0.00    2.26 v _190_/B2 (sky130_fd_sc_hd__a22oi_4)
     9    0.01    0.19    0.21    2.47 ^ _190_/Y (sky130_fd_sc_hd__a22oi_4)
                                         _075_ (net)
                  0.19    0.00    2.47 ^ _191_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.16    0.24    2.71 ^ _191_/X (sky130_fd_sc_hd__buf_2)
                                         _076_ (net)
                  0.16    0.00    2.71 ^ _290_/B (sky130_fd_sc_hd__and3_1)
     1    0.01    0.09    0.20    2.92 ^ _290_/X (sky130_fd_sc_hd__and3_1)
                                         _150_ (net)
                  0.09    0.00    2.92 ^ _291_/A (sky130_fd_sc_hd__buf_1)
     1    0.01    0.12    0.15    3.06 ^ _291_/X (sky130_fd_sc_hd__buf_1)
                                         _021_ (net)
                  0.12    0.00    3.06 ^ _335_/D (sky130_fd_sc_hd__dfrtp_2)
                                  3.06   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.01    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.03    0.05    0.12   10.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.05    0.00   10.12 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     7    0.02    0.04    0.13   10.25 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_2__leaf_clk (net)
                  0.04    0.00   10.25 ^ _335_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00   10.25   clock reconvergence pessimism
                         -0.08   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -3.06   data arrival time
-----------------------------------------------------------------------------
                                  7.10   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 3 unannotated drivers.
 clkload0/Y
 clkload1/Y
 clkload2/Y
Found 112 partially unannotated drivers.
 clk
 reset
 _165_/X
 _166_/X
 _167_/X
 _168_/X
 _169_/X
 _170_/Y
 _171_/X
 _172_/X
 _173_/Y
 _174_/X
 _176_/Y
 _177_/Y
 _179_/X
 _180_/X
 _184_/X
 _185_/X
 _186_/Y
 _190_/Y
 _192_/X
 _196_/X
 _197_/X
 _201_/X
 _203_/X
 _204_/X
 _205_/X
 _207_/X
 _209_/Y
 _211_/X
 _212_/X
 _214_/X
 _215_/X
 _216_/X
 _218_/X
 _219_/X
 _221_/X
 _222_/X
 _223_/X
 _224_/X
 _226_/Y
 _229_/X
 _230_/X
 _232_/X
 _234_/X
 _235_/X
 _236_/X
 _241_/X
 _242_/X
 _243_/X
 _245_/X
 _247_/X
 _249_/X
 _250_/X
 _251_/X
 _254_/Y
 _255_/X
 _258_/X
 _260_/X
 _262_/X
 _269_/X
 _270_/Y
 _272_/X
 _273_/Y
 _274_/Y
 _276_/X
 _277_/Y
 _281_/Y
 _284_/X
 _285_/X
 _288_/Y
 _289_/X
 _292_/X
 _299_/Y
 _300_/Y
 _301_/Y
 _302_/Y
 _306_/X
 _309_/Y
 _310_/Y
 _314_/Y
 _317_/X
 _319_/Y
 _324_/Y
 _326_/Y
 _328_/Q
 _329_/Q
 _330_/Q
 _331_/Q
 _332_/Q
 _333_/Q
 _334_/Q
 _335_/Q
 _336_/Q
 _338_/Q
 _340_/Q
 _343_/Q
 _344_/Q
 _345_/Q
 _346_/Q
 _347_/Q
 _348_/Q
 _349_/Q
 _350_/Q
 _351_/Q
 _352_/Q
 _353_/Q
 _354_/Q
 _355_/Q
 _357_/Q
 clkbuf_0_clk/X
 clkbuf_2_2__f_clk/X

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There is 1 input port missing set_input_delay.
  reset
Warning: There are 3 unconstrained endpoints.
  count[0]
  count[1]
  count[2]
