# Interrupt-Controller
Here I have extended  the design of Simple Risc simulator to support exception and interrupts. 
Interrupt controller reads a text file to see when to inject interrupts. 
For this purpose few new instruction were added along with encodings and five registers were also added.
