<root><simulation><result_generated_time />2023-05-17 18:41:12<layer><layer_spec />{'B': 1, 'K': 256, 'C': 128, 'OY': 9, 'OX': 9, 'IY': 19, 'IX': 19, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />23887872<total_data_size_element />{'W': 294912, 'I': 46208, 'O': 20736}<total_data_reuse />{'W': 81, 'I': 516.9639889196676, 'O': 1152}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_32']}, {'Row': ['C_16', 'K_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [16, 1, 1], 'O': [64, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('K', 32)], [('C', 16), ('K', 2)]], [], []]<I />[[[('K', 32)], [('K', 2)]], [[], [('C', 16)]], [], []]<O />[[[], [('C', 16)]], [[('K', 32)], [('K', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 3), ('OX', 3), ('OX', 3), ('OY', 3)], [('FX', 3), ('FY', 3), ('C', 8), ('K', 4)], []]<I />[[], [('OY', 3), ('OX', 3), ('OX', 3), ('OY', 3), ('FX', 3), ('FY', 3), ('C', 8), ('K', 4)], []]<O />[[], [('OY', 3), ('OX', 3), ('OX', 3), ('OY', 3), ('FX', 3), ('FY', 3), ('C', 8), ('K', 4)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 81, 1, 1], 'I': [64.0, 1.0, 8.08, 1.0], 'O': [16.0, 1, 72, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 2359296, 2359296], 'I': [8, 369664, 369664], 'O': [8, 165888, 165888], 'O_partial': [8, 165888, 0], 'O_final': [0, 0, 165888]}<actual_mem_utilization_individual />{'W': [0.02, 0.07, 0.0], 'I': [0.02, 0.01, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.09, 0.0], 'I': [0.02, 0.09, 0.0], 'O': [0.02, 0.09, 0.0]}<effective_mem_size_bit />{'W': [8, 786432, 2359296], 'I': [8, 369664, 369664], 'O': [8, 41472, 165888], 'O_partial': [8, 41472, 0], 'O_final': [0, 0, 165888]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 16, 1, 1], 'O': [1024, 64, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [16, 16, 1, 1], 'O': [64, 64, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [64.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[294912, 294912], [294912, 294912], [294912, 0]]<I />[[373248, 373248], [373248, 46208], [46208, 0]]<O />[[(1472256, 1492992), (1492992, 1472256)], [(1472256, 1492992), (20736, 0)], [(0, 20736), (0, 0)]]<O_partial />[[(1472256, 1492992), (1492992, 1472256)], [(1472256, 1492992), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (20736, 0)], [(0, 20736), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[36864, 36864], [4608, 4608], [1152, 0]]<I />[[46656, 46656], [5832, 722], [180, 0]]<O />[[(184032, 186624), (186624, 184032)], [(23004, 23328), (324, 0)], [(0, 81), (0, 0)]]<O_partial />[([184032, 186624], [186624, 184032]), ([23004, 23328], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [324, 0]), ([0, 81], [0, 0])]</mem_access_count_word><mac_count><active />23887872<idle />0</mac_count></basic_info><energy><total_energy />52227306.6<mem_energy_breakdown><W />[25.8, 913.2, 1534.3]<I />[32.7, 681.1, 240.4]<O />[259.7, 4623.3, 107.9]</mem_energy_breakdown><MAC_energy><active_MAC />52218888.2<idle_MAC />0.0<total />52218888.2</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7016<utilization_without_data_loading />0.8355<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.7016<mac_utilize_temporal_without_data_loading />0.8355</mac_array_utilization><latency><latency_cycle_with_data_loading />33251<latency_cycle_without_data_loading />27920<ideal_computing_cycle />23328<data_loading><load_cycle_total />5331<load_cycle_individual />{'W': [16, 4608, 0], 'I': [1, 722, 0]}<load_cycle_combined />{'W': 4608, 'I': 722}</data_loading><mem_stalling><mem_stall_cycle_total />4592<mem_stall_cycle_individual />{'W': [[-23327], [-23247, -18655], [-23328, -23328]], 'I': [[-23327], [-23327, -23327], [-23328, -23328]], 'O': [[-23328], [-23328, 0], [-23004, -23247]]}<mem_stall_cycle_shared />{'W': [[-23327], [-23247, 4592], [0, 0]], 'I': [[-23327], [-23327, 4592], [0, 0]], 'O': [[-23328], [-23328, 0], [-23004, -23247]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 2359296, 2359296], 'I': [8, 369664, 369664], 'O': [8, 165888, 165888], 'O_partial': [8, 165888, 0], 'O_final': [0, 0, 165888]}<data_size_each_level_total />{'W': [8192, 2359296, 2359296], 'I': [128, 369664, 369664], 'O': [512, 165888, 165888]}<loop_cycles_each_level />{'W': [81, 23328, 23328], 'I': [1, 23328, 23328], 'O': [1, 23328, 23328]}<top_ir_loop_size />{'W': [81, 1, 1], 'I': [1, 4, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.1], [101.1, 101.1], [101.1, 101.1]], 'I': [[8.0, 8.0], [128.0, 15.8], [15.8, 15.8]], 'O': [[8.0, 8.0], [512.0, 7.1], [7.1, 7.1]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8192.0, 101.1], [101.1, 101.1]], 'I': [[8.0, 8.0], [128.0, 63.4], [63.4, 15.8]], 'O': [[8.0, 8.0], [512.0, 7.1], [7.1, 7.1]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.1], [101.1, 101.1], [101.1, 0]], 'I': [[8.0, 8.0], [128.0, 15.8], [15.8, 0]], 'O': [[8.0, 8.0], [512.0, 7.1], [7.1, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.1], [748.2, 629.0], [117.0, 7.1]], 'I': [[8.0, 8.0], [748.2, 629.0], [117.0, 7.1]], 'O': [[8.0, 8.0], [748.2, 629.0], [117.0, 7.1]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 23328], [81, 81, 288], [23328, 23328, 1]], 'I': [[1, 1, 23328], [1, 1, 23328], [23328, 23328, 1]], 'O': [[1, 1, 23328], [1, 1, 23328], [23328, 23328, 1]]}<trans_time_real />{'W': [[0, 1, 23328], [[0, 81, 288], [16, 81, 288]], [[4608, 23328, 1], [1152, 23328, 1]]], 'I': [[0, 1, 23328], [[0, 1, 23328], [0, 1, 23328]], [[722, 23328, 1], [180, 23328, 1]]], 'O': [[0, 1, 23328], [[0, 1, 23328], [1, 1, 23328]], [[324, 23328, 1], [81, 23328, 1]]]}<single_stall_cycle />{'W': [[-1], [-81, -65], [-18720, -22176]], 'I': [[-1], [-1, -1], [-22606, -23148]], 'O': [[-1], [-1, 0], [-23004, -23247]]}<single_stall_count />{'W': [23327, 287, 0], 'I': [23327, 23327, 0], 'O': [23328, 23328, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [324, 0]}, 1: {'W': [4592, 0], 'I': [0, 0], 'O': [23328, 324]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-23328, -23328], [-23004, -23328]], 1: [[4592, -23328], [0, -23004]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />2.161</simulation></root>