{
	"cts__timing__setup__tns__pre_repair": 0,
	"cts__timing__setup__ws__pre_repair": 2.165,
	"cts__clock__skew__setup__pre_repair": 0.0919206,
	"cts__clock__skew__hold__pre_repair": 0.0919206,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.29961,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": -0.0450318,
	"cts__timing__drv__max_cap__pre_repair": 1,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.034474,
	"cts__power__switching__total__pre_repair": 0.0086189,
	"cts__power__leakage__total__pre_repair": 0.00908537,
	"cts__power__total__pre_repair": 0.0521783,
	"cts__design__io__pre_repair": 2511,
	"cts__design__die__area__pre_repair": 480000,
	"cts__design__core__area__pre_repair": 450857,
	"cts__design__instance__count__pre_repair": 34564,
	"cts__design__instance__area__pre_repair": 224485,
	"cts__design__instance__count__stdcell__pre_repair": 34553,
	"cts__design__instance__area__stdcell__pre_repair": 63509.4,
	"cts__design__instance__count__macros__pre_repair": 11,
	"cts__design__instance__area__macros__pre_repair": 160975,
	"cts__design__instance__utilization__pre_repair": 0.497906,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.219087,
	"cts__timing__setup__tns__post_repair": 0,
	"cts__timing__setup__ws__post_repair": 2.165,
	"cts__clock__skew__setup__post_repair": 0.0919206,
	"cts__clock__skew__hold__post_repair": 0.0919206,
	"cts__timing__drv__max_slew_limit__post_repair": 0.29961,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": -0.0450318,
	"cts__timing__drv__max_cap__post_repair": 1,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 0.034474,
	"cts__power__switching__total__post_repair": 0.0086189,
	"cts__power__leakage__total__post_repair": 0.00908537,
	"cts__power__total__post_repair": 0.0521783,
	"cts__design__io__post_repair": 2511,
	"cts__design__die__area__post_repair": 480000,
	"cts__design__core__area__post_repair": 450857,
	"cts__design__instance__count__post_repair": 34564,
	"cts__design__instance__area__post_repair": 224485,
	"cts__design__instance__count__stdcell__post_repair": 34553,
	"cts__design__instance__area__stdcell__post_repair": 63509.4,
	"cts__design__instance__count__macros__post_repair": 11,
	"cts__design__instance__area__macros__post_repair": 160975,
	"cts__design__instance__utilization__post_repair": 0.497906,
	"cts__design__instance__utilization__stdcell__post_repair": 0.219087,
	"cts__design__instance__displacement__total": 1459.58,
	"cts__design__instance__displacement__mean": 0.042,
	"cts__design__instance__displacement__max": 55.281,
	"cts__route__wirelength__estimated": 1.27537e+06,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 0,
	"cts__design__instance__displacement__mean": 0,
	"cts__design__instance__displacement__max": 0,
	"cts__route__wirelength__estimated": 1.27537e+06,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 2.16013,
	"cts__clock__skew__setup": 0.0901546,
	"cts__clock__skew__hold": 0.0901546,
	"cts__timing__drv__max_slew_limit": 0.299636,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": -0.0448631,
	"cts__timing__drv__max_cap": 1,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.0344777,
	"cts__power__switching__total": 0.00863821,
	"cts__power__leakage__total": 0.00908537,
	"cts__power__total": 0.0522012,
	"cts__design__io": 2511,
	"cts__design__die__area": 480000,
	"cts__design__core__area": 450857,
	"cts__design__instance__count": 34564,
	"cts__design__instance__area": 224485,
	"cts__design__instance__count__stdcell": 34553,
	"cts__design__instance__area__stdcell": 63509.4,
	"cts__design__instance__count__macros": 11,
	"cts__design__instance__area__macros": 160975,
	"cts__design__instance__utilization": 0.497906,
	"cts__design__instance__utilization__stdcell": 0.219087
}