(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h31):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'ha):(1'h0)] wire3;
  input wire [(3'h6):(1'h0)] wire2;
  input wire [(3'h6):(1'h0)] wire1;
  input wire [(4'hb):(1'h0)] wire0;
  wire [(4'h8):(1'h0)] wire12;
  wire signed [(3'h5):(1'h0)] wire11;
  wire signed [(3'h4):(1'h0)] wire10;
  wire signed [(3'h5):(1'h0)] wire9;
  wire [(4'h8):(1'h0)] wire8;
  wire [(2'h3):(1'h0)] wire7;
  wire signed [(2'h3):(1'h0)] wire6;
  wire [(4'ha):(1'h0)] wire5;
  wire signed [(2'h2):(1'h0)] wire4;
  assign y = {wire12,
                 wire11,
                 wire10,
                 wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 (1'h0)};
  assign wire4 = {(wire0 ? wire2[(2'h3):(1'h0)] : wire0)};
  assign wire5 = {$unsigned({$signed(wire4)})};
  assign wire6 = (wire4 && $unsigned($signed($unsigned((8'ha2)))));
  assign wire7 = ($unsigned((+wire1)) && $unsigned(((~wire1) ?
                     wire3 : wire2[(2'h2):(1'h1)])));
  assign wire8 = (^wire4);
  assign wire9 = (!(~((8'hae) >>> (wire1 > wire0))));
  assign wire10 = {wire8[(3'h4):(1'h1)]};
  assign wire11 = wire8[(2'h2):(1'h1)];
  assign wire12 = $signed({$signed({(8'ha7)})});
endmodule