// Seed: 1462095647
module module_0 (
    output tri id_0,
    output wand id_1,
    input wire id_2,
    output supply1 id_3,
    output wor id_4
);
  assign id_3 = id_2;
  assign module_1.id_16 = 0;
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    input tri1 id_2,
    output wand id_3,
    output logic id_4,
    input tri id_5,
    output wire id_6,
    output wor id_7,
    output tri0 id_8,
    output supply0 id_9,
    input tri id_10,
    input supply1 id_11,
    input wire id_12,
    input tri1 id_13,
    output uwire id_14,
    input wand id_15,
    output supply0 id_16,
    output tri1 id_17,
    output supply1 id_18,
    input wor id_19,
    output wire id_20,
    input supply0 id_21,
    output uwire id_22
);
  always id_4 = -1'b0;
  wire id_24 = id_11;
  module_0 modCall_1 (
      id_7,
      id_18,
      id_13,
      id_6,
      id_16
  );
endmodule
