Analysis & Synthesis report for top
Tue Dec 13 23:39:11 2016
Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for szzm:inst3|altsyncram:altsyncram_component|altsyncram_8d81:auto_generated
 15. Parameter Settings for User Entity Instance: szzm:inst3|altsyncram:altsyncram_component
 16. Parameter Settings for Inferred Entity Instance: vga_control_module:inst|lpm_divide:Div0
 17. Parameter Settings for Inferred Entity Instance: vga_control_module:inst|lpm_divide:Div1
 18. Parameter Settings for Inferred Entity Instance: vga_control_module:inst|lpm_divide:Mod0
 19. Parameter Settings for Inferred Entity Instance: vga_control_module:inst|lpm_divide:Mod1
 20. altsyncram Parameter Settings by Entity Instance
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages
 23. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec 13 23:39:10 2016          ;
; Quartus II Version                 ; 11.0 Build 208 07/03/2011 SP 1 SJ Full Version ;
; Revision Name                      ; top                                            ;
; Top-level Entity Name              ; top                                            ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 3,467                                          ;
;     Total combinational functions  ; 3,440                                          ;
;     Dedicated logic registers      ; 207                                            ;
; Total registers                    ; 207                                            ;
; Total pins                         ; 34                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 8,192                                          ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; top                ; top                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                      ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                  ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------+
; top.bdf                          ; yes             ; User Block Diagram/Schematic File      ; C:/Users/Administrator/Desktop/1313VGAshiti de2115/top.bdf                    ;
; vga_control_module.v             ; yes             ; User Verilog HDL File                  ; C:/Users/Administrator/Desktop/1313VGAshiti de2115/vga_control_module.v       ;
; key_model.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/Administrator/Desktop/1313VGAshiti de2115/key_model.v                ;
; contorl_model.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/Administrator/Desktop/1313VGAshiti de2115/contorl_model.v            ;
; szzm.v                           ; yes             ; User Wizard-Generated File             ; C:/Users/Administrator/Desktop/1313VGAshiti de2115/szzm.v                     ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/11.0sp1/quartus/libraries/megafunctions/altsyncram.tdf              ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/11.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc       ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                 ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_decode.inc              ;
; aglobal110.inc                   ; yes             ; Megafunction                           ; c:/altera/11.0sp1/quartus/libraries/megafunctions/aglobal110.inc              ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/11.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc               ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/11.0sp1/quartus/libraries/megafunctions/altrom.inc                  ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/11.0sp1/quartus/libraries/megafunctions/altram.inc                  ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/11.0sp1/quartus/libraries/megafunctions/altdpram.inc                ;
; db/altsyncram_8d81.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/1313VGAshiti de2115/db/altsyncram_8d81.tdf     ;
; shuzizimu.mif                    ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Administrator/Desktop/1313VGAshiti de2115/shuzizimu.mif              ;
; lpm_divide.tdf                   ; yes             ; Megafunction                           ; c:/altera/11.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf              ;
; abs_divider.inc                  ; yes             ; Megafunction                           ; c:/altera/11.0sp1/quartus/libraries/megafunctions/abs_divider.inc             ;
; sign_div_unsign.inc              ; yes             ; Megafunction                           ; c:/altera/11.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc         ;
; db/lpm_divide_mhm.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/1313VGAshiti de2115/db/lpm_divide_mhm.tdf      ;
; db/sign_div_unsign_ekh.tdf       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/1313VGAshiti de2115/db/sign_div_unsign_ekh.tdf ;
; db/alt_u_div_uve.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/1313VGAshiti de2115/db/alt_u_div_uve.tdf       ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/1313VGAshiti de2115/db/add_sub_lkc.tdf         ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/1313VGAshiti de2115/db/add_sub_mkc.tdf         ;
; db/lpm_divide_jhm.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/1313VGAshiti de2115/db/lpm_divide_jhm.tdf      ;
; db/sign_div_unsign_bkh.tdf       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/1313VGAshiti de2115/db/sign_div_unsign_bkh.tdf ;
; db/alt_u_div_ove.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/1313VGAshiti de2115/db/alt_u_div_ove.tdf       ;
; db/lpm_divide_m9m.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Administrator/Desktop/1313VGAshiti de2115/db/lpm_divide_m9m.tdf      ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 3,467      ;
;                                             ;            ;
; Total combinational functions               ; 3440       ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 2136       ;
;     -- 3 input functions                    ; 537        ;
;     -- <=2 input functions                  ; 767        ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 2934       ;
;     -- arithmetic mode                      ; 506        ;
;                                             ;            ;
; Total registers                             ; 207        ;
;     -- Dedicated logic registers            ; 207        ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 34         ;
; Total memory bits                           ; 8192       ;
; Maximum fan-out node                        ; RSTn~input ;
; Maximum fan-out                             ; 147        ;
; Total fan-out                               ; 12375      ;
; Average fan-out                             ; 3.32       ;
+---------------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                 ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                          ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                      ; 3440 (1)          ; 207 (0)      ; 8192        ; 0            ; 0       ; 0         ; 34   ; 0            ; |top                                                                                                                         ;              ;
;    |contorl_model:inst8|                  ; 103 (103)         ; 53 (53)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|contorl_model:inst8                                                                                                     ;              ;
;    |key_model:inst4|                      ; 29 (29)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|key_model:inst4                                                                                                         ;              ;
;    |key_model:inst5|                      ; 29 (29)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|key_model:inst5                                                                                                         ;              ;
;    |key_model:inst6|                      ; 29 (29)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|key_model:inst6                                                                                                         ;              ;
;    |szzm:inst3|                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|szzm:inst3                                                                                                              ;              ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|szzm:inst3|altsyncram:altsyncram_component                                                                              ;              ;
;          |altsyncram_8d81:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|szzm:inst3|altsyncram:altsyncram_component|altsyncram_8d81:auto_generated                                               ;              ;
;    |vga_control_module:inst|              ; 3249 (3088)       ; 85 (85)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_control_module:inst                                                                                                 ;              ;
;       |lpm_divide:Div0|                   ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_control_module:inst|lpm_divide:Div0                                                                                 ;              ;
;          |lpm_divide_mhm:auto_generated|  ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_control_module:inst|lpm_divide:Div0|lpm_divide_mhm:auto_generated                                                   ;              ;
;             |sign_div_unsign_ekh:divider| ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_control_module:inst|lpm_divide:Div0|lpm_divide_mhm:auto_generated|sign_div_unsign_ekh:divider                       ;              ;
;                |alt_u_div_uve:divider|    ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_control_module:inst|lpm_divide:Div0|lpm_divide_mhm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_uve:divider ;              ;
;       |lpm_divide:Div1|                   ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_control_module:inst|lpm_divide:Div1                                                                                 ;              ;
;          |lpm_divide_jhm:auto_generated|  ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_control_module:inst|lpm_divide:Div1|lpm_divide_jhm:auto_generated                                                   ;              ;
;             |sign_div_unsign_bkh:divider| ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_control_module:inst|lpm_divide:Div1|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                       ;              ;
;                |alt_u_div_ove:divider|    ; 56 (56)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_control_module:inst|lpm_divide:Div1|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider ;              ;
;       |lpm_divide:Mod0|                   ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_control_module:inst|lpm_divide:Mod0                                                                                 ;              ;
;          |lpm_divide_m9m:auto_generated|  ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_control_module:inst|lpm_divide:Mod0|lpm_divide_m9m:auto_generated                                                   ;              ;
;             |sign_div_unsign_bkh:divider| ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_control_module:inst|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                       ;              ;
;                |alt_u_div_ove:divider|    ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_control_module:inst|lpm_divide:Mod0|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider ;              ;
;       |lpm_divide:Mod1|                   ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_control_module:inst|lpm_divide:Mod1                                                                                 ;              ;
;          |lpm_divide_m9m:auto_generated|  ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_control_module:inst|lpm_divide:Mod1|lpm_divide_m9m:auto_generated                                                   ;              ;
;             |sign_div_unsign_bkh:divider| ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_control_module:inst|lpm_divide:Mod1|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                       ;              ;
;                |alt_u_div_ove:divider|    ; 59 (59)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_control_module:inst|lpm_divide:Mod1|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ove:divider ;              ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                      ;
+--------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------+
; Name                                                                                 ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF           ;
+--------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------+
; szzm:inst3|altsyncram:altsyncram_component|altsyncram_8d81:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 8            ; --           ; --           ; 8192 ; shuzizimu.mif ;
+--------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                       ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance ; IP Include File                                           ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------------------------------------------------+
; Altera ; ROM: 1-PORT  ; 11.0    ; N/A          ; N/A          ; |top|szzm:inst3 ; C:/Users/Administrator/Desktop/1313VGAshiti de2115/szzm.v ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; contorl_model:inst8|a9[2]              ; Merged with contorl_model:inst8|a9[0]  ;
; contorl_model:inst8|a10[3]             ; Merged with contorl_model:inst8|a10[1] ;
; contorl_model:inst8|a10[2]             ; Merged with contorl_model:inst8|a10[0] ;
; contorl_model:inst8|a9[3]              ; Merged with contorl_model:inst8|a9[1]  ;
; contorl_model:inst8|a8[2]              ; Merged with contorl_model:inst8|a8[0]  ;
; contorl_model:inst8|a8[3]              ; Merged with contorl_model:inst8|a8[1]  ;
; contorl_model:inst8|a7[2]              ; Merged with contorl_model:inst8|a7[0]  ;
; contorl_model:inst8|a7[3]              ; Merged with contorl_model:inst8|a7[1]  ;
; contorl_model:inst8|a6[2]              ; Merged with contorl_model:inst8|a6[0]  ;
; contorl_model:inst8|a6[3]              ; Merged with contorl_model:inst8|a6[1]  ;
; contorl_model:inst8|a5[2]              ; Merged with contorl_model:inst8|a5[0]  ;
; contorl_model:inst8|a5[3]              ; Merged with contorl_model:inst8|a5[1]  ;
; contorl_model:inst8|a4[2]              ; Merged with contorl_model:inst8|a4[0]  ;
; contorl_model:inst8|a4[3]              ; Merged with contorl_model:inst8|a4[1]  ;
; contorl_model:inst8|a3[2]              ; Merged with contorl_model:inst8|a3[0]  ;
; contorl_model:inst8|a3[3]              ; Merged with contorl_model:inst8|a3[1]  ;
; contorl_model:inst8|a2[2]              ; Merged with contorl_model:inst8|a2[0]  ;
; contorl_model:inst8|a2[3]              ; Merged with contorl_model:inst8|a2[1]  ;
; contorl_model:inst8|a1[2]              ; Merged with contorl_model:inst8|a1[0]  ;
; contorl_model:inst8|a1[3]              ; Merged with contorl_model:inst8|a1[1]  ;
; contorl_model:inst8|a10[0]             ; Stuck at GND due to stuck port data_in ;
; contorl_model:inst8|a9[0]              ; Stuck at GND due to stuck port data_in ;
; contorl_model:inst8|a1[0]              ; Stuck at GND due to stuck port data_in ;
; contorl_model:inst8|a2[0]              ; Stuck at GND due to stuck port data_in ;
; contorl_model:inst8|a3[0]              ; Stuck at GND due to stuck port data_in ;
; contorl_model:inst8|a4[0]              ; Stuck at GND due to stuck port data_in ;
; contorl_model:inst8|a7[0]              ; Stuck at GND due to stuck port data_in ;
; contorl_model:inst8|a8[0]              ; Stuck at GND due to stuck port data_in ;
; contorl_model:inst8|a5[0]              ; Stuck at GND due to stuck port data_in ;
; contorl_model:inst8|a6[0]              ; Stuck at GND due to stuck port data_in ;
; contorl_model:inst8|rPoint[0]          ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 31 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 207   ;
; Number of registers using Synchronous Clear  ; 79    ;
; Number of registers using Synchronous Load   ; 13    ;
; Number of registers using Asynchronous Clear ; 50    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 78    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; vga_control_module:inst|rH             ; 3       ;
; vga_control_module:inst|rV             ; 3       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                            ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------+----------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |top|contorl_model:inst8|rNum[3]      ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |top|contorl_model:inst8|a10[0]       ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |top|contorl_model:inst8|a9[1]        ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |top|contorl_model:inst8|a8[1]        ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |top|contorl_model:inst8|a7[0]        ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |top|contorl_model:inst8|a6[0]        ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |top|contorl_model:inst8|a5[1]        ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |top|contorl_model:inst8|a4[0]        ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |top|contorl_model:inst8|a3[0]        ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |top|contorl_model:inst8|a2[1]        ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |top|contorl_model:inst8|a1[1]        ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; |top|contorl_model:inst8|rN10[1]      ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; |top|contorl_model:inst8|rN9[0]       ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; |top|contorl_model:inst8|rN8[0]       ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; |top|contorl_model:inst8|rN7[0]       ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; |top|contorl_model:inst8|rN6[2]       ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; |top|contorl_model:inst8|rN5[2]       ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; |top|contorl_model:inst8|rN4[2]       ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; |top|contorl_model:inst8|rN3[1]       ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; |top|contorl_model:inst8|rN2[2]       ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; |top|contorl_model:inst8|rN1[2]       ;                            ;
; 249:1              ; 3 bits    ; 498 LEs       ; 21 LEs               ; 477 LEs                ; |top|vga_control_module:inst|rAddr[3] ;                            ;
; 249:1              ; 3 bits    ; 498 LEs       ; 231 LEs              ; 267 LEs                ; |top|vga_control_module:inst|rAddr[9] ;                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; |top|vga_control_module:inst|Mux0     ;                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; |top|vga_control_module:inst|Mux19    ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------+----------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for szzm:inst3|altsyncram:altsyncram_component|altsyncram_8d81:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: szzm:inst3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                     ;
; WIDTH_A                            ; 8                    ; Signed Integer              ;
; WIDTHAD_A                          ; 10                   ; Signed Integer              ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Untyped                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; shuzizimu.mif        ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_8d81      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control_module:inst|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                        ;
; LPM_WIDTHD             ; 7              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_mhm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control_module:inst|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control_module:inst|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_control_module:inst|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                       ;
+-------------------------------------------+--------------------------------------------+
; Name                                      ; Value                                      ;
+-------------------------------------------+--------------------------------------------+
; Number of entity instances                ; 1                                          ;
; Entity Instance                           ; szzm:inst3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                        ;
;     -- WIDTH_A                            ; 8                                          ;
;     -- NUMWORDS_A                         ; 1024                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 1                                          ;
;     -- NUMWORDS_B                         ; 1                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
+-------------------------------------------+--------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:19     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Dec 13 23:38:49 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 1 design units, including 1 entities, in source file top.bdf
    Info: Found entity 1: top
Info: Found 1 design units, including 1 entities, in source file vga_control_module.v
    Info: Found entity 1: vga_control_module
Info: Found 1 design units, including 1 entities, in source file key_model.v
    Info: Found entity 1: key_model
Info: Found 1 design units, including 1 entities, in source file contorl_model.v
    Info: Found entity 1: contorl_model
Info: Found 1 design units, including 1 entities, in source file tupian.v
    Info: Found entity 1: tupian
Info: Found 1 design units, including 1 entities, in source file szzm.v
    Info: Found entity 1: szzm
Info: Elaborating entity "top" for the top level hierarchy
Info: Elaborating entity "vga_control_module" for hierarchy "vga_control_module:inst"
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(126): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(138): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(147): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(165): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(174): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(192): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(206): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(215): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(225): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(239): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(248): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(258): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(272): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(281): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(291): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(305): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(314): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(326): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(338): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(347): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(365): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(374): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(392): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(406): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(415): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(425): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(439): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(448): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(458): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(472): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(481): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(491): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(505): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(514): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(526): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(538): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(547): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(565): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(574): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(592): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(606): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(615): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(625): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(639): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(648): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(658): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(672): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(681): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(691): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(705): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(714): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(727): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(739): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(748): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(766): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(775): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(793): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(807): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(816): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(826): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(840): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(849): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(859): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(873): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(882): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(892): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(906): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(915): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(929): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(941): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(950): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(968): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(977): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(995): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1009): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1018): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1028): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1042): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1051): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1061): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1075): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1084): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1094): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1108): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1117): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1130): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1142): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1151): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1169): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1178): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1196): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1210): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1219): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1229): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1243): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1252): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1262): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1276): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1285): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1295): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1309): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1318): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1331): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1343): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1352): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1370): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1379): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1397): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1411): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1420): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1430): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1444): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1453): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1463): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1477): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1486): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1496): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1510): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1519): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1532): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1544): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1553): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1571): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1580): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1598): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1612): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1621): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1631): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1645): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1654): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1664): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1678): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1687): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1697): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1711): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1720): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1733): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1745): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1754): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1772): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1781): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1799): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1813): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1822): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1832): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1846): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1855): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1865): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1879): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1888): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1898): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1912): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1921): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1934): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1943): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1956): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1965): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1974): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1983): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(1992): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(2002): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(2011): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(2020): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(2029): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(2038): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(2047): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(2057): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(2066): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(2078): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(2092): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(2102): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(2116): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(2126): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(2140): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(2150): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(2164): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(2175): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(2185): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(2194): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(2203): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(2225): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at vga_control_module.v(2226): truncated value with size 32 to match size of target (12)
Warning (10240): Verilog HDL Always Construct warning at vga_control_module.v(86): inferring latch(es) for variable "a", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at vga_control_module.v(86): inferring latch(es) for variable "b", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at vga_control_module.v(86): inferring latch(es) for variable "c", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at vga_control_module.v(86): inferring latch(es) for variable "d", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at vga_control_module.v(86): inferring latch(es) for variable "o", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at vga_control_module.v(86): inferring latch(es) for variable "p", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at vga_control_module.v(86): inferring latch(es) for variable "q", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at vga_control_module.v(86): inferring latch(es) for variable "r", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "r[0]" at vga_control_module.v(86)
Info (10041): Inferred latch for "r[1]" at vga_control_module.v(86)
Info (10041): Inferred latch for "r[2]" at vga_control_module.v(86)
Info (10041): Inferred latch for "r[3]" at vga_control_module.v(86)
Info (10041): Inferred latch for "r[4]" at vga_control_module.v(86)
Info (10041): Inferred latch for "r[5]" at vga_control_module.v(86)
Info (10041): Inferred latch for "r[6]" at vga_control_module.v(86)
Info (10041): Inferred latch for "r[7]" at vga_control_module.v(86)
Info (10041): Inferred latch for "r[8]" at vga_control_module.v(86)
Info (10041): Inferred latch for "r[9]" at vga_control_module.v(86)
Info (10041): Inferred latch for "q[0]" at vga_control_module.v(86)
Info (10041): Inferred latch for "q[1]" at vga_control_module.v(86)
Info (10041): Inferred latch for "q[2]" at vga_control_module.v(86)
Info (10041): Inferred latch for "q[3]" at vga_control_module.v(86)
Info (10041): Inferred latch for "q[4]" at vga_control_module.v(86)
Info (10041): Inferred latch for "q[5]" at vga_control_module.v(86)
Info (10041): Inferred latch for "q[6]" at vga_control_module.v(86)
Info (10041): Inferred latch for "q[7]" at vga_control_module.v(86)
Info (10041): Inferred latch for "q[8]" at vga_control_module.v(86)
Info (10041): Inferred latch for "q[9]" at vga_control_module.v(86)
Info (10041): Inferred latch for "p[0]" at vga_control_module.v(86)
Info (10041): Inferred latch for "p[1]" at vga_control_module.v(86)
Info (10041): Inferred latch for "p[2]" at vga_control_module.v(86)
Info (10041): Inferred latch for "p[3]" at vga_control_module.v(86)
Info (10041): Inferred latch for "p[4]" at vga_control_module.v(86)
Info (10041): Inferred latch for "p[5]" at vga_control_module.v(86)
Info (10041): Inferred latch for "p[6]" at vga_control_module.v(86)
Info (10041): Inferred latch for "p[7]" at vga_control_module.v(86)
Info (10041): Inferred latch for "p[8]" at vga_control_module.v(86)
Info (10041): Inferred latch for "p[9]" at vga_control_module.v(86)
Info (10041): Inferred latch for "o[0]" at vga_control_module.v(86)
Info (10041): Inferred latch for "o[1]" at vga_control_module.v(86)
Info (10041): Inferred latch for "o[2]" at vga_control_module.v(86)
Info (10041): Inferred latch for "o[3]" at vga_control_module.v(86)
Info (10041): Inferred latch for "o[4]" at vga_control_module.v(86)
Info (10041): Inferred latch for "o[5]" at vga_control_module.v(86)
Info (10041): Inferred latch for "o[6]" at vga_control_module.v(86)
Info (10041): Inferred latch for "o[7]" at vga_control_module.v(86)
Info (10041): Inferred latch for "o[8]" at vga_control_module.v(86)
Info (10041): Inferred latch for "o[9]" at vga_control_module.v(86)
Info (10041): Inferred latch for "d[0]" at vga_control_module.v(86)
Info (10041): Inferred latch for "d[1]" at vga_control_module.v(86)
Info (10041): Inferred latch for "d[2]" at vga_control_module.v(86)
Info (10041): Inferred latch for "d[3]" at vga_control_module.v(86)
Info (10041): Inferred latch for "d[4]" at vga_control_module.v(86)
Info (10041): Inferred latch for "d[5]" at vga_control_module.v(86)
Info (10041): Inferred latch for "d[6]" at vga_control_module.v(86)
Info (10041): Inferred latch for "d[7]" at vga_control_module.v(86)
Info (10041): Inferred latch for "d[8]" at vga_control_module.v(86)
Info (10041): Inferred latch for "d[9]" at vga_control_module.v(86)
Info (10041): Inferred latch for "c[0]" at vga_control_module.v(86)
Info (10041): Inferred latch for "c[1]" at vga_control_module.v(86)
Info (10041): Inferred latch for "c[2]" at vga_control_module.v(86)
Info (10041): Inferred latch for "c[3]" at vga_control_module.v(86)
Info (10041): Inferred latch for "c[4]" at vga_control_module.v(86)
Info (10041): Inferred latch for "c[5]" at vga_control_module.v(86)
Info (10041): Inferred latch for "c[6]" at vga_control_module.v(86)
Info (10041): Inferred latch for "c[7]" at vga_control_module.v(86)
Info (10041): Inferred latch for "c[8]" at vga_control_module.v(86)
Info (10041): Inferred latch for "c[9]" at vga_control_module.v(86)
Info (10041): Inferred latch for "b[0]" at vga_control_module.v(86)
Info (10041): Inferred latch for "b[1]" at vga_control_module.v(86)
Info (10041): Inferred latch for "b[2]" at vga_control_module.v(86)
Info (10041): Inferred latch for "b[3]" at vga_control_module.v(86)
Info (10041): Inferred latch for "b[4]" at vga_control_module.v(86)
Info (10041): Inferred latch for "b[5]" at vga_control_module.v(86)
Info (10041): Inferred latch for "b[6]" at vga_control_module.v(86)
Info (10041): Inferred latch for "b[7]" at vga_control_module.v(86)
Info (10041): Inferred latch for "b[8]" at vga_control_module.v(86)
Info (10041): Inferred latch for "b[9]" at vga_control_module.v(86)
Info (10041): Inferred latch for "a[0]" at vga_control_module.v(86)
Info (10041): Inferred latch for "a[1]" at vga_control_module.v(86)
Info (10041): Inferred latch for "a[2]" at vga_control_module.v(86)
Info (10041): Inferred latch for "a[3]" at vga_control_module.v(86)
Info (10041): Inferred latch for "a[4]" at vga_control_module.v(86)
Info (10041): Inferred latch for "a[5]" at vga_control_module.v(86)
Info (10041): Inferred latch for "a[6]" at vga_control_module.v(86)
Info (10041): Inferred latch for "a[7]" at vga_control_module.v(86)
Info (10041): Inferred latch for "a[8]" at vga_control_module.v(86)
Info (10041): Inferred latch for "a[9]" at vga_control_module.v(86)
Info: Elaborating entity "contorl_model" for hierarchy "contorl_model:inst8"
Warning (10230): Verilog HDL assignment warning at contorl_model.v(89): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at contorl_model.v(90): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at contorl_model.v(91): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at contorl_model.v(92): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at contorl_model.v(93): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at contorl_model.v(94): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at contorl_model.v(95): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at contorl_model.v(96): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at contorl_model.v(97): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at contorl_model.v(98): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at contorl_model.v(103): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "key_model" for hierarchy "key_model:inst4"
Warning (10230): Verilog HDL assignment warning at key_model.v(22): truncated value with size 32 to match size of target (20)
Info: Elaborating entity "szzm" for hierarchy "szzm:inst3"
Info: Elaborating entity "altsyncram" for hierarchy "szzm:inst3|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "szzm:inst3|altsyncram:altsyncram_component"
Info: Instantiated megafunction "szzm:inst3|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "shuzizimu.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "1024"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "widthad_a" = "10"
    Info: Parameter "width_a" = "8"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_8d81.tdf
    Info: Found entity 1: altsyncram_8d81
Info: Elaborating entity "altsyncram_8d81" for hierarchy "szzm:inst3|altsyncram:altsyncram_component|altsyncram_8d81:auto_generated"
Info: Inferred 4 megafunctions from design logic
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control_module:inst|Div0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control_module:inst|Div1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control_module:inst|Mod0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_control_module:inst|Mod1"
Info: Elaborated megafunction instantiation "vga_control_module:inst|lpm_divide:Div0"
Info: Instantiated megafunction "vga_control_module:inst|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "8"
    Info: Parameter "LPM_WIDTHD" = "7"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf
    Info: Found entity 1: lpm_divide_mhm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf
    Info: Found entity 1: sign_div_unsign_ekh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf
    Info: Found entity 1: alt_u_div_uve
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info: Found entity 1: add_sub_lkc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info: Found entity 1: add_sub_mkc
Info: Elaborated megafunction instantiation "vga_control_module:inst|lpm_divide:Div1"
Info: Instantiated megafunction "vga_control_module:inst|lpm_divide:Div1" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "8"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf
    Info: Found entity 1: lpm_divide_jhm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info: Found entity 1: sign_div_unsign_bkh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf
    Info: Found entity 1: alt_u_div_ove
Info: Elaborated megafunction instantiation "vga_control_module:inst|lpm_divide:Mod0"
Info: Instantiated megafunction "vga_control_module:inst|lpm_divide:Mod0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "8"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf
    Info: Found entity 1: lpm_divide_m9m
Info: Elaborated megafunction instantiation "vga_control_module:inst|lpm_divide:Mod1"
Info: Instantiated megafunction "vga_control_module:inst|lpm_divide:Mod1" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "8"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
Info: Found the following redundant logic cells in design
    Info (17048): Logic cell "vga_control_module:inst|Add209~0"
Info: Generated suppressed messages file C:/Users/Administrator/Desktop/1313VGAshiti de2115/top.map.smsg
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Info: Implemented 3522 device resources after synthesis - the final resource count might be different
    Info: Implemented 5 input pins
    Info: Implemented 29 output pins
    Info: Implemented 3480 logic cells
    Info: Implemented 8 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 204 warnings
    Info: Peak virtual memory: 272 megabytes
    Info: Processing ended: Tue Dec 13 23:39:11 2016
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Administrator/Desktop/1313VGAshiti de2115/top.map.smsg.


