{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 5.4944,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 5.49781,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00560413,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0129351,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00218095,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0129351,
	"finish__design__instance__count__class:endcap_cell": 808,
	"finish__design__instance__area__class:endcap_cell": 4561,
	"finish__design__instance__count__class:fill_cell": 66693,
	"finish__design__instance__area__class:fill_cell": 1.81715e+06,
	"finish__design__instance__count__class:tap_cell": 4060,
	"finish__design__instance__area__class:tap_cell": 22917.9,
	"finish__design__instance__count__class:antenna_cell": 5,
	"finish__design__instance__area__class:antenna_cell": 28.224,
	"finish__design__instance__count__class:tie_cell": 3,
	"finish__design__instance__area__class:tie_cell": 33.8688,
	"finish__design__instance__count__class:clock_buffer": 2021,
	"finish__design__instance__area__class:clock_buffer": 275907,
	"finish__design__instance__count__class:timing_repair_buffer": 191,
	"finish__design__instance__area__class:timing_repair_buffer": 20620.5,
	"finish__design__instance__count__class:inverter": 7885,
	"finish__design__instance__area__class:inverter": 136249,
	"finish__design__instance__count__class:clock_inverter": 168,
	"finish__design__instance__area__class:clock_inverter": 17594.8,
	"finish__design__instance__count__class:sequential_cell": 4383,
	"finish__design__instance__area__class:sequential_cell": 371894,
	"finish__design__instance__count__class:multi_input_combinational_cell": 29461,
	"finish__design__instance__area__class:multi_input_combinational_cell": 1.49609e+06,
	"finish__design__instance__count": 115678,
	"finish__design__instance__area": 4.16305e+06,
	"finish__timing__setup__tns": 0,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": 0.22315,
	"finish__timing__hold__ws": 0.145121,
	"finish__clock__skew__setup": 0.317012,
	"finish__clock__skew__hold": 0.317012,
	"finish__timing__drv__max_slew_limit": -0.690461,
	"finish__timing__drv__max_slew": 1365,
	"finish__timing__drv__max_cap_limit": 0.798118,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 14.5044,
	"finish__power__switching__total": 6.75354,
	"finish__power__leakage__total": 1.78381e-05,
	"finish__power__total": 21.2579,
	"finish__design__io": 47,
	"finish__design__die__area": 4.19023e+06,
	"finish__design__core__area": 4.16305e+06,
	"finish__design__instance__count": 48985,
	"finish__design__instance__area": 2.3459e+06,
	"finish__design__instance__count__stdcell": 48985,
	"finish__design__instance__area__stdcell": 2.3459e+06,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.563504,
	"finish__design__instance__utilization__stdcell": 0.563504,
	"finish__design__rows": 404,
	"finish__design__rows:GF018hv5v_green_sc9": 404,
	"finish__design__sites": 1475004,
	"finish__design__sites:GF018hv5v_green_sc9": 1475004,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}