// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
// Date        : Sun Mar  7 11:10:45 2021
// Host        : EMPEROR running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               d:/Vivado/lab2/lab2.srcs/sources_1/bd/design_1/ip/design_1_fir_n11_maxi_0_0/design_1_fir_n11_maxi_0_0_sim_netlist.v
// Design      : design_1_fir_n11_maxi_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_fir_n11_maxi_0_0,fir_n11_maxi,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "fir_n11_maxi,Vivado 2019.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module design_1_fir_n11_maxi_0_0
   (s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_BRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RRESP,
    m_axi_gmem_RLAST,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR" *) input [7:0]s_axi_AXILiteS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID" *) input s_axi_AXILiteS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY" *) output s_axi_AXILiteS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA" *) input [31:0]s_axi_AXILiteS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB" *) input [3:0]s_axi_AXILiteS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID" *) input s_axi_AXILiteS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY" *) output s_axi_AXILiteS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP" *) output [1:0]s_axi_AXILiteS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID" *) output s_axi_AXILiteS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY" *) input s_axi_AXILiteS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR" *) input [7:0]s_axi_AXILiteS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID" *) input s_axi_AXILiteS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY" *) output s_axi_AXILiteS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA" *) output [31:0]s_axi_AXILiteS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP" *) output [1:0]s_axi_AXILiteS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID" *) output s_axi_AXILiteS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 8, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 200000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_AXILiteS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:m_axi_gmem, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 200000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR" *) output [31:0]m_axi_gmem_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN" *) output [7:0]m_axi_gmem_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE" *) output [2:0]m_axi_gmem_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST" *) output [1:0]m_axi_gmem_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK" *) output [1:0]m_axi_gmem_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION" *) output [3:0]m_axi_gmem_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE" *) output [3:0]m_axi_gmem_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT" *) output [2:0]m_axi_gmem_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS" *) output [3:0]m_axi_gmem_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID" *) output m_axi_gmem_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY" *) input m_axi_gmem_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA" *) output [31:0]m_axi_gmem_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB" *) output [3:0]m_axi_gmem_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST" *) output m_axi_gmem_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID" *) output m_axi_gmem_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY" *) input m_axi_gmem_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP" *) input [1:0]m_axi_gmem_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID" *) input m_axi_gmem_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY" *) output m_axi_gmem_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR" *) output [31:0]m_axi_gmem_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN" *) output [7:0]m_axi_gmem_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE" *) output [2:0]m_axi_gmem_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST" *) output [1:0]m_axi_gmem_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK" *) output [1:0]m_axi_gmem_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION" *) output [3:0]m_axi_gmem_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE" *) output [3:0]m_axi_gmem_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT" *) output [2:0]m_axi_gmem_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS" *) output [3:0]m_axi_gmem_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID" *) output m_axi_gmem_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY" *) input m_axi_gmem_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA" *) input [31:0]m_axi_gmem_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP" *) input [1:0]m_axi_gmem_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST" *) input m_axi_gmem_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID" *) input m_axi_gmem_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 200000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem_RREADY;

  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [31:0]m_axi_gmem_ARADDR;
  wire [1:0]m_axi_gmem_ARBURST;
  wire [3:0]m_axi_gmem_ARCACHE;
  wire [7:0]m_axi_gmem_ARLEN;
  wire [1:0]m_axi_gmem_ARLOCK;
  wire [2:0]m_axi_gmem_ARPROT;
  wire [3:0]m_axi_gmem_ARQOS;
  wire m_axi_gmem_ARREADY;
  wire [3:0]m_axi_gmem_ARREGION;
  wire [2:0]m_axi_gmem_ARSIZE;
  wire m_axi_gmem_ARVALID;
  wire [31:0]m_axi_gmem_AWADDR;
  wire [1:0]m_axi_gmem_AWBURST;
  wire [3:0]m_axi_gmem_AWCACHE;
  wire [7:0]m_axi_gmem_AWLEN;
  wire [1:0]m_axi_gmem_AWLOCK;
  wire [2:0]m_axi_gmem_AWPROT;
  wire [3:0]m_axi_gmem_AWQOS;
  wire m_axi_gmem_AWREADY;
  wire [3:0]m_axi_gmem_AWREGION;
  wire [2:0]m_axi_gmem_AWSIZE;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire [1:0]m_axi_gmem_BRESP;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [7:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [7:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire [1:0]s_axi_AXILiteS_BRESP;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire [1:0]s_axi_AXILiteS_RRESP;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire [0:0]NLW_inst_m_axi_gmem_ARID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WUSER_UNCONNECTED;

  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_CACHE_VALUE = "3" *) 
  (* C_M_AXI_GMEM_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_PROT_VALUE = "0" *) 
  (* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_AXILITES_ADDR_WIDTH = "8" *) 
  (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* ap_ST_fsm_pp0_stage0 = "24'b000000000000000100000000" *) 
  (* ap_ST_fsm_pp0_stage1 = "24'b000000000000001000000000" *) 
  (* ap_ST_fsm_pp0_stage10 = "24'b000001000000000000000000" *) 
  (* ap_ST_fsm_pp0_stage2 = "24'b000000000000010000000000" *) 
  (* ap_ST_fsm_pp0_stage3 = "24'b000000000000100000000000" *) 
  (* ap_ST_fsm_pp0_stage4 = "24'b000000000001000000000000" *) 
  (* ap_ST_fsm_pp0_stage5 = "24'b000000000010000000000000" *) 
  (* ap_ST_fsm_pp0_stage6 = "24'b000000000100000000000000" *) 
  (* ap_ST_fsm_pp0_stage7 = "24'b000000001000000000000000" *) 
  (* ap_ST_fsm_pp0_stage8 = "24'b000000010000000000000000" *) 
  (* ap_ST_fsm_pp0_stage9 = "24'b000000100000000000000000" *) 
  (* ap_ST_fsm_state1 = "24'b000000000000000000000001" *) 
  (* ap_ST_fsm_state2 = "24'b000000000000000000000010" *) 
  (* ap_ST_fsm_state29 = "24'b000010000000000000000000" *) 
  (* ap_ST_fsm_state3 = "24'b000000000000000000000100" *) 
  (* ap_ST_fsm_state30 = "24'b000100000000000000000000" *) 
  (* ap_ST_fsm_state31 = "24'b001000000000000000000000" *) 
  (* ap_ST_fsm_state32 = "24'b010000000000000000000000" *) 
  (* ap_ST_fsm_state33 = "24'b100000000000000000000000" *) 
  (* ap_ST_fsm_state4 = "24'b000000000000000000001000" *) 
  (* ap_ST_fsm_state5 = "24'b000000000000000000010000" *) 
  (* ap_ST_fsm_state6 = "24'b000000000000000000100000" *) 
  (* ap_ST_fsm_state7 = "24'b000000000000000001000000" *) 
  (* ap_ST_fsm_state8 = "24'b000000000000000010000000" *) 
  design_1_fir_n11_maxi_0_0_fir_n11_maxi inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_gmem_ARADDR(m_axi_gmem_ARADDR),
        .m_axi_gmem_ARBURST(m_axi_gmem_ARBURST),
        .m_axi_gmem_ARCACHE(m_axi_gmem_ARCACHE),
        .m_axi_gmem_ARID(NLW_inst_m_axi_gmem_ARID_UNCONNECTED[0]),
        .m_axi_gmem_ARLEN(m_axi_gmem_ARLEN),
        .m_axi_gmem_ARLOCK(m_axi_gmem_ARLOCK),
        .m_axi_gmem_ARPROT(m_axi_gmem_ARPROT),
        .m_axi_gmem_ARQOS(m_axi_gmem_ARQOS),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_ARREGION(m_axi_gmem_ARREGION),
        .m_axi_gmem_ARSIZE(m_axi_gmem_ARSIZE),
        .m_axi_gmem_ARUSER(NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem_ARVALID(m_axi_gmem_ARVALID),
        .m_axi_gmem_AWADDR(m_axi_gmem_AWADDR),
        .m_axi_gmem_AWBURST(m_axi_gmem_AWBURST),
        .m_axi_gmem_AWCACHE(m_axi_gmem_AWCACHE),
        .m_axi_gmem_AWID(NLW_inst_m_axi_gmem_AWID_UNCONNECTED[0]),
        .m_axi_gmem_AWLEN(m_axi_gmem_AWLEN),
        .m_axi_gmem_AWLOCK(m_axi_gmem_AWLOCK),
        .m_axi_gmem_AWPROT(m_axi_gmem_AWPROT),
        .m_axi_gmem_AWQOS(m_axi_gmem_AWQOS),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWREGION(m_axi_gmem_AWREGION),
        .m_axi_gmem_AWSIZE(m_axi_gmem_AWSIZE),
        .m_axi_gmem_AWUSER(NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BID(1'b0),
        .m_axi_gmem_BREADY(m_axi_gmem_BREADY),
        .m_axi_gmem_BRESP(m_axi_gmem_BRESP),
        .m_axi_gmem_BUSER(1'b0),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
        .m_axi_gmem_RID(1'b0),
        .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
        .m_axi_gmem_RREADY(m_axi_gmem_RREADY),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RUSER(1'b0),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WID(NLW_inst_m_axi_gmem_WID_UNCONNECTED[0]),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .m_axi_gmem_WUSER(NLW_inst_m_axi_gmem_WUSER_UNCONNECTED[0]),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARREADY(s_axi_AXILiteS_ARREADY),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWREADY(s_axi_AXILiteS_AWREADY),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BRESP(s_axi_AXILiteS_BRESP),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RRESP(s_axi_AXILiteS_RRESP),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WREADY(s_axi_AXILiteS_WREADY),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
endmodule

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ADDR_WIDTH = "32" *) (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_CACHE_VALUE = "3" *) 
(* C_M_AXI_GMEM_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ID_WIDTH = "1" *) (* C_M_AXI_GMEM_PROT_VALUE = "0" *) 
(* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_USER_VALUE = "0" *) (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_AXILITES_ADDR_WIDTH = "8" *) 
(* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* ORIG_REF_NAME = "fir_n11_maxi" *) (* ap_ST_fsm_pp0_stage0 = "24'b000000000000000100000000" *) 
(* ap_ST_fsm_pp0_stage1 = "24'b000000000000001000000000" *) (* ap_ST_fsm_pp0_stage10 = "24'b000001000000000000000000" *) (* ap_ST_fsm_pp0_stage2 = "24'b000000000000010000000000" *) 
(* ap_ST_fsm_pp0_stage3 = "24'b000000000000100000000000" *) (* ap_ST_fsm_pp0_stage4 = "24'b000000000001000000000000" *) (* ap_ST_fsm_pp0_stage5 = "24'b000000000010000000000000" *) 
(* ap_ST_fsm_pp0_stage6 = "24'b000000000100000000000000" *) (* ap_ST_fsm_pp0_stage7 = "24'b000000001000000000000000" *) (* ap_ST_fsm_pp0_stage8 = "24'b000000010000000000000000" *) 
(* ap_ST_fsm_pp0_stage9 = "24'b000000100000000000000000" *) (* ap_ST_fsm_state1 = "24'b000000000000000000000001" *) (* ap_ST_fsm_state2 = "24'b000000000000000000000010" *) 
(* ap_ST_fsm_state29 = "24'b000010000000000000000000" *) (* ap_ST_fsm_state3 = "24'b000000000000000000000100" *) (* ap_ST_fsm_state30 = "24'b000100000000000000000000" *) 
(* ap_ST_fsm_state31 = "24'b001000000000000000000000" *) (* ap_ST_fsm_state32 = "24'b010000000000000000000000" *) (* ap_ST_fsm_state33 = "24'b100000000000000000000000" *) 
(* ap_ST_fsm_state4 = "24'b000000000000000000001000" *) (* ap_ST_fsm_state5 = "24'b000000000000000000010000" *) (* ap_ST_fsm_state6 = "24'b000000000000000000100000" *) 
(* ap_ST_fsm_state7 = "24'b000000000000000001000000" *) (* ap_ST_fsm_state8 = "24'b000000000000000010000000" *) (* hls_module = "yes" *) 
module design_1_fir_n11_maxi_0_0_fir_n11_maxi
   (ap_clk,
    ap_rst_n,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWID,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWUSER,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WID,
    m_axi_gmem_WUSER,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARID,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARUSER,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RLAST,
    m_axi_gmem_RID,
    m_axi_gmem_RUSER,
    m_axi_gmem_RRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BID,
    m_axi_gmem_BUSER,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  output m_axi_gmem_AWVALID;
  input m_axi_gmem_AWREADY;
  output [31:0]m_axi_gmem_AWADDR;
  output [0:0]m_axi_gmem_AWID;
  output [7:0]m_axi_gmem_AWLEN;
  output [2:0]m_axi_gmem_AWSIZE;
  output [1:0]m_axi_gmem_AWBURST;
  output [1:0]m_axi_gmem_AWLOCK;
  output [3:0]m_axi_gmem_AWCACHE;
  output [2:0]m_axi_gmem_AWPROT;
  output [3:0]m_axi_gmem_AWQOS;
  output [3:0]m_axi_gmem_AWREGION;
  output [0:0]m_axi_gmem_AWUSER;
  output m_axi_gmem_WVALID;
  input m_axi_gmem_WREADY;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  output m_axi_gmem_WLAST;
  output [0:0]m_axi_gmem_WID;
  output [0:0]m_axi_gmem_WUSER;
  output m_axi_gmem_ARVALID;
  input m_axi_gmem_ARREADY;
  output [31:0]m_axi_gmem_ARADDR;
  output [0:0]m_axi_gmem_ARID;
  output [7:0]m_axi_gmem_ARLEN;
  output [2:0]m_axi_gmem_ARSIZE;
  output [1:0]m_axi_gmem_ARBURST;
  output [1:0]m_axi_gmem_ARLOCK;
  output [3:0]m_axi_gmem_ARCACHE;
  output [2:0]m_axi_gmem_ARPROT;
  output [3:0]m_axi_gmem_ARQOS;
  output [3:0]m_axi_gmem_ARREGION;
  output [0:0]m_axi_gmem_ARUSER;
  input m_axi_gmem_RVALID;
  output m_axi_gmem_RREADY;
  input [31:0]m_axi_gmem_RDATA;
  input m_axi_gmem_RLAST;
  input [0:0]m_axi_gmem_RID;
  input [0:0]m_axi_gmem_RUSER;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_BVALID;
  output m_axi_gmem_BREADY;
  input [1:0]m_axi_gmem_BRESP;
  input [0:0]m_axi_gmem_BID;
  input [0:0]m_axi_gmem_BUSER;
  input s_axi_AXILiteS_AWVALID;
  output s_axi_AXILiteS_AWREADY;
  input [7:0]s_axi_AXILiteS_AWADDR;
  input s_axi_AXILiteS_WVALID;
  output s_axi_AXILiteS_WREADY;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_ARVALID;
  output s_axi_AXILiteS_ARREADY;
  input [7:0]s_axi_AXILiteS_ARADDR;
  output s_axi_AXILiteS_RVALID;
  input s_axi_AXILiteS_RREADY;
  output [31:0]s_axi_AXILiteS_RDATA;
  output [1:0]s_axi_AXILiteS_RRESP;
  output s_axi_AXILiteS_BVALID;
  input s_axi_AXILiteS_BREADY;
  output [1:0]s_axi_AXILiteS_BRESP;
  output interrupt;

  wire \<const0> ;
  wire \<const1> ;
  wire [31:0]add_ln28_2_fu_561_p2;
  wire [31:0]add_ln28_2_reg_813;
  wire add_ln28_2_reg_8130;
  wire \add_ln28_2_reg_813[11]_i_2_n_0 ;
  wire \add_ln28_2_reg_813[11]_i_3_n_0 ;
  wire \add_ln28_2_reg_813[11]_i_4_n_0 ;
  wire \add_ln28_2_reg_813[11]_i_5_n_0 ;
  wire \add_ln28_2_reg_813[11]_i_6_n_0 ;
  wire \add_ln28_2_reg_813[11]_i_7_n_0 ;
  wire \add_ln28_2_reg_813[11]_i_8_n_0 ;
  wire \add_ln28_2_reg_813[11]_i_9_n_0 ;
  wire \add_ln28_2_reg_813[15]_i_2_n_0 ;
  wire \add_ln28_2_reg_813[15]_i_3_n_0 ;
  wire \add_ln28_2_reg_813[15]_i_4_n_0 ;
  wire \add_ln28_2_reg_813[15]_i_5_n_0 ;
  wire \add_ln28_2_reg_813[15]_i_6_n_0 ;
  wire \add_ln28_2_reg_813[15]_i_7_n_0 ;
  wire \add_ln28_2_reg_813[15]_i_8_n_0 ;
  wire \add_ln28_2_reg_813[15]_i_9_n_0 ;
  wire \add_ln28_2_reg_813[19]_i_2_n_0 ;
  wire \add_ln28_2_reg_813[19]_i_3_n_0 ;
  wire \add_ln28_2_reg_813[19]_i_4_n_0 ;
  wire \add_ln28_2_reg_813[19]_i_5_n_0 ;
  wire \add_ln28_2_reg_813[19]_i_6_n_0 ;
  wire \add_ln28_2_reg_813[19]_i_7_n_0 ;
  wire \add_ln28_2_reg_813[19]_i_8_n_0 ;
  wire \add_ln28_2_reg_813[19]_i_9_n_0 ;
  wire \add_ln28_2_reg_813[23]_i_2_n_0 ;
  wire \add_ln28_2_reg_813[23]_i_3_n_0 ;
  wire \add_ln28_2_reg_813[23]_i_4_n_0 ;
  wire \add_ln28_2_reg_813[23]_i_5_n_0 ;
  wire \add_ln28_2_reg_813[23]_i_6_n_0 ;
  wire \add_ln28_2_reg_813[23]_i_7_n_0 ;
  wire \add_ln28_2_reg_813[23]_i_8_n_0 ;
  wire \add_ln28_2_reg_813[23]_i_9_n_0 ;
  wire \add_ln28_2_reg_813[27]_i_2_n_0 ;
  wire \add_ln28_2_reg_813[27]_i_3_n_0 ;
  wire \add_ln28_2_reg_813[27]_i_4_n_0 ;
  wire \add_ln28_2_reg_813[27]_i_5_n_0 ;
  wire \add_ln28_2_reg_813[27]_i_6_n_0 ;
  wire \add_ln28_2_reg_813[27]_i_7_n_0 ;
  wire \add_ln28_2_reg_813[27]_i_8_n_0 ;
  wire \add_ln28_2_reg_813[27]_i_9_n_0 ;
  wire \add_ln28_2_reg_813[31]_i_3_n_0 ;
  wire \add_ln28_2_reg_813[31]_i_4_n_0 ;
  wire \add_ln28_2_reg_813[31]_i_5_n_0 ;
  wire \add_ln28_2_reg_813[31]_i_6_n_0 ;
  wire \add_ln28_2_reg_813[31]_i_7_n_0 ;
  wire \add_ln28_2_reg_813[31]_i_8_n_0 ;
  wire \add_ln28_2_reg_813[31]_i_9_n_0 ;
  wire \add_ln28_2_reg_813[3]_i_2_n_0 ;
  wire \add_ln28_2_reg_813[3]_i_3_n_0 ;
  wire \add_ln28_2_reg_813[3]_i_4_n_0 ;
  wire \add_ln28_2_reg_813[3]_i_5_n_0 ;
  wire \add_ln28_2_reg_813[3]_i_6_n_0 ;
  wire \add_ln28_2_reg_813[3]_i_7_n_0 ;
  wire \add_ln28_2_reg_813[3]_i_8_n_0 ;
  wire \add_ln28_2_reg_813[7]_i_2_n_0 ;
  wire \add_ln28_2_reg_813[7]_i_3_n_0 ;
  wire \add_ln28_2_reg_813[7]_i_4_n_0 ;
  wire \add_ln28_2_reg_813[7]_i_5_n_0 ;
  wire \add_ln28_2_reg_813[7]_i_6_n_0 ;
  wire \add_ln28_2_reg_813[7]_i_7_n_0 ;
  wire \add_ln28_2_reg_813[7]_i_8_n_0 ;
  wire \add_ln28_2_reg_813[7]_i_9_n_0 ;
  wire \add_ln28_2_reg_813_reg[11]_i_1_n_0 ;
  wire \add_ln28_2_reg_813_reg[11]_i_1_n_1 ;
  wire \add_ln28_2_reg_813_reg[11]_i_1_n_2 ;
  wire \add_ln28_2_reg_813_reg[11]_i_1_n_3 ;
  wire \add_ln28_2_reg_813_reg[15]_i_1_n_0 ;
  wire \add_ln28_2_reg_813_reg[15]_i_1_n_1 ;
  wire \add_ln28_2_reg_813_reg[15]_i_1_n_2 ;
  wire \add_ln28_2_reg_813_reg[15]_i_1_n_3 ;
  wire \add_ln28_2_reg_813_reg[19]_i_1_n_0 ;
  wire \add_ln28_2_reg_813_reg[19]_i_1_n_1 ;
  wire \add_ln28_2_reg_813_reg[19]_i_1_n_2 ;
  wire \add_ln28_2_reg_813_reg[19]_i_1_n_3 ;
  wire \add_ln28_2_reg_813_reg[23]_i_1_n_0 ;
  wire \add_ln28_2_reg_813_reg[23]_i_1_n_1 ;
  wire \add_ln28_2_reg_813_reg[23]_i_1_n_2 ;
  wire \add_ln28_2_reg_813_reg[23]_i_1_n_3 ;
  wire \add_ln28_2_reg_813_reg[27]_i_1_n_0 ;
  wire \add_ln28_2_reg_813_reg[27]_i_1_n_1 ;
  wire \add_ln28_2_reg_813_reg[27]_i_1_n_2 ;
  wire \add_ln28_2_reg_813_reg[27]_i_1_n_3 ;
  wire \add_ln28_2_reg_813_reg[31]_i_2_n_1 ;
  wire \add_ln28_2_reg_813_reg[31]_i_2_n_2 ;
  wire \add_ln28_2_reg_813_reg[31]_i_2_n_3 ;
  wire \add_ln28_2_reg_813_reg[3]_i_1_n_0 ;
  wire \add_ln28_2_reg_813_reg[3]_i_1_n_1 ;
  wire \add_ln28_2_reg_813_reg[3]_i_1_n_2 ;
  wire \add_ln28_2_reg_813_reg[3]_i_1_n_3 ;
  wire \add_ln28_2_reg_813_reg[7]_i_1_n_0 ;
  wire \add_ln28_2_reg_813_reg[7]_i_1_n_1 ;
  wire \add_ln28_2_reg_813_reg[7]_i_1_n_2 ;
  wire \add_ln28_2_reg_813_reg[7]_i_1_n_3 ;
  wire [31:0]add_ln28_4_fu_472_p2;
  wire [31:0]add_ln28_4_reg_733;
  wire add_ln28_4_reg_7330;
  wire \add_ln28_4_reg_733[11]_i_2_n_0 ;
  wire \add_ln28_4_reg_733[11]_i_3_n_0 ;
  wire \add_ln28_4_reg_733[11]_i_4_n_0 ;
  wire \add_ln28_4_reg_733[11]_i_5_n_0 ;
  wire \add_ln28_4_reg_733[15]_i_2_n_0 ;
  wire \add_ln28_4_reg_733[15]_i_3_n_0 ;
  wire \add_ln28_4_reg_733[15]_i_4_n_0 ;
  wire \add_ln28_4_reg_733[15]_i_5_n_0 ;
  wire \add_ln28_4_reg_733[19]_i_2_n_0 ;
  wire \add_ln28_4_reg_733[19]_i_3_n_0 ;
  wire \add_ln28_4_reg_733[19]_i_4_n_0 ;
  wire \add_ln28_4_reg_733[19]_i_5_n_0 ;
  wire \add_ln28_4_reg_733[23]_i_2_n_0 ;
  wire \add_ln28_4_reg_733[23]_i_3_n_0 ;
  wire \add_ln28_4_reg_733[23]_i_4_n_0 ;
  wire \add_ln28_4_reg_733[23]_i_5_n_0 ;
  wire \add_ln28_4_reg_733[27]_i_2_n_0 ;
  wire \add_ln28_4_reg_733[27]_i_3_n_0 ;
  wire \add_ln28_4_reg_733[27]_i_4_n_0 ;
  wire \add_ln28_4_reg_733[27]_i_5_n_0 ;
  wire \add_ln28_4_reg_733[31]_i_3_n_0 ;
  wire \add_ln28_4_reg_733[31]_i_4_n_0 ;
  wire \add_ln28_4_reg_733[31]_i_5_n_0 ;
  wire \add_ln28_4_reg_733[31]_i_6_n_0 ;
  wire \add_ln28_4_reg_733[3]_i_2_n_0 ;
  wire \add_ln28_4_reg_733[3]_i_3_n_0 ;
  wire \add_ln28_4_reg_733[3]_i_4_n_0 ;
  wire \add_ln28_4_reg_733[3]_i_5_n_0 ;
  wire \add_ln28_4_reg_733[7]_i_2_n_0 ;
  wire \add_ln28_4_reg_733[7]_i_3_n_0 ;
  wire \add_ln28_4_reg_733[7]_i_4_n_0 ;
  wire \add_ln28_4_reg_733[7]_i_5_n_0 ;
  wire \add_ln28_4_reg_733_reg[11]_i_1_n_0 ;
  wire \add_ln28_4_reg_733_reg[11]_i_1_n_1 ;
  wire \add_ln28_4_reg_733_reg[11]_i_1_n_2 ;
  wire \add_ln28_4_reg_733_reg[11]_i_1_n_3 ;
  wire \add_ln28_4_reg_733_reg[15]_i_1_n_0 ;
  wire \add_ln28_4_reg_733_reg[15]_i_1_n_1 ;
  wire \add_ln28_4_reg_733_reg[15]_i_1_n_2 ;
  wire \add_ln28_4_reg_733_reg[15]_i_1_n_3 ;
  wire \add_ln28_4_reg_733_reg[19]_i_1_n_0 ;
  wire \add_ln28_4_reg_733_reg[19]_i_1_n_1 ;
  wire \add_ln28_4_reg_733_reg[19]_i_1_n_2 ;
  wire \add_ln28_4_reg_733_reg[19]_i_1_n_3 ;
  wire \add_ln28_4_reg_733_reg[23]_i_1_n_0 ;
  wire \add_ln28_4_reg_733_reg[23]_i_1_n_1 ;
  wire \add_ln28_4_reg_733_reg[23]_i_1_n_2 ;
  wire \add_ln28_4_reg_733_reg[23]_i_1_n_3 ;
  wire \add_ln28_4_reg_733_reg[27]_i_1_n_0 ;
  wire \add_ln28_4_reg_733_reg[27]_i_1_n_1 ;
  wire \add_ln28_4_reg_733_reg[27]_i_1_n_2 ;
  wire \add_ln28_4_reg_733_reg[27]_i_1_n_3 ;
  wire \add_ln28_4_reg_733_reg[31]_i_2_n_1 ;
  wire \add_ln28_4_reg_733_reg[31]_i_2_n_2 ;
  wire \add_ln28_4_reg_733_reg[31]_i_2_n_3 ;
  wire \add_ln28_4_reg_733_reg[3]_i_1_n_0 ;
  wire \add_ln28_4_reg_733_reg[3]_i_1_n_1 ;
  wire \add_ln28_4_reg_733_reg[3]_i_1_n_2 ;
  wire \add_ln28_4_reg_733_reg[3]_i_1_n_3 ;
  wire \add_ln28_4_reg_733_reg[7]_i_1_n_0 ;
  wire \add_ln28_4_reg_733_reg[7]_i_1_n_1 ;
  wire \add_ln28_4_reg_733_reg[7]_i_1_n_2 ;
  wire \add_ln28_4_reg_733_reg[7]_i_1_n_3 ;
  wire [31:0]add_ln28_7_fu_528_p2;
  wire [31:0]add_ln28_7_reg_773;
  wire add_ln28_7_reg_7730;
  wire \add_ln28_7_reg_773[11]_i_2_n_0 ;
  wire \add_ln28_7_reg_773[11]_i_3_n_0 ;
  wire \add_ln28_7_reg_773[11]_i_4_n_0 ;
  wire \add_ln28_7_reg_773[11]_i_5_n_0 ;
  wire \add_ln28_7_reg_773[11]_i_6_n_0 ;
  wire \add_ln28_7_reg_773[11]_i_7_n_0 ;
  wire \add_ln28_7_reg_773[11]_i_8_n_0 ;
  wire \add_ln28_7_reg_773[11]_i_9_n_0 ;
  wire \add_ln28_7_reg_773[15]_i_2_n_0 ;
  wire \add_ln28_7_reg_773[15]_i_3_n_0 ;
  wire \add_ln28_7_reg_773[15]_i_4_n_0 ;
  wire \add_ln28_7_reg_773[15]_i_5_n_0 ;
  wire \add_ln28_7_reg_773[15]_i_6_n_0 ;
  wire \add_ln28_7_reg_773[15]_i_7_n_0 ;
  wire \add_ln28_7_reg_773[15]_i_8_n_0 ;
  wire \add_ln28_7_reg_773[15]_i_9_n_0 ;
  wire \add_ln28_7_reg_773[19]_i_2_n_0 ;
  wire \add_ln28_7_reg_773[19]_i_3_n_0 ;
  wire \add_ln28_7_reg_773[19]_i_4_n_0 ;
  wire \add_ln28_7_reg_773[19]_i_5_n_0 ;
  wire \add_ln28_7_reg_773[19]_i_6_n_0 ;
  wire \add_ln28_7_reg_773[19]_i_7_n_0 ;
  wire \add_ln28_7_reg_773[19]_i_8_n_0 ;
  wire \add_ln28_7_reg_773[19]_i_9_n_0 ;
  wire \add_ln28_7_reg_773[23]_i_2_n_0 ;
  wire \add_ln28_7_reg_773[23]_i_3_n_0 ;
  wire \add_ln28_7_reg_773[23]_i_4_n_0 ;
  wire \add_ln28_7_reg_773[23]_i_5_n_0 ;
  wire \add_ln28_7_reg_773[23]_i_6_n_0 ;
  wire \add_ln28_7_reg_773[23]_i_7_n_0 ;
  wire \add_ln28_7_reg_773[23]_i_8_n_0 ;
  wire \add_ln28_7_reg_773[23]_i_9_n_0 ;
  wire \add_ln28_7_reg_773[27]_i_2_n_0 ;
  wire \add_ln28_7_reg_773[27]_i_3_n_0 ;
  wire \add_ln28_7_reg_773[27]_i_4_n_0 ;
  wire \add_ln28_7_reg_773[27]_i_5_n_0 ;
  wire \add_ln28_7_reg_773[27]_i_6_n_0 ;
  wire \add_ln28_7_reg_773[27]_i_7_n_0 ;
  wire \add_ln28_7_reg_773[27]_i_8_n_0 ;
  wire \add_ln28_7_reg_773[27]_i_9_n_0 ;
  wire \add_ln28_7_reg_773[31]_i_2_n_0 ;
  wire \add_ln28_7_reg_773[31]_i_3_n_0 ;
  wire \add_ln28_7_reg_773[31]_i_4_n_0 ;
  wire \add_ln28_7_reg_773[31]_i_5_n_0 ;
  wire \add_ln28_7_reg_773[31]_i_6_n_0 ;
  wire \add_ln28_7_reg_773[31]_i_7_n_0 ;
  wire \add_ln28_7_reg_773[31]_i_8_n_0 ;
  wire \add_ln28_7_reg_773[3]_i_2_n_0 ;
  wire \add_ln28_7_reg_773[3]_i_3_n_0 ;
  wire \add_ln28_7_reg_773[3]_i_4_n_0 ;
  wire \add_ln28_7_reg_773[3]_i_5_n_0 ;
  wire \add_ln28_7_reg_773[3]_i_6_n_0 ;
  wire \add_ln28_7_reg_773[3]_i_7_n_0 ;
  wire \add_ln28_7_reg_773[3]_i_8_n_0 ;
  wire \add_ln28_7_reg_773[7]_i_2_n_0 ;
  wire \add_ln28_7_reg_773[7]_i_3_n_0 ;
  wire \add_ln28_7_reg_773[7]_i_4_n_0 ;
  wire \add_ln28_7_reg_773[7]_i_5_n_0 ;
  wire \add_ln28_7_reg_773[7]_i_6_n_0 ;
  wire \add_ln28_7_reg_773[7]_i_7_n_0 ;
  wire \add_ln28_7_reg_773[7]_i_8_n_0 ;
  wire \add_ln28_7_reg_773[7]_i_9_n_0 ;
  wire \add_ln28_7_reg_773_reg[11]_i_1_n_0 ;
  wire \add_ln28_7_reg_773_reg[11]_i_1_n_1 ;
  wire \add_ln28_7_reg_773_reg[11]_i_1_n_2 ;
  wire \add_ln28_7_reg_773_reg[11]_i_1_n_3 ;
  wire \add_ln28_7_reg_773_reg[15]_i_1_n_0 ;
  wire \add_ln28_7_reg_773_reg[15]_i_1_n_1 ;
  wire \add_ln28_7_reg_773_reg[15]_i_1_n_2 ;
  wire \add_ln28_7_reg_773_reg[15]_i_1_n_3 ;
  wire \add_ln28_7_reg_773_reg[19]_i_1_n_0 ;
  wire \add_ln28_7_reg_773_reg[19]_i_1_n_1 ;
  wire \add_ln28_7_reg_773_reg[19]_i_1_n_2 ;
  wire \add_ln28_7_reg_773_reg[19]_i_1_n_3 ;
  wire \add_ln28_7_reg_773_reg[23]_i_1_n_0 ;
  wire \add_ln28_7_reg_773_reg[23]_i_1_n_1 ;
  wire \add_ln28_7_reg_773_reg[23]_i_1_n_2 ;
  wire \add_ln28_7_reg_773_reg[23]_i_1_n_3 ;
  wire \add_ln28_7_reg_773_reg[27]_i_1_n_0 ;
  wire \add_ln28_7_reg_773_reg[27]_i_1_n_1 ;
  wire \add_ln28_7_reg_773_reg[27]_i_1_n_2 ;
  wire \add_ln28_7_reg_773_reg[27]_i_1_n_3 ;
  wire \add_ln28_7_reg_773_reg[31]_i_1_n_1 ;
  wire \add_ln28_7_reg_773_reg[31]_i_1_n_2 ;
  wire \add_ln28_7_reg_773_reg[31]_i_1_n_3 ;
  wire \add_ln28_7_reg_773_reg[3]_i_1_n_0 ;
  wire \add_ln28_7_reg_773_reg[3]_i_1_n_1 ;
  wire \add_ln28_7_reg_773_reg[3]_i_1_n_2 ;
  wire \add_ln28_7_reg_773_reg[3]_i_1_n_3 ;
  wire \add_ln28_7_reg_773_reg[7]_i_1_n_0 ;
  wire \add_ln28_7_reg_773_reg[7]_i_1_n_1 ;
  wire \add_ln28_7_reg_773_reg[7]_i_1_n_2 ;
  wire \add_ln28_7_reg_773_reg[7]_i_1_n_3 ;
  wire [31:0]add_ln28_8_fu_570_p2;
  wire [31:0]add_ln28_8_reg_818;
  wire add_ln28_8_reg_8180;
  wire \add_ln28_8_reg_818[11]_i_2_n_0 ;
  wire \add_ln28_8_reg_818[11]_i_3_n_0 ;
  wire \add_ln28_8_reg_818[11]_i_4_n_0 ;
  wire \add_ln28_8_reg_818[11]_i_5_n_0 ;
  wire \add_ln28_8_reg_818[11]_i_6_n_0 ;
  wire \add_ln28_8_reg_818[11]_i_7_n_0 ;
  wire \add_ln28_8_reg_818[11]_i_8_n_0 ;
  wire \add_ln28_8_reg_818[11]_i_9_n_0 ;
  wire \add_ln28_8_reg_818[15]_i_2_n_0 ;
  wire \add_ln28_8_reg_818[15]_i_3_n_0 ;
  wire \add_ln28_8_reg_818[15]_i_4_n_0 ;
  wire \add_ln28_8_reg_818[15]_i_5_n_0 ;
  wire \add_ln28_8_reg_818[15]_i_6_n_0 ;
  wire \add_ln28_8_reg_818[15]_i_7_n_0 ;
  wire \add_ln28_8_reg_818[15]_i_8_n_0 ;
  wire \add_ln28_8_reg_818[15]_i_9_n_0 ;
  wire \add_ln28_8_reg_818[19]_i_2_n_0 ;
  wire \add_ln28_8_reg_818[19]_i_3_n_0 ;
  wire \add_ln28_8_reg_818[19]_i_4_n_0 ;
  wire \add_ln28_8_reg_818[19]_i_5_n_0 ;
  wire \add_ln28_8_reg_818[19]_i_6_n_0 ;
  wire \add_ln28_8_reg_818[19]_i_7_n_0 ;
  wire \add_ln28_8_reg_818[19]_i_8_n_0 ;
  wire \add_ln28_8_reg_818[19]_i_9_n_0 ;
  wire \add_ln28_8_reg_818[23]_i_2_n_0 ;
  wire \add_ln28_8_reg_818[23]_i_3_n_0 ;
  wire \add_ln28_8_reg_818[23]_i_4_n_0 ;
  wire \add_ln28_8_reg_818[23]_i_5_n_0 ;
  wire \add_ln28_8_reg_818[23]_i_6_n_0 ;
  wire \add_ln28_8_reg_818[23]_i_7_n_0 ;
  wire \add_ln28_8_reg_818[23]_i_8_n_0 ;
  wire \add_ln28_8_reg_818[23]_i_9_n_0 ;
  wire \add_ln28_8_reg_818[27]_i_2_n_0 ;
  wire \add_ln28_8_reg_818[27]_i_3_n_0 ;
  wire \add_ln28_8_reg_818[27]_i_4_n_0 ;
  wire \add_ln28_8_reg_818[27]_i_5_n_0 ;
  wire \add_ln28_8_reg_818[27]_i_6_n_0 ;
  wire \add_ln28_8_reg_818[27]_i_7_n_0 ;
  wire \add_ln28_8_reg_818[27]_i_8_n_0 ;
  wire \add_ln28_8_reg_818[27]_i_9_n_0 ;
  wire \add_ln28_8_reg_818[31]_i_3_n_0 ;
  wire \add_ln28_8_reg_818[31]_i_4_n_0 ;
  wire \add_ln28_8_reg_818[31]_i_5_n_0 ;
  wire \add_ln28_8_reg_818[31]_i_6_n_0 ;
  wire \add_ln28_8_reg_818[31]_i_7_n_0 ;
  wire \add_ln28_8_reg_818[31]_i_8_n_0 ;
  wire \add_ln28_8_reg_818[31]_i_9_n_0 ;
  wire \add_ln28_8_reg_818[3]_i_2_n_0 ;
  wire \add_ln28_8_reg_818[3]_i_3_n_0 ;
  wire \add_ln28_8_reg_818[3]_i_4_n_0 ;
  wire \add_ln28_8_reg_818[3]_i_5_n_0 ;
  wire \add_ln28_8_reg_818[3]_i_6_n_0 ;
  wire \add_ln28_8_reg_818[3]_i_7_n_0 ;
  wire \add_ln28_8_reg_818[3]_i_8_n_0 ;
  wire \add_ln28_8_reg_818[7]_i_2_n_0 ;
  wire \add_ln28_8_reg_818[7]_i_3_n_0 ;
  wire \add_ln28_8_reg_818[7]_i_4_n_0 ;
  wire \add_ln28_8_reg_818[7]_i_5_n_0 ;
  wire \add_ln28_8_reg_818[7]_i_6_n_0 ;
  wire \add_ln28_8_reg_818[7]_i_7_n_0 ;
  wire \add_ln28_8_reg_818[7]_i_8_n_0 ;
  wire \add_ln28_8_reg_818[7]_i_9_n_0 ;
  wire \add_ln28_8_reg_818_reg[11]_i_1_n_0 ;
  wire \add_ln28_8_reg_818_reg[11]_i_1_n_1 ;
  wire \add_ln28_8_reg_818_reg[11]_i_1_n_2 ;
  wire \add_ln28_8_reg_818_reg[11]_i_1_n_3 ;
  wire \add_ln28_8_reg_818_reg[15]_i_1_n_0 ;
  wire \add_ln28_8_reg_818_reg[15]_i_1_n_1 ;
  wire \add_ln28_8_reg_818_reg[15]_i_1_n_2 ;
  wire \add_ln28_8_reg_818_reg[15]_i_1_n_3 ;
  wire \add_ln28_8_reg_818_reg[19]_i_1_n_0 ;
  wire \add_ln28_8_reg_818_reg[19]_i_1_n_1 ;
  wire \add_ln28_8_reg_818_reg[19]_i_1_n_2 ;
  wire \add_ln28_8_reg_818_reg[19]_i_1_n_3 ;
  wire \add_ln28_8_reg_818_reg[23]_i_1_n_0 ;
  wire \add_ln28_8_reg_818_reg[23]_i_1_n_1 ;
  wire \add_ln28_8_reg_818_reg[23]_i_1_n_2 ;
  wire \add_ln28_8_reg_818_reg[23]_i_1_n_3 ;
  wire \add_ln28_8_reg_818_reg[27]_i_1_n_0 ;
  wire \add_ln28_8_reg_818_reg[27]_i_1_n_1 ;
  wire \add_ln28_8_reg_818_reg[27]_i_1_n_2 ;
  wire \add_ln28_8_reg_818_reg[27]_i_1_n_3 ;
  wire \add_ln28_8_reg_818_reg[31]_i_2_n_1 ;
  wire \add_ln28_8_reg_818_reg[31]_i_2_n_2 ;
  wire \add_ln28_8_reg_818_reg[31]_i_2_n_3 ;
  wire \add_ln28_8_reg_818_reg[3]_i_1_n_0 ;
  wire \add_ln28_8_reg_818_reg[3]_i_1_n_1 ;
  wire \add_ln28_8_reg_818_reg[3]_i_1_n_2 ;
  wire \add_ln28_8_reg_818_reg[3]_i_1_n_3 ;
  wire \add_ln28_8_reg_818_reg[7]_i_1_n_0 ;
  wire \add_ln28_8_reg_818_reg[7]_i_1_n_1 ;
  wire \add_ln28_8_reg_818_reg[7]_i_1_n_2 ;
  wire \add_ln28_8_reg_818_reg[7]_i_1_n_3 ;
  wire [31:0]add_ln28_9_fu_579_p2;
  wire [31:0]add_ln28_9_reg_823;
  wire add_ln28_9_reg_8230;
  wire \add_ln28_9_reg_823[11]_i_2_n_0 ;
  wire \add_ln28_9_reg_823[11]_i_3_n_0 ;
  wire \add_ln28_9_reg_823[11]_i_4_n_0 ;
  wire \add_ln28_9_reg_823[11]_i_5_n_0 ;
  wire \add_ln28_9_reg_823[11]_i_6_n_0 ;
  wire \add_ln28_9_reg_823[11]_i_7_n_0 ;
  wire \add_ln28_9_reg_823[11]_i_8_n_0 ;
  wire \add_ln28_9_reg_823[11]_i_9_n_0 ;
  wire \add_ln28_9_reg_823[15]_i_2_n_0 ;
  wire \add_ln28_9_reg_823[15]_i_3_n_0 ;
  wire \add_ln28_9_reg_823[15]_i_4_n_0 ;
  wire \add_ln28_9_reg_823[15]_i_5_n_0 ;
  wire \add_ln28_9_reg_823[15]_i_6_n_0 ;
  wire \add_ln28_9_reg_823[15]_i_7_n_0 ;
  wire \add_ln28_9_reg_823[15]_i_8_n_0 ;
  wire \add_ln28_9_reg_823[15]_i_9_n_0 ;
  wire \add_ln28_9_reg_823[19]_i_2_n_0 ;
  wire \add_ln28_9_reg_823[19]_i_3_n_0 ;
  wire \add_ln28_9_reg_823[19]_i_4_n_0 ;
  wire \add_ln28_9_reg_823[19]_i_5_n_0 ;
  wire \add_ln28_9_reg_823[19]_i_6_n_0 ;
  wire \add_ln28_9_reg_823[19]_i_7_n_0 ;
  wire \add_ln28_9_reg_823[19]_i_8_n_0 ;
  wire \add_ln28_9_reg_823[19]_i_9_n_0 ;
  wire \add_ln28_9_reg_823[23]_i_2_n_0 ;
  wire \add_ln28_9_reg_823[23]_i_3_n_0 ;
  wire \add_ln28_9_reg_823[23]_i_4_n_0 ;
  wire \add_ln28_9_reg_823[23]_i_5_n_0 ;
  wire \add_ln28_9_reg_823[23]_i_6_n_0 ;
  wire \add_ln28_9_reg_823[23]_i_7_n_0 ;
  wire \add_ln28_9_reg_823[23]_i_8_n_0 ;
  wire \add_ln28_9_reg_823[23]_i_9_n_0 ;
  wire \add_ln28_9_reg_823[27]_i_2_n_0 ;
  wire \add_ln28_9_reg_823[27]_i_3_n_0 ;
  wire \add_ln28_9_reg_823[27]_i_4_n_0 ;
  wire \add_ln28_9_reg_823[27]_i_5_n_0 ;
  wire \add_ln28_9_reg_823[27]_i_6_n_0 ;
  wire \add_ln28_9_reg_823[27]_i_7_n_0 ;
  wire \add_ln28_9_reg_823[27]_i_8_n_0 ;
  wire \add_ln28_9_reg_823[27]_i_9_n_0 ;
  wire \add_ln28_9_reg_823[31]_i_3_n_0 ;
  wire \add_ln28_9_reg_823[31]_i_4_n_0 ;
  wire \add_ln28_9_reg_823[31]_i_5_n_0 ;
  wire \add_ln28_9_reg_823[31]_i_6_n_0 ;
  wire \add_ln28_9_reg_823[31]_i_7_n_0 ;
  wire \add_ln28_9_reg_823[31]_i_8_n_0 ;
  wire \add_ln28_9_reg_823[31]_i_9_n_0 ;
  wire \add_ln28_9_reg_823[3]_i_2_n_0 ;
  wire \add_ln28_9_reg_823[3]_i_3_n_0 ;
  wire \add_ln28_9_reg_823[3]_i_4_n_0 ;
  wire \add_ln28_9_reg_823[3]_i_5_n_0 ;
  wire \add_ln28_9_reg_823[3]_i_6_n_0 ;
  wire \add_ln28_9_reg_823[3]_i_7_n_0 ;
  wire \add_ln28_9_reg_823[3]_i_8_n_0 ;
  wire \add_ln28_9_reg_823[7]_i_2_n_0 ;
  wire \add_ln28_9_reg_823[7]_i_3_n_0 ;
  wire \add_ln28_9_reg_823[7]_i_4_n_0 ;
  wire \add_ln28_9_reg_823[7]_i_5_n_0 ;
  wire \add_ln28_9_reg_823[7]_i_6_n_0 ;
  wire \add_ln28_9_reg_823[7]_i_7_n_0 ;
  wire \add_ln28_9_reg_823[7]_i_8_n_0 ;
  wire \add_ln28_9_reg_823[7]_i_9_n_0 ;
  wire \add_ln28_9_reg_823_reg[11]_i_1_n_0 ;
  wire \add_ln28_9_reg_823_reg[11]_i_1_n_1 ;
  wire \add_ln28_9_reg_823_reg[11]_i_1_n_2 ;
  wire \add_ln28_9_reg_823_reg[11]_i_1_n_3 ;
  wire \add_ln28_9_reg_823_reg[15]_i_1_n_0 ;
  wire \add_ln28_9_reg_823_reg[15]_i_1_n_1 ;
  wire \add_ln28_9_reg_823_reg[15]_i_1_n_2 ;
  wire \add_ln28_9_reg_823_reg[15]_i_1_n_3 ;
  wire \add_ln28_9_reg_823_reg[19]_i_1_n_0 ;
  wire \add_ln28_9_reg_823_reg[19]_i_1_n_1 ;
  wire \add_ln28_9_reg_823_reg[19]_i_1_n_2 ;
  wire \add_ln28_9_reg_823_reg[19]_i_1_n_3 ;
  wire \add_ln28_9_reg_823_reg[23]_i_1_n_0 ;
  wire \add_ln28_9_reg_823_reg[23]_i_1_n_1 ;
  wire \add_ln28_9_reg_823_reg[23]_i_1_n_2 ;
  wire \add_ln28_9_reg_823_reg[23]_i_1_n_3 ;
  wire \add_ln28_9_reg_823_reg[27]_i_1_n_0 ;
  wire \add_ln28_9_reg_823_reg[27]_i_1_n_1 ;
  wire \add_ln28_9_reg_823_reg[27]_i_1_n_2 ;
  wire \add_ln28_9_reg_823_reg[27]_i_1_n_3 ;
  wire \add_ln28_9_reg_823_reg[31]_i_2_n_1 ;
  wire \add_ln28_9_reg_823_reg[31]_i_2_n_2 ;
  wire \add_ln28_9_reg_823_reg[31]_i_2_n_3 ;
  wire \add_ln28_9_reg_823_reg[3]_i_1_n_0 ;
  wire \add_ln28_9_reg_823_reg[3]_i_1_n_1 ;
  wire \add_ln28_9_reg_823_reg[3]_i_1_n_2 ;
  wire \add_ln28_9_reg_823_reg[3]_i_1_n_3 ;
  wire \add_ln28_9_reg_823_reg[7]_i_1_n_0 ;
  wire \add_ln28_9_reg_823_reg[7]_i_1_n_1 ;
  wire \add_ln28_9_reg_823_reg[7]_i_1_n_2 ;
  wire \add_ln28_9_reg_823_reg[7]_i_1_n_3 ;
  wire [31:0]add_ln28_fu_553_p2;
  wire [31:0]add_ln28_reg_793;
  wire add_ln28_reg_7930;
  wire \add_ln28_reg_793[11]_i_2_n_0 ;
  wire \add_ln28_reg_793[11]_i_3_n_0 ;
  wire \add_ln28_reg_793[11]_i_4_n_0 ;
  wire \add_ln28_reg_793[11]_i_5_n_0 ;
  wire \add_ln28_reg_793[15]_i_2_n_0 ;
  wire \add_ln28_reg_793[15]_i_3_n_0 ;
  wire \add_ln28_reg_793[15]_i_4_n_0 ;
  wire \add_ln28_reg_793[15]_i_5_n_0 ;
  wire \add_ln28_reg_793[19]_i_2_n_0 ;
  wire \add_ln28_reg_793[19]_i_3_n_0 ;
  wire \add_ln28_reg_793[19]_i_4_n_0 ;
  wire \add_ln28_reg_793[19]_i_5_n_0 ;
  wire \add_ln28_reg_793[23]_i_2_n_0 ;
  wire \add_ln28_reg_793[23]_i_3_n_0 ;
  wire \add_ln28_reg_793[23]_i_4_n_0 ;
  wire \add_ln28_reg_793[23]_i_5_n_0 ;
  wire \add_ln28_reg_793[27]_i_2_n_0 ;
  wire \add_ln28_reg_793[27]_i_3_n_0 ;
  wire \add_ln28_reg_793[27]_i_4_n_0 ;
  wire \add_ln28_reg_793[27]_i_5_n_0 ;
  wire \add_ln28_reg_793[31]_i_3_n_0 ;
  wire \add_ln28_reg_793[31]_i_4_n_0 ;
  wire \add_ln28_reg_793[31]_i_5_n_0 ;
  wire \add_ln28_reg_793[31]_i_6_n_0 ;
  wire \add_ln28_reg_793[3]_i_2_n_0 ;
  wire \add_ln28_reg_793[3]_i_3_n_0 ;
  wire \add_ln28_reg_793[3]_i_4_n_0 ;
  wire \add_ln28_reg_793[3]_i_5_n_0 ;
  wire \add_ln28_reg_793[7]_i_2_n_0 ;
  wire \add_ln28_reg_793[7]_i_3_n_0 ;
  wire \add_ln28_reg_793[7]_i_4_n_0 ;
  wire \add_ln28_reg_793[7]_i_5_n_0 ;
  wire \add_ln28_reg_793_reg[11]_i_1_n_0 ;
  wire \add_ln28_reg_793_reg[11]_i_1_n_1 ;
  wire \add_ln28_reg_793_reg[11]_i_1_n_2 ;
  wire \add_ln28_reg_793_reg[11]_i_1_n_3 ;
  wire \add_ln28_reg_793_reg[15]_i_1_n_0 ;
  wire \add_ln28_reg_793_reg[15]_i_1_n_1 ;
  wire \add_ln28_reg_793_reg[15]_i_1_n_2 ;
  wire \add_ln28_reg_793_reg[15]_i_1_n_3 ;
  wire \add_ln28_reg_793_reg[19]_i_1_n_0 ;
  wire \add_ln28_reg_793_reg[19]_i_1_n_1 ;
  wire \add_ln28_reg_793_reg[19]_i_1_n_2 ;
  wire \add_ln28_reg_793_reg[19]_i_1_n_3 ;
  wire \add_ln28_reg_793_reg[23]_i_1_n_0 ;
  wire \add_ln28_reg_793_reg[23]_i_1_n_1 ;
  wire \add_ln28_reg_793_reg[23]_i_1_n_2 ;
  wire \add_ln28_reg_793_reg[23]_i_1_n_3 ;
  wire \add_ln28_reg_793_reg[27]_i_1_n_0 ;
  wire \add_ln28_reg_793_reg[27]_i_1_n_1 ;
  wire \add_ln28_reg_793_reg[27]_i_1_n_2 ;
  wire \add_ln28_reg_793_reg[27]_i_1_n_3 ;
  wire \add_ln28_reg_793_reg[31]_i_2_n_1 ;
  wire \add_ln28_reg_793_reg[31]_i_2_n_2 ;
  wire \add_ln28_reg_793_reg[31]_i_2_n_3 ;
  wire \add_ln28_reg_793_reg[3]_i_1_n_0 ;
  wire \add_ln28_reg_793_reg[3]_i_1_n_1 ;
  wire \add_ln28_reg_793_reg[3]_i_1_n_2 ;
  wire \add_ln28_reg_793_reg[3]_i_1_n_3 ;
  wire \add_ln28_reg_793_reg[7]_i_1_n_0 ;
  wire \add_ln28_reg_793_reg[7]_i_1_n_1 ;
  wire \add_ln28_reg_793_reg[7]_i_1_n_2 ;
  wire \add_ln28_reg_793_reg[7]_i_1_n_3 ;
  wire an32Coef_ce0;
  wire an32Coef_ce01018_out;
  wire [16:0]an32Coef_load_5_reg_768;
  wire [31:0]an32Coef_q0;
  wire [31:0]an32ShiftReg_0;
  wire [31:0]an32ShiftReg_1;
  wire [31:0]an32ShiftReg_2;
  wire an32ShiftReg_20;
  wire [31:0]an32ShiftReg_3;
  wire [31:0]an32ShiftReg_3_load_reg_687;
  wire an32ShiftReg_3_load_reg_6870;
  wire [31:0]an32ShiftReg_4;
  wire an32ShiftReg_40;
  wire [31:0]an32ShiftReg_5;
  wire [31:0]an32ShiftReg_6;
  wire [31:0]an32ShiftReg_7;
  wire [31:0]an32ShiftReg_8;
  wire [31:17]an32ShiftReg_9;
  wire \ap_CS_fsm[19]_i_10_n_0 ;
  wire \ap_CS_fsm[19]_i_11_n_0 ;
  wire \ap_CS_fsm[19]_i_12_n_0 ;
  wire \ap_CS_fsm[19]_i_13_n_0 ;
  wire \ap_CS_fsm[19]_i_14_n_0 ;
  wire \ap_CS_fsm[19]_i_15_n_0 ;
  wire \ap_CS_fsm[19]_i_16_n_0 ;
  wire \ap_CS_fsm[19]_i_17_n_0 ;
  wire \ap_CS_fsm[19]_i_18_n_0 ;
  wire \ap_CS_fsm[19]_i_19_n_0 ;
  wire \ap_CS_fsm[19]_i_20_n_0 ;
  wire \ap_CS_fsm[19]_i_21_n_0 ;
  wire \ap_CS_fsm[19]_i_22_n_0 ;
  wire \ap_CS_fsm[19]_i_23_n_0 ;
  wire \ap_CS_fsm[19]_i_24_n_0 ;
  wire \ap_CS_fsm[19]_i_25_n_0 ;
  wire \ap_CS_fsm[19]_i_26_n_0 ;
  wire \ap_CS_fsm[19]_i_27_n_0 ;
  wire \ap_CS_fsm[19]_i_28_n_0 ;
  wire \ap_CS_fsm[19]_i_29_n_0 ;
  wire \ap_CS_fsm[19]_i_30_n_0 ;
  wire \ap_CS_fsm[19]_i_31_n_0 ;
  wire \ap_CS_fsm[19]_i_32_n_0 ;
  wire \ap_CS_fsm[19]_i_33_n_0 ;
  wire \ap_CS_fsm[19]_i_34_n_0 ;
  wire \ap_CS_fsm[19]_i_35_n_0 ;
  wire \ap_CS_fsm[19]_i_36_n_0 ;
  wire \ap_CS_fsm[19]_i_37_n_0 ;
  wire \ap_CS_fsm[19]_i_38_n_0 ;
  wire \ap_CS_fsm[19]_i_39_n_0 ;
  wire \ap_CS_fsm[19]_i_40_n_0 ;
  wire \ap_CS_fsm[19]_i_41_n_0 ;
  wire \ap_CS_fsm[19]_i_42_n_0 ;
  wire \ap_CS_fsm[19]_i_43_n_0 ;
  wire \ap_CS_fsm[19]_i_44_n_0 ;
  wire \ap_CS_fsm[19]_i_45_n_0 ;
  wire \ap_CS_fsm[19]_i_46_n_0 ;
  wire \ap_CS_fsm[19]_i_5_n_0 ;
  wire \ap_CS_fsm[19]_i_6_n_0 ;
  wire \ap_CS_fsm[19]_i_7_n_0 ;
  wire \ap_CS_fsm[19]_i_9_n_0 ;
  wire \ap_CS_fsm[1]_i_2_n_0 ;
  wire \ap_CS_fsm[1]_i_4_n_0 ;
  wire \ap_CS_fsm[1]_i_5_n_0 ;
  wire \ap_CS_fsm[1]_i_6_n_0 ;
  wire \ap_CS_fsm[1]_i_7_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage10;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage4;
  wire ap_CS_fsm_pp0_stage5;
  wire ap_CS_fsm_pp0_stage6;
  wire ap_CS_fsm_pp0_stage7;
  wire ap_CS_fsm_pp0_stage8;
  wire ap_CS_fsm_pp0_stage9;
  wire \ap_CS_fsm_reg[19]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[19]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[19]_i_4_n_0 ;
  wire \ap_CS_fsm_reg[19]_i_4_n_1 ;
  wire \ap_CS_fsm_reg[19]_i_4_n_2 ;
  wire \ap_CS_fsm_reg[19]_i_4_n_3 ;
  wire \ap_CS_fsm_reg[19]_i_8_n_0 ;
  wire \ap_CS_fsm_reg[19]_i_8_n_1 ;
  wire \ap_CS_fsm_reg[19]_i_8_n_2 ;
  wire \ap_CS_fsm_reg[19]_i_8_n_3 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire \ap_CS_fsm_reg_n_0_[19] ;
  wire \ap_CS_fsm_reg_n_0_[20] ;
  wire \ap_CS_fsm_reg_n_0_[21] ;
  wire \ap_CS_fsm_reg_n_0_[22] ;
  wire \ap_CS_fsm_reg_n_0_[2] ;
  wire \ap_CS_fsm_reg_n_0_[3] ;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire \ap_CS_fsm_reg_n_0_[5] ;
  wire \ap_CS_fsm_reg_n_0_[6] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state8;
  wire [23:0]ap_NS_fsm;
  wire ap_NS_fsm117_out;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state9;
  wire ap_done;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire [30:30]ap_phi_mux_n32XferCnt_0_phi_fu_275_p4;
  wire ap_phi_mux_n32XferCnt_0_phi_fu_275_p41;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire buff0_reg_i_21_n_0;
  wire buff0_reg_i_22_n_0;
  wire buff0_reg_i_23_n_0;
  wire buff0_reg_i_24_n_0;
  wire buff0_reg_i_25_n_0;
  wire buff0_reg_i_26_n_0;
  wire buff0_reg_i_27_n_0;
  wire buff0_reg_i_28_n_0;
  wire buff0_reg_i_29_n_0;
  wire buff0_reg_i_30_n_0;
  wire buff0_reg_i_31_n_0;
  wire buff0_reg_i_32_n_0;
  wire buff0_reg_i_33_n_0;
  wire buff0_reg_i_34_n_0;
  wire buff0_reg_i_35_n_0;
  wire buff0_reg_i_36_n_0;
  wire buff0_reg_i_37_n_0;
  wire buff0_reg_i_38_n_0;
  wire buff0_reg_i_41_n_0;
  wire buff1_reg_i_16_n_0;
  wire buff1_reg_i_17_n_0;
  wire buff1_reg_i_18_n_0;
  wire buff1_reg_i_19_n_0;
  wire buff1_reg_i_20_n_0;
  wire buff1_reg_i_21_n_0;
  wire buff1_reg_i_22_n_0;
  wire buff1_reg_i_23_n_0;
  wire buff1_reg_i_24_n_0;
  wire buff1_reg_i_25_n_0;
  wire buff1_reg_i_26_n_0;
  wire buff1_reg_i_27_n_0;
  wire buff1_reg_i_28_n_0;
  wire buff1_reg_i_29_n_0;
  wire buff1_reg_i_30_n_0;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_0;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_1;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_10;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_11;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_12;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_13;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_14;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_15;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_16;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_17;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_18;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_19;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_2;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_20;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_21;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_22;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_23;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_24;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_25;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_26;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_27;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_28;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_29;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_3;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_30;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_31;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_32;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_33;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_34;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_35;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_36;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_37;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_38;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_39;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_4;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_40;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_41;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_42;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_43;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_44;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_45;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_46;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_47;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_48;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_49;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_5;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_50;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_51;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_52;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_53;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_54;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_55;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_56;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_57;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_58;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_59;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_6;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_60;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_61;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_62;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_63;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_7;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_8;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_9;
  wire fir_n11_maxi_AXILiteS_s_axi_U_n_96;
  wire fir_n11_maxi_gmem_m_axi_U_n_15;
  wire fir_n11_maxi_gmem_m_axi_U_n_22;
  wire fir_n11_maxi_gmem_m_axi_U_n_99;
  wire [31:0]\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0 ;
  wire [31:0]\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_0 ;
  wire [31:0]\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_1 ;
  wire [31:0]\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_2 ;
  wire [31:0]\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_3 ;
  wire [31:0]\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_4 ;
  wire [31:0]\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_5 ;
  wire [31:0]\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_6 ;
  wire [31:0]\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_7 ;
  wire [31:0]\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_8 ;
  wire [31:0]\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_9 ;
  wire fir_n11_maxi_mul_bkb_U1_n_0;
  wire fir_n11_maxi_mul_bkb_U3_n_0;
  wire fir_n11_maxi_mul_bkb_U7_n_0;
  wire fir_n11_maxi_mul_bkb_U8_n_0;
  wire gmem_BVALID;
  wire [31:0]gmem_RDATA;
  wire grp_fu_398_ce;
  wire grp_fu_414_ce;
  wire grp_fu_430_ce;
  wire grp_fu_441_ce;
  wire grp_fu_450_ce;
  wire grp_fu_466_ce;
  wire grp_fu_486_ce;
  wire grp_fu_502_ce;
  wire grp_fu_518_ce;
  wire grp_fu_543_ce;
  wire \icmp_ln16_reg_672[0]_i_1_n_0 ;
  wire \icmp_ln16_reg_672_pp0_iter1_reg[0]_i_1_n_0 ;
  wire \icmp_ln16_reg_672_pp0_iter1_reg_reg_n_0_[0] ;
  wire \icmp_ln16_reg_672_reg_n_0_[0] ;
  wire interrupt;
  wire [31:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire [31:2]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [31:0]mul_ln28_10_reg_753;
  wire mul_ln28_10_reg_7530;
  wire [31:0]mul_ln28_1_reg_778;
  wire mul_ln28_1_reg_7780;
  wire [31:0]mul_ln28_2_reg_788;
  wire [31:0]mul_ln28_3_reg_798;
  wire mul_ln28_3_reg_7980;
  wire [31:0]mul_ln28_4_reg_803;
  wire mul_ln28_4_reg_8030;
  wire [31:0]mul_ln28_5_reg_808;
  wire [31:0]mul_ln28_6_reg_708;
  wire mul_ln28_6_reg_7080;
  wire [31:0]mul_ln28_7_reg_718;
  wire mul_ln28_7_reg_7180;
  wire [31:0]mul_ln28_8_reg_728;
  wire [31:0]mul_ln28_9_reg_743;
  wire mul_ln28_9_reg_7430;
  wire [31:0]mul_ln28_reg_758;
  wire [31:0]n32Temp_reg_681;
  wire n32Temp_reg_6810;
  wire n32XferCnt_0_reg_271;
  wire \n32XferCnt_0_reg_271_reg_n_0_[0] ;
  wire \n32XferCnt_0_reg_271_reg_n_0_[10] ;
  wire \n32XferCnt_0_reg_271_reg_n_0_[11] ;
  wire \n32XferCnt_0_reg_271_reg_n_0_[12] ;
  wire \n32XferCnt_0_reg_271_reg_n_0_[13] ;
  wire \n32XferCnt_0_reg_271_reg_n_0_[14] ;
  wire \n32XferCnt_0_reg_271_reg_n_0_[15] ;
  wire \n32XferCnt_0_reg_271_reg_n_0_[16] ;
  wire \n32XferCnt_0_reg_271_reg_n_0_[17] ;
  wire \n32XferCnt_0_reg_271_reg_n_0_[18] ;
  wire \n32XferCnt_0_reg_271_reg_n_0_[19] ;
  wire \n32XferCnt_0_reg_271_reg_n_0_[1] ;
  wire \n32XferCnt_0_reg_271_reg_n_0_[20] ;
  wire \n32XferCnt_0_reg_271_reg_n_0_[21] ;
  wire \n32XferCnt_0_reg_271_reg_n_0_[22] ;
  wire \n32XferCnt_0_reg_271_reg_n_0_[23] ;
  wire \n32XferCnt_0_reg_271_reg_n_0_[24] ;
  wire \n32XferCnt_0_reg_271_reg_n_0_[25] ;
  wire \n32XferCnt_0_reg_271_reg_n_0_[26] ;
  wire \n32XferCnt_0_reg_271_reg_n_0_[27] ;
  wire \n32XferCnt_0_reg_271_reg_n_0_[28] ;
  wire \n32XferCnt_0_reg_271_reg_n_0_[29] ;
  wire \n32XferCnt_0_reg_271_reg_n_0_[2] ;
  wire \n32XferCnt_0_reg_271_reg_n_0_[30] ;
  wire \n32XferCnt_0_reg_271_reg_n_0_[3] ;
  wire \n32XferCnt_0_reg_271_reg_n_0_[4] ;
  wire \n32XferCnt_0_reg_271_reg_n_0_[5] ;
  wire \n32XferCnt_0_reg_271_reg_n_0_[6] ;
  wire \n32XferCnt_0_reg_271_reg_n_0_[7] ;
  wire \n32XferCnt_0_reg_271_reg_n_0_[8] ;
  wire \n32XferCnt_0_reg_271_reg_n_0_[9] ;
  wire \n32XferCnt_reg_676[0]_i_3_n_0 ;
  wire \n32XferCnt_reg_676[0]_i_4_n_0 ;
  wire \n32XferCnt_reg_676[0]_i_5_n_0 ;
  wire \n32XferCnt_reg_676[0]_i_6_n_0 ;
  wire \n32XferCnt_reg_676[12]_i_2_n_0 ;
  wire \n32XferCnt_reg_676[12]_i_3_n_0 ;
  wire \n32XferCnt_reg_676[12]_i_4_n_0 ;
  wire \n32XferCnt_reg_676[12]_i_5_n_0 ;
  wire \n32XferCnt_reg_676[16]_i_2_n_0 ;
  wire \n32XferCnt_reg_676[16]_i_3_n_0 ;
  wire \n32XferCnt_reg_676[16]_i_4_n_0 ;
  wire \n32XferCnt_reg_676[16]_i_5_n_0 ;
  wire \n32XferCnt_reg_676[20]_i_2_n_0 ;
  wire \n32XferCnt_reg_676[20]_i_3_n_0 ;
  wire \n32XferCnt_reg_676[20]_i_4_n_0 ;
  wire \n32XferCnt_reg_676[20]_i_5_n_0 ;
  wire \n32XferCnt_reg_676[24]_i_2_n_0 ;
  wire \n32XferCnt_reg_676[24]_i_3_n_0 ;
  wire \n32XferCnt_reg_676[24]_i_4_n_0 ;
  wire \n32XferCnt_reg_676[24]_i_5_n_0 ;
  wire \n32XferCnt_reg_676[28]_i_3_n_0 ;
  wire \n32XferCnt_reg_676[28]_i_4_n_0 ;
  wire \n32XferCnt_reg_676[4]_i_2_n_0 ;
  wire \n32XferCnt_reg_676[4]_i_3_n_0 ;
  wire \n32XferCnt_reg_676[4]_i_4_n_0 ;
  wire \n32XferCnt_reg_676[4]_i_5_n_0 ;
  wire \n32XferCnt_reg_676[8]_i_2_n_0 ;
  wire \n32XferCnt_reg_676[8]_i_3_n_0 ;
  wire \n32XferCnt_reg_676[8]_i_4_n_0 ;
  wire \n32XferCnt_reg_676[8]_i_5_n_0 ;
  wire [30:0]n32XferCnt_reg_676_reg;
  wire \n32XferCnt_reg_676_reg[0]_i_2_n_0 ;
  wire \n32XferCnt_reg_676_reg[0]_i_2_n_1 ;
  wire \n32XferCnt_reg_676_reg[0]_i_2_n_2 ;
  wire \n32XferCnt_reg_676_reg[0]_i_2_n_3 ;
  wire \n32XferCnt_reg_676_reg[0]_i_2_n_4 ;
  wire \n32XferCnt_reg_676_reg[0]_i_2_n_5 ;
  wire \n32XferCnt_reg_676_reg[0]_i_2_n_6 ;
  wire \n32XferCnt_reg_676_reg[0]_i_2_n_7 ;
  wire \n32XferCnt_reg_676_reg[12]_i_1_n_0 ;
  wire \n32XferCnt_reg_676_reg[12]_i_1_n_1 ;
  wire \n32XferCnt_reg_676_reg[12]_i_1_n_2 ;
  wire \n32XferCnt_reg_676_reg[12]_i_1_n_3 ;
  wire \n32XferCnt_reg_676_reg[12]_i_1_n_4 ;
  wire \n32XferCnt_reg_676_reg[12]_i_1_n_5 ;
  wire \n32XferCnt_reg_676_reg[12]_i_1_n_6 ;
  wire \n32XferCnt_reg_676_reg[12]_i_1_n_7 ;
  wire \n32XferCnt_reg_676_reg[16]_i_1_n_0 ;
  wire \n32XferCnt_reg_676_reg[16]_i_1_n_1 ;
  wire \n32XferCnt_reg_676_reg[16]_i_1_n_2 ;
  wire \n32XferCnt_reg_676_reg[16]_i_1_n_3 ;
  wire \n32XferCnt_reg_676_reg[16]_i_1_n_4 ;
  wire \n32XferCnt_reg_676_reg[16]_i_1_n_5 ;
  wire \n32XferCnt_reg_676_reg[16]_i_1_n_6 ;
  wire \n32XferCnt_reg_676_reg[16]_i_1_n_7 ;
  wire \n32XferCnt_reg_676_reg[20]_i_1_n_0 ;
  wire \n32XferCnt_reg_676_reg[20]_i_1_n_1 ;
  wire \n32XferCnt_reg_676_reg[20]_i_1_n_2 ;
  wire \n32XferCnt_reg_676_reg[20]_i_1_n_3 ;
  wire \n32XferCnt_reg_676_reg[20]_i_1_n_4 ;
  wire \n32XferCnt_reg_676_reg[20]_i_1_n_5 ;
  wire \n32XferCnt_reg_676_reg[20]_i_1_n_6 ;
  wire \n32XferCnt_reg_676_reg[20]_i_1_n_7 ;
  wire \n32XferCnt_reg_676_reg[24]_i_1_n_0 ;
  wire \n32XferCnt_reg_676_reg[24]_i_1_n_1 ;
  wire \n32XferCnt_reg_676_reg[24]_i_1_n_2 ;
  wire \n32XferCnt_reg_676_reg[24]_i_1_n_3 ;
  wire \n32XferCnt_reg_676_reg[24]_i_1_n_4 ;
  wire \n32XferCnt_reg_676_reg[24]_i_1_n_5 ;
  wire \n32XferCnt_reg_676_reg[24]_i_1_n_6 ;
  wire \n32XferCnt_reg_676_reg[24]_i_1_n_7 ;
  wire \n32XferCnt_reg_676_reg[28]_i_1_n_2 ;
  wire \n32XferCnt_reg_676_reg[28]_i_1_n_3 ;
  wire \n32XferCnt_reg_676_reg[28]_i_1_n_5 ;
  wire \n32XferCnt_reg_676_reg[28]_i_1_n_6 ;
  wire \n32XferCnt_reg_676_reg[28]_i_1_n_7 ;
  wire \n32XferCnt_reg_676_reg[4]_i_1_n_0 ;
  wire \n32XferCnt_reg_676_reg[4]_i_1_n_1 ;
  wire \n32XferCnt_reg_676_reg[4]_i_1_n_2 ;
  wire \n32XferCnt_reg_676_reg[4]_i_1_n_3 ;
  wire \n32XferCnt_reg_676_reg[4]_i_1_n_4 ;
  wire \n32XferCnt_reg_676_reg[4]_i_1_n_5 ;
  wire \n32XferCnt_reg_676_reg[4]_i_1_n_6 ;
  wire \n32XferCnt_reg_676_reg[4]_i_1_n_7 ;
  wire \n32XferCnt_reg_676_reg[8]_i_1_n_0 ;
  wire \n32XferCnt_reg_676_reg[8]_i_1_n_1 ;
  wire \n32XferCnt_reg_676_reg[8]_i_1_n_2 ;
  wire \n32XferCnt_reg_676_reg[8]_i_1_n_3 ;
  wire \n32XferCnt_reg_676_reg[8]_i_1_n_4 ;
  wire \n32XferCnt_reg_676_reg[8]_i_1_n_5 ;
  wire \n32XferCnt_reg_676_reg[8]_i_1_n_6 ;
  wire \n32XferCnt_reg_676_reg[8]_i_1_n_7 ;
  wire [30:0]p_0_in;
  wire [31:2]pn32HPInput;
  wire [29:0]pn32HPInput1_reg_589;
  wire [31:2]pn32HPOutput;
  wire [29:0]pn32HPOutput3_reg_584;
  wire \rdata_reg[0]_i_5_n_0 ;
  wire \rdata_reg[10]_i_2_n_0 ;
  wire \rdata_reg[11]_i_2_n_0 ;
  wire \rdata_reg[12]_i_2_n_0 ;
  wire \rdata_reg[13]_i_2_n_0 ;
  wire \rdata_reg[14]_i_2_n_0 ;
  wire \rdata_reg[15]_i_2_n_0 ;
  wire \rdata_reg[16]_i_2_n_0 ;
  wire \rdata_reg[17]_i_2_n_0 ;
  wire \rdata_reg[18]_i_2_n_0 ;
  wire \rdata_reg[19]_i_2_n_0 ;
  wire \rdata_reg[1]_i_5_n_0 ;
  wire \rdata_reg[20]_i_2_n_0 ;
  wire \rdata_reg[21]_i_2_n_0 ;
  wire \rdata_reg[22]_i_2_n_0 ;
  wire \rdata_reg[23]_i_2_n_0 ;
  wire \rdata_reg[24]_i_2_n_0 ;
  wire \rdata_reg[25]_i_2_n_0 ;
  wire \rdata_reg[26]_i_2_n_0 ;
  wire \rdata_reg[27]_i_2_n_0 ;
  wire \rdata_reg[28]_i_2_n_0 ;
  wire \rdata_reg[29]_i_2_n_0 ;
  wire \rdata_reg[2]_i_5_n_0 ;
  wire \rdata_reg[30]_i_2_n_0 ;
  wire \rdata_reg[31]_i_3_n_0 ;
  wire \rdata_reg[31]_i_4_n_0 ;
  wire \rdata_reg[3]_i_5_n_0 ;
  wire \rdata_reg[4]_i_2_n_0 ;
  wire \rdata_reg[5]_i_2_n_0 ;
  wire \rdata_reg[6]_i_2_n_0 ;
  wire \rdata_reg[7]_i_7_n_0 ;
  wire \rdata_reg[8]_i_2_n_0 ;
  wire \rdata_reg[9]_i_2_n_0 ;
  wire [16:0]reg_282;
  wire reg_2820;
  wire [16:0]reg_286;
  wire reg_2860;
  wire [16:0]reg_290;
  wire reg_2900;
  wire [16:0]reg_294;
  wire reg_2940;
  wire [16:0]reg_298;
  wire reg_2980;
  wire [7:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [7:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire [30:0]trunc_ln_reg_594;
  wire [3:3]\NLW_add_ln28_2_reg_813_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln28_4_reg_733_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln28_7_reg_773_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln28_8_reg_818_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln28_9_reg_823_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln28_reg_793_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_ap_CS_fsm_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[19]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[19]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[19]_i_8_O_UNCONNECTED ;
  wire [3:2]\NLW_n32XferCnt_reg_676_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_n32XferCnt_reg_676_reg[28]_i_1_O_UNCONNECTED ;

  assign m_axi_gmem_ARADDR[31:2] = \^m_axi_gmem_ARADDR [31:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const1> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem_ARID[0] = \<const0> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_ARUSER[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[31:2] = \^m_axi_gmem_AWADDR [31:2];
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const1> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem_AWID[0] = \<const0> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWUSER[0] = \<const0> ;
  assign m_axi_gmem_WID[0] = \<const0> ;
  assign m_axi_gmem_WUSER[0] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[0] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_2_reg_813[11]_i_2 
       (.I0(mul_ln28_4_reg_803[10]),
        .I1(mul_ln28_2_reg_788[10]),
        .I2(mul_ln28_3_reg_798[10]),
        .O(\add_ln28_2_reg_813[11]_i_2_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_2_reg_813[11]_i_3 
       (.I0(mul_ln28_4_reg_803[9]),
        .I1(mul_ln28_2_reg_788[9]),
        .I2(mul_ln28_3_reg_798[9]),
        .O(\add_ln28_2_reg_813[11]_i_3_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_2_reg_813[11]_i_4 
       (.I0(mul_ln28_4_reg_803[8]),
        .I1(mul_ln28_2_reg_788[8]),
        .I2(mul_ln28_3_reg_798[8]),
        .O(\add_ln28_2_reg_813[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_2_reg_813[11]_i_5 
       (.I0(mul_ln28_4_reg_803[7]),
        .I1(mul_ln28_2_reg_788[7]),
        .I2(mul_ln28_3_reg_798[7]),
        .O(\add_ln28_2_reg_813[11]_i_5_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_2_reg_813[11]_i_6 
       (.I0(mul_ln28_4_reg_803[11]),
        .I1(mul_ln28_2_reg_788[11]),
        .I2(mul_ln28_3_reg_798[11]),
        .I3(\add_ln28_2_reg_813[11]_i_2_n_0 ),
        .O(\add_ln28_2_reg_813[11]_i_6_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_2_reg_813[11]_i_7 
       (.I0(mul_ln28_4_reg_803[10]),
        .I1(mul_ln28_2_reg_788[10]),
        .I2(mul_ln28_3_reg_798[10]),
        .I3(\add_ln28_2_reg_813[11]_i_3_n_0 ),
        .O(\add_ln28_2_reg_813[11]_i_7_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_2_reg_813[11]_i_8 
       (.I0(mul_ln28_4_reg_803[9]),
        .I1(mul_ln28_2_reg_788[9]),
        .I2(mul_ln28_3_reg_798[9]),
        .I3(\add_ln28_2_reg_813[11]_i_4_n_0 ),
        .O(\add_ln28_2_reg_813[11]_i_8_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_2_reg_813[11]_i_9 
       (.I0(mul_ln28_4_reg_803[8]),
        .I1(mul_ln28_2_reg_788[8]),
        .I2(mul_ln28_3_reg_798[8]),
        .I3(\add_ln28_2_reg_813[11]_i_5_n_0 ),
        .O(\add_ln28_2_reg_813[11]_i_9_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_2_reg_813[15]_i_2 
       (.I0(mul_ln28_4_reg_803[14]),
        .I1(mul_ln28_2_reg_788[14]),
        .I2(mul_ln28_3_reg_798[14]),
        .O(\add_ln28_2_reg_813[15]_i_2_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_2_reg_813[15]_i_3 
       (.I0(mul_ln28_4_reg_803[13]),
        .I1(mul_ln28_2_reg_788[13]),
        .I2(mul_ln28_3_reg_798[13]),
        .O(\add_ln28_2_reg_813[15]_i_3_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_2_reg_813[15]_i_4 
       (.I0(mul_ln28_4_reg_803[12]),
        .I1(mul_ln28_2_reg_788[12]),
        .I2(mul_ln28_3_reg_798[12]),
        .O(\add_ln28_2_reg_813[15]_i_4_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_2_reg_813[15]_i_5 
       (.I0(mul_ln28_4_reg_803[11]),
        .I1(mul_ln28_2_reg_788[11]),
        .I2(mul_ln28_3_reg_798[11]),
        .O(\add_ln28_2_reg_813[15]_i_5_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_2_reg_813[15]_i_6 
       (.I0(mul_ln28_4_reg_803[15]),
        .I1(mul_ln28_2_reg_788[15]),
        .I2(mul_ln28_3_reg_798[15]),
        .I3(\add_ln28_2_reg_813[15]_i_2_n_0 ),
        .O(\add_ln28_2_reg_813[15]_i_6_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_2_reg_813[15]_i_7 
       (.I0(mul_ln28_4_reg_803[14]),
        .I1(mul_ln28_2_reg_788[14]),
        .I2(mul_ln28_3_reg_798[14]),
        .I3(\add_ln28_2_reg_813[15]_i_3_n_0 ),
        .O(\add_ln28_2_reg_813[15]_i_7_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_2_reg_813[15]_i_8 
       (.I0(mul_ln28_4_reg_803[13]),
        .I1(mul_ln28_2_reg_788[13]),
        .I2(mul_ln28_3_reg_798[13]),
        .I3(\add_ln28_2_reg_813[15]_i_4_n_0 ),
        .O(\add_ln28_2_reg_813[15]_i_8_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_2_reg_813[15]_i_9 
       (.I0(mul_ln28_4_reg_803[12]),
        .I1(mul_ln28_2_reg_788[12]),
        .I2(mul_ln28_3_reg_798[12]),
        .I3(\add_ln28_2_reg_813[15]_i_5_n_0 ),
        .O(\add_ln28_2_reg_813[15]_i_9_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_2_reg_813[19]_i_2 
       (.I0(mul_ln28_4_reg_803[18]),
        .I1(mul_ln28_2_reg_788[18]),
        .I2(mul_ln28_3_reg_798[18]),
        .O(\add_ln28_2_reg_813[19]_i_2_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_2_reg_813[19]_i_3 
       (.I0(mul_ln28_4_reg_803[17]),
        .I1(mul_ln28_2_reg_788[17]),
        .I2(mul_ln28_3_reg_798[17]),
        .O(\add_ln28_2_reg_813[19]_i_3_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_2_reg_813[19]_i_4 
       (.I0(mul_ln28_4_reg_803[16]),
        .I1(mul_ln28_2_reg_788[16]),
        .I2(mul_ln28_3_reg_798[16]),
        .O(\add_ln28_2_reg_813[19]_i_4_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_2_reg_813[19]_i_5 
       (.I0(mul_ln28_4_reg_803[15]),
        .I1(mul_ln28_2_reg_788[15]),
        .I2(mul_ln28_3_reg_798[15]),
        .O(\add_ln28_2_reg_813[19]_i_5_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_2_reg_813[19]_i_6 
       (.I0(mul_ln28_4_reg_803[19]),
        .I1(mul_ln28_2_reg_788[19]),
        .I2(mul_ln28_3_reg_798[19]),
        .I3(\add_ln28_2_reg_813[19]_i_2_n_0 ),
        .O(\add_ln28_2_reg_813[19]_i_6_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_2_reg_813[19]_i_7 
       (.I0(mul_ln28_4_reg_803[18]),
        .I1(mul_ln28_2_reg_788[18]),
        .I2(mul_ln28_3_reg_798[18]),
        .I3(\add_ln28_2_reg_813[19]_i_3_n_0 ),
        .O(\add_ln28_2_reg_813[19]_i_7_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_2_reg_813[19]_i_8 
       (.I0(mul_ln28_4_reg_803[17]),
        .I1(mul_ln28_2_reg_788[17]),
        .I2(mul_ln28_3_reg_798[17]),
        .I3(\add_ln28_2_reg_813[19]_i_4_n_0 ),
        .O(\add_ln28_2_reg_813[19]_i_8_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_2_reg_813[19]_i_9 
       (.I0(mul_ln28_4_reg_803[16]),
        .I1(mul_ln28_2_reg_788[16]),
        .I2(mul_ln28_3_reg_798[16]),
        .I3(\add_ln28_2_reg_813[19]_i_5_n_0 ),
        .O(\add_ln28_2_reg_813[19]_i_9_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_2_reg_813[23]_i_2 
       (.I0(mul_ln28_4_reg_803[22]),
        .I1(mul_ln28_2_reg_788[22]),
        .I2(mul_ln28_3_reg_798[22]),
        .O(\add_ln28_2_reg_813[23]_i_2_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_2_reg_813[23]_i_3 
       (.I0(mul_ln28_4_reg_803[21]),
        .I1(mul_ln28_2_reg_788[21]),
        .I2(mul_ln28_3_reg_798[21]),
        .O(\add_ln28_2_reg_813[23]_i_3_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_2_reg_813[23]_i_4 
       (.I0(mul_ln28_4_reg_803[20]),
        .I1(mul_ln28_2_reg_788[20]),
        .I2(mul_ln28_3_reg_798[20]),
        .O(\add_ln28_2_reg_813[23]_i_4_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_2_reg_813[23]_i_5 
       (.I0(mul_ln28_4_reg_803[19]),
        .I1(mul_ln28_2_reg_788[19]),
        .I2(mul_ln28_3_reg_798[19]),
        .O(\add_ln28_2_reg_813[23]_i_5_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_2_reg_813[23]_i_6 
       (.I0(mul_ln28_4_reg_803[23]),
        .I1(mul_ln28_2_reg_788[23]),
        .I2(mul_ln28_3_reg_798[23]),
        .I3(\add_ln28_2_reg_813[23]_i_2_n_0 ),
        .O(\add_ln28_2_reg_813[23]_i_6_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_2_reg_813[23]_i_7 
       (.I0(mul_ln28_4_reg_803[22]),
        .I1(mul_ln28_2_reg_788[22]),
        .I2(mul_ln28_3_reg_798[22]),
        .I3(\add_ln28_2_reg_813[23]_i_3_n_0 ),
        .O(\add_ln28_2_reg_813[23]_i_7_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_2_reg_813[23]_i_8 
       (.I0(mul_ln28_4_reg_803[21]),
        .I1(mul_ln28_2_reg_788[21]),
        .I2(mul_ln28_3_reg_798[21]),
        .I3(\add_ln28_2_reg_813[23]_i_4_n_0 ),
        .O(\add_ln28_2_reg_813[23]_i_8_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_2_reg_813[23]_i_9 
       (.I0(mul_ln28_4_reg_803[20]),
        .I1(mul_ln28_2_reg_788[20]),
        .I2(mul_ln28_3_reg_798[20]),
        .I3(\add_ln28_2_reg_813[23]_i_5_n_0 ),
        .O(\add_ln28_2_reg_813[23]_i_9_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_2_reg_813[27]_i_2 
       (.I0(mul_ln28_4_reg_803[26]),
        .I1(mul_ln28_2_reg_788[26]),
        .I2(mul_ln28_3_reg_798[26]),
        .O(\add_ln28_2_reg_813[27]_i_2_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_2_reg_813[27]_i_3 
       (.I0(mul_ln28_4_reg_803[25]),
        .I1(mul_ln28_2_reg_788[25]),
        .I2(mul_ln28_3_reg_798[25]),
        .O(\add_ln28_2_reg_813[27]_i_3_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_2_reg_813[27]_i_4 
       (.I0(mul_ln28_4_reg_803[24]),
        .I1(mul_ln28_2_reg_788[24]),
        .I2(mul_ln28_3_reg_798[24]),
        .O(\add_ln28_2_reg_813[27]_i_4_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_2_reg_813[27]_i_5 
       (.I0(mul_ln28_4_reg_803[23]),
        .I1(mul_ln28_2_reg_788[23]),
        .I2(mul_ln28_3_reg_798[23]),
        .O(\add_ln28_2_reg_813[27]_i_5_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_2_reg_813[27]_i_6 
       (.I0(mul_ln28_4_reg_803[27]),
        .I1(mul_ln28_2_reg_788[27]),
        .I2(mul_ln28_3_reg_798[27]),
        .I3(\add_ln28_2_reg_813[27]_i_2_n_0 ),
        .O(\add_ln28_2_reg_813[27]_i_6_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_2_reg_813[27]_i_7 
       (.I0(mul_ln28_4_reg_803[26]),
        .I1(mul_ln28_2_reg_788[26]),
        .I2(mul_ln28_3_reg_798[26]),
        .I3(\add_ln28_2_reg_813[27]_i_3_n_0 ),
        .O(\add_ln28_2_reg_813[27]_i_7_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_2_reg_813[27]_i_8 
       (.I0(mul_ln28_4_reg_803[25]),
        .I1(mul_ln28_2_reg_788[25]),
        .I2(mul_ln28_3_reg_798[25]),
        .I3(\add_ln28_2_reg_813[27]_i_4_n_0 ),
        .O(\add_ln28_2_reg_813[27]_i_8_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_2_reg_813[27]_i_9 
       (.I0(mul_ln28_4_reg_803[24]),
        .I1(mul_ln28_2_reg_788[24]),
        .I2(mul_ln28_3_reg_798[24]),
        .I3(\add_ln28_2_reg_813[27]_i_5_n_0 ),
        .O(\add_ln28_2_reg_813[27]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln28_2_reg_813[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(\icmp_ln16_reg_672_pp0_iter1_reg_reg_n_0_[0] ),
        .O(add_ln28_2_reg_8130));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_2_reg_813[31]_i_3 
       (.I0(mul_ln28_4_reg_803[29]),
        .I1(mul_ln28_2_reg_788[29]),
        .I2(mul_ln28_3_reg_798[29]),
        .O(\add_ln28_2_reg_813[31]_i_3_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_2_reg_813[31]_i_4 
       (.I0(mul_ln28_4_reg_803[28]),
        .I1(mul_ln28_2_reg_788[28]),
        .I2(mul_ln28_3_reg_798[28]),
        .O(\add_ln28_2_reg_813[31]_i_4_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_2_reg_813[31]_i_5 
       (.I0(mul_ln28_4_reg_803[27]),
        .I1(mul_ln28_2_reg_788[27]),
        .I2(mul_ln28_3_reg_798[27]),
        .O(\add_ln28_2_reg_813[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln28_2_reg_813[31]_i_6 
       (.I0(mul_ln28_3_reg_798[30]),
        .I1(mul_ln28_2_reg_788[30]),
        .I2(mul_ln28_4_reg_803[30]),
        .I3(mul_ln28_2_reg_788[31]),
        .I4(mul_ln28_4_reg_803[31]),
        .I5(mul_ln28_3_reg_798[31]),
        .O(\add_ln28_2_reg_813[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_2_reg_813[31]_i_7 
       (.I0(\add_ln28_2_reg_813[31]_i_3_n_0 ),
        .I1(mul_ln28_2_reg_788[30]),
        .I2(mul_ln28_4_reg_803[30]),
        .I3(mul_ln28_3_reg_798[30]),
        .O(\add_ln28_2_reg_813[31]_i_7_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_2_reg_813[31]_i_8 
       (.I0(mul_ln28_4_reg_803[29]),
        .I1(mul_ln28_2_reg_788[29]),
        .I2(mul_ln28_3_reg_798[29]),
        .I3(\add_ln28_2_reg_813[31]_i_4_n_0 ),
        .O(\add_ln28_2_reg_813[31]_i_8_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_2_reg_813[31]_i_9 
       (.I0(mul_ln28_4_reg_803[28]),
        .I1(mul_ln28_2_reg_788[28]),
        .I2(mul_ln28_3_reg_798[28]),
        .I3(\add_ln28_2_reg_813[31]_i_5_n_0 ),
        .O(\add_ln28_2_reg_813[31]_i_9_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_2_reg_813[3]_i_2 
       (.I0(mul_ln28_4_reg_803[2]),
        .I1(mul_ln28_2_reg_788[2]),
        .I2(mul_ln28_3_reg_798[2]),
        .O(\add_ln28_2_reg_813[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_2_reg_813[3]_i_3 
       (.I0(mul_ln28_4_reg_803[1]),
        .I1(mul_ln28_2_reg_788[1]),
        .I2(mul_ln28_3_reg_798[1]),
        .O(\add_ln28_2_reg_813[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_2_reg_813[3]_i_4 
       (.I0(mul_ln28_4_reg_803[0]),
        .I1(mul_ln28_2_reg_788[0]),
        .I2(mul_ln28_3_reg_798[0]),
        .O(\add_ln28_2_reg_813[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_2_reg_813[3]_i_5 
       (.I0(mul_ln28_4_reg_803[3]),
        .I1(mul_ln28_2_reg_788[3]),
        .I2(mul_ln28_3_reg_798[3]),
        .I3(\add_ln28_2_reg_813[3]_i_2_n_0 ),
        .O(\add_ln28_2_reg_813[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_2_reg_813[3]_i_6 
       (.I0(mul_ln28_4_reg_803[2]),
        .I1(mul_ln28_2_reg_788[2]),
        .I2(mul_ln28_3_reg_798[2]),
        .I3(\add_ln28_2_reg_813[3]_i_3_n_0 ),
        .O(\add_ln28_2_reg_813[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_2_reg_813[3]_i_7 
       (.I0(mul_ln28_4_reg_803[1]),
        .I1(mul_ln28_2_reg_788[1]),
        .I2(mul_ln28_3_reg_798[1]),
        .I3(\add_ln28_2_reg_813[3]_i_4_n_0 ),
        .O(\add_ln28_2_reg_813[3]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln28_2_reg_813[3]_i_8 
       (.I0(mul_ln28_4_reg_803[0]),
        .I1(mul_ln28_2_reg_788[0]),
        .I2(mul_ln28_3_reg_798[0]),
        .O(\add_ln28_2_reg_813[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_2_reg_813[7]_i_2 
       (.I0(mul_ln28_4_reg_803[6]),
        .I1(mul_ln28_2_reg_788[6]),
        .I2(mul_ln28_3_reg_798[6]),
        .O(\add_ln28_2_reg_813[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_2_reg_813[7]_i_3 
       (.I0(mul_ln28_4_reg_803[5]),
        .I1(mul_ln28_2_reg_788[5]),
        .I2(mul_ln28_3_reg_798[5]),
        .O(\add_ln28_2_reg_813[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_2_reg_813[7]_i_4 
       (.I0(mul_ln28_4_reg_803[4]),
        .I1(mul_ln28_2_reg_788[4]),
        .I2(mul_ln28_3_reg_798[4]),
        .O(\add_ln28_2_reg_813[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_2_reg_813[7]_i_5 
       (.I0(mul_ln28_4_reg_803[3]),
        .I1(mul_ln28_2_reg_788[3]),
        .I2(mul_ln28_3_reg_798[3]),
        .O(\add_ln28_2_reg_813[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_2_reg_813[7]_i_6 
       (.I0(mul_ln28_4_reg_803[7]),
        .I1(mul_ln28_2_reg_788[7]),
        .I2(mul_ln28_3_reg_798[7]),
        .I3(\add_ln28_2_reg_813[7]_i_2_n_0 ),
        .O(\add_ln28_2_reg_813[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_2_reg_813[7]_i_7 
       (.I0(mul_ln28_4_reg_803[6]),
        .I1(mul_ln28_2_reg_788[6]),
        .I2(mul_ln28_3_reg_798[6]),
        .I3(\add_ln28_2_reg_813[7]_i_3_n_0 ),
        .O(\add_ln28_2_reg_813[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_2_reg_813[7]_i_8 
       (.I0(mul_ln28_4_reg_803[5]),
        .I1(mul_ln28_2_reg_788[5]),
        .I2(mul_ln28_3_reg_798[5]),
        .I3(\add_ln28_2_reg_813[7]_i_4_n_0 ),
        .O(\add_ln28_2_reg_813[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_2_reg_813[7]_i_9 
       (.I0(mul_ln28_4_reg_803[4]),
        .I1(mul_ln28_2_reg_788[4]),
        .I2(mul_ln28_3_reg_798[4]),
        .I3(\add_ln28_2_reg_813[7]_i_5_n_0 ),
        .O(\add_ln28_2_reg_813[7]_i_9_n_0 ));
  FDRE \add_ln28_2_reg_813_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(add_ln28_2_fu_561_p2[0]),
        .Q(add_ln28_2_reg_813[0]),
        .R(1'b0));
  FDRE \add_ln28_2_reg_813_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(add_ln28_2_fu_561_p2[10]),
        .Q(add_ln28_2_reg_813[10]),
        .R(1'b0));
  FDRE \add_ln28_2_reg_813_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(add_ln28_2_fu_561_p2[11]),
        .Q(add_ln28_2_reg_813[11]),
        .R(1'b0));
  CARRY4 \add_ln28_2_reg_813_reg[11]_i_1 
       (.CI(\add_ln28_2_reg_813_reg[7]_i_1_n_0 ),
        .CO({\add_ln28_2_reg_813_reg[11]_i_1_n_0 ,\add_ln28_2_reg_813_reg[11]_i_1_n_1 ,\add_ln28_2_reg_813_reg[11]_i_1_n_2 ,\add_ln28_2_reg_813_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln28_2_reg_813[11]_i_2_n_0 ,\add_ln28_2_reg_813[11]_i_3_n_0 ,\add_ln28_2_reg_813[11]_i_4_n_0 ,\add_ln28_2_reg_813[11]_i_5_n_0 }),
        .O(add_ln28_2_fu_561_p2[11:8]),
        .S({\add_ln28_2_reg_813[11]_i_6_n_0 ,\add_ln28_2_reg_813[11]_i_7_n_0 ,\add_ln28_2_reg_813[11]_i_8_n_0 ,\add_ln28_2_reg_813[11]_i_9_n_0 }));
  FDRE \add_ln28_2_reg_813_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(add_ln28_2_fu_561_p2[12]),
        .Q(add_ln28_2_reg_813[12]),
        .R(1'b0));
  FDRE \add_ln28_2_reg_813_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(add_ln28_2_fu_561_p2[13]),
        .Q(add_ln28_2_reg_813[13]),
        .R(1'b0));
  FDRE \add_ln28_2_reg_813_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(add_ln28_2_fu_561_p2[14]),
        .Q(add_ln28_2_reg_813[14]),
        .R(1'b0));
  FDRE \add_ln28_2_reg_813_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(add_ln28_2_fu_561_p2[15]),
        .Q(add_ln28_2_reg_813[15]),
        .R(1'b0));
  CARRY4 \add_ln28_2_reg_813_reg[15]_i_1 
       (.CI(\add_ln28_2_reg_813_reg[11]_i_1_n_0 ),
        .CO({\add_ln28_2_reg_813_reg[15]_i_1_n_0 ,\add_ln28_2_reg_813_reg[15]_i_1_n_1 ,\add_ln28_2_reg_813_reg[15]_i_1_n_2 ,\add_ln28_2_reg_813_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln28_2_reg_813[15]_i_2_n_0 ,\add_ln28_2_reg_813[15]_i_3_n_0 ,\add_ln28_2_reg_813[15]_i_4_n_0 ,\add_ln28_2_reg_813[15]_i_5_n_0 }),
        .O(add_ln28_2_fu_561_p2[15:12]),
        .S({\add_ln28_2_reg_813[15]_i_6_n_0 ,\add_ln28_2_reg_813[15]_i_7_n_0 ,\add_ln28_2_reg_813[15]_i_8_n_0 ,\add_ln28_2_reg_813[15]_i_9_n_0 }));
  FDRE \add_ln28_2_reg_813_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(add_ln28_2_fu_561_p2[16]),
        .Q(add_ln28_2_reg_813[16]),
        .R(1'b0));
  FDRE \add_ln28_2_reg_813_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(add_ln28_2_fu_561_p2[17]),
        .Q(add_ln28_2_reg_813[17]),
        .R(1'b0));
  FDRE \add_ln28_2_reg_813_reg[18] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(add_ln28_2_fu_561_p2[18]),
        .Q(add_ln28_2_reg_813[18]),
        .R(1'b0));
  FDRE \add_ln28_2_reg_813_reg[19] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(add_ln28_2_fu_561_p2[19]),
        .Q(add_ln28_2_reg_813[19]),
        .R(1'b0));
  CARRY4 \add_ln28_2_reg_813_reg[19]_i_1 
       (.CI(\add_ln28_2_reg_813_reg[15]_i_1_n_0 ),
        .CO({\add_ln28_2_reg_813_reg[19]_i_1_n_0 ,\add_ln28_2_reg_813_reg[19]_i_1_n_1 ,\add_ln28_2_reg_813_reg[19]_i_1_n_2 ,\add_ln28_2_reg_813_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln28_2_reg_813[19]_i_2_n_0 ,\add_ln28_2_reg_813[19]_i_3_n_0 ,\add_ln28_2_reg_813[19]_i_4_n_0 ,\add_ln28_2_reg_813[19]_i_5_n_0 }),
        .O(add_ln28_2_fu_561_p2[19:16]),
        .S({\add_ln28_2_reg_813[19]_i_6_n_0 ,\add_ln28_2_reg_813[19]_i_7_n_0 ,\add_ln28_2_reg_813[19]_i_8_n_0 ,\add_ln28_2_reg_813[19]_i_9_n_0 }));
  FDRE \add_ln28_2_reg_813_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(add_ln28_2_fu_561_p2[1]),
        .Q(add_ln28_2_reg_813[1]),
        .R(1'b0));
  FDRE \add_ln28_2_reg_813_reg[20] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(add_ln28_2_fu_561_p2[20]),
        .Q(add_ln28_2_reg_813[20]),
        .R(1'b0));
  FDRE \add_ln28_2_reg_813_reg[21] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(add_ln28_2_fu_561_p2[21]),
        .Q(add_ln28_2_reg_813[21]),
        .R(1'b0));
  FDRE \add_ln28_2_reg_813_reg[22] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(add_ln28_2_fu_561_p2[22]),
        .Q(add_ln28_2_reg_813[22]),
        .R(1'b0));
  FDRE \add_ln28_2_reg_813_reg[23] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(add_ln28_2_fu_561_p2[23]),
        .Q(add_ln28_2_reg_813[23]),
        .R(1'b0));
  CARRY4 \add_ln28_2_reg_813_reg[23]_i_1 
       (.CI(\add_ln28_2_reg_813_reg[19]_i_1_n_0 ),
        .CO({\add_ln28_2_reg_813_reg[23]_i_1_n_0 ,\add_ln28_2_reg_813_reg[23]_i_1_n_1 ,\add_ln28_2_reg_813_reg[23]_i_1_n_2 ,\add_ln28_2_reg_813_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln28_2_reg_813[23]_i_2_n_0 ,\add_ln28_2_reg_813[23]_i_3_n_0 ,\add_ln28_2_reg_813[23]_i_4_n_0 ,\add_ln28_2_reg_813[23]_i_5_n_0 }),
        .O(add_ln28_2_fu_561_p2[23:20]),
        .S({\add_ln28_2_reg_813[23]_i_6_n_0 ,\add_ln28_2_reg_813[23]_i_7_n_0 ,\add_ln28_2_reg_813[23]_i_8_n_0 ,\add_ln28_2_reg_813[23]_i_9_n_0 }));
  FDRE \add_ln28_2_reg_813_reg[24] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(add_ln28_2_fu_561_p2[24]),
        .Q(add_ln28_2_reg_813[24]),
        .R(1'b0));
  FDRE \add_ln28_2_reg_813_reg[25] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(add_ln28_2_fu_561_p2[25]),
        .Q(add_ln28_2_reg_813[25]),
        .R(1'b0));
  FDRE \add_ln28_2_reg_813_reg[26] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(add_ln28_2_fu_561_p2[26]),
        .Q(add_ln28_2_reg_813[26]),
        .R(1'b0));
  FDRE \add_ln28_2_reg_813_reg[27] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(add_ln28_2_fu_561_p2[27]),
        .Q(add_ln28_2_reg_813[27]),
        .R(1'b0));
  CARRY4 \add_ln28_2_reg_813_reg[27]_i_1 
       (.CI(\add_ln28_2_reg_813_reg[23]_i_1_n_0 ),
        .CO({\add_ln28_2_reg_813_reg[27]_i_1_n_0 ,\add_ln28_2_reg_813_reg[27]_i_1_n_1 ,\add_ln28_2_reg_813_reg[27]_i_1_n_2 ,\add_ln28_2_reg_813_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln28_2_reg_813[27]_i_2_n_0 ,\add_ln28_2_reg_813[27]_i_3_n_0 ,\add_ln28_2_reg_813[27]_i_4_n_0 ,\add_ln28_2_reg_813[27]_i_5_n_0 }),
        .O(add_ln28_2_fu_561_p2[27:24]),
        .S({\add_ln28_2_reg_813[27]_i_6_n_0 ,\add_ln28_2_reg_813[27]_i_7_n_0 ,\add_ln28_2_reg_813[27]_i_8_n_0 ,\add_ln28_2_reg_813[27]_i_9_n_0 }));
  FDRE \add_ln28_2_reg_813_reg[28] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(add_ln28_2_fu_561_p2[28]),
        .Q(add_ln28_2_reg_813[28]),
        .R(1'b0));
  FDRE \add_ln28_2_reg_813_reg[29] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(add_ln28_2_fu_561_p2[29]),
        .Q(add_ln28_2_reg_813[29]),
        .R(1'b0));
  FDRE \add_ln28_2_reg_813_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(add_ln28_2_fu_561_p2[2]),
        .Q(add_ln28_2_reg_813[2]),
        .R(1'b0));
  FDRE \add_ln28_2_reg_813_reg[30] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(add_ln28_2_fu_561_p2[30]),
        .Q(add_ln28_2_reg_813[30]),
        .R(1'b0));
  FDRE \add_ln28_2_reg_813_reg[31] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(add_ln28_2_fu_561_p2[31]),
        .Q(add_ln28_2_reg_813[31]),
        .R(1'b0));
  CARRY4 \add_ln28_2_reg_813_reg[31]_i_2 
       (.CI(\add_ln28_2_reg_813_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_ln28_2_reg_813_reg[31]_i_2_CO_UNCONNECTED [3],\add_ln28_2_reg_813_reg[31]_i_2_n_1 ,\add_ln28_2_reg_813_reg[31]_i_2_n_2 ,\add_ln28_2_reg_813_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln28_2_reg_813[31]_i_3_n_0 ,\add_ln28_2_reg_813[31]_i_4_n_0 ,\add_ln28_2_reg_813[31]_i_5_n_0 }),
        .O(add_ln28_2_fu_561_p2[31:28]),
        .S({\add_ln28_2_reg_813[31]_i_6_n_0 ,\add_ln28_2_reg_813[31]_i_7_n_0 ,\add_ln28_2_reg_813[31]_i_8_n_0 ,\add_ln28_2_reg_813[31]_i_9_n_0 }));
  FDRE \add_ln28_2_reg_813_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(add_ln28_2_fu_561_p2[3]),
        .Q(add_ln28_2_reg_813[3]),
        .R(1'b0));
  CARRY4 \add_ln28_2_reg_813_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln28_2_reg_813_reg[3]_i_1_n_0 ,\add_ln28_2_reg_813_reg[3]_i_1_n_1 ,\add_ln28_2_reg_813_reg[3]_i_1_n_2 ,\add_ln28_2_reg_813_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln28_2_reg_813[3]_i_2_n_0 ,\add_ln28_2_reg_813[3]_i_3_n_0 ,\add_ln28_2_reg_813[3]_i_4_n_0 ,1'b0}),
        .O(add_ln28_2_fu_561_p2[3:0]),
        .S({\add_ln28_2_reg_813[3]_i_5_n_0 ,\add_ln28_2_reg_813[3]_i_6_n_0 ,\add_ln28_2_reg_813[3]_i_7_n_0 ,\add_ln28_2_reg_813[3]_i_8_n_0 }));
  FDRE \add_ln28_2_reg_813_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(add_ln28_2_fu_561_p2[4]),
        .Q(add_ln28_2_reg_813[4]),
        .R(1'b0));
  FDRE \add_ln28_2_reg_813_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(add_ln28_2_fu_561_p2[5]),
        .Q(add_ln28_2_reg_813[5]),
        .R(1'b0));
  FDRE \add_ln28_2_reg_813_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(add_ln28_2_fu_561_p2[6]),
        .Q(add_ln28_2_reg_813[6]),
        .R(1'b0));
  FDRE \add_ln28_2_reg_813_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(add_ln28_2_fu_561_p2[7]),
        .Q(add_ln28_2_reg_813[7]),
        .R(1'b0));
  CARRY4 \add_ln28_2_reg_813_reg[7]_i_1 
       (.CI(\add_ln28_2_reg_813_reg[3]_i_1_n_0 ),
        .CO({\add_ln28_2_reg_813_reg[7]_i_1_n_0 ,\add_ln28_2_reg_813_reg[7]_i_1_n_1 ,\add_ln28_2_reg_813_reg[7]_i_1_n_2 ,\add_ln28_2_reg_813_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln28_2_reg_813[7]_i_2_n_0 ,\add_ln28_2_reg_813[7]_i_3_n_0 ,\add_ln28_2_reg_813[7]_i_4_n_0 ,\add_ln28_2_reg_813[7]_i_5_n_0 }),
        .O(add_ln28_2_fu_561_p2[7:4]),
        .S({\add_ln28_2_reg_813[7]_i_6_n_0 ,\add_ln28_2_reg_813[7]_i_7_n_0 ,\add_ln28_2_reg_813[7]_i_8_n_0 ,\add_ln28_2_reg_813[7]_i_9_n_0 }));
  FDRE \add_ln28_2_reg_813_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(add_ln28_2_fu_561_p2[8]),
        .Q(add_ln28_2_reg_813[8]),
        .R(1'b0));
  FDRE \add_ln28_2_reg_813_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(add_ln28_2_fu_561_p2[9]),
        .Q(add_ln28_2_reg_813[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_733[11]_i_2 
       (.I0(mul_ln28_6_reg_708[11]),
        .I1(mul_ln28_7_reg_718[11]),
        .O(\add_ln28_4_reg_733[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_733[11]_i_3 
       (.I0(mul_ln28_6_reg_708[10]),
        .I1(mul_ln28_7_reg_718[10]),
        .O(\add_ln28_4_reg_733[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_733[11]_i_4 
       (.I0(mul_ln28_6_reg_708[9]),
        .I1(mul_ln28_7_reg_718[9]),
        .O(\add_ln28_4_reg_733[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_733[11]_i_5 
       (.I0(mul_ln28_6_reg_708[8]),
        .I1(mul_ln28_7_reg_718[8]),
        .O(\add_ln28_4_reg_733[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_733[15]_i_2 
       (.I0(mul_ln28_6_reg_708[15]),
        .I1(mul_ln28_7_reg_718[15]),
        .O(\add_ln28_4_reg_733[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_733[15]_i_3 
       (.I0(mul_ln28_6_reg_708[14]),
        .I1(mul_ln28_7_reg_718[14]),
        .O(\add_ln28_4_reg_733[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_733[15]_i_4 
       (.I0(mul_ln28_6_reg_708[13]),
        .I1(mul_ln28_7_reg_718[13]),
        .O(\add_ln28_4_reg_733[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_733[15]_i_5 
       (.I0(mul_ln28_6_reg_708[12]),
        .I1(mul_ln28_7_reg_718[12]),
        .O(\add_ln28_4_reg_733[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_733[19]_i_2 
       (.I0(mul_ln28_6_reg_708[19]),
        .I1(mul_ln28_7_reg_718[19]),
        .O(\add_ln28_4_reg_733[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_733[19]_i_3 
       (.I0(mul_ln28_6_reg_708[18]),
        .I1(mul_ln28_7_reg_718[18]),
        .O(\add_ln28_4_reg_733[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_733[19]_i_4 
       (.I0(mul_ln28_6_reg_708[17]),
        .I1(mul_ln28_7_reg_718[17]),
        .O(\add_ln28_4_reg_733[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_733[19]_i_5 
       (.I0(mul_ln28_6_reg_708[16]),
        .I1(mul_ln28_7_reg_718[16]),
        .O(\add_ln28_4_reg_733[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_733[23]_i_2 
       (.I0(mul_ln28_6_reg_708[23]),
        .I1(mul_ln28_7_reg_718[23]),
        .O(\add_ln28_4_reg_733[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_733[23]_i_3 
       (.I0(mul_ln28_6_reg_708[22]),
        .I1(mul_ln28_7_reg_718[22]),
        .O(\add_ln28_4_reg_733[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_733[23]_i_4 
       (.I0(mul_ln28_6_reg_708[21]),
        .I1(mul_ln28_7_reg_718[21]),
        .O(\add_ln28_4_reg_733[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_733[23]_i_5 
       (.I0(mul_ln28_6_reg_708[20]),
        .I1(mul_ln28_7_reg_718[20]),
        .O(\add_ln28_4_reg_733[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_733[27]_i_2 
       (.I0(mul_ln28_6_reg_708[27]),
        .I1(mul_ln28_7_reg_718[27]),
        .O(\add_ln28_4_reg_733[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_733[27]_i_3 
       (.I0(mul_ln28_6_reg_708[26]),
        .I1(mul_ln28_7_reg_718[26]),
        .O(\add_ln28_4_reg_733[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_733[27]_i_4 
       (.I0(mul_ln28_6_reg_708[25]),
        .I1(mul_ln28_7_reg_718[25]),
        .O(\add_ln28_4_reg_733[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_733[27]_i_5 
       (.I0(mul_ln28_6_reg_708[24]),
        .I1(mul_ln28_7_reg_718[24]),
        .O(\add_ln28_4_reg_733[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_733[31]_i_3 
       (.I0(mul_ln28_6_reg_708[31]),
        .I1(mul_ln28_7_reg_718[31]),
        .O(\add_ln28_4_reg_733[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_733[31]_i_4 
       (.I0(mul_ln28_6_reg_708[30]),
        .I1(mul_ln28_7_reg_718[30]),
        .O(\add_ln28_4_reg_733[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_733[31]_i_5 
       (.I0(mul_ln28_6_reg_708[29]),
        .I1(mul_ln28_7_reg_718[29]),
        .O(\add_ln28_4_reg_733[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_733[31]_i_6 
       (.I0(mul_ln28_6_reg_708[28]),
        .I1(mul_ln28_7_reg_718[28]),
        .O(\add_ln28_4_reg_733[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_733[3]_i_2 
       (.I0(mul_ln28_6_reg_708[3]),
        .I1(mul_ln28_7_reg_718[3]),
        .O(\add_ln28_4_reg_733[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_733[3]_i_3 
       (.I0(mul_ln28_6_reg_708[2]),
        .I1(mul_ln28_7_reg_718[2]),
        .O(\add_ln28_4_reg_733[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_733[3]_i_4 
       (.I0(mul_ln28_6_reg_708[1]),
        .I1(mul_ln28_7_reg_718[1]),
        .O(\add_ln28_4_reg_733[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_733[3]_i_5 
       (.I0(mul_ln28_6_reg_708[0]),
        .I1(mul_ln28_7_reg_718[0]),
        .O(\add_ln28_4_reg_733[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_733[7]_i_2 
       (.I0(mul_ln28_6_reg_708[7]),
        .I1(mul_ln28_7_reg_718[7]),
        .O(\add_ln28_4_reg_733[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_733[7]_i_3 
       (.I0(mul_ln28_6_reg_708[6]),
        .I1(mul_ln28_7_reg_718[6]),
        .O(\add_ln28_4_reg_733[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_733[7]_i_4 
       (.I0(mul_ln28_6_reg_708[5]),
        .I1(mul_ln28_7_reg_718[5]),
        .O(\add_ln28_4_reg_733[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_4_reg_733[7]_i_5 
       (.I0(mul_ln28_6_reg_708[4]),
        .I1(mul_ln28_7_reg_718[4]),
        .O(\add_ln28_4_reg_733[7]_i_5_n_0 ));
  FDRE \add_ln28_4_reg_733_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(add_ln28_4_fu_472_p2[0]),
        .Q(add_ln28_4_reg_733[0]),
        .R(1'b0));
  FDRE \add_ln28_4_reg_733_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(add_ln28_4_fu_472_p2[10]),
        .Q(add_ln28_4_reg_733[10]),
        .R(1'b0));
  FDRE \add_ln28_4_reg_733_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(add_ln28_4_fu_472_p2[11]),
        .Q(add_ln28_4_reg_733[11]),
        .R(1'b0));
  CARRY4 \add_ln28_4_reg_733_reg[11]_i_1 
       (.CI(\add_ln28_4_reg_733_reg[7]_i_1_n_0 ),
        .CO({\add_ln28_4_reg_733_reg[11]_i_1_n_0 ,\add_ln28_4_reg_733_reg[11]_i_1_n_1 ,\add_ln28_4_reg_733_reg[11]_i_1_n_2 ,\add_ln28_4_reg_733_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln28_6_reg_708[11:8]),
        .O(add_ln28_4_fu_472_p2[11:8]),
        .S({\add_ln28_4_reg_733[11]_i_2_n_0 ,\add_ln28_4_reg_733[11]_i_3_n_0 ,\add_ln28_4_reg_733[11]_i_4_n_0 ,\add_ln28_4_reg_733[11]_i_5_n_0 }));
  FDRE \add_ln28_4_reg_733_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(add_ln28_4_fu_472_p2[12]),
        .Q(add_ln28_4_reg_733[12]),
        .R(1'b0));
  FDRE \add_ln28_4_reg_733_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(add_ln28_4_fu_472_p2[13]),
        .Q(add_ln28_4_reg_733[13]),
        .R(1'b0));
  FDRE \add_ln28_4_reg_733_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(add_ln28_4_fu_472_p2[14]),
        .Q(add_ln28_4_reg_733[14]),
        .R(1'b0));
  FDRE \add_ln28_4_reg_733_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(add_ln28_4_fu_472_p2[15]),
        .Q(add_ln28_4_reg_733[15]),
        .R(1'b0));
  CARRY4 \add_ln28_4_reg_733_reg[15]_i_1 
       (.CI(\add_ln28_4_reg_733_reg[11]_i_1_n_0 ),
        .CO({\add_ln28_4_reg_733_reg[15]_i_1_n_0 ,\add_ln28_4_reg_733_reg[15]_i_1_n_1 ,\add_ln28_4_reg_733_reg[15]_i_1_n_2 ,\add_ln28_4_reg_733_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln28_6_reg_708[15:12]),
        .O(add_ln28_4_fu_472_p2[15:12]),
        .S({\add_ln28_4_reg_733[15]_i_2_n_0 ,\add_ln28_4_reg_733[15]_i_3_n_0 ,\add_ln28_4_reg_733[15]_i_4_n_0 ,\add_ln28_4_reg_733[15]_i_5_n_0 }));
  FDRE \add_ln28_4_reg_733_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(add_ln28_4_fu_472_p2[16]),
        .Q(add_ln28_4_reg_733[16]),
        .R(1'b0));
  FDRE \add_ln28_4_reg_733_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(add_ln28_4_fu_472_p2[17]),
        .Q(add_ln28_4_reg_733[17]),
        .R(1'b0));
  FDRE \add_ln28_4_reg_733_reg[18] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(add_ln28_4_fu_472_p2[18]),
        .Q(add_ln28_4_reg_733[18]),
        .R(1'b0));
  FDRE \add_ln28_4_reg_733_reg[19] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(add_ln28_4_fu_472_p2[19]),
        .Q(add_ln28_4_reg_733[19]),
        .R(1'b0));
  CARRY4 \add_ln28_4_reg_733_reg[19]_i_1 
       (.CI(\add_ln28_4_reg_733_reg[15]_i_1_n_0 ),
        .CO({\add_ln28_4_reg_733_reg[19]_i_1_n_0 ,\add_ln28_4_reg_733_reg[19]_i_1_n_1 ,\add_ln28_4_reg_733_reg[19]_i_1_n_2 ,\add_ln28_4_reg_733_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln28_6_reg_708[19:16]),
        .O(add_ln28_4_fu_472_p2[19:16]),
        .S({\add_ln28_4_reg_733[19]_i_2_n_0 ,\add_ln28_4_reg_733[19]_i_3_n_0 ,\add_ln28_4_reg_733[19]_i_4_n_0 ,\add_ln28_4_reg_733[19]_i_5_n_0 }));
  FDRE \add_ln28_4_reg_733_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(add_ln28_4_fu_472_p2[1]),
        .Q(add_ln28_4_reg_733[1]),
        .R(1'b0));
  FDRE \add_ln28_4_reg_733_reg[20] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(add_ln28_4_fu_472_p2[20]),
        .Q(add_ln28_4_reg_733[20]),
        .R(1'b0));
  FDRE \add_ln28_4_reg_733_reg[21] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(add_ln28_4_fu_472_p2[21]),
        .Q(add_ln28_4_reg_733[21]),
        .R(1'b0));
  FDRE \add_ln28_4_reg_733_reg[22] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(add_ln28_4_fu_472_p2[22]),
        .Q(add_ln28_4_reg_733[22]),
        .R(1'b0));
  FDRE \add_ln28_4_reg_733_reg[23] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(add_ln28_4_fu_472_p2[23]),
        .Q(add_ln28_4_reg_733[23]),
        .R(1'b0));
  CARRY4 \add_ln28_4_reg_733_reg[23]_i_1 
       (.CI(\add_ln28_4_reg_733_reg[19]_i_1_n_0 ),
        .CO({\add_ln28_4_reg_733_reg[23]_i_1_n_0 ,\add_ln28_4_reg_733_reg[23]_i_1_n_1 ,\add_ln28_4_reg_733_reg[23]_i_1_n_2 ,\add_ln28_4_reg_733_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln28_6_reg_708[23:20]),
        .O(add_ln28_4_fu_472_p2[23:20]),
        .S({\add_ln28_4_reg_733[23]_i_2_n_0 ,\add_ln28_4_reg_733[23]_i_3_n_0 ,\add_ln28_4_reg_733[23]_i_4_n_0 ,\add_ln28_4_reg_733[23]_i_5_n_0 }));
  FDRE \add_ln28_4_reg_733_reg[24] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(add_ln28_4_fu_472_p2[24]),
        .Q(add_ln28_4_reg_733[24]),
        .R(1'b0));
  FDRE \add_ln28_4_reg_733_reg[25] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(add_ln28_4_fu_472_p2[25]),
        .Q(add_ln28_4_reg_733[25]),
        .R(1'b0));
  FDRE \add_ln28_4_reg_733_reg[26] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(add_ln28_4_fu_472_p2[26]),
        .Q(add_ln28_4_reg_733[26]),
        .R(1'b0));
  FDRE \add_ln28_4_reg_733_reg[27] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(add_ln28_4_fu_472_p2[27]),
        .Q(add_ln28_4_reg_733[27]),
        .R(1'b0));
  CARRY4 \add_ln28_4_reg_733_reg[27]_i_1 
       (.CI(\add_ln28_4_reg_733_reg[23]_i_1_n_0 ),
        .CO({\add_ln28_4_reg_733_reg[27]_i_1_n_0 ,\add_ln28_4_reg_733_reg[27]_i_1_n_1 ,\add_ln28_4_reg_733_reg[27]_i_1_n_2 ,\add_ln28_4_reg_733_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln28_6_reg_708[27:24]),
        .O(add_ln28_4_fu_472_p2[27:24]),
        .S({\add_ln28_4_reg_733[27]_i_2_n_0 ,\add_ln28_4_reg_733[27]_i_3_n_0 ,\add_ln28_4_reg_733[27]_i_4_n_0 ,\add_ln28_4_reg_733[27]_i_5_n_0 }));
  FDRE \add_ln28_4_reg_733_reg[28] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(add_ln28_4_fu_472_p2[28]),
        .Q(add_ln28_4_reg_733[28]),
        .R(1'b0));
  FDRE \add_ln28_4_reg_733_reg[29] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(add_ln28_4_fu_472_p2[29]),
        .Q(add_ln28_4_reg_733[29]),
        .R(1'b0));
  FDRE \add_ln28_4_reg_733_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(add_ln28_4_fu_472_p2[2]),
        .Q(add_ln28_4_reg_733[2]),
        .R(1'b0));
  FDRE \add_ln28_4_reg_733_reg[30] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(add_ln28_4_fu_472_p2[30]),
        .Q(add_ln28_4_reg_733[30]),
        .R(1'b0));
  FDRE \add_ln28_4_reg_733_reg[31] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(add_ln28_4_fu_472_p2[31]),
        .Q(add_ln28_4_reg_733[31]),
        .R(1'b0));
  CARRY4 \add_ln28_4_reg_733_reg[31]_i_2 
       (.CI(\add_ln28_4_reg_733_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_ln28_4_reg_733_reg[31]_i_2_CO_UNCONNECTED [3],\add_ln28_4_reg_733_reg[31]_i_2_n_1 ,\add_ln28_4_reg_733_reg[31]_i_2_n_2 ,\add_ln28_4_reg_733_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,mul_ln28_6_reg_708[30:28]}),
        .O(add_ln28_4_fu_472_p2[31:28]),
        .S({\add_ln28_4_reg_733[31]_i_3_n_0 ,\add_ln28_4_reg_733[31]_i_4_n_0 ,\add_ln28_4_reg_733[31]_i_5_n_0 ,\add_ln28_4_reg_733[31]_i_6_n_0 }));
  FDRE \add_ln28_4_reg_733_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(add_ln28_4_fu_472_p2[3]),
        .Q(add_ln28_4_reg_733[3]),
        .R(1'b0));
  CARRY4 \add_ln28_4_reg_733_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln28_4_reg_733_reg[3]_i_1_n_0 ,\add_ln28_4_reg_733_reg[3]_i_1_n_1 ,\add_ln28_4_reg_733_reg[3]_i_1_n_2 ,\add_ln28_4_reg_733_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln28_6_reg_708[3:0]),
        .O(add_ln28_4_fu_472_p2[3:0]),
        .S({\add_ln28_4_reg_733[3]_i_2_n_0 ,\add_ln28_4_reg_733[3]_i_3_n_0 ,\add_ln28_4_reg_733[3]_i_4_n_0 ,\add_ln28_4_reg_733[3]_i_5_n_0 }));
  FDRE \add_ln28_4_reg_733_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(add_ln28_4_fu_472_p2[4]),
        .Q(add_ln28_4_reg_733[4]),
        .R(1'b0));
  FDRE \add_ln28_4_reg_733_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(add_ln28_4_fu_472_p2[5]),
        .Q(add_ln28_4_reg_733[5]),
        .R(1'b0));
  FDRE \add_ln28_4_reg_733_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(add_ln28_4_fu_472_p2[6]),
        .Q(add_ln28_4_reg_733[6]),
        .R(1'b0));
  FDRE \add_ln28_4_reg_733_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(add_ln28_4_fu_472_p2[7]),
        .Q(add_ln28_4_reg_733[7]),
        .R(1'b0));
  CARRY4 \add_ln28_4_reg_733_reg[7]_i_1 
       (.CI(\add_ln28_4_reg_733_reg[3]_i_1_n_0 ),
        .CO({\add_ln28_4_reg_733_reg[7]_i_1_n_0 ,\add_ln28_4_reg_733_reg[7]_i_1_n_1 ,\add_ln28_4_reg_733_reg[7]_i_1_n_2 ,\add_ln28_4_reg_733_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln28_6_reg_708[7:4]),
        .O(add_ln28_4_fu_472_p2[7:4]),
        .S({\add_ln28_4_reg_733[7]_i_2_n_0 ,\add_ln28_4_reg_733[7]_i_3_n_0 ,\add_ln28_4_reg_733[7]_i_4_n_0 ,\add_ln28_4_reg_733[7]_i_5_n_0 }));
  FDRE \add_ln28_4_reg_733_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(add_ln28_4_fu_472_p2[8]),
        .Q(add_ln28_4_reg_733[8]),
        .R(1'b0));
  FDRE \add_ln28_4_reg_733_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(add_ln28_4_fu_472_p2[9]),
        .Q(add_ln28_4_reg_733[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_7_reg_773[11]_i_2 
       (.I0(mul_ln28_10_reg_753[10]),
        .I1(mul_ln28_8_reg_728[10]),
        .I2(mul_ln28_9_reg_743[10]),
        .O(\add_ln28_7_reg_773[11]_i_2_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_7_reg_773[11]_i_3 
       (.I0(mul_ln28_10_reg_753[9]),
        .I1(mul_ln28_8_reg_728[9]),
        .I2(mul_ln28_9_reg_743[9]),
        .O(\add_ln28_7_reg_773[11]_i_3_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_7_reg_773[11]_i_4 
       (.I0(mul_ln28_10_reg_753[8]),
        .I1(mul_ln28_8_reg_728[8]),
        .I2(mul_ln28_9_reg_743[8]),
        .O(\add_ln28_7_reg_773[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_7_reg_773[11]_i_5 
       (.I0(mul_ln28_10_reg_753[7]),
        .I1(mul_ln28_8_reg_728[7]),
        .I2(mul_ln28_9_reg_743[7]),
        .O(\add_ln28_7_reg_773[11]_i_5_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_7_reg_773[11]_i_6 
       (.I0(mul_ln28_10_reg_753[11]),
        .I1(mul_ln28_8_reg_728[11]),
        .I2(mul_ln28_9_reg_743[11]),
        .I3(\add_ln28_7_reg_773[11]_i_2_n_0 ),
        .O(\add_ln28_7_reg_773[11]_i_6_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_7_reg_773[11]_i_7 
       (.I0(mul_ln28_10_reg_753[10]),
        .I1(mul_ln28_8_reg_728[10]),
        .I2(mul_ln28_9_reg_743[10]),
        .I3(\add_ln28_7_reg_773[11]_i_3_n_0 ),
        .O(\add_ln28_7_reg_773[11]_i_7_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_7_reg_773[11]_i_8 
       (.I0(mul_ln28_10_reg_753[9]),
        .I1(mul_ln28_8_reg_728[9]),
        .I2(mul_ln28_9_reg_743[9]),
        .I3(\add_ln28_7_reg_773[11]_i_4_n_0 ),
        .O(\add_ln28_7_reg_773[11]_i_8_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_7_reg_773[11]_i_9 
       (.I0(mul_ln28_10_reg_753[8]),
        .I1(mul_ln28_8_reg_728[8]),
        .I2(mul_ln28_9_reg_743[8]),
        .I3(\add_ln28_7_reg_773[11]_i_5_n_0 ),
        .O(\add_ln28_7_reg_773[11]_i_9_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_7_reg_773[15]_i_2 
       (.I0(mul_ln28_10_reg_753[14]),
        .I1(mul_ln28_8_reg_728[14]),
        .I2(mul_ln28_9_reg_743[14]),
        .O(\add_ln28_7_reg_773[15]_i_2_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_7_reg_773[15]_i_3 
       (.I0(mul_ln28_10_reg_753[13]),
        .I1(mul_ln28_8_reg_728[13]),
        .I2(mul_ln28_9_reg_743[13]),
        .O(\add_ln28_7_reg_773[15]_i_3_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_7_reg_773[15]_i_4 
       (.I0(mul_ln28_10_reg_753[12]),
        .I1(mul_ln28_8_reg_728[12]),
        .I2(mul_ln28_9_reg_743[12]),
        .O(\add_ln28_7_reg_773[15]_i_4_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_7_reg_773[15]_i_5 
       (.I0(mul_ln28_10_reg_753[11]),
        .I1(mul_ln28_8_reg_728[11]),
        .I2(mul_ln28_9_reg_743[11]),
        .O(\add_ln28_7_reg_773[15]_i_5_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_7_reg_773[15]_i_6 
       (.I0(mul_ln28_10_reg_753[15]),
        .I1(mul_ln28_8_reg_728[15]),
        .I2(mul_ln28_9_reg_743[15]),
        .I3(\add_ln28_7_reg_773[15]_i_2_n_0 ),
        .O(\add_ln28_7_reg_773[15]_i_6_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_7_reg_773[15]_i_7 
       (.I0(mul_ln28_10_reg_753[14]),
        .I1(mul_ln28_8_reg_728[14]),
        .I2(mul_ln28_9_reg_743[14]),
        .I3(\add_ln28_7_reg_773[15]_i_3_n_0 ),
        .O(\add_ln28_7_reg_773[15]_i_7_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_7_reg_773[15]_i_8 
       (.I0(mul_ln28_10_reg_753[13]),
        .I1(mul_ln28_8_reg_728[13]),
        .I2(mul_ln28_9_reg_743[13]),
        .I3(\add_ln28_7_reg_773[15]_i_4_n_0 ),
        .O(\add_ln28_7_reg_773[15]_i_8_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_7_reg_773[15]_i_9 
       (.I0(mul_ln28_10_reg_753[12]),
        .I1(mul_ln28_8_reg_728[12]),
        .I2(mul_ln28_9_reg_743[12]),
        .I3(\add_ln28_7_reg_773[15]_i_5_n_0 ),
        .O(\add_ln28_7_reg_773[15]_i_9_n_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_7_reg_773[19]_i_2 
       (.I0(mul_ln28_10_reg_753[18]),
        .I1(mul_ln28_8_reg_728[18]),
        .I2(mul_ln28_9_reg_743[18]),
        .O(\add_ln28_7_reg_773[19]_i_2_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_7_reg_773[19]_i_3 
       (.I0(mul_ln28_10_reg_753[17]),
        .I1(mul_ln28_8_reg_728[17]),
        .I2(mul_ln28_9_reg_743[17]),
        .O(\add_ln28_7_reg_773[19]_i_3_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_7_reg_773[19]_i_4 
       (.I0(mul_ln28_10_reg_753[16]),
        .I1(mul_ln28_8_reg_728[16]),
        .I2(mul_ln28_9_reg_743[16]),
        .O(\add_ln28_7_reg_773[19]_i_4_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_7_reg_773[19]_i_5 
       (.I0(mul_ln28_10_reg_753[15]),
        .I1(mul_ln28_8_reg_728[15]),
        .I2(mul_ln28_9_reg_743[15]),
        .O(\add_ln28_7_reg_773[19]_i_5_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_7_reg_773[19]_i_6 
       (.I0(mul_ln28_10_reg_753[19]),
        .I1(mul_ln28_8_reg_728[19]),
        .I2(mul_ln28_9_reg_743[19]),
        .I3(\add_ln28_7_reg_773[19]_i_2_n_0 ),
        .O(\add_ln28_7_reg_773[19]_i_6_n_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_7_reg_773[19]_i_7 
       (.I0(mul_ln28_10_reg_753[18]),
        .I1(mul_ln28_8_reg_728[18]),
        .I2(mul_ln28_9_reg_743[18]),
        .I3(\add_ln28_7_reg_773[19]_i_3_n_0 ),
        .O(\add_ln28_7_reg_773[19]_i_7_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_7_reg_773[19]_i_8 
       (.I0(mul_ln28_10_reg_753[17]),
        .I1(mul_ln28_8_reg_728[17]),
        .I2(mul_ln28_9_reg_743[17]),
        .I3(\add_ln28_7_reg_773[19]_i_4_n_0 ),
        .O(\add_ln28_7_reg_773[19]_i_8_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_7_reg_773[19]_i_9 
       (.I0(mul_ln28_10_reg_753[16]),
        .I1(mul_ln28_8_reg_728[16]),
        .I2(mul_ln28_9_reg_743[16]),
        .I3(\add_ln28_7_reg_773[19]_i_5_n_0 ),
        .O(\add_ln28_7_reg_773[19]_i_9_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_7_reg_773[23]_i_2 
       (.I0(mul_ln28_10_reg_753[22]),
        .I1(mul_ln28_8_reg_728[22]),
        .I2(mul_ln28_9_reg_743[22]),
        .O(\add_ln28_7_reg_773[23]_i_2_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_7_reg_773[23]_i_3 
       (.I0(mul_ln28_10_reg_753[21]),
        .I1(mul_ln28_8_reg_728[21]),
        .I2(mul_ln28_9_reg_743[21]),
        .O(\add_ln28_7_reg_773[23]_i_3_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_7_reg_773[23]_i_4 
       (.I0(mul_ln28_10_reg_753[20]),
        .I1(mul_ln28_8_reg_728[20]),
        .I2(mul_ln28_9_reg_743[20]),
        .O(\add_ln28_7_reg_773[23]_i_4_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_7_reg_773[23]_i_5 
       (.I0(mul_ln28_10_reg_753[19]),
        .I1(mul_ln28_8_reg_728[19]),
        .I2(mul_ln28_9_reg_743[19]),
        .O(\add_ln28_7_reg_773[23]_i_5_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_7_reg_773[23]_i_6 
       (.I0(mul_ln28_10_reg_753[23]),
        .I1(mul_ln28_8_reg_728[23]),
        .I2(mul_ln28_9_reg_743[23]),
        .I3(\add_ln28_7_reg_773[23]_i_2_n_0 ),
        .O(\add_ln28_7_reg_773[23]_i_6_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_7_reg_773[23]_i_7 
       (.I0(mul_ln28_10_reg_753[22]),
        .I1(mul_ln28_8_reg_728[22]),
        .I2(mul_ln28_9_reg_743[22]),
        .I3(\add_ln28_7_reg_773[23]_i_3_n_0 ),
        .O(\add_ln28_7_reg_773[23]_i_7_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_7_reg_773[23]_i_8 
       (.I0(mul_ln28_10_reg_753[21]),
        .I1(mul_ln28_8_reg_728[21]),
        .I2(mul_ln28_9_reg_743[21]),
        .I3(\add_ln28_7_reg_773[23]_i_4_n_0 ),
        .O(\add_ln28_7_reg_773[23]_i_8_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_7_reg_773[23]_i_9 
       (.I0(mul_ln28_10_reg_753[20]),
        .I1(mul_ln28_8_reg_728[20]),
        .I2(mul_ln28_9_reg_743[20]),
        .I3(\add_ln28_7_reg_773[23]_i_5_n_0 ),
        .O(\add_ln28_7_reg_773[23]_i_9_n_0 ));
  (* HLUTNM = "lutpair52" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_7_reg_773[27]_i_2 
       (.I0(mul_ln28_10_reg_753[26]),
        .I1(mul_ln28_8_reg_728[26]),
        .I2(mul_ln28_9_reg_743[26]),
        .O(\add_ln28_7_reg_773[27]_i_2_n_0 ));
  (* HLUTNM = "lutpair51" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_7_reg_773[27]_i_3 
       (.I0(mul_ln28_10_reg_753[25]),
        .I1(mul_ln28_8_reg_728[25]),
        .I2(mul_ln28_9_reg_743[25]),
        .O(\add_ln28_7_reg_773[27]_i_3_n_0 ));
  (* HLUTNM = "lutpair50" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_7_reg_773[27]_i_4 
       (.I0(mul_ln28_10_reg_753[24]),
        .I1(mul_ln28_8_reg_728[24]),
        .I2(mul_ln28_9_reg_743[24]),
        .O(\add_ln28_7_reg_773[27]_i_4_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_7_reg_773[27]_i_5 
       (.I0(mul_ln28_10_reg_753[23]),
        .I1(mul_ln28_8_reg_728[23]),
        .I2(mul_ln28_9_reg_743[23]),
        .O(\add_ln28_7_reg_773[27]_i_5_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_7_reg_773[27]_i_6 
       (.I0(mul_ln28_10_reg_753[27]),
        .I1(mul_ln28_8_reg_728[27]),
        .I2(mul_ln28_9_reg_743[27]),
        .I3(\add_ln28_7_reg_773[27]_i_2_n_0 ),
        .O(\add_ln28_7_reg_773[27]_i_6_n_0 ));
  (* HLUTNM = "lutpair52" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_7_reg_773[27]_i_7 
       (.I0(mul_ln28_10_reg_753[26]),
        .I1(mul_ln28_8_reg_728[26]),
        .I2(mul_ln28_9_reg_743[26]),
        .I3(\add_ln28_7_reg_773[27]_i_3_n_0 ),
        .O(\add_ln28_7_reg_773[27]_i_7_n_0 ));
  (* HLUTNM = "lutpair51" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_7_reg_773[27]_i_8 
       (.I0(mul_ln28_10_reg_753[25]),
        .I1(mul_ln28_8_reg_728[25]),
        .I2(mul_ln28_9_reg_743[25]),
        .I3(\add_ln28_7_reg_773[27]_i_4_n_0 ),
        .O(\add_ln28_7_reg_773[27]_i_8_n_0 ));
  (* HLUTNM = "lutpair50" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_7_reg_773[27]_i_9 
       (.I0(mul_ln28_10_reg_753[24]),
        .I1(mul_ln28_8_reg_728[24]),
        .I2(mul_ln28_9_reg_743[24]),
        .I3(\add_ln28_7_reg_773[27]_i_5_n_0 ),
        .O(\add_ln28_7_reg_773[27]_i_9_n_0 ));
  (* HLUTNM = "lutpair55" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_7_reg_773[31]_i_2 
       (.I0(mul_ln28_10_reg_753[29]),
        .I1(mul_ln28_8_reg_728[29]),
        .I2(mul_ln28_9_reg_743[29]),
        .O(\add_ln28_7_reg_773[31]_i_2_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_7_reg_773[31]_i_3 
       (.I0(mul_ln28_10_reg_753[28]),
        .I1(mul_ln28_8_reg_728[28]),
        .I2(mul_ln28_9_reg_743[28]),
        .O(\add_ln28_7_reg_773[31]_i_3_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_7_reg_773[31]_i_4 
       (.I0(mul_ln28_10_reg_753[27]),
        .I1(mul_ln28_8_reg_728[27]),
        .I2(mul_ln28_9_reg_743[27]),
        .O(\add_ln28_7_reg_773[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln28_7_reg_773[31]_i_5 
       (.I0(mul_ln28_9_reg_743[30]),
        .I1(mul_ln28_8_reg_728[30]),
        .I2(mul_ln28_10_reg_753[30]),
        .I3(mul_ln28_8_reg_728[31]),
        .I4(mul_ln28_10_reg_753[31]),
        .I5(mul_ln28_9_reg_743[31]),
        .O(\add_ln28_7_reg_773[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_7_reg_773[31]_i_6 
       (.I0(\add_ln28_7_reg_773[31]_i_2_n_0 ),
        .I1(mul_ln28_8_reg_728[30]),
        .I2(mul_ln28_10_reg_753[30]),
        .I3(mul_ln28_9_reg_743[30]),
        .O(\add_ln28_7_reg_773[31]_i_6_n_0 ));
  (* HLUTNM = "lutpair55" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_7_reg_773[31]_i_7 
       (.I0(mul_ln28_10_reg_753[29]),
        .I1(mul_ln28_8_reg_728[29]),
        .I2(mul_ln28_9_reg_743[29]),
        .I3(\add_ln28_7_reg_773[31]_i_3_n_0 ),
        .O(\add_ln28_7_reg_773[31]_i_7_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_7_reg_773[31]_i_8 
       (.I0(mul_ln28_10_reg_753[28]),
        .I1(mul_ln28_8_reg_728[28]),
        .I2(mul_ln28_9_reg_743[28]),
        .I3(\add_ln28_7_reg_773[31]_i_4_n_0 ),
        .O(\add_ln28_7_reg_773[31]_i_8_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_7_reg_773[3]_i_2 
       (.I0(mul_ln28_10_reg_753[2]),
        .I1(mul_ln28_8_reg_728[2]),
        .I2(mul_ln28_9_reg_743[2]),
        .O(\add_ln28_7_reg_773[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_7_reg_773[3]_i_3 
       (.I0(mul_ln28_10_reg_753[1]),
        .I1(mul_ln28_8_reg_728[1]),
        .I2(mul_ln28_9_reg_743[1]),
        .O(\add_ln28_7_reg_773[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_7_reg_773[3]_i_4 
       (.I0(mul_ln28_10_reg_753[0]),
        .I1(mul_ln28_8_reg_728[0]),
        .I2(mul_ln28_9_reg_743[0]),
        .O(\add_ln28_7_reg_773[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_7_reg_773[3]_i_5 
       (.I0(mul_ln28_10_reg_753[3]),
        .I1(mul_ln28_8_reg_728[3]),
        .I2(mul_ln28_9_reg_743[3]),
        .I3(\add_ln28_7_reg_773[3]_i_2_n_0 ),
        .O(\add_ln28_7_reg_773[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_7_reg_773[3]_i_6 
       (.I0(mul_ln28_10_reg_753[2]),
        .I1(mul_ln28_8_reg_728[2]),
        .I2(mul_ln28_9_reg_743[2]),
        .I3(\add_ln28_7_reg_773[3]_i_3_n_0 ),
        .O(\add_ln28_7_reg_773[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_7_reg_773[3]_i_7 
       (.I0(mul_ln28_10_reg_753[1]),
        .I1(mul_ln28_8_reg_728[1]),
        .I2(mul_ln28_9_reg_743[1]),
        .I3(\add_ln28_7_reg_773[3]_i_4_n_0 ),
        .O(\add_ln28_7_reg_773[3]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln28_7_reg_773[3]_i_8 
       (.I0(mul_ln28_10_reg_753[0]),
        .I1(mul_ln28_8_reg_728[0]),
        .I2(mul_ln28_9_reg_743[0]),
        .O(\add_ln28_7_reg_773[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_7_reg_773[7]_i_2 
       (.I0(mul_ln28_10_reg_753[6]),
        .I1(mul_ln28_8_reg_728[6]),
        .I2(mul_ln28_9_reg_743[6]),
        .O(\add_ln28_7_reg_773[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_7_reg_773[7]_i_3 
       (.I0(mul_ln28_10_reg_753[5]),
        .I1(mul_ln28_8_reg_728[5]),
        .I2(mul_ln28_9_reg_743[5]),
        .O(\add_ln28_7_reg_773[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_7_reg_773[7]_i_4 
       (.I0(mul_ln28_10_reg_753[4]),
        .I1(mul_ln28_8_reg_728[4]),
        .I2(mul_ln28_9_reg_743[4]),
        .O(\add_ln28_7_reg_773[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_7_reg_773[7]_i_5 
       (.I0(mul_ln28_10_reg_753[3]),
        .I1(mul_ln28_8_reg_728[3]),
        .I2(mul_ln28_9_reg_743[3]),
        .O(\add_ln28_7_reg_773[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_7_reg_773[7]_i_6 
       (.I0(mul_ln28_10_reg_753[7]),
        .I1(mul_ln28_8_reg_728[7]),
        .I2(mul_ln28_9_reg_743[7]),
        .I3(\add_ln28_7_reg_773[7]_i_2_n_0 ),
        .O(\add_ln28_7_reg_773[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_7_reg_773[7]_i_7 
       (.I0(mul_ln28_10_reg_753[6]),
        .I1(mul_ln28_8_reg_728[6]),
        .I2(mul_ln28_9_reg_743[6]),
        .I3(\add_ln28_7_reg_773[7]_i_3_n_0 ),
        .O(\add_ln28_7_reg_773[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_7_reg_773[7]_i_8 
       (.I0(mul_ln28_10_reg_753[5]),
        .I1(mul_ln28_8_reg_728[5]),
        .I2(mul_ln28_9_reg_743[5]),
        .I3(\add_ln28_7_reg_773[7]_i_4_n_0 ),
        .O(\add_ln28_7_reg_773[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_7_reg_773[7]_i_9 
       (.I0(mul_ln28_10_reg_753[4]),
        .I1(mul_ln28_8_reg_728[4]),
        .I2(mul_ln28_9_reg_743[4]),
        .I3(\add_ln28_7_reg_773[7]_i_5_n_0 ),
        .O(\add_ln28_7_reg_773[7]_i_9_n_0 ));
  FDRE \add_ln28_7_reg_773_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(add_ln28_7_fu_528_p2[0]),
        .Q(add_ln28_7_reg_773[0]),
        .R(1'b0));
  FDRE \add_ln28_7_reg_773_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(add_ln28_7_fu_528_p2[10]),
        .Q(add_ln28_7_reg_773[10]),
        .R(1'b0));
  FDRE \add_ln28_7_reg_773_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(add_ln28_7_fu_528_p2[11]),
        .Q(add_ln28_7_reg_773[11]),
        .R(1'b0));
  CARRY4 \add_ln28_7_reg_773_reg[11]_i_1 
       (.CI(\add_ln28_7_reg_773_reg[7]_i_1_n_0 ),
        .CO({\add_ln28_7_reg_773_reg[11]_i_1_n_0 ,\add_ln28_7_reg_773_reg[11]_i_1_n_1 ,\add_ln28_7_reg_773_reg[11]_i_1_n_2 ,\add_ln28_7_reg_773_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln28_7_reg_773[11]_i_2_n_0 ,\add_ln28_7_reg_773[11]_i_3_n_0 ,\add_ln28_7_reg_773[11]_i_4_n_0 ,\add_ln28_7_reg_773[11]_i_5_n_0 }),
        .O(add_ln28_7_fu_528_p2[11:8]),
        .S({\add_ln28_7_reg_773[11]_i_6_n_0 ,\add_ln28_7_reg_773[11]_i_7_n_0 ,\add_ln28_7_reg_773[11]_i_8_n_0 ,\add_ln28_7_reg_773[11]_i_9_n_0 }));
  FDRE \add_ln28_7_reg_773_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(add_ln28_7_fu_528_p2[12]),
        .Q(add_ln28_7_reg_773[12]),
        .R(1'b0));
  FDRE \add_ln28_7_reg_773_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(add_ln28_7_fu_528_p2[13]),
        .Q(add_ln28_7_reg_773[13]),
        .R(1'b0));
  FDRE \add_ln28_7_reg_773_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(add_ln28_7_fu_528_p2[14]),
        .Q(add_ln28_7_reg_773[14]),
        .R(1'b0));
  FDRE \add_ln28_7_reg_773_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(add_ln28_7_fu_528_p2[15]),
        .Q(add_ln28_7_reg_773[15]),
        .R(1'b0));
  CARRY4 \add_ln28_7_reg_773_reg[15]_i_1 
       (.CI(\add_ln28_7_reg_773_reg[11]_i_1_n_0 ),
        .CO({\add_ln28_7_reg_773_reg[15]_i_1_n_0 ,\add_ln28_7_reg_773_reg[15]_i_1_n_1 ,\add_ln28_7_reg_773_reg[15]_i_1_n_2 ,\add_ln28_7_reg_773_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln28_7_reg_773[15]_i_2_n_0 ,\add_ln28_7_reg_773[15]_i_3_n_0 ,\add_ln28_7_reg_773[15]_i_4_n_0 ,\add_ln28_7_reg_773[15]_i_5_n_0 }),
        .O(add_ln28_7_fu_528_p2[15:12]),
        .S({\add_ln28_7_reg_773[15]_i_6_n_0 ,\add_ln28_7_reg_773[15]_i_7_n_0 ,\add_ln28_7_reg_773[15]_i_8_n_0 ,\add_ln28_7_reg_773[15]_i_9_n_0 }));
  FDRE \add_ln28_7_reg_773_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(add_ln28_7_fu_528_p2[16]),
        .Q(add_ln28_7_reg_773[16]),
        .R(1'b0));
  FDRE \add_ln28_7_reg_773_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(add_ln28_7_fu_528_p2[17]),
        .Q(add_ln28_7_reg_773[17]),
        .R(1'b0));
  FDRE \add_ln28_7_reg_773_reg[18] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(add_ln28_7_fu_528_p2[18]),
        .Q(add_ln28_7_reg_773[18]),
        .R(1'b0));
  FDRE \add_ln28_7_reg_773_reg[19] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(add_ln28_7_fu_528_p2[19]),
        .Q(add_ln28_7_reg_773[19]),
        .R(1'b0));
  CARRY4 \add_ln28_7_reg_773_reg[19]_i_1 
       (.CI(\add_ln28_7_reg_773_reg[15]_i_1_n_0 ),
        .CO({\add_ln28_7_reg_773_reg[19]_i_1_n_0 ,\add_ln28_7_reg_773_reg[19]_i_1_n_1 ,\add_ln28_7_reg_773_reg[19]_i_1_n_2 ,\add_ln28_7_reg_773_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln28_7_reg_773[19]_i_2_n_0 ,\add_ln28_7_reg_773[19]_i_3_n_0 ,\add_ln28_7_reg_773[19]_i_4_n_0 ,\add_ln28_7_reg_773[19]_i_5_n_0 }),
        .O(add_ln28_7_fu_528_p2[19:16]),
        .S({\add_ln28_7_reg_773[19]_i_6_n_0 ,\add_ln28_7_reg_773[19]_i_7_n_0 ,\add_ln28_7_reg_773[19]_i_8_n_0 ,\add_ln28_7_reg_773[19]_i_9_n_0 }));
  FDRE \add_ln28_7_reg_773_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(add_ln28_7_fu_528_p2[1]),
        .Q(add_ln28_7_reg_773[1]),
        .R(1'b0));
  FDRE \add_ln28_7_reg_773_reg[20] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(add_ln28_7_fu_528_p2[20]),
        .Q(add_ln28_7_reg_773[20]),
        .R(1'b0));
  FDRE \add_ln28_7_reg_773_reg[21] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(add_ln28_7_fu_528_p2[21]),
        .Q(add_ln28_7_reg_773[21]),
        .R(1'b0));
  FDRE \add_ln28_7_reg_773_reg[22] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(add_ln28_7_fu_528_p2[22]),
        .Q(add_ln28_7_reg_773[22]),
        .R(1'b0));
  FDRE \add_ln28_7_reg_773_reg[23] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(add_ln28_7_fu_528_p2[23]),
        .Q(add_ln28_7_reg_773[23]),
        .R(1'b0));
  CARRY4 \add_ln28_7_reg_773_reg[23]_i_1 
       (.CI(\add_ln28_7_reg_773_reg[19]_i_1_n_0 ),
        .CO({\add_ln28_7_reg_773_reg[23]_i_1_n_0 ,\add_ln28_7_reg_773_reg[23]_i_1_n_1 ,\add_ln28_7_reg_773_reg[23]_i_1_n_2 ,\add_ln28_7_reg_773_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln28_7_reg_773[23]_i_2_n_0 ,\add_ln28_7_reg_773[23]_i_3_n_0 ,\add_ln28_7_reg_773[23]_i_4_n_0 ,\add_ln28_7_reg_773[23]_i_5_n_0 }),
        .O(add_ln28_7_fu_528_p2[23:20]),
        .S({\add_ln28_7_reg_773[23]_i_6_n_0 ,\add_ln28_7_reg_773[23]_i_7_n_0 ,\add_ln28_7_reg_773[23]_i_8_n_0 ,\add_ln28_7_reg_773[23]_i_9_n_0 }));
  FDRE \add_ln28_7_reg_773_reg[24] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(add_ln28_7_fu_528_p2[24]),
        .Q(add_ln28_7_reg_773[24]),
        .R(1'b0));
  FDRE \add_ln28_7_reg_773_reg[25] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(add_ln28_7_fu_528_p2[25]),
        .Q(add_ln28_7_reg_773[25]),
        .R(1'b0));
  FDRE \add_ln28_7_reg_773_reg[26] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(add_ln28_7_fu_528_p2[26]),
        .Q(add_ln28_7_reg_773[26]),
        .R(1'b0));
  FDRE \add_ln28_7_reg_773_reg[27] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(add_ln28_7_fu_528_p2[27]),
        .Q(add_ln28_7_reg_773[27]),
        .R(1'b0));
  CARRY4 \add_ln28_7_reg_773_reg[27]_i_1 
       (.CI(\add_ln28_7_reg_773_reg[23]_i_1_n_0 ),
        .CO({\add_ln28_7_reg_773_reg[27]_i_1_n_0 ,\add_ln28_7_reg_773_reg[27]_i_1_n_1 ,\add_ln28_7_reg_773_reg[27]_i_1_n_2 ,\add_ln28_7_reg_773_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln28_7_reg_773[27]_i_2_n_0 ,\add_ln28_7_reg_773[27]_i_3_n_0 ,\add_ln28_7_reg_773[27]_i_4_n_0 ,\add_ln28_7_reg_773[27]_i_5_n_0 }),
        .O(add_ln28_7_fu_528_p2[27:24]),
        .S({\add_ln28_7_reg_773[27]_i_6_n_0 ,\add_ln28_7_reg_773[27]_i_7_n_0 ,\add_ln28_7_reg_773[27]_i_8_n_0 ,\add_ln28_7_reg_773[27]_i_9_n_0 }));
  FDRE \add_ln28_7_reg_773_reg[28] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(add_ln28_7_fu_528_p2[28]),
        .Q(add_ln28_7_reg_773[28]),
        .R(1'b0));
  FDRE \add_ln28_7_reg_773_reg[29] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(add_ln28_7_fu_528_p2[29]),
        .Q(add_ln28_7_reg_773[29]),
        .R(1'b0));
  FDRE \add_ln28_7_reg_773_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(add_ln28_7_fu_528_p2[2]),
        .Q(add_ln28_7_reg_773[2]),
        .R(1'b0));
  FDRE \add_ln28_7_reg_773_reg[30] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(add_ln28_7_fu_528_p2[30]),
        .Q(add_ln28_7_reg_773[30]),
        .R(1'b0));
  FDRE \add_ln28_7_reg_773_reg[31] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(add_ln28_7_fu_528_p2[31]),
        .Q(add_ln28_7_reg_773[31]),
        .R(1'b0));
  CARRY4 \add_ln28_7_reg_773_reg[31]_i_1 
       (.CI(\add_ln28_7_reg_773_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_ln28_7_reg_773_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln28_7_reg_773_reg[31]_i_1_n_1 ,\add_ln28_7_reg_773_reg[31]_i_1_n_2 ,\add_ln28_7_reg_773_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln28_7_reg_773[31]_i_2_n_0 ,\add_ln28_7_reg_773[31]_i_3_n_0 ,\add_ln28_7_reg_773[31]_i_4_n_0 }),
        .O(add_ln28_7_fu_528_p2[31:28]),
        .S({\add_ln28_7_reg_773[31]_i_5_n_0 ,\add_ln28_7_reg_773[31]_i_6_n_0 ,\add_ln28_7_reg_773[31]_i_7_n_0 ,\add_ln28_7_reg_773[31]_i_8_n_0 }));
  FDRE \add_ln28_7_reg_773_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(add_ln28_7_fu_528_p2[3]),
        .Q(add_ln28_7_reg_773[3]),
        .R(1'b0));
  CARRY4 \add_ln28_7_reg_773_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln28_7_reg_773_reg[3]_i_1_n_0 ,\add_ln28_7_reg_773_reg[3]_i_1_n_1 ,\add_ln28_7_reg_773_reg[3]_i_1_n_2 ,\add_ln28_7_reg_773_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln28_7_reg_773[3]_i_2_n_0 ,\add_ln28_7_reg_773[3]_i_3_n_0 ,\add_ln28_7_reg_773[3]_i_4_n_0 ,1'b0}),
        .O(add_ln28_7_fu_528_p2[3:0]),
        .S({\add_ln28_7_reg_773[3]_i_5_n_0 ,\add_ln28_7_reg_773[3]_i_6_n_0 ,\add_ln28_7_reg_773[3]_i_7_n_0 ,\add_ln28_7_reg_773[3]_i_8_n_0 }));
  FDRE \add_ln28_7_reg_773_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(add_ln28_7_fu_528_p2[4]),
        .Q(add_ln28_7_reg_773[4]),
        .R(1'b0));
  FDRE \add_ln28_7_reg_773_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(add_ln28_7_fu_528_p2[5]),
        .Q(add_ln28_7_reg_773[5]),
        .R(1'b0));
  FDRE \add_ln28_7_reg_773_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(add_ln28_7_fu_528_p2[6]),
        .Q(add_ln28_7_reg_773[6]),
        .R(1'b0));
  FDRE \add_ln28_7_reg_773_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(add_ln28_7_fu_528_p2[7]),
        .Q(add_ln28_7_reg_773[7]),
        .R(1'b0));
  CARRY4 \add_ln28_7_reg_773_reg[7]_i_1 
       (.CI(\add_ln28_7_reg_773_reg[3]_i_1_n_0 ),
        .CO({\add_ln28_7_reg_773_reg[7]_i_1_n_0 ,\add_ln28_7_reg_773_reg[7]_i_1_n_1 ,\add_ln28_7_reg_773_reg[7]_i_1_n_2 ,\add_ln28_7_reg_773_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln28_7_reg_773[7]_i_2_n_0 ,\add_ln28_7_reg_773[7]_i_3_n_0 ,\add_ln28_7_reg_773[7]_i_4_n_0 ,\add_ln28_7_reg_773[7]_i_5_n_0 }),
        .O(add_ln28_7_fu_528_p2[7:4]),
        .S({\add_ln28_7_reg_773[7]_i_6_n_0 ,\add_ln28_7_reg_773[7]_i_7_n_0 ,\add_ln28_7_reg_773[7]_i_8_n_0 ,\add_ln28_7_reg_773[7]_i_9_n_0 }));
  FDRE \add_ln28_7_reg_773_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(add_ln28_7_fu_528_p2[8]),
        .Q(add_ln28_7_reg_773[8]),
        .R(1'b0));
  FDRE \add_ln28_7_reg_773_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(add_ln28_7_fu_528_p2[9]),
        .Q(add_ln28_7_reg_773[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair64" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_8_reg_818[11]_i_2 
       (.I0(mul_ln28_5_reg_808[10]),
        .I1(add_ln28_4_reg_733[10]),
        .I2(add_ln28_7_reg_773[10]),
        .O(\add_ln28_8_reg_818[11]_i_2_n_0 ));
  (* HLUTNM = "lutpair63" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_8_reg_818[11]_i_3 
       (.I0(mul_ln28_5_reg_808[9]),
        .I1(add_ln28_4_reg_733[9]),
        .I2(add_ln28_7_reg_773[9]),
        .O(\add_ln28_8_reg_818[11]_i_3_n_0 ));
  (* HLUTNM = "lutpair62" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_8_reg_818[11]_i_4 
       (.I0(mul_ln28_5_reg_808[8]),
        .I1(add_ln28_4_reg_733[8]),
        .I2(add_ln28_7_reg_773[8]),
        .O(\add_ln28_8_reg_818[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair61" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_8_reg_818[11]_i_5 
       (.I0(mul_ln28_5_reg_808[7]),
        .I1(add_ln28_4_reg_733[7]),
        .I2(add_ln28_7_reg_773[7]),
        .O(\add_ln28_8_reg_818[11]_i_5_n_0 ));
  (* HLUTNM = "lutpair65" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_8_reg_818[11]_i_6 
       (.I0(mul_ln28_5_reg_808[11]),
        .I1(add_ln28_4_reg_733[11]),
        .I2(add_ln28_7_reg_773[11]),
        .I3(\add_ln28_8_reg_818[11]_i_2_n_0 ),
        .O(\add_ln28_8_reg_818[11]_i_6_n_0 ));
  (* HLUTNM = "lutpair64" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_8_reg_818[11]_i_7 
       (.I0(mul_ln28_5_reg_808[10]),
        .I1(add_ln28_4_reg_733[10]),
        .I2(add_ln28_7_reg_773[10]),
        .I3(\add_ln28_8_reg_818[11]_i_3_n_0 ),
        .O(\add_ln28_8_reg_818[11]_i_7_n_0 ));
  (* HLUTNM = "lutpair63" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_8_reg_818[11]_i_8 
       (.I0(mul_ln28_5_reg_808[9]),
        .I1(add_ln28_4_reg_733[9]),
        .I2(add_ln28_7_reg_773[9]),
        .I3(\add_ln28_8_reg_818[11]_i_4_n_0 ),
        .O(\add_ln28_8_reg_818[11]_i_8_n_0 ));
  (* HLUTNM = "lutpair62" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_8_reg_818[11]_i_9 
       (.I0(mul_ln28_5_reg_808[8]),
        .I1(add_ln28_4_reg_733[8]),
        .I2(add_ln28_7_reg_773[8]),
        .I3(\add_ln28_8_reg_818[11]_i_5_n_0 ),
        .O(\add_ln28_8_reg_818[11]_i_9_n_0 ));
  (* HLUTNM = "lutpair68" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_8_reg_818[15]_i_2 
       (.I0(mul_ln28_5_reg_808[14]),
        .I1(add_ln28_4_reg_733[14]),
        .I2(add_ln28_7_reg_773[14]),
        .O(\add_ln28_8_reg_818[15]_i_2_n_0 ));
  (* HLUTNM = "lutpair67" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_8_reg_818[15]_i_3 
       (.I0(mul_ln28_5_reg_808[13]),
        .I1(add_ln28_4_reg_733[13]),
        .I2(add_ln28_7_reg_773[13]),
        .O(\add_ln28_8_reg_818[15]_i_3_n_0 ));
  (* HLUTNM = "lutpair66" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_8_reg_818[15]_i_4 
       (.I0(mul_ln28_5_reg_808[12]),
        .I1(add_ln28_4_reg_733[12]),
        .I2(add_ln28_7_reg_773[12]),
        .O(\add_ln28_8_reg_818[15]_i_4_n_0 ));
  (* HLUTNM = "lutpair65" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_8_reg_818[15]_i_5 
       (.I0(mul_ln28_5_reg_808[11]),
        .I1(add_ln28_4_reg_733[11]),
        .I2(add_ln28_7_reg_773[11]),
        .O(\add_ln28_8_reg_818[15]_i_5_n_0 ));
  (* HLUTNM = "lutpair69" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_8_reg_818[15]_i_6 
       (.I0(mul_ln28_5_reg_808[15]),
        .I1(add_ln28_4_reg_733[15]),
        .I2(add_ln28_7_reg_773[15]),
        .I3(\add_ln28_8_reg_818[15]_i_2_n_0 ),
        .O(\add_ln28_8_reg_818[15]_i_6_n_0 ));
  (* HLUTNM = "lutpair68" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_8_reg_818[15]_i_7 
       (.I0(mul_ln28_5_reg_808[14]),
        .I1(add_ln28_4_reg_733[14]),
        .I2(add_ln28_7_reg_773[14]),
        .I3(\add_ln28_8_reg_818[15]_i_3_n_0 ),
        .O(\add_ln28_8_reg_818[15]_i_7_n_0 ));
  (* HLUTNM = "lutpair67" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_8_reg_818[15]_i_8 
       (.I0(mul_ln28_5_reg_808[13]),
        .I1(add_ln28_4_reg_733[13]),
        .I2(add_ln28_7_reg_773[13]),
        .I3(\add_ln28_8_reg_818[15]_i_4_n_0 ),
        .O(\add_ln28_8_reg_818[15]_i_8_n_0 ));
  (* HLUTNM = "lutpair66" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_8_reg_818[15]_i_9 
       (.I0(mul_ln28_5_reg_808[12]),
        .I1(add_ln28_4_reg_733[12]),
        .I2(add_ln28_7_reg_773[12]),
        .I3(\add_ln28_8_reg_818[15]_i_5_n_0 ),
        .O(\add_ln28_8_reg_818[15]_i_9_n_0 ));
  (* HLUTNM = "lutpair72" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_8_reg_818[19]_i_2 
       (.I0(mul_ln28_5_reg_808[18]),
        .I1(add_ln28_4_reg_733[18]),
        .I2(add_ln28_7_reg_773[18]),
        .O(\add_ln28_8_reg_818[19]_i_2_n_0 ));
  (* HLUTNM = "lutpair71" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_8_reg_818[19]_i_3 
       (.I0(mul_ln28_5_reg_808[17]),
        .I1(add_ln28_4_reg_733[17]),
        .I2(add_ln28_7_reg_773[17]),
        .O(\add_ln28_8_reg_818[19]_i_3_n_0 ));
  (* HLUTNM = "lutpair70" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_8_reg_818[19]_i_4 
       (.I0(mul_ln28_5_reg_808[16]),
        .I1(add_ln28_4_reg_733[16]),
        .I2(add_ln28_7_reg_773[16]),
        .O(\add_ln28_8_reg_818[19]_i_4_n_0 ));
  (* HLUTNM = "lutpair69" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_8_reg_818[19]_i_5 
       (.I0(mul_ln28_5_reg_808[15]),
        .I1(add_ln28_4_reg_733[15]),
        .I2(add_ln28_7_reg_773[15]),
        .O(\add_ln28_8_reg_818[19]_i_5_n_0 ));
  (* HLUTNM = "lutpair73" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_8_reg_818[19]_i_6 
       (.I0(mul_ln28_5_reg_808[19]),
        .I1(add_ln28_4_reg_733[19]),
        .I2(add_ln28_7_reg_773[19]),
        .I3(\add_ln28_8_reg_818[19]_i_2_n_0 ),
        .O(\add_ln28_8_reg_818[19]_i_6_n_0 ));
  (* HLUTNM = "lutpair72" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_8_reg_818[19]_i_7 
       (.I0(mul_ln28_5_reg_808[18]),
        .I1(add_ln28_4_reg_733[18]),
        .I2(add_ln28_7_reg_773[18]),
        .I3(\add_ln28_8_reg_818[19]_i_3_n_0 ),
        .O(\add_ln28_8_reg_818[19]_i_7_n_0 ));
  (* HLUTNM = "lutpair71" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_8_reg_818[19]_i_8 
       (.I0(mul_ln28_5_reg_808[17]),
        .I1(add_ln28_4_reg_733[17]),
        .I2(add_ln28_7_reg_773[17]),
        .I3(\add_ln28_8_reg_818[19]_i_4_n_0 ),
        .O(\add_ln28_8_reg_818[19]_i_8_n_0 ));
  (* HLUTNM = "lutpair70" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_8_reg_818[19]_i_9 
       (.I0(mul_ln28_5_reg_808[16]),
        .I1(add_ln28_4_reg_733[16]),
        .I2(add_ln28_7_reg_773[16]),
        .I3(\add_ln28_8_reg_818[19]_i_5_n_0 ),
        .O(\add_ln28_8_reg_818[19]_i_9_n_0 ));
  (* HLUTNM = "lutpair76" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_8_reg_818[23]_i_2 
       (.I0(mul_ln28_5_reg_808[22]),
        .I1(add_ln28_4_reg_733[22]),
        .I2(add_ln28_7_reg_773[22]),
        .O(\add_ln28_8_reg_818[23]_i_2_n_0 ));
  (* HLUTNM = "lutpair75" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_8_reg_818[23]_i_3 
       (.I0(mul_ln28_5_reg_808[21]),
        .I1(add_ln28_4_reg_733[21]),
        .I2(add_ln28_7_reg_773[21]),
        .O(\add_ln28_8_reg_818[23]_i_3_n_0 ));
  (* HLUTNM = "lutpair74" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_8_reg_818[23]_i_4 
       (.I0(mul_ln28_5_reg_808[20]),
        .I1(add_ln28_4_reg_733[20]),
        .I2(add_ln28_7_reg_773[20]),
        .O(\add_ln28_8_reg_818[23]_i_4_n_0 ));
  (* HLUTNM = "lutpair73" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_8_reg_818[23]_i_5 
       (.I0(mul_ln28_5_reg_808[19]),
        .I1(add_ln28_4_reg_733[19]),
        .I2(add_ln28_7_reg_773[19]),
        .O(\add_ln28_8_reg_818[23]_i_5_n_0 ));
  (* HLUTNM = "lutpair77" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_8_reg_818[23]_i_6 
       (.I0(mul_ln28_5_reg_808[23]),
        .I1(add_ln28_4_reg_733[23]),
        .I2(add_ln28_7_reg_773[23]),
        .I3(\add_ln28_8_reg_818[23]_i_2_n_0 ),
        .O(\add_ln28_8_reg_818[23]_i_6_n_0 ));
  (* HLUTNM = "lutpair76" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_8_reg_818[23]_i_7 
       (.I0(mul_ln28_5_reg_808[22]),
        .I1(add_ln28_4_reg_733[22]),
        .I2(add_ln28_7_reg_773[22]),
        .I3(\add_ln28_8_reg_818[23]_i_3_n_0 ),
        .O(\add_ln28_8_reg_818[23]_i_7_n_0 ));
  (* HLUTNM = "lutpair75" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_8_reg_818[23]_i_8 
       (.I0(mul_ln28_5_reg_808[21]),
        .I1(add_ln28_4_reg_733[21]),
        .I2(add_ln28_7_reg_773[21]),
        .I3(\add_ln28_8_reg_818[23]_i_4_n_0 ),
        .O(\add_ln28_8_reg_818[23]_i_8_n_0 ));
  (* HLUTNM = "lutpair74" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_8_reg_818[23]_i_9 
       (.I0(mul_ln28_5_reg_808[20]),
        .I1(add_ln28_4_reg_733[20]),
        .I2(add_ln28_7_reg_773[20]),
        .I3(\add_ln28_8_reg_818[23]_i_5_n_0 ),
        .O(\add_ln28_8_reg_818[23]_i_9_n_0 ));
  (* HLUTNM = "lutpair80" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_8_reg_818[27]_i_2 
       (.I0(mul_ln28_5_reg_808[26]),
        .I1(add_ln28_4_reg_733[26]),
        .I2(add_ln28_7_reg_773[26]),
        .O(\add_ln28_8_reg_818[27]_i_2_n_0 ));
  (* HLUTNM = "lutpair79" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_8_reg_818[27]_i_3 
       (.I0(mul_ln28_5_reg_808[25]),
        .I1(add_ln28_4_reg_733[25]),
        .I2(add_ln28_7_reg_773[25]),
        .O(\add_ln28_8_reg_818[27]_i_3_n_0 ));
  (* HLUTNM = "lutpair78" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_8_reg_818[27]_i_4 
       (.I0(mul_ln28_5_reg_808[24]),
        .I1(add_ln28_4_reg_733[24]),
        .I2(add_ln28_7_reg_773[24]),
        .O(\add_ln28_8_reg_818[27]_i_4_n_0 ));
  (* HLUTNM = "lutpair77" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_8_reg_818[27]_i_5 
       (.I0(mul_ln28_5_reg_808[23]),
        .I1(add_ln28_4_reg_733[23]),
        .I2(add_ln28_7_reg_773[23]),
        .O(\add_ln28_8_reg_818[27]_i_5_n_0 ));
  (* HLUTNM = "lutpair81" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_8_reg_818[27]_i_6 
       (.I0(mul_ln28_5_reg_808[27]),
        .I1(add_ln28_4_reg_733[27]),
        .I2(add_ln28_7_reg_773[27]),
        .I3(\add_ln28_8_reg_818[27]_i_2_n_0 ),
        .O(\add_ln28_8_reg_818[27]_i_6_n_0 ));
  (* HLUTNM = "lutpair80" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_8_reg_818[27]_i_7 
       (.I0(mul_ln28_5_reg_808[26]),
        .I1(add_ln28_4_reg_733[26]),
        .I2(add_ln28_7_reg_773[26]),
        .I3(\add_ln28_8_reg_818[27]_i_3_n_0 ),
        .O(\add_ln28_8_reg_818[27]_i_7_n_0 ));
  (* HLUTNM = "lutpair79" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_8_reg_818[27]_i_8 
       (.I0(mul_ln28_5_reg_808[25]),
        .I1(add_ln28_4_reg_733[25]),
        .I2(add_ln28_7_reg_773[25]),
        .I3(\add_ln28_8_reg_818[27]_i_4_n_0 ),
        .O(\add_ln28_8_reg_818[27]_i_8_n_0 ));
  (* HLUTNM = "lutpair78" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_8_reg_818[27]_i_9 
       (.I0(mul_ln28_5_reg_808[24]),
        .I1(add_ln28_4_reg_733[24]),
        .I2(add_ln28_7_reg_773[24]),
        .I3(\add_ln28_8_reg_818[27]_i_5_n_0 ),
        .O(\add_ln28_8_reg_818[27]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln28_8_reg_818[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage6),
        .I1(\icmp_ln16_reg_672_pp0_iter1_reg_reg_n_0_[0] ),
        .O(add_ln28_8_reg_8180));
  (* HLUTNM = "lutpair83" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_8_reg_818[31]_i_3 
       (.I0(mul_ln28_5_reg_808[29]),
        .I1(add_ln28_4_reg_733[29]),
        .I2(add_ln28_7_reg_773[29]),
        .O(\add_ln28_8_reg_818[31]_i_3_n_0 ));
  (* HLUTNM = "lutpair82" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_8_reg_818[31]_i_4 
       (.I0(mul_ln28_5_reg_808[28]),
        .I1(add_ln28_4_reg_733[28]),
        .I2(add_ln28_7_reg_773[28]),
        .O(\add_ln28_8_reg_818[31]_i_4_n_0 ));
  (* HLUTNM = "lutpair81" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_8_reg_818[31]_i_5 
       (.I0(mul_ln28_5_reg_808[27]),
        .I1(add_ln28_4_reg_733[27]),
        .I2(add_ln28_7_reg_773[27]),
        .O(\add_ln28_8_reg_818[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln28_8_reg_818[31]_i_6 
       (.I0(add_ln28_7_reg_773[30]),
        .I1(add_ln28_4_reg_733[30]),
        .I2(mul_ln28_5_reg_808[30]),
        .I3(add_ln28_4_reg_733[31]),
        .I4(mul_ln28_5_reg_808[31]),
        .I5(add_ln28_7_reg_773[31]),
        .O(\add_ln28_8_reg_818[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_8_reg_818[31]_i_7 
       (.I0(\add_ln28_8_reg_818[31]_i_3_n_0 ),
        .I1(add_ln28_4_reg_733[30]),
        .I2(mul_ln28_5_reg_808[30]),
        .I3(add_ln28_7_reg_773[30]),
        .O(\add_ln28_8_reg_818[31]_i_7_n_0 ));
  (* HLUTNM = "lutpair83" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_8_reg_818[31]_i_8 
       (.I0(mul_ln28_5_reg_808[29]),
        .I1(add_ln28_4_reg_733[29]),
        .I2(add_ln28_7_reg_773[29]),
        .I3(\add_ln28_8_reg_818[31]_i_4_n_0 ),
        .O(\add_ln28_8_reg_818[31]_i_8_n_0 ));
  (* HLUTNM = "lutpair82" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_8_reg_818[31]_i_9 
       (.I0(mul_ln28_5_reg_808[28]),
        .I1(add_ln28_4_reg_733[28]),
        .I2(add_ln28_7_reg_773[28]),
        .I3(\add_ln28_8_reg_818[31]_i_5_n_0 ),
        .O(\add_ln28_8_reg_818[31]_i_9_n_0 ));
  (* HLUTNM = "lutpair56" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_8_reg_818[3]_i_2 
       (.I0(mul_ln28_5_reg_808[2]),
        .I1(add_ln28_4_reg_733[2]),
        .I2(add_ln28_7_reg_773[2]),
        .O(\add_ln28_8_reg_818[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_8_reg_818[3]_i_3 
       (.I0(mul_ln28_5_reg_808[1]),
        .I1(add_ln28_4_reg_733[1]),
        .I2(add_ln28_7_reg_773[1]),
        .O(\add_ln28_8_reg_818[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_8_reg_818[3]_i_4 
       (.I0(mul_ln28_5_reg_808[0]),
        .I1(add_ln28_4_reg_733[0]),
        .I2(add_ln28_7_reg_773[0]),
        .O(\add_ln28_8_reg_818[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair57" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_8_reg_818[3]_i_5 
       (.I0(mul_ln28_5_reg_808[3]),
        .I1(add_ln28_4_reg_733[3]),
        .I2(add_ln28_7_reg_773[3]),
        .I3(\add_ln28_8_reg_818[3]_i_2_n_0 ),
        .O(\add_ln28_8_reg_818[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair56" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_8_reg_818[3]_i_6 
       (.I0(mul_ln28_5_reg_808[2]),
        .I1(add_ln28_4_reg_733[2]),
        .I2(add_ln28_7_reg_773[2]),
        .I3(\add_ln28_8_reg_818[3]_i_3_n_0 ),
        .O(\add_ln28_8_reg_818[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_8_reg_818[3]_i_7 
       (.I0(mul_ln28_5_reg_808[1]),
        .I1(add_ln28_4_reg_733[1]),
        .I2(add_ln28_7_reg_773[1]),
        .I3(\add_ln28_8_reg_818[3]_i_4_n_0 ),
        .O(\add_ln28_8_reg_818[3]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln28_8_reg_818[3]_i_8 
       (.I0(mul_ln28_5_reg_808[0]),
        .I1(add_ln28_4_reg_733[0]),
        .I2(add_ln28_7_reg_773[0]),
        .O(\add_ln28_8_reg_818[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair60" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_8_reg_818[7]_i_2 
       (.I0(mul_ln28_5_reg_808[6]),
        .I1(add_ln28_4_reg_733[6]),
        .I2(add_ln28_7_reg_773[6]),
        .O(\add_ln28_8_reg_818[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair59" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_8_reg_818[7]_i_3 
       (.I0(mul_ln28_5_reg_808[5]),
        .I1(add_ln28_4_reg_733[5]),
        .I2(add_ln28_7_reg_773[5]),
        .O(\add_ln28_8_reg_818[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair58" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_8_reg_818[7]_i_4 
       (.I0(mul_ln28_5_reg_808[4]),
        .I1(add_ln28_4_reg_733[4]),
        .I2(add_ln28_7_reg_773[4]),
        .O(\add_ln28_8_reg_818[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair57" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_8_reg_818[7]_i_5 
       (.I0(mul_ln28_5_reg_808[3]),
        .I1(add_ln28_4_reg_733[3]),
        .I2(add_ln28_7_reg_773[3]),
        .O(\add_ln28_8_reg_818[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair61" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_8_reg_818[7]_i_6 
       (.I0(mul_ln28_5_reg_808[7]),
        .I1(add_ln28_4_reg_733[7]),
        .I2(add_ln28_7_reg_773[7]),
        .I3(\add_ln28_8_reg_818[7]_i_2_n_0 ),
        .O(\add_ln28_8_reg_818[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair60" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_8_reg_818[7]_i_7 
       (.I0(mul_ln28_5_reg_808[6]),
        .I1(add_ln28_4_reg_733[6]),
        .I2(add_ln28_7_reg_773[6]),
        .I3(\add_ln28_8_reg_818[7]_i_3_n_0 ),
        .O(\add_ln28_8_reg_818[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair59" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_8_reg_818[7]_i_8 
       (.I0(mul_ln28_5_reg_808[5]),
        .I1(add_ln28_4_reg_733[5]),
        .I2(add_ln28_7_reg_773[5]),
        .I3(\add_ln28_8_reg_818[7]_i_4_n_0 ),
        .O(\add_ln28_8_reg_818[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair58" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_8_reg_818[7]_i_9 
       (.I0(mul_ln28_5_reg_808[4]),
        .I1(add_ln28_4_reg_733[4]),
        .I2(add_ln28_7_reg_773[4]),
        .I3(\add_ln28_8_reg_818[7]_i_5_n_0 ),
        .O(\add_ln28_8_reg_818[7]_i_9_n_0 ));
  FDRE \add_ln28_8_reg_818_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_8180),
        .D(add_ln28_8_fu_570_p2[0]),
        .Q(add_ln28_8_reg_818[0]),
        .R(1'b0));
  FDRE \add_ln28_8_reg_818_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_8180),
        .D(add_ln28_8_fu_570_p2[10]),
        .Q(add_ln28_8_reg_818[10]),
        .R(1'b0));
  FDRE \add_ln28_8_reg_818_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_8180),
        .D(add_ln28_8_fu_570_p2[11]),
        .Q(add_ln28_8_reg_818[11]),
        .R(1'b0));
  CARRY4 \add_ln28_8_reg_818_reg[11]_i_1 
       (.CI(\add_ln28_8_reg_818_reg[7]_i_1_n_0 ),
        .CO({\add_ln28_8_reg_818_reg[11]_i_1_n_0 ,\add_ln28_8_reg_818_reg[11]_i_1_n_1 ,\add_ln28_8_reg_818_reg[11]_i_1_n_2 ,\add_ln28_8_reg_818_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln28_8_reg_818[11]_i_2_n_0 ,\add_ln28_8_reg_818[11]_i_3_n_0 ,\add_ln28_8_reg_818[11]_i_4_n_0 ,\add_ln28_8_reg_818[11]_i_5_n_0 }),
        .O(add_ln28_8_fu_570_p2[11:8]),
        .S({\add_ln28_8_reg_818[11]_i_6_n_0 ,\add_ln28_8_reg_818[11]_i_7_n_0 ,\add_ln28_8_reg_818[11]_i_8_n_0 ,\add_ln28_8_reg_818[11]_i_9_n_0 }));
  FDRE \add_ln28_8_reg_818_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_8180),
        .D(add_ln28_8_fu_570_p2[12]),
        .Q(add_ln28_8_reg_818[12]),
        .R(1'b0));
  FDRE \add_ln28_8_reg_818_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_8180),
        .D(add_ln28_8_fu_570_p2[13]),
        .Q(add_ln28_8_reg_818[13]),
        .R(1'b0));
  FDRE \add_ln28_8_reg_818_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_8180),
        .D(add_ln28_8_fu_570_p2[14]),
        .Q(add_ln28_8_reg_818[14]),
        .R(1'b0));
  FDRE \add_ln28_8_reg_818_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_8180),
        .D(add_ln28_8_fu_570_p2[15]),
        .Q(add_ln28_8_reg_818[15]),
        .R(1'b0));
  CARRY4 \add_ln28_8_reg_818_reg[15]_i_1 
       (.CI(\add_ln28_8_reg_818_reg[11]_i_1_n_0 ),
        .CO({\add_ln28_8_reg_818_reg[15]_i_1_n_0 ,\add_ln28_8_reg_818_reg[15]_i_1_n_1 ,\add_ln28_8_reg_818_reg[15]_i_1_n_2 ,\add_ln28_8_reg_818_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln28_8_reg_818[15]_i_2_n_0 ,\add_ln28_8_reg_818[15]_i_3_n_0 ,\add_ln28_8_reg_818[15]_i_4_n_0 ,\add_ln28_8_reg_818[15]_i_5_n_0 }),
        .O(add_ln28_8_fu_570_p2[15:12]),
        .S({\add_ln28_8_reg_818[15]_i_6_n_0 ,\add_ln28_8_reg_818[15]_i_7_n_0 ,\add_ln28_8_reg_818[15]_i_8_n_0 ,\add_ln28_8_reg_818[15]_i_9_n_0 }));
  FDRE \add_ln28_8_reg_818_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_8180),
        .D(add_ln28_8_fu_570_p2[16]),
        .Q(add_ln28_8_reg_818[16]),
        .R(1'b0));
  FDRE \add_ln28_8_reg_818_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_8180),
        .D(add_ln28_8_fu_570_p2[17]),
        .Q(add_ln28_8_reg_818[17]),
        .R(1'b0));
  FDRE \add_ln28_8_reg_818_reg[18] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_8180),
        .D(add_ln28_8_fu_570_p2[18]),
        .Q(add_ln28_8_reg_818[18]),
        .R(1'b0));
  FDRE \add_ln28_8_reg_818_reg[19] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_8180),
        .D(add_ln28_8_fu_570_p2[19]),
        .Q(add_ln28_8_reg_818[19]),
        .R(1'b0));
  CARRY4 \add_ln28_8_reg_818_reg[19]_i_1 
       (.CI(\add_ln28_8_reg_818_reg[15]_i_1_n_0 ),
        .CO({\add_ln28_8_reg_818_reg[19]_i_1_n_0 ,\add_ln28_8_reg_818_reg[19]_i_1_n_1 ,\add_ln28_8_reg_818_reg[19]_i_1_n_2 ,\add_ln28_8_reg_818_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln28_8_reg_818[19]_i_2_n_0 ,\add_ln28_8_reg_818[19]_i_3_n_0 ,\add_ln28_8_reg_818[19]_i_4_n_0 ,\add_ln28_8_reg_818[19]_i_5_n_0 }),
        .O(add_ln28_8_fu_570_p2[19:16]),
        .S({\add_ln28_8_reg_818[19]_i_6_n_0 ,\add_ln28_8_reg_818[19]_i_7_n_0 ,\add_ln28_8_reg_818[19]_i_8_n_0 ,\add_ln28_8_reg_818[19]_i_9_n_0 }));
  FDRE \add_ln28_8_reg_818_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_8180),
        .D(add_ln28_8_fu_570_p2[1]),
        .Q(add_ln28_8_reg_818[1]),
        .R(1'b0));
  FDRE \add_ln28_8_reg_818_reg[20] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_8180),
        .D(add_ln28_8_fu_570_p2[20]),
        .Q(add_ln28_8_reg_818[20]),
        .R(1'b0));
  FDRE \add_ln28_8_reg_818_reg[21] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_8180),
        .D(add_ln28_8_fu_570_p2[21]),
        .Q(add_ln28_8_reg_818[21]),
        .R(1'b0));
  FDRE \add_ln28_8_reg_818_reg[22] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_8180),
        .D(add_ln28_8_fu_570_p2[22]),
        .Q(add_ln28_8_reg_818[22]),
        .R(1'b0));
  FDRE \add_ln28_8_reg_818_reg[23] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_8180),
        .D(add_ln28_8_fu_570_p2[23]),
        .Q(add_ln28_8_reg_818[23]),
        .R(1'b0));
  CARRY4 \add_ln28_8_reg_818_reg[23]_i_1 
       (.CI(\add_ln28_8_reg_818_reg[19]_i_1_n_0 ),
        .CO({\add_ln28_8_reg_818_reg[23]_i_1_n_0 ,\add_ln28_8_reg_818_reg[23]_i_1_n_1 ,\add_ln28_8_reg_818_reg[23]_i_1_n_2 ,\add_ln28_8_reg_818_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln28_8_reg_818[23]_i_2_n_0 ,\add_ln28_8_reg_818[23]_i_3_n_0 ,\add_ln28_8_reg_818[23]_i_4_n_0 ,\add_ln28_8_reg_818[23]_i_5_n_0 }),
        .O(add_ln28_8_fu_570_p2[23:20]),
        .S({\add_ln28_8_reg_818[23]_i_6_n_0 ,\add_ln28_8_reg_818[23]_i_7_n_0 ,\add_ln28_8_reg_818[23]_i_8_n_0 ,\add_ln28_8_reg_818[23]_i_9_n_0 }));
  FDRE \add_ln28_8_reg_818_reg[24] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_8180),
        .D(add_ln28_8_fu_570_p2[24]),
        .Q(add_ln28_8_reg_818[24]),
        .R(1'b0));
  FDRE \add_ln28_8_reg_818_reg[25] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_8180),
        .D(add_ln28_8_fu_570_p2[25]),
        .Q(add_ln28_8_reg_818[25]),
        .R(1'b0));
  FDRE \add_ln28_8_reg_818_reg[26] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_8180),
        .D(add_ln28_8_fu_570_p2[26]),
        .Q(add_ln28_8_reg_818[26]),
        .R(1'b0));
  FDRE \add_ln28_8_reg_818_reg[27] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_8180),
        .D(add_ln28_8_fu_570_p2[27]),
        .Q(add_ln28_8_reg_818[27]),
        .R(1'b0));
  CARRY4 \add_ln28_8_reg_818_reg[27]_i_1 
       (.CI(\add_ln28_8_reg_818_reg[23]_i_1_n_0 ),
        .CO({\add_ln28_8_reg_818_reg[27]_i_1_n_0 ,\add_ln28_8_reg_818_reg[27]_i_1_n_1 ,\add_ln28_8_reg_818_reg[27]_i_1_n_2 ,\add_ln28_8_reg_818_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln28_8_reg_818[27]_i_2_n_0 ,\add_ln28_8_reg_818[27]_i_3_n_0 ,\add_ln28_8_reg_818[27]_i_4_n_0 ,\add_ln28_8_reg_818[27]_i_5_n_0 }),
        .O(add_ln28_8_fu_570_p2[27:24]),
        .S({\add_ln28_8_reg_818[27]_i_6_n_0 ,\add_ln28_8_reg_818[27]_i_7_n_0 ,\add_ln28_8_reg_818[27]_i_8_n_0 ,\add_ln28_8_reg_818[27]_i_9_n_0 }));
  FDRE \add_ln28_8_reg_818_reg[28] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_8180),
        .D(add_ln28_8_fu_570_p2[28]),
        .Q(add_ln28_8_reg_818[28]),
        .R(1'b0));
  FDRE \add_ln28_8_reg_818_reg[29] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_8180),
        .D(add_ln28_8_fu_570_p2[29]),
        .Q(add_ln28_8_reg_818[29]),
        .R(1'b0));
  FDRE \add_ln28_8_reg_818_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_8180),
        .D(add_ln28_8_fu_570_p2[2]),
        .Q(add_ln28_8_reg_818[2]),
        .R(1'b0));
  FDRE \add_ln28_8_reg_818_reg[30] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_8180),
        .D(add_ln28_8_fu_570_p2[30]),
        .Q(add_ln28_8_reg_818[30]),
        .R(1'b0));
  FDRE \add_ln28_8_reg_818_reg[31] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_8180),
        .D(add_ln28_8_fu_570_p2[31]),
        .Q(add_ln28_8_reg_818[31]),
        .R(1'b0));
  CARRY4 \add_ln28_8_reg_818_reg[31]_i_2 
       (.CI(\add_ln28_8_reg_818_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_ln28_8_reg_818_reg[31]_i_2_CO_UNCONNECTED [3],\add_ln28_8_reg_818_reg[31]_i_2_n_1 ,\add_ln28_8_reg_818_reg[31]_i_2_n_2 ,\add_ln28_8_reg_818_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln28_8_reg_818[31]_i_3_n_0 ,\add_ln28_8_reg_818[31]_i_4_n_0 ,\add_ln28_8_reg_818[31]_i_5_n_0 }),
        .O(add_ln28_8_fu_570_p2[31:28]),
        .S({\add_ln28_8_reg_818[31]_i_6_n_0 ,\add_ln28_8_reg_818[31]_i_7_n_0 ,\add_ln28_8_reg_818[31]_i_8_n_0 ,\add_ln28_8_reg_818[31]_i_9_n_0 }));
  FDRE \add_ln28_8_reg_818_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_8180),
        .D(add_ln28_8_fu_570_p2[3]),
        .Q(add_ln28_8_reg_818[3]),
        .R(1'b0));
  CARRY4 \add_ln28_8_reg_818_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln28_8_reg_818_reg[3]_i_1_n_0 ,\add_ln28_8_reg_818_reg[3]_i_1_n_1 ,\add_ln28_8_reg_818_reg[3]_i_1_n_2 ,\add_ln28_8_reg_818_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln28_8_reg_818[3]_i_2_n_0 ,\add_ln28_8_reg_818[3]_i_3_n_0 ,\add_ln28_8_reg_818[3]_i_4_n_0 ,1'b0}),
        .O(add_ln28_8_fu_570_p2[3:0]),
        .S({\add_ln28_8_reg_818[3]_i_5_n_0 ,\add_ln28_8_reg_818[3]_i_6_n_0 ,\add_ln28_8_reg_818[3]_i_7_n_0 ,\add_ln28_8_reg_818[3]_i_8_n_0 }));
  FDRE \add_ln28_8_reg_818_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_8180),
        .D(add_ln28_8_fu_570_p2[4]),
        .Q(add_ln28_8_reg_818[4]),
        .R(1'b0));
  FDRE \add_ln28_8_reg_818_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_8180),
        .D(add_ln28_8_fu_570_p2[5]),
        .Q(add_ln28_8_reg_818[5]),
        .R(1'b0));
  FDRE \add_ln28_8_reg_818_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_8180),
        .D(add_ln28_8_fu_570_p2[6]),
        .Q(add_ln28_8_reg_818[6]),
        .R(1'b0));
  FDRE \add_ln28_8_reg_818_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_8180),
        .D(add_ln28_8_fu_570_p2[7]),
        .Q(add_ln28_8_reg_818[7]),
        .R(1'b0));
  CARRY4 \add_ln28_8_reg_818_reg[7]_i_1 
       (.CI(\add_ln28_8_reg_818_reg[3]_i_1_n_0 ),
        .CO({\add_ln28_8_reg_818_reg[7]_i_1_n_0 ,\add_ln28_8_reg_818_reg[7]_i_1_n_1 ,\add_ln28_8_reg_818_reg[7]_i_1_n_2 ,\add_ln28_8_reg_818_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln28_8_reg_818[7]_i_2_n_0 ,\add_ln28_8_reg_818[7]_i_3_n_0 ,\add_ln28_8_reg_818[7]_i_4_n_0 ,\add_ln28_8_reg_818[7]_i_5_n_0 }),
        .O(add_ln28_8_fu_570_p2[7:4]),
        .S({\add_ln28_8_reg_818[7]_i_6_n_0 ,\add_ln28_8_reg_818[7]_i_7_n_0 ,\add_ln28_8_reg_818[7]_i_8_n_0 ,\add_ln28_8_reg_818[7]_i_9_n_0 }));
  FDRE \add_ln28_8_reg_818_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_8180),
        .D(add_ln28_8_fu_570_p2[8]),
        .Q(add_ln28_8_reg_818[8]),
        .R(1'b0));
  FDRE \add_ln28_8_reg_818_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_8_reg_8180),
        .D(add_ln28_8_fu_570_p2[9]),
        .Q(add_ln28_8_reg_818[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair92" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_9_reg_823[11]_i_2 
       (.I0(add_ln28_reg_793[10]),
        .I1(add_ln28_2_reg_813[10]),
        .I2(add_ln28_8_reg_818[10]),
        .O(\add_ln28_9_reg_823[11]_i_2_n_0 ));
  (* HLUTNM = "lutpair91" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_9_reg_823[11]_i_3 
       (.I0(add_ln28_reg_793[9]),
        .I1(add_ln28_2_reg_813[9]),
        .I2(add_ln28_8_reg_818[9]),
        .O(\add_ln28_9_reg_823[11]_i_3_n_0 ));
  (* HLUTNM = "lutpair90" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_9_reg_823[11]_i_4 
       (.I0(add_ln28_reg_793[8]),
        .I1(add_ln28_2_reg_813[8]),
        .I2(add_ln28_8_reg_818[8]),
        .O(\add_ln28_9_reg_823[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair89" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_9_reg_823[11]_i_5 
       (.I0(add_ln28_reg_793[7]),
        .I1(add_ln28_2_reg_813[7]),
        .I2(add_ln28_8_reg_818[7]),
        .O(\add_ln28_9_reg_823[11]_i_5_n_0 ));
  (* HLUTNM = "lutpair93" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_9_reg_823[11]_i_6 
       (.I0(add_ln28_reg_793[11]),
        .I1(add_ln28_2_reg_813[11]),
        .I2(add_ln28_8_reg_818[11]),
        .I3(\add_ln28_9_reg_823[11]_i_2_n_0 ),
        .O(\add_ln28_9_reg_823[11]_i_6_n_0 ));
  (* HLUTNM = "lutpair92" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_9_reg_823[11]_i_7 
       (.I0(add_ln28_reg_793[10]),
        .I1(add_ln28_2_reg_813[10]),
        .I2(add_ln28_8_reg_818[10]),
        .I3(\add_ln28_9_reg_823[11]_i_3_n_0 ),
        .O(\add_ln28_9_reg_823[11]_i_7_n_0 ));
  (* HLUTNM = "lutpair91" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_9_reg_823[11]_i_8 
       (.I0(add_ln28_reg_793[9]),
        .I1(add_ln28_2_reg_813[9]),
        .I2(add_ln28_8_reg_818[9]),
        .I3(\add_ln28_9_reg_823[11]_i_4_n_0 ),
        .O(\add_ln28_9_reg_823[11]_i_8_n_0 ));
  (* HLUTNM = "lutpair90" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_9_reg_823[11]_i_9 
       (.I0(add_ln28_reg_793[8]),
        .I1(add_ln28_2_reg_813[8]),
        .I2(add_ln28_8_reg_818[8]),
        .I3(\add_ln28_9_reg_823[11]_i_5_n_0 ),
        .O(\add_ln28_9_reg_823[11]_i_9_n_0 ));
  (* HLUTNM = "lutpair96" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_9_reg_823[15]_i_2 
       (.I0(add_ln28_reg_793[14]),
        .I1(add_ln28_2_reg_813[14]),
        .I2(add_ln28_8_reg_818[14]),
        .O(\add_ln28_9_reg_823[15]_i_2_n_0 ));
  (* HLUTNM = "lutpair95" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_9_reg_823[15]_i_3 
       (.I0(add_ln28_reg_793[13]),
        .I1(add_ln28_2_reg_813[13]),
        .I2(add_ln28_8_reg_818[13]),
        .O(\add_ln28_9_reg_823[15]_i_3_n_0 ));
  (* HLUTNM = "lutpair94" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_9_reg_823[15]_i_4 
       (.I0(add_ln28_reg_793[12]),
        .I1(add_ln28_2_reg_813[12]),
        .I2(add_ln28_8_reg_818[12]),
        .O(\add_ln28_9_reg_823[15]_i_4_n_0 ));
  (* HLUTNM = "lutpair93" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_9_reg_823[15]_i_5 
       (.I0(add_ln28_reg_793[11]),
        .I1(add_ln28_2_reg_813[11]),
        .I2(add_ln28_8_reg_818[11]),
        .O(\add_ln28_9_reg_823[15]_i_5_n_0 ));
  (* HLUTNM = "lutpair97" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_9_reg_823[15]_i_6 
       (.I0(add_ln28_reg_793[15]),
        .I1(add_ln28_2_reg_813[15]),
        .I2(add_ln28_8_reg_818[15]),
        .I3(\add_ln28_9_reg_823[15]_i_2_n_0 ),
        .O(\add_ln28_9_reg_823[15]_i_6_n_0 ));
  (* HLUTNM = "lutpair96" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_9_reg_823[15]_i_7 
       (.I0(add_ln28_reg_793[14]),
        .I1(add_ln28_2_reg_813[14]),
        .I2(add_ln28_8_reg_818[14]),
        .I3(\add_ln28_9_reg_823[15]_i_3_n_0 ),
        .O(\add_ln28_9_reg_823[15]_i_7_n_0 ));
  (* HLUTNM = "lutpair95" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_9_reg_823[15]_i_8 
       (.I0(add_ln28_reg_793[13]),
        .I1(add_ln28_2_reg_813[13]),
        .I2(add_ln28_8_reg_818[13]),
        .I3(\add_ln28_9_reg_823[15]_i_4_n_0 ),
        .O(\add_ln28_9_reg_823[15]_i_8_n_0 ));
  (* HLUTNM = "lutpair94" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_9_reg_823[15]_i_9 
       (.I0(add_ln28_reg_793[12]),
        .I1(add_ln28_2_reg_813[12]),
        .I2(add_ln28_8_reg_818[12]),
        .I3(\add_ln28_9_reg_823[15]_i_5_n_0 ),
        .O(\add_ln28_9_reg_823[15]_i_9_n_0 ));
  (* HLUTNM = "lutpair100" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_9_reg_823[19]_i_2 
       (.I0(add_ln28_reg_793[18]),
        .I1(add_ln28_2_reg_813[18]),
        .I2(add_ln28_8_reg_818[18]),
        .O(\add_ln28_9_reg_823[19]_i_2_n_0 ));
  (* HLUTNM = "lutpair99" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_9_reg_823[19]_i_3 
       (.I0(add_ln28_reg_793[17]),
        .I1(add_ln28_2_reg_813[17]),
        .I2(add_ln28_8_reg_818[17]),
        .O(\add_ln28_9_reg_823[19]_i_3_n_0 ));
  (* HLUTNM = "lutpair98" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_9_reg_823[19]_i_4 
       (.I0(add_ln28_reg_793[16]),
        .I1(add_ln28_2_reg_813[16]),
        .I2(add_ln28_8_reg_818[16]),
        .O(\add_ln28_9_reg_823[19]_i_4_n_0 ));
  (* HLUTNM = "lutpair97" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_9_reg_823[19]_i_5 
       (.I0(add_ln28_reg_793[15]),
        .I1(add_ln28_2_reg_813[15]),
        .I2(add_ln28_8_reg_818[15]),
        .O(\add_ln28_9_reg_823[19]_i_5_n_0 ));
  (* HLUTNM = "lutpair101" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_9_reg_823[19]_i_6 
       (.I0(add_ln28_reg_793[19]),
        .I1(add_ln28_2_reg_813[19]),
        .I2(add_ln28_8_reg_818[19]),
        .I3(\add_ln28_9_reg_823[19]_i_2_n_0 ),
        .O(\add_ln28_9_reg_823[19]_i_6_n_0 ));
  (* HLUTNM = "lutpair100" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_9_reg_823[19]_i_7 
       (.I0(add_ln28_reg_793[18]),
        .I1(add_ln28_2_reg_813[18]),
        .I2(add_ln28_8_reg_818[18]),
        .I3(\add_ln28_9_reg_823[19]_i_3_n_0 ),
        .O(\add_ln28_9_reg_823[19]_i_7_n_0 ));
  (* HLUTNM = "lutpair99" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_9_reg_823[19]_i_8 
       (.I0(add_ln28_reg_793[17]),
        .I1(add_ln28_2_reg_813[17]),
        .I2(add_ln28_8_reg_818[17]),
        .I3(\add_ln28_9_reg_823[19]_i_4_n_0 ),
        .O(\add_ln28_9_reg_823[19]_i_8_n_0 ));
  (* HLUTNM = "lutpair98" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_9_reg_823[19]_i_9 
       (.I0(add_ln28_reg_793[16]),
        .I1(add_ln28_2_reg_813[16]),
        .I2(add_ln28_8_reg_818[16]),
        .I3(\add_ln28_9_reg_823[19]_i_5_n_0 ),
        .O(\add_ln28_9_reg_823[19]_i_9_n_0 ));
  (* HLUTNM = "lutpair104" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_9_reg_823[23]_i_2 
       (.I0(add_ln28_reg_793[22]),
        .I1(add_ln28_2_reg_813[22]),
        .I2(add_ln28_8_reg_818[22]),
        .O(\add_ln28_9_reg_823[23]_i_2_n_0 ));
  (* HLUTNM = "lutpair103" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_9_reg_823[23]_i_3 
       (.I0(add_ln28_reg_793[21]),
        .I1(add_ln28_2_reg_813[21]),
        .I2(add_ln28_8_reg_818[21]),
        .O(\add_ln28_9_reg_823[23]_i_3_n_0 ));
  (* HLUTNM = "lutpair102" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_9_reg_823[23]_i_4 
       (.I0(add_ln28_reg_793[20]),
        .I1(add_ln28_2_reg_813[20]),
        .I2(add_ln28_8_reg_818[20]),
        .O(\add_ln28_9_reg_823[23]_i_4_n_0 ));
  (* HLUTNM = "lutpair101" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_9_reg_823[23]_i_5 
       (.I0(add_ln28_reg_793[19]),
        .I1(add_ln28_2_reg_813[19]),
        .I2(add_ln28_8_reg_818[19]),
        .O(\add_ln28_9_reg_823[23]_i_5_n_0 ));
  (* HLUTNM = "lutpair105" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_9_reg_823[23]_i_6 
       (.I0(add_ln28_reg_793[23]),
        .I1(add_ln28_2_reg_813[23]),
        .I2(add_ln28_8_reg_818[23]),
        .I3(\add_ln28_9_reg_823[23]_i_2_n_0 ),
        .O(\add_ln28_9_reg_823[23]_i_6_n_0 ));
  (* HLUTNM = "lutpair104" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_9_reg_823[23]_i_7 
       (.I0(add_ln28_reg_793[22]),
        .I1(add_ln28_2_reg_813[22]),
        .I2(add_ln28_8_reg_818[22]),
        .I3(\add_ln28_9_reg_823[23]_i_3_n_0 ),
        .O(\add_ln28_9_reg_823[23]_i_7_n_0 ));
  (* HLUTNM = "lutpair103" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_9_reg_823[23]_i_8 
       (.I0(add_ln28_reg_793[21]),
        .I1(add_ln28_2_reg_813[21]),
        .I2(add_ln28_8_reg_818[21]),
        .I3(\add_ln28_9_reg_823[23]_i_4_n_0 ),
        .O(\add_ln28_9_reg_823[23]_i_8_n_0 ));
  (* HLUTNM = "lutpair102" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_9_reg_823[23]_i_9 
       (.I0(add_ln28_reg_793[20]),
        .I1(add_ln28_2_reg_813[20]),
        .I2(add_ln28_8_reg_818[20]),
        .I3(\add_ln28_9_reg_823[23]_i_5_n_0 ),
        .O(\add_ln28_9_reg_823[23]_i_9_n_0 ));
  (* HLUTNM = "lutpair108" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_9_reg_823[27]_i_2 
       (.I0(add_ln28_reg_793[26]),
        .I1(add_ln28_2_reg_813[26]),
        .I2(add_ln28_8_reg_818[26]),
        .O(\add_ln28_9_reg_823[27]_i_2_n_0 ));
  (* HLUTNM = "lutpair107" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_9_reg_823[27]_i_3 
       (.I0(add_ln28_reg_793[25]),
        .I1(add_ln28_2_reg_813[25]),
        .I2(add_ln28_8_reg_818[25]),
        .O(\add_ln28_9_reg_823[27]_i_3_n_0 ));
  (* HLUTNM = "lutpair106" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_9_reg_823[27]_i_4 
       (.I0(add_ln28_reg_793[24]),
        .I1(add_ln28_2_reg_813[24]),
        .I2(add_ln28_8_reg_818[24]),
        .O(\add_ln28_9_reg_823[27]_i_4_n_0 ));
  (* HLUTNM = "lutpair105" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_9_reg_823[27]_i_5 
       (.I0(add_ln28_reg_793[23]),
        .I1(add_ln28_2_reg_813[23]),
        .I2(add_ln28_8_reg_818[23]),
        .O(\add_ln28_9_reg_823[27]_i_5_n_0 ));
  (* HLUTNM = "lutpair109" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_9_reg_823[27]_i_6 
       (.I0(add_ln28_reg_793[27]),
        .I1(add_ln28_2_reg_813[27]),
        .I2(add_ln28_8_reg_818[27]),
        .I3(\add_ln28_9_reg_823[27]_i_2_n_0 ),
        .O(\add_ln28_9_reg_823[27]_i_6_n_0 ));
  (* HLUTNM = "lutpair108" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_9_reg_823[27]_i_7 
       (.I0(add_ln28_reg_793[26]),
        .I1(add_ln28_2_reg_813[26]),
        .I2(add_ln28_8_reg_818[26]),
        .I3(\add_ln28_9_reg_823[27]_i_3_n_0 ),
        .O(\add_ln28_9_reg_823[27]_i_7_n_0 ));
  (* HLUTNM = "lutpair107" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_9_reg_823[27]_i_8 
       (.I0(add_ln28_reg_793[25]),
        .I1(add_ln28_2_reg_813[25]),
        .I2(add_ln28_8_reg_818[25]),
        .I3(\add_ln28_9_reg_823[27]_i_4_n_0 ),
        .O(\add_ln28_9_reg_823[27]_i_8_n_0 ));
  (* HLUTNM = "lutpair106" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_9_reg_823[27]_i_9 
       (.I0(add_ln28_reg_793[24]),
        .I1(add_ln28_2_reg_813[24]),
        .I2(add_ln28_8_reg_818[24]),
        .I3(\add_ln28_9_reg_823[27]_i_5_n_0 ),
        .O(\add_ln28_9_reg_823[27]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln28_9_reg_823[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(\icmp_ln16_reg_672_pp0_iter1_reg_reg_n_0_[0] ),
        .O(add_ln28_9_reg_8230));
  (* HLUTNM = "lutpair111" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_9_reg_823[31]_i_3 
       (.I0(add_ln28_reg_793[29]),
        .I1(add_ln28_2_reg_813[29]),
        .I2(add_ln28_8_reg_818[29]),
        .O(\add_ln28_9_reg_823[31]_i_3_n_0 ));
  (* HLUTNM = "lutpair110" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_9_reg_823[31]_i_4 
       (.I0(add_ln28_reg_793[28]),
        .I1(add_ln28_2_reg_813[28]),
        .I2(add_ln28_8_reg_818[28]),
        .O(\add_ln28_9_reg_823[31]_i_4_n_0 ));
  (* HLUTNM = "lutpair109" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_9_reg_823[31]_i_5 
       (.I0(add_ln28_reg_793[27]),
        .I1(add_ln28_2_reg_813[27]),
        .I2(add_ln28_8_reg_818[27]),
        .O(\add_ln28_9_reg_823[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln28_9_reg_823[31]_i_6 
       (.I0(add_ln28_8_reg_818[30]),
        .I1(add_ln28_2_reg_813[30]),
        .I2(add_ln28_reg_793[30]),
        .I3(add_ln28_2_reg_813[31]),
        .I4(add_ln28_reg_793[31]),
        .I5(add_ln28_8_reg_818[31]),
        .O(\add_ln28_9_reg_823[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_9_reg_823[31]_i_7 
       (.I0(\add_ln28_9_reg_823[31]_i_3_n_0 ),
        .I1(add_ln28_2_reg_813[30]),
        .I2(add_ln28_reg_793[30]),
        .I3(add_ln28_8_reg_818[30]),
        .O(\add_ln28_9_reg_823[31]_i_7_n_0 ));
  (* HLUTNM = "lutpair111" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_9_reg_823[31]_i_8 
       (.I0(add_ln28_reg_793[29]),
        .I1(add_ln28_2_reg_813[29]),
        .I2(add_ln28_8_reg_818[29]),
        .I3(\add_ln28_9_reg_823[31]_i_4_n_0 ),
        .O(\add_ln28_9_reg_823[31]_i_8_n_0 ));
  (* HLUTNM = "lutpair110" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_9_reg_823[31]_i_9 
       (.I0(add_ln28_reg_793[28]),
        .I1(add_ln28_2_reg_813[28]),
        .I2(add_ln28_8_reg_818[28]),
        .I3(\add_ln28_9_reg_823[31]_i_5_n_0 ),
        .O(\add_ln28_9_reg_823[31]_i_9_n_0 ));
  (* HLUTNM = "lutpair84" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_9_reg_823[3]_i_2 
       (.I0(add_ln28_reg_793[2]),
        .I1(add_ln28_2_reg_813[2]),
        .I2(add_ln28_8_reg_818[2]),
        .O(\add_ln28_9_reg_823[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_9_reg_823[3]_i_3 
       (.I0(add_ln28_reg_793[1]),
        .I1(add_ln28_2_reg_813[1]),
        .I2(add_ln28_8_reg_818[1]),
        .O(\add_ln28_9_reg_823[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_9_reg_823[3]_i_4 
       (.I0(add_ln28_reg_793[0]),
        .I1(add_ln28_2_reg_813[0]),
        .I2(add_ln28_8_reg_818[0]),
        .O(\add_ln28_9_reg_823[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair85" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_9_reg_823[3]_i_5 
       (.I0(add_ln28_reg_793[3]),
        .I1(add_ln28_2_reg_813[3]),
        .I2(add_ln28_8_reg_818[3]),
        .I3(\add_ln28_9_reg_823[3]_i_2_n_0 ),
        .O(\add_ln28_9_reg_823[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair84" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_9_reg_823[3]_i_6 
       (.I0(add_ln28_reg_793[2]),
        .I1(add_ln28_2_reg_813[2]),
        .I2(add_ln28_8_reg_818[2]),
        .I3(\add_ln28_9_reg_823[3]_i_3_n_0 ),
        .O(\add_ln28_9_reg_823[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_9_reg_823[3]_i_7 
       (.I0(add_ln28_reg_793[1]),
        .I1(add_ln28_2_reg_813[1]),
        .I2(add_ln28_8_reg_818[1]),
        .I3(\add_ln28_9_reg_823[3]_i_4_n_0 ),
        .O(\add_ln28_9_reg_823[3]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln28_9_reg_823[3]_i_8 
       (.I0(add_ln28_reg_793[0]),
        .I1(add_ln28_2_reg_813[0]),
        .I2(add_ln28_8_reg_818[0]),
        .O(\add_ln28_9_reg_823[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair88" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_9_reg_823[7]_i_2 
       (.I0(add_ln28_reg_793[6]),
        .I1(add_ln28_2_reg_813[6]),
        .I2(add_ln28_8_reg_818[6]),
        .O(\add_ln28_9_reg_823[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair87" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_9_reg_823[7]_i_3 
       (.I0(add_ln28_reg_793[5]),
        .I1(add_ln28_2_reg_813[5]),
        .I2(add_ln28_8_reg_818[5]),
        .O(\add_ln28_9_reg_823[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair86" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_9_reg_823[7]_i_4 
       (.I0(add_ln28_reg_793[4]),
        .I1(add_ln28_2_reg_813[4]),
        .I2(add_ln28_8_reg_818[4]),
        .O(\add_ln28_9_reg_823[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair85" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln28_9_reg_823[7]_i_5 
       (.I0(add_ln28_reg_793[3]),
        .I1(add_ln28_2_reg_813[3]),
        .I2(add_ln28_8_reg_818[3]),
        .O(\add_ln28_9_reg_823[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair89" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_9_reg_823[7]_i_6 
       (.I0(add_ln28_reg_793[7]),
        .I1(add_ln28_2_reg_813[7]),
        .I2(add_ln28_8_reg_818[7]),
        .I3(\add_ln28_9_reg_823[7]_i_2_n_0 ),
        .O(\add_ln28_9_reg_823[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair88" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_9_reg_823[7]_i_7 
       (.I0(add_ln28_reg_793[6]),
        .I1(add_ln28_2_reg_813[6]),
        .I2(add_ln28_8_reg_818[6]),
        .I3(\add_ln28_9_reg_823[7]_i_3_n_0 ),
        .O(\add_ln28_9_reg_823[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair87" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_9_reg_823[7]_i_8 
       (.I0(add_ln28_reg_793[5]),
        .I1(add_ln28_2_reg_813[5]),
        .I2(add_ln28_8_reg_818[5]),
        .I3(\add_ln28_9_reg_823[7]_i_4_n_0 ),
        .O(\add_ln28_9_reg_823[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair86" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln28_9_reg_823[7]_i_9 
       (.I0(add_ln28_reg_793[4]),
        .I1(add_ln28_2_reg_813[4]),
        .I2(add_ln28_8_reg_818[4]),
        .I3(\add_ln28_9_reg_823[7]_i_5_n_0 ),
        .O(\add_ln28_9_reg_823[7]_i_9_n_0 ));
  FDRE \add_ln28_9_reg_823_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_9_reg_8230),
        .D(add_ln28_9_fu_579_p2[0]),
        .Q(add_ln28_9_reg_823[0]),
        .R(1'b0));
  FDRE \add_ln28_9_reg_823_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_9_reg_8230),
        .D(add_ln28_9_fu_579_p2[10]),
        .Q(add_ln28_9_reg_823[10]),
        .R(1'b0));
  FDRE \add_ln28_9_reg_823_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_9_reg_8230),
        .D(add_ln28_9_fu_579_p2[11]),
        .Q(add_ln28_9_reg_823[11]),
        .R(1'b0));
  CARRY4 \add_ln28_9_reg_823_reg[11]_i_1 
       (.CI(\add_ln28_9_reg_823_reg[7]_i_1_n_0 ),
        .CO({\add_ln28_9_reg_823_reg[11]_i_1_n_0 ,\add_ln28_9_reg_823_reg[11]_i_1_n_1 ,\add_ln28_9_reg_823_reg[11]_i_1_n_2 ,\add_ln28_9_reg_823_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln28_9_reg_823[11]_i_2_n_0 ,\add_ln28_9_reg_823[11]_i_3_n_0 ,\add_ln28_9_reg_823[11]_i_4_n_0 ,\add_ln28_9_reg_823[11]_i_5_n_0 }),
        .O(add_ln28_9_fu_579_p2[11:8]),
        .S({\add_ln28_9_reg_823[11]_i_6_n_0 ,\add_ln28_9_reg_823[11]_i_7_n_0 ,\add_ln28_9_reg_823[11]_i_8_n_0 ,\add_ln28_9_reg_823[11]_i_9_n_0 }));
  FDRE \add_ln28_9_reg_823_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_9_reg_8230),
        .D(add_ln28_9_fu_579_p2[12]),
        .Q(add_ln28_9_reg_823[12]),
        .R(1'b0));
  FDRE \add_ln28_9_reg_823_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_9_reg_8230),
        .D(add_ln28_9_fu_579_p2[13]),
        .Q(add_ln28_9_reg_823[13]),
        .R(1'b0));
  FDRE \add_ln28_9_reg_823_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_9_reg_8230),
        .D(add_ln28_9_fu_579_p2[14]),
        .Q(add_ln28_9_reg_823[14]),
        .R(1'b0));
  FDRE \add_ln28_9_reg_823_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_9_reg_8230),
        .D(add_ln28_9_fu_579_p2[15]),
        .Q(add_ln28_9_reg_823[15]),
        .R(1'b0));
  CARRY4 \add_ln28_9_reg_823_reg[15]_i_1 
       (.CI(\add_ln28_9_reg_823_reg[11]_i_1_n_0 ),
        .CO({\add_ln28_9_reg_823_reg[15]_i_1_n_0 ,\add_ln28_9_reg_823_reg[15]_i_1_n_1 ,\add_ln28_9_reg_823_reg[15]_i_1_n_2 ,\add_ln28_9_reg_823_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln28_9_reg_823[15]_i_2_n_0 ,\add_ln28_9_reg_823[15]_i_3_n_0 ,\add_ln28_9_reg_823[15]_i_4_n_0 ,\add_ln28_9_reg_823[15]_i_5_n_0 }),
        .O(add_ln28_9_fu_579_p2[15:12]),
        .S({\add_ln28_9_reg_823[15]_i_6_n_0 ,\add_ln28_9_reg_823[15]_i_7_n_0 ,\add_ln28_9_reg_823[15]_i_8_n_0 ,\add_ln28_9_reg_823[15]_i_9_n_0 }));
  FDRE \add_ln28_9_reg_823_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_9_reg_8230),
        .D(add_ln28_9_fu_579_p2[16]),
        .Q(add_ln28_9_reg_823[16]),
        .R(1'b0));
  FDRE \add_ln28_9_reg_823_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_9_reg_8230),
        .D(add_ln28_9_fu_579_p2[17]),
        .Q(add_ln28_9_reg_823[17]),
        .R(1'b0));
  FDRE \add_ln28_9_reg_823_reg[18] 
       (.C(ap_clk),
        .CE(add_ln28_9_reg_8230),
        .D(add_ln28_9_fu_579_p2[18]),
        .Q(add_ln28_9_reg_823[18]),
        .R(1'b0));
  FDRE \add_ln28_9_reg_823_reg[19] 
       (.C(ap_clk),
        .CE(add_ln28_9_reg_8230),
        .D(add_ln28_9_fu_579_p2[19]),
        .Q(add_ln28_9_reg_823[19]),
        .R(1'b0));
  CARRY4 \add_ln28_9_reg_823_reg[19]_i_1 
       (.CI(\add_ln28_9_reg_823_reg[15]_i_1_n_0 ),
        .CO({\add_ln28_9_reg_823_reg[19]_i_1_n_0 ,\add_ln28_9_reg_823_reg[19]_i_1_n_1 ,\add_ln28_9_reg_823_reg[19]_i_1_n_2 ,\add_ln28_9_reg_823_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln28_9_reg_823[19]_i_2_n_0 ,\add_ln28_9_reg_823[19]_i_3_n_0 ,\add_ln28_9_reg_823[19]_i_4_n_0 ,\add_ln28_9_reg_823[19]_i_5_n_0 }),
        .O(add_ln28_9_fu_579_p2[19:16]),
        .S({\add_ln28_9_reg_823[19]_i_6_n_0 ,\add_ln28_9_reg_823[19]_i_7_n_0 ,\add_ln28_9_reg_823[19]_i_8_n_0 ,\add_ln28_9_reg_823[19]_i_9_n_0 }));
  FDRE \add_ln28_9_reg_823_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_9_reg_8230),
        .D(add_ln28_9_fu_579_p2[1]),
        .Q(add_ln28_9_reg_823[1]),
        .R(1'b0));
  FDRE \add_ln28_9_reg_823_reg[20] 
       (.C(ap_clk),
        .CE(add_ln28_9_reg_8230),
        .D(add_ln28_9_fu_579_p2[20]),
        .Q(add_ln28_9_reg_823[20]),
        .R(1'b0));
  FDRE \add_ln28_9_reg_823_reg[21] 
       (.C(ap_clk),
        .CE(add_ln28_9_reg_8230),
        .D(add_ln28_9_fu_579_p2[21]),
        .Q(add_ln28_9_reg_823[21]),
        .R(1'b0));
  FDRE \add_ln28_9_reg_823_reg[22] 
       (.C(ap_clk),
        .CE(add_ln28_9_reg_8230),
        .D(add_ln28_9_fu_579_p2[22]),
        .Q(add_ln28_9_reg_823[22]),
        .R(1'b0));
  FDRE \add_ln28_9_reg_823_reg[23] 
       (.C(ap_clk),
        .CE(add_ln28_9_reg_8230),
        .D(add_ln28_9_fu_579_p2[23]),
        .Q(add_ln28_9_reg_823[23]),
        .R(1'b0));
  CARRY4 \add_ln28_9_reg_823_reg[23]_i_1 
       (.CI(\add_ln28_9_reg_823_reg[19]_i_1_n_0 ),
        .CO({\add_ln28_9_reg_823_reg[23]_i_1_n_0 ,\add_ln28_9_reg_823_reg[23]_i_1_n_1 ,\add_ln28_9_reg_823_reg[23]_i_1_n_2 ,\add_ln28_9_reg_823_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln28_9_reg_823[23]_i_2_n_0 ,\add_ln28_9_reg_823[23]_i_3_n_0 ,\add_ln28_9_reg_823[23]_i_4_n_0 ,\add_ln28_9_reg_823[23]_i_5_n_0 }),
        .O(add_ln28_9_fu_579_p2[23:20]),
        .S({\add_ln28_9_reg_823[23]_i_6_n_0 ,\add_ln28_9_reg_823[23]_i_7_n_0 ,\add_ln28_9_reg_823[23]_i_8_n_0 ,\add_ln28_9_reg_823[23]_i_9_n_0 }));
  FDRE \add_ln28_9_reg_823_reg[24] 
       (.C(ap_clk),
        .CE(add_ln28_9_reg_8230),
        .D(add_ln28_9_fu_579_p2[24]),
        .Q(add_ln28_9_reg_823[24]),
        .R(1'b0));
  FDRE \add_ln28_9_reg_823_reg[25] 
       (.C(ap_clk),
        .CE(add_ln28_9_reg_8230),
        .D(add_ln28_9_fu_579_p2[25]),
        .Q(add_ln28_9_reg_823[25]),
        .R(1'b0));
  FDRE \add_ln28_9_reg_823_reg[26] 
       (.C(ap_clk),
        .CE(add_ln28_9_reg_8230),
        .D(add_ln28_9_fu_579_p2[26]),
        .Q(add_ln28_9_reg_823[26]),
        .R(1'b0));
  FDRE \add_ln28_9_reg_823_reg[27] 
       (.C(ap_clk),
        .CE(add_ln28_9_reg_8230),
        .D(add_ln28_9_fu_579_p2[27]),
        .Q(add_ln28_9_reg_823[27]),
        .R(1'b0));
  CARRY4 \add_ln28_9_reg_823_reg[27]_i_1 
       (.CI(\add_ln28_9_reg_823_reg[23]_i_1_n_0 ),
        .CO({\add_ln28_9_reg_823_reg[27]_i_1_n_0 ,\add_ln28_9_reg_823_reg[27]_i_1_n_1 ,\add_ln28_9_reg_823_reg[27]_i_1_n_2 ,\add_ln28_9_reg_823_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln28_9_reg_823[27]_i_2_n_0 ,\add_ln28_9_reg_823[27]_i_3_n_0 ,\add_ln28_9_reg_823[27]_i_4_n_0 ,\add_ln28_9_reg_823[27]_i_5_n_0 }),
        .O(add_ln28_9_fu_579_p2[27:24]),
        .S({\add_ln28_9_reg_823[27]_i_6_n_0 ,\add_ln28_9_reg_823[27]_i_7_n_0 ,\add_ln28_9_reg_823[27]_i_8_n_0 ,\add_ln28_9_reg_823[27]_i_9_n_0 }));
  FDRE \add_ln28_9_reg_823_reg[28] 
       (.C(ap_clk),
        .CE(add_ln28_9_reg_8230),
        .D(add_ln28_9_fu_579_p2[28]),
        .Q(add_ln28_9_reg_823[28]),
        .R(1'b0));
  FDRE \add_ln28_9_reg_823_reg[29] 
       (.C(ap_clk),
        .CE(add_ln28_9_reg_8230),
        .D(add_ln28_9_fu_579_p2[29]),
        .Q(add_ln28_9_reg_823[29]),
        .R(1'b0));
  FDRE \add_ln28_9_reg_823_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_9_reg_8230),
        .D(add_ln28_9_fu_579_p2[2]),
        .Q(add_ln28_9_reg_823[2]),
        .R(1'b0));
  FDRE \add_ln28_9_reg_823_reg[30] 
       (.C(ap_clk),
        .CE(add_ln28_9_reg_8230),
        .D(add_ln28_9_fu_579_p2[30]),
        .Q(add_ln28_9_reg_823[30]),
        .R(1'b0));
  FDRE \add_ln28_9_reg_823_reg[31] 
       (.C(ap_clk),
        .CE(add_ln28_9_reg_8230),
        .D(add_ln28_9_fu_579_p2[31]),
        .Q(add_ln28_9_reg_823[31]),
        .R(1'b0));
  CARRY4 \add_ln28_9_reg_823_reg[31]_i_2 
       (.CI(\add_ln28_9_reg_823_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_ln28_9_reg_823_reg[31]_i_2_CO_UNCONNECTED [3],\add_ln28_9_reg_823_reg[31]_i_2_n_1 ,\add_ln28_9_reg_823_reg[31]_i_2_n_2 ,\add_ln28_9_reg_823_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln28_9_reg_823[31]_i_3_n_0 ,\add_ln28_9_reg_823[31]_i_4_n_0 ,\add_ln28_9_reg_823[31]_i_5_n_0 }),
        .O(add_ln28_9_fu_579_p2[31:28]),
        .S({\add_ln28_9_reg_823[31]_i_6_n_0 ,\add_ln28_9_reg_823[31]_i_7_n_0 ,\add_ln28_9_reg_823[31]_i_8_n_0 ,\add_ln28_9_reg_823[31]_i_9_n_0 }));
  FDRE \add_ln28_9_reg_823_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_9_reg_8230),
        .D(add_ln28_9_fu_579_p2[3]),
        .Q(add_ln28_9_reg_823[3]),
        .R(1'b0));
  CARRY4 \add_ln28_9_reg_823_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln28_9_reg_823_reg[3]_i_1_n_0 ,\add_ln28_9_reg_823_reg[3]_i_1_n_1 ,\add_ln28_9_reg_823_reg[3]_i_1_n_2 ,\add_ln28_9_reg_823_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln28_9_reg_823[3]_i_2_n_0 ,\add_ln28_9_reg_823[3]_i_3_n_0 ,\add_ln28_9_reg_823[3]_i_4_n_0 ,1'b0}),
        .O(add_ln28_9_fu_579_p2[3:0]),
        .S({\add_ln28_9_reg_823[3]_i_5_n_0 ,\add_ln28_9_reg_823[3]_i_6_n_0 ,\add_ln28_9_reg_823[3]_i_7_n_0 ,\add_ln28_9_reg_823[3]_i_8_n_0 }));
  FDRE \add_ln28_9_reg_823_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_9_reg_8230),
        .D(add_ln28_9_fu_579_p2[4]),
        .Q(add_ln28_9_reg_823[4]),
        .R(1'b0));
  FDRE \add_ln28_9_reg_823_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_9_reg_8230),
        .D(add_ln28_9_fu_579_p2[5]),
        .Q(add_ln28_9_reg_823[5]),
        .R(1'b0));
  FDRE \add_ln28_9_reg_823_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_9_reg_8230),
        .D(add_ln28_9_fu_579_p2[6]),
        .Q(add_ln28_9_reg_823[6]),
        .R(1'b0));
  FDRE \add_ln28_9_reg_823_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_9_reg_8230),
        .D(add_ln28_9_fu_579_p2[7]),
        .Q(add_ln28_9_reg_823[7]),
        .R(1'b0));
  CARRY4 \add_ln28_9_reg_823_reg[7]_i_1 
       (.CI(\add_ln28_9_reg_823_reg[3]_i_1_n_0 ),
        .CO({\add_ln28_9_reg_823_reg[7]_i_1_n_0 ,\add_ln28_9_reg_823_reg[7]_i_1_n_1 ,\add_ln28_9_reg_823_reg[7]_i_1_n_2 ,\add_ln28_9_reg_823_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln28_9_reg_823[7]_i_2_n_0 ,\add_ln28_9_reg_823[7]_i_3_n_0 ,\add_ln28_9_reg_823[7]_i_4_n_0 ,\add_ln28_9_reg_823[7]_i_5_n_0 }),
        .O(add_ln28_9_fu_579_p2[7:4]),
        .S({\add_ln28_9_reg_823[7]_i_6_n_0 ,\add_ln28_9_reg_823[7]_i_7_n_0 ,\add_ln28_9_reg_823[7]_i_8_n_0 ,\add_ln28_9_reg_823[7]_i_9_n_0 }));
  FDRE \add_ln28_9_reg_823_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_9_reg_8230),
        .D(add_ln28_9_fu_579_p2[8]),
        .Q(add_ln28_9_reg_823[8]),
        .R(1'b0));
  FDRE \add_ln28_9_reg_823_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_9_reg_8230),
        .D(add_ln28_9_fu_579_p2[9]),
        .Q(add_ln28_9_reg_823[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_reg_793[11]_i_2 
       (.I0(mul_ln28_reg_758[11]),
        .I1(mul_ln28_1_reg_778[11]),
        .O(\add_ln28_reg_793[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_reg_793[11]_i_3 
       (.I0(mul_ln28_reg_758[10]),
        .I1(mul_ln28_1_reg_778[10]),
        .O(\add_ln28_reg_793[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_reg_793[11]_i_4 
       (.I0(mul_ln28_reg_758[9]),
        .I1(mul_ln28_1_reg_778[9]),
        .O(\add_ln28_reg_793[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_reg_793[11]_i_5 
       (.I0(mul_ln28_reg_758[8]),
        .I1(mul_ln28_1_reg_778[8]),
        .O(\add_ln28_reg_793[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_reg_793[15]_i_2 
       (.I0(mul_ln28_reg_758[15]),
        .I1(mul_ln28_1_reg_778[15]),
        .O(\add_ln28_reg_793[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_reg_793[15]_i_3 
       (.I0(mul_ln28_reg_758[14]),
        .I1(mul_ln28_1_reg_778[14]),
        .O(\add_ln28_reg_793[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_reg_793[15]_i_4 
       (.I0(mul_ln28_reg_758[13]),
        .I1(mul_ln28_1_reg_778[13]),
        .O(\add_ln28_reg_793[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_reg_793[15]_i_5 
       (.I0(mul_ln28_reg_758[12]),
        .I1(mul_ln28_1_reg_778[12]),
        .O(\add_ln28_reg_793[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_reg_793[19]_i_2 
       (.I0(mul_ln28_reg_758[19]),
        .I1(mul_ln28_1_reg_778[19]),
        .O(\add_ln28_reg_793[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_reg_793[19]_i_3 
       (.I0(mul_ln28_reg_758[18]),
        .I1(mul_ln28_1_reg_778[18]),
        .O(\add_ln28_reg_793[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_reg_793[19]_i_4 
       (.I0(mul_ln28_reg_758[17]),
        .I1(mul_ln28_1_reg_778[17]),
        .O(\add_ln28_reg_793[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_reg_793[19]_i_5 
       (.I0(mul_ln28_reg_758[16]),
        .I1(mul_ln28_1_reg_778[16]),
        .O(\add_ln28_reg_793[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_reg_793[23]_i_2 
       (.I0(mul_ln28_reg_758[23]),
        .I1(mul_ln28_1_reg_778[23]),
        .O(\add_ln28_reg_793[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_reg_793[23]_i_3 
       (.I0(mul_ln28_reg_758[22]),
        .I1(mul_ln28_1_reg_778[22]),
        .O(\add_ln28_reg_793[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_reg_793[23]_i_4 
       (.I0(mul_ln28_reg_758[21]),
        .I1(mul_ln28_1_reg_778[21]),
        .O(\add_ln28_reg_793[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_reg_793[23]_i_5 
       (.I0(mul_ln28_reg_758[20]),
        .I1(mul_ln28_1_reg_778[20]),
        .O(\add_ln28_reg_793[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_reg_793[27]_i_2 
       (.I0(mul_ln28_reg_758[27]),
        .I1(mul_ln28_1_reg_778[27]),
        .O(\add_ln28_reg_793[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_reg_793[27]_i_3 
       (.I0(mul_ln28_reg_758[26]),
        .I1(mul_ln28_1_reg_778[26]),
        .O(\add_ln28_reg_793[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_reg_793[27]_i_4 
       (.I0(mul_ln28_reg_758[25]),
        .I1(mul_ln28_1_reg_778[25]),
        .O(\add_ln28_reg_793[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_reg_793[27]_i_5 
       (.I0(mul_ln28_reg_758[24]),
        .I1(mul_ln28_1_reg_778[24]),
        .O(\add_ln28_reg_793[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln28_reg_793[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln16_reg_672_pp0_iter1_reg_reg_n_0_[0] ),
        .O(add_ln28_reg_7930));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_reg_793[31]_i_3 
       (.I0(mul_ln28_reg_758[31]),
        .I1(mul_ln28_1_reg_778[31]),
        .O(\add_ln28_reg_793[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_reg_793[31]_i_4 
       (.I0(mul_ln28_reg_758[30]),
        .I1(mul_ln28_1_reg_778[30]),
        .O(\add_ln28_reg_793[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_reg_793[31]_i_5 
       (.I0(mul_ln28_reg_758[29]),
        .I1(mul_ln28_1_reg_778[29]),
        .O(\add_ln28_reg_793[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_reg_793[31]_i_6 
       (.I0(mul_ln28_reg_758[28]),
        .I1(mul_ln28_1_reg_778[28]),
        .O(\add_ln28_reg_793[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_reg_793[3]_i_2 
       (.I0(mul_ln28_reg_758[3]),
        .I1(mul_ln28_1_reg_778[3]),
        .O(\add_ln28_reg_793[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_reg_793[3]_i_3 
       (.I0(mul_ln28_reg_758[2]),
        .I1(mul_ln28_1_reg_778[2]),
        .O(\add_ln28_reg_793[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_reg_793[3]_i_4 
       (.I0(mul_ln28_reg_758[1]),
        .I1(mul_ln28_1_reg_778[1]),
        .O(\add_ln28_reg_793[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_reg_793[3]_i_5 
       (.I0(mul_ln28_reg_758[0]),
        .I1(mul_ln28_1_reg_778[0]),
        .O(\add_ln28_reg_793[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_reg_793[7]_i_2 
       (.I0(mul_ln28_reg_758[7]),
        .I1(mul_ln28_1_reg_778[7]),
        .O(\add_ln28_reg_793[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_reg_793[7]_i_3 
       (.I0(mul_ln28_reg_758[6]),
        .I1(mul_ln28_1_reg_778[6]),
        .O(\add_ln28_reg_793[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_reg_793[7]_i_4 
       (.I0(mul_ln28_reg_758[5]),
        .I1(mul_ln28_1_reg_778[5]),
        .O(\add_ln28_reg_793[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln28_reg_793[7]_i_5 
       (.I0(mul_ln28_reg_758[4]),
        .I1(mul_ln28_1_reg_778[4]),
        .O(\add_ln28_reg_793[7]_i_5_n_0 ));
  FDRE \add_ln28_reg_793_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(add_ln28_fu_553_p2[0]),
        .Q(add_ln28_reg_793[0]),
        .R(1'b0));
  FDRE \add_ln28_reg_793_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(add_ln28_fu_553_p2[10]),
        .Q(add_ln28_reg_793[10]),
        .R(1'b0));
  FDRE \add_ln28_reg_793_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(add_ln28_fu_553_p2[11]),
        .Q(add_ln28_reg_793[11]),
        .R(1'b0));
  CARRY4 \add_ln28_reg_793_reg[11]_i_1 
       (.CI(\add_ln28_reg_793_reg[7]_i_1_n_0 ),
        .CO({\add_ln28_reg_793_reg[11]_i_1_n_0 ,\add_ln28_reg_793_reg[11]_i_1_n_1 ,\add_ln28_reg_793_reg[11]_i_1_n_2 ,\add_ln28_reg_793_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln28_reg_758[11:8]),
        .O(add_ln28_fu_553_p2[11:8]),
        .S({\add_ln28_reg_793[11]_i_2_n_0 ,\add_ln28_reg_793[11]_i_3_n_0 ,\add_ln28_reg_793[11]_i_4_n_0 ,\add_ln28_reg_793[11]_i_5_n_0 }));
  FDRE \add_ln28_reg_793_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(add_ln28_fu_553_p2[12]),
        .Q(add_ln28_reg_793[12]),
        .R(1'b0));
  FDRE \add_ln28_reg_793_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(add_ln28_fu_553_p2[13]),
        .Q(add_ln28_reg_793[13]),
        .R(1'b0));
  FDRE \add_ln28_reg_793_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(add_ln28_fu_553_p2[14]),
        .Q(add_ln28_reg_793[14]),
        .R(1'b0));
  FDRE \add_ln28_reg_793_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(add_ln28_fu_553_p2[15]),
        .Q(add_ln28_reg_793[15]),
        .R(1'b0));
  CARRY4 \add_ln28_reg_793_reg[15]_i_1 
       (.CI(\add_ln28_reg_793_reg[11]_i_1_n_0 ),
        .CO({\add_ln28_reg_793_reg[15]_i_1_n_0 ,\add_ln28_reg_793_reg[15]_i_1_n_1 ,\add_ln28_reg_793_reg[15]_i_1_n_2 ,\add_ln28_reg_793_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln28_reg_758[15:12]),
        .O(add_ln28_fu_553_p2[15:12]),
        .S({\add_ln28_reg_793[15]_i_2_n_0 ,\add_ln28_reg_793[15]_i_3_n_0 ,\add_ln28_reg_793[15]_i_4_n_0 ,\add_ln28_reg_793[15]_i_5_n_0 }));
  FDRE \add_ln28_reg_793_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(add_ln28_fu_553_p2[16]),
        .Q(add_ln28_reg_793[16]),
        .R(1'b0));
  FDRE \add_ln28_reg_793_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(add_ln28_fu_553_p2[17]),
        .Q(add_ln28_reg_793[17]),
        .R(1'b0));
  FDRE \add_ln28_reg_793_reg[18] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(add_ln28_fu_553_p2[18]),
        .Q(add_ln28_reg_793[18]),
        .R(1'b0));
  FDRE \add_ln28_reg_793_reg[19] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(add_ln28_fu_553_p2[19]),
        .Q(add_ln28_reg_793[19]),
        .R(1'b0));
  CARRY4 \add_ln28_reg_793_reg[19]_i_1 
       (.CI(\add_ln28_reg_793_reg[15]_i_1_n_0 ),
        .CO({\add_ln28_reg_793_reg[19]_i_1_n_0 ,\add_ln28_reg_793_reg[19]_i_1_n_1 ,\add_ln28_reg_793_reg[19]_i_1_n_2 ,\add_ln28_reg_793_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln28_reg_758[19:16]),
        .O(add_ln28_fu_553_p2[19:16]),
        .S({\add_ln28_reg_793[19]_i_2_n_0 ,\add_ln28_reg_793[19]_i_3_n_0 ,\add_ln28_reg_793[19]_i_4_n_0 ,\add_ln28_reg_793[19]_i_5_n_0 }));
  FDRE \add_ln28_reg_793_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(add_ln28_fu_553_p2[1]),
        .Q(add_ln28_reg_793[1]),
        .R(1'b0));
  FDRE \add_ln28_reg_793_reg[20] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(add_ln28_fu_553_p2[20]),
        .Q(add_ln28_reg_793[20]),
        .R(1'b0));
  FDRE \add_ln28_reg_793_reg[21] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(add_ln28_fu_553_p2[21]),
        .Q(add_ln28_reg_793[21]),
        .R(1'b0));
  FDRE \add_ln28_reg_793_reg[22] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(add_ln28_fu_553_p2[22]),
        .Q(add_ln28_reg_793[22]),
        .R(1'b0));
  FDRE \add_ln28_reg_793_reg[23] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(add_ln28_fu_553_p2[23]),
        .Q(add_ln28_reg_793[23]),
        .R(1'b0));
  CARRY4 \add_ln28_reg_793_reg[23]_i_1 
       (.CI(\add_ln28_reg_793_reg[19]_i_1_n_0 ),
        .CO({\add_ln28_reg_793_reg[23]_i_1_n_0 ,\add_ln28_reg_793_reg[23]_i_1_n_1 ,\add_ln28_reg_793_reg[23]_i_1_n_2 ,\add_ln28_reg_793_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln28_reg_758[23:20]),
        .O(add_ln28_fu_553_p2[23:20]),
        .S({\add_ln28_reg_793[23]_i_2_n_0 ,\add_ln28_reg_793[23]_i_3_n_0 ,\add_ln28_reg_793[23]_i_4_n_0 ,\add_ln28_reg_793[23]_i_5_n_0 }));
  FDRE \add_ln28_reg_793_reg[24] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(add_ln28_fu_553_p2[24]),
        .Q(add_ln28_reg_793[24]),
        .R(1'b0));
  FDRE \add_ln28_reg_793_reg[25] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(add_ln28_fu_553_p2[25]),
        .Q(add_ln28_reg_793[25]),
        .R(1'b0));
  FDRE \add_ln28_reg_793_reg[26] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(add_ln28_fu_553_p2[26]),
        .Q(add_ln28_reg_793[26]),
        .R(1'b0));
  FDRE \add_ln28_reg_793_reg[27] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(add_ln28_fu_553_p2[27]),
        .Q(add_ln28_reg_793[27]),
        .R(1'b0));
  CARRY4 \add_ln28_reg_793_reg[27]_i_1 
       (.CI(\add_ln28_reg_793_reg[23]_i_1_n_0 ),
        .CO({\add_ln28_reg_793_reg[27]_i_1_n_0 ,\add_ln28_reg_793_reg[27]_i_1_n_1 ,\add_ln28_reg_793_reg[27]_i_1_n_2 ,\add_ln28_reg_793_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln28_reg_758[27:24]),
        .O(add_ln28_fu_553_p2[27:24]),
        .S({\add_ln28_reg_793[27]_i_2_n_0 ,\add_ln28_reg_793[27]_i_3_n_0 ,\add_ln28_reg_793[27]_i_4_n_0 ,\add_ln28_reg_793[27]_i_5_n_0 }));
  FDRE \add_ln28_reg_793_reg[28] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(add_ln28_fu_553_p2[28]),
        .Q(add_ln28_reg_793[28]),
        .R(1'b0));
  FDRE \add_ln28_reg_793_reg[29] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(add_ln28_fu_553_p2[29]),
        .Q(add_ln28_reg_793[29]),
        .R(1'b0));
  FDRE \add_ln28_reg_793_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(add_ln28_fu_553_p2[2]),
        .Q(add_ln28_reg_793[2]),
        .R(1'b0));
  FDRE \add_ln28_reg_793_reg[30] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(add_ln28_fu_553_p2[30]),
        .Q(add_ln28_reg_793[30]),
        .R(1'b0));
  FDRE \add_ln28_reg_793_reg[31] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(add_ln28_fu_553_p2[31]),
        .Q(add_ln28_reg_793[31]),
        .R(1'b0));
  CARRY4 \add_ln28_reg_793_reg[31]_i_2 
       (.CI(\add_ln28_reg_793_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_ln28_reg_793_reg[31]_i_2_CO_UNCONNECTED [3],\add_ln28_reg_793_reg[31]_i_2_n_1 ,\add_ln28_reg_793_reg[31]_i_2_n_2 ,\add_ln28_reg_793_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,mul_ln28_reg_758[30:28]}),
        .O(add_ln28_fu_553_p2[31:28]),
        .S({\add_ln28_reg_793[31]_i_3_n_0 ,\add_ln28_reg_793[31]_i_4_n_0 ,\add_ln28_reg_793[31]_i_5_n_0 ,\add_ln28_reg_793[31]_i_6_n_0 }));
  FDRE \add_ln28_reg_793_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(add_ln28_fu_553_p2[3]),
        .Q(add_ln28_reg_793[3]),
        .R(1'b0));
  CARRY4 \add_ln28_reg_793_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln28_reg_793_reg[3]_i_1_n_0 ,\add_ln28_reg_793_reg[3]_i_1_n_1 ,\add_ln28_reg_793_reg[3]_i_1_n_2 ,\add_ln28_reg_793_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln28_reg_758[3:0]),
        .O(add_ln28_fu_553_p2[3:0]),
        .S({\add_ln28_reg_793[3]_i_2_n_0 ,\add_ln28_reg_793[3]_i_3_n_0 ,\add_ln28_reg_793[3]_i_4_n_0 ,\add_ln28_reg_793[3]_i_5_n_0 }));
  FDRE \add_ln28_reg_793_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(add_ln28_fu_553_p2[4]),
        .Q(add_ln28_reg_793[4]),
        .R(1'b0));
  FDRE \add_ln28_reg_793_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(add_ln28_fu_553_p2[5]),
        .Q(add_ln28_reg_793[5]),
        .R(1'b0));
  FDRE \add_ln28_reg_793_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(add_ln28_fu_553_p2[6]),
        .Q(add_ln28_reg_793[6]),
        .R(1'b0));
  FDRE \add_ln28_reg_793_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(add_ln28_fu_553_p2[7]),
        .Q(add_ln28_reg_793[7]),
        .R(1'b0));
  CARRY4 \add_ln28_reg_793_reg[7]_i_1 
       (.CI(\add_ln28_reg_793_reg[3]_i_1_n_0 ),
        .CO({\add_ln28_reg_793_reg[7]_i_1_n_0 ,\add_ln28_reg_793_reg[7]_i_1_n_1 ,\add_ln28_reg_793_reg[7]_i_1_n_2 ,\add_ln28_reg_793_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln28_reg_758[7:4]),
        .O(add_ln28_fu_553_p2[7:4]),
        .S({\add_ln28_reg_793[7]_i_2_n_0 ,\add_ln28_reg_793[7]_i_3_n_0 ,\add_ln28_reg_793[7]_i_4_n_0 ,\add_ln28_reg_793[7]_i_5_n_0 }));
  FDRE \add_ln28_reg_793_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(add_ln28_fu_553_p2[8]),
        .Q(add_ln28_reg_793[8]),
        .R(1'b0));
  FDRE \add_ln28_reg_793_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(add_ln28_fu_553_p2[9]),
        .Q(add_ln28_reg_793[9]),
        .R(1'b0));
  FDRE \an32Coef_load_5_reg_768_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(an32Coef_q0[0]),
        .Q(an32Coef_load_5_reg_768[0]),
        .R(1'b0));
  FDRE \an32Coef_load_5_reg_768_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(an32Coef_q0[10]),
        .Q(an32Coef_load_5_reg_768[10]),
        .R(1'b0));
  FDRE \an32Coef_load_5_reg_768_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(an32Coef_q0[11]),
        .Q(an32Coef_load_5_reg_768[11]),
        .R(1'b0));
  FDRE \an32Coef_load_5_reg_768_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(an32Coef_q0[12]),
        .Q(an32Coef_load_5_reg_768[12]),
        .R(1'b0));
  FDRE \an32Coef_load_5_reg_768_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(an32Coef_q0[13]),
        .Q(an32Coef_load_5_reg_768[13]),
        .R(1'b0));
  FDRE \an32Coef_load_5_reg_768_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(an32Coef_q0[14]),
        .Q(an32Coef_load_5_reg_768[14]),
        .R(1'b0));
  FDRE \an32Coef_load_5_reg_768_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(an32Coef_q0[15]),
        .Q(an32Coef_load_5_reg_768[15]),
        .R(1'b0));
  FDRE \an32Coef_load_5_reg_768_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(an32Coef_q0[16]),
        .Q(an32Coef_load_5_reg_768[16]),
        .R(1'b0));
  FDRE \an32Coef_load_5_reg_768_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(an32Coef_q0[1]),
        .Q(an32Coef_load_5_reg_768[1]),
        .R(1'b0));
  FDRE \an32Coef_load_5_reg_768_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(an32Coef_q0[2]),
        .Q(an32Coef_load_5_reg_768[2]),
        .R(1'b0));
  FDRE \an32Coef_load_5_reg_768_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(an32Coef_q0[3]),
        .Q(an32Coef_load_5_reg_768[3]),
        .R(1'b0));
  FDRE \an32Coef_load_5_reg_768_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(an32Coef_q0[4]),
        .Q(an32Coef_load_5_reg_768[4]),
        .R(1'b0));
  FDRE \an32Coef_load_5_reg_768_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(an32Coef_q0[5]),
        .Q(an32Coef_load_5_reg_768[5]),
        .R(1'b0));
  FDRE \an32Coef_load_5_reg_768_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(an32Coef_q0[6]),
        .Q(an32Coef_load_5_reg_768[6]),
        .R(1'b0));
  FDRE \an32Coef_load_5_reg_768_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(an32Coef_q0[7]),
        .Q(an32Coef_load_5_reg_768[7]),
        .R(1'b0));
  FDRE \an32Coef_load_5_reg_768_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(an32Coef_q0[8]),
        .Q(an32Coef_load_5_reg_768[8]),
        .R(1'b0));
  FDRE \an32Coef_load_5_reg_768_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(an32Coef_q0[9]),
        .Q(an32Coef_load_5_reg_768[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_0_reg[0] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(n32Temp_reg_681[0]),
        .Q(an32ShiftReg_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_0_reg[10] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(n32Temp_reg_681[10]),
        .Q(an32ShiftReg_0[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_0_reg[11] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(n32Temp_reg_681[11]),
        .Q(an32ShiftReg_0[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_0_reg[12] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(n32Temp_reg_681[12]),
        .Q(an32ShiftReg_0[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_0_reg[13] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(n32Temp_reg_681[13]),
        .Q(an32ShiftReg_0[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_0_reg[14] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(n32Temp_reg_681[14]),
        .Q(an32ShiftReg_0[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_0_reg[15] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(n32Temp_reg_681[15]),
        .Q(an32ShiftReg_0[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_0_reg[16] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(n32Temp_reg_681[16]),
        .Q(an32ShiftReg_0[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_0_reg[17] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(n32Temp_reg_681[17]),
        .Q(an32ShiftReg_0[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_0_reg[18] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(n32Temp_reg_681[18]),
        .Q(an32ShiftReg_0[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_0_reg[19] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(n32Temp_reg_681[19]),
        .Q(an32ShiftReg_0[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_0_reg[1] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(n32Temp_reg_681[1]),
        .Q(an32ShiftReg_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_0_reg[20] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(n32Temp_reg_681[20]),
        .Q(an32ShiftReg_0[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_0_reg[21] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(n32Temp_reg_681[21]),
        .Q(an32ShiftReg_0[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_0_reg[22] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(n32Temp_reg_681[22]),
        .Q(an32ShiftReg_0[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_0_reg[23] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(n32Temp_reg_681[23]),
        .Q(an32ShiftReg_0[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_0_reg[24] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(n32Temp_reg_681[24]),
        .Q(an32ShiftReg_0[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_0_reg[25] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(n32Temp_reg_681[25]),
        .Q(an32ShiftReg_0[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_0_reg[26] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(n32Temp_reg_681[26]),
        .Q(an32ShiftReg_0[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_0_reg[27] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(n32Temp_reg_681[27]),
        .Q(an32ShiftReg_0[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_0_reg[28] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(n32Temp_reg_681[28]),
        .Q(an32ShiftReg_0[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_0_reg[29] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(n32Temp_reg_681[29]),
        .Q(an32ShiftReg_0[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_0_reg[2] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(n32Temp_reg_681[2]),
        .Q(an32ShiftReg_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_0_reg[30] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(n32Temp_reg_681[30]),
        .Q(an32ShiftReg_0[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_0_reg[31] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(n32Temp_reg_681[31]),
        .Q(an32ShiftReg_0[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_0_reg[3] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(n32Temp_reg_681[3]),
        .Q(an32ShiftReg_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_0_reg[4] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(n32Temp_reg_681[4]),
        .Q(an32ShiftReg_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_0_reg[5] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(n32Temp_reg_681[5]),
        .Q(an32ShiftReg_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_0_reg[6] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(n32Temp_reg_681[6]),
        .Q(an32ShiftReg_0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_0_reg[7] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(n32Temp_reg_681[7]),
        .Q(an32ShiftReg_0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_0_reg[8] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(n32Temp_reg_681[8]),
        .Q(an32ShiftReg_0[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_0_reg[9] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(n32Temp_reg_681[9]),
        .Q(an32ShiftReg_0[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_1_reg[0] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(an32ShiftReg_0[0]),
        .Q(an32ShiftReg_1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_1_reg[10] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(an32ShiftReg_0[10]),
        .Q(an32ShiftReg_1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_1_reg[11] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(an32ShiftReg_0[11]),
        .Q(an32ShiftReg_1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_1_reg[12] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(an32ShiftReg_0[12]),
        .Q(an32ShiftReg_1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_1_reg[13] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(an32ShiftReg_0[13]),
        .Q(an32ShiftReg_1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_1_reg[14] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(an32ShiftReg_0[14]),
        .Q(an32ShiftReg_1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_1_reg[15] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(an32ShiftReg_0[15]),
        .Q(an32ShiftReg_1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_1_reg[16] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(an32ShiftReg_0[16]),
        .Q(an32ShiftReg_1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_1_reg[17] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(an32ShiftReg_0[17]),
        .Q(an32ShiftReg_1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_1_reg[18] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(an32ShiftReg_0[18]),
        .Q(an32ShiftReg_1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_1_reg[19] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(an32ShiftReg_0[19]),
        .Q(an32ShiftReg_1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_1_reg[1] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(an32ShiftReg_0[1]),
        .Q(an32ShiftReg_1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_1_reg[20] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(an32ShiftReg_0[20]),
        .Q(an32ShiftReg_1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_1_reg[21] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(an32ShiftReg_0[21]),
        .Q(an32ShiftReg_1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_1_reg[22] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(an32ShiftReg_0[22]),
        .Q(an32ShiftReg_1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_1_reg[23] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(an32ShiftReg_0[23]),
        .Q(an32ShiftReg_1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_1_reg[24] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(an32ShiftReg_0[24]),
        .Q(an32ShiftReg_1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_1_reg[25] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(an32ShiftReg_0[25]),
        .Q(an32ShiftReg_1[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_1_reg[26] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(an32ShiftReg_0[26]),
        .Q(an32ShiftReg_1[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_1_reg[27] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(an32ShiftReg_0[27]),
        .Q(an32ShiftReg_1[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_1_reg[28] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(an32ShiftReg_0[28]),
        .Q(an32ShiftReg_1[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_1_reg[29] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(an32ShiftReg_0[29]),
        .Q(an32ShiftReg_1[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_1_reg[2] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(an32ShiftReg_0[2]),
        .Q(an32ShiftReg_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_1_reg[30] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(an32ShiftReg_0[30]),
        .Q(an32ShiftReg_1[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_1_reg[31] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(an32ShiftReg_0[31]),
        .Q(an32ShiftReg_1[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_1_reg[3] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(an32ShiftReg_0[3]),
        .Q(an32ShiftReg_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_1_reg[4] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(an32ShiftReg_0[4]),
        .Q(an32ShiftReg_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_1_reg[5] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(an32ShiftReg_0[5]),
        .Q(an32ShiftReg_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_1_reg[6] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(an32ShiftReg_0[6]),
        .Q(an32ShiftReg_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_1_reg[7] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(an32ShiftReg_0[7]),
        .Q(an32ShiftReg_1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_1_reg[8] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(an32ShiftReg_0[8]),
        .Q(an32ShiftReg_1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_1_reg[9] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U3_n_0),
        .D(an32ShiftReg_0[9]),
        .Q(an32ShiftReg_1[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_2_reg[0] 
       (.C(ap_clk),
        .CE(an32ShiftReg_20),
        .D(an32ShiftReg_1[0]),
        .Q(an32ShiftReg_2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_2_reg[10] 
       (.C(ap_clk),
        .CE(an32ShiftReg_20),
        .D(an32ShiftReg_1[10]),
        .Q(an32ShiftReg_2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_2_reg[11] 
       (.C(ap_clk),
        .CE(an32ShiftReg_20),
        .D(an32ShiftReg_1[11]),
        .Q(an32ShiftReg_2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_2_reg[12] 
       (.C(ap_clk),
        .CE(an32ShiftReg_20),
        .D(an32ShiftReg_1[12]),
        .Q(an32ShiftReg_2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_2_reg[13] 
       (.C(ap_clk),
        .CE(an32ShiftReg_20),
        .D(an32ShiftReg_1[13]),
        .Q(an32ShiftReg_2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_2_reg[14] 
       (.C(ap_clk),
        .CE(an32ShiftReg_20),
        .D(an32ShiftReg_1[14]),
        .Q(an32ShiftReg_2[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_2_reg[15] 
       (.C(ap_clk),
        .CE(an32ShiftReg_20),
        .D(an32ShiftReg_1[15]),
        .Q(an32ShiftReg_2[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_2_reg[16] 
       (.C(ap_clk),
        .CE(an32ShiftReg_20),
        .D(an32ShiftReg_1[16]),
        .Q(an32ShiftReg_2[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_2_reg[17] 
       (.C(ap_clk),
        .CE(an32ShiftReg_20),
        .D(an32ShiftReg_1[17]),
        .Q(an32ShiftReg_2[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_2_reg[18] 
       (.C(ap_clk),
        .CE(an32ShiftReg_20),
        .D(an32ShiftReg_1[18]),
        .Q(an32ShiftReg_2[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_2_reg[19] 
       (.C(ap_clk),
        .CE(an32ShiftReg_20),
        .D(an32ShiftReg_1[19]),
        .Q(an32ShiftReg_2[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_2_reg[1] 
       (.C(ap_clk),
        .CE(an32ShiftReg_20),
        .D(an32ShiftReg_1[1]),
        .Q(an32ShiftReg_2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_2_reg[20] 
       (.C(ap_clk),
        .CE(an32ShiftReg_20),
        .D(an32ShiftReg_1[20]),
        .Q(an32ShiftReg_2[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_2_reg[21] 
       (.C(ap_clk),
        .CE(an32ShiftReg_20),
        .D(an32ShiftReg_1[21]),
        .Q(an32ShiftReg_2[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_2_reg[22] 
       (.C(ap_clk),
        .CE(an32ShiftReg_20),
        .D(an32ShiftReg_1[22]),
        .Q(an32ShiftReg_2[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_2_reg[23] 
       (.C(ap_clk),
        .CE(an32ShiftReg_20),
        .D(an32ShiftReg_1[23]),
        .Q(an32ShiftReg_2[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_2_reg[24] 
       (.C(ap_clk),
        .CE(an32ShiftReg_20),
        .D(an32ShiftReg_1[24]),
        .Q(an32ShiftReg_2[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_2_reg[25] 
       (.C(ap_clk),
        .CE(an32ShiftReg_20),
        .D(an32ShiftReg_1[25]),
        .Q(an32ShiftReg_2[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_2_reg[26] 
       (.C(ap_clk),
        .CE(an32ShiftReg_20),
        .D(an32ShiftReg_1[26]),
        .Q(an32ShiftReg_2[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_2_reg[27] 
       (.C(ap_clk),
        .CE(an32ShiftReg_20),
        .D(an32ShiftReg_1[27]),
        .Q(an32ShiftReg_2[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_2_reg[28] 
       (.C(ap_clk),
        .CE(an32ShiftReg_20),
        .D(an32ShiftReg_1[28]),
        .Q(an32ShiftReg_2[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_2_reg[29] 
       (.C(ap_clk),
        .CE(an32ShiftReg_20),
        .D(an32ShiftReg_1[29]),
        .Q(an32ShiftReg_2[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_2_reg[2] 
       (.C(ap_clk),
        .CE(an32ShiftReg_20),
        .D(an32ShiftReg_1[2]),
        .Q(an32ShiftReg_2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_2_reg[30] 
       (.C(ap_clk),
        .CE(an32ShiftReg_20),
        .D(an32ShiftReg_1[30]),
        .Q(an32ShiftReg_2[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_2_reg[31] 
       (.C(ap_clk),
        .CE(an32ShiftReg_20),
        .D(an32ShiftReg_1[31]),
        .Q(an32ShiftReg_2[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_2_reg[3] 
       (.C(ap_clk),
        .CE(an32ShiftReg_20),
        .D(an32ShiftReg_1[3]),
        .Q(an32ShiftReg_2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_2_reg[4] 
       (.C(ap_clk),
        .CE(an32ShiftReg_20),
        .D(an32ShiftReg_1[4]),
        .Q(an32ShiftReg_2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_2_reg[5] 
       (.C(ap_clk),
        .CE(an32ShiftReg_20),
        .D(an32ShiftReg_1[5]),
        .Q(an32ShiftReg_2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_2_reg[6] 
       (.C(ap_clk),
        .CE(an32ShiftReg_20),
        .D(an32ShiftReg_1[6]),
        .Q(an32ShiftReg_2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_2_reg[7] 
       (.C(ap_clk),
        .CE(an32ShiftReg_20),
        .D(an32ShiftReg_1[7]),
        .Q(an32ShiftReg_2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_2_reg[8] 
       (.C(ap_clk),
        .CE(an32ShiftReg_20),
        .D(an32ShiftReg_1[8]),
        .Q(an32ShiftReg_2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_2_reg[9] 
       (.C(ap_clk),
        .CE(an32ShiftReg_20),
        .D(an32ShiftReg_1[9]),
        .Q(an32ShiftReg_2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \an32ShiftReg_3_load_reg_687[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .O(an32ShiftReg_3_load_reg_6870));
  FDRE \an32ShiftReg_3_load_reg_687_reg[0] 
       (.C(ap_clk),
        .CE(an32ShiftReg_3_load_reg_6870),
        .D(an32ShiftReg_3[0]),
        .Q(an32ShiftReg_3_load_reg_687[0]),
        .R(1'b0));
  FDRE \an32ShiftReg_3_load_reg_687_reg[10] 
       (.C(ap_clk),
        .CE(an32ShiftReg_3_load_reg_6870),
        .D(an32ShiftReg_3[10]),
        .Q(an32ShiftReg_3_load_reg_687[10]),
        .R(1'b0));
  FDRE \an32ShiftReg_3_load_reg_687_reg[11] 
       (.C(ap_clk),
        .CE(an32ShiftReg_3_load_reg_6870),
        .D(an32ShiftReg_3[11]),
        .Q(an32ShiftReg_3_load_reg_687[11]),
        .R(1'b0));
  FDRE \an32ShiftReg_3_load_reg_687_reg[12] 
       (.C(ap_clk),
        .CE(an32ShiftReg_3_load_reg_6870),
        .D(an32ShiftReg_3[12]),
        .Q(an32ShiftReg_3_load_reg_687[12]),
        .R(1'b0));
  FDRE \an32ShiftReg_3_load_reg_687_reg[13] 
       (.C(ap_clk),
        .CE(an32ShiftReg_3_load_reg_6870),
        .D(an32ShiftReg_3[13]),
        .Q(an32ShiftReg_3_load_reg_687[13]),
        .R(1'b0));
  FDRE \an32ShiftReg_3_load_reg_687_reg[14] 
       (.C(ap_clk),
        .CE(an32ShiftReg_3_load_reg_6870),
        .D(an32ShiftReg_3[14]),
        .Q(an32ShiftReg_3_load_reg_687[14]),
        .R(1'b0));
  FDRE \an32ShiftReg_3_load_reg_687_reg[15] 
       (.C(ap_clk),
        .CE(an32ShiftReg_3_load_reg_6870),
        .D(an32ShiftReg_3[15]),
        .Q(an32ShiftReg_3_load_reg_687[15]),
        .R(1'b0));
  FDRE \an32ShiftReg_3_load_reg_687_reg[16] 
       (.C(ap_clk),
        .CE(an32ShiftReg_3_load_reg_6870),
        .D(an32ShiftReg_3[16]),
        .Q(an32ShiftReg_3_load_reg_687[16]),
        .R(1'b0));
  FDRE \an32ShiftReg_3_load_reg_687_reg[17] 
       (.C(ap_clk),
        .CE(an32ShiftReg_3_load_reg_6870),
        .D(an32ShiftReg_3[17]),
        .Q(an32ShiftReg_3_load_reg_687[17]),
        .R(1'b0));
  FDRE \an32ShiftReg_3_load_reg_687_reg[18] 
       (.C(ap_clk),
        .CE(an32ShiftReg_3_load_reg_6870),
        .D(an32ShiftReg_3[18]),
        .Q(an32ShiftReg_3_load_reg_687[18]),
        .R(1'b0));
  FDRE \an32ShiftReg_3_load_reg_687_reg[19] 
       (.C(ap_clk),
        .CE(an32ShiftReg_3_load_reg_6870),
        .D(an32ShiftReg_3[19]),
        .Q(an32ShiftReg_3_load_reg_687[19]),
        .R(1'b0));
  FDRE \an32ShiftReg_3_load_reg_687_reg[1] 
       (.C(ap_clk),
        .CE(an32ShiftReg_3_load_reg_6870),
        .D(an32ShiftReg_3[1]),
        .Q(an32ShiftReg_3_load_reg_687[1]),
        .R(1'b0));
  FDRE \an32ShiftReg_3_load_reg_687_reg[20] 
       (.C(ap_clk),
        .CE(an32ShiftReg_3_load_reg_6870),
        .D(an32ShiftReg_3[20]),
        .Q(an32ShiftReg_3_load_reg_687[20]),
        .R(1'b0));
  FDRE \an32ShiftReg_3_load_reg_687_reg[21] 
       (.C(ap_clk),
        .CE(an32ShiftReg_3_load_reg_6870),
        .D(an32ShiftReg_3[21]),
        .Q(an32ShiftReg_3_load_reg_687[21]),
        .R(1'b0));
  FDRE \an32ShiftReg_3_load_reg_687_reg[22] 
       (.C(ap_clk),
        .CE(an32ShiftReg_3_load_reg_6870),
        .D(an32ShiftReg_3[22]),
        .Q(an32ShiftReg_3_load_reg_687[22]),
        .R(1'b0));
  FDRE \an32ShiftReg_3_load_reg_687_reg[23] 
       (.C(ap_clk),
        .CE(an32ShiftReg_3_load_reg_6870),
        .D(an32ShiftReg_3[23]),
        .Q(an32ShiftReg_3_load_reg_687[23]),
        .R(1'b0));
  FDRE \an32ShiftReg_3_load_reg_687_reg[24] 
       (.C(ap_clk),
        .CE(an32ShiftReg_3_load_reg_6870),
        .D(an32ShiftReg_3[24]),
        .Q(an32ShiftReg_3_load_reg_687[24]),
        .R(1'b0));
  FDRE \an32ShiftReg_3_load_reg_687_reg[25] 
       (.C(ap_clk),
        .CE(an32ShiftReg_3_load_reg_6870),
        .D(an32ShiftReg_3[25]),
        .Q(an32ShiftReg_3_load_reg_687[25]),
        .R(1'b0));
  FDRE \an32ShiftReg_3_load_reg_687_reg[26] 
       (.C(ap_clk),
        .CE(an32ShiftReg_3_load_reg_6870),
        .D(an32ShiftReg_3[26]),
        .Q(an32ShiftReg_3_load_reg_687[26]),
        .R(1'b0));
  FDRE \an32ShiftReg_3_load_reg_687_reg[27] 
       (.C(ap_clk),
        .CE(an32ShiftReg_3_load_reg_6870),
        .D(an32ShiftReg_3[27]),
        .Q(an32ShiftReg_3_load_reg_687[27]),
        .R(1'b0));
  FDRE \an32ShiftReg_3_load_reg_687_reg[28] 
       (.C(ap_clk),
        .CE(an32ShiftReg_3_load_reg_6870),
        .D(an32ShiftReg_3[28]),
        .Q(an32ShiftReg_3_load_reg_687[28]),
        .R(1'b0));
  FDRE \an32ShiftReg_3_load_reg_687_reg[29] 
       (.C(ap_clk),
        .CE(an32ShiftReg_3_load_reg_6870),
        .D(an32ShiftReg_3[29]),
        .Q(an32ShiftReg_3_load_reg_687[29]),
        .R(1'b0));
  FDRE \an32ShiftReg_3_load_reg_687_reg[2] 
       (.C(ap_clk),
        .CE(an32ShiftReg_3_load_reg_6870),
        .D(an32ShiftReg_3[2]),
        .Q(an32ShiftReg_3_load_reg_687[2]),
        .R(1'b0));
  FDRE \an32ShiftReg_3_load_reg_687_reg[30] 
       (.C(ap_clk),
        .CE(an32ShiftReg_3_load_reg_6870),
        .D(an32ShiftReg_3[30]),
        .Q(an32ShiftReg_3_load_reg_687[30]),
        .R(1'b0));
  FDRE \an32ShiftReg_3_load_reg_687_reg[31] 
       (.C(ap_clk),
        .CE(an32ShiftReg_3_load_reg_6870),
        .D(an32ShiftReg_3[31]),
        .Q(an32ShiftReg_3_load_reg_687[31]),
        .R(1'b0));
  FDRE \an32ShiftReg_3_load_reg_687_reg[3] 
       (.C(ap_clk),
        .CE(an32ShiftReg_3_load_reg_6870),
        .D(an32ShiftReg_3[3]),
        .Q(an32ShiftReg_3_load_reg_687[3]),
        .R(1'b0));
  FDRE \an32ShiftReg_3_load_reg_687_reg[4] 
       (.C(ap_clk),
        .CE(an32ShiftReg_3_load_reg_6870),
        .D(an32ShiftReg_3[4]),
        .Q(an32ShiftReg_3_load_reg_687[4]),
        .R(1'b0));
  FDRE \an32ShiftReg_3_load_reg_687_reg[5] 
       (.C(ap_clk),
        .CE(an32ShiftReg_3_load_reg_6870),
        .D(an32ShiftReg_3[5]),
        .Q(an32ShiftReg_3_load_reg_687[5]),
        .R(1'b0));
  FDRE \an32ShiftReg_3_load_reg_687_reg[6] 
       (.C(ap_clk),
        .CE(an32ShiftReg_3_load_reg_6870),
        .D(an32ShiftReg_3[6]),
        .Q(an32ShiftReg_3_load_reg_687[6]),
        .R(1'b0));
  FDRE \an32ShiftReg_3_load_reg_687_reg[7] 
       (.C(ap_clk),
        .CE(an32ShiftReg_3_load_reg_6870),
        .D(an32ShiftReg_3[7]),
        .Q(an32ShiftReg_3_load_reg_687[7]),
        .R(1'b0));
  FDRE \an32ShiftReg_3_load_reg_687_reg[8] 
       (.C(ap_clk),
        .CE(an32ShiftReg_3_load_reg_6870),
        .D(an32ShiftReg_3[8]),
        .Q(an32ShiftReg_3_load_reg_687[8]),
        .R(1'b0));
  FDRE \an32ShiftReg_3_load_reg_687_reg[9] 
       (.C(ap_clk),
        .CE(an32ShiftReg_3_load_reg_6870),
        .D(an32ShiftReg_3[9]),
        .Q(an32ShiftReg_3_load_reg_687[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_3_reg[0] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U1_n_0),
        .D(an32ShiftReg_2[0]),
        .Q(an32ShiftReg_3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_3_reg[10] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U1_n_0),
        .D(an32ShiftReg_2[10]),
        .Q(an32ShiftReg_3[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_3_reg[11] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U1_n_0),
        .D(an32ShiftReg_2[11]),
        .Q(an32ShiftReg_3[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_3_reg[12] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U1_n_0),
        .D(an32ShiftReg_2[12]),
        .Q(an32ShiftReg_3[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_3_reg[13] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U1_n_0),
        .D(an32ShiftReg_2[13]),
        .Q(an32ShiftReg_3[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_3_reg[14] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U1_n_0),
        .D(an32ShiftReg_2[14]),
        .Q(an32ShiftReg_3[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_3_reg[15] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U1_n_0),
        .D(an32ShiftReg_2[15]),
        .Q(an32ShiftReg_3[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_3_reg[16] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U1_n_0),
        .D(an32ShiftReg_2[16]),
        .Q(an32ShiftReg_3[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_3_reg[17] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U1_n_0),
        .D(an32ShiftReg_2[17]),
        .Q(an32ShiftReg_3[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_3_reg[18] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U1_n_0),
        .D(an32ShiftReg_2[18]),
        .Q(an32ShiftReg_3[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_3_reg[19] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U1_n_0),
        .D(an32ShiftReg_2[19]),
        .Q(an32ShiftReg_3[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_3_reg[1] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U1_n_0),
        .D(an32ShiftReg_2[1]),
        .Q(an32ShiftReg_3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_3_reg[20] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U1_n_0),
        .D(an32ShiftReg_2[20]),
        .Q(an32ShiftReg_3[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_3_reg[21] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U1_n_0),
        .D(an32ShiftReg_2[21]),
        .Q(an32ShiftReg_3[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_3_reg[22] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U1_n_0),
        .D(an32ShiftReg_2[22]),
        .Q(an32ShiftReg_3[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_3_reg[23] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U1_n_0),
        .D(an32ShiftReg_2[23]),
        .Q(an32ShiftReg_3[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_3_reg[24] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U1_n_0),
        .D(an32ShiftReg_2[24]),
        .Q(an32ShiftReg_3[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_3_reg[25] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U1_n_0),
        .D(an32ShiftReg_2[25]),
        .Q(an32ShiftReg_3[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_3_reg[26] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U1_n_0),
        .D(an32ShiftReg_2[26]),
        .Q(an32ShiftReg_3[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_3_reg[27] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U1_n_0),
        .D(an32ShiftReg_2[27]),
        .Q(an32ShiftReg_3[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_3_reg[28] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U1_n_0),
        .D(an32ShiftReg_2[28]),
        .Q(an32ShiftReg_3[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_3_reg[29] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U1_n_0),
        .D(an32ShiftReg_2[29]),
        .Q(an32ShiftReg_3[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_3_reg[2] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U1_n_0),
        .D(an32ShiftReg_2[2]),
        .Q(an32ShiftReg_3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_3_reg[30] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U1_n_0),
        .D(an32ShiftReg_2[30]),
        .Q(an32ShiftReg_3[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_3_reg[31] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U1_n_0),
        .D(an32ShiftReg_2[31]),
        .Q(an32ShiftReg_3[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_3_reg[3] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U1_n_0),
        .D(an32ShiftReg_2[3]),
        .Q(an32ShiftReg_3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_3_reg[4] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U1_n_0),
        .D(an32ShiftReg_2[4]),
        .Q(an32ShiftReg_3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_3_reg[5] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U1_n_0),
        .D(an32ShiftReg_2[5]),
        .Q(an32ShiftReg_3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_3_reg[6] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U1_n_0),
        .D(an32ShiftReg_2[6]),
        .Q(an32ShiftReg_3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_3_reg[7] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U1_n_0),
        .D(an32ShiftReg_2[7]),
        .Q(an32ShiftReg_3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_3_reg[8] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U1_n_0),
        .D(an32ShiftReg_2[8]),
        .Q(an32ShiftReg_3[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_3_reg[9] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U1_n_0),
        .D(an32ShiftReg_2[9]),
        .Q(an32ShiftReg_3[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_4_reg[0] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_3_load_reg_687[0]),
        .Q(an32ShiftReg_4[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_4_reg[10] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_3_load_reg_687[10]),
        .Q(an32ShiftReg_4[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_4_reg[11] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_3_load_reg_687[11]),
        .Q(an32ShiftReg_4[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_4_reg[12] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_3_load_reg_687[12]),
        .Q(an32ShiftReg_4[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_4_reg[13] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_3_load_reg_687[13]),
        .Q(an32ShiftReg_4[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_4_reg[14] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_3_load_reg_687[14]),
        .Q(an32ShiftReg_4[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_4_reg[15] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_3_load_reg_687[15]),
        .Q(an32ShiftReg_4[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_4_reg[16] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_3_load_reg_687[16]),
        .Q(an32ShiftReg_4[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_4_reg[17] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_3_load_reg_687[17]),
        .Q(an32ShiftReg_4[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_4_reg[18] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_3_load_reg_687[18]),
        .Q(an32ShiftReg_4[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_4_reg[19] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_3_load_reg_687[19]),
        .Q(an32ShiftReg_4[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_4_reg[1] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_3_load_reg_687[1]),
        .Q(an32ShiftReg_4[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_4_reg[20] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_3_load_reg_687[20]),
        .Q(an32ShiftReg_4[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_4_reg[21] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_3_load_reg_687[21]),
        .Q(an32ShiftReg_4[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_4_reg[22] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_3_load_reg_687[22]),
        .Q(an32ShiftReg_4[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_4_reg[23] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_3_load_reg_687[23]),
        .Q(an32ShiftReg_4[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_4_reg[24] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_3_load_reg_687[24]),
        .Q(an32ShiftReg_4[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_4_reg[25] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_3_load_reg_687[25]),
        .Q(an32ShiftReg_4[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_4_reg[26] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_3_load_reg_687[26]),
        .Q(an32ShiftReg_4[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_4_reg[27] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_3_load_reg_687[27]),
        .Q(an32ShiftReg_4[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_4_reg[28] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_3_load_reg_687[28]),
        .Q(an32ShiftReg_4[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_4_reg[29] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_3_load_reg_687[29]),
        .Q(an32ShiftReg_4[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_4_reg[2] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_3_load_reg_687[2]),
        .Q(an32ShiftReg_4[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_4_reg[30] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_3_load_reg_687[30]),
        .Q(an32ShiftReg_4[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_4_reg[31] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_3_load_reg_687[31]),
        .Q(an32ShiftReg_4[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_4_reg[3] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_3_load_reg_687[3]),
        .Q(an32ShiftReg_4[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_4_reg[4] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_3_load_reg_687[4]),
        .Q(an32ShiftReg_4[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_4_reg[5] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_3_load_reg_687[5]),
        .Q(an32ShiftReg_4[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_4_reg[6] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_3_load_reg_687[6]),
        .Q(an32ShiftReg_4[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_4_reg[7] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_3_load_reg_687[7]),
        .Q(an32ShiftReg_4[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_4_reg[8] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_3_load_reg_687[8]),
        .Q(an32ShiftReg_4[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_4_reg[9] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_3_load_reg_687[9]),
        .Q(an32ShiftReg_4[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_5_reg[0] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_4[0]),
        .Q(an32ShiftReg_5[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_5_reg[10] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_4[10]),
        .Q(an32ShiftReg_5[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_5_reg[11] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_4[11]),
        .Q(an32ShiftReg_5[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_5_reg[12] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_4[12]),
        .Q(an32ShiftReg_5[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_5_reg[13] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_4[13]),
        .Q(an32ShiftReg_5[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_5_reg[14] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_4[14]),
        .Q(an32ShiftReg_5[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_5_reg[15] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_4[15]),
        .Q(an32ShiftReg_5[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_5_reg[16] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_4[16]),
        .Q(an32ShiftReg_5[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_5_reg[17] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_4[17]),
        .Q(an32ShiftReg_5[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_5_reg[18] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_4[18]),
        .Q(an32ShiftReg_5[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_5_reg[19] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_4[19]),
        .Q(an32ShiftReg_5[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_5_reg[1] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_4[1]),
        .Q(an32ShiftReg_5[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_5_reg[20] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_4[20]),
        .Q(an32ShiftReg_5[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_5_reg[21] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_4[21]),
        .Q(an32ShiftReg_5[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_5_reg[22] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_4[22]),
        .Q(an32ShiftReg_5[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_5_reg[23] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_4[23]),
        .Q(an32ShiftReg_5[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_5_reg[24] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_4[24]),
        .Q(an32ShiftReg_5[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_5_reg[25] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_4[25]),
        .Q(an32ShiftReg_5[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_5_reg[26] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_4[26]),
        .Q(an32ShiftReg_5[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_5_reg[27] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_4[27]),
        .Q(an32ShiftReg_5[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_5_reg[28] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_4[28]),
        .Q(an32ShiftReg_5[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_5_reg[29] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_4[29]),
        .Q(an32ShiftReg_5[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_5_reg[2] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_4[2]),
        .Q(an32ShiftReg_5[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_5_reg[30] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_4[30]),
        .Q(an32ShiftReg_5[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_5_reg[31] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_4[31]),
        .Q(an32ShiftReg_5[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_5_reg[3] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_4[3]),
        .Q(an32ShiftReg_5[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_5_reg[4] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_4[4]),
        .Q(an32ShiftReg_5[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_5_reg[5] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_4[5]),
        .Q(an32ShiftReg_5[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_5_reg[6] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_4[6]),
        .Q(an32ShiftReg_5[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_5_reg[7] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_4[7]),
        .Q(an32ShiftReg_5[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_5_reg[8] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_4[8]),
        .Q(an32ShiftReg_5[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_5_reg[9] 
       (.C(ap_clk),
        .CE(an32ShiftReg_40),
        .D(an32ShiftReg_4[9]),
        .Q(an32ShiftReg_5[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_6_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(an32ShiftReg_5[0]),
        .Q(an32ShiftReg_6[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_6_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(an32ShiftReg_5[10]),
        .Q(an32ShiftReg_6[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_6_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(an32ShiftReg_5[11]),
        .Q(an32ShiftReg_6[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_6_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(an32ShiftReg_5[12]),
        .Q(an32ShiftReg_6[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_6_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(an32ShiftReg_5[13]),
        .Q(an32ShiftReg_6[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_6_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(an32ShiftReg_5[14]),
        .Q(an32ShiftReg_6[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_6_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(an32ShiftReg_5[15]),
        .Q(an32ShiftReg_6[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_6_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(an32ShiftReg_5[16]),
        .Q(an32ShiftReg_6[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_6_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(an32ShiftReg_5[17]),
        .Q(an32ShiftReg_6[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_6_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(an32ShiftReg_5[18]),
        .Q(an32ShiftReg_6[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_6_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(an32ShiftReg_5[19]),
        .Q(an32ShiftReg_6[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_6_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(an32ShiftReg_5[1]),
        .Q(an32ShiftReg_6[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_6_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(an32ShiftReg_5[20]),
        .Q(an32ShiftReg_6[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_6_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(an32ShiftReg_5[21]),
        .Q(an32ShiftReg_6[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_6_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(an32ShiftReg_5[22]),
        .Q(an32ShiftReg_6[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_6_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(an32ShiftReg_5[23]),
        .Q(an32ShiftReg_6[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_6_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(an32ShiftReg_5[24]),
        .Q(an32ShiftReg_6[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_6_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(an32ShiftReg_5[25]),
        .Q(an32ShiftReg_6[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_6_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(an32ShiftReg_5[26]),
        .Q(an32ShiftReg_6[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_6_reg[27] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(an32ShiftReg_5[27]),
        .Q(an32ShiftReg_6[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_6_reg[28] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(an32ShiftReg_5[28]),
        .Q(an32ShiftReg_6[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_6_reg[29] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(an32ShiftReg_5[29]),
        .Q(an32ShiftReg_6[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_6_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(an32ShiftReg_5[2]),
        .Q(an32ShiftReg_6[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_6_reg[30] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(an32ShiftReg_5[30]),
        .Q(an32ShiftReg_6[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_6_reg[31] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(an32ShiftReg_5[31]),
        .Q(an32ShiftReg_6[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_6_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(an32ShiftReg_5[3]),
        .Q(an32ShiftReg_6[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_6_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(an32ShiftReg_5[4]),
        .Q(an32ShiftReg_6[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_6_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(an32ShiftReg_5[5]),
        .Q(an32ShiftReg_6[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_6_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(an32ShiftReg_5[6]),
        .Q(an32ShiftReg_6[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_6_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(an32ShiftReg_5[7]),
        .Q(an32ShiftReg_6[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_6_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(an32ShiftReg_5[8]),
        .Q(an32ShiftReg_6[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_6_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(an32ShiftReg_5[9]),
        .Q(an32ShiftReg_6[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_7_reg[0] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U8_n_0),
        .D(an32ShiftReg_6[0]),
        .Q(an32ShiftReg_7[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_7_reg[10] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U8_n_0),
        .D(an32ShiftReg_6[10]),
        .Q(an32ShiftReg_7[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_7_reg[11] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U8_n_0),
        .D(an32ShiftReg_6[11]),
        .Q(an32ShiftReg_7[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_7_reg[12] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U8_n_0),
        .D(an32ShiftReg_6[12]),
        .Q(an32ShiftReg_7[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_7_reg[13] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U8_n_0),
        .D(an32ShiftReg_6[13]),
        .Q(an32ShiftReg_7[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_7_reg[14] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U8_n_0),
        .D(an32ShiftReg_6[14]),
        .Q(an32ShiftReg_7[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_7_reg[15] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U8_n_0),
        .D(an32ShiftReg_6[15]),
        .Q(an32ShiftReg_7[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_7_reg[16] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U8_n_0),
        .D(an32ShiftReg_6[16]),
        .Q(an32ShiftReg_7[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_7_reg[17] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U8_n_0),
        .D(an32ShiftReg_6[17]),
        .Q(an32ShiftReg_7[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_7_reg[18] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U8_n_0),
        .D(an32ShiftReg_6[18]),
        .Q(an32ShiftReg_7[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_7_reg[19] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U8_n_0),
        .D(an32ShiftReg_6[19]),
        .Q(an32ShiftReg_7[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_7_reg[1] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U8_n_0),
        .D(an32ShiftReg_6[1]),
        .Q(an32ShiftReg_7[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_7_reg[20] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U8_n_0),
        .D(an32ShiftReg_6[20]),
        .Q(an32ShiftReg_7[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_7_reg[21] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U8_n_0),
        .D(an32ShiftReg_6[21]),
        .Q(an32ShiftReg_7[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_7_reg[22] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U8_n_0),
        .D(an32ShiftReg_6[22]),
        .Q(an32ShiftReg_7[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_7_reg[23] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U8_n_0),
        .D(an32ShiftReg_6[23]),
        .Q(an32ShiftReg_7[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_7_reg[24] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U8_n_0),
        .D(an32ShiftReg_6[24]),
        .Q(an32ShiftReg_7[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_7_reg[25] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U8_n_0),
        .D(an32ShiftReg_6[25]),
        .Q(an32ShiftReg_7[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_7_reg[26] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U8_n_0),
        .D(an32ShiftReg_6[26]),
        .Q(an32ShiftReg_7[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_7_reg[27] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U8_n_0),
        .D(an32ShiftReg_6[27]),
        .Q(an32ShiftReg_7[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_7_reg[28] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U8_n_0),
        .D(an32ShiftReg_6[28]),
        .Q(an32ShiftReg_7[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_7_reg[29] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U8_n_0),
        .D(an32ShiftReg_6[29]),
        .Q(an32ShiftReg_7[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_7_reg[2] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U8_n_0),
        .D(an32ShiftReg_6[2]),
        .Q(an32ShiftReg_7[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_7_reg[30] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U8_n_0),
        .D(an32ShiftReg_6[30]),
        .Q(an32ShiftReg_7[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_7_reg[31] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U8_n_0),
        .D(an32ShiftReg_6[31]),
        .Q(an32ShiftReg_7[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_7_reg[3] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U8_n_0),
        .D(an32ShiftReg_6[3]),
        .Q(an32ShiftReg_7[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_7_reg[4] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U8_n_0),
        .D(an32ShiftReg_6[4]),
        .Q(an32ShiftReg_7[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_7_reg[5] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U8_n_0),
        .D(an32ShiftReg_6[5]),
        .Q(an32ShiftReg_7[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_7_reg[6] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U8_n_0),
        .D(an32ShiftReg_6[6]),
        .Q(an32ShiftReg_7[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_7_reg[7] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U8_n_0),
        .D(an32ShiftReg_6[7]),
        .Q(an32ShiftReg_7[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_7_reg[8] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U8_n_0),
        .D(an32ShiftReg_6[8]),
        .Q(an32ShiftReg_7[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_7_reg[9] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U8_n_0),
        .D(an32ShiftReg_6[9]),
        .Q(an32ShiftReg_7[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_8_reg[0] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U7_n_0),
        .D(an32ShiftReg_7[0]),
        .Q(an32ShiftReg_8[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_8_reg[10] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U7_n_0),
        .D(an32ShiftReg_7[10]),
        .Q(an32ShiftReg_8[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_8_reg[11] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U7_n_0),
        .D(an32ShiftReg_7[11]),
        .Q(an32ShiftReg_8[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_8_reg[12] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U7_n_0),
        .D(an32ShiftReg_7[12]),
        .Q(an32ShiftReg_8[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_8_reg[13] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U7_n_0),
        .D(an32ShiftReg_7[13]),
        .Q(an32ShiftReg_8[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_8_reg[14] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U7_n_0),
        .D(an32ShiftReg_7[14]),
        .Q(an32ShiftReg_8[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_8_reg[15] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U7_n_0),
        .D(an32ShiftReg_7[15]),
        .Q(an32ShiftReg_8[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_8_reg[16] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U7_n_0),
        .D(an32ShiftReg_7[16]),
        .Q(an32ShiftReg_8[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_8_reg[17] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U7_n_0),
        .D(an32ShiftReg_7[17]),
        .Q(an32ShiftReg_8[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_8_reg[18] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U7_n_0),
        .D(an32ShiftReg_7[18]),
        .Q(an32ShiftReg_8[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_8_reg[19] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U7_n_0),
        .D(an32ShiftReg_7[19]),
        .Q(an32ShiftReg_8[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_8_reg[1] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U7_n_0),
        .D(an32ShiftReg_7[1]),
        .Q(an32ShiftReg_8[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_8_reg[20] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U7_n_0),
        .D(an32ShiftReg_7[20]),
        .Q(an32ShiftReg_8[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_8_reg[21] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U7_n_0),
        .D(an32ShiftReg_7[21]),
        .Q(an32ShiftReg_8[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_8_reg[22] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U7_n_0),
        .D(an32ShiftReg_7[22]),
        .Q(an32ShiftReg_8[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_8_reg[23] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U7_n_0),
        .D(an32ShiftReg_7[23]),
        .Q(an32ShiftReg_8[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_8_reg[24] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U7_n_0),
        .D(an32ShiftReg_7[24]),
        .Q(an32ShiftReg_8[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_8_reg[25] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U7_n_0),
        .D(an32ShiftReg_7[25]),
        .Q(an32ShiftReg_8[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_8_reg[26] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U7_n_0),
        .D(an32ShiftReg_7[26]),
        .Q(an32ShiftReg_8[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_8_reg[27] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U7_n_0),
        .D(an32ShiftReg_7[27]),
        .Q(an32ShiftReg_8[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_8_reg[28] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U7_n_0),
        .D(an32ShiftReg_7[28]),
        .Q(an32ShiftReg_8[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_8_reg[29] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U7_n_0),
        .D(an32ShiftReg_7[29]),
        .Q(an32ShiftReg_8[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_8_reg[2] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U7_n_0),
        .D(an32ShiftReg_7[2]),
        .Q(an32ShiftReg_8[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_8_reg[30] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U7_n_0),
        .D(an32ShiftReg_7[30]),
        .Q(an32ShiftReg_8[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_8_reg[31] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U7_n_0),
        .D(an32ShiftReg_7[31]),
        .Q(an32ShiftReg_8[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_8_reg[3] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U7_n_0),
        .D(an32ShiftReg_7[3]),
        .Q(an32ShiftReg_8[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_8_reg[4] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U7_n_0),
        .D(an32ShiftReg_7[4]),
        .Q(an32ShiftReg_8[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_8_reg[5] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U7_n_0),
        .D(an32ShiftReg_7[5]),
        .Q(an32ShiftReg_8[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_8_reg[6] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U7_n_0),
        .D(an32ShiftReg_7[6]),
        .Q(an32ShiftReg_8[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_8_reg[7] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U7_n_0),
        .D(an32ShiftReg_7[7]),
        .Q(an32ShiftReg_8[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_8_reg[8] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U7_n_0),
        .D(an32ShiftReg_7[8]),
        .Q(an32ShiftReg_8[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_8_reg[9] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_mul_bkb_U7_n_0),
        .D(an32ShiftReg_7[9]),
        .Q(an32ShiftReg_8[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_9_reg[17] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_gmem_m_axi_U_n_99),
        .D(an32ShiftReg_8[17]),
        .Q(an32ShiftReg_9[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_9_reg[18] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_gmem_m_axi_U_n_99),
        .D(an32ShiftReg_8[18]),
        .Q(an32ShiftReg_9[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_9_reg[19] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_gmem_m_axi_U_n_99),
        .D(an32ShiftReg_8[19]),
        .Q(an32ShiftReg_9[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_9_reg[20] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_gmem_m_axi_U_n_99),
        .D(an32ShiftReg_8[20]),
        .Q(an32ShiftReg_9[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_9_reg[21] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_gmem_m_axi_U_n_99),
        .D(an32ShiftReg_8[21]),
        .Q(an32ShiftReg_9[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_9_reg[22] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_gmem_m_axi_U_n_99),
        .D(an32ShiftReg_8[22]),
        .Q(an32ShiftReg_9[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_9_reg[23] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_gmem_m_axi_U_n_99),
        .D(an32ShiftReg_8[23]),
        .Q(an32ShiftReg_9[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_9_reg[24] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_gmem_m_axi_U_n_99),
        .D(an32ShiftReg_8[24]),
        .Q(an32ShiftReg_9[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_9_reg[25] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_gmem_m_axi_U_n_99),
        .D(an32ShiftReg_8[25]),
        .Q(an32ShiftReg_9[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_9_reg[26] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_gmem_m_axi_U_n_99),
        .D(an32ShiftReg_8[26]),
        .Q(an32ShiftReg_9[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_9_reg[27] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_gmem_m_axi_U_n_99),
        .D(an32ShiftReg_8[27]),
        .Q(an32ShiftReg_9[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_9_reg[28] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_gmem_m_axi_U_n_99),
        .D(an32ShiftReg_8[28]),
        .Q(an32ShiftReg_9[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_9_reg[29] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_gmem_m_axi_U_n_99),
        .D(an32ShiftReg_8[29]),
        .Q(an32ShiftReg_9[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_9_reg[30] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_gmem_m_axi_U_n_99),
        .D(an32ShiftReg_8[30]),
        .Q(an32ShiftReg_9[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \an32ShiftReg_9_reg[31] 
       (.C(ap_clk),
        .CE(fir_n11_maxi_gmem_m_axi_U_n_99),
        .D(an32ShiftReg_8[31]),
        .Q(an32ShiftReg_9[31]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[19]_i_10 
       (.I0(trunc_ln_reg_594[20]),
        .I1(\ap_CS_fsm[19]_i_26_n_0 ),
        .I2(trunc_ln_reg_594[18]),
        .I3(\ap_CS_fsm[19]_i_27_n_0 ),
        .I4(\ap_CS_fsm[19]_i_28_n_0 ),
        .I5(trunc_ln_reg_594[19]),
        .O(\ap_CS_fsm[19]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[19]_i_11 
       (.I0(trunc_ln_reg_594[17]),
        .I1(\ap_CS_fsm[19]_i_29_n_0 ),
        .I2(trunc_ln_reg_594[15]),
        .I3(\ap_CS_fsm[19]_i_30_n_0 ),
        .I4(\ap_CS_fsm[19]_i_31_n_0 ),
        .I5(trunc_ln_reg_594[16]),
        .O(\ap_CS_fsm[19]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[19]_i_12 
       (.I0(trunc_ln_reg_594[14]),
        .I1(\ap_CS_fsm[19]_i_32_n_0 ),
        .I2(trunc_ln_reg_594[12]),
        .I3(\ap_CS_fsm[19]_i_33_n_0 ),
        .I4(\ap_CS_fsm[19]_i_34_n_0 ),
        .I5(trunc_ln_reg_594[13]),
        .O(\ap_CS_fsm[19]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \ap_CS_fsm[19]_i_13 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[29]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[29] ),
        .O(\ap_CS_fsm[19]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \ap_CS_fsm[19]_i_14 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[27]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[27] ),
        .O(\ap_CS_fsm[19]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \ap_CS_fsm[19]_i_15 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[28]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[28] ),
        .O(\ap_CS_fsm[19]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \ap_CS_fsm[19]_i_16 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[26]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[26] ),
        .O(\ap_CS_fsm[19]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \ap_CS_fsm[19]_i_17 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[24]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[24] ),
        .O(\ap_CS_fsm[19]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \ap_CS_fsm[19]_i_18 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[25]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[25] ),
        .O(\ap_CS_fsm[19]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[19]_i_19 
       (.I0(trunc_ln_reg_594[11]),
        .I1(\ap_CS_fsm[19]_i_35_n_0 ),
        .I2(trunc_ln_reg_594[9]),
        .I3(\ap_CS_fsm[19]_i_36_n_0 ),
        .I4(\ap_CS_fsm[19]_i_37_n_0 ),
        .I5(trunc_ln_reg_594[10]),
        .O(\ap_CS_fsm[19]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[19]_i_20 
       (.I0(trunc_ln_reg_594[8]),
        .I1(\ap_CS_fsm[19]_i_38_n_0 ),
        .I2(trunc_ln_reg_594[6]),
        .I3(\ap_CS_fsm[19]_i_39_n_0 ),
        .I4(\ap_CS_fsm[19]_i_40_n_0 ),
        .I5(trunc_ln_reg_594[7]),
        .O(\ap_CS_fsm[19]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[19]_i_21 
       (.I0(trunc_ln_reg_594[5]),
        .I1(\ap_CS_fsm[19]_i_41_n_0 ),
        .I2(trunc_ln_reg_594[3]),
        .I3(\ap_CS_fsm[19]_i_42_n_0 ),
        .I4(\ap_CS_fsm[19]_i_43_n_0 ),
        .I5(trunc_ln_reg_594[4]),
        .O(\ap_CS_fsm[19]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    \ap_CS_fsm[19]_i_22 
       (.I0(\ap_CS_fsm[19]_i_44_n_0 ),
        .I1(trunc_ln_reg_594[0]),
        .I2(trunc_ln_reg_594[2]),
        .I3(\ap_CS_fsm[19]_i_45_n_0 ),
        .I4(trunc_ln_reg_594[1]),
        .I5(\ap_CS_fsm[19]_i_46_n_0 ),
        .O(\ap_CS_fsm[19]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \ap_CS_fsm[19]_i_23 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[23]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[23] ),
        .O(\ap_CS_fsm[19]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \ap_CS_fsm[19]_i_24 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[21]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[21] ),
        .O(\ap_CS_fsm[19]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \ap_CS_fsm[19]_i_25 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[22]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[22] ),
        .O(\ap_CS_fsm[19]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \ap_CS_fsm[19]_i_26 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[20]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[20] ),
        .O(\ap_CS_fsm[19]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \ap_CS_fsm[19]_i_27 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[18]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[18] ),
        .O(\ap_CS_fsm[19]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \ap_CS_fsm[19]_i_28 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[19]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[19] ),
        .O(\ap_CS_fsm[19]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \ap_CS_fsm[19]_i_29 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[17]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[17] ),
        .O(\ap_CS_fsm[19]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \ap_CS_fsm[19]_i_30 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[15]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[15] ),
        .O(\ap_CS_fsm[19]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \ap_CS_fsm[19]_i_31 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[16]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[16] ),
        .O(\ap_CS_fsm[19]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \ap_CS_fsm[19]_i_32 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[14]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[14] ),
        .O(\ap_CS_fsm[19]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \ap_CS_fsm[19]_i_33 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[12]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[12] ),
        .O(\ap_CS_fsm[19]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \ap_CS_fsm[19]_i_34 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[13]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[13] ),
        .O(\ap_CS_fsm[19]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \ap_CS_fsm[19]_i_35 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[11]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[11] ),
        .O(\ap_CS_fsm[19]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \ap_CS_fsm[19]_i_36 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[9]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[9] ),
        .O(\ap_CS_fsm[19]_i_36_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \ap_CS_fsm[19]_i_37 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[10]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[10] ),
        .O(\ap_CS_fsm[19]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \ap_CS_fsm[19]_i_38 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[8]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[8] ),
        .O(\ap_CS_fsm[19]_i_38_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \ap_CS_fsm[19]_i_39 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[6]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[6] ),
        .O(\ap_CS_fsm[19]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \ap_CS_fsm[19]_i_40 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[7]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[7] ),
        .O(\ap_CS_fsm[19]_i_40_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \ap_CS_fsm[19]_i_41 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[5]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[5] ),
        .O(\ap_CS_fsm[19]_i_41_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \ap_CS_fsm[19]_i_42 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[3]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[3] ),
        .O(\ap_CS_fsm[19]_i_42_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \ap_CS_fsm[19]_i_43 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[4]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[4] ),
        .O(\ap_CS_fsm[19]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h0020DFFF)) 
    \ap_CS_fsm[19]_i_44 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[0]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[0] ),
        .O(\ap_CS_fsm[19]_i_44_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \ap_CS_fsm[19]_i_45 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[2]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[2] ),
        .O(\ap_CS_fsm[19]_i_45_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \ap_CS_fsm[19]_i_46 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[1]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[1] ),
        .O(\ap_CS_fsm[19]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hFF0020DFDF2000FF)) 
    \ap_CS_fsm[19]_i_5 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(trunc_ln_reg_594[30]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[30] ),
        .I5(n32XferCnt_reg_676_reg[30]),
        .O(\ap_CS_fsm[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[19]_i_6 
       (.I0(trunc_ln_reg_594[29]),
        .I1(\ap_CS_fsm[19]_i_13_n_0 ),
        .I2(trunc_ln_reg_594[27]),
        .I3(\ap_CS_fsm[19]_i_14_n_0 ),
        .I4(\ap_CS_fsm[19]_i_15_n_0 ),
        .I5(trunc_ln_reg_594[28]),
        .O(\ap_CS_fsm[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[19]_i_7 
       (.I0(trunc_ln_reg_594[26]),
        .I1(\ap_CS_fsm[19]_i_16_n_0 ),
        .I2(trunc_ln_reg_594[24]),
        .I3(\ap_CS_fsm[19]_i_17_n_0 ),
        .I4(\ap_CS_fsm[19]_i_18_n_0 ),
        .I5(trunc_ln_reg_594[25]),
        .O(\ap_CS_fsm[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[19]_i_9 
       (.I0(trunc_ln_reg_594[23]),
        .I1(\ap_CS_fsm[19]_i_23_n_0 ),
        .I2(trunc_ln_reg_594[21]),
        .I3(\ap_CS_fsm[19]_i_24_n_0 ),
        .I4(\ap_CS_fsm[19]_i_25_n_0 ),
        .I5(trunc_ln_reg_594[22]),
        .O(\ap_CS_fsm[19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\ap_CS_fsm[1]_i_4_n_0 ),
        .I1(\ap_CS_fsm[1]_i_5_n_0 ),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\ap_CS_fsm_reg_n_0_[22] ),
        .I5(\ap_CS_fsm_reg_n_0_[21] ),
        .O(\ap_CS_fsm[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(ap_CS_fsm_pp0_stage6),
        .I1(\ap_CS_fsm_reg_n_0_[5] ),
        .I2(ap_CS_fsm_state8),
        .I3(ap_CS_fsm_pp0_stage10),
        .I4(\ap_CS_fsm[1]_i_6_n_0 ),
        .I5(\ap_CS_fsm[1]_i_7_n_0 ),
        .O(\ap_CS_fsm[1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(\ap_CS_fsm_reg_n_0_[2] ),
        .I1(ap_CS_fsm_state33),
        .I2(\ap_CS_fsm_reg_n_0_[19] ),
        .I3(\ap_CS_fsm_reg_n_0_[3] ),
        .O(\ap_CS_fsm[1]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[1]_i_6 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_CS_fsm_pp0_stage1),
        .O(\ap_CS_fsm[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[1]_i_7 
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(ap_CS_fsm_pp0_stage9),
        .O(\ap_CS_fsm[1]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_pp0_stage10),
        .O(ap_NS_fsm[8]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage2),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage3),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage4),
        .Q(ap_CS_fsm_pp0_stage5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage5),
        .Q(ap_CS_fsm_pp0_stage6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage6),
        .Q(ap_CS_fsm_pp0_stage7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(ap_CS_fsm_pp0_stage8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(ap_CS_fsm_pp0_stage9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_pp0_stage9),
        .Q(ap_CS_fsm_pp0_stage10),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[19]),
        .Q(\ap_CS_fsm_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ap_CS_fsm_reg[19]_i_2 
       (.CI(\ap_CS_fsm_reg[19]_i_4_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[19]_i_2_CO_UNCONNECTED [3],ap_condition_pp0_exit_iter0_state9,\ap_CS_fsm_reg[19]_i_2_n_2 ,\ap_CS_fsm_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[19]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[19]_i_5_n_0 ,\ap_CS_fsm[19]_i_6_n_0 ,\ap_CS_fsm[19]_i_7_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ap_CS_fsm_reg[19]_i_4 
       (.CI(\ap_CS_fsm_reg[19]_i_8_n_0 ),
        .CO({\ap_CS_fsm_reg[19]_i_4_n_0 ,\ap_CS_fsm_reg[19]_i_4_n_1 ,\ap_CS_fsm_reg[19]_i_4_n_2 ,\ap_CS_fsm_reg[19]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[19]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[19]_i_9_n_0 ,\ap_CS_fsm[19]_i_10_n_0 ,\ap_CS_fsm[19]_i_11_n_0 ,\ap_CS_fsm[19]_i_12_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \ap_CS_fsm_reg[19]_i_8 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[19]_i_8_n_0 ,\ap_CS_fsm_reg[19]_i_8_n_1 ,\ap_CS_fsm_reg[19]_i_8_n_2 ,\ap_CS_fsm_reg[19]_i_8_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[19]_i_8_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[19]_i_19_n_0 ,\ap_CS_fsm[19]_i_20_n_0 ,\ap_CS_fsm[19]_i_21_n_0 ,\ap_CS_fsm[19]_i_22_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[19] ),
        .Q(\ap_CS_fsm_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[20] ),
        .Q(\ap_CS_fsm_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[21] ),
        .Q(\ap_CS_fsm_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[23]),
        .Q(ap_CS_fsm_state33),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[2] ),
        .Q(\ap_CS_fsm_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[3] ),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[4] ),
        .Q(\ap_CS_fsm_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[5] ),
        .Q(\ap_CS_fsm_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[6] ),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h77700000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_condition_pp0_exit_iter0_state9),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_CS_fsm_state8),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fir_n11_maxi_gmem_m_axi_U_n_15),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    buff0_reg_i_21
       (.C(ap_clk),
        .CE(1'b1),
        .D(an32Coef_ce0),
        .Q(buff0_reg_i_21_n_0),
        .R(1'b0));
  FDRE buff0_reg_i_22
       (.C(ap_clk),
        .CE(buff0_reg_i_21_n_0),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_47),
        .Q(buff0_reg_i_22_n_0),
        .R(1'b0));
  FDRE buff0_reg_i_23
       (.C(ap_clk),
        .CE(buff0_reg_i_21_n_0),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_48),
        .Q(buff0_reg_i_23_n_0),
        .R(1'b0));
  FDRE buff0_reg_i_24
       (.C(ap_clk),
        .CE(buff0_reg_i_21_n_0),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_49),
        .Q(buff0_reg_i_24_n_0),
        .R(1'b0));
  FDRE buff0_reg_i_25
       (.C(ap_clk),
        .CE(buff0_reg_i_21_n_0),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_50),
        .Q(buff0_reg_i_25_n_0),
        .R(1'b0));
  FDRE buff0_reg_i_26
       (.C(ap_clk),
        .CE(buff0_reg_i_21_n_0),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_51),
        .Q(buff0_reg_i_26_n_0),
        .R(1'b0));
  FDRE buff0_reg_i_27
       (.C(ap_clk),
        .CE(buff0_reg_i_21_n_0),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_52),
        .Q(buff0_reg_i_27_n_0),
        .R(1'b0));
  FDRE buff0_reg_i_28
       (.C(ap_clk),
        .CE(buff0_reg_i_21_n_0),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_53),
        .Q(buff0_reg_i_28_n_0),
        .R(1'b0));
  FDRE buff0_reg_i_29
       (.C(ap_clk),
        .CE(buff0_reg_i_21_n_0),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_54),
        .Q(buff0_reg_i_29_n_0),
        .R(1'b0));
  FDRE buff0_reg_i_30
       (.C(ap_clk),
        .CE(buff0_reg_i_21_n_0),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_55),
        .Q(buff0_reg_i_30_n_0),
        .R(1'b0));
  FDRE buff0_reg_i_31
       (.C(ap_clk),
        .CE(buff0_reg_i_21_n_0),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_56),
        .Q(buff0_reg_i_31_n_0),
        .R(1'b0));
  FDRE buff0_reg_i_32
       (.C(ap_clk),
        .CE(buff0_reg_i_21_n_0),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_57),
        .Q(buff0_reg_i_32_n_0),
        .R(1'b0));
  FDRE buff0_reg_i_33
       (.C(ap_clk),
        .CE(buff0_reg_i_21_n_0),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_58),
        .Q(buff0_reg_i_33_n_0),
        .R(1'b0));
  FDRE buff0_reg_i_34
       (.C(ap_clk),
        .CE(buff0_reg_i_21_n_0),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_59),
        .Q(buff0_reg_i_34_n_0),
        .R(1'b0));
  FDRE buff0_reg_i_35
       (.C(ap_clk),
        .CE(buff0_reg_i_21_n_0),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_60),
        .Q(buff0_reg_i_35_n_0),
        .R(1'b0));
  FDRE buff0_reg_i_36
       (.C(ap_clk),
        .CE(buff0_reg_i_21_n_0),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_61),
        .Q(buff0_reg_i_36_n_0),
        .R(1'b0));
  FDRE buff0_reg_i_37
       (.C(ap_clk),
        .CE(buff0_reg_i_21_n_0),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_62),
        .Q(buff0_reg_i_37_n_0),
        .R(1'b0));
  FDRE buff0_reg_i_38
       (.C(ap_clk),
        .CE(buff0_reg_i_21_n_0),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_63),
        .Q(buff0_reg_i_38_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h1)) 
    buff0_reg_i_41
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(ap_CS_fsm_pp0_stage6),
        .O(buff0_reg_i_41_n_0));
  FDRE buff1_reg_i_16
       (.C(ap_clk),
        .CE(buff0_reg_i_21_n_0),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_32),
        .Q(buff1_reg_i_16_n_0),
        .R(1'b0));
  FDRE buff1_reg_i_17
       (.C(ap_clk),
        .CE(buff0_reg_i_21_n_0),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_33),
        .Q(buff1_reg_i_17_n_0),
        .R(1'b0));
  FDRE buff1_reg_i_18
       (.C(ap_clk),
        .CE(buff0_reg_i_21_n_0),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_34),
        .Q(buff1_reg_i_18_n_0),
        .R(1'b0));
  FDRE buff1_reg_i_19
       (.C(ap_clk),
        .CE(buff0_reg_i_21_n_0),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_35),
        .Q(buff1_reg_i_19_n_0),
        .R(1'b0));
  FDRE buff1_reg_i_20
       (.C(ap_clk),
        .CE(buff0_reg_i_21_n_0),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_36),
        .Q(buff1_reg_i_20_n_0),
        .R(1'b0));
  FDRE buff1_reg_i_21
       (.C(ap_clk),
        .CE(buff0_reg_i_21_n_0),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_37),
        .Q(buff1_reg_i_21_n_0),
        .R(1'b0));
  FDRE buff1_reg_i_22
       (.C(ap_clk),
        .CE(buff0_reg_i_21_n_0),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_38),
        .Q(buff1_reg_i_22_n_0),
        .R(1'b0));
  FDRE buff1_reg_i_23
       (.C(ap_clk),
        .CE(buff0_reg_i_21_n_0),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_39),
        .Q(buff1_reg_i_23_n_0),
        .R(1'b0));
  FDRE buff1_reg_i_24
       (.C(ap_clk),
        .CE(buff0_reg_i_21_n_0),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_40),
        .Q(buff1_reg_i_24_n_0),
        .R(1'b0));
  FDRE buff1_reg_i_25
       (.C(ap_clk),
        .CE(buff0_reg_i_21_n_0),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_41),
        .Q(buff1_reg_i_25_n_0),
        .R(1'b0));
  FDRE buff1_reg_i_26
       (.C(ap_clk),
        .CE(buff0_reg_i_21_n_0),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_42),
        .Q(buff1_reg_i_26_n_0),
        .R(1'b0));
  FDRE buff1_reg_i_27
       (.C(ap_clk),
        .CE(buff0_reg_i_21_n_0),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_43),
        .Q(buff1_reg_i_27_n_0),
        .R(1'b0));
  FDRE buff1_reg_i_28
       (.C(ap_clk),
        .CE(buff0_reg_i_21_n_0),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_44),
        .Q(buff1_reg_i_28_n_0),
        .R(1'b0));
  FDRE buff1_reg_i_29
       (.C(ap_clk),
        .CE(buff0_reg_i_21_n_0),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_45),
        .Q(buff1_reg_i_29_n_0),
        .R(1'b0));
  FDRE buff1_reg_i_30
       (.C(ap_clk),
        .CE(buff0_reg_i_21_n_0),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_46),
        .Q(buff1_reg_i_30_n_0),
        .R(1'b0));
  design_1_fir_n11_maxi_0_0_fir_n11_maxi_AXILiteS_s_axi fir_n11_maxi_AXILiteS_s_axi_U
       (.D(ap_NS_fsm[1]),
        .DOADO({fir_n11_maxi_AXILiteS_s_axi_U_n_0,fir_n11_maxi_AXILiteS_s_axi_U_n_1,fir_n11_maxi_AXILiteS_s_axi_U_n_2,fir_n11_maxi_AXILiteS_s_axi_U_n_3,fir_n11_maxi_AXILiteS_s_axi_U_n_4,fir_n11_maxi_AXILiteS_s_axi_U_n_5,fir_n11_maxi_AXILiteS_s_axi_U_n_6,fir_n11_maxi_AXILiteS_s_axi_U_n_7,fir_n11_maxi_AXILiteS_s_axi_U_n_8,fir_n11_maxi_AXILiteS_s_axi_U_n_9,fir_n11_maxi_AXILiteS_s_axi_U_n_10,fir_n11_maxi_AXILiteS_s_axi_U_n_11,fir_n11_maxi_AXILiteS_s_axi_U_n_12,fir_n11_maxi_AXILiteS_s_axi_U_n_13,fir_n11_maxi_AXILiteS_s_axi_U_n_14,fir_n11_maxi_AXILiteS_s_axi_U_n_15,fir_n11_maxi_AXILiteS_s_axi_U_n_16,fir_n11_maxi_AXILiteS_s_axi_U_n_17,fir_n11_maxi_AXILiteS_s_axi_U_n_18,fir_n11_maxi_AXILiteS_s_axi_U_n_19,fir_n11_maxi_AXILiteS_s_axi_U_n_20,fir_n11_maxi_AXILiteS_s_axi_U_n_21,fir_n11_maxi_AXILiteS_s_axi_U_n_22,fir_n11_maxi_AXILiteS_s_axi_U_n_23,fir_n11_maxi_AXILiteS_s_axi_U_n_24,fir_n11_maxi_AXILiteS_s_axi_U_n_25,fir_n11_maxi_AXILiteS_s_axi_U_n_26,fir_n11_maxi_AXILiteS_s_axi_U_n_27,fir_n11_maxi_AXILiteS_s_axi_U_n_28,fir_n11_maxi_AXILiteS_s_axi_U_n_29,fir_n11_maxi_AXILiteS_s_axi_U_n_30,fir_n11_maxi_AXILiteS_s_axi_U_n_31}),
        .DOBDO({fir_n11_maxi_AXILiteS_s_axi_U_n_32,fir_n11_maxi_AXILiteS_s_axi_U_n_33,fir_n11_maxi_AXILiteS_s_axi_U_n_34,fir_n11_maxi_AXILiteS_s_axi_U_n_35,fir_n11_maxi_AXILiteS_s_axi_U_n_36,fir_n11_maxi_AXILiteS_s_axi_U_n_37,fir_n11_maxi_AXILiteS_s_axi_U_n_38,fir_n11_maxi_AXILiteS_s_axi_U_n_39,fir_n11_maxi_AXILiteS_s_axi_U_n_40,fir_n11_maxi_AXILiteS_s_axi_U_n_41,fir_n11_maxi_AXILiteS_s_axi_U_n_42,fir_n11_maxi_AXILiteS_s_axi_U_n_43,fir_n11_maxi_AXILiteS_s_axi_U_n_44,fir_n11_maxi_AXILiteS_s_axi_U_n_45,fir_n11_maxi_AXILiteS_s_axi_U_n_46,fir_n11_maxi_AXILiteS_s_axi_U_n_47,fir_n11_maxi_AXILiteS_s_axi_U_n_48,fir_n11_maxi_AXILiteS_s_axi_U_n_49,fir_n11_maxi_AXILiteS_s_axi_U_n_50,fir_n11_maxi_AXILiteS_s_axi_U_n_51,fir_n11_maxi_AXILiteS_s_axi_U_n_52,fir_n11_maxi_AXILiteS_s_axi_U_n_53,fir_n11_maxi_AXILiteS_s_axi_U_n_54,fir_n11_maxi_AXILiteS_s_axi_U_n_55,fir_n11_maxi_AXILiteS_s_axi_U_n_56,fir_n11_maxi_AXILiteS_s_axi_U_n_57,fir_n11_maxi_AXILiteS_s_axi_U_n_58,fir_n11_maxi_AXILiteS_s_axi_U_n_59,fir_n11_maxi_AXILiteS_s_axi_U_n_60,fir_n11_maxi_AXILiteS_s_axi_U_n_61,fir_n11_maxi_AXILiteS_s_axi_U_n_62,fir_n11_maxi_AXILiteS_s_axi_U_n_63}),
        .E(ap_NS_fsm117_out),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_AXILiteS_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_AXILiteS_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_AXILiteS_WREADY),
        .Q(pn32HPOutput),
        .an32Coef_q0(an32Coef_q0),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm[1]_i_2_n_0 ),
        .\ap_CS_fsm_reg[1]_0 (fir_n11_maxi_gmem_m_axi_U_n_22),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .buff0_reg(buff0_reg_i_38_n_0),
        .buff0_reg_0(buff0_reg_i_37_n_0),
        .buff0_reg_1(buff0_reg_i_36_n_0),
        .buff0_reg_10(buff0_reg_i_27_n_0),
        .buff0_reg_11(buff0_reg_i_26_n_0),
        .buff0_reg_12(buff0_reg_i_25_n_0),
        .buff0_reg_13(buff0_reg_i_24_n_0),
        .buff0_reg_14(buff0_reg_i_23_n_0),
        .buff0_reg_15(buff0_reg_i_22_n_0),
        .buff0_reg_2(buff0_reg_i_35_n_0),
        .buff0_reg_3(buff0_reg_i_34_n_0),
        .buff0_reg_4(buff0_reg_i_33_n_0),
        .buff0_reg_5(buff0_reg_i_32_n_0),
        .buff0_reg_6(buff0_reg_i_31_n_0),
        .buff0_reg_7(buff0_reg_i_30_n_0),
        .buff0_reg_8(buff0_reg_i_29_n_0),
        .buff0_reg_9(buff0_reg_i_28_n_0),
        .buff1_reg(buff0_reg_i_21_n_0),
        .buff1_reg_0(buff1_reg_i_30_n_0),
        .buff1_reg_1(buff1_reg_i_29_n_0),
        .buff1_reg_10(buff1_reg_i_20_n_0),
        .buff1_reg_11(buff1_reg_i_19_n_0),
        .buff1_reg_12(buff1_reg_i_18_n_0),
        .buff1_reg_13(buff1_reg_i_17_n_0),
        .buff1_reg_14(buff1_reg_i_16_n_0),
        .buff1_reg_2(buff1_reg_i_28_n_0),
        .buff1_reg_3(buff1_reg_i_27_n_0),
        .buff1_reg_4(buff1_reg_i_26_n_0),
        .buff1_reg_5(buff1_reg_i_25_n_0),
        .buff1_reg_6(buff1_reg_i_24_n_0),
        .buff1_reg_7(buff1_reg_i_23_n_0),
        .buff1_reg_8(buff1_reg_i_22_n_0),
        .buff1_reg_9(buff1_reg_i_21_n_0),
        .gmem_BVALID(gmem_BVALID),
        .grp_fu_398_ce(grp_fu_398_ce),
        .int_an32Coef_write_reg_0(fir_n11_maxi_AXILiteS_s_axi_U_n_96),
        .int_ap_start_reg_0({ap_CS_fsm_state33,ap_CS_fsm_pp0_stage10,ap_CS_fsm_pp0_stage9,ap_CS_fsm_pp0_stage8,ap_CS_fsm_pp0_stage7,ap_CS_fsm_pp0_stage6,ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,\ap_CS_fsm_reg_n_0_[0] }),
        .\int_pn32HPInput_reg[31]_0 (pn32HPInput),
        .\int_regXferLeng_V_reg[31]_0 (p_0_in),
        .interrupt(interrupt),
        .\rdata_reg[0]_0 (\rdata_reg[0]_i_5_n_0 ),
        .\rdata_reg[10]_0 (\rdata_reg[10]_i_2_n_0 ),
        .\rdata_reg[11]_0 (\rdata_reg[11]_i_2_n_0 ),
        .\rdata_reg[12]_0 (\rdata_reg[12]_i_2_n_0 ),
        .\rdata_reg[13]_0 (\rdata_reg[13]_i_2_n_0 ),
        .\rdata_reg[14]_0 (\rdata_reg[14]_i_2_n_0 ),
        .\rdata_reg[15]_0 (\rdata_reg[15]_i_2_n_0 ),
        .\rdata_reg[16]_0 (\rdata_reg[16]_i_2_n_0 ),
        .\rdata_reg[17]_0 (\rdata_reg[17]_i_2_n_0 ),
        .\rdata_reg[18]_0 (\rdata_reg[18]_i_2_n_0 ),
        .\rdata_reg[19]_0 (\rdata_reg[19]_i_2_n_0 ),
        .\rdata_reg[1]_0 (\rdata_reg[1]_i_5_n_0 ),
        .\rdata_reg[20]_0 (\rdata_reg[20]_i_2_n_0 ),
        .\rdata_reg[21]_0 (\rdata_reg[21]_i_2_n_0 ),
        .\rdata_reg[22]_0 (\rdata_reg[22]_i_2_n_0 ),
        .\rdata_reg[23]_0 (\rdata_reg[23]_i_2_n_0 ),
        .\rdata_reg[24]_0 (\rdata_reg[24]_i_2_n_0 ),
        .\rdata_reg[25]_0 (\rdata_reg[25]_i_2_n_0 ),
        .\rdata_reg[26]_0 (\rdata_reg[26]_i_2_n_0 ),
        .\rdata_reg[27]_0 (\rdata_reg[27]_i_2_n_0 ),
        .\rdata_reg[28]_0 (\rdata_reg[28]_i_2_n_0 ),
        .\rdata_reg[29]_0 (\rdata_reg[29]_i_2_n_0 ),
        .\rdata_reg[2]_0 (\rdata_reg[2]_i_5_n_0 ),
        .\rdata_reg[30]_0 (\rdata_reg[30]_i_2_n_0 ),
        .\rdata_reg[31]_0 (\rdata_reg[31]_i_3_n_0 ),
        .\rdata_reg[31]_1 (\rdata_reg[31]_i_4_n_0 ),
        .\rdata_reg[3]_0 (\rdata_reg[3]_i_5_n_0 ),
        .\rdata_reg[4]_0 (\rdata_reg[4]_i_2_n_0 ),
        .\rdata_reg[5]_0 (\rdata_reg[5]_i_2_n_0 ),
        .\rdata_reg[6]_0 (\rdata_reg[6]_i_2_n_0 ),
        .\rdata_reg[7]_0 (\rdata_reg[7]_i_7_n_0 ),
        .\rdata_reg[8]_0 (\rdata_reg[8]_i_2_n_0 ),
        .\rdata_reg[9]_0 (\rdata_reg[9]_i_2_n_0 ),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
  design_1_fir_n11_maxi_0_0_fir_n11_maxi_gmem_m_axi fir_n11_maxi_gmem_m_axi_U
       (.CO(ap_condition_pp0_exit_iter0_state9),
        .D({m_axi_gmem_RLAST,m_axi_gmem_RDATA}),
        .E(add_ln28_4_reg_7330),
        .Q(add_ln28_9_reg_823),
        .an32Coef_ce0(an32Coef_ce0),
        .an32ShiftReg_40(an32ShiftReg_40),
        .\ap_CS_fsm_reg[4] (fir_n11_maxi_gmem_m_axi_U_n_22),
        .\ap_CS_fsm_reg[7] (fir_n11_maxi_gmem_m_axi_U_n_15),
        .ap_NS_fsm({ap_NS_fsm[23],ap_NS_fsm[19],ap_NS_fsm[17:16],ap_NS_fsm[10:9],ap_NS_fsm[2],ap_NS_fsm[0]}),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_n_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .buff0_reg_i_21(buff0_reg_i_41_n_0),
        .buff1_reg(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .\bus_equal_gen.WVALID_Dummy_reg (m_axi_gmem_WVALID),
        .\could_multi_bursts.ARVALID_Dummy_reg (m_axi_gmem_ARVALID),
        .\could_multi_bursts.arlen_buf_reg[3] (\^m_axi_gmem_ARLEN ),
        .\could_multi_bursts.awlen_buf_reg[3] (\^m_axi_gmem_AWLEN ),
        .\data_p1_reg[31] (gmem_RDATA),
        .\data_p2_reg[29] (pn32HPOutput3_reg_584),
        .\data_p2_reg[29]_0 (pn32HPInput1_reg_589),
        .\data_p2_reg[62] (trunc_ln_reg_594),
        .empty_n_reg({ap_CS_fsm_state33,\ap_CS_fsm_reg_n_0_[22] ,\ap_CS_fsm_reg_n_0_[20] ,ap_CS_fsm_pp0_stage10,ap_CS_fsm_pp0_stage9,ap_CS_fsm_pp0_stage8,ap_CS_fsm_pp0_stage7,ap_CS_fsm_pp0_stage6,ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0,ap_CS_fsm_state8,\ap_CS_fsm_reg_n_0_[6] ,\ap_CS_fsm_reg_n_0_[4] ,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_0_[0] }),
        .full_n_reg(m_axi_gmem_RREADY),
        .full_n_reg_0(m_axi_gmem_BREADY),
        .gmem_BVALID(gmem_BVALID),
        .grp_fu_414_ce(grp_fu_414_ce),
        .grp_fu_430_ce(grp_fu_430_ce),
        .grp_fu_441_ce(grp_fu_441_ce),
        .grp_fu_450_ce(grp_fu_450_ce),
        .grp_fu_466_ce(grp_fu_466_ce),
        .grp_fu_486_ce(grp_fu_486_ce),
        .grp_fu_502_ce(grp_fu_502_ce),
        .grp_fu_518_ce(grp_fu_518_ce),
        .grp_fu_543_ce(grp_fu_543_ce),
        .\icmp_ln16_reg_672_reg[0] (mul_ln28_1_reg_7780),
        .\icmp_ln16_reg_672_reg[0]_0 (fir_n11_maxi_gmem_m_axi_U_n_99),
        .m_axi_gmem_ARADDR(\^m_axi_gmem_ARADDR ),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_AWADDR(\^m_axi_gmem_AWADDR ),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .n32Temp_reg_6810(n32Temp_reg_6810),
        .reg_2820(reg_2820),
        .reg_2900(reg_2900),
        .\usedw_reg[0] (\icmp_ln16_reg_672_pp0_iter1_reg_reg_n_0_[0] ));
  design_1_fir_n11_maxi_0_0_fir_n11_maxi_mul_bkb fir_n11_maxi_mul_bkb_U1
       (.D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0 ),
        .E(fir_n11_maxi_mul_bkb_U1_n_0),
        .Q(an32ShiftReg_2[16:0]),
        .an32Coef_q0(an32Coef_q0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff0_reg({ap_CS_fsm_pp0_stage6,ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2}),
        .buff0_reg_0(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .buff2_reg(an32ShiftReg_3[31:17]),
        .buff2_reg_0(reg_282),
        .reg_2820(reg_2820));
  design_1_fir_n11_maxi_0_0_fir_n11_maxi_mul_bkb_0 fir_n11_maxi_mul_bkb_U10
       (.D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_0 ),
        .Q(an32ShiftReg_4[16:0]),
        .an32Coef_q0(an32Coef_q0),
        .an32ShiftReg_40(an32ShiftReg_40),
        .ap_clk(ap_clk),
        .buff2_reg(an32ShiftReg_5[31:17]),
        .buff2_reg_0(reg_298),
        .grp_fu_518_ce(grp_fu_518_ce),
        .reg_2980(reg_2980));
  design_1_fir_n11_maxi_0_0_fir_n11_maxi_mul_bkb_1 fir_n11_maxi_mul_bkb_U11
       (.D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_1 ),
        .Q(an32ShiftReg_3_load_reg_687[16:0]),
        .an32Coef_q0(an32Coef_q0),
        .an32ShiftReg_40(an32ShiftReg_40),
        .ap_clk(ap_clk),
        .ap_phi_mux_n32XferCnt_0_phi_fu_275_p41(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .buff1_reg(ap_enable_reg_pp0_iter1_reg_n_0),
        .buff1_reg_0(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .buff1_reg_1(ap_CS_fsm_pp0_stage0),
        .buff2_reg(an32ShiftReg_4[31:17]),
        .buff2_reg_0(an32Coef_load_5_reg_768),
        .grp_fu_543_ce(grp_fu_543_ce));
  design_1_fir_n11_maxi_0_0_fir_n11_maxi_mul_bkb_2 fir_n11_maxi_mul_bkb_U2
       (.D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_2 ),
        .E(an32ShiftReg_20),
        .Q(an32ShiftReg_1[16:0]),
        .an32Coef_q0(an32Coef_q0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff0_reg({ap_CS_fsm_pp0_stage7,ap_CS_fsm_pp0_stage6,ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2}),
        .buff1_reg(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .buff2_reg(an32ShiftReg_2[31:17]),
        .buff2_reg_0(reg_286),
        .grp_fu_398_ce(grp_fu_398_ce),
        .reg_2860(reg_2860));
  design_1_fir_n11_maxi_0_0_fir_n11_maxi_mul_bkb_3 fir_n11_maxi_mul_bkb_U3
       (.D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_3 ),
        .E(fir_n11_maxi_mul_bkb_U3_n_0),
        .Q(an32ShiftReg_0[16:0]),
        .an32Coef_q0(an32Coef_q0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff0_reg(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .buff0_reg_0(ap_CS_fsm_pp0_stage5),
        .buff2_reg(an32ShiftReg_1[31:17]),
        .buff2_reg_0(reg_290),
        .grp_fu_414_ce(grp_fu_414_ce),
        .reg_2900(reg_2900));
  design_1_fir_n11_maxi_0_0_fir_n11_maxi_mul_bkb_4 fir_n11_maxi_mul_bkb_U4
       (.D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_4 ),
        .E(fir_n11_maxi_mul_bkb_U3_n_0),
        .Q(n32Temp_reg_681[16:0]),
        .an32Coef_q0(an32Coef_q0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff1_reg({ap_CS_fsm_pp0_stage9,ap_CS_fsm_pp0_stage4}),
        .buff1_reg_0(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .buff2_reg(an32ShiftReg_0[31:17]),
        .buff2_reg_0(reg_294),
        .grp_fu_430_ce(grp_fu_430_ce),
        .reg_2940(reg_2940));
  design_1_fir_n11_maxi_0_0_fir_n11_maxi_mul_bkb_5 fir_n11_maxi_mul_bkb_U5
       (.D(gmem_RDATA[16:0]),
        .E(n32Temp_reg_6810),
        .Q(n32Temp_reg_681[31:17]),
        .an32Coef_q0(an32Coef_q0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff1_reg({ap_CS_fsm_pp0_stage10,ap_CS_fsm_pp0_stage5}),
        .buff1_reg_0(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .buff2_reg(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_5 ),
        .buff2_reg_0(reg_298),
        .grp_fu_441_ce(grp_fu_441_ce),
        .reg_2980(reg_2980));
  design_1_fir_n11_maxi_0_0_fir_n11_maxi_mul_bkb_6 fir_n11_maxi_mul_bkb_U6
       (.D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_6 ),
        .E(fir_n11_maxi_gmem_m_axi_U_n_99),
        .Q(an32ShiftReg_8[16:0]),
        .an32Coef_q0(an32Coef_q0),
        .ap_clk(ap_clk),
        .buff2_reg(an32ShiftReg_9),
        .buff2_reg_0(reg_282),
        .grp_fu_450_ce(grp_fu_450_ce),
        .reg_2820(reg_2820));
  design_1_fir_n11_maxi_0_0_fir_n11_maxi_mul_bkb_7 fir_n11_maxi_mul_bkb_U7
       (.D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_7 ),
        .E(fir_n11_maxi_mul_bkb_U7_n_0),
        .Q(an32ShiftReg_7[16:0]),
        .an32Coef_q0(an32Coef_q0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff0_reg(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .buff0_reg_0(ap_CS_fsm_pp0_stage9),
        .buff1_reg(reg_2860),
        .buff2_reg(an32ShiftReg_8[31:17]),
        .buff2_reg_0(reg_286),
        .grp_fu_466_ce(grp_fu_466_ce));
  design_1_fir_n11_maxi_0_0_fir_n11_maxi_mul_bkb_8 fir_n11_maxi_mul_bkb_U8
       (.D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_8 ),
        .E(fir_n11_maxi_mul_bkb_U8_n_0),
        .Q(an32ShiftReg_6[16:0]),
        .an32Coef_q0(an32Coef_q0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff0_reg(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .buff0_reg_0(ap_CS_fsm_pp0_stage10),
        .buff2_reg(an32ShiftReg_7[31:17]),
        .buff2_reg_0(reg_290),
        .grp_fu_486_ce(grp_fu_486_ce),
        .reg_2900(reg_2900));
  design_1_fir_n11_maxi_0_0_fir_n11_maxi_mul_bkb_9 fir_n11_maxi_mul_bkb_U9
       (.D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_9 ),
        .E(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .Q(an32ShiftReg_5[16:0]),
        .an32Coef_q0(an32Coef_q0),
        .ap_clk(ap_clk),
        .buff1_reg(reg_2940),
        .buff2_reg(an32ShiftReg_6[31:17]),
        .buff2_reg_0(reg_294),
        .grp_fu_502_ce(grp_fu_502_ce));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln16_reg_672[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state9),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .O(\icmp_ln16_reg_672[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln16_reg_672_pp0_iter1_reg[0]_i_1 
       (.I0(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln16_reg_672_pp0_iter1_reg_reg_n_0_[0] ),
        .O(\icmp_ln16_reg_672_pp0_iter1_reg[0]_i_1_n_0 ));
  FDRE \icmp_ln16_reg_672_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln16_reg_672_pp0_iter1_reg[0]_i_1_n_0 ),
        .Q(\icmp_ln16_reg_672_pp0_iter1_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \icmp_ln16_reg_672_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln16_reg_672[0]_i_1_n_0 ),
        .Q(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln28_10_reg_753[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage10),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .O(mul_ln28_10_reg_7530));
  FDRE \mul_ln28_10_reg_753_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln28_10_reg_7530),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_5 [0]),
        .Q(mul_ln28_10_reg_753[0]),
        .R(1'b0));
  FDRE \mul_ln28_10_reg_753_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln28_10_reg_7530),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_5 [10]),
        .Q(mul_ln28_10_reg_753[10]),
        .R(1'b0));
  FDRE \mul_ln28_10_reg_753_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln28_10_reg_7530),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_5 [11]),
        .Q(mul_ln28_10_reg_753[11]),
        .R(1'b0));
  FDRE \mul_ln28_10_reg_753_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln28_10_reg_7530),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_5 [12]),
        .Q(mul_ln28_10_reg_753[12]),
        .R(1'b0));
  FDRE \mul_ln28_10_reg_753_reg[13] 
       (.C(ap_clk),
        .CE(mul_ln28_10_reg_7530),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_5 [13]),
        .Q(mul_ln28_10_reg_753[13]),
        .R(1'b0));
  FDRE \mul_ln28_10_reg_753_reg[14] 
       (.C(ap_clk),
        .CE(mul_ln28_10_reg_7530),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_5 [14]),
        .Q(mul_ln28_10_reg_753[14]),
        .R(1'b0));
  FDRE \mul_ln28_10_reg_753_reg[15] 
       (.C(ap_clk),
        .CE(mul_ln28_10_reg_7530),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_5 [15]),
        .Q(mul_ln28_10_reg_753[15]),
        .R(1'b0));
  FDRE \mul_ln28_10_reg_753_reg[16] 
       (.C(ap_clk),
        .CE(mul_ln28_10_reg_7530),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_5 [16]),
        .Q(mul_ln28_10_reg_753[16]),
        .R(1'b0));
  FDRE \mul_ln28_10_reg_753_reg[17] 
       (.C(ap_clk),
        .CE(mul_ln28_10_reg_7530),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_5 [17]),
        .Q(mul_ln28_10_reg_753[17]),
        .R(1'b0));
  FDRE \mul_ln28_10_reg_753_reg[18] 
       (.C(ap_clk),
        .CE(mul_ln28_10_reg_7530),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_5 [18]),
        .Q(mul_ln28_10_reg_753[18]),
        .R(1'b0));
  FDRE \mul_ln28_10_reg_753_reg[19] 
       (.C(ap_clk),
        .CE(mul_ln28_10_reg_7530),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_5 [19]),
        .Q(mul_ln28_10_reg_753[19]),
        .R(1'b0));
  FDRE \mul_ln28_10_reg_753_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln28_10_reg_7530),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_5 [1]),
        .Q(mul_ln28_10_reg_753[1]),
        .R(1'b0));
  FDRE \mul_ln28_10_reg_753_reg[20] 
       (.C(ap_clk),
        .CE(mul_ln28_10_reg_7530),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_5 [20]),
        .Q(mul_ln28_10_reg_753[20]),
        .R(1'b0));
  FDRE \mul_ln28_10_reg_753_reg[21] 
       (.C(ap_clk),
        .CE(mul_ln28_10_reg_7530),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_5 [21]),
        .Q(mul_ln28_10_reg_753[21]),
        .R(1'b0));
  FDRE \mul_ln28_10_reg_753_reg[22] 
       (.C(ap_clk),
        .CE(mul_ln28_10_reg_7530),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_5 [22]),
        .Q(mul_ln28_10_reg_753[22]),
        .R(1'b0));
  FDRE \mul_ln28_10_reg_753_reg[23] 
       (.C(ap_clk),
        .CE(mul_ln28_10_reg_7530),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_5 [23]),
        .Q(mul_ln28_10_reg_753[23]),
        .R(1'b0));
  FDRE \mul_ln28_10_reg_753_reg[24] 
       (.C(ap_clk),
        .CE(mul_ln28_10_reg_7530),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_5 [24]),
        .Q(mul_ln28_10_reg_753[24]),
        .R(1'b0));
  FDRE \mul_ln28_10_reg_753_reg[25] 
       (.C(ap_clk),
        .CE(mul_ln28_10_reg_7530),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_5 [25]),
        .Q(mul_ln28_10_reg_753[25]),
        .R(1'b0));
  FDRE \mul_ln28_10_reg_753_reg[26] 
       (.C(ap_clk),
        .CE(mul_ln28_10_reg_7530),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_5 [26]),
        .Q(mul_ln28_10_reg_753[26]),
        .R(1'b0));
  FDRE \mul_ln28_10_reg_753_reg[27] 
       (.C(ap_clk),
        .CE(mul_ln28_10_reg_7530),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_5 [27]),
        .Q(mul_ln28_10_reg_753[27]),
        .R(1'b0));
  FDRE \mul_ln28_10_reg_753_reg[28] 
       (.C(ap_clk),
        .CE(mul_ln28_10_reg_7530),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_5 [28]),
        .Q(mul_ln28_10_reg_753[28]),
        .R(1'b0));
  FDRE \mul_ln28_10_reg_753_reg[29] 
       (.C(ap_clk),
        .CE(mul_ln28_10_reg_7530),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_5 [29]),
        .Q(mul_ln28_10_reg_753[29]),
        .R(1'b0));
  FDRE \mul_ln28_10_reg_753_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln28_10_reg_7530),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_5 [2]),
        .Q(mul_ln28_10_reg_753[2]),
        .R(1'b0));
  FDRE \mul_ln28_10_reg_753_reg[30] 
       (.C(ap_clk),
        .CE(mul_ln28_10_reg_7530),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_5 [30]),
        .Q(mul_ln28_10_reg_753[30]),
        .R(1'b0));
  FDRE \mul_ln28_10_reg_753_reg[31] 
       (.C(ap_clk),
        .CE(mul_ln28_10_reg_7530),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_5 [31]),
        .Q(mul_ln28_10_reg_753[31]),
        .R(1'b0));
  FDRE \mul_ln28_10_reg_753_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln28_10_reg_7530),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_5 [3]),
        .Q(mul_ln28_10_reg_753[3]),
        .R(1'b0));
  FDRE \mul_ln28_10_reg_753_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln28_10_reg_7530),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_5 [4]),
        .Q(mul_ln28_10_reg_753[4]),
        .R(1'b0));
  FDRE \mul_ln28_10_reg_753_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln28_10_reg_7530),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_5 [5]),
        .Q(mul_ln28_10_reg_753[5]),
        .R(1'b0));
  FDRE \mul_ln28_10_reg_753_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln28_10_reg_7530),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_5 [6]),
        .Q(mul_ln28_10_reg_753[6]),
        .R(1'b0));
  FDRE \mul_ln28_10_reg_753_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln28_10_reg_7530),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_5 [7]),
        .Q(mul_ln28_10_reg_753[7]),
        .R(1'b0));
  FDRE \mul_ln28_10_reg_753_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln28_10_reg_7530),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_5 [8]),
        .Q(mul_ln28_10_reg_753[8]),
        .R(1'b0));
  FDRE \mul_ln28_10_reg_753_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln28_10_reg_7530),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_5 [9]),
        .Q(mul_ln28_10_reg_753[9]),
        .R(1'b0));
  FDRE \mul_ln28_1_reg_778_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln28_1_reg_7780),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_7 [0]),
        .Q(mul_ln28_1_reg_778[0]),
        .R(1'b0));
  FDRE \mul_ln28_1_reg_778_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln28_1_reg_7780),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_7 [10]),
        .Q(mul_ln28_1_reg_778[10]),
        .R(1'b0));
  FDRE \mul_ln28_1_reg_778_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln28_1_reg_7780),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_7 [11]),
        .Q(mul_ln28_1_reg_778[11]),
        .R(1'b0));
  FDRE \mul_ln28_1_reg_778_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln28_1_reg_7780),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_7 [12]),
        .Q(mul_ln28_1_reg_778[12]),
        .R(1'b0));
  FDRE \mul_ln28_1_reg_778_reg[13] 
       (.C(ap_clk),
        .CE(mul_ln28_1_reg_7780),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_7 [13]),
        .Q(mul_ln28_1_reg_778[13]),
        .R(1'b0));
  FDRE \mul_ln28_1_reg_778_reg[14] 
       (.C(ap_clk),
        .CE(mul_ln28_1_reg_7780),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_7 [14]),
        .Q(mul_ln28_1_reg_778[14]),
        .R(1'b0));
  FDRE \mul_ln28_1_reg_778_reg[15] 
       (.C(ap_clk),
        .CE(mul_ln28_1_reg_7780),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_7 [15]),
        .Q(mul_ln28_1_reg_778[15]),
        .R(1'b0));
  FDRE \mul_ln28_1_reg_778_reg[16] 
       (.C(ap_clk),
        .CE(mul_ln28_1_reg_7780),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_7 [16]),
        .Q(mul_ln28_1_reg_778[16]),
        .R(1'b0));
  FDRE \mul_ln28_1_reg_778_reg[17] 
       (.C(ap_clk),
        .CE(mul_ln28_1_reg_7780),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_7 [17]),
        .Q(mul_ln28_1_reg_778[17]),
        .R(1'b0));
  FDRE \mul_ln28_1_reg_778_reg[18] 
       (.C(ap_clk),
        .CE(mul_ln28_1_reg_7780),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_7 [18]),
        .Q(mul_ln28_1_reg_778[18]),
        .R(1'b0));
  FDRE \mul_ln28_1_reg_778_reg[19] 
       (.C(ap_clk),
        .CE(mul_ln28_1_reg_7780),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_7 [19]),
        .Q(mul_ln28_1_reg_778[19]),
        .R(1'b0));
  FDRE \mul_ln28_1_reg_778_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln28_1_reg_7780),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_7 [1]),
        .Q(mul_ln28_1_reg_778[1]),
        .R(1'b0));
  FDRE \mul_ln28_1_reg_778_reg[20] 
       (.C(ap_clk),
        .CE(mul_ln28_1_reg_7780),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_7 [20]),
        .Q(mul_ln28_1_reg_778[20]),
        .R(1'b0));
  FDRE \mul_ln28_1_reg_778_reg[21] 
       (.C(ap_clk),
        .CE(mul_ln28_1_reg_7780),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_7 [21]),
        .Q(mul_ln28_1_reg_778[21]),
        .R(1'b0));
  FDRE \mul_ln28_1_reg_778_reg[22] 
       (.C(ap_clk),
        .CE(mul_ln28_1_reg_7780),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_7 [22]),
        .Q(mul_ln28_1_reg_778[22]),
        .R(1'b0));
  FDRE \mul_ln28_1_reg_778_reg[23] 
       (.C(ap_clk),
        .CE(mul_ln28_1_reg_7780),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_7 [23]),
        .Q(mul_ln28_1_reg_778[23]),
        .R(1'b0));
  FDRE \mul_ln28_1_reg_778_reg[24] 
       (.C(ap_clk),
        .CE(mul_ln28_1_reg_7780),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_7 [24]),
        .Q(mul_ln28_1_reg_778[24]),
        .R(1'b0));
  FDRE \mul_ln28_1_reg_778_reg[25] 
       (.C(ap_clk),
        .CE(mul_ln28_1_reg_7780),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_7 [25]),
        .Q(mul_ln28_1_reg_778[25]),
        .R(1'b0));
  FDRE \mul_ln28_1_reg_778_reg[26] 
       (.C(ap_clk),
        .CE(mul_ln28_1_reg_7780),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_7 [26]),
        .Q(mul_ln28_1_reg_778[26]),
        .R(1'b0));
  FDRE \mul_ln28_1_reg_778_reg[27] 
       (.C(ap_clk),
        .CE(mul_ln28_1_reg_7780),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_7 [27]),
        .Q(mul_ln28_1_reg_778[27]),
        .R(1'b0));
  FDRE \mul_ln28_1_reg_778_reg[28] 
       (.C(ap_clk),
        .CE(mul_ln28_1_reg_7780),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_7 [28]),
        .Q(mul_ln28_1_reg_778[28]),
        .R(1'b0));
  FDRE \mul_ln28_1_reg_778_reg[29] 
       (.C(ap_clk),
        .CE(mul_ln28_1_reg_7780),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_7 [29]),
        .Q(mul_ln28_1_reg_778[29]),
        .R(1'b0));
  FDRE \mul_ln28_1_reg_778_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln28_1_reg_7780),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_7 [2]),
        .Q(mul_ln28_1_reg_778[2]),
        .R(1'b0));
  FDRE \mul_ln28_1_reg_778_reg[30] 
       (.C(ap_clk),
        .CE(mul_ln28_1_reg_7780),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_7 [30]),
        .Q(mul_ln28_1_reg_778[30]),
        .R(1'b0));
  FDRE \mul_ln28_1_reg_778_reg[31] 
       (.C(ap_clk),
        .CE(mul_ln28_1_reg_7780),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_7 [31]),
        .Q(mul_ln28_1_reg_778[31]),
        .R(1'b0));
  FDRE \mul_ln28_1_reg_778_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln28_1_reg_7780),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_7 [3]),
        .Q(mul_ln28_1_reg_778[3]),
        .R(1'b0));
  FDRE \mul_ln28_1_reg_778_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln28_1_reg_7780),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_7 [4]),
        .Q(mul_ln28_1_reg_778[4]),
        .R(1'b0));
  FDRE \mul_ln28_1_reg_778_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln28_1_reg_7780),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_7 [5]),
        .Q(mul_ln28_1_reg_778[5]),
        .R(1'b0));
  FDRE \mul_ln28_1_reg_778_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln28_1_reg_7780),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_7 [6]),
        .Q(mul_ln28_1_reg_778[6]),
        .R(1'b0));
  FDRE \mul_ln28_1_reg_778_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln28_1_reg_7780),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_7 [7]),
        .Q(mul_ln28_1_reg_778[7]),
        .R(1'b0));
  FDRE \mul_ln28_1_reg_778_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln28_1_reg_7780),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_7 [8]),
        .Q(mul_ln28_1_reg_778[8]),
        .R(1'b0));
  FDRE \mul_ln28_1_reg_778_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln28_1_reg_7780),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_7 [9]),
        .Q(mul_ln28_1_reg_778[9]),
        .R(1'b0));
  FDRE \mul_ln28_2_reg_788_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_8 [0]),
        .Q(mul_ln28_2_reg_788[0]),
        .R(1'b0));
  FDRE \mul_ln28_2_reg_788_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_8 [10]),
        .Q(mul_ln28_2_reg_788[10]),
        .R(1'b0));
  FDRE \mul_ln28_2_reg_788_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_8 [11]),
        .Q(mul_ln28_2_reg_788[11]),
        .R(1'b0));
  FDRE \mul_ln28_2_reg_788_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_8 [12]),
        .Q(mul_ln28_2_reg_788[12]),
        .R(1'b0));
  FDRE \mul_ln28_2_reg_788_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_8 [13]),
        .Q(mul_ln28_2_reg_788[13]),
        .R(1'b0));
  FDRE \mul_ln28_2_reg_788_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_8 [14]),
        .Q(mul_ln28_2_reg_788[14]),
        .R(1'b0));
  FDRE \mul_ln28_2_reg_788_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_8 [15]),
        .Q(mul_ln28_2_reg_788[15]),
        .R(1'b0));
  FDRE \mul_ln28_2_reg_788_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_8 [16]),
        .Q(mul_ln28_2_reg_788[16]),
        .R(1'b0));
  FDRE \mul_ln28_2_reg_788_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_8 [17]),
        .Q(mul_ln28_2_reg_788[17]),
        .R(1'b0));
  FDRE \mul_ln28_2_reg_788_reg[18] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_8 [18]),
        .Q(mul_ln28_2_reg_788[18]),
        .R(1'b0));
  FDRE \mul_ln28_2_reg_788_reg[19] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_8 [19]),
        .Q(mul_ln28_2_reg_788[19]),
        .R(1'b0));
  FDRE \mul_ln28_2_reg_788_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_8 [1]),
        .Q(mul_ln28_2_reg_788[1]),
        .R(1'b0));
  FDRE \mul_ln28_2_reg_788_reg[20] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_8 [20]),
        .Q(mul_ln28_2_reg_788[20]),
        .R(1'b0));
  FDRE \mul_ln28_2_reg_788_reg[21] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_8 [21]),
        .Q(mul_ln28_2_reg_788[21]),
        .R(1'b0));
  FDRE \mul_ln28_2_reg_788_reg[22] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_8 [22]),
        .Q(mul_ln28_2_reg_788[22]),
        .R(1'b0));
  FDRE \mul_ln28_2_reg_788_reg[23] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_8 [23]),
        .Q(mul_ln28_2_reg_788[23]),
        .R(1'b0));
  FDRE \mul_ln28_2_reg_788_reg[24] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_8 [24]),
        .Q(mul_ln28_2_reg_788[24]),
        .R(1'b0));
  FDRE \mul_ln28_2_reg_788_reg[25] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_8 [25]),
        .Q(mul_ln28_2_reg_788[25]),
        .R(1'b0));
  FDRE \mul_ln28_2_reg_788_reg[26] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_8 [26]),
        .Q(mul_ln28_2_reg_788[26]),
        .R(1'b0));
  FDRE \mul_ln28_2_reg_788_reg[27] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_8 [27]),
        .Q(mul_ln28_2_reg_788[27]),
        .R(1'b0));
  FDRE \mul_ln28_2_reg_788_reg[28] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_8 [28]),
        .Q(mul_ln28_2_reg_788[28]),
        .R(1'b0));
  FDRE \mul_ln28_2_reg_788_reg[29] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_8 [29]),
        .Q(mul_ln28_2_reg_788[29]),
        .R(1'b0));
  FDRE \mul_ln28_2_reg_788_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_8 [2]),
        .Q(mul_ln28_2_reg_788[2]),
        .R(1'b0));
  FDRE \mul_ln28_2_reg_788_reg[30] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_8 [30]),
        .Q(mul_ln28_2_reg_788[30]),
        .R(1'b0));
  FDRE \mul_ln28_2_reg_788_reg[31] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_8 [31]),
        .Q(mul_ln28_2_reg_788[31]),
        .R(1'b0));
  FDRE \mul_ln28_2_reg_788_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_8 [3]),
        .Q(mul_ln28_2_reg_788[3]),
        .R(1'b0));
  FDRE \mul_ln28_2_reg_788_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_8 [4]),
        .Q(mul_ln28_2_reg_788[4]),
        .R(1'b0));
  FDRE \mul_ln28_2_reg_788_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_8 [5]),
        .Q(mul_ln28_2_reg_788[5]),
        .R(1'b0));
  FDRE \mul_ln28_2_reg_788_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_8 [6]),
        .Q(mul_ln28_2_reg_788[6]),
        .R(1'b0));
  FDRE \mul_ln28_2_reg_788_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_8 [7]),
        .Q(mul_ln28_2_reg_788[7]),
        .R(1'b0));
  FDRE \mul_ln28_2_reg_788_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_8 [8]),
        .Q(mul_ln28_2_reg_788[8]),
        .R(1'b0));
  FDRE \mul_ln28_2_reg_788_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_reg_7930),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_8 [9]),
        .Q(mul_ln28_2_reg_788[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln28_3_reg_798[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(\icmp_ln16_reg_672_pp0_iter1_reg_reg_n_0_[0] ),
        .O(mul_ln28_3_reg_7980));
  FDRE \mul_ln28_3_reg_798_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln28_3_reg_7980),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_9 [0]),
        .Q(mul_ln28_3_reg_798[0]),
        .R(1'b0));
  FDRE \mul_ln28_3_reg_798_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln28_3_reg_7980),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_9 [10]),
        .Q(mul_ln28_3_reg_798[10]),
        .R(1'b0));
  FDRE \mul_ln28_3_reg_798_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln28_3_reg_7980),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_9 [11]),
        .Q(mul_ln28_3_reg_798[11]),
        .R(1'b0));
  FDRE \mul_ln28_3_reg_798_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln28_3_reg_7980),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_9 [12]),
        .Q(mul_ln28_3_reg_798[12]),
        .R(1'b0));
  FDRE \mul_ln28_3_reg_798_reg[13] 
       (.C(ap_clk),
        .CE(mul_ln28_3_reg_7980),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_9 [13]),
        .Q(mul_ln28_3_reg_798[13]),
        .R(1'b0));
  FDRE \mul_ln28_3_reg_798_reg[14] 
       (.C(ap_clk),
        .CE(mul_ln28_3_reg_7980),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_9 [14]),
        .Q(mul_ln28_3_reg_798[14]),
        .R(1'b0));
  FDRE \mul_ln28_3_reg_798_reg[15] 
       (.C(ap_clk),
        .CE(mul_ln28_3_reg_7980),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_9 [15]),
        .Q(mul_ln28_3_reg_798[15]),
        .R(1'b0));
  FDRE \mul_ln28_3_reg_798_reg[16] 
       (.C(ap_clk),
        .CE(mul_ln28_3_reg_7980),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_9 [16]),
        .Q(mul_ln28_3_reg_798[16]),
        .R(1'b0));
  FDRE \mul_ln28_3_reg_798_reg[17] 
       (.C(ap_clk),
        .CE(mul_ln28_3_reg_7980),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_9 [17]),
        .Q(mul_ln28_3_reg_798[17]),
        .R(1'b0));
  FDRE \mul_ln28_3_reg_798_reg[18] 
       (.C(ap_clk),
        .CE(mul_ln28_3_reg_7980),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_9 [18]),
        .Q(mul_ln28_3_reg_798[18]),
        .R(1'b0));
  FDRE \mul_ln28_3_reg_798_reg[19] 
       (.C(ap_clk),
        .CE(mul_ln28_3_reg_7980),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_9 [19]),
        .Q(mul_ln28_3_reg_798[19]),
        .R(1'b0));
  FDRE \mul_ln28_3_reg_798_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln28_3_reg_7980),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_9 [1]),
        .Q(mul_ln28_3_reg_798[1]),
        .R(1'b0));
  FDRE \mul_ln28_3_reg_798_reg[20] 
       (.C(ap_clk),
        .CE(mul_ln28_3_reg_7980),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_9 [20]),
        .Q(mul_ln28_3_reg_798[20]),
        .R(1'b0));
  FDRE \mul_ln28_3_reg_798_reg[21] 
       (.C(ap_clk),
        .CE(mul_ln28_3_reg_7980),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_9 [21]),
        .Q(mul_ln28_3_reg_798[21]),
        .R(1'b0));
  FDRE \mul_ln28_3_reg_798_reg[22] 
       (.C(ap_clk),
        .CE(mul_ln28_3_reg_7980),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_9 [22]),
        .Q(mul_ln28_3_reg_798[22]),
        .R(1'b0));
  FDRE \mul_ln28_3_reg_798_reg[23] 
       (.C(ap_clk),
        .CE(mul_ln28_3_reg_7980),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_9 [23]),
        .Q(mul_ln28_3_reg_798[23]),
        .R(1'b0));
  FDRE \mul_ln28_3_reg_798_reg[24] 
       (.C(ap_clk),
        .CE(mul_ln28_3_reg_7980),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_9 [24]),
        .Q(mul_ln28_3_reg_798[24]),
        .R(1'b0));
  FDRE \mul_ln28_3_reg_798_reg[25] 
       (.C(ap_clk),
        .CE(mul_ln28_3_reg_7980),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_9 [25]),
        .Q(mul_ln28_3_reg_798[25]),
        .R(1'b0));
  FDRE \mul_ln28_3_reg_798_reg[26] 
       (.C(ap_clk),
        .CE(mul_ln28_3_reg_7980),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_9 [26]),
        .Q(mul_ln28_3_reg_798[26]),
        .R(1'b0));
  FDRE \mul_ln28_3_reg_798_reg[27] 
       (.C(ap_clk),
        .CE(mul_ln28_3_reg_7980),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_9 [27]),
        .Q(mul_ln28_3_reg_798[27]),
        .R(1'b0));
  FDRE \mul_ln28_3_reg_798_reg[28] 
       (.C(ap_clk),
        .CE(mul_ln28_3_reg_7980),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_9 [28]),
        .Q(mul_ln28_3_reg_798[28]),
        .R(1'b0));
  FDRE \mul_ln28_3_reg_798_reg[29] 
       (.C(ap_clk),
        .CE(mul_ln28_3_reg_7980),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_9 [29]),
        .Q(mul_ln28_3_reg_798[29]),
        .R(1'b0));
  FDRE \mul_ln28_3_reg_798_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln28_3_reg_7980),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_9 [2]),
        .Q(mul_ln28_3_reg_798[2]),
        .R(1'b0));
  FDRE \mul_ln28_3_reg_798_reg[30] 
       (.C(ap_clk),
        .CE(mul_ln28_3_reg_7980),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_9 [30]),
        .Q(mul_ln28_3_reg_798[30]),
        .R(1'b0));
  FDRE \mul_ln28_3_reg_798_reg[31] 
       (.C(ap_clk),
        .CE(mul_ln28_3_reg_7980),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_9 [31]),
        .Q(mul_ln28_3_reg_798[31]),
        .R(1'b0));
  FDRE \mul_ln28_3_reg_798_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln28_3_reg_7980),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_9 [3]),
        .Q(mul_ln28_3_reg_798[3]),
        .R(1'b0));
  FDRE \mul_ln28_3_reg_798_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln28_3_reg_7980),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_9 [4]),
        .Q(mul_ln28_3_reg_798[4]),
        .R(1'b0));
  FDRE \mul_ln28_3_reg_798_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln28_3_reg_7980),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_9 [5]),
        .Q(mul_ln28_3_reg_798[5]),
        .R(1'b0));
  FDRE \mul_ln28_3_reg_798_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln28_3_reg_7980),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_9 [6]),
        .Q(mul_ln28_3_reg_798[6]),
        .R(1'b0));
  FDRE \mul_ln28_3_reg_798_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln28_3_reg_7980),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_9 [7]),
        .Q(mul_ln28_3_reg_798[7]),
        .R(1'b0));
  FDRE \mul_ln28_3_reg_798_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln28_3_reg_7980),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_9 [8]),
        .Q(mul_ln28_3_reg_798[8]),
        .R(1'b0));
  FDRE \mul_ln28_3_reg_798_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln28_3_reg_7980),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_9 [9]),
        .Q(mul_ln28_3_reg_798[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln28_4_reg_803[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(\icmp_ln16_reg_672_pp0_iter1_reg_reg_n_0_[0] ),
        .O(mul_ln28_4_reg_8030));
  FDRE \mul_ln28_4_reg_803_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln28_4_reg_8030),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_0 [0]),
        .Q(mul_ln28_4_reg_803[0]),
        .R(1'b0));
  FDRE \mul_ln28_4_reg_803_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln28_4_reg_8030),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_0 [10]),
        .Q(mul_ln28_4_reg_803[10]),
        .R(1'b0));
  FDRE \mul_ln28_4_reg_803_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln28_4_reg_8030),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_0 [11]),
        .Q(mul_ln28_4_reg_803[11]),
        .R(1'b0));
  FDRE \mul_ln28_4_reg_803_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln28_4_reg_8030),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_0 [12]),
        .Q(mul_ln28_4_reg_803[12]),
        .R(1'b0));
  FDRE \mul_ln28_4_reg_803_reg[13] 
       (.C(ap_clk),
        .CE(mul_ln28_4_reg_8030),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_0 [13]),
        .Q(mul_ln28_4_reg_803[13]),
        .R(1'b0));
  FDRE \mul_ln28_4_reg_803_reg[14] 
       (.C(ap_clk),
        .CE(mul_ln28_4_reg_8030),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_0 [14]),
        .Q(mul_ln28_4_reg_803[14]),
        .R(1'b0));
  FDRE \mul_ln28_4_reg_803_reg[15] 
       (.C(ap_clk),
        .CE(mul_ln28_4_reg_8030),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_0 [15]),
        .Q(mul_ln28_4_reg_803[15]),
        .R(1'b0));
  FDRE \mul_ln28_4_reg_803_reg[16] 
       (.C(ap_clk),
        .CE(mul_ln28_4_reg_8030),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_0 [16]),
        .Q(mul_ln28_4_reg_803[16]),
        .R(1'b0));
  FDRE \mul_ln28_4_reg_803_reg[17] 
       (.C(ap_clk),
        .CE(mul_ln28_4_reg_8030),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_0 [17]),
        .Q(mul_ln28_4_reg_803[17]),
        .R(1'b0));
  FDRE \mul_ln28_4_reg_803_reg[18] 
       (.C(ap_clk),
        .CE(mul_ln28_4_reg_8030),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_0 [18]),
        .Q(mul_ln28_4_reg_803[18]),
        .R(1'b0));
  FDRE \mul_ln28_4_reg_803_reg[19] 
       (.C(ap_clk),
        .CE(mul_ln28_4_reg_8030),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_0 [19]),
        .Q(mul_ln28_4_reg_803[19]),
        .R(1'b0));
  FDRE \mul_ln28_4_reg_803_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln28_4_reg_8030),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_0 [1]),
        .Q(mul_ln28_4_reg_803[1]),
        .R(1'b0));
  FDRE \mul_ln28_4_reg_803_reg[20] 
       (.C(ap_clk),
        .CE(mul_ln28_4_reg_8030),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_0 [20]),
        .Q(mul_ln28_4_reg_803[20]),
        .R(1'b0));
  FDRE \mul_ln28_4_reg_803_reg[21] 
       (.C(ap_clk),
        .CE(mul_ln28_4_reg_8030),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_0 [21]),
        .Q(mul_ln28_4_reg_803[21]),
        .R(1'b0));
  FDRE \mul_ln28_4_reg_803_reg[22] 
       (.C(ap_clk),
        .CE(mul_ln28_4_reg_8030),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_0 [22]),
        .Q(mul_ln28_4_reg_803[22]),
        .R(1'b0));
  FDRE \mul_ln28_4_reg_803_reg[23] 
       (.C(ap_clk),
        .CE(mul_ln28_4_reg_8030),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_0 [23]),
        .Q(mul_ln28_4_reg_803[23]),
        .R(1'b0));
  FDRE \mul_ln28_4_reg_803_reg[24] 
       (.C(ap_clk),
        .CE(mul_ln28_4_reg_8030),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_0 [24]),
        .Q(mul_ln28_4_reg_803[24]),
        .R(1'b0));
  FDRE \mul_ln28_4_reg_803_reg[25] 
       (.C(ap_clk),
        .CE(mul_ln28_4_reg_8030),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_0 [25]),
        .Q(mul_ln28_4_reg_803[25]),
        .R(1'b0));
  FDRE \mul_ln28_4_reg_803_reg[26] 
       (.C(ap_clk),
        .CE(mul_ln28_4_reg_8030),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_0 [26]),
        .Q(mul_ln28_4_reg_803[26]),
        .R(1'b0));
  FDRE \mul_ln28_4_reg_803_reg[27] 
       (.C(ap_clk),
        .CE(mul_ln28_4_reg_8030),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_0 [27]),
        .Q(mul_ln28_4_reg_803[27]),
        .R(1'b0));
  FDRE \mul_ln28_4_reg_803_reg[28] 
       (.C(ap_clk),
        .CE(mul_ln28_4_reg_8030),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_0 [28]),
        .Q(mul_ln28_4_reg_803[28]),
        .R(1'b0));
  FDRE \mul_ln28_4_reg_803_reg[29] 
       (.C(ap_clk),
        .CE(mul_ln28_4_reg_8030),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_0 [29]),
        .Q(mul_ln28_4_reg_803[29]),
        .R(1'b0));
  FDRE \mul_ln28_4_reg_803_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln28_4_reg_8030),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_0 [2]),
        .Q(mul_ln28_4_reg_803[2]),
        .R(1'b0));
  FDRE \mul_ln28_4_reg_803_reg[30] 
       (.C(ap_clk),
        .CE(mul_ln28_4_reg_8030),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_0 [30]),
        .Q(mul_ln28_4_reg_803[30]),
        .R(1'b0));
  FDRE \mul_ln28_4_reg_803_reg[31] 
       (.C(ap_clk),
        .CE(mul_ln28_4_reg_8030),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_0 [31]),
        .Q(mul_ln28_4_reg_803[31]),
        .R(1'b0));
  FDRE \mul_ln28_4_reg_803_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln28_4_reg_8030),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_0 [3]),
        .Q(mul_ln28_4_reg_803[3]),
        .R(1'b0));
  FDRE \mul_ln28_4_reg_803_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln28_4_reg_8030),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_0 [4]),
        .Q(mul_ln28_4_reg_803[4]),
        .R(1'b0));
  FDRE \mul_ln28_4_reg_803_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln28_4_reg_8030),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_0 [5]),
        .Q(mul_ln28_4_reg_803[5]),
        .R(1'b0));
  FDRE \mul_ln28_4_reg_803_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln28_4_reg_8030),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_0 [6]),
        .Q(mul_ln28_4_reg_803[6]),
        .R(1'b0));
  FDRE \mul_ln28_4_reg_803_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln28_4_reg_8030),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_0 [7]),
        .Q(mul_ln28_4_reg_803[7]),
        .R(1'b0));
  FDRE \mul_ln28_4_reg_803_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln28_4_reg_8030),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_0 [8]),
        .Q(mul_ln28_4_reg_803[8]),
        .R(1'b0));
  FDRE \mul_ln28_4_reg_803_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln28_4_reg_8030),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_0 [9]),
        .Q(mul_ln28_4_reg_803[9]),
        .R(1'b0));
  FDRE \mul_ln28_5_reg_808_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_1 [0]),
        .Q(mul_ln28_5_reg_808[0]),
        .R(1'b0));
  FDRE \mul_ln28_5_reg_808_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_1 [10]),
        .Q(mul_ln28_5_reg_808[10]),
        .R(1'b0));
  FDRE \mul_ln28_5_reg_808_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_1 [11]),
        .Q(mul_ln28_5_reg_808[11]),
        .R(1'b0));
  FDRE \mul_ln28_5_reg_808_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_1 [12]),
        .Q(mul_ln28_5_reg_808[12]),
        .R(1'b0));
  FDRE \mul_ln28_5_reg_808_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_1 [13]),
        .Q(mul_ln28_5_reg_808[13]),
        .R(1'b0));
  FDRE \mul_ln28_5_reg_808_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_1 [14]),
        .Q(mul_ln28_5_reg_808[14]),
        .R(1'b0));
  FDRE \mul_ln28_5_reg_808_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_1 [15]),
        .Q(mul_ln28_5_reg_808[15]),
        .R(1'b0));
  FDRE \mul_ln28_5_reg_808_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_1 [16]),
        .Q(mul_ln28_5_reg_808[16]),
        .R(1'b0));
  FDRE \mul_ln28_5_reg_808_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_1 [17]),
        .Q(mul_ln28_5_reg_808[17]),
        .R(1'b0));
  FDRE \mul_ln28_5_reg_808_reg[18] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_1 [18]),
        .Q(mul_ln28_5_reg_808[18]),
        .R(1'b0));
  FDRE \mul_ln28_5_reg_808_reg[19] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_1 [19]),
        .Q(mul_ln28_5_reg_808[19]),
        .R(1'b0));
  FDRE \mul_ln28_5_reg_808_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_1 [1]),
        .Q(mul_ln28_5_reg_808[1]),
        .R(1'b0));
  FDRE \mul_ln28_5_reg_808_reg[20] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_1 [20]),
        .Q(mul_ln28_5_reg_808[20]),
        .R(1'b0));
  FDRE \mul_ln28_5_reg_808_reg[21] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_1 [21]),
        .Q(mul_ln28_5_reg_808[21]),
        .R(1'b0));
  FDRE \mul_ln28_5_reg_808_reg[22] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_1 [22]),
        .Q(mul_ln28_5_reg_808[22]),
        .R(1'b0));
  FDRE \mul_ln28_5_reg_808_reg[23] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_1 [23]),
        .Q(mul_ln28_5_reg_808[23]),
        .R(1'b0));
  FDRE \mul_ln28_5_reg_808_reg[24] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_1 [24]),
        .Q(mul_ln28_5_reg_808[24]),
        .R(1'b0));
  FDRE \mul_ln28_5_reg_808_reg[25] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_1 [25]),
        .Q(mul_ln28_5_reg_808[25]),
        .R(1'b0));
  FDRE \mul_ln28_5_reg_808_reg[26] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_1 [26]),
        .Q(mul_ln28_5_reg_808[26]),
        .R(1'b0));
  FDRE \mul_ln28_5_reg_808_reg[27] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_1 [27]),
        .Q(mul_ln28_5_reg_808[27]),
        .R(1'b0));
  FDRE \mul_ln28_5_reg_808_reg[28] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_1 [28]),
        .Q(mul_ln28_5_reg_808[28]),
        .R(1'b0));
  FDRE \mul_ln28_5_reg_808_reg[29] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_1 [29]),
        .Q(mul_ln28_5_reg_808[29]),
        .R(1'b0));
  FDRE \mul_ln28_5_reg_808_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_1 [2]),
        .Q(mul_ln28_5_reg_808[2]),
        .R(1'b0));
  FDRE \mul_ln28_5_reg_808_reg[30] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_1 [30]),
        .Q(mul_ln28_5_reg_808[30]),
        .R(1'b0));
  FDRE \mul_ln28_5_reg_808_reg[31] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_1 [31]),
        .Q(mul_ln28_5_reg_808[31]),
        .R(1'b0));
  FDRE \mul_ln28_5_reg_808_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_1 [3]),
        .Q(mul_ln28_5_reg_808[3]),
        .R(1'b0));
  FDRE \mul_ln28_5_reg_808_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_1 [4]),
        .Q(mul_ln28_5_reg_808[4]),
        .R(1'b0));
  FDRE \mul_ln28_5_reg_808_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_1 [5]),
        .Q(mul_ln28_5_reg_808[5]),
        .R(1'b0));
  FDRE \mul_ln28_5_reg_808_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_1 [6]),
        .Q(mul_ln28_5_reg_808[6]),
        .R(1'b0));
  FDRE \mul_ln28_5_reg_808_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_1 [7]),
        .Q(mul_ln28_5_reg_808[7]),
        .R(1'b0));
  FDRE \mul_ln28_5_reg_808_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_1 [8]),
        .Q(mul_ln28_5_reg_808[8]),
        .R(1'b0));
  FDRE \mul_ln28_5_reg_808_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_2_reg_8130),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_1 [9]),
        .Q(mul_ln28_5_reg_808[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln28_6_reg_708[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage6),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .O(mul_ln28_6_reg_7080));
  FDRE \mul_ln28_6_reg_708_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln28_6_reg_7080),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0 [0]),
        .Q(mul_ln28_6_reg_708[0]),
        .R(1'b0));
  FDRE \mul_ln28_6_reg_708_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln28_6_reg_7080),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0 [10]),
        .Q(mul_ln28_6_reg_708[10]),
        .R(1'b0));
  FDRE \mul_ln28_6_reg_708_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln28_6_reg_7080),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0 [11]),
        .Q(mul_ln28_6_reg_708[11]),
        .R(1'b0));
  FDRE \mul_ln28_6_reg_708_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln28_6_reg_7080),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0 [12]),
        .Q(mul_ln28_6_reg_708[12]),
        .R(1'b0));
  FDRE \mul_ln28_6_reg_708_reg[13] 
       (.C(ap_clk),
        .CE(mul_ln28_6_reg_7080),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0 [13]),
        .Q(mul_ln28_6_reg_708[13]),
        .R(1'b0));
  FDRE \mul_ln28_6_reg_708_reg[14] 
       (.C(ap_clk),
        .CE(mul_ln28_6_reg_7080),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0 [14]),
        .Q(mul_ln28_6_reg_708[14]),
        .R(1'b0));
  FDRE \mul_ln28_6_reg_708_reg[15] 
       (.C(ap_clk),
        .CE(mul_ln28_6_reg_7080),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0 [15]),
        .Q(mul_ln28_6_reg_708[15]),
        .R(1'b0));
  FDRE \mul_ln28_6_reg_708_reg[16] 
       (.C(ap_clk),
        .CE(mul_ln28_6_reg_7080),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0 [16]),
        .Q(mul_ln28_6_reg_708[16]),
        .R(1'b0));
  FDRE \mul_ln28_6_reg_708_reg[17] 
       (.C(ap_clk),
        .CE(mul_ln28_6_reg_7080),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0 [17]),
        .Q(mul_ln28_6_reg_708[17]),
        .R(1'b0));
  FDRE \mul_ln28_6_reg_708_reg[18] 
       (.C(ap_clk),
        .CE(mul_ln28_6_reg_7080),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0 [18]),
        .Q(mul_ln28_6_reg_708[18]),
        .R(1'b0));
  FDRE \mul_ln28_6_reg_708_reg[19] 
       (.C(ap_clk),
        .CE(mul_ln28_6_reg_7080),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0 [19]),
        .Q(mul_ln28_6_reg_708[19]),
        .R(1'b0));
  FDRE \mul_ln28_6_reg_708_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln28_6_reg_7080),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0 [1]),
        .Q(mul_ln28_6_reg_708[1]),
        .R(1'b0));
  FDRE \mul_ln28_6_reg_708_reg[20] 
       (.C(ap_clk),
        .CE(mul_ln28_6_reg_7080),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0 [20]),
        .Q(mul_ln28_6_reg_708[20]),
        .R(1'b0));
  FDRE \mul_ln28_6_reg_708_reg[21] 
       (.C(ap_clk),
        .CE(mul_ln28_6_reg_7080),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0 [21]),
        .Q(mul_ln28_6_reg_708[21]),
        .R(1'b0));
  FDRE \mul_ln28_6_reg_708_reg[22] 
       (.C(ap_clk),
        .CE(mul_ln28_6_reg_7080),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0 [22]),
        .Q(mul_ln28_6_reg_708[22]),
        .R(1'b0));
  FDRE \mul_ln28_6_reg_708_reg[23] 
       (.C(ap_clk),
        .CE(mul_ln28_6_reg_7080),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0 [23]),
        .Q(mul_ln28_6_reg_708[23]),
        .R(1'b0));
  FDRE \mul_ln28_6_reg_708_reg[24] 
       (.C(ap_clk),
        .CE(mul_ln28_6_reg_7080),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0 [24]),
        .Q(mul_ln28_6_reg_708[24]),
        .R(1'b0));
  FDRE \mul_ln28_6_reg_708_reg[25] 
       (.C(ap_clk),
        .CE(mul_ln28_6_reg_7080),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0 [25]),
        .Q(mul_ln28_6_reg_708[25]),
        .R(1'b0));
  FDRE \mul_ln28_6_reg_708_reg[26] 
       (.C(ap_clk),
        .CE(mul_ln28_6_reg_7080),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0 [26]),
        .Q(mul_ln28_6_reg_708[26]),
        .R(1'b0));
  FDRE \mul_ln28_6_reg_708_reg[27] 
       (.C(ap_clk),
        .CE(mul_ln28_6_reg_7080),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0 [27]),
        .Q(mul_ln28_6_reg_708[27]),
        .R(1'b0));
  FDRE \mul_ln28_6_reg_708_reg[28] 
       (.C(ap_clk),
        .CE(mul_ln28_6_reg_7080),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0 [28]),
        .Q(mul_ln28_6_reg_708[28]),
        .R(1'b0));
  FDRE \mul_ln28_6_reg_708_reg[29] 
       (.C(ap_clk),
        .CE(mul_ln28_6_reg_7080),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0 [29]),
        .Q(mul_ln28_6_reg_708[29]),
        .R(1'b0));
  FDRE \mul_ln28_6_reg_708_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln28_6_reg_7080),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0 [2]),
        .Q(mul_ln28_6_reg_708[2]),
        .R(1'b0));
  FDRE \mul_ln28_6_reg_708_reg[30] 
       (.C(ap_clk),
        .CE(mul_ln28_6_reg_7080),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0 [30]),
        .Q(mul_ln28_6_reg_708[30]),
        .R(1'b0));
  FDRE \mul_ln28_6_reg_708_reg[31] 
       (.C(ap_clk),
        .CE(mul_ln28_6_reg_7080),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0 [31]),
        .Q(mul_ln28_6_reg_708[31]),
        .R(1'b0));
  FDRE \mul_ln28_6_reg_708_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln28_6_reg_7080),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0 [3]),
        .Q(mul_ln28_6_reg_708[3]),
        .R(1'b0));
  FDRE \mul_ln28_6_reg_708_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln28_6_reg_7080),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0 [4]),
        .Q(mul_ln28_6_reg_708[4]),
        .R(1'b0));
  FDRE \mul_ln28_6_reg_708_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln28_6_reg_7080),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0 [5]),
        .Q(mul_ln28_6_reg_708[5]),
        .R(1'b0));
  FDRE \mul_ln28_6_reg_708_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln28_6_reg_7080),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0 [6]),
        .Q(mul_ln28_6_reg_708[6]),
        .R(1'b0));
  FDRE \mul_ln28_6_reg_708_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln28_6_reg_7080),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0 [7]),
        .Q(mul_ln28_6_reg_708[7]),
        .R(1'b0));
  FDRE \mul_ln28_6_reg_708_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln28_6_reg_7080),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0 [8]),
        .Q(mul_ln28_6_reg_708[8]),
        .R(1'b0));
  FDRE \mul_ln28_6_reg_708_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln28_6_reg_7080),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0 [9]),
        .Q(mul_ln28_6_reg_708[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln28_7_reg_718[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .O(mul_ln28_7_reg_7180));
  FDRE \mul_ln28_7_reg_718_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln28_7_reg_7180),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_2 [0]),
        .Q(mul_ln28_7_reg_718[0]),
        .R(1'b0));
  FDRE \mul_ln28_7_reg_718_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln28_7_reg_7180),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_2 [10]),
        .Q(mul_ln28_7_reg_718[10]),
        .R(1'b0));
  FDRE \mul_ln28_7_reg_718_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln28_7_reg_7180),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_2 [11]),
        .Q(mul_ln28_7_reg_718[11]),
        .R(1'b0));
  FDRE \mul_ln28_7_reg_718_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln28_7_reg_7180),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_2 [12]),
        .Q(mul_ln28_7_reg_718[12]),
        .R(1'b0));
  FDRE \mul_ln28_7_reg_718_reg[13] 
       (.C(ap_clk),
        .CE(mul_ln28_7_reg_7180),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_2 [13]),
        .Q(mul_ln28_7_reg_718[13]),
        .R(1'b0));
  FDRE \mul_ln28_7_reg_718_reg[14] 
       (.C(ap_clk),
        .CE(mul_ln28_7_reg_7180),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_2 [14]),
        .Q(mul_ln28_7_reg_718[14]),
        .R(1'b0));
  FDRE \mul_ln28_7_reg_718_reg[15] 
       (.C(ap_clk),
        .CE(mul_ln28_7_reg_7180),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_2 [15]),
        .Q(mul_ln28_7_reg_718[15]),
        .R(1'b0));
  FDRE \mul_ln28_7_reg_718_reg[16] 
       (.C(ap_clk),
        .CE(mul_ln28_7_reg_7180),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_2 [16]),
        .Q(mul_ln28_7_reg_718[16]),
        .R(1'b0));
  FDRE \mul_ln28_7_reg_718_reg[17] 
       (.C(ap_clk),
        .CE(mul_ln28_7_reg_7180),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_2 [17]),
        .Q(mul_ln28_7_reg_718[17]),
        .R(1'b0));
  FDRE \mul_ln28_7_reg_718_reg[18] 
       (.C(ap_clk),
        .CE(mul_ln28_7_reg_7180),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_2 [18]),
        .Q(mul_ln28_7_reg_718[18]),
        .R(1'b0));
  FDRE \mul_ln28_7_reg_718_reg[19] 
       (.C(ap_clk),
        .CE(mul_ln28_7_reg_7180),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_2 [19]),
        .Q(mul_ln28_7_reg_718[19]),
        .R(1'b0));
  FDRE \mul_ln28_7_reg_718_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln28_7_reg_7180),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_2 [1]),
        .Q(mul_ln28_7_reg_718[1]),
        .R(1'b0));
  FDRE \mul_ln28_7_reg_718_reg[20] 
       (.C(ap_clk),
        .CE(mul_ln28_7_reg_7180),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_2 [20]),
        .Q(mul_ln28_7_reg_718[20]),
        .R(1'b0));
  FDRE \mul_ln28_7_reg_718_reg[21] 
       (.C(ap_clk),
        .CE(mul_ln28_7_reg_7180),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_2 [21]),
        .Q(mul_ln28_7_reg_718[21]),
        .R(1'b0));
  FDRE \mul_ln28_7_reg_718_reg[22] 
       (.C(ap_clk),
        .CE(mul_ln28_7_reg_7180),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_2 [22]),
        .Q(mul_ln28_7_reg_718[22]),
        .R(1'b0));
  FDRE \mul_ln28_7_reg_718_reg[23] 
       (.C(ap_clk),
        .CE(mul_ln28_7_reg_7180),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_2 [23]),
        .Q(mul_ln28_7_reg_718[23]),
        .R(1'b0));
  FDRE \mul_ln28_7_reg_718_reg[24] 
       (.C(ap_clk),
        .CE(mul_ln28_7_reg_7180),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_2 [24]),
        .Q(mul_ln28_7_reg_718[24]),
        .R(1'b0));
  FDRE \mul_ln28_7_reg_718_reg[25] 
       (.C(ap_clk),
        .CE(mul_ln28_7_reg_7180),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_2 [25]),
        .Q(mul_ln28_7_reg_718[25]),
        .R(1'b0));
  FDRE \mul_ln28_7_reg_718_reg[26] 
       (.C(ap_clk),
        .CE(mul_ln28_7_reg_7180),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_2 [26]),
        .Q(mul_ln28_7_reg_718[26]),
        .R(1'b0));
  FDRE \mul_ln28_7_reg_718_reg[27] 
       (.C(ap_clk),
        .CE(mul_ln28_7_reg_7180),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_2 [27]),
        .Q(mul_ln28_7_reg_718[27]),
        .R(1'b0));
  FDRE \mul_ln28_7_reg_718_reg[28] 
       (.C(ap_clk),
        .CE(mul_ln28_7_reg_7180),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_2 [28]),
        .Q(mul_ln28_7_reg_718[28]),
        .R(1'b0));
  FDRE \mul_ln28_7_reg_718_reg[29] 
       (.C(ap_clk),
        .CE(mul_ln28_7_reg_7180),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_2 [29]),
        .Q(mul_ln28_7_reg_718[29]),
        .R(1'b0));
  FDRE \mul_ln28_7_reg_718_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln28_7_reg_7180),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_2 [2]),
        .Q(mul_ln28_7_reg_718[2]),
        .R(1'b0));
  FDRE \mul_ln28_7_reg_718_reg[30] 
       (.C(ap_clk),
        .CE(mul_ln28_7_reg_7180),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_2 [30]),
        .Q(mul_ln28_7_reg_718[30]),
        .R(1'b0));
  FDRE \mul_ln28_7_reg_718_reg[31] 
       (.C(ap_clk),
        .CE(mul_ln28_7_reg_7180),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_2 [31]),
        .Q(mul_ln28_7_reg_718[31]),
        .R(1'b0));
  FDRE \mul_ln28_7_reg_718_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln28_7_reg_7180),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_2 [3]),
        .Q(mul_ln28_7_reg_718[3]),
        .R(1'b0));
  FDRE \mul_ln28_7_reg_718_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln28_7_reg_7180),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_2 [4]),
        .Q(mul_ln28_7_reg_718[4]),
        .R(1'b0));
  FDRE \mul_ln28_7_reg_718_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln28_7_reg_7180),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_2 [5]),
        .Q(mul_ln28_7_reg_718[5]),
        .R(1'b0));
  FDRE \mul_ln28_7_reg_718_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln28_7_reg_7180),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_2 [6]),
        .Q(mul_ln28_7_reg_718[6]),
        .R(1'b0));
  FDRE \mul_ln28_7_reg_718_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln28_7_reg_7180),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_2 [7]),
        .Q(mul_ln28_7_reg_718[7]),
        .R(1'b0));
  FDRE \mul_ln28_7_reg_718_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln28_7_reg_7180),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_2 [8]),
        .Q(mul_ln28_7_reg_718[8]),
        .R(1'b0));
  FDRE \mul_ln28_7_reg_718_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln28_7_reg_7180),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_2 [9]),
        .Q(mul_ln28_7_reg_718[9]),
        .R(1'b0));
  FDRE \mul_ln28_8_reg_728_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_3 [0]),
        .Q(mul_ln28_8_reg_728[0]),
        .R(1'b0));
  FDRE \mul_ln28_8_reg_728_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_3 [10]),
        .Q(mul_ln28_8_reg_728[10]),
        .R(1'b0));
  FDRE \mul_ln28_8_reg_728_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_3 [11]),
        .Q(mul_ln28_8_reg_728[11]),
        .R(1'b0));
  FDRE \mul_ln28_8_reg_728_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_3 [12]),
        .Q(mul_ln28_8_reg_728[12]),
        .R(1'b0));
  FDRE \mul_ln28_8_reg_728_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_3 [13]),
        .Q(mul_ln28_8_reg_728[13]),
        .R(1'b0));
  FDRE \mul_ln28_8_reg_728_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_3 [14]),
        .Q(mul_ln28_8_reg_728[14]),
        .R(1'b0));
  FDRE \mul_ln28_8_reg_728_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_3 [15]),
        .Q(mul_ln28_8_reg_728[15]),
        .R(1'b0));
  FDRE \mul_ln28_8_reg_728_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_3 [16]),
        .Q(mul_ln28_8_reg_728[16]),
        .R(1'b0));
  FDRE \mul_ln28_8_reg_728_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_3 [17]),
        .Q(mul_ln28_8_reg_728[17]),
        .R(1'b0));
  FDRE \mul_ln28_8_reg_728_reg[18] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_3 [18]),
        .Q(mul_ln28_8_reg_728[18]),
        .R(1'b0));
  FDRE \mul_ln28_8_reg_728_reg[19] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_3 [19]),
        .Q(mul_ln28_8_reg_728[19]),
        .R(1'b0));
  FDRE \mul_ln28_8_reg_728_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_3 [1]),
        .Q(mul_ln28_8_reg_728[1]),
        .R(1'b0));
  FDRE \mul_ln28_8_reg_728_reg[20] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_3 [20]),
        .Q(mul_ln28_8_reg_728[20]),
        .R(1'b0));
  FDRE \mul_ln28_8_reg_728_reg[21] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_3 [21]),
        .Q(mul_ln28_8_reg_728[21]),
        .R(1'b0));
  FDRE \mul_ln28_8_reg_728_reg[22] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_3 [22]),
        .Q(mul_ln28_8_reg_728[22]),
        .R(1'b0));
  FDRE \mul_ln28_8_reg_728_reg[23] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_3 [23]),
        .Q(mul_ln28_8_reg_728[23]),
        .R(1'b0));
  FDRE \mul_ln28_8_reg_728_reg[24] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_3 [24]),
        .Q(mul_ln28_8_reg_728[24]),
        .R(1'b0));
  FDRE \mul_ln28_8_reg_728_reg[25] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_3 [25]),
        .Q(mul_ln28_8_reg_728[25]),
        .R(1'b0));
  FDRE \mul_ln28_8_reg_728_reg[26] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_3 [26]),
        .Q(mul_ln28_8_reg_728[26]),
        .R(1'b0));
  FDRE \mul_ln28_8_reg_728_reg[27] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_3 [27]),
        .Q(mul_ln28_8_reg_728[27]),
        .R(1'b0));
  FDRE \mul_ln28_8_reg_728_reg[28] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_3 [28]),
        .Q(mul_ln28_8_reg_728[28]),
        .R(1'b0));
  FDRE \mul_ln28_8_reg_728_reg[29] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_3 [29]),
        .Q(mul_ln28_8_reg_728[29]),
        .R(1'b0));
  FDRE \mul_ln28_8_reg_728_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_3 [2]),
        .Q(mul_ln28_8_reg_728[2]),
        .R(1'b0));
  FDRE \mul_ln28_8_reg_728_reg[30] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_3 [30]),
        .Q(mul_ln28_8_reg_728[30]),
        .R(1'b0));
  FDRE \mul_ln28_8_reg_728_reg[31] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_3 [31]),
        .Q(mul_ln28_8_reg_728[31]),
        .R(1'b0));
  FDRE \mul_ln28_8_reg_728_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_3 [3]),
        .Q(mul_ln28_8_reg_728[3]),
        .R(1'b0));
  FDRE \mul_ln28_8_reg_728_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_3 [4]),
        .Q(mul_ln28_8_reg_728[4]),
        .R(1'b0));
  FDRE \mul_ln28_8_reg_728_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_3 [5]),
        .Q(mul_ln28_8_reg_728[5]),
        .R(1'b0));
  FDRE \mul_ln28_8_reg_728_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_3 [6]),
        .Q(mul_ln28_8_reg_728[6]),
        .R(1'b0));
  FDRE \mul_ln28_8_reg_728_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_3 [7]),
        .Q(mul_ln28_8_reg_728[7]),
        .R(1'b0));
  FDRE \mul_ln28_8_reg_728_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_3 [8]),
        .Q(mul_ln28_8_reg_728[8]),
        .R(1'b0));
  FDRE \mul_ln28_8_reg_728_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_4_reg_7330),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_3 [9]),
        .Q(mul_ln28_8_reg_728[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln28_9_reg_743[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage9),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .O(mul_ln28_9_reg_7430));
  FDRE \mul_ln28_9_reg_743_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln28_9_reg_7430),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_4 [0]),
        .Q(mul_ln28_9_reg_743[0]),
        .R(1'b0));
  FDRE \mul_ln28_9_reg_743_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln28_9_reg_7430),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_4 [10]),
        .Q(mul_ln28_9_reg_743[10]),
        .R(1'b0));
  FDRE \mul_ln28_9_reg_743_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln28_9_reg_7430),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_4 [11]),
        .Q(mul_ln28_9_reg_743[11]),
        .R(1'b0));
  FDRE \mul_ln28_9_reg_743_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln28_9_reg_7430),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_4 [12]),
        .Q(mul_ln28_9_reg_743[12]),
        .R(1'b0));
  FDRE \mul_ln28_9_reg_743_reg[13] 
       (.C(ap_clk),
        .CE(mul_ln28_9_reg_7430),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_4 [13]),
        .Q(mul_ln28_9_reg_743[13]),
        .R(1'b0));
  FDRE \mul_ln28_9_reg_743_reg[14] 
       (.C(ap_clk),
        .CE(mul_ln28_9_reg_7430),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_4 [14]),
        .Q(mul_ln28_9_reg_743[14]),
        .R(1'b0));
  FDRE \mul_ln28_9_reg_743_reg[15] 
       (.C(ap_clk),
        .CE(mul_ln28_9_reg_7430),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_4 [15]),
        .Q(mul_ln28_9_reg_743[15]),
        .R(1'b0));
  FDRE \mul_ln28_9_reg_743_reg[16] 
       (.C(ap_clk),
        .CE(mul_ln28_9_reg_7430),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_4 [16]),
        .Q(mul_ln28_9_reg_743[16]),
        .R(1'b0));
  FDRE \mul_ln28_9_reg_743_reg[17] 
       (.C(ap_clk),
        .CE(mul_ln28_9_reg_7430),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_4 [17]),
        .Q(mul_ln28_9_reg_743[17]),
        .R(1'b0));
  FDRE \mul_ln28_9_reg_743_reg[18] 
       (.C(ap_clk),
        .CE(mul_ln28_9_reg_7430),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_4 [18]),
        .Q(mul_ln28_9_reg_743[18]),
        .R(1'b0));
  FDRE \mul_ln28_9_reg_743_reg[19] 
       (.C(ap_clk),
        .CE(mul_ln28_9_reg_7430),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_4 [19]),
        .Q(mul_ln28_9_reg_743[19]),
        .R(1'b0));
  FDRE \mul_ln28_9_reg_743_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln28_9_reg_7430),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_4 [1]),
        .Q(mul_ln28_9_reg_743[1]),
        .R(1'b0));
  FDRE \mul_ln28_9_reg_743_reg[20] 
       (.C(ap_clk),
        .CE(mul_ln28_9_reg_7430),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_4 [20]),
        .Q(mul_ln28_9_reg_743[20]),
        .R(1'b0));
  FDRE \mul_ln28_9_reg_743_reg[21] 
       (.C(ap_clk),
        .CE(mul_ln28_9_reg_7430),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_4 [21]),
        .Q(mul_ln28_9_reg_743[21]),
        .R(1'b0));
  FDRE \mul_ln28_9_reg_743_reg[22] 
       (.C(ap_clk),
        .CE(mul_ln28_9_reg_7430),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_4 [22]),
        .Q(mul_ln28_9_reg_743[22]),
        .R(1'b0));
  FDRE \mul_ln28_9_reg_743_reg[23] 
       (.C(ap_clk),
        .CE(mul_ln28_9_reg_7430),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_4 [23]),
        .Q(mul_ln28_9_reg_743[23]),
        .R(1'b0));
  FDRE \mul_ln28_9_reg_743_reg[24] 
       (.C(ap_clk),
        .CE(mul_ln28_9_reg_7430),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_4 [24]),
        .Q(mul_ln28_9_reg_743[24]),
        .R(1'b0));
  FDRE \mul_ln28_9_reg_743_reg[25] 
       (.C(ap_clk),
        .CE(mul_ln28_9_reg_7430),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_4 [25]),
        .Q(mul_ln28_9_reg_743[25]),
        .R(1'b0));
  FDRE \mul_ln28_9_reg_743_reg[26] 
       (.C(ap_clk),
        .CE(mul_ln28_9_reg_7430),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_4 [26]),
        .Q(mul_ln28_9_reg_743[26]),
        .R(1'b0));
  FDRE \mul_ln28_9_reg_743_reg[27] 
       (.C(ap_clk),
        .CE(mul_ln28_9_reg_7430),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_4 [27]),
        .Q(mul_ln28_9_reg_743[27]),
        .R(1'b0));
  FDRE \mul_ln28_9_reg_743_reg[28] 
       (.C(ap_clk),
        .CE(mul_ln28_9_reg_7430),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_4 [28]),
        .Q(mul_ln28_9_reg_743[28]),
        .R(1'b0));
  FDRE \mul_ln28_9_reg_743_reg[29] 
       (.C(ap_clk),
        .CE(mul_ln28_9_reg_7430),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_4 [29]),
        .Q(mul_ln28_9_reg_743[29]),
        .R(1'b0));
  FDRE \mul_ln28_9_reg_743_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln28_9_reg_7430),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_4 [2]),
        .Q(mul_ln28_9_reg_743[2]),
        .R(1'b0));
  FDRE \mul_ln28_9_reg_743_reg[30] 
       (.C(ap_clk),
        .CE(mul_ln28_9_reg_7430),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_4 [30]),
        .Q(mul_ln28_9_reg_743[30]),
        .R(1'b0));
  FDRE \mul_ln28_9_reg_743_reg[31] 
       (.C(ap_clk),
        .CE(mul_ln28_9_reg_7430),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_4 [31]),
        .Q(mul_ln28_9_reg_743[31]),
        .R(1'b0));
  FDRE \mul_ln28_9_reg_743_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln28_9_reg_7430),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_4 [3]),
        .Q(mul_ln28_9_reg_743[3]),
        .R(1'b0));
  FDRE \mul_ln28_9_reg_743_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln28_9_reg_7430),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_4 [4]),
        .Q(mul_ln28_9_reg_743[4]),
        .R(1'b0));
  FDRE \mul_ln28_9_reg_743_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln28_9_reg_7430),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_4 [5]),
        .Q(mul_ln28_9_reg_743[5]),
        .R(1'b0));
  FDRE \mul_ln28_9_reg_743_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln28_9_reg_7430),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_4 [6]),
        .Q(mul_ln28_9_reg_743[6]),
        .R(1'b0));
  FDRE \mul_ln28_9_reg_743_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln28_9_reg_7430),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_4 [7]),
        .Q(mul_ln28_9_reg_743[7]),
        .R(1'b0));
  FDRE \mul_ln28_9_reg_743_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln28_9_reg_7430),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_4 [8]),
        .Q(mul_ln28_9_reg_743[8]),
        .R(1'b0));
  FDRE \mul_ln28_9_reg_743_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln28_9_reg_7430),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_4 [9]),
        .Q(mul_ln28_9_reg_743[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln28_reg_758[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .O(add_ln28_7_reg_7730));
  FDRE \mul_ln28_reg_758_reg[0] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_6 [0]),
        .Q(mul_ln28_reg_758[0]),
        .R(1'b0));
  FDRE \mul_ln28_reg_758_reg[10] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_6 [10]),
        .Q(mul_ln28_reg_758[10]),
        .R(1'b0));
  FDRE \mul_ln28_reg_758_reg[11] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_6 [11]),
        .Q(mul_ln28_reg_758[11]),
        .R(1'b0));
  FDRE \mul_ln28_reg_758_reg[12] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_6 [12]),
        .Q(mul_ln28_reg_758[12]),
        .R(1'b0));
  FDRE \mul_ln28_reg_758_reg[13] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_6 [13]),
        .Q(mul_ln28_reg_758[13]),
        .R(1'b0));
  FDRE \mul_ln28_reg_758_reg[14] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_6 [14]),
        .Q(mul_ln28_reg_758[14]),
        .R(1'b0));
  FDRE \mul_ln28_reg_758_reg[15] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_6 [15]),
        .Q(mul_ln28_reg_758[15]),
        .R(1'b0));
  FDRE \mul_ln28_reg_758_reg[16] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_6 [16]),
        .Q(mul_ln28_reg_758[16]),
        .R(1'b0));
  FDRE \mul_ln28_reg_758_reg[17] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_6 [17]),
        .Q(mul_ln28_reg_758[17]),
        .R(1'b0));
  FDRE \mul_ln28_reg_758_reg[18] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_6 [18]),
        .Q(mul_ln28_reg_758[18]),
        .R(1'b0));
  FDRE \mul_ln28_reg_758_reg[19] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_6 [19]),
        .Q(mul_ln28_reg_758[19]),
        .R(1'b0));
  FDRE \mul_ln28_reg_758_reg[1] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_6 [1]),
        .Q(mul_ln28_reg_758[1]),
        .R(1'b0));
  FDRE \mul_ln28_reg_758_reg[20] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_6 [20]),
        .Q(mul_ln28_reg_758[20]),
        .R(1'b0));
  FDRE \mul_ln28_reg_758_reg[21] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_6 [21]),
        .Q(mul_ln28_reg_758[21]),
        .R(1'b0));
  FDRE \mul_ln28_reg_758_reg[22] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_6 [22]),
        .Q(mul_ln28_reg_758[22]),
        .R(1'b0));
  FDRE \mul_ln28_reg_758_reg[23] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_6 [23]),
        .Q(mul_ln28_reg_758[23]),
        .R(1'b0));
  FDRE \mul_ln28_reg_758_reg[24] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_6 [24]),
        .Q(mul_ln28_reg_758[24]),
        .R(1'b0));
  FDRE \mul_ln28_reg_758_reg[25] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_6 [25]),
        .Q(mul_ln28_reg_758[25]),
        .R(1'b0));
  FDRE \mul_ln28_reg_758_reg[26] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_6 [26]),
        .Q(mul_ln28_reg_758[26]),
        .R(1'b0));
  FDRE \mul_ln28_reg_758_reg[27] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_6 [27]),
        .Q(mul_ln28_reg_758[27]),
        .R(1'b0));
  FDRE \mul_ln28_reg_758_reg[28] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_6 [28]),
        .Q(mul_ln28_reg_758[28]),
        .R(1'b0));
  FDRE \mul_ln28_reg_758_reg[29] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_6 [29]),
        .Q(mul_ln28_reg_758[29]),
        .R(1'b0));
  FDRE \mul_ln28_reg_758_reg[2] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_6 [2]),
        .Q(mul_ln28_reg_758[2]),
        .R(1'b0));
  FDRE \mul_ln28_reg_758_reg[30] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_6 [30]),
        .Q(mul_ln28_reg_758[30]),
        .R(1'b0));
  FDRE \mul_ln28_reg_758_reg[31] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_6 [31]),
        .Q(mul_ln28_reg_758[31]),
        .R(1'b0));
  FDRE \mul_ln28_reg_758_reg[3] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_6 [3]),
        .Q(mul_ln28_reg_758[3]),
        .R(1'b0));
  FDRE \mul_ln28_reg_758_reg[4] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_6 [4]),
        .Q(mul_ln28_reg_758[4]),
        .R(1'b0));
  FDRE \mul_ln28_reg_758_reg[5] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_6 [5]),
        .Q(mul_ln28_reg_758[5]),
        .R(1'b0));
  FDRE \mul_ln28_reg_758_reg[6] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_6 [6]),
        .Q(mul_ln28_reg_758[6]),
        .R(1'b0));
  FDRE \mul_ln28_reg_758_reg[7] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_6 [7]),
        .Q(mul_ln28_reg_758[7]),
        .R(1'b0));
  FDRE \mul_ln28_reg_758_reg[8] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_6 [8]),
        .Q(mul_ln28_reg_758[8]),
        .R(1'b0));
  FDRE \mul_ln28_reg_758_reg[9] 
       (.C(ap_clk),
        .CE(add_ln28_7_reg_7730),
        .D(\fir_n11_maxi_mul_bkb_MulnS_0_U/buff2_reg__0_6 [9]),
        .Q(mul_ln28_reg_758[9]),
        .R(1'b0));
  FDRE \n32Temp_reg_681_reg[0] 
       (.C(ap_clk),
        .CE(n32Temp_reg_6810),
        .D(gmem_RDATA[0]),
        .Q(n32Temp_reg_681[0]),
        .R(1'b0));
  FDRE \n32Temp_reg_681_reg[10] 
       (.C(ap_clk),
        .CE(n32Temp_reg_6810),
        .D(gmem_RDATA[10]),
        .Q(n32Temp_reg_681[10]),
        .R(1'b0));
  FDRE \n32Temp_reg_681_reg[11] 
       (.C(ap_clk),
        .CE(n32Temp_reg_6810),
        .D(gmem_RDATA[11]),
        .Q(n32Temp_reg_681[11]),
        .R(1'b0));
  FDRE \n32Temp_reg_681_reg[12] 
       (.C(ap_clk),
        .CE(n32Temp_reg_6810),
        .D(gmem_RDATA[12]),
        .Q(n32Temp_reg_681[12]),
        .R(1'b0));
  FDRE \n32Temp_reg_681_reg[13] 
       (.C(ap_clk),
        .CE(n32Temp_reg_6810),
        .D(gmem_RDATA[13]),
        .Q(n32Temp_reg_681[13]),
        .R(1'b0));
  FDRE \n32Temp_reg_681_reg[14] 
       (.C(ap_clk),
        .CE(n32Temp_reg_6810),
        .D(gmem_RDATA[14]),
        .Q(n32Temp_reg_681[14]),
        .R(1'b0));
  FDRE \n32Temp_reg_681_reg[15] 
       (.C(ap_clk),
        .CE(n32Temp_reg_6810),
        .D(gmem_RDATA[15]),
        .Q(n32Temp_reg_681[15]),
        .R(1'b0));
  FDRE \n32Temp_reg_681_reg[16] 
       (.C(ap_clk),
        .CE(n32Temp_reg_6810),
        .D(gmem_RDATA[16]),
        .Q(n32Temp_reg_681[16]),
        .R(1'b0));
  FDRE \n32Temp_reg_681_reg[17] 
       (.C(ap_clk),
        .CE(n32Temp_reg_6810),
        .D(gmem_RDATA[17]),
        .Q(n32Temp_reg_681[17]),
        .R(1'b0));
  FDRE \n32Temp_reg_681_reg[18] 
       (.C(ap_clk),
        .CE(n32Temp_reg_6810),
        .D(gmem_RDATA[18]),
        .Q(n32Temp_reg_681[18]),
        .R(1'b0));
  FDRE \n32Temp_reg_681_reg[19] 
       (.C(ap_clk),
        .CE(n32Temp_reg_6810),
        .D(gmem_RDATA[19]),
        .Q(n32Temp_reg_681[19]),
        .R(1'b0));
  FDRE \n32Temp_reg_681_reg[1] 
       (.C(ap_clk),
        .CE(n32Temp_reg_6810),
        .D(gmem_RDATA[1]),
        .Q(n32Temp_reg_681[1]),
        .R(1'b0));
  FDRE \n32Temp_reg_681_reg[20] 
       (.C(ap_clk),
        .CE(n32Temp_reg_6810),
        .D(gmem_RDATA[20]),
        .Q(n32Temp_reg_681[20]),
        .R(1'b0));
  FDRE \n32Temp_reg_681_reg[21] 
       (.C(ap_clk),
        .CE(n32Temp_reg_6810),
        .D(gmem_RDATA[21]),
        .Q(n32Temp_reg_681[21]),
        .R(1'b0));
  FDRE \n32Temp_reg_681_reg[22] 
       (.C(ap_clk),
        .CE(n32Temp_reg_6810),
        .D(gmem_RDATA[22]),
        .Q(n32Temp_reg_681[22]),
        .R(1'b0));
  FDRE \n32Temp_reg_681_reg[23] 
       (.C(ap_clk),
        .CE(n32Temp_reg_6810),
        .D(gmem_RDATA[23]),
        .Q(n32Temp_reg_681[23]),
        .R(1'b0));
  FDRE \n32Temp_reg_681_reg[24] 
       (.C(ap_clk),
        .CE(n32Temp_reg_6810),
        .D(gmem_RDATA[24]),
        .Q(n32Temp_reg_681[24]),
        .R(1'b0));
  FDRE \n32Temp_reg_681_reg[25] 
       (.C(ap_clk),
        .CE(n32Temp_reg_6810),
        .D(gmem_RDATA[25]),
        .Q(n32Temp_reg_681[25]),
        .R(1'b0));
  FDRE \n32Temp_reg_681_reg[26] 
       (.C(ap_clk),
        .CE(n32Temp_reg_6810),
        .D(gmem_RDATA[26]),
        .Q(n32Temp_reg_681[26]),
        .R(1'b0));
  FDRE \n32Temp_reg_681_reg[27] 
       (.C(ap_clk),
        .CE(n32Temp_reg_6810),
        .D(gmem_RDATA[27]),
        .Q(n32Temp_reg_681[27]),
        .R(1'b0));
  FDRE \n32Temp_reg_681_reg[28] 
       (.C(ap_clk),
        .CE(n32Temp_reg_6810),
        .D(gmem_RDATA[28]),
        .Q(n32Temp_reg_681[28]),
        .R(1'b0));
  FDRE \n32Temp_reg_681_reg[29] 
       (.C(ap_clk),
        .CE(n32Temp_reg_6810),
        .D(gmem_RDATA[29]),
        .Q(n32Temp_reg_681[29]),
        .R(1'b0));
  FDRE \n32Temp_reg_681_reg[2] 
       (.C(ap_clk),
        .CE(n32Temp_reg_6810),
        .D(gmem_RDATA[2]),
        .Q(n32Temp_reg_681[2]),
        .R(1'b0));
  FDRE \n32Temp_reg_681_reg[30] 
       (.C(ap_clk),
        .CE(n32Temp_reg_6810),
        .D(gmem_RDATA[30]),
        .Q(n32Temp_reg_681[30]),
        .R(1'b0));
  FDRE \n32Temp_reg_681_reg[31] 
       (.C(ap_clk),
        .CE(n32Temp_reg_6810),
        .D(gmem_RDATA[31]),
        .Q(n32Temp_reg_681[31]),
        .R(1'b0));
  FDRE \n32Temp_reg_681_reg[3] 
       (.C(ap_clk),
        .CE(n32Temp_reg_6810),
        .D(gmem_RDATA[3]),
        .Q(n32Temp_reg_681[3]),
        .R(1'b0));
  FDRE \n32Temp_reg_681_reg[4] 
       (.C(ap_clk),
        .CE(n32Temp_reg_6810),
        .D(gmem_RDATA[4]),
        .Q(n32Temp_reg_681[4]),
        .R(1'b0));
  FDRE \n32Temp_reg_681_reg[5] 
       (.C(ap_clk),
        .CE(n32Temp_reg_6810),
        .D(gmem_RDATA[5]),
        .Q(n32Temp_reg_681[5]),
        .R(1'b0));
  FDRE \n32Temp_reg_681_reg[6] 
       (.C(ap_clk),
        .CE(n32Temp_reg_6810),
        .D(gmem_RDATA[6]),
        .Q(n32Temp_reg_681[6]),
        .R(1'b0));
  FDRE \n32Temp_reg_681_reg[7] 
       (.C(ap_clk),
        .CE(n32Temp_reg_6810),
        .D(gmem_RDATA[7]),
        .Q(n32Temp_reg_681[7]),
        .R(1'b0));
  FDRE \n32Temp_reg_681_reg[8] 
       (.C(ap_clk),
        .CE(n32Temp_reg_6810),
        .D(gmem_RDATA[8]),
        .Q(n32Temp_reg_681[8]),
        .R(1'b0));
  FDRE \n32Temp_reg_681_reg[9] 
       (.C(ap_clk),
        .CE(n32Temp_reg_6810),
        .D(gmem_RDATA[9]),
        .Q(n32Temp_reg_681[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hDF00)) 
    \n32XferCnt_0_reg_271[30]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_CS_fsm_state8),
        .O(n32XferCnt_0_reg_271));
  FDRE \n32XferCnt_0_reg_271_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(n32XferCnt_reg_676_reg[0]),
        .Q(\n32XferCnt_0_reg_271_reg_n_0_[0] ),
        .R(n32XferCnt_0_reg_271));
  FDRE \n32XferCnt_0_reg_271_reg[10] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(n32XferCnt_reg_676_reg[10]),
        .Q(\n32XferCnt_0_reg_271_reg_n_0_[10] ),
        .R(n32XferCnt_0_reg_271));
  FDRE \n32XferCnt_0_reg_271_reg[11] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(n32XferCnt_reg_676_reg[11]),
        .Q(\n32XferCnt_0_reg_271_reg_n_0_[11] ),
        .R(n32XferCnt_0_reg_271));
  FDRE \n32XferCnt_0_reg_271_reg[12] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(n32XferCnt_reg_676_reg[12]),
        .Q(\n32XferCnt_0_reg_271_reg_n_0_[12] ),
        .R(n32XferCnt_0_reg_271));
  FDRE \n32XferCnt_0_reg_271_reg[13] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(n32XferCnt_reg_676_reg[13]),
        .Q(\n32XferCnt_0_reg_271_reg_n_0_[13] ),
        .R(n32XferCnt_0_reg_271));
  FDRE \n32XferCnt_0_reg_271_reg[14] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(n32XferCnt_reg_676_reg[14]),
        .Q(\n32XferCnt_0_reg_271_reg_n_0_[14] ),
        .R(n32XferCnt_0_reg_271));
  FDRE \n32XferCnt_0_reg_271_reg[15] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(n32XferCnt_reg_676_reg[15]),
        .Q(\n32XferCnt_0_reg_271_reg_n_0_[15] ),
        .R(n32XferCnt_0_reg_271));
  FDRE \n32XferCnt_0_reg_271_reg[16] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(n32XferCnt_reg_676_reg[16]),
        .Q(\n32XferCnt_0_reg_271_reg_n_0_[16] ),
        .R(n32XferCnt_0_reg_271));
  FDRE \n32XferCnt_0_reg_271_reg[17] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(n32XferCnt_reg_676_reg[17]),
        .Q(\n32XferCnt_0_reg_271_reg_n_0_[17] ),
        .R(n32XferCnt_0_reg_271));
  FDRE \n32XferCnt_0_reg_271_reg[18] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(n32XferCnt_reg_676_reg[18]),
        .Q(\n32XferCnt_0_reg_271_reg_n_0_[18] ),
        .R(n32XferCnt_0_reg_271));
  FDRE \n32XferCnt_0_reg_271_reg[19] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(n32XferCnt_reg_676_reg[19]),
        .Q(\n32XferCnt_0_reg_271_reg_n_0_[19] ),
        .R(n32XferCnt_0_reg_271));
  FDRE \n32XferCnt_0_reg_271_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(n32XferCnt_reg_676_reg[1]),
        .Q(\n32XferCnt_0_reg_271_reg_n_0_[1] ),
        .R(n32XferCnt_0_reg_271));
  FDRE \n32XferCnt_0_reg_271_reg[20] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(n32XferCnt_reg_676_reg[20]),
        .Q(\n32XferCnt_0_reg_271_reg_n_0_[20] ),
        .R(n32XferCnt_0_reg_271));
  FDRE \n32XferCnt_0_reg_271_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(n32XferCnt_reg_676_reg[21]),
        .Q(\n32XferCnt_0_reg_271_reg_n_0_[21] ),
        .R(n32XferCnt_0_reg_271));
  FDRE \n32XferCnt_0_reg_271_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(n32XferCnt_reg_676_reg[22]),
        .Q(\n32XferCnt_0_reg_271_reg_n_0_[22] ),
        .R(n32XferCnt_0_reg_271));
  FDRE \n32XferCnt_0_reg_271_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(n32XferCnt_reg_676_reg[23]),
        .Q(\n32XferCnt_0_reg_271_reg_n_0_[23] ),
        .R(n32XferCnt_0_reg_271));
  FDRE \n32XferCnt_0_reg_271_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(n32XferCnt_reg_676_reg[24]),
        .Q(\n32XferCnt_0_reg_271_reg_n_0_[24] ),
        .R(n32XferCnt_0_reg_271));
  FDRE \n32XferCnt_0_reg_271_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(n32XferCnt_reg_676_reg[25]),
        .Q(\n32XferCnt_0_reg_271_reg_n_0_[25] ),
        .R(n32XferCnt_0_reg_271));
  FDRE \n32XferCnt_0_reg_271_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(n32XferCnt_reg_676_reg[26]),
        .Q(\n32XferCnt_0_reg_271_reg_n_0_[26] ),
        .R(n32XferCnt_0_reg_271));
  FDRE \n32XferCnt_0_reg_271_reg[27] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(n32XferCnt_reg_676_reg[27]),
        .Q(\n32XferCnt_0_reg_271_reg_n_0_[27] ),
        .R(n32XferCnt_0_reg_271));
  FDRE \n32XferCnt_0_reg_271_reg[28] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(n32XferCnt_reg_676_reg[28]),
        .Q(\n32XferCnt_0_reg_271_reg_n_0_[28] ),
        .R(n32XferCnt_0_reg_271));
  FDRE \n32XferCnt_0_reg_271_reg[29] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(n32XferCnt_reg_676_reg[29]),
        .Q(\n32XferCnt_0_reg_271_reg_n_0_[29] ),
        .R(n32XferCnt_0_reg_271));
  FDRE \n32XferCnt_0_reg_271_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(n32XferCnt_reg_676_reg[2]),
        .Q(\n32XferCnt_0_reg_271_reg_n_0_[2] ),
        .R(n32XferCnt_0_reg_271));
  FDRE \n32XferCnt_0_reg_271_reg[30] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(n32XferCnt_reg_676_reg[30]),
        .Q(\n32XferCnt_0_reg_271_reg_n_0_[30] ),
        .R(n32XferCnt_0_reg_271));
  FDRE \n32XferCnt_0_reg_271_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(n32XferCnt_reg_676_reg[3]),
        .Q(\n32XferCnt_0_reg_271_reg_n_0_[3] ),
        .R(n32XferCnt_0_reg_271));
  FDRE \n32XferCnt_0_reg_271_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(n32XferCnt_reg_676_reg[4]),
        .Q(\n32XferCnt_0_reg_271_reg_n_0_[4] ),
        .R(n32XferCnt_0_reg_271));
  FDRE \n32XferCnt_0_reg_271_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(n32XferCnt_reg_676_reg[5]),
        .Q(\n32XferCnt_0_reg_271_reg_n_0_[5] ),
        .R(n32XferCnt_0_reg_271));
  FDRE \n32XferCnt_0_reg_271_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(n32XferCnt_reg_676_reg[6]),
        .Q(\n32XferCnt_0_reg_271_reg_n_0_[6] ),
        .R(n32XferCnt_0_reg_271));
  FDRE \n32XferCnt_0_reg_271_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(n32XferCnt_reg_676_reg[7]),
        .Q(\n32XferCnt_0_reg_271_reg_n_0_[7] ),
        .R(n32XferCnt_0_reg_271));
  FDRE \n32XferCnt_0_reg_271_reg[8] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(n32XferCnt_reg_676_reg[8]),
        .Q(\n32XferCnt_0_reg_271_reg_n_0_[8] ),
        .R(n32XferCnt_0_reg_271));
  FDRE \n32XferCnt_0_reg_271_reg[9] 
       (.C(ap_clk),
        .CE(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .D(n32XferCnt_reg_676_reg[9]),
        .Q(\n32XferCnt_0_reg_271_reg_n_0_[9] ),
        .R(n32XferCnt_0_reg_271));
  LUT2 #(
    .INIT(4'h8)) 
    \n32XferCnt_reg_676[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .O(an32Coef_ce01018_out));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \n32XferCnt_reg_676[0]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[3]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[3] ),
        .O(\n32XferCnt_reg_676[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \n32XferCnt_reg_676[0]_i_4 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[2]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[2] ),
        .O(\n32XferCnt_reg_676[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \n32XferCnt_reg_676[0]_i_5 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[1]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[1] ),
        .O(\n32XferCnt_reg_676[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0020DFFF)) 
    \n32XferCnt_reg_676[0]_i_6 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[0]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[0] ),
        .O(\n32XferCnt_reg_676[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \n32XferCnt_reg_676[12]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[15]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[15] ),
        .O(\n32XferCnt_reg_676[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \n32XferCnt_reg_676[12]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[14]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[14] ),
        .O(\n32XferCnt_reg_676[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \n32XferCnt_reg_676[12]_i_4 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[13]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[13] ),
        .O(\n32XferCnt_reg_676[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \n32XferCnt_reg_676[12]_i_5 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[12]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[12] ),
        .O(\n32XferCnt_reg_676[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \n32XferCnt_reg_676[16]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[19]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[19] ),
        .O(\n32XferCnt_reg_676[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \n32XferCnt_reg_676[16]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[18]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[18] ),
        .O(\n32XferCnt_reg_676[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \n32XferCnt_reg_676[16]_i_4 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[17]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[17] ),
        .O(\n32XferCnt_reg_676[16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \n32XferCnt_reg_676[16]_i_5 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[16]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[16] ),
        .O(\n32XferCnt_reg_676[16]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \n32XferCnt_reg_676[20]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[23]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[23] ),
        .O(\n32XferCnt_reg_676[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \n32XferCnt_reg_676[20]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[22]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[22] ),
        .O(\n32XferCnt_reg_676[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \n32XferCnt_reg_676[20]_i_4 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[21]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[21] ),
        .O(\n32XferCnt_reg_676[20]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \n32XferCnt_reg_676[20]_i_5 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[20]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[20] ),
        .O(\n32XferCnt_reg_676[20]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \n32XferCnt_reg_676[24]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[27]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[27] ),
        .O(\n32XferCnt_reg_676[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \n32XferCnt_reg_676[24]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[26]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[26] ),
        .O(\n32XferCnt_reg_676[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \n32XferCnt_reg_676[24]_i_4 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[25]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[25] ),
        .O(\n32XferCnt_reg_676[24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \n32XferCnt_reg_676[24]_i_5 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[24]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[24] ),
        .O(\n32XferCnt_reg_676[24]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \n32XferCnt_reg_676[28]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[30]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[30] ),
        .O(ap_phi_mux_n32XferCnt_0_phi_fu_275_p4));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \n32XferCnt_reg_676[28]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[29]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[29] ),
        .O(\n32XferCnt_reg_676[28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \n32XferCnt_reg_676[28]_i_4 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[28]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[28] ),
        .O(\n32XferCnt_reg_676[28]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \n32XferCnt_reg_676[4]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[7]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[7] ),
        .O(\n32XferCnt_reg_676[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \n32XferCnt_reg_676[4]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[6]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[6] ),
        .O(\n32XferCnt_reg_676[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \n32XferCnt_reg_676[4]_i_4 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[5]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[5] ),
        .O(\n32XferCnt_reg_676[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \n32XferCnt_reg_676[4]_i_5 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[4]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[4] ),
        .O(\n32XferCnt_reg_676[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \n32XferCnt_reg_676[8]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[11]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[11] ),
        .O(\n32XferCnt_reg_676[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \n32XferCnt_reg_676[8]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[10]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[10] ),
        .O(\n32XferCnt_reg_676[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \n32XferCnt_reg_676[8]_i_4 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[9]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[9] ),
        .O(\n32XferCnt_reg_676[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFDF2000)) 
    \n32XferCnt_reg_676[8]_i_5 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\icmp_ln16_reg_672_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(n32XferCnt_reg_676_reg[8]),
        .I4(\n32XferCnt_0_reg_271_reg_n_0_[8] ),
        .O(\n32XferCnt_reg_676[8]_i_5_n_0 ));
  FDRE \n32XferCnt_reg_676_reg[0] 
       (.C(ap_clk),
        .CE(an32Coef_ce01018_out),
        .D(\n32XferCnt_reg_676_reg[0]_i_2_n_7 ),
        .Q(n32XferCnt_reg_676_reg[0]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \n32XferCnt_reg_676_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\n32XferCnt_reg_676_reg[0]_i_2_n_0 ,\n32XferCnt_reg_676_reg[0]_i_2_n_1 ,\n32XferCnt_reg_676_reg[0]_i_2_n_2 ,\n32XferCnt_reg_676_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\n32XferCnt_reg_676_reg[0]_i_2_n_4 ,\n32XferCnt_reg_676_reg[0]_i_2_n_5 ,\n32XferCnt_reg_676_reg[0]_i_2_n_6 ,\n32XferCnt_reg_676_reg[0]_i_2_n_7 }),
        .S({\n32XferCnt_reg_676[0]_i_3_n_0 ,\n32XferCnt_reg_676[0]_i_4_n_0 ,\n32XferCnt_reg_676[0]_i_5_n_0 ,\n32XferCnt_reg_676[0]_i_6_n_0 }));
  FDRE \n32XferCnt_reg_676_reg[10] 
       (.C(ap_clk),
        .CE(an32Coef_ce01018_out),
        .D(\n32XferCnt_reg_676_reg[8]_i_1_n_5 ),
        .Q(n32XferCnt_reg_676_reg[10]),
        .R(1'b0));
  FDRE \n32XferCnt_reg_676_reg[11] 
       (.C(ap_clk),
        .CE(an32Coef_ce01018_out),
        .D(\n32XferCnt_reg_676_reg[8]_i_1_n_4 ),
        .Q(n32XferCnt_reg_676_reg[11]),
        .R(1'b0));
  FDRE \n32XferCnt_reg_676_reg[12] 
       (.C(ap_clk),
        .CE(an32Coef_ce01018_out),
        .D(\n32XferCnt_reg_676_reg[12]_i_1_n_7 ),
        .Q(n32XferCnt_reg_676_reg[12]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \n32XferCnt_reg_676_reg[12]_i_1 
       (.CI(\n32XferCnt_reg_676_reg[8]_i_1_n_0 ),
        .CO({\n32XferCnt_reg_676_reg[12]_i_1_n_0 ,\n32XferCnt_reg_676_reg[12]_i_1_n_1 ,\n32XferCnt_reg_676_reg[12]_i_1_n_2 ,\n32XferCnt_reg_676_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n32XferCnt_reg_676_reg[12]_i_1_n_4 ,\n32XferCnt_reg_676_reg[12]_i_1_n_5 ,\n32XferCnt_reg_676_reg[12]_i_1_n_6 ,\n32XferCnt_reg_676_reg[12]_i_1_n_7 }),
        .S({\n32XferCnt_reg_676[12]_i_2_n_0 ,\n32XferCnt_reg_676[12]_i_3_n_0 ,\n32XferCnt_reg_676[12]_i_4_n_0 ,\n32XferCnt_reg_676[12]_i_5_n_0 }));
  FDRE \n32XferCnt_reg_676_reg[13] 
       (.C(ap_clk),
        .CE(an32Coef_ce01018_out),
        .D(\n32XferCnt_reg_676_reg[12]_i_1_n_6 ),
        .Q(n32XferCnt_reg_676_reg[13]),
        .R(1'b0));
  FDRE \n32XferCnt_reg_676_reg[14] 
       (.C(ap_clk),
        .CE(an32Coef_ce01018_out),
        .D(\n32XferCnt_reg_676_reg[12]_i_1_n_5 ),
        .Q(n32XferCnt_reg_676_reg[14]),
        .R(1'b0));
  FDRE \n32XferCnt_reg_676_reg[15] 
       (.C(ap_clk),
        .CE(an32Coef_ce01018_out),
        .D(\n32XferCnt_reg_676_reg[12]_i_1_n_4 ),
        .Q(n32XferCnt_reg_676_reg[15]),
        .R(1'b0));
  FDRE \n32XferCnt_reg_676_reg[16] 
       (.C(ap_clk),
        .CE(an32Coef_ce01018_out),
        .D(\n32XferCnt_reg_676_reg[16]_i_1_n_7 ),
        .Q(n32XferCnt_reg_676_reg[16]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \n32XferCnt_reg_676_reg[16]_i_1 
       (.CI(\n32XferCnt_reg_676_reg[12]_i_1_n_0 ),
        .CO({\n32XferCnt_reg_676_reg[16]_i_1_n_0 ,\n32XferCnt_reg_676_reg[16]_i_1_n_1 ,\n32XferCnt_reg_676_reg[16]_i_1_n_2 ,\n32XferCnt_reg_676_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n32XferCnt_reg_676_reg[16]_i_1_n_4 ,\n32XferCnt_reg_676_reg[16]_i_1_n_5 ,\n32XferCnt_reg_676_reg[16]_i_1_n_6 ,\n32XferCnt_reg_676_reg[16]_i_1_n_7 }),
        .S({\n32XferCnt_reg_676[16]_i_2_n_0 ,\n32XferCnt_reg_676[16]_i_3_n_0 ,\n32XferCnt_reg_676[16]_i_4_n_0 ,\n32XferCnt_reg_676[16]_i_5_n_0 }));
  FDRE \n32XferCnt_reg_676_reg[17] 
       (.C(ap_clk),
        .CE(an32Coef_ce01018_out),
        .D(\n32XferCnt_reg_676_reg[16]_i_1_n_6 ),
        .Q(n32XferCnt_reg_676_reg[17]),
        .R(1'b0));
  FDRE \n32XferCnt_reg_676_reg[18] 
       (.C(ap_clk),
        .CE(an32Coef_ce01018_out),
        .D(\n32XferCnt_reg_676_reg[16]_i_1_n_5 ),
        .Q(n32XferCnt_reg_676_reg[18]),
        .R(1'b0));
  FDRE \n32XferCnt_reg_676_reg[19] 
       (.C(ap_clk),
        .CE(an32Coef_ce01018_out),
        .D(\n32XferCnt_reg_676_reg[16]_i_1_n_4 ),
        .Q(n32XferCnt_reg_676_reg[19]),
        .R(1'b0));
  FDRE \n32XferCnt_reg_676_reg[1] 
       (.C(ap_clk),
        .CE(an32Coef_ce01018_out),
        .D(\n32XferCnt_reg_676_reg[0]_i_2_n_6 ),
        .Q(n32XferCnt_reg_676_reg[1]),
        .R(1'b0));
  FDRE \n32XferCnt_reg_676_reg[20] 
       (.C(ap_clk),
        .CE(an32Coef_ce01018_out),
        .D(\n32XferCnt_reg_676_reg[20]_i_1_n_7 ),
        .Q(n32XferCnt_reg_676_reg[20]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \n32XferCnt_reg_676_reg[20]_i_1 
       (.CI(\n32XferCnt_reg_676_reg[16]_i_1_n_0 ),
        .CO({\n32XferCnt_reg_676_reg[20]_i_1_n_0 ,\n32XferCnt_reg_676_reg[20]_i_1_n_1 ,\n32XferCnt_reg_676_reg[20]_i_1_n_2 ,\n32XferCnt_reg_676_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n32XferCnt_reg_676_reg[20]_i_1_n_4 ,\n32XferCnt_reg_676_reg[20]_i_1_n_5 ,\n32XferCnt_reg_676_reg[20]_i_1_n_6 ,\n32XferCnt_reg_676_reg[20]_i_1_n_7 }),
        .S({\n32XferCnt_reg_676[20]_i_2_n_0 ,\n32XferCnt_reg_676[20]_i_3_n_0 ,\n32XferCnt_reg_676[20]_i_4_n_0 ,\n32XferCnt_reg_676[20]_i_5_n_0 }));
  FDRE \n32XferCnt_reg_676_reg[21] 
       (.C(ap_clk),
        .CE(an32Coef_ce01018_out),
        .D(\n32XferCnt_reg_676_reg[20]_i_1_n_6 ),
        .Q(n32XferCnt_reg_676_reg[21]),
        .R(1'b0));
  FDRE \n32XferCnt_reg_676_reg[22] 
       (.C(ap_clk),
        .CE(an32Coef_ce01018_out),
        .D(\n32XferCnt_reg_676_reg[20]_i_1_n_5 ),
        .Q(n32XferCnt_reg_676_reg[22]),
        .R(1'b0));
  FDRE \n32XferCnt_reg_676_reg[23] 
       (.C(ap_clk),
        .CE(an32Coef_ce01018_out),
        .D(\n32XferCnt_reg_676_reg[20]_i_1_n_4 ),
        .Q(n32XferCnt_reg_676_reg[23]),
        .R(1'b0));
  FDRE \n32XferCnt_reg_676_reg[24] 
       (.C(ap_clk),
        .CE(an32Coef_ce01018_out),
        .D(\n32XferCnt_reg_676_reg[24]_i_1_n_7 ),
        .Q(n32XferCnt_reg_676_reg[24]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \n32XferCnt_reg_676_reg[24]_i_1 
       (.CI(\n32XferCnt_reg_676_reg[20]_i_1_n_0 ),
        .CO({\n32XferCnt_reg_676_reg[24]_i_1_n_0 ,\n32XferCnt_reg_676_reg[24]_i_1_n_1 ,\n32XferCnt_reg_676_reg[24]_i_1_n_2 ,\n32XferCnt_reg_676_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n32XferCnt_reg_676_reg[24]_i_1_n_4 ,\n32XferCnt_reg_676_reg[24]_i_1_n_5 ,\n32XferCnt_reg_676_reg[24]_i_1_n_6 ,\n32XferCnt_reg_676_reg[24]_i_1_n_7 }),
        .S({\n32XferCnt_reg_676[24]_i_2_n_0 ,\n32XferCnt_reg_676[24]_i_3_n_0 ,\n32XferCnt_reg_676[24]_i_4_n_0 ,\n32XferCnt_reg_676[24]_i_5_n_0 }));
  FDRE \n32XferCnt_reg_676_reg[25] 
       (.C(ap_clk),
        .CE(an32Coef_ce01018_out),
        .D(\n32XferCnt_reg_676_reg[24]_i_1_n_6 ),
        .Q(n32XferCnt_reg_676_reg[25]),
        .R(1'b0));
  FDRE \n32XferCnt_reg_676_reg[26] 
       (.C(ap_clk),
        .CE(an32Coef_ce01018_out),
        .D(\n32XferCnt_reg_676_reg[24]_i_1_n_5 ),
        .Q(n32XferCnt_reg_676_reg[26]),
        .R(1'b0));
  FDRE \n32XferCnt_reg_676_reg[27] 
       (.C(ap_clk),
        .CE(an32Coef_ce01018_out),
        .D(\n32XferCnt_reg_676_reg[24]_i_1_n_4 ),
        .Q(n32XferCnt_reg_676_reg[27]),
        .R(1'b0));
  FDRE \n32XferCnt_reg_676_reg[28] 
       (.C(ap_clk),
        .CE(an32Coef_ce01018_out),
        .D(\n32XferCnt_reg_676_reg[28]_i_1_n_7 ),
        .Q(n32XferCnt_reg_676_reg[28]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \n32XferCnt_reg_676_reg[28]_i_1 
       (.CI(\n32XferCnt_reg_676_reg[24]_i_1_n_0 ),
        .CO({\NLW_n32XferCnt_reg_676_reg[28]_i_1_CO_UNCONNECTED [3:2],\n32XferCnt_reg_676_reg[28]_i_1_n_2 ,\n32XferCnt_reg_676_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_n32XferCnt_reg_676_reg[28]_i_1_O_UNCONNECTED [3],\n32XferCnt_reg_676_reg[28]_i_1_n_5 ,\n32XferCnt_reg_676_reg[28]_i_1_n_6 ,\n32XferCnt_reg_676_reg[28]_i_1_n_7 }),
        .S({1'b0,ap_phi_mux_n32XferCnt_0_phi_fu_275_p4,\n32XferCnt_reg_676[28]_i_3_n_0 ,\n32XferCnt_reg_676[28]_i_4_n_0 }));
  FDRE \n32XferCnt_reg_676_reg[29] 
       (.C(ap_clk),
        .CE(an32Coef_ce01018_out),
        .D(\n32XferCnt_reg_676_reg[28]_i_1_n_6 ),
        .Q(n32XferCnt_reg_676_reg[29]),
        .R(1'b0));
  FDRE \n32XferCnt_reg_676_reg[2] 
       (.C(ap_clk),
        .CE(an32Coef_ce01018_out),
        .D(\n32XferCnt_reg_676_reg[0]_i_2_n_5 ),
        .Q(n32XferCnt_reg_676_reg[2]),
        .R(1'b0));
  FDRE \n32XferCnt_reg_676_reg[30] 
       (.C(ap_clk),
        .CE(an32Coef_ce01018_out),
        .D(\n32XferCnt_reg_676_reg[28]_i_1_n_5 ),
        .Q(n32XferCnt_reg_676_reg[30]),
        .R(1'b0));
  FDRE \n32XferCnt_reg_676_reg[3] 
       (.C(ap_clk),
        .CE(an32Coef_ce01018_out),
        .D(\n32XferCnt_reg_676_reg[0]_i_2_n_4 ),
        .Q(n32XferCnt_reg_676_reg[3]),
        .R(1'b0));
  FDRE \n32XferCnt_reg_676_reg[4] 
       (.C(ap_clk),
        .CE(an32Coef_ce01018_out),
        .D(\n32XferCnt_reg_676_reg[4]_i_1_n_7 ),
        .Q(n32XferCnt_reg_676_reg[4]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \n32XferCnt_reg_676_reg[4]_i_1 
       (.CI(\n32XferCnt_reg_676_reg[0]_i_2_n_0 ),
        .CO({\n32XferCnt_reg_676_reg[4]_i_1_n_0 ,\n32XferCnt_reg_676_reg[4]_i_1_n_1 ,\n32XferCnt_reg_676_reg[4]_i_1_n_2 ,\n32XferCnt_reg_676_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n32XferCnt_reg_676_reg[4]_i_1_n_4 ,\n32XferCnt_reg_676_reg[4]_i_1_n_5 ,\n32XferCnt_reg_676_reg[4]_i_1_n_6 ,\n32XferCnt_reg_676_reg[4]_i_1_n_7 }),
        .S({\n32XferCnt_reg_676[4]_i_2_n_0 ,\n32XferCnt_reg_676[4]_i_3_n_0 ,\n32XferCnt_reg_676[4]_i_4_n_0 ,\n32XferCnt_reg_676[4]_i_5_n_0 }));
  FDRE \n32XferCnt_reg_676_reg[5] 
       (.C(ap_clk),
        .CE(an32Coef_ce01018_out),
        .D(\n32XferCnt_reg_676_reg[4]_i_1_n_6 ),
        .Q(n32XferCnt_reg_676_reg[5]),
        .R(1'b0));
  FDRE \n32XferCnt_reg_676_reg[6] 
       (.C(ap_clk),
        .CE(an32Coef_ce01018_out),
        .D(\n32XferCnt_reg_676_reg[4]_i_1_n_5 ),
        .Q(n32XferCnt_reg_676_reg[6]),
        .R(1'b0));
  FDRE \n32XferCnt_reg_676_reg[7] 
       (.C(ap_clk),
        .CE(an32Coef_ce01018_out),
        .D(\n32XferCnt_reg_676_reg[4]_i_1_n_4 ),
        .Q(n32XferCnt_reg_676_reg[7]),
        .R(1'b0));
  FDRE \n32XferCnt_reg_676_reg[8] 
       (.C(ap_clk),
        .CE(an32Coef_ce01018_out),
        .D(\n32XferCnt_reg_676_reg[8]_i_1_n_7 ),
        .Q(n32XferCnt_reg_676_reg[8]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \n32XferCnt_reg_676_reg[8]_i_1 
       (.CI(\n32XferCnt_reg_676_reg[4]_i_1_n_0 ),
        .CO({\n32XferCnt_reg_676_reg[8]_i_1_n_0 ,\n32XferCnt_reg_676_reg[8]_i_1_n_1 ,\n32XferCnt_reg_676_reg[8]_i_1_n_2 ,\n32XferCnt_reg_676_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n32XferCnt_reg_676_reg[8]_i_1_n_4 ,\n32XferCnt_reg_676_reg[8]_i_1_n_5 ,\n32XferCnt_reg_676_reg[8]_i_1_n_6 ,\n32XferCnt_reg_676_reg[8]_i_1_n_7 }),
        .S({\n32XferCnt_reg_676[8]_i_2_n_0 ,\n32XferCnt_reg_676[8]_i_3_n_0 ,\n32XferCnt_reg_676[8]_i_4_n_0 ,\n32XferCnt_reg_676[8]_i_5_n_0 }));
  FDRE \n32XferCnt_reg_676_reg[9] 
       (.C(ap_clk),
        .CE(an32Coef_ce01018_out),
        .D(\n32XferCnt_reg_676_reg[8]_i_1_n_6 ),
        .Q(n32XferCnt_reg_676_reg[9]),
        .R(1'b0));
  FDRE \pn32HPInput1_reg_589_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPInput[2]),
        .Q(pn32HPInput1_reg_589[0]),
        .R(1'b0));
  FDRE \pn32HPInput1_reg_589_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPInput[12]),
        .Q(pn32HPInput1_reg_589[10]),
        .R(1'b0));
  FDRE \pn32HPInput1_reg_589_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPInput[13]),
        .Q(pn32HPInput1_reg_589[11]),
        .R(1'b0));
  FDRE \pn32HPInput1_reg_589_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPInput[14]),
        .Q(pn32HPInput1_reg_589[12]),
        .R(1'b0));
  FDRE \pn32HPInput1_reg_589_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPInput[15]),
        .Q(pn32HPInput1_reg_589[13]),
        .R(1'b0));
  FDRE \pn32HPInput1_reg_589_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPInput[16]),
        .Q(pn32HPInput1_reg_589[14]),
        .R(1'b0));
  FDRE \pn32HPInput1_reg_589_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPInput[17]),
        .Q(pn32HPInput1_reg_589[15]),
        .R(1'b0));
  FDRE \pn32HPInput1_reg_589_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPInput[18]),
        .Q(pn32HPInput1_reg_589[16]),
        .R(1'b0));
  FDRE \pn32HPInput1_reg_589_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPInput[19]),
        .Q(pn32HPInput1_reg_589[17]),
        .R(1'b0));
  FDRE \pn32HPInput1_reg_589_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPInput[20]),
        .Q(pn32HPInput1_reg_589[18]),
        .R(1'b0));
  FDRE \pn32HPInput1_reg_589_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPInput[21]),
        .Q(pn32HPInput1_reg_589[19]),
        .R(1'b0));
  FDRE \pn32HPInput1_reg_589_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPInput[3]),
        .Q(pn32HPInput1_reg_589[1]),
        .R(1'b0));
  FDRE \pn32HPInput1_reg_589_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPInput[22]),
        .Q(pn32HPInput1_reg_589[20]),
        .R(1'b0));
  FDRE \pn32HPInput1_reg_589_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPInput[23]),
        .Q(pn32HPInput1_reg_589[21]),
        .R(1'b0));
  FDRE \pn32HPInput1_reg_589_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPInput[24]),
        .Q(pn32HPInput1_reg_589[22]),
        .R(1'b0));
  FDRE \pn32HPInput1_reg_589_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPInput[25]),
        .Q(pn32HPInput1_reg_589[23]),
        .R(1'b0));
  FDRE \pn32HPInput1_reg_589_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPInput[26]),
        .Q(pn32HPInput1_reg_589[24]),
        .R(1'b0));
  FDRE \pn32HPInput1_reg_589_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPInput[27]),
        .Q(pn32HPInput1_reg_589[25]),
        .R(1'b0));
  FDRE \pn32HPInput1_reg_589_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPInput[28]),
        .Q(pn32HPInput1_reg_589[26]),
        .R(1'b0));
  FDRE \pn32HPInput1_reg_589_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPInput[29]),
        .Q(pn32HPInput1_reg_589[27]),
        .R(1'b0));
  FDRE \pn32HPInput1_reg_589_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPInput[30]),
        .Q(pn32HPInput1_reg_589[28]),
        .R(1'b0));
  FDRE \pn32HPInput1_reg_589_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPInput[31]),
        .Q(pn32HPInput1_reg_589[29]),
        .R(1'b0));
  FDRE \pn32HPInput1_reg_589_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPInput[4]),
        .Q(pn32HPInput1_reg_589[2]),
        .R(1'b0));
  FDRE \pn32HPInput1_reg_589_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPInput[5]),
        .Q(pn32HPInput1_reg_589[3]),
        .R(1'b0));
  FDRE \pn32HPInput1_reg_589_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPInput[6]),
        .Q(pn32HPInput1_reg_589[4]),
        .R(1'b0));
  FDRE \pn32HPInput1_reg_589_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPInput[7]),
        .Q(pn32HPInput1_reg_589[5]),
        .R(1'b0));
  FDRE \pn32HPInput1_reg_589_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPInput[8]),
        .Q(pn32HPInput1_reg_589[6]),
        .R(1'b0));
  FDRE \pn32HPInput1_reg_589_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPInput[9]),
        .Q(pn32HPInput1_reg_589[7]),
        .R(1'b0));
  FDRE \pn32HPInput1_reg_589_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPInput[10]),
        .Q(pn32HPInput1_reg_589[8]),
        .R(1'b0));
  FDRE \pn32HPInput1_reg_589_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPInput[11]),
        .Q(pn32HPInput1_reg_589[9]),
        .R(1'b0));
  FDRE \pn32HPOutput3_reg_584_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPOutput[2]),
        .Q(pn32HPOutput3_reg_584[0]),
        .R(1'b0));
  FDRE \pn32HPOutput3_reg_584_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPOutput[12]),
        .Q(pn32HPOutput3_reg_584[10]),
        .R(1'b0));
  FDRE \pn32HPOutput3_reg_584_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPOutput[13]),
        .Q(pn32HPOutput3_reg_584[11]),
        .R(1'b0));
  FDRE \pn32HPOutput3_reg_584_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPOutput[14]),
        .Q(pn32HPOutput3_reg_584[12]),
        .R(1'b0));
  FDRE \pn32HPOutput3_reg_584_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPOutput[15]),
        .Q(pn32HPOutput3_reg_584[13]),
        .R(1'b0));
  FDRE \pn32HPOutput3_reg_584_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPOutput[16]),
        .Q(pn32HPOutput3_reg_584[14]),
        .R(1'b0));
  FDRE \pn32HPOutput3_reg_584_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPOutput[17]),
        .Q(pn32HPOutput3_reg_584[15]),
        .R(1'b0));
  FDRE \pn32HPOutput3_reg_584_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPOutput[18]),
        .Q(pn32HPOutput3_reg_584[16]),
        .R(1'b0));
  FDRE \pn32HPOutput3_reg_584_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPOutput[19]),
        .Q(pn32HPOutput3_reg_584[17]),
        .R(1'b0));
  FDRE \pn32HPOutput3_reg_584_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPOutput[20]),
        .Q(pn32HPOutput3_reg_584[18]),
        .R(1'b0));
  FDRE \pn32HPOutput3_reg_584_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPOutput[21]),
        .Q(pn32HPOutput3_reg_584[19]),
        .R(1'b0));
  FDRE \pn32HPOutput3_reg_584_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPOutput[3]),
        .Q(pn32HPOutput3_reg_584[1]),
        .R(1'b0));
  FDRE \pn32HPOutput3_reg_584_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPOutput[22]),
        .Q(pn32HPOutput3_reg_584[20]),
        .R(1'b0));
  FDRE \pn32HPOutput3_reg_584_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPOutput[23]),
        .Q(pn32HPOutput3_reg_584[21]),
        .R(1'b0));
  FDRE \pn32HPOutput3_reg_584_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPOutput[24]),
        .Q(pn32HPOutput3_reg_584[22]),
        .R(1'b0));
  FDRE \pn32HPOutput3_reg_584_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPOutput[25]),
        .Q(pn32HPOutput3_reg_584[23]),
        .R(1'b0));
  FDRE \pn32HPOutput3_reg_584_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPOutput[26]),
        .Q(pn32HPOutput3_reg_584[24]),
        .R(1'b0));
  FDRE \pn32HPOutput3_reg_584_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPOutput[27]),
        .Q(pn32HPOutput3_reg_584[25]),
        .R(1'b0));
  FDRE \pn32HPOutput3_reg_584_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPOutput[28]),
        .Q(pn32HPOutput3_reg_584[26]),
        .R(1'b0));
  FDRE \pn32HPOutput3_reg_584_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPOutput[29]),
        .Q(pn32HPOutput3_reg_584[27]),
        .R(1'b0));
  FDRE \pn32HPOutput3_reg_584_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPOutput[30]),
        .Q(pn32HPOutput3_reg_584[28]),
        .R(1'b0));
  FDRE \pn32HPOutput3_reg_584_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPOutput[31]),
        .Q(pn32HPOutput3_reg_584[29]),
        .R(1'b0));
  FDRE \pn32HPOutput3_reg_584_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPOutput[4]),
        .Q(pn32HPOutput3_reg_584[2]),
        .R(1'b0));
  FDRE \pn32HPOutput3_reg_584_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPOutput[5]),
        .Q(pn32HPOutput3_reg_584[3]),
        .R(1'b0));
  FDRE \pn32HPOutput3_reg_584_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPOutput[6]),
        .Q(pn32HPOutput3_reg_584[4]),
        .R(1'b0));
  FDRE \pn32HPOutput3_reg_584_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPOutput[7]),
        .Q(pn32HPOutput3_reg_584[5]),
        .R(1'b0));
  FDRE \pn32HPOutput3_reg_584_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPOutput[8]),
        .Q(pn32HPOutput3_reg_584[6]),
        .R(1'b0));
  FDRE \pn32HPOutput3_reg_584_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPOutput[9]),
        .Q(pn32HPOutput3_reg_584[7]),
        .R(1'b0));
  FDRE \pn32HPOutput3_reg_584_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPOutput[10]),
        .Q(pn32HPOutput3_reg_584[8]),
        .R(1'b0));
  FDRE \pn32HPOutput3_reg_584_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(pn32HPOutput[11]),
        .Q(pn32HPOutput3_reg_584[9]),
        .R(1'b0));
  FDRE \rdata_reg[0]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_31),
        .Q(\rdata_reg[0]_i_5_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[10]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_21),
        .Q(\rdata_reg[10]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[11]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_20),
        .Q(\rdata_reg[11]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[12]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_19),
        .Q(\rdata_reg[12]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[13]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_18),
        .Q(\rdata_reg[13]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[14]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_17),
        .Q(\rdata_reg[14]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[15]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_16),
        .Q(\rdata_reg[15]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[16]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_15),
        .Q(\rdata_reg[16]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[17]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_14),
        .Q(\rdata_reg[17]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[18]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_13),
        .Q(\rdata_reg[18]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[19]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_12),
        .Q(\rdata_reg[19]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[1]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_30),
        .Q(\rdata_reg[1]_i_5_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[20]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_11),
        .Q(\rdata_reg[20]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[21]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_10),
        .Q(\rdata_reg[21]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[22]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_9),
        .Q(\rdata_reg[22]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[23]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_8),
        .Q(\rdata_reg[23]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[24]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_7),
        .Q(\rdata_reg[24]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[25]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_6),
        .Q(\rdata_reg[25]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[26]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_5),
        .Q(\rdata_reg[26]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[27]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_4),
        .Q(\rdata_reg[27]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[28]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_3),
        .Q(\rdata_reg[28]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[29]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_2),
        .Q(\rdata_reg[29]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[2]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_29),
        .Q(\rdata_reg[2]_i_5_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[30]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_1),
        .Q(\rdata_reg[30]_i_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rdata_reg[31]_i_3 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_96),
        .Q(\rdata_reg[31]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[31]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_0),
        .Q(\rdata_reg[31]_i_4_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[3]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_28),
        .Q(\rdata_reg[3]_i_5_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[4]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_27),
        .Q(\rdata_reg[4]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[5]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_26),
        .Q(\rdata_reg[5]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[6]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_25),
        .Q(\rdata_reg[6]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[7]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_24),
        .Q(\rdata_reg[7]_i_7_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[8]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_23),
        .Q(\rdata_reg[8]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[9]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_3_n_0 ),
        .D(fir_n11_maxi_AXILiteS_s_axi_U_n_22),
        .Q(\rdata_reg[9]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_282_reg[0] 
       (.C(ap_clk),
        .CE(reg_2820),
        .D(an32Coef_q0[0]),
        .Q(reg_282[0]),
        .R(1'b0));
  FDRE \reg_282_reg[10] 
       (.C(ap_clk),
        .CE(reg_2820),
        .D(an32Coef_q0[10]),
        .Q(reg_282[10]),
        .R(1'b0));
  FDRE \reg_282_reg[11] 
       (.C(ap_clk),
        .CE(reg_2820),
        .D(an32Coef_q0[11]),
        .Q(reg_282[11]),
        .R(1'b0));
  FDRE \reg_282_reg[12] 
       (.C(ap_clk),
        .CE(reg_2820),
        .D(an32Coef_q0[12]),
        .Q(reg_282[12]),
        .R(1'b0));
  FDRE \reg_282_reg[13] 
       (.C(ap_clk),
        .CE(reg_2820),
        .D(an32Coef_q0[13]),
        .Q(reg_282[13]),
        .R(1'b0));
  FDRE \reg_282_reg[14] 
       (.C(ap_clk),
        .CE(reg_2820),
        .D(an32Coef_q0[14]),
        .Q(reg_282[14]),
        .R(1'b0));
  FDRE \reg_282_reg[15] 
       (.C(ap_clk),
        .CE(reg_2820),
        .D(an32Coef_q0[15]),
        .Q(reg_282[15]),
        .R(1'b0));
  FDRE \reg_282_reg[16] 
       (.C(ap_clk),
        .CE(reg_2820),
        .D(an32Coef_q0[16]),
        .Q(reg_282[16]),
        .R(1'b0));
  FDRE \reg_282_reg[1] 
       (.C(ap_clk),
        .CE(reg_2820),
        .D(an32Coef_q0[1]),
        .Q(reg_282[1]),
        .R(1'b0));
  FDRE \reg_282_reg[2] 
       (.C(ap_clk),
        .CE(reg_2820),
        .D(an32Coef_q0[2]),
        .Q(reg_282[2]),
        .R(1'b0));
  FDRE \reg_282_reg[3] 
       (.C(ap_clk),
        .CE(reg_2820),
        .D(an32Coef_q0[3]),
        .Q(reg_282[3]),
        .R(1'b0));
  FDRE \reg_282_reg[4] 
       (.C(ap_clk),
        .CE(reg_2820),
        .D(an32Coef_q0[4]),
        .Q(reg_282[4]),
        .R(1'b0));
  FDRE \reg_282_reg[5] 
       (.C(ap_clk),
        .CE(reg_2820),
        .D(an32Coef_q0[5]),
        .Q(reg_282[5]),
        .R(1'b0));
  FDRE \reg_282_reg[6] 
       (.C(ap_clk),
        .CE(reg_2820),
        .D(an32Coef_q0[6]),
        .Q(reg_282[6]),
        .R(1'b0));
  FDRE \reg_282_reg[7] 
       (.C(ap_clk),
        .CE(reg_2820),
        .D(an32Coef_q0[7]),
        .Q(reg_282[7]),
        .R(1'b0));
  FDRE \reg_282_reg[8] 
       (.C(ap_clk),
        .CE(reg_2820),
        .D(an32Coef_q0[8]),
        .Q(reg_282[8]),
        .R(1'b0));
  FDRE \reg_282_reg[9] 
       (.C(ap_clk),
        .CE(reg_2820),
        .D(an32Coef_q0[9]),
        .Q(reg_282[9]),
        .R(1'b0));
  FDRE \reg_286_reg[0] 
       (.C(ap_clk),
        .CE(reg_2860),
        .D(an32Coef_q0[0]),
        .Q(reg_286[0]),
        .R(1'b0));
  FDRE \reg_286_reg[10] 
       (.C(ap_clk),
        .CE(reg_2860),
        .D(an32Coef_q0[10]),
        .Q(reg_286[10]),
        .R(1'b0));
  FDRE \reg_286_reg[11] 
       (.C(ap_clk),
        .CE(reg_2860),
        .D(an32Coef_q0[11]),
        .Q(reg_286[11]),
        .R(1'b0));
  FDRE \reg_286_reg[12] 
       (.C(ap_clk),
        .CE(reg_2860),
        .D(an32Coef_q0[12]),
        .Q(reg_286[12]),
        .R(1'b0));
  FDRE \reg_286_reg[13] 
       (.C(ap_clk),
        .CE(reg_2860),
        .D(an32Coef_q0[13]),
        .Q(reg_286[13]),
        .R(1'b0));
  FDRE \reg_286_reg[14] 
       (.C(ap_clk),
        .CE(reg_2860),
        .D(an32Coef_q0[14]),
        .Q(reg_286[14]),
        .R(1'b0));
  FDRE \reg_286_reg[15] 
       (.C(ap_clk),
        .CE(reg_2860),
        .D(an32Coef_q0[15]),
        .Q(reg_286[15]),
        .R(1'b0));
  FDRE \reg_286_reg[16] 
       (.C(ap_clk),
        .CE(reg_2860),
        .D(an32Coef_q0[16]),
        .Q(reg_286[16]),
        .R(1'b0));
  FDRE \reg_286_reg[1] 
       (.C(ap_clk),
        .CE(reg_2860),
        .D(an32Coef_q0[1]),
        .Q(reg_286[1]),
        .R(1'b0));
  FDRE \reg_286_reg[2] 
       (.C(ap_clk),
        .CE(reg_2860),
        .D(an32Coef_q0[2]),
        .Q(reg_286[2]),
        .R(1'b0));
  FDRE \reg_286_reg[3] 
       (.C(ap_clk),
        .CE(reg_2860),
        .D(an32Coef_q0[3]),
        .Q(reg_286[3]),
        .R(1'b0));
  FDRE \reg_286_reg[4] 
       (.C(ap_clk),
        .CE(reg_2860),
        .D(an32Coef_q0[4]),
        .Q(reg_286[4]),
        .R(1'b0));
  FDRE \reg_286_reg[5] 
       (.C(ap_clk),
        .CE(reg_2860),
        .D(an32Coef_q0[5]),
        .Q(reg_286[5]),
        .R(1'b0));
  FDRE \reg_286_reg[6] 
       (.C(ap_clk),
        .CE(reg_2860),
        .D(an32Coef_q0[6]),
        .Q(reg_286[6]),
        .R(1'b0));
  FDRE \reg_286_reg[7] 
       (.C(ap_clk),
        .CE(reg_2860),
        .D(an32Coef_q0[7]),
        .Q(reg_286[7]),
        .R(1'b0));
  FDRE \reg_286_reg[8] 
       (.C(ap_clk),
        .CE(reg_2860),
        .D(an32Coef_q0[8]),
        .Q(reg_286[8]),
        .R(1'b0));
  FDRE \reg_286_reg[9] 
       (.C(ap_clk),
        .CE(reg_2860),
        .D(an32Coef_q0[9]),
        .Q(reg_286[9]),
        .R(1'b0));
  FDRE \reg_290_reg[0] 
       (.C(ap_clk),
        .CE(reg_2900),
        .D(an32Coef_q0[0]),
        .Q(reg_290[0]),
        .R(1'b0));
  FDRE \reg_290_reg[10] 
       (.C(ap_clk),
        .CE(reg_2900),
        .D(an32Coef_q0[10]),
        .Q(reg_290[10]),
        .R(1'b0));
  FDRE \reg_290_reg[11] 
       (.C(ap_clk),
        .CE(reg_2900),
        .D(an32Coef_q0[11]),
        .Q(reg_290[11]),
        .R(1'b0));
  FDRE \reg_290_reg[12] 
       (.C(ap_clk),
        .CE(reg_2900),
        .D(an32Coef_q0[12]),
        .Q(reg_290[12]),
        .R(1'b0));
  FDRE \reg_290_reg[13] 
       (.C(ap_clk),
        .CE(reg_2900),
        .D(an32Coef_q0[13]),
        .Q(reg_290[13]),
        .R(1'b0));
  FDRE \reg_290_reg[14] 
       (.C(ap_clk),
        .CE(reg_2900),
        .D(an32Coef_q0[14]),
        .Q(reg_290[14]),
        .R(1'b0));
  FDRE \reg_290_reg[15] 
       (.C(ap_clk),
        .CE(reg_2900),
        .D(an32Coef_q0[15]),
        .Q(reg_290[15]),
        .R(1'b0));
  FDRE \reg_290_reg[16] 
       (.C(ap_clk),
        .CE(reg_2900),
        .D(an32Coef_q0[16]),
        .Q(reg_290[16]),
        .R(1'b0));
  FDRE \reg_290_reg[1] 
       (.C(ap_clk),
        .CE(reg_2900),
        .D(an32Coef_q0[1]),
        .Q(reg_290[1]),
        .R(1'b0));
  FDRE \reg_290_reg[2] 
       (.C(ap_clk),
        .CE(reg_2900),
        .D(an32Coef_q0[2]),
        .Q(reg_290[2]),
        .R(1'b0));
  FDRE \reg_290_reg[3] 
       (.C(ap_clk),
        .CE(reg_2900),
        .D(an32Coef_q0[3]),
        .Q(reg_290[3]),
        .R(1'b0));
  FDRE \reg_290_reg[4] 
       (.C(ap_clk),
        .CE(reg_2900),
        .D(an32Coef_q0[4]),
        .Q(reg_290[4]),
        .R(1'b0));
  FDRE \reg_290_reg[5] 
       (.C(ap_clk),
        .CE(reg_2900),
        .D(an32Coef_q0[5]),
        .Q(reg_290[5]),
        .R(1'b0));
  FDRE \reg_290_reg[6] 
       (.C(ap_clk),
        .CE(reg_2900),
        .D(an32Coef_q0[6]),
        .Q(reg_290[6]),
        .R(1'b0));
  FDRE \reg_290_reg[7] 
       (.C(ap_clk),
        .CE(reg_2900),
        .D(an32Coef_q0[7]),
        .Q(reg_290[7]),
        .R(1'b0));
  FDRE \reg_290_reg[8] 
       (.C(ap_clk),
        .CE(reg_2900),
        .D(an32Coef_q0[8]),
        .Q(reg_290[8]),
        .R(1'b0));
  FDRE \reg_290_reg[9] 
       (.C(ap_clk),
        .CE(reg_2900),
        .D(an32Coef_q0[9]),
        .Q(reg_290[9]),
        .R(1'b0));
  FDRE \reg_294_reg[0] 
       (.C(ap_clk),
        .CE(reg_2940),
        .D(an32Coef_q0[0]),
        .Q(reg_294[0]),
        .R(1'b0));
  FDRE \reg_294_reg[10] 
       (.C(ap_clk),
        .CE(reg_2940),
        .D(an32Coef_q0[10]),
        .Q(reg_294[10]),
        .R(1'b0));
  FDRE \reg_294_reg[11] 
       (.C(ap_clk),
        .CE(reg_2940),
        .D(an32Coef_q0[11]),
        .Q(reg_294[11]),
        .R(1'b0));
  FDRE \reg_294_reg[12] 
       (.C(ap_clk),
        .CE(reg_2940),
        .D(an32Coef_q0[12]),
        .Q(reg_294[12]),
        .R(1'b0));
  FDRE \reg_294_reg[13] 
       (.C(ap_clk),
        .CE(reg_2940),
        .D(an32Coef_q0[13]),
        .Q(reg_294[13]),
        .R(1'b0));
  FDRE \reg_294_reg[14] 
       (.C(ap_clk),
        .CE(reg_2940),
        .D(an32Coef_q0[14]),
        .Q(reg_294[14]),
        .R(1'b0));
  FDRE \reg_294_reg[15] 
       (.C(ap_clk),
        .CE(reg_2940),
        .D(an32Coef_q0[15]),
        .Q(reg_294[15]),
        .R(1'b0));
  FDRE \reg_294_reg[16] 
       (.C(ap_clk),
        .CE(reg_2940),
        .D(an32Coef_q0[16]),
        .Q(reg_294[16]),
        .R(1'b0));
  FDRE \reg_294_reg[1] 
       (.C(ap_clk),
        .CE(reg_2940),
        .D(an32Coef_q0[1]),
        .Q(reg_294[1]),
        .R(1'b0));
  FDRE \reg_294_reg[2] 
       (.C(ap_clk),
        .CE(reg_2940),
        .D(an32Coef_q0[2]),
        .Q(reg_294[2]),
        .R(1'b0));
  FDRE \reg_294_reg[3] 
       (.C(ap_clk),
        .CE(reg_2940),
        .D(an32Coef_q0[3]),
        .Q(reg_294[3]),
        .R(1'b0));
  FDRE \reg_294_reg[4] 
       (.C(ap_clk),
        .CE(reg_2940),
        .D(an32Coef_q0[4]),
        .Q(reg_294[4]),
        .R(1'b0));
  FDRE \reg_294_reg[5] 
       (.C(ap_clk),
        .CE(reg_2940),
        .D(an32Coef_q0[5]),
        .Q(reg_294[5]),
        .R(1'b0));
  FDRE \reg_294_reg[6] 
       (.C(ap_clk),
        .CE(reg_2940),
        .D(an32Coef_q0[6]),
        .Q(reg_294[6]),
        .R(1'b0));
  FDRE \reg_294_reg[7] 
       (.C(ap_clk),
        .CE(reg_2940),
        .D(an32Coef_q0[7]),
        .Q(reg_294[7]),
        .R(1'b0));
  FDRE \reg_294_reg[8] 
       (.C(ap_clk),
        .CE(reg_2940),
        .D(an32Coef_q0[8]),
        .Q(reg_294[8]),
        .R(1'b0));
  FDRE \reg_294_reg[9] 
       (.C(ap_clk),
        .CE(reg_2940),
        .D(an32Coef_q0[9]),
        .Q(reg_294[9]),
        .R(1'b0));
  FDRE \reg_298_reg[0] 
       (.C(ap_clk),
        .CE(reg_2980),
        .D(an32Coef_q0[0]),
        .Q(reg_298[0]),
        .R(1'b0));
  FDRE \reg_298_reg[10] 
       (.C(ap_clk),
        .CE(reg_2980),
        .D(an32Coef_q0[10]),
        .Q(reg_298[10]),
        .R(1'b0));
  FDRE \reg_298_reg[11] 
       (.C(ap_clk),
        .CE(reg_2980),
        .D(an32Coef_q0[11]),
        .Q(reg_298[11]),
        .R(1'b0));
  FDRE \reg_298_reg[12] 
       (.C(ap_clk),
        .CE(reg_2980),
        .D(an32Coef_q0[12]),
        .Q(reg_298[12]),
        .R(1'b0));
  FDRE \reg_298_reg[13] 
       (.C(ap_clk),
        .CE(reg_2980),
        .D(an32Coef_q0[13]),
        .Q(reg_298[13]),
        .R(1'b0));
  FDRE \reg_298_reg[14] 
       (.C(ap_clk),
        .CE(reg_2980),
        .D(an32Coef_q0[14]),
        .Q(reg_298[14]),
        .R(1'b0));
  FDRE \reg_298_reg[15] 
       (.C(ap_clk),
        .CE(reg_2980),
        .D(an32Coef_q0[15]),
        .Q(reg_298[15]),
        .R(1'b0));
  FDRE \reg_298_reg[16] 
       (.C(ap_clk),
        .CE(reg_2980),
        .D(an32Coef_q0[16]),
        .Q(reg_298[16]),
        .R(1'b0));
  FDRE \reg_298_reg[1] 
       (.C(ap_clk),
        .CE(reg_2980),
        .D(an32Coef_q0[1]),
        .Q(reg_298[1]),
        .R(1'b0));
  FDRE \reg_298_reg[2] 
       (.C(ap_clk),
        .CE(reg_2980),
        .D(an32Coef_q0[2]),
        .Q(reg_298[2]),
        .R(1'b0));
  FDRE \reg_298_reg[3] 
       (.C(ap_clk),
        .CE(reg_2980),
        .D(an32Coef_q0[3]),
        .Q(reg_298[3]),
        .R(1'b0));
  FDRE \reg_298_reg[4] 
       (.C(ap_clk),
        .CE(reg_2980),
        .D(an32Coef_q0[4]),
        .Q(reg_298[4]),
        .R(1'b0));
  FDRE \reg_298_reg[5] 
       (.C(ap_clk),
        .CE(reg_2980),
        .D(an32Coef_q0[5]),
        .Q(reg_298[5]),
        .R(1'b0));
  FDRE \reg_298_reg[6] 
       (.C(ap_clk),
        .CE(reg_2980),
        .D(an32Coef_q0[6]),
        .Q(reg_298[6]),
        .R(1'b0));
  FDRE \reg_298_reg[7] 
       (.C(ap_clk),
        .CE(reg_2980),
        .D(an32Coef_q0[7]),
        .Q(reg_298[7]),
        .R(1'b0));
  FDRE \reg_298_reg[8] 
       (.C(ap_clk),
        .CE(reg_2980),
        .D(an32Coef_q0[8]),
        .Q(reg_298[8]),
        .R(1'b0));
  FDRE \reg_298_reg[9] 
       (.C(ap_clk),
        .CE(reg_2980),
        .D(an32Coef_q0[9]),
        .Q(reg_298[9]),
        .R(1'b0));
  FDRE \trunc_ln_reg_594_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(p_0_in[0]),
        .Q(trunc_ln_reg_594[0]),
        .R(1'b0));
  FDRE \trunc_ln_reg_594_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(p_0_in[10]),
        .Q(trunc_ln_reg_594[10]),
        .R(1'b0));
  FDRE \trunc_ln_reg_594_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(p_0_in[11]),
        .Q(trunc_ln_reg_594[11]),
        .R(1'b0));
  FDRE \trunc_ln_reg_594_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(p_0_in[12]),
        .Q(trunc_ln_reg_594[12]),
        .R(1'b0));
  FDRE \trunc_ln_reg_594_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(p_0_in[13]),
        .Q(trunc_ln_reg_594[13]),
        .R(1'b0));
  FDRE \trunc_ln_reg_594_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(p_0_in[14]),
        .Q(trunc_ln_reg_594[14]),
        .R(1'b0));
  FDRE \trunc_ln_reg_594_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(p_0_in[15]),
        .Q(trunc_ln_reg_594[15]),
        .R(1'b0));
  FDRE \trunc_ln_reg_594_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(p_0_in[16]),
        .Q(trunc_ln_reg_594[16]),
        .R(1'b0));
  FDRE \trunc_ln_reg_594_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(p_0_in[17]),
        .Q(trunc_ln_reg_594[17]),
        .R(1'b0));
  FDRE \trunc_ln_reg_594_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(p_0_in[18]),
        .Q(trunc_ln_reg_594[18]),
        .R(1'b0));
  FDRE \trunc_ln_reg_594_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(p_0_in[19]),
        .Q(trunc_ln_reg_594[19]),
        .R(1'b0));
  FDRE \trunc_ln_reg_594_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(p_0_in[1]),
        .Q(trunc_ln_reg_594[1]),
        .R(1'b0));
  FDRE \trunc_ln_reg_594_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(p_0_in[20]),
        .Q(trunc_ln_reg_594[20]),
        .R(1'b0));
  FDRE \trunc_ln_reg_594_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(p_0_in[21]),
        .Q(trunc_ln_reg_594[21]),
        .R(1'b0));
  FDRE \trunc_ln_reg_594_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(p_0_in[22]),
        .Q(trunc_ln_reg_594[22]),
        .R(1'b0));
  FDRE \trunc_ln_reg_594_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(p_0_in[23]),
        .Q(trunc_ln_reg_594[23]),
        .R(1'b0));
  FDRE \trunc_ln_reg_594_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(p_0_in[24]),
        .Q(trunc_ln_reg_594[24]),
        .R(1'b0));
  FDRE \trunc_ln_reg_594_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(p_0_in[25]),
        .Q(trunc_ln_reg_594[25]),
        .R(1'b0));
  FDRE \trunc_ln_reg_594_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(p_0_in[26]),
        .Q(trunc_ln_reg_594[26]),
        .R(1'b0));
  FDRE \trunc_ln_reg_594_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(p_0_in[27]),
        .Q(trunc_ln_reg_594[27]),
        .R(1'b0));
  FDRE \trunc_ln_reg_594_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(p_0_in[28]),
        .Q(trunc_ln_reg_594[28]),
        .R(1'b0));
  FDRE \trunc_ln_reg_594_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(p_0_in[29]),
        .Q(trunc_ln_reg_594[29]),
        .R(1'b0));
  FDRE \trunc_ln_reg_594_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(p_0_in[2]),
        .Q(trunc_ln_reg_594[2]),
        .R(1'b0));
  FDRE \trunc_ln_reg_594_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(p_0_in[30]),
        .Q(trunc_ln_reg_594[30]),
        .R(1'b0));
  FDRE \trunc_ln_reg_594_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(p_0_in[3]),
        .Q(trunc_ln_reg_594[3]),
        .R(1'b0));
  FDRE \trunc_ln_reg_594_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(p_0_in[4]),
        .Q(trunc_ln_reg_594[4]),
        .R(1'b0));
  FDRE \trunc_ln_reg_594_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(p_0_in[5]),
        .Q(trunc_ln_reg_594[5]),
        .R(1'b0));
  FDRE \trunc_ln_reg_594_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(p_0_in[6]),
        .Q(trunc_ln_reg_594[6]),
        .R(1'b0));
  FDRE \trunc_ln_reg_594_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(p_0_in[7]),
        .Q(trunc_ln_reg_594[7]),
        .R(1'b0));
  FDRE \trunc_ln_reg_594_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(p_0_in[8]),
        .Q(trunc_ln_reg_594[8]),
        .R(1'b0));
  FDRE \trunc_ln_reg_594_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(p_0_in[9]),
        .Q(trunc_ln_reg_594[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir_n11_maxi_AXILiteS_s_axi" *) 
module design_1_fir_n11_maxi_0_0_fir_n11_maxi_AXILiteS_s_axi
   (DOADO,
    DOBDO,
    an32Coef_q0,
    int_an32Coef_write_reg_0,
    \FSM_onehot_rstate_reg[1]_0 ,
    Q,
    \int_pn32HPInput_reg[31]_0 ,
    s_axi_AXILiteS_RVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    s_axi_AXILiteS_BVALID,
    ap_start,
    interrupt,
    \FSM_onehot_wstate_reg[1]_0 ,
    D,
    E,
    \int_regXferLeng_V_reg[31]_0 ,
    s_axi_AXILiteS_RDATA,
    ap_clk,
    s_axi_AXILiteS_WDATA,
    ap_rst_n_inv,
    ap_done,
    \rdata_reg[31]_0 ,
    \rdata_reg[0]_0 ,
    \rdata_reg[1]_0 ,
    \rdata_reg[2]_0 ,
    \rdata_reg[3]_0 ,
    \rdata_reg[7]_0 ,
    buff1_reg,
    buff0_reg,
    buff0_reg_0,
    buff0_reg_1,
    buff0_reg_2,
    buff0_reg_3,
    buff0_reg_4,
    buff0_reg_5,
    buff0_reg_6,
    buff0_reg_7,
    buff0_reg_8,
    buff0_reg_9,
    buff0_reg_10,
    buff0_reg_11,
    buff0_reg_12,
    buff0_reg_13,
    buff0_reg_14,
    buff0_reg_15,
    buff1_reg_0,
    buff1_reg_1,
    buff1_reg_2,
    buff1_reg_3,
    buff1_reg_4,
    buff1_reg_5,
    buff1_reg_6,
    buff1_reg_7,
    buff1_reg_8,
    buff1_reg_9,
    buff1_reg_10,
    buff1_reg_11,
    buff1_reg_12,
    buff1_reg_13,
    buff1_reg_14,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_ARVALID,
    \rdata_reg[4]_0 ,
    \rdata_reg[5]_0 ,
    \rdata_reg[6]_0 ,
    \rdata_reg[8]_0 ,
    \rdata_reg[9]_0 ,
    \rdata_reg[10]_0 ,
    \rdata_reg[11]_0 ,
    \rdata_reg[12]_0 ,
    \rdata_reg[13]_0 ,
    \rdata_reg[14]_0 ,
    \rdata_reg[15]_0 ,
    \rdata_reg[16]_0 ,
    \rdata_reg[17]_0 ,
    \rdata_reg[18]_0 ,
    \rdata_reg[19]_0 ,
    \rdata_reg[20]_0 ,
    \rdata_reg[21]_0 ,
    \rdata_reg[22]_0 ,
    \rdata_reg[23]_0 ,
    \rdata_reg[24]_0 ,
    \rdata_reg[25]_0 ,
    \rdata_reg[26]_0 ,
    \rdata_reg[27]_0 ,
    \rdata_reg[28]_0 ,
    \rdata_reg[29]_0 ,
    \rdata_reg[30]_0 ,
    \rdata_reg[31]_1 ,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_AWVALID,
    \ap_CS_fsm_reg[1] ,
    int_ap_start_reg_0,
    \ap_CS_fsm_reg[1]_0 ,
    grp_fu_398_ce,
    s_axi_AXILiteS_AWADDR,
    gmem_BVALID);
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output [31:0]an32Coef_q0;
  output int_an32Coef_write_reg_0;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [29:0]Q;
  output [29:0]\int_pn32HPInput_reg[31]_0 ;
  output s_axi_AXILiteS_RVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output s_axi_AXILiteS_BVALID;
  output ap_start;
  output interrupt;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output [0:0]D;
  output [0:0]E;
  output [30:0]\int_regXferLeng_V_reg[31]_0 ;
  output [31:0]s_axi_AXILiteS_RDATA;
  input ap_clk;
  input [31:0]s_axi_AXILiteS_WDATA;
  input ap_rst_n_inv;
  input ap_done;
  input \rdata_reg[31]_0 ;
  input \rdata_reg[0]_0 ;
  input \rdata_reg[1]_0 ;
  input \rdata_reg[2]_0 ;
  input \rdata_reg[3]_0 ;
  input \rdata_reg[7]_0 ;
  input buff1_reg;
  input buff0_reg;
  input buff0_reg_0;
  input buff0_reg_1;
  input buff0_reg_2;
  input buff0_reg_3;
  input buff0_reg_4;
  input buff0_reg_5;
  input buff0_reg_6;
  input buff0_reg_7;
  input buff0_reg_8;
  input buff0_reg_9;
  input buff0_reg_10;
  input buff0_reg_11;
  input buff0_reg_12;
  input buff0_reg_13;
  input buff0_reg_14;
  input buff0_reg_15;
  input buff1_reg_0;
  input buff1_reg_1;
  input buff1_reg_2;
  input buff1_reg_3;
  input buff1_reg_4;
  input buff1_reg_5;
  input buff1_reg_6;
  input buff1_reg_7;
  input buff1_reg_8;
  input buff1_reg_9;
  input buff1_reg_10;
  input buff1_reg_11;
  input buff1_reg_12;
  input buff1_reg_13;
  input buff1_reg_14;
  input s_axi_AXILiteS_WVALID;
  input s_axi_AXILiteS_ARVALID;
  input \rdata_reg[4]_0 ;
  input \rdata_reg[5]_0 ;
  input \rdata_reg[6]_0 ;
  input \rdata_reg[8]_0 ;
  input \rdata_reg[9]_0 ;
  input \rdata_reg[10]_0 ;
  input \rdata_reg[11]_0 ;
  input \rdata_reg[12]_0 ;
  input \rdata_reg[13]_0 ;
  input \rdata_reg[14]_0 ;
  input \rdata_reg[15]_0 ;
  input \rdata_reg[16]_0 ;
  input \rdata_reg[17]_0 ;
  input \rdata_reg[18]_0 ;
  input \rdata_reg[19]_0 ;
  input \rdata_reg[20]_0 ;
  input \rdata_reg[21]_0 ;
  input \rdata_reg[22]_0 ;
  input \rdata_reg[23]_0 ;
  input \rdata_reg[24]_0 ;
  input \rdata_reg[25]_0 ;
  input \rdata_reg[26]_0 ;
  input \rdata_reg[27]_0 ;
  input \rdata_reg[28]_0 ;
  input \rdata_reg[29]_0 ;
  input \rdata_reg[30]_0 ;
  input \rdata_reg[31]_1 ;
  input s_axi_AXILiteS_RREADY;
  input [7:0]s_axi_AXILiteS_ARADDR;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_BREADY;
  input s_axi_AXILiteS_AWVALID;
  input \ap_CS_fsm_reg[1] ;
  input [11:0]int_ap_start_reg_0;
  input \ap_CS_fsm_reg[1]_0 ;
  input grp_fu_398_ce;
  input [7:0]s_axi_AXILiteS_AWADDR;
  input gmem_BVALID;

  wire [0:0]D;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [0:0]E;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_rstate_reg_n_0_[2] ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [29:0]Q;
  wire [31:0]an32Coef_q0;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_rst_n_inv;
  wire ap_start;
  wire aw_hs;
  wire buff0_reg;
  wire buff0_reg_0;
  wire buff0_reg_1;
  wire buff0_reg_10;
  wire buff0_reg_11;
  wire buff0_reg_12;
  wire buff0_reg_13;
  wire buff0_reg_14;
  wire buff0_reg_15;
  wire buff0_reg_2;
  wire buff0_reg_3;
  wire buff0_reg_4;
  wire buff0_reg_5;
  wire buff0_reg_6;
  wire buff0_reg_7;
  wire buff0_reg_8;
  wire buff0_reg_9;
  wire buff1_reg;
  wire buff1_reg_0;
  wire buff1_reg_1;
  wire buff1_reg_10;
  wire buff1_reg_11;
  wire buff1_reg_12;
  wire buff1_reg_13;
  wire buff1_reg_14;
  wire buff1_reg_2;
  wire buff1_reg_3;
  wire buff1_reg_4;
  wire buff1_reg_5;
  wire buff1_reg_6;
  wire buff1_reg_7;
  wire buff1_reg_8;
  wire buff1_reg_9;
  wire [7:1]data0;
  wire gmem_BVALID;
  wire grp_fu_398_ce;
  wire int_an32Coef_n_100;
  wire int_an32Coef_n_101;
  wire int_an32Coef_n_102;
  wire int_an32Coef_n_103;
  wire int_an32Coef_n_104;
  wire int_an32Coef_n_105;
  wire int_an32Coef_n_106;
  wire int_an32Coef_n_107;
  wire int_an32Coef_n_108;
  wire int_an32Coef_n_109;
  wire int_an32Coef_n_110;
  wire int_an32Coef_n_111;
  wire int_an32Coef_n_112;
  wire int_an32Coef_n_113;
  wire int_an32Coef_n_114;
  wire int_an32Coef_n_115;
  wire int_an32Coef_n_116;
  wire int_an32Coef_n_117;
  wire int_an32Coef_n_118;
  wire int_an32Coef_n_119;
  wire int_an32Coef_n_120;
  wire int_an32Coef_n_121;
  wire int_an32Coef_n_122;
  wire int_an32Coef_n_123;
  wire int_an32Coef_n_124;
  wire int_an32Coef_n_125;
  wire int_an32Coef_n_126;
  wire int_an32Coef_n_127;
  wire int_an32Coef_n_96;
  wire int_an32Coef_n_97;
  wire int_an32Coef_n_98;
  wire int_an32Coef_n_99;
  wire int_an32Coef_read;
  wire int_an32Coef_read0;
  wire int_an32Coef_write_i_1_n_0;
  wire int_an32Coef_write_reg_0;
  wire int_an32Coef_write_reg_n_0;
  wire int_ap_done_i_1_n_0;
  wire int_ap_done_i_2_n_0;
  wire int_ap_done_i_3_n_0;
  wire int_ap_done_i_4_n_0;
  wire int_ap_start_i_1_n_0;
  wire int_ap_start_i_2_n_0;
  wire [11:0]int_ap_start_reg_0;
  wire int_auto_restart_i_1_n_0;
  wire int_gie_i_1_n_0;
  wire int_gie_i_2_n_0;
  wire int_gie_reg_n_0;
  wire int_ier9_out;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire \int_ier_reg_n_0_[1] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire [31:0]int_pn32HPInput0;
  wire \int_pn32HPInput[31]_i_1_n_0 ;
  wire \int_pn32HPInput[31]_i_3_n_0 ;
  wire [29:0]\int_pn32HPInput_reg[31]_0 ;
  wire \int_pn32HPInput_reg_n_0_[0] ;
  wire \int_pn32HPInput_reg_n_0_[1] ;
  wire [31:0]int_pn32HPOutput0;
  wire \int_pn32HPOutput[31]_i_1_n_0 ;
  wire \int_pn32HPOutput_reg_n_0_[0] ;
  wire \int_pn32HPOutput_reg_n_0_[1] ;
  wire [31:0]int_regXferLeng_V0;
  wire \int_regXferLeng_V[31]_i_1_n_0 ;
  wire [30:0]\int_regXferLeng_V_reg[31]_0 ;
  wire interrupt;
  wire [3:0]p_0_in;
  wire p_1_in;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[10]_i_3_n_0 ;
  wire \rdata[11]_i_3_n_0 ;
  wire \rdata[12]_i_3_n_0 ;
  wire \rdata[13]_i_3_n_0 ;
  wire \rdata[14]_i_3_n_0 ;
  wire \rdata[15]_i_3_n_0 ;
  wire \rdata[16]_i_3_n_0 ;
  wire \rdata[17]_i_3_n_0 ;
  wire \rdata[18]_i_3_n_0 ;
  wire \rdata[19]_i_3_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[20]_i_3_n_0 ;
  wire \rdata[21]_i_3_n_0 ;
  wire \rdata[22]_i_3_n_0 ;
  wire \rdata[23]_i_3_n_0 ;
  wire \rdata[24]_i_3_n_0 ;
  wire \rdata[25]_i_3_n_0 ;
  wire \rdata[26]_i_3_n_0 ;
  wire \rdata[27]_i_3_n_0 ;
  wire \rdata[28]_i_3_n_0 ;
  wire \rdata[29]_i_3_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[2]_i_3_n_0 ;
  wire \rdata[30]_i_3_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_5_n_0 ;
  wire \rdata[31]_i_7_n_0 ;
  wire \rdata[31]_i_8_n_0 ;
  wire \rdata[31]_i_9_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[3]_i_3_n_0 ;
  wire \rdata[4]_i_3_n_0 ;
  wire \rdata[5]_i_3_n_0 ;
  wire \rdata[6]_i_3_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire \rdata[7]_i_4_n_0 ;
  wire \rdata[7]_i_6_n_0 ;
  wire \rdata[8]_i_3_n_0 ;
  wire \rdata[9]_i_3_n_0 ;
  wire \rdata_reg[0]_0 ;
  wire \rdata_reg[10]_0 ;
  wire \rdata_reg[11]_0 ;
  wire \rdata_reg[12]_0 ;
  wire \rdata_reg[13]_0 ;
  wire \rdata_reg[14]_0 ;
  wire \rdata_reg[15]_0 ;
  wire \rdata_reg[16]_0 ;
  wire \rdata_reg[17]_0 ;
  wire \rdata_reg[18]_0 ;
  wire \rdata_reg[19]_0 ;
  wire \rdata_reg[1]_0 ;
  wire \rdata_reg[20]_0 ;
  wire \rdata_reg[21]_0 ;
  wire \rdata_reg[22]_0 ;
  wire \rdata_reg[23]_0 ;
  wire \rdata_reg[24]_0 ;
  wire \rdata_reg[25]_0 ;
  wire \rdata_reg[26]_0 ;
  wire \rdata_reg[27]_0 ;
  wire \rdata_reg[28]_0 ;
  wire \rdata_reg[29]_0 ;
  wire \rdata_reg[2]_0 ;
  wire \rdata_reg[30]_0 ;
  wire \rdata_reg[31]_0 ;
  wire \rdata_reg[31]_1 ;
  wire \rdata_reg[3]_0 ;
  wire \rdata_reg[4]_0 ;
  wire \rdata_reg[5]_0 ;
  wire \rdata_reg[6]_0 ;
  wire \rdata_reg[7]_0 ;
  wire \rdata_reg[8]_0 ;
  wire \rdata_reg[9]_0 ;
  wire [7:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARVALID;
  wire [7:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire \trunc_ln_reg_594[2]_i_2_n_0 ;
  wire \trunc_ln_reg_594_reg[10]_i_1_n_0 ;
  wire \trunc_ln_reg_594_reg[10]_i_1_n_1 ;
  wire \trunc_ln_reg_594_reg[10]_i_1_n_2 ;
  wire \trunc_ln_reg_594_reg[10]_i_1_n_3 ;
  wire \trunc_ln_reg_594_reg[14]_i_1_n_0 ;
  wire \trunc_ln_reg_594_reg[14]_i_1_n_1 ;
  wire \trunc_ln_reg_594_reg[14]_i_1_n_2 ;
  wire \trunc_ln_reg_594_reg[14]_i_1_n_3 ;
  wire \trunc_ln_reg_594_reg[18]_i_1_n_0 ;
  wire \trunc_ln_reg_594_reg[18]_i_1_n_1 ;
  wire \trunc_ln_reg_594_reg[18]_i_1_n_2 ;
  wire \trunc_ln_reg_594_reg[18]_i_1_n_3 ;
  wire \trunc_ln_reg_594_reg[22]_i_1_n_0 ;
  wire \trunc_ln_reg_594_reg[22]_i_1_n_1 ;
  wire \trunc_ln_reg_594_reg[22]_i_1_n_2 ;
  wire \trunc_ln_reg_594_reg[22]_i_1_n_3 ;
  wire \trunc_ln_reg_594_reg[26]_i_1_n_0 ;
  wire \trunc_ln_reg_594_reg[26]_i_1_n_1 ;
  wire \trunc_ln_reg_594_reg[26]_i_1_n_2 ;
  wire \trunc_ln_reg_594_reg[26]_i_1_n_3 ;
  wire \trunc_ln_reg_594_reg[2]_i_1_n_0 ;
  wire \trunc_ln_reg_594_reg[2]_i_1_n_1 ;
  wire \trunc_ln_reg_594_reg[2]_i_1_n_2 ;
  wire \trunc_ln_reg_594_reg[2]_i_1_n_3 ;
  wire \trunc_ln_reg_594_reg[30]_i_2_n_2 ;
  wire \trunc_ln_reg_594_reg[30]_i_2_n_3 ;
  wire \trunc_ln_reg_594_reg[6]_i_1_n_0 ;
  wire \trunc_ln_reg_594_reg[6]_i_1_n_1 ;
  wire \trunc_ln_reg_594_reg[6]_i_1_n_2 ;
  wire \trunc_ln_reg_594_reg[6]_i_1_n_3 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[6] ;
  wire \waddr_reg_n_0_[7] ;
  wire [31:0]zext_ln16_fu_322_p1;
  wire [0:0]\NLW_trunc_ln_reg_594_reg[2]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_trunc_ln_reg_594_reg[30]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln_reg_594_reg[30]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h47F74747)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(\FSM_onehot_rstate_reg_n_0_[2] ),
        .I3(int_an32Coef_read),
        .I4(s_axi_AXILiteS_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFF8F8888)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_AXILiteS_RREADY),
        .I3(int_an32Coef_read),
        .I4(\FSM_onehot_rstate_reg_n_0_[2] ),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBA30BA3F)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_AXILiteS_BREADY),
        .I1(s_axi_AXILiteS_AWVALID),
        .I2(\FSM_onehot_wstate_reg[1]_0 ),
        .I3(s_axi_AXILiteS_BVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_AXILiteS_AWVALID),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_AXILiteS_WVALID),
        .I2(s_axi_AXILiteS_BREADY),
        .I3(s_axi_AXILiteS_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_BVALID),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(E),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(int_ap_start_reg_0[5]),
        .I3(int_ap_start_reg_0[4]),
        .I4(int_ap_start_reg_0[3]),
        .I5(\ap_CS_fsm_reg[1]_0 ),
        .O(D));
  design_1_fir_n11_maxi_0_0_fir_n11_maxi_AXILiteS_s_axi_ram int_an32Coef
       (.D({int_an32Coef_n_96,int_an32Coef_n_97,int_an32Coef_n_98,int_an32Coef_n_99,int_an32Coef_n_100,int_an32Coef_n_101,int_an32Coef_n_102,int_an32Coef_n_103,int_an32Coef_n_104,int_an32Coef_n_105,int_an32Coef_n_106,int_an32Coef_n_107,int_an32Coef_n_108,int_an32Coef_n_109,int_an32Coef_n_110,int_an32Coef_n_111,int_an32Coef_n_112,int_an32Coef_n_113,int_an32Coef_n_114,int_an32Coef_n_115,int_an32Coef_n_116,int_an32Coef_n_117,int_an32Coef_n_118,int_an32Coef_n_119,int_an32Coef_n_120,int_an32Coef_n_121,int_an32Coef_n_122,int_an32Coef_n_123,int_an32Coef_n_124,int_an32Coef_n_125,int_an32Coef_n_126,int_an32Coef_n_127}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q(p_0_in),
        .an32Coef_q0(an32Coef_q0),
        .ap_clk(ap_clk),
        .buff0_reg(buff0_reg),
        .buff0_reg_0(buff0_reg_0),
        .buff0_reg_1(buff0_reg_1),
        .buff0_reg_10(buff0_reg_10),
        .buff0_reg_11(buff0_reg_11),
        .buff0_reg_12(buff0_reg_12),
        .buff0_reg_13(buff0_reg_13),
        .buff0_reg_14(buff0_reg_14),
        .buff0_reg_15(buff0_reg_15),
        .buff0_reg_2(buff0_reg_2),
        .buff0_reg_3(buff0_reg_3),
        .buff0_reg_4(buff0_reg_4),
        .buff0_reg_5(buff0_reg_5),
        .buff0_reg_6(buff0_reg_6),
        .buff0_reg_7(buff0_reg_7),
        .buff0_reg_8(buff0_reg_8),
        .buff0_reg_9(buff0_reg_9),
        .buff1_reg(buff1_reg),
        .buff1_reg_0(buff1_reg_0),
        .buff1_reg_1(buff1_reg_1),
        .buff1_reg_10(buff1_reg_10),
        .buff1_reg_11(buff1_reg_11),
        .buff1_reg_12(buff1_reg_12),
        .buff1_reg_13(buff1_reg_13),
        .buff1_reg_14(buff1_reg_14),
        .buff1_reg_2(buff1_reg_2),
        .buff1_reg_3(buff1_reg_3),
        .buff1_reg_4(buff1_reg_4),
        .buff1_reg_5(buff1_reg_5),
        .buff1_reg_6(buff1_reg_6),
        .buff1_reg_7(buff1_reg_7),
        .buff1_reg_8(buff1_reg_8),
        .buff1_reg_9(buff1_reg_9),
        .\gen_write[1].mem_reg_0 (\FSM_onehot_rstate_reg[1]_0 ),
        .\gen_write[1].mem_reg_1 (int_an32Coef_write_reg_n_0),
        .\gen_write[1].mem_reg_2 (int_ap_start_reg_0[10:1]),
        .grp_fu_398_ce(grp_fu_398_ce),
        .\rdata_reg[0] (\rdata_reg[0]_0 ),
        .\rdata_reg[0]_0 (\rdata[0]_i_2_n_0 ),
        .\rdata_reg[0]_1 (\rdata[7]_i_3_n_0 ),
        .\rdata_reg[0]_2 (\rdata[0]_i_3_n_0 ),
        .\rdata_reg[10] (\rdata_reg[10]_0 ),
        .\rdata_reg[10]_0 (\rdata[10]_i_3_n_0 ),
        .\rdata_reg[11] (\rdata_reg[11]_0 ),
        .\rdata_reg[11]_0 (\rdata[11]_i_3_n_0 ),
        .\rdata_reg[12] (\rdata_reg[12]_0 ),
        .\rdata_reg[12]_0 (\rdata[12]_i_3_n_0 ),
        .\rdata_reg[13] (\rdata_reg[13]_0 ),
        .\rdata_reg[13]_0 (\rdata[13]_i_3_n_0 ),
        .\rdata_reg[14] (\rdata_reg[14]_0 ),
        .\rdata_reg[14]_0 (\rdata[14]_i_3_n_0 ),
        .\rdata_reg[15] (\rdata_reg[15]_0 ),
        .\rdata_reg[15]_0 (\rdata[15]_i_3_n_0 ),
        .\rdata_reg[16] (\rdata_reg[16]_0 ),
        .\rdata_reg[16]_0 (\rdata[16]_i_3_n_0 ),
        .\rdata_reg[17] (\rdata_reg[17]_0 ),
        .\rdata_reg[17]_0 (\rdata[17]_i_3_n_0 ),
        .\rdata_reg[18] (\rdata_reg[18]_0 ),
        .\rdata_reg[18]_0 (\rdata[18]_i_3_n_0 ),
        .\rdata_reg[19] (\rdata_reg[19]_0 ),
        .\rdata_reg[19]_0 (\rdata[19]_i_3_n_0 ),
        .\rdata_reg[1] (\rdata_reg[1]_0 ),
        .\rdata_reg[1]_0 (\rdata[1]_i_2_n_0 ),
        .\rdata_reg[1]_1 (\rdata[1]_i_3_n_0 ),
        .\rdata_reg[20] (\rdata_reg[20]_0 ),
        .\rdata_reg[20]_0 (\rdata[20]_i_3_n_0 ),
        .\rdata_reg[21] (\rdata_reg[21]_0 ),
        .\rdata_reg[21]_0 (\rdata[21]_i_3_n_0 ),
        .\rdata_reg[22] (\rdata_reg[22]_0 ),
        .\rdata_reg[22]_0 (\rdata[22]_i_3_n_0 ),
        .\rdata_reg[23] (\rdata_reg[23]_0 ),
        .\rdata_reg[23]_0 (\rdata[23]_i_3_n_0 ),
        .\rdata_reg[24] (\rdata_reg[24]_0 ),
        .\rdata_reg[24]_0 (\rdata[24]_i_3_n_0 ),
        .\rdata_reg[25] (\rdata_reg[25]_0 ),
        .\rdata_reg[25]_0 (\rdata[25]_i_3_n_0 ),
        .\rdata_reg[26] (\rdata_reg[26]_0 ),
        .\rdata_reg[26]_0 (\rdata[26]_i_3_n_0 ),
        .\rdata_reg[27] (\rdata_reg[27]_0 ),
        .\rdata_reg[27]_0 (\rdata[27]_i_3_n_0 ),
        .\rdata_reg[28] (\rdata_reg[28]_0 ),
        .\rdata_reg[28]_0 (\rdata[28]_i_3_n_0 ),
        .\rdata_reg[29] (\rdata_reg[29]_0 ),
        .\rdata_reg[29]_0 (\rdata[29]_i_3_n_0 ),
        .\rdata_reg[2] (\rdata_reg[2]_0 ),
        .\rdata_reg[2]_0 (\rdata[2]_i_2_n_0 ),
        .\rdata_reg[2]_1 (\rdata[2]_i_3_n_0 ),
        .\rdata_reg[30] (\rdata_reg[30]_0 ),
        .\rdata_reg[30]_0 (\rdata[30]_i_3_n_0 ),
        .\rdata_reg[31] (\rdata_reg[31]_0 ),
        .\rdata_reg[31]_0 (\rdata_reg[31]_1 ),
        .\rdata_reg[31]_1 (\rdata[31]_i_5_n_0 ),
        .\rdata_reg[3] (\rdata_reg[3]_0 ),
        .\rdata_reg[3]_0 (\rdata[3]_i_2_n_0 ),
        .\rdata_reg[3]_1 (\rdata[3]_i_3_n_0 ),
        .\rdata_reg[4] (\rdata_reg[4]_0 ),
        .\rdata_reg[4]_0 (\rdata[4]_i_3_n_0 ),
        .\rdata_reg[5] (\rdata_reg[5]_0 ),
        .\rdata_reg[5]_0 (\rdata[5]_i_3_n_0 ),
        .\rdata_reg[6] (\rdata_reg[6]_0 ),
        .\rdata_reg[6]_0 (\rdata[6]_i_3_n_0 ),
        .\rdata_reg[7] (\rdata_reg[7]_0 ),
        .\rdata_reg[7]_0 (\rdata[7]_i_2_n_0 ),
        .\rdata_reg[7]_1 (\rdata[7]_i_4_n_0 ),
        .\rdata_reg[8] (\rdata_reg[8]_0 ),
        .\rdata_reg[8]_0 (\rdata[8]_i_3_n_0 ),
        .\rdata_reg[9] (\rdata_reg[9]_0 ),
        .\rdata_reg[9]_0 (\rdata[9]_i_3_n_0 ),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR[5:2]),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    int_an32Coef_read_i_1
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(s_axi_AXILiteS_ARADDR[7]),
        .O(int_an32Coef_read0));
  FDRE int_an32Coef_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_an32Coef_read0),
        .Q(int_an32Coef_read),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7555555530000000)) 
    int_an32Coef_write_i_1
       (.I0(s_axi_AXILiteS_WVALID),
        .I1(s_axi_AXILiteS_AWADDR[7]),
        .I2(s_axi_AXILiteS_AWADDR[6]),
        .I3(s_axi_AXILiteS_AWVALID),
        .I4(\FSM_onehot_wstate_reg[1]_0 ),
        .I5(int_an32Coef_write_reg_n_0),
        .O(int_an32Coef_write_i_1_n_0));
  FDRE int_an32Coef_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_an32Coef_write_i_1_n_0),
        .Q(int_an32Coef_write_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFFFFFAAAAAAAA)) 
    int_ap_done_i_1
       (.I0(ap_done),
        .I1(int_ap_done_i_2_n_0),
        .I2(int_ap_done_i_3_n_0),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(int_ap_done_i_4_n_0),
        .I5(data0[1]),
        .O(int_ap_done_i_1_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    int_ap_done_i_2
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[1]),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .O(int_ap_done_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    int_ap_done_i_3
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .O(int_ap_done_i_3_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    int_ap_done_i_4
       (.I0(s_axi_AXILiteS_ARADDR[4]),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(s_axi_AXILiteS_ARADDR[6]),
        .I3(s_axi_AXILiteS_ARADDR[7]),
        .O(int_ap_done_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_0),
        .Q(data0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(int_ap_start_reg_0[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(data0[2]),
        .R(ap_rst_n_inv));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done),
        .Q(data0[3]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFBFBFBFFF808080)) 
    int_ap_start_i_1
       (.I0(data0[7]),
        .I1(int_ap_start_reg_0[11]),
        .I2(gmem_BVALID),
        .I3(int_ap_start_i_2_n_0),
        .I4(s_axi_AXILiteS_WDATA[0]),
        .I5(ap_start),
        .O(int_ap_start_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    int_ap_start_i_2
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\int_pn32HPInput[31]_i_3_n_0 ),
        .I2(p_0_in[2]),
        .I3(p_0_in[0]),
        .I4(p_0_in[1]),
        .I5(s_axi_AXILiteS_WSTRB[0]),
        .O(int_ap_start_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    int_auto_restart_i_1
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(int_ap_start_i_2_n_0),
        .I2(data0[7]),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(data0[7]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    int_gie_i_1
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(int_gie_i_2_n_0),
        .I2(p_0_in[1]),
        .I3(s_axi_AXILiteS_WSTRB[0]),
        .I4(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  LUT4 #(
    .INIT(16'h0002)) 
    int_gie_i_2
       (.I0(p_0_in[0]),
        .I1(p_0_in[2]),
        .I2(\int_pn32HPInput[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[7] ),
        .O(int_gie_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(int_ier9_out),
        .I2(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(int_ier9_out),
        .I2(\int_ier_reg_n_0_[1] ),
        .O(\int_ier[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\int_pn32HPInput[31]_i_3_n_0 ),
        .I2(p_0_in[2]),
        .I3(p_0_in[0]),
        .I4(p_0_in[1]),
        .I5(s_axi_AXILiteS_WSTRB[0]),
        .O(int_ier9_out));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(int_isr6_out),
        .I2(gmem_BVALID),
        .I3(int_ap_start_reg_0[11]),
        .I4(\int_ier_reg_n_0_[0] ),
        .I5(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\int_pn32HPInput[31]_i_3_n_0 ),
        .I2(p_0_in[2]),
        .I3(p_0_in[0]),
        .I4(p_0_in[1]),
        .I5(s_axi_AXILiteS_WSTRB[0]),
        .O(int_isr6_out));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(int_isr6_out),
        .I2(gmem_BVALID),
        .I3(int_ap_start_reg_0[11]),
        .I4(\int_ier_reg_n_0_[1] ),
        .I5(p_1_in),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(p_1_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPInput[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_pn32HPInput_reg_n_0_[0] ),
        .O(int_pn32HPInput0[0]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPInput[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_pn32HPInput_reg[31]_0 [8]),
        .O(int_pn32HPInput0[10]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPInput[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_pn32HPInput_reg[31]_0 [9]),
        .O(int_pn32HPInput0[11]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPInput[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_pn32HPInput_reg[31]_0 [10]),
        .O(int_pn32HPInput0[12]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPInput[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_pn32HPInput_reg[31]_0 [11]),
        .O(int_pn32HPInput0[13]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPInput[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_pn32HPInput_reg[31]_0 [12]),
        .O(int_pn32HPInput0[14]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPInput[15]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_pn32HPInput_reg[31]_0 [13]),
        .O(int_pn32HPInput0[15]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPInput[16]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[16]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_pn32HPInput_reg[31]_0 [14]),
        .O(int_pn32HPInput0[16]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPInput[17]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[17]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_pn32HPInput_reg[31]_0 [15]),
        .O(int_pn32HPInput0[17]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPInput[18]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[18]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_pn32HPInput_reg[31]_0 [16]),
        .O(int_pn32HPInput0[18]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPInput[19]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[19]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_pn32HPInput_reg[31]_0 [17]),
        .O(int_pn32HPInput0[19]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPInput[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_pn32HPInput_reg_n_0_[1] ),
        .O(int_pn32HPInput0[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPInput[20]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[20]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_pn32HPInput_reg[31]_0 [18]),
        .O(int_pn32HPInput0[20]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPInput[21]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[21]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_pn32HPInput_reg[31]_0 [19]),
        .O(int_pn32HPInput0[21]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPInput[22]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[22]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_pn32HPInput_reg[31]_0 [20]),
        .O(int_pn32HPInput0[22]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPInput[23]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[23]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_pn32HPInput_reg[31]_0 [21]),
        .O(int_pn32HPInput0[23]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPInput[24]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[24]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_pn32HPInput_reg[31]_0 [22]),
        .O(int_pn32HPInput0[24]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPInput[25]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[25]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_pn32HPInput_reg[31]_0 [23]),
        .O(int_pn32HPInput0[25]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPInput[26]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[26]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_pn32HPInput_reg[31]_0 [24]),
        .O(int_pn32HPInput0[26]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPInput[27]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[27]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_pn32HPInput_reg[31]_0 [25]),
        .O(int_pn32HPInput0[27]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPInput[28]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[28]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_pn32HPInput_reg[31]_0 [26]),
        .O(int_pn32HPInput0[28]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPInput[29]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[29]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_pn32HPInput_reg[31]_0 [27]),
        .O(int_pn32HPInput0[29]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPInput[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_pn32HPInput_reg[31]_0 [0]),
        .O(int_pn32HPInput0[2]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPInput[30]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[30]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_pn32HPInput_reg[31]_0 [28]),
        .O(int_pn32HPInput0[30]));
  LUT5 #(
    .INIT(32'h00000100)) 
    \int_pn32HPInput[31]_i_1 
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .I2(\int_pn32HPInput[31]_i_3_n_0 ),
        .I3(p_0_in[2]),
        .I4(\waddr_reg_n_0_[7] ),
        .O(\int_pn32HPInput[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPInput[31]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[31]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_pn32HPInput_reg[31]_0 [29]),
        .O(int_pn32HPInput0[31]));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \int_pn32HPInput[31]_i_3 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(p_0_in[3]),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(\waddr_reg_n_0_[6] ),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .I5(s_axi_AXILiteS_WVALID),
        .O(\int_pn32HPInput[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPInput[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_pn32HPInput_reg[31]_0 [1]),
        .O(int_pn32HPInput0[3]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPInput[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_pn32HPInput_reg[31]_0 [2]),
        .O(int_pn32HPInput0[4]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPInput[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_pn32HPInput_reg[31]_0 [3]),
        .O(int_pn32HPInput0[5]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPInput[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_pn32HPInput_reg[31]_0 [4]),
        .O(int_pn32HPInput0[6]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPInput[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_pn32HPInput_reg[31]_0 [5]),
        .O(int_pn32HPInput0[7]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPInput[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_pn32HPInput_reg[31]_0 [6]),
        .O(int_pn32HPInput0[8]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPInput[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_pn32HPInput_reg[31]_0 [7]),
        .O(int_pn32HPInput0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPInput_reg[0] 
       (.C(ap_clk),
        .CE(\int_pn32HPInput[31]_i_1_n_0 ),
        .D(int_pn32HPInput0[0]),
        .Q(\int_pn32HPInput_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPInput_reg[10] 
       (.C(ap_clk),
        .CE(\int_pn32HPInput[31]_i_1_n_0 ),
        .D(int_pn32HPInput0[10]),
        .Q(\int_pn32HPInput_reg[31]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPInput_reg[11] 
       (.C(ap_clk),
        .CE(\int_pn32HPInput[31]_i_1_n_0 ),
        .D(int_pn32HPInput0[11]),
        .Q(\int_pn32HPInput_reg[31]_0 [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPInput_reg[12] 
       (.C(ap_clk),
        .CE(\int_pn32HPInput[31]_i_1_n_0 ),
        .D(int_pn32HPInput0[12]),
        .Q(\int_pn32HPInput_reg[31]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPInput_reg[13] 
       (.C(ap_clk),
        .CE(\int_pn32HPInput[31]_i_1_n_0 ),
        .D(int_pn32HPInput0[13]),
        .Q(\int_pn32HPInput_reg[31]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPInput_reg[14] 
       (.C(ap_clk),
        .CE(\int_pn32HPInput[31]_i_1_n_0 ),
        .D(int_pn32HPInput0[14]),
        .Q(\int_pn32HPInput_reg[31]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPInput_reg[15] 
       (.C(ap_clk),
        .CE(\int_pn32HPInput[31]_i_1_n_0 ),
        .D(int_pn32HPInput0[15]),
        .Q(\int_pn32HPInput_reg[31]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPInput_reg[16] 
       (.C(ap_clk),
        .CE(\int_pn32HPInput[31]_i_1_n_0 ),
        .D(int_pn32HPInput0[16]),
        .Q(\int_pn32HPInput_reg[31]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPInput_reg[17] 
       (.C(ap_clk),
        .CE(\int_pn32HPInput[31]_i_1_n_0 ),
        .D(int_pn32HPInput0[17]),
        .Q(\int_pn32HPInput_reg[31]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPInput_reg[18] 
       (.C(ap_clk),
        .CE(\int_pn32HPInput[31]_i_1_n_0 ),
        .D(int_pn32HPInput0[18]),
        .Q(\int_pn32HPInput_reg[31]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPInput_reg[19] 
       (.C(ap_clk),
        .CE(\int_pn32HPInput[31]_i_1_n_0 ),
        .D(int_pn32HPInput0[19]),
        .Q(\int_pn32HPInput_reg[31]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPInput_reg[1] 
       (.C(ap_clk),
        .CE(\int_pn32HPInput[31]_i_1_n_0 ),
        .D(int_pn32HPInput0[1]),
        .Q(\int_pn32HPInput_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPInput_reg[20] 
       (.C(ap_clk),
        .CE(\int_pn32HPInput[31]_i_1_n_0 ),
        .D(int_pn32HPInput0[20]),
        .Q(\int_pn32HPInput_reg[31]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPInput_reg[21] 
       (.C(ap_clk),
        .CE(\int_pn32HPInput[31]_i_1_n_0 ),
        .D(int_pn32HPInput0[21]),
        .Q(\int_pn32HPInput_reg[31]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPInput_reg[22] 
       (.C(ap_clk),
        .CE(\int_pn32HPInput[31]_i_1_n_0 ),
        .D(int_pn32HPInput0[22]),
        .Q(\int_pn32HPInput_reg[31]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPInput_reg[23] 
       (.C(ap_clk),
        .CE(\int_pn32HPInput[31]_i_1_n_0 ),
        .D(int_pn32HPInput0[23]),
        .Q(\int_pn32HPInput_reg[31]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPInput_reg[24] 
       (.C(ap_clk),
        .CE(\int_pn32HPInput[31]_i_1_n_0 ),
        .D(int_pn32HPInput0[24]),
        .Q(\int_pn32HPInput_reg[31]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPInput_reg[25] 
       (.C(ap_clk),
        .CE(\int_pn32HPInput[31]_i_1_n_0 ),
        .D(int_pn32HPInput0[25]),
        .Q(\int_pn32HPInput_reg[31]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPInput_reg[26] 
       (.C(ap_clk),
        .CE(\int_pn32HPInput[31]_i_1_n_0 ),
        .D(int_pn32HPInput0[26]),
        .Q(\int_pn32HPInput_reg[31]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPInput_reg[27] 
       (.C(ap_clk),
        .CE(\int_pn32HPInput[31]_i_1_n_0 ),
        .D(int_pn32HPInput0[27]),
        .Q(\int_pn32HPInput_reg[31]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPInput_reg[28] 
       (.C(ap_clk),
        .CE(\int_pn32HPInput[31]_i_1_n_0 ),
        .D(int_pn32HPInput0[28]),
        .Q(\int_pn32HPInput_reg[31]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPInput_reg[29] 
       (.C(ap_clk),
        .CE(\int_pn32HPInput[31]_i_1_n_0 ),
        .D(int_pn32HPInput0[29]),
        .Q(\int_pn32HPInput_reg[31]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPInput_reg[2] 
       (.C(ap_clk),
        .CE(\int_pn32HPInput[31]_i_1_n_0 ),
        .D(int_pn32HPInput0[2]),
        .Q(\int_pn32HPInput_reg[31]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPInput_reg[30] 
       (.C(ap_clk),
        .CE(\int_pn32HPInput[31]_i_1_n_0 ),
        .D(int_pn32HPInput0[30]),
        .Q(\int_pn32HPInput_reg[31]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPInput_reg[31] 
       (.C(ap_clk),
        .CE(\int_pn32HPInput[31]_i_1_n_0 ),
        .D(int_pn32HPInput0[31]),
        .Q(\int_pn32HPInput_reg[31]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPInput_reg[3] 
       (.C(ap_clk),
        .CE(\int_pn32HPInput[31]_i_1_n_0 ),
        .D(int_pn32HPInput0[3]),
        .Q(\int_pn32HPInput_reg[31]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPInput_reg[4] 
       (.C(ap_clk),
        .CE(\int_pn32HPInput[31]_i_1_n_0 ),
        .D(int_pn32HPInput0[4]),
        .Q(\int_pn32HPInput_reg[31]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPInput_reg[5] 
       (.C(ap_clk),
        .CE(\int_pn32HPInput[31]_i_1_n_0 ),
        .D(int_pn32HPInput0[5]),
        .Q(\int_pn32HPInput_reg[31]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPInput_reg[6] 
       (.C(ap_clk),
        .CE(\int_pn32HPInput[31]_i_1_n_0 ),
        .D(int_pn32HPInput0[6]),
        .Q(\int_pn32HPInput_reg[31]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPInput_reg[7] 
       (.C(ap_clk),
        .CE(\int_pn32HPInput[31]_i_1_n_0 ),
        .D(int_pn32HPInput0[7]),
        .Q(\int_pn32HPInput_reg[31]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPInput_reg[8] 
       (.C(ap_clk),
        .CE(\int_pn32HPInput[31]_i_1_n_0 ),
        .D(int_pn32HPInput0[8]),
        .Q(\int_pn32HPInput_reg[31]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPInput_reg[9] 
       (.C(ap_clk),
        .CE(\int_pn32HPInput[31]_i_1_n_0 ),
        .D(int_pn32HPInput0[9]),
        .Q(\int_pn32HPInput_reg[31]_0 [7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPOutput[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_pn32HPOutput_reg_n_0_[0] ),
        .O(int_pn32HPOutput0[0]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPOutput[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[8]),
        .O(int_pn32HPOutput0[10]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPOutput[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[9]),
        .O(int_pn32HPOutput0[11]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPOutput[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[10]),
        .O(int_pn32HPOutput0[12]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPOutput[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[11]),
        .O(int_pn32HPOutput0[13]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPOutput[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[12]),
        .O(int_pn32HPOutput0[14]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPOutput[15]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[13]),
        .O(int_pn32HPOutput0[15]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPOutput[16]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[16]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(Q[14]),
        .O(int_pn32HPOutput0[16]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPOutput[17]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[17]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(Q[15]),
        .O(int_pn32HPOutput0[17]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPOutput[18]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[18]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(Q[16]),
        .O(int_pn32HPOutput0[18]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPOutput[19]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[19]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(Q[17]),
        .O(int_pn32HPOutput0[19]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPOutput[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_pn32HPOutput_reg_n_0_[1] ),
        .O(int_pn32HPOutput0[1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPOutput[20]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[20]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(Q[18]),
        .O(int_pn32HPOutput0[20]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPOutput[21]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[21]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(Q[19]),
        .O(int_pn32HPOutput0[21]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPOutput[22]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[22]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(Q[20]),
        .O(int_pn32HPOutput0[22]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPOutput[23]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[23]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(Q[21]),
        .O(int_pn32HPOutput0[23]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPOutput[24]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[24]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(Q[22]),
        .O(int_pn32HPOutput0[24]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPOutput[25]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[25]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(Q[23]),
        .O(int_pn32HPOutput0[25]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPOutput[26]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[26]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(Q[24]),
        .O(int_pn32HPOutput0[26]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPOutput[27]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[27]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(Q[25]),
        .O(int_pn32HPOutput0[27]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPOutput[28]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[28]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(Q[26]),
        .O(int_pn32HPOutput0[28]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPOutput[29]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[29]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(Q[27]),
        .O(int_pn32HPOutput0[29]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPOutput[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[0]),
        .O(int_pn32HPOutput0[2]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPOutput[30]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[30]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(Q[28]),
        .O(int_pn32HPOutput0[30]));
  LUT5 #(
    .INIT(32'h00000400)) 
    \int_pn32HPOutput[31]_i_1 
       (.I0(\int_pn32HPInput[31]_i_3_n_0 ),
        .I1(p_0_in[2]),
        .I2(\waddr_reg_n_0_[7] ),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .O(\int_pn32HPOutput[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPOutput[31]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[31]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(Q[29]),
        .O(int_pn32HPOutput0[31]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPOutput[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[1]),
        .O(int_pn32HPOutput0[3]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPOutput[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[2]),
        .O(int_pn32HPOutput0[4]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPOutput[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[3]),
        .O(int_pn32HPOutput0[5]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPOutput[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[4]),
        .O(int_pn32HPOutput0[6]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPOutput[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[5]),
        .O(int_pn32HPOutput0[7]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPOutput[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[6]),
        .O(int_pn32HPOutput0[8]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pn32HPOutput[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[7]),
        .O(int_pn32HPOutput0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPOutput_reg[0] 
       (.C(ap_clk),
        .CE(\int_pn32HPOutput[31]_i_1_n_0 ),
        .D(int_pn32HPOutput0[0]),
        .Q(\int_pn32HPOutput_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPOutput_reg[10] 
       (.C(ap_clk),
        .CE(\int_pn32HPOutput[31]_i_1_n_0 ),
        .D(int_pn32HPOutput0[10]),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPOutput_reg[11] 
       (.C(ap_clk),
        .CE(\int_pn32HPOutput[31]_i_1_n_0 ),
        .D(int_pn32HPOutput0[11]),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPOutput_reg[12] 
       (.C(ap_clk),
        .CE(\int_pn32HPOutput[31]_i_1_n_0 ),
        .D(int_pn32HPOutput0[12]),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPOutput_reg[13] 
       (.C(ap_clk),
        .CE(\int_pn32HPOutput[31]_i_1_n_0 ),
        .D(int_pn32HPOutput0[13]),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPOutput_reg[14] 
       (.C(ap_clk),
        .CE(\int_pn32HPOutput[31]_i_1_n_0 ),
        .D(int_pn32HPOutput0[14]),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPOutput_reg[15] 
       (.C(ap_clk),
        .CE(\int_pn32HPOutput[31]_i_1_n_0 ),
        .D(int_pn32HPOutput0[15]),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPOutput_reg[16] 
       (.C(ap_clk),
        .CE(\int_pn32HPOutput[31]_i_1_n_0 ),
        .D(int_pn32HPOutput0[16]),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPOutput_reg[17] 
       (.C(ap_clk),
        .CE(\int_pn32HPOutput[31]_i_1_n_0 ),
        .D(int_pn32HPOutput0[17]),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPOutput_reg[18] 
       (.C(ap_clk),
        .CE(\int_pn32HPOutput[31]_i_1_n_0 ),
        .D(int_pn32HPOutput0[18]),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPOutput_reg[19] 
       (.C(ap_clk),
        .CE(\int_pn32HPOutput[31]_i_1_n_0 ),
        .D(int_pn32HPOutput0[19]),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPOutput_reg[1] 
       (.C(ap_clk),
        .CE(\int_pn32HPOutput[31]_i_1_n_0 ),
        .D(int_pn32HPOutput0[1]),
        .Q(\int_pn32HPOutput_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPOutput_reg[20] 
       (.C(ap_clk),
        .CE(\int_pn32HPOutput[31]_i_1_n_0 ),
        .D(int_pn32HPOutput0[20]),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPOutput_reg[21] 
       (.C(ap_clk),
        .CE(\int_pn32HPOutput[31]_i_1_n_0 ),
        .D(int_pn32HPOutput0[21]),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPOutput_reg[22] 
       (.C(ap_clk),
        .CE(\int_pn32HPOutput[31]_i_1_n_0 ),
        .D(int_pn32HPOutput0[22]),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPOutput_reg[23] 
       (.C(ap_clk),
        .CE(\int_pn32HPOutput[31]_i_1_n_0 ),
        .D(int_pn32HPOutput0[23]),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPOutput_reg[24] 
       (.C(ap_clk),
        .CE(\int_pn32HPOutput[31]_i_1_n_0 ),
        .D(int_pn32HPOutput0[24]),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPOutput_reg[25] 
       (.C(ap_clk),
        .CE(\int_pn32HPOutput[31]_i_1_n_0 ),
        .D(int_pn32HPOutput0[25]),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPOutput_reg[26] 
       (.C(ap_clk),
        .CE(\int_pn32HPOutput[31]_i_1_n_0 ),
        .D(int_pn32HPOutput0[26]),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPOutput_reg[27] 
       (.C(ap_clk),
        .CE(\int_pn32HPOutput[31]_i_1_n_0 ),
        .D(int_pn32HPOutput0[27]),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPOutput_reg[28] 
       (.C(ap_clk),
        .CE(\int_pn32HPOutput[31]_i_1_n_0 ),
        .D(int_pn32HPOutput0[28]),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPOutput_reg[29] 
       (.C(ap_clk),
        .CE(\int_pn32HPOutput[31]_i_1_n_0 ),
        .D(int_pn32HPOutput0[29]),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPOutput_reg[2] 
       (.C(ap_clk),
        .CE(\int_pn32HPOutput[31]_i_1_n_0 ),
        .D(int_pn32HPOutput0[2]),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPOutput_reg[30] 
       (.C(ap_clk),
        .CE(\int_pn32HPOutput[31]_i_1_n_0 ),
        .D(int_pn32HPOutput0[30]),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPOutput_reg[31] 
       (.C(ap_clk),
        .CE(\int_pn32HPOutput[31]_i_1_n_0 ),
        .D(int_pn32HPOutput0[31]),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPOutput_reg[3] 
       (.C(ap_clk),
        .CE(\int_pn32HPOutput[31]_i_1_n_0 ),
        .D(int_pn32HPOutput0[3]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPOutput_reg[4] 
       (.C(ap_clk),
        .CE(\int_pn32HPOutput[31]_i_1_n_0 ),
        .D(int_pn32HPOutput0[4]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPOutput_reg[5] 
       (.C(ap_clk),
        .CE(\int_pn32HPOutput[31]_i_1_n_0 ),
        .D(int_pn32HPOutput0[5]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPOutput_reg[6] 
       (.C(ap_clk),
        .CE(\int_pn32HPOutput[31]_i_1_n_0 ),
        .D(int_pn32HPOutput0[6]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPOutput_reg[7] 
       (.C(ap_clk),
        .CE(\int_pn32HPOutput[31]_i_1_n_0 ),
        .D(int_pn32HPOutput0[7]),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPOutput_reg[8] 
       (.C(ap_clk),
        .CE(\int_pn32HPOutput[31]_i_1_n_0 ),
        .D(int_pn32HPOutput0[8]),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_pn32HPOutput_reg[9] 
       (.C(ap_clk),
        .CE(\int_pn32HPOutput[31]_i_1_n_0 ),
        .D(int_pn32HPOutput0[9]),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_regXferLeng_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(zext_ln16_fu_322_p1[0]),
        .O(int_regXferLeng_V0[0]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_regXferLeng_V[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(zext_ln16_fu_322_p1[10]),
        .O(int_regXferLeng_V0[10]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_regXferLeng_V[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(zext_ln16_fu_322_p1[11]),
        .O(int_regXferLeng_V0[11]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_regXferLeng_V[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(zext_ln16_fu_322_p1[12]),
        .O(int_regXferLeng_V0[12]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_regXferLeng_V[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(zext_ln16_fu_322_p1[13]),
        .O(int_regXferLeng_V0[13]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_regXferLeng_V[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(zext_ln16_fu_322_p1[14]),
        .O(int_regXferLeng_V0[14]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_regXferLeng_V[15]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(zext_ln16_fu_322_p1[15]),
        .O(int_regXferLeng_V0[15]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_regXferLeng_V[16]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[16]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(zext_ln16_fu_322_p1[16]),
        .O(int_regXferLeng_V0[16]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_regXferLeng_V[17]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[17]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(zext_ln16_fu_322_p1[17]),
        .O(int_regXferLeng_V0[17]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_regXferLeng_V[18]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[18]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(zext_ln16_fu_322_p1[18]),
        .O(int_regXferLeng_V0[18]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_regXferLeng_V[19]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[19]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(zext_ln16_fu_322_p1[19]),
        .O(int_regXferLeng_V0[19]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_regXferLeng_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(zext_ln16_fu_322_p1[1]),
        .O(int_regXferLeng_V0[1]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_regXferLeng_V[20]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[20]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(zext_ln16_fu_322_p1[20]),
        .O(int_regXferLeng_V0[20]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_regXferLeng_V[21]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[21]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(zext_ln16_fu_322_p1[21]),
        .O(int_regXferLeng_V0[21]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_regXferLeng_V[22]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[22]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(zext_ln16_fu_322_p1[22]),
        .O(int_regXferLeng_V0[22]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_regXferLeng_V[23]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[23]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(zext_ln16_fu_322_p1[23]),
        .O(int_regXferLeng_V0[23]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_regXferLeng_V[24]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[24]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(zext_ln16_fu_322_p1[24]),
        .O(int_regXferLeng_V0[24]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_regXferLeng_V[25]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[25]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(zext_ln16_fu_322_p1[25]),
        .O(int_regXferLeng_V0[25]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_regXferLeng_V[26]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[26]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(zext_ln16_fu_322_p1[26]),
        .O(int_regXferLeng_V0[26]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_regXferLeng_V[27]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[27]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(zext_ln16_fu_322_p1[27]),
        .O(int_regXferLeng_V0[27]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_regXferLeng_V[28]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[28]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(zext_ln16_fu_322_p1[28]),
        .O(int_regXferLeng_V0[28]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_regXferLeng_V[29]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[29]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(zext_ln16_fu_322_p1[29]),
        .O(int_regXferLeng_V0[29]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_regXferLeng_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(zext_ln16_fu_322_p1[2]),
        .O(int_regXferLeng_V0[2]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_regXferLeng_V[30]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[30]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(zext_ln16_fu_322_p1[30]),
        .O(int_regXferLeng_V0[30]));
  LUT5 #(
    .INIT(32'h00010000)) 
    \int_regXferLeng_V[31]_i_1 
       (.I0(\int_pn32HPInput[31]_i_3_n_0 ),
        .I1(p_0_in[2]),
        .I2(p_0_in[0]),
        .I3(p_0_in[1]),
        .I4(\waddr_reg_n_0_[7] ),
        .O(\int_regXferLeng_V[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_regXferLeng_V[31]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[31]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(zext_ln16_fu_322_p1[31]),
        .O(int_regXferLeng_V0[31]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_regXferLeng_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(zext_ln16_fu_322_p1[3]),
        .O(int_regXferLeng_V0[3]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_regXferLeng_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(zext_ln16_fu_322_p1[4]),
        .O(int_regXferLeng_V0[4]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_regXferLeng_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(zext_ln16_fu_322_p1[5]),
        .O(int_regXferLeng_V0[5]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_regXferLeng_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(zext_ln16_fu_322_p1[6]),
        .O(int_regXferLeng_V0[6]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_regXferLeng_V[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(zext_ln16_fu_322_p1[7]),
        .O(int_regXferLeng_V0[7]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_regXferLeng_V[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(zext_ln16_fu_322_p1[8]),
        .O(int_regXferLeng_V0[8]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_regXferLeng_V[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(zext_ln16_fu_322_p1[9]),
        .O(int_regXferLeng_V0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_regXferLeng_V_reg[0] 
       (.C(ap_clk),
        .CE(\int_regXferLeng_V[31]_i_1_n_0 ),
        .D(int_regXferLeng_V0[0]),
        .Q(zext_ln16_fu_322_p1[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_regXferLeng_V_reg[10] 
       (.C(ap_clk),
        .CE(\int_regXferLeng_V[31]_i_1_n_0 ),
        .D(int_regXferLeng_V0[10]),
        .Q(zext_ln16_fu_322_p1[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_regXferLeng_V_reg[11] 
       (.C(ap_clk),
        .CE(\int_regXferLeng_V[31]_i_1_n_0 ),
        .D(int_regXferLeng_V0[11]),
        .Q(zext_ln16_fu_322_p1[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_regXferLeng_V_reg[12] 
       (.C(ap_clk),
        .CE(\int_regXferLeng_V[31]_i_1_n_0 ),
        .D(int_regXferLeng_V0[12]),
        .Q(zext_ln16_fu_322_p1[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_regXferLeng_V_reg[13] 
       (.C(ap_clk),
        .CE(\int_regXferLeng_V[31]_i_1_n_0 ),
        .D(int_regXferLeng_V0[13]),
        .Q(zext_ln16_fu_322_p1[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_regXferLeng_V_reg[14] 
       (.C(ap_clk),
        .CE(\int_regXferLeng_V[31]_i_1_n_0 ),
        .D(int_regXferLeng_V0[14]),
        .Q(zext_ln16_fu_322_p1[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_regXferLeng_V_reg[15] 
       (.C(ap_clk),
        .CE(\int_regXferLeng_V[31]_i_1_n_0 ),
        .D(int_regXferLeng_V0[15]),
        .Q(zext_ln16_fu_322_p1[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_regXferLeng_V_reg[16] 
       (.C(ap_clk),
        .CE(\int_regXferLeng_V[31]_i_1_n_0 ),
        .D(int_regXferLeng_V0[16]),
        .Q(zext_ln16_fu_322_p1[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_regXferLeng_V_reg[17] 
       (.C(ap_clk),
        .CE(\int_regXferLeng_V[31]_i_1_n_0 ),
        .D(int_regXferLeng_V0[17]),
        .Q(zext_ln16_fu_322_p1[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_regXferLeng_V_reg[18] 
       (.C(ap_clk),
        .CE(\int_regXferLeng_V[31]_i_1_n_0 ),
        .D(int_regXferLeng_V0[18]),
        .Q(zext_ln16_fu_322_p1[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_regXferLeng_V_reg[19] 
       (.C(ap_clk),
        .CE(\int_regXferLeng_V[31]_i_1_n_0 ),
        .D(int_regXferLeng_V0[19]),
        .Q(zext_ln16_fu_322_p1[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_regXferLeng_V_reg[1] 
       (.C(ap_clk),
        .CE(\int_regXferLeng_V[31]_i_1_n_0 ),
        .D(int_regXferLeng_V0[1]),
        .Q(zext_ln16_fu_322_p1[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_regXferLeng_V_reg[20] 
       (.C(ap_clk),
        .CE(\int_regXferLeng_V[31]_i_1_n_0 ),
        .D(int_regXferLeng_V0[20]),
        .Q(zext_ln16_fu_322_p1[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_regXferLeng_V_reg[21] 
       (.C(ap_clk),
        .CE(\int_regXferLeng_V[31]_i_1_n_0 ),
        .D(int_regXferLeng_V0[21]),
        .Q(zext_ln16_fu_322_p1[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_regXferLeng_V_reg[22] 
       (.C(ap_clk),
        .CE(\int_regXferLeng_V[31]_i_1_n_0 ),
        .D(int_regXferLeng_V0[22]),
        .Q(zext_ln16_fu_322_p1[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_regXferLeng_V_reg[23] 
       (.C(ap_clk),
        .CE(\int_regXferLeng_V[31]_i_1_n_0 ),
        .D(int_regXferLeng_V0[23]),
        .Q(zext_ln16_fu_322_p1[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_regXferLeng_V_reg[24] 
       (.C(ap_clk),
        .CE(\int_regXferLeng_V[31]_i_1_n_0 ),
        .D(int_regXferLeng_V0[24]),
        .Q(zext_ln16_fu_322_p1[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_regXferLeng_V_reg[25] 
       (.C(ap_clk),
        .CE(\int_regXferLeng_V[31]_i_1_n_0 ),
        .D(int_regXferLeng_V0[25]),
        .Q(zext_ln16_fu_322_p1[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_regXferLeng_V_reg[26] 
       (.C(ap_clk),
        .CE(\int_regXferLeng_V[31]_i_1_n_0 ),
        .D(int_regXferLeng_V0[26]),
        .Q(zext_ln16_fu_322_p1[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_regXferLeng_V_reg[27] 
       (.C(ap_clk),
        .CE(\int_regXferLeng_V[31]_i_1_n_0 ),
        .D(int_regXferLeng_V0[27]),
        .Q(zext_ln16_fu_322_p1[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_regXferLeng_V_reg[28] 
       (.C(ap_clk),
        .CE(\int_regXferLeng_V[31]_i_1_n_0 ),
        .D(int_regXferLeng_V0[28]),
        .Q(zext_ln16_fu_322_p1[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_regXferLeng_V_reg[29] 
       (.C(ap_clk),
        .CE(\int_regXferLeng_V[31]_i_1_n_0 ),
        .D(int_regXferLeng_V0[29]),
        .Q(zext_ln16_fu_322_p1[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_regXferLeng_V_reg[2] 
       (.C(ap_clk),
        .CE(\int_regXferLeng_V[31]_i_1_n_0 ),
        .D(int_regXferLeng_V0[2]),
        .Q(zext_ln16_fu_322_p1[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_regXferLeng_V_reg[30] 
       (.C(ap_clk),
        .CE(\int_regXferLeng_V[31]_i_1_n_0 ),
        .D(int_regXferLeng_V0[30]),
        .Q(zext_ln16_fu_322_p1[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_regXferLeng_V_reg[31] 
       (.C(ap_clk),
        .CE(\int_regXferLeng_V[31]_i_1_n_0 ),
        .D(int_regXferLeng_V0[31]),
        .Q(zext_ln16_fu_322_p1[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_regXferLeng_V_reg[3] 
       (.C(ap_clk),
        .CE(\int_regXferLeng_V[31]_i_1_n_0 ),
        .D(int_regXferLeng_V0[3]),
        .Q(zext_ln16_fu_322_p1[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_regXferLeng_V_reg[4] 
       (.C(ap_clk),
        .CE(\int_regXferLeng_V[31]_i_1_n_0 ),
        .D(int_regXferLeng_V0[4]),
        .Q(zext_ln16_fu_322_p1[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_regXferLeng_V_reg[5] 
       (.C(ap_clk),
        .CE(\int_regXferLeng_V[31]_i_1_n_0 ),
        .D(int_regXferLeng_V0[5]),
        .Q(zext_ln16_fu_322_p1[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_regXferLeng_V_reg[6] 
       (.C(ap_clk),
        .CE(\int_regXferLeng_V[31]_i_1_n_0 ),
        .D(int_regXferLeng_V0[6]),
        .Q(zext_ln16_fu_322_p1[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_regXferLeng_V_reg[7] 
       (.C(ap_clk),
        .CE(\int_regXferLeng_V[31]_i_1_n_0 ),
        .D(int_regXferLeng_V0[7]),
        .Q(zext_ln16_fu_322_p1[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_regXferLeng_V_reg[8] 
       (.C(ap_clk),
        .CE(\int_regXferLeng_V[31]_i_1_n_0 ),
        .D(int_regXferLeng_V0[8]),
        .Q(zext_ln16_fu_322_p1[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_regXferLeng_V_reg[9] 
       (.C(ap_clk),
        .CE(\int_regXferLeng_V[31]_i_1_n_0 ),
        .D(int_regXferLeng_V0[9]),
        .Q(zext_ln16_fu_322_p1[9]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hA8)) 
    interrupt_INST_0
       (.I0(int_gie_reg_n_0),
        .I1(p_1_in),
        .I2(\int_isr_reg_n_0_[0] ),
        .O(interrupt));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_2 
       (.I0(ap_start),
        .I1(int_gie_reg_n_0),
        .I2(\rdata[31]_i_8_n_0 ),
        .I3(\int_ier_reg_n_0_[0] ),
        .I4(\rdata[31]_i_7_n_0 ),
        .I5(\int_isr_reg_n_0_[0] ),
        .O(\rdata[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[0]_i_3 
       (.I0(\int_pn32HPInput_reg_n_0_[0] ),
        .I1(\int_pn32HPOutput_reg_n_0_[0] ),
        .I2(\rdata[31]_i_8_n_0 ),
        .I3(zext_ln16_fu_322_p1[0]),
        .I4(\rdata[31]_i_7_n_0 ),
        .O(\rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[10]_i_3 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(zext_ln16_fu_322_p1[10]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(Q[8]),
        .I5(\int_pn32HPInput_reg[31]_0 [8]),
        .O(\rdata[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[11]_i_3 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(zext_ln16_fu_322_p1[11]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(Q[9]),
        .I5(\int_pn32HPInput_reg[31]_0 [9]),
        .O(\rdata[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \rdata[12]_i_3 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(zext_ln16_fu_322_p1[12]),
        .I2(\rdata[31]_i_7_n_0 ),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(Q[10]),
        .I5(\int_pn32HPInput_reg[31]_0 [10]),
        .O(\rdata[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[13]_i_3 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(zext_ln16_fu_322_p1[13]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(Q[11]),
        .I5(\int_pn32HPInput_reg[31]_0 [11]),
        .O(\rdata[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[14]_i_3 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(zext_ln16_fu_322_p1[14]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(Q[12]),
        .I5(\int_pn32HPInput_reg[31]_0 [12]),
        .O(\rdata[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[15]_i_3 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(zext_ln16_fu_322_p1[15]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(Q[13]),
        .I5(\int_pn32HPInput_reg[31]_0 [13]),
        .O(\rdata[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[16]_i_3 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(zext_ln16_fu_322_p1[16]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(Q[14]),
        .I5(\int_pn32HPInput_reg[31]_0 [14]),
        .O(\rdata[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[17]_i_3 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(zext_ln16_fu_322_p1[17]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(Q[15]),
        .I5(\int_pn32HPInput_reg[31]_0 [15]),
        .O(\rdata[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[18]_i_3 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(zext_ln16_fu_322_p1[18]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(Q[16]),
        .I5(\int_pn32HPInput_reg[31]_0 [16]),
        .O(\rdata[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[19]_i_3 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(zext_ln16_fu_322_p1[19]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(Q[17]),
        .I5(\int_pn32HPInput_reg[31]_0 [17]),
        .O(\rdata[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata[1]_i_2 
       (.I0(data0[1]),
        .I1(\rdata[31]_i_8_n_0 ),
        .I2(\int_ier_reg_n_0_[1] ),
        .I3(\rdata[31]_i_7_n_0 ),
        .I4(p_1_in),
        .O(\rdata[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[1]_i_3 
       (.I0(\int_pn32HPInput_reg_n_0_[1] ),
        .I1(\int_pn32HPOutput_reg_n_0_[1] ),
        .I2(\rdata[31]_i_8_n_0 ),
        .I3(\rdata[31]_i_7_n_0 ),
        .I4(zext_ln16_fu_322_p1[1]),
        .O(\rdata[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[20]_i_3 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(zext_ln16_fu_322_p1[20]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(Q[18]),
        .I5(\int_pn32HPInput_reg[31]_0 [18]),
        .O(\rdata[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[21]_i_3 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(zext_ln16_fu_322_p1[21]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(Q[19]),
        .I5(\int_pn32HPInput_reg[31]_0 [19]),
        .O(\rdata[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[22]_i_3 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(zext_ln16_fu_322_p1[22]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(Q[20]),
        .I5(\int_pn32HPInput_reg[31]_0 [20]),
        .O(\rdata[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[23]_i_3 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(zext_ln16_fu_322_p1[23]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(Q[21]),
        .I5(\int_pn32HPInput_reg[31]_0 [21]),
        .O(\rdata[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[24]_i_3 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(zext_ln16_fu_322_p1[24]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(Q[22]),
        .I5(\int_pn32HPInput_reg[31]_0 [22]),
        .O(\rdata[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[25]_i_3 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(zext_ln16_fu_322_p1[25]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(Q[23]),
        .I5(\int_pn32HPInput_reg[31]_0 [23]),
        .O(\rdata[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[26]_i_3 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(zext_ln16_fu_322_p1[26]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(Q[24]),
        .I5(\int_pn32HPInput_reg[31]_0 [24]),
        .O(\rdata[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[27]_i_3 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(zext_ln16_fu_322_p1[27]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(Q[25]),
        .I5(\int_pn32HPInput_reg[31]_0 [25]),
        .O(\rdata[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[28]_i_3 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(zext_ln16_fu_322_p1[28]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(Q[26]),
        .I5(\int_pn32HPInput_reg[31]_0 [26]),
        .O(\rdata[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[29]_i_3 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(zext_ln16_fu_322_p1[29]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(Q[27]),
        .I5(\int_pn32HPInput_reg[31]_0 [27]),
        .O(\rdata[29]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \rdata[2]_i_2 
       (.I0(\rdata[31]_i_7_n_0 ),
        .I1(data0[2]),
        .I2(\rdata[7]_i_6_n_0 ),
        .O(\rdata[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[2]_i_3 
       (.I0(\int_pn32HPInput_reg[31]_0 [0]),
        .I1(Q[0]),
        .I2(\rdata[31]_i_8_n_0 ),
        .I3(zext_ln16_fu_322_p1[2]),
        .I4(\rdata[31]_i_7_n_0 ),
        .O(\rdata[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[30]_i_3 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(zext_ln16_fu_322_p1[30]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(Q[28]),
        .I5(\int_pn32HPInput_reg[31]_0 [28]),
        .O(\rdata[30]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \rdata[31]_i_1 
       (.I0(int_an32Coef_read),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\rdata[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF8A8580800000000)) 
    \rdata[31]_i_5 
       (.I0(\rdata[31]_i_7_n_0 ),
        .I1(zext_ln16_fu_322_p1[31]),
        .I2(\rdata[31]_i_8_n_0 ),
        .I3(Q[29]),
        .I4(\int_pn32HPInput_reg[31]_0 [29]),
        .I5(\rdata[31]_i_9_n_0 ),
        .O(\rdata[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \rdata[31]_i_6 
       (.I0(int_an32Coef_write_reg_n_0),
        .I1(s_axi_AXILiteS_WVALID),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(int_an32Coef_write_reg_0));
  LUT6 #(
    .INIT(64'h0000000000010103)) 
    \rdata[31]_i_7 
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(s_axi_AXILiteS_ARADDR[6]),
        .I2(s_axi_AXILiteS_ARADDR[5]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_ARADDR[7]),
        .I5(int_ap_done_i_2_n_0),
        .O(\rdata[31]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \rdata[31]_i_8 
       (.I0(s_axi_AXILiteS_ARADDR[1]),
        .I1(s_axi_AXILiteS_ARADDR[0]),
        .I2(\rdata[7]_i_6_n_0 ),
        .O(\rdata[31]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \rdata[31]_i_9 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(\rdata[7]_i_3_n_0 ),
        .O(\rdata[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \rdata[3]_i_2 
       (.I0(\rdata[31]_i_8_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(data0[3]),
        .O(\rdata[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[3]_i_3 
       (.I0(\int_pn32HPInput_reg[31]_0 [1]),
        .I1(Q[1]),
        .I2(\rdata[31]_i_8_n_0 ),
        .I3(zext_ln16_fu_322_p1[3]),
        .I4(\rdata[31]_i_7_n_0 ),
        .O(\rdata[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[4]_i_3 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(zext_ln16_fu_322_p1[4]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(Q[2]),
        .I5(\int_pn32HPInput_reg[31]_0 [2]),
        .O(\rdata[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \rdata[5]_i_3 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(zext_ln16_fu_322_p1[5]),
        .I2(\rdata[31]_i_7_n_0 ),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(Q[3]),
        .I5(\int_pn32HPInput_reg[31]_0 [3]),
        .O(\rdata[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[6]_i_3 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(zext_ln16_fu_322_p1[6]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(Q[4]),
        .I5(\int_pn32HPInput_reg[31]_0 [4]),
        .O(\rdata[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \rdata[7]_i_2 
       (.I0(\rdata[31]_i_7_n_0 ),
        .I1(data0[7]),
        .I2(\rdata[7]_i_6_n_0 ),
        .O(\rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \rdata[7]_i_3 
       (.I0(s_axi_AXILiteS_ARADDR[7]),
        .I1(s_axi_AXILiteS_ARADDR[6]),
        .I2(s_axi_AXILiteS_ARADDR[5]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_ARADDR[1]),
        .I5(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[7]_i_4 
       (.I0(\int_pn32HPInput_reg[31]_0 [5]),
        .I1(Q[5]),
        .I2(\rdata[31]_i_8_n_0 ),
        .I3(zext_ln16_fu_322_p1[7]),
        .I4(\rdata[31]_i_7_n_0 ),
        .O(\rdata[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFFFE)) 
    \rdata[7]_i_6 
       (.I0(s_axi_AXILiteS_ARADDR[5]),
        .I1(s_axi_AXILiteS_ARADDR[6]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[8]_i_3 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(zext_ln16_fu_322_p1[8]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(Q[6]),
        .I5(\int_pn32HPInput_reg[31]_0 [6]),
        .O(\rdata[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA80888022800080)) 
    \rdata[9]_i_3 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(\rdata[31]_i_7_n_0 ),
        .I2(zext_ln16_fu_322_p1[9]),
        .I3(\rdata[31]_i_8_n_0 ),
        .I4(Q[7]),
        .I5(\int_pn32HPInput_reg[31]_0 [7]),
        .O(\rdata[9]_i_3_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_an32Coef_n_127),
        .Q(s_axi_AXILiteS_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_an32Coef_n_117),
        .Q(s_axi_AXILiteS_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_an32Coef_n_116),
        .Q(s_axi_AXILiteS_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_an32Coef_n_115),
        .Q(s_axi_AXILiteS_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_an32Coef_n_114),
        .Q(s_axi_AXILiteS_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_an32Coef_n_113),
        .Q(s_axi_AXILiteS_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_an32Coef_n_112),
        .Q(s_axi_AXILiteS_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_an32Coef_n_111),
        .Q(s_axi_AXILiteS_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_an32Coef_n_110),
        .Q(s_axi_AXILiteS_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_an32Coef_n_109),
        .Q(s_axi_AXILiteS_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_an32Coef_n_108),
        .Q(s_axi_AXILiteS_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_an32Coef_n_126),
        .Q(s_axi_AXILiteS_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_an32Coef_n_107),
        .Q(s_axi_AXILiteS_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_an32Coef_n_106),
        .Q(s_axi_AXILiteS_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_an32Coef_n_105),
        .Q(s_axi_AXILiteS_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_an32Coef_n_104),
        .Q(s_axi_AXILiteS_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_an32Coef_n_103),
        .Q(s_axi_AXILiteS_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_an32Coef_n_102),
        .Q(s_axi_AXILiteS_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_an32Coef_n_101),
        .Q(s_axi_AXILiteS_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_an32Coef_n_100),
        .Q(s_axi_AXILiteS_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_an32Coef_n_99),
        .Q(s_axi_AXILiteS_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_an32Coef_n_98),
        .Q(s_axi_AXILiteS_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_an32Coef_n_125),
        .Q(s_axi_AXILiteS_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_an32Coef_n_97),
        .Q(s_axi_AXILiteS_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_an32Coef_n_96),
        .Q(s_axi_AXILiteS_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_an32Coef_n_124),
        .Q(s_axi_AXILiteS_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_an32Coef_n_123),
        .Q(s_axi_AXILiteS_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_an32Coef_n_122),
        .Q(s_axi_AXILiteS_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_an32Coef_n_121),
        .Q(s_axi_AXILiteS_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_an32Coef_n_120),
        .Q(s_axi_AXILiteS_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_an32Coef_n_119),
        .Q(s_axi_AXILiteS_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_0 ),
        .D(int_an32Coef_n_118),
        .Q(s_axi_AXILiteS_RDATA[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_AXILiteS_RVALID_INST_0
       (.I0(\FSM_onehot_rstate_reg_n_0_[2] ),
        .I1(int_an32Coef_read),
        .O(s_axi_AXILiteS_RVALID));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln_reg_594[2]_i_2 
       (.I0(zext_ln16_fu_322_p1[1]),
        .O(\trunc_ln_reg_594[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln_reg_594[30]_i_1 
       (.I0(ap_start),
        .I1(int_ap_start_reg_0[0]),
        .O(E));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \trunc_ln_reg_594_reg[10]_i_1 
       (.CI(\trunc_ln_reg_594_reg[6]_i_1_n_0 ),
        .CO({\trunc_ln_reg_594_reg[10]_i_1_n_0 ,\trunc_ln_reg_594_reg[10]_i_1_n_1 ,\trunc_ln_reg_594_reg[10]_i_1_n_2 ,\trunc_ln_reg_594_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\int_regXferLeng_V_reg[31]_0 [10:7]),
        .S(zext_ln16_fu_322_p1[12:9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \trunc_ln_reg_594_reg[14]_i_1 
       (.CI(\trunc_ln_reg_594_reg[10]_i_1_n_0 ),
        .CO({\trunc_ln_reg_594_reg[14]_i_1_n_0 ,\trunc_ln_reg_594_reg[14]_i_1_n_1 ,\trunc_ln_reg_594_reg[14]_i_1_n_2 ,\trunc_ln_reg_594_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\int_regXferLeng_V_reg[31]_0 [14:11]),
        .S(zext_ln16_fu_322_p1[16:13]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \trunc_ln_reg_594_reg[18]_i_1 
       (.CI(\trunc_ln_reg_594_reg[14]_i_1_n_0 ),
        .CO({\trunc_ln_reg_594_reg[18]_i_1_n_0 ,\trunc_ln_reg_594_reg[18]_i_1_n_1 ,\trunc_ln_reg_594_reg[18]_i_1_n_2 ,\trunc_ln_reg_594_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\int_regXferLeng_V_reg[31]_0 [18:15]),
        .S(zext_ln16_fu_322_p1[20:17]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \trunc_ln_reg_594_reg[22]_i_1 
       (.CI(\trunc_ln_reg_594_reg[18]_i_1_n_0 ),
        .CO({\trunc_ln_reg_594_reg[22]_i_1_n_0 ,\trunc_ln_reg_594_reg[22]_i_1_n_1 ,\trunc_ln_reg_594_reg[22]_i_1_n_2 ,\trunc_ln_reg_594_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\int_regXferLeng_V_reg[31]_0 [22:19]),
        .S(zext_ln16_fu_322_p1[24:21]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \trunc_ln_reg_594_reg[26]_i_1 
       (.CI(\trunc_ln_reg_594_reg[22]_i_1_n_0 ),
        .CO({\trunc_ln_reg_594_reg[26]_i_1_n_0 ,\trunc_ln_reg_594_reg[26]_i_1_n_1 ,\trunc_ln_reg_594_reg[26]_i_1_n_2 ,\trunc_ln_reg_594_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\int_regXferLeng_V_reg[31]_0 [26:23]),
        .S(zext_ln16_fu_322_p1[28:25]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \trunc_ln_reg_594_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln_reg_594_reg[2]_i_1_n_0 ,\trunc_ln_reg_594_reg[2]_i_1_n_1 ,\trunc_ln_reg_594_reg[2]_i_1_n_2 ,\trunc_ln_reg_594_reg[2]_i_1_n_3 }),
        .CYINIT(zext_ln16_fu_322_p1[0]),
        .DI({1'b0,1'b0,1'b0,zext_ln16_fu_322_p1[1]}),
        .O({\int_regXferLeng_V_reg[31]_0 [2:0],\NLW_trunc_ln_reg_594_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({zext_ln16_fu_322_p1[4:2],\trunc_ln_reg_594[2]_i_2_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \trunc_ln_reg_594_reg[30]_i_2 
       (.CI(\trunc_ln_reg_594_reg[26]_i_1_n_0 ),
        .CO({\int_regXferLeng_V_reg[31]_0 [30],\NLW_trunc_ln_reg_594_reg[30]_i_2_CO_UNCONNECTED [2],\trunc_ln_reg_594_reg[30]_i_2_n_2 ,\trunc_ln_reg_594_reg[30]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_trunc_ln_reg_594_reg[30]_i_2_O_UNCONNECTED [3],\int_regXferLeng_V_reg[31]_0 [29:27]}),
        .S({1'b1,zext_ln16_fu_322_p1[31:29]}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \trunc_ln_reg_594_reg[6]_i_1 
       (.CI(\trunc_ln_reg_594_reg[2]_i_1_n_0 ),
        .CO({\trunc_ln_reg_594_reg[6]_i_1_n_0 ,\trunc_ln_reg_594_reg[6]_i_1_n_1 ,\trunc_ln_reg_594_reg[6]_i_1_n_2 ,\trunc_ln_reg_594_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\int_regXferLeng_V_reg[31]_0 [6:3]),
        .S(zext_ln16_fu_322_p1[8:5]));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(aw_hs));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[2]),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[3]),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[4]),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[5]),
        .Q(p_0_in[3]),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[6]),
        .Q(\waddr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \waddr_reg[7] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[7]),
        .Q(\waddr_reg_n_0_[7] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir_n11_maxi_AXILiteS_s_axi_ram" *) 
module design_1_fir_n11_maxi_0_0_fir_n11_maxi_AXILiteS_s_axi_ram
   (DOADO,
    DOBDO,
    an32Coef_q0,
    D,
    ap_clk,
    s_axi_AXILiteS_WDATA,
    \rdata_reg[31] ,
    \rdata_reg[0] ,
    \rdata_reg[1] ,
    \rdata_reg[2] ,
    \rdata_reg[3] ,
    \rdata_reg[7] ,
    buff1_reg,
    buff0_reg,
    buff0_reg_0,
    buff0_reg_1,
    buff0_reg_2,
    buff0_reg_3,
    buff0_reg_4,
    buff0_reg_5,
    buff0_reg_6,
    buff0_reg_7,
    buff0_reg_8,
    buff0_reg_9,
    buff0_reg_10,
    buff0_reg_11,
    buff0_reg_12,
    buff0_reg_13,
    buff0_reg_14,
    buff0_reg_15,
    buff1_reg_0,
    buff1_reg_1,
    buff1_reg_2,
    buff1_reg_3,
    buff1_reg_4,
    buff1_reg_5,
    buff1_reg_6,
    buff1_reg_7,
    buff1_reg_8,
    buff1_reg_9,
    buff1_reg_10,
    buff1_reg_11,
    buff1_reg_12,
    buff1_reg_13,
    buff1_reg_14,
    \rdata_reg[0]_0 ,
    \rdata_reg[0]_1 ,
    \rdata_reg[0]_2 ,
    \gen_write[1].mem_reg_0 ,
    s_axi_AXILiteS_ARVALID,
    \rdata_reg[1]_0 ,
    \rdata_reg[1]_1 ,
    \rdata_reg[2]_0 ,
    \rdata_reg[2]_1 ,
    \rdata_reg[3]_0 ,
    \rdata_reg[3]_1 ,
    \rdata_reg[4] ,
    \rdata_reg[4]_0 ,
    \rdata_reg[5] ,
    \rdata_reg[5]_0 ,
    \rdata_reg[6] ,
    \rdata_reg[6]_0 ,
    \rdata_reg[7]_0 ,
    \rdata_reg[7]_1 ,
    \rdata_reg[8] ,
    \rdata_reg[8]_0 ,
    \rdata_reg[9] ,
    \rdata_reg[9]_0 ,
    \rdata_reg[10] ,
    \rdata_reg[10]_0 ,
    \rdata_reg[11] ,
    \rdata_reg[11]_0 ,
    \rdata_reg[12] ,
    \rdata_reg[12]_0 ,
    \rdata_reg[13] ,
    \rdata_reg[13]_0 ,
    \rdata_reg[14] ,
    \rdata_reg[14]_0 ,
    \rdata_reg[15] ,
    \rdata_reg[15]_0 ,
    \rdata_reg[16] ,
    \rdata_reg[16]_0 ,
    \rdata_reg[17] ,
    \rdata_reg[17]_0 ,
    \rdata_reg[18] ,
    \rdata_reg[18]_0 ,
    \rdata_reg[19] ,
    \rdata_reg[19]_0 ,
    \rdata_reg[20] ,
    \rdata_reg[20]_0 ,
    \rdata_reg[21] ,
    \rdata_reg[21]_0 ,
    \rdata_reg[22] ,
    \rdata_reg[22]_0 ,
    \rdata_reg[23] ,
    \rdata_reg[23]_0 ,
    \rdata_reg[24] ,
    \rdata_reg[24]_0 ,
    \rdata_reg[25] ,
    \rdata_reg[25]_0 ,
    \rdata_reg[26] ,
    \rdata_reg[26]_0 ,
    \rdata_reg[27] ,
    \rdata_reg[27]_0 ,
    \rdata_reg[28] ,
    \rdata_reg[28]_0 ,
    \rdata_reg[29] ,
    \rdata_reg[29]_0 ,
    \rdata_reg[30] ,
    \rdata_reg[30]_0 ,
    \rdata_reg[31]_0 ,
    \rdata_reg[31]_1 ,
    s_axi_AXILiteS_ARADDR,
    Q,
    s_axi_AXILiteS_WSTRB,
    \gen_write[1].mem_reg_1 ,
    s_axi_AXILiteS_WVALID,
    \gen_write[1].mem_reg_2 ,
    grp_fu_398_ce);
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output [31:0]an32Coef_q0;
  output [31:0]D;
  input ap_clk;
  input [31:0]s_axi_AXILiteS_WDATA;
  input \rdata_reg[31] ;
  input \rdata_reg[0] ;
  input \rdata_reg[1] ;
  input \rdata_reg[2] ;
  input \rdata_reg[3] ;
  input \rdata_reg[7] ;
  input buff1_reg;
  input buff0_reg;
  input buff0_reg_0;
  input buff0_reg_1;
  input buff0_reg_2;
  input buff0_reg_3;
  input buff0_reg_4;
  input buff0_reg_5;
  input buff0_reg_6;
  input buff0_reg_7;
  input buff0_reg_8;
  input buff0_reg_9;
  input buff0_reg_10;
  input buff0_reg_11;
  input buff0_reg_12;
  input buff0_reg_13;
  input buff0_reg_14;
  input buff0_reg_15;
  input buff1_reg_0;
  input buff1_reg_1;
  input buff1_reg_2;
  input buff1_reg_3;
  input buff1_reg_4;
  input buff1_reg_5;
  input buff1_reg_6;
  input buff1_reg_7;
  input buff1_reg_8;
  input buff1_reg_9;
  input buff1_reg_10;
  input buff1_reg_11;
  input buff1_reg_12;
  input buff1_reg_13;
  input buff1_reg_14;
  input \rdata_reg[0]_0 ;
  input \rdata_reg[0]_1 ;
  input \rdata_reg[0]_2 ;
  input \gen_write[1].mem_reg_0 ;
  input s_axi_AXILiteS_ARVALID;
  input \rdata_reg[1]_0 ;
  input \rdata_reg[1]_1 ;
  input \rdata_reg[2]_0 ;
  input \rdata_reg[2]_1 ;
  input \rdata_reg[3]_0 ;
  input \rdata_reg[3]_1 ;
  input \rdata_reg[4] ;
  input \rdata_reg[4]_0 ;
  input \rdata_reg[5] ;
  input \rdata_reg[5]_0 ;
  input \rdata_reg[6] ;
  input \rdata_reg[6]_0 ;
  input \rdata_reg[7]_0 ;
  input \rdata_reg[7]_1 ;
  input \rdata_reg[8] ;
  input \rdata_reg[8]_0 ;
  input \rdata_reg[9] ;
  input \rdata_reg[9]_0 ;
  input \rdata_reg[10] ;
  input \rdata_reg[10]_0 ;
  input \rdata_reg[11] ;
  input \rdata_reg[11]_0 ;
  input \rdata_reg[12] ;
  input \rdata_reg[12]_0 ;
  input \rdata_reg[13] ;
  input \rdata_reg[13]_0 ;
  input \rdata_reg[14] ;
  input \rdata_reg[14]_0 ;
  input \rdata_reg[15] ;
  input \rdata_reg[15]_0 ;
  input \rdata_reg[16] ;
  input \rdata_reg[16]_0 ;
  input \rdata_reg[17] ;
  input \rdata_reg[17]_0 ;
  input \rdata_reg[18] ;
  input \rdata_reg[18]_0 ;
  input \rdata_reg[19] ;
  input \rdata_reg[19]_0 ;
  input \rdata_reg[20] ;
  input \rdata_reg[20]_0 ;
  input \rdata_reg[21] ;
  input \rdata_reg[21]_0 ;
  input \rdata_reg[22] ;
  input \rdata_reg[22]_0 ;
  input \rdata_reg[23] ;
  input \rdata_reg[23]_0 ;
  input \rdata_reg[24] ;
  input \rdata_reg[24]_0 ;
  input \rdata_reg[25] ;
  input \rdata_reg[25]_0 ;
  input \rdata_reg[26] ;
  input \rdata_reg[26]_0 ;
  input \rdata_reg[27] ;
  input \rdata_reg[27]_0 ;
  input \rdata_reg[28] ;
  input \rdata_reg[28]_0 ;
  input \rdata_reg[29] ;
  input \rdata_reg[29]_0 ;
  input \rdata_reg[30] ;
  input \rdata_reg[30]_0 ;
  input \rdata_reg[31]_0 ;
  input \rdata_reg[31]_1 ;
  input [3:0]s_axi_AXILiteS_ARADDR;
  input [3:0]Q;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input \gen_write[1].mem_reg_1 ;
  input s_axi_AXILiteS_WVALID;
  input [9:0]\gen_write[1].mem_reg_2 ;
  input grp_fu_398_ce;

  wire [31:0]D;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [3:0]Q;
  wire [31:0]an32Coef_q0;
  wire ap_clk;
  wire buff0_reg;
  wire buff0_reg_0;
  wire buff0_reg_1;
  wire buff0_reg_10;
  wire buff0_reg_11;
  wire buff0_reg_12;
  wire buff0_reg_13;
  wire buff0_reg_14;
  wire buff0_reg_15;
  wire buff0_reg_2;
  wire buff0_reg_3;
  wire buff0_reg_4;
  wire buff0_reg_5;
  wire buff0_reg_6;
  wire buff0_reg_7;
  wire buff0_reg_8;
  wire buff0_reg_9;
  wire buff1_reg;
  wire buff1_reg_0;
  wire buff1_reg_1;
  wire buff1_reg_10;
  wire buff1_reg_11;
  wire buff1_reg_12;
  wire buff1_reg_13;
  wire buff1_reg_14;
  wire buff1_reg_2;
  wire buff1_reg_3;
  wire buff1_reg_4;
  wire buff1_reg_5;
  wire buff1_reg_6;
  wire buff1_reg_7;
  wire buff1_reg_8;
  wire buff1_reg_9;
  wire \gen_write[1].mem_reg_0 ;
  wire \gen_write[1].mem_reg_1 ;
  wire [9:0]\gen_write[1].mem_reg_2 ;
  wire \gen_write[1].mem_reg_i_10_n_0 ;
  wire \gen_write[1].mem_reg_i_11_n_0 ;
  wire \gen_write[1].mem_reg_i_12_n_0 ;
  wire \gen_write[1].mem_reg_i_13_n_0 ;
  wire \gen_write[1].mem_reg_i_14_n_0 ;
  wire \gen_write[1].mem_reg_i_5_n_0 ;
  wire \gen_write[1].mem_reg_i_6_n_0 ;
  wire \gen_write[1].mem_reg_i_7_n_0 ;
  wire \gen_write[1].mem_reg_i_8_n_0 ;
  wire \gen_write[1].mem_reg_i_9_n_0 ;
  wire grp_fu_398_ce;
  wire [3:0]int_an32Coef_address1;
  wire [7:0]int_an32Coef_q1;
  wire \rdata_reg[0] ;
  wire \rdata_reg[0]_0 ;
  wire \rdata_reg[0]_1 ;
  wire \rdata_reg[0]_2 ;
  wire \rdata_reg[10] ;
  wire \rdata_reg[10]_0 ;
  wire \rdata_reg[11] ;
  wire \rdata_reg[11]_0 ;
  wire \rdata_reg[12] ;
  wire \rdata_reg[12]_0 ;
  wire \rdata_reg[13] ;
  wire \rdata_reg[13]_0 ;
  wire \rdata_reg[14] ;
  wire \rdata_reg[14]_0 ;
  wire \rdata_reg[15] ;
  wire \rdata_reg[15]_0 ;
  wire \rdata_reg[16] ;
  wire \rdata_reg[16]_0 ;
  wire \rdata_reg[17] ;
  wire \rdata_reg[17]_0 ;
  wire \rdata_reg[18] ;
  wire \rdata_reg[18]_0 ;
  wire \rdata_reg[19] ;
  wire \rdata_reg[19]_0 ;
  wire \rdata_reg[1] ;
  wire \rdata_reg[1]_0 ;
  wire \rdata_reg[1]_1 ;
  wire \rdata_reg[20] ;
  wire \rdata_reg[20]_0 ;
  wire \rdata_reg[21] ;
  wire \rdata_reg[21]_0 ;
  wire \rdata_reg[22] ;
  wire \rdata_reg[22]_0 ;
  wire \rdata_reg[23] ;
  wire \rdata_reg[23]_0 ;
  wire \rdata_reg[24] ;
  wire \rdata_reg[24]_0 ;
  wire \rdata_reg[25] ;
  wire \rdata_reg[25]_0 ;
  wire \rdata_reg[26] ;
  wire \rdata_reg[26]_0 ;
  wire \rdata_reg[27] ;
  wire \rdata_reg[27]_0 ;
  wire \rdata_reg[28] ;
  wire \rdata_reg[28]_0 ;
  wire \rdata_reg[29] ;
  wire \rdata_reg[29]_0 ;
  wire \rdata_reg[2] ;
  wire \rdata_reg[2]_0 ;
  wire \rdata_reg[2]_1 ;
  wire \rdata_reg[30] ;
  wire \rdata_reg[30]_0 ;
  wire \rdata_reg[31] ;
  wire \rdata_reg[31]_0 ;
  wire \rdata_reg[31]_1 ;
  wire \rdata_reg[3] ;
  wire \rdata_reg[3]_0 ;
  wire \rdata_reg[3]_1 ;
  wire \rdata_reg[4] ;
  wire \rdata_reg[4]_0 ;
  wire \rdata_reg[5] ;
  wire \rdata_reg[5]_0 ;
  wire \rdata_reg[6] ;
  wire \rdata_reg[6]_0 ;
  wire \rdata_reg[7] ;
  wire \rdata_reg[7]_0 ;
  wire \rdata_reg[7]_1 ;
  wire \rdata_reg[8] ;
  wire \rdata_reg[8]_0 ;
  wire \rdata_reg[9] ;
  wire \rdata_reg[9]_0 ;
  wire [3:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_10
       (.I0(DOBDO[10]),
        .I1(buff1_reg),
        .I2(buff0_reg_9),
        .O(an32Coef_q0[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_11
       (.I0(DOBDO[9]),
        .I1(buff1_reg),
        .I2(buff0_reg_8),
        .O(an32Coef_q0[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_12
       (.I0(DOBDO[8]),
        .I1(buff1_reg),
        .I2(buff0_reg_7),
        .O(an32Coef_q0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_13
       (.I0(DOBDO[7]),
        .I1(buff1_reg),
        .I2(buff0_reg_6),
        .O(an32Coef_q0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_14
       (.I0(DOBDO[6]),
        .I1(buff1_reg),
        .I2(buff0_reg_5),
        .O(an32Coef_q0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_15
       (.I0(DOBDO[5]),
        .I1(buff1_reg),
        .I2(buff0_reg_4),
        .O(an32Coef_q0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_16
       (.I0(DOBDO[4]),
        .I1(buff1_reg),
        .I2(buff0_reg_3),
        .O(an32Coef_q0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_17
       (.I0(DOBDO[3]),
        .I1(buff1_reg),
        .I2(buff0_reg_2),
        .O(an32Coef_q0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_18
       (.I0(DOBDO[2]),
        .I1(buff1_reg),
        .I2(buff0_reg_1),
        .O(an32Coef_q0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_19
       (.I0(DOBDO[1]),
        .I1(buff1_reg),
        .I2(buff0_reg_0),
        .O(an32Coef_q0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_20
       (.I0(DOBDO[0]),
        .I1(buff1_reg),
        .I2(buff0_reg),
        .O(an32Coef_q0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_4
       (.I0(DOBDO[16]),
        .I1(buff1_reg),
        .I2(buff0_reg_15),
        .O(an32Coef_q0[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_5
       (.I0(DOBDO[15]),
        .I1(buff1_reg),
        .I2(buff0_reg_14),
        .O(an32Coef_q0[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_6
       (.I0(DOBDO[14]),
        .I1(buff1_reg),
        .I2(buff0_reg_13),
        .O(an32Coef_q0[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_7
       (.I0(DOBDO[13]),
        .I1(buff1_reg),
        .I2(buff0_reg_12),
        .O(an32Coef_q0[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_8
       (.I0(DOBDO[12]),
        .I1(buff1_reg),
        .I2(buff0_reg_11),
        .O(an32Coef_q0[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff0_reg_i_9
       (.I0(DOBDO[11]),
        .I1(buff1_reg),
        .I2(buff0_reg_10),
        .O(an32Coef_q0[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff1_reg_i_1
       (.I0(DOBDO[31]),
        .I1(buff1_reg),
        .I2(buff1_reg_14),
        .O(an32Coef_q0[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff1_reg_i_10
       (.I0(DOBDO[22]),
        .I1(buff1_reg),
        .I2(buff1_reg_5),
        .O(an32Coef_q0[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff1_reg_i_11
       (.I0(DOBDO[21]),
        .I1(buff1_reg),
        .I2(buff1_reg_4),
        .O(an32Coef_q0[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff1_reg_i_12
       (.I0(DOBDO[20]),
        .I1(buff1_reg),
        .I2(buff1_reg_3),
        .O(an32Coef_q0[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff1_reg_i_13
       (.I0(DOBDO[19]),
        .I1(buff1_reg),
        .I2(buff1_reg_2),
        .O(an32Coef_q0[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff1_reg_i_14
       (.I0(DOBDO[18]),
        .I1(buff1_reg),
        .I2(buff1_reg_1),
        .O(an32Coef_q0[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff1_reg_i_15
       (.I0(DOBDO[17]),
        .I1(buff1_reg),
        .I2(buff1_reg_0),
        .O(an32Coef_q0[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff1_reg_i_2
       (.I0(DOBDO[30]),
        .I1(buff1_reg),
        .I2(buff1_reg_13),
        .O(an32Coef_q0[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff1_reg_i_3
       (.I0(DOBDO[29]),
        .I1(buff1_reg),
        .I2(buff1_reg_12),
        .O(an32Coef_q0[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff1_reg_i_4
       (.I0(DOBDO[28]),
        .I1(buff1_reg),
        .I2(buff1_reg_11),
        .O(an32Coef_q0[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff1_reg_i_5
       (.I0(DOBDO[27]),
        .I1(buff1_reg),
        .I2(buff1_reg_10),
        .O(an32Coef_q0[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff1_reg_i_6
       (.I0(DOBDO[26]),
        .I1(buff1_reg),
        .I2(buff1_reg_9),
        .O(an32Coef_q0[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff1_reg_i_7
       (.I0(DOBDO[25]),
        .I1(buff1_reg),
        .I2(buff1_reg_8),
        .O(an32Coef_q0[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff1_reg_i_8
       (.I0(DOBDO[24]),
        .I1(buff1_reg),
        .I2(buff1_reg_7),
        .O(an32Coef_q0[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    buff1_reg_i_9
       (.I0(DOBDO[23]),
        .I1(buff1_reg),
        .I2(buff1_reg_6),
        .O(an32Coef_q0[23]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "384" *) 
  (* RTL_RAM_NAME = "fir_n11_maxi_AXILiteS_s_axi_U/int_an32Coef/gen_write[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "11" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "11" *) 
  (* ram_offset = "1008" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_write[1].mem_reg 
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,int_an32Coef_address1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,\gen_write[1].mem_reg_i_5_n_0 ,\gen_write[1].mem_reg_i_6_n_0 ,\gen_write[1].mem_reg_i_7_n_0 ,\gen_write[1].mem_reg_i_8_n_0 ,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ),
        .DIADI(s_axi_AXILiteS_WDATA),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .DOPADOP(\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ),
        .WEA({\gen_write[1].mem_reg_i_9_n_0 ,\gen_write[1].mem_reg_i_10_n_0 ,\gen_write[1].mem_reg_i_11_n_0 ,\gen_write[1].mem_reg_i_12_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_write[1].mem_reg_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(\gen_write[1].mem_reg_0 ),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(Q[3]),
        .O(int_an32Coef_address1[3]));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_10 
       (.I0(s_axi_AXILiteS_WSTRB[2]),
        .I1(\gen_write[1].mem_reg_1 ),
        .I2(s_axi_AXILiteS_WVALID),
        .O(\gen_write[1].mem_reg_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_11 
       (.I0(s_axi_AXILiteS_WSTRB[1]),
        .I1(\gen_write[1].mem_reg_1 ),
        .I2(s_axi_AXILiteS_WVALID),
        .O(\gen_write[1].mem_reg_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_12 
       (.I0(s_axi_AXILiteS_WSTRB[0]),
        .I1(\gen_write[1].mem_reg_1 ),
        .I2(s_axi_AXILiteS_WVALID),
        .O(\gen_write[1].mem_reg_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h55555501)) 
    \gen_write[1].mem_reg_i_13 
       (.I0(\gen_write[1].mem_reg_2 [4]),
        .I1(\gen_write[1].mem_reg_2 [1]),
        .I2(\gen_write[1].mem_reg_2 [0]),
        .I3(\gen_write[1].mem_reg_2 [3]),
        .I4(\gen_write[1].mem_reg_2 [2]),
        .O(\gen_write[1].mem_reg_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555551011)) 
    \gen_write[1].mem_reg_i_14 
       (.I0(\gen_write[1].mem_reg_2 [5]),
        .I1(\gen_write[1].mem_reg_2 [2]),
        .I2(\gen_write[1].mem_reg_2 [1]),
        .I3(\gen_write[1].mem_reg_2 [0]),
        .I4(\gen_write[1].mem_reg_2 [4]),
        .I5(\gen_write[1].mem_reg_2 [3]),
        .O(\gen_write[1].mem_reg_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_write[1].mem_reg_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(\gen_write[1].mem_reg_0 ),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(Q[2]),
        .O(int_an32Coef_address1[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_write[1].mem_reg_i_3 
       (.I0(s_axi_AXILiteS_ARADDR[1]),
        .I1(\gen_write[1].mem_reg_0 ),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(Q[1]),
        .O(int_an32Coef_address1[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_write[1].mem_reg_i_4 
       (.I0(s_axi_AXILiteS_ARADDR[0]),
        .I1(\gen_write[1].mem_reg_0 ),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(Q[0]),
        .O(int_an32Coef_address1[0]));
  LUT6 #(
    .INIT(64'h00000000000000FE)) 
    \gen_write[1].mem_reg_i_5 
       (.I0(\gen_write[1].mem_reg_2 [4]),
        .I1(\gen_write[1].mem_reg_2 [6]),
        .I2(\gen_write[1].mem_reg_2 [5]),
        .I3(\gen_write[1].mem_reg_2 [7]),
        .I4(\gen_write[1].mem_reg_2 [8]),
        .I5(\gen_write[1].mem_reg_2 [9]),
        .O(\gen_write[1].mem_reg_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFEFEFEFF)) 
    \gen_write[1].mem_reg_i_6 
       (.I0(\gen_write[1].mem_reg_2 [7]),
        .I1(\gen_write[1].mem_reg_2 [8]),
        .I2(\gen_write[1].mem_reg_2 [9]),
        .I3(grp_fu_398_ce),
        .I4(\gen_write[1].mem_reg_2 [1]),
        .I5(\gen_write[1].mem_reg_2 [0]),
        .O(\gen_write[1].mem_reg_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555550001)) 
    \gen_write[1].mem_reg_i_7 
       (.I0(\gen_write[1].mem_reg_2 [9]),
        .I1(\gen_write[1].mem_reg_2 [5]),
        .I2(\gen_write[1].mem_reg_2 [6]),
        .I3(\gen_write[1].mem_reg_i_13_n_0 ),
        .I4(\gen_write[1].mem_reg_2 [7]),
        .I5(\gen_write[1].mem_reg_2 [8]),
        .O(\gen_write[1].mem_reg_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF00F1)) 
    \gen_write[1].mem_reg_i_8 
       (.I0(\gen_write[1].mem_reg_i_14_n_0 ),
        .I1(\gen_write[1].mem_reg_2 [6]),
        .I2(\gen_write[1].mem_reg_2 [7]),
        .I3(\gen_write[1].mem_reg_2 [8]),
        .I4(\gen_write[1].mem_reg_2 [9]),
        .O(\gen_write[1].mem_reg_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_9 
       (.I0(s_axi_AXILiteS_WSTRB[3]),
        .I1(\gen_write[1].mem_reg_1 ),
        .I2(s_axi_AXILiteS_WVALID),
        .O(\gen_write[1].mem_reg_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \rdata[0]_i_1 
       (.I0(\rdata_reg[0]_0 ),
        .I1(\rdata_reg[0]_1 ),
        .I2(\rdata_reg[0]_2 ),
        .I3(\gen_write[1].mem_reg_0 ),
        .I4(s_axi_AXILiteS_ARVALID),
        .I5(int_an32Coef_q1[0]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[0]_i_4 
       (.I0(DOADO[0]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[0] ),
        .O(int_an32Coef_q1[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF70777000)) 
    \rdata[10]_i_1 
       (.I0(\gen_write[1].mem_reg_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(DOADO[10]),
        .I3(\rdata_reg[31] ),
        .I4(\rdata_reg[10] ),
        .I5(\rdata_reg[10]_0 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFF70777000)) 
    \rdata[11]_i_1 
       (.I0(\gen_write[1].mem_reg_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(DOADO[11]),
        .I3(\rdata_reg[31] ),
        .I4(\rdata_reg[11] ),
        .I5(\rdata_reg[11]_0 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFF70777000)) 
    \rdata[12]_i_1 
       (.I0(\gen_write[1].mem_reg_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(DOADO[12]),
        .I3(\rdata_reg[31] ),
        .I4(\rdata_reg[12] ),
        .I5(\rdata_reg[12]_0 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hFFFFFFFF70777000)) 
    \rdata[13]_i_1 
       (.I0(\gen_write[1].mem_reg_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(DOADO[13]),
        .I3(\rdata_reg[31] ),
        .I4(\rdata_reg[13] ),
        .I5(\rdata_reg[13]_0 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hFFFFFFFF70777000)) 
    \rdata[14]_i_1 
       (.I0(\gen_write[1].mem_reg_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(DOADO[14]),
        .I3(\rdata_reg[31] ),
        .I4(\rdata_reg[14] ),
        .I5(\rdata_reg[14]_0 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hFFFFFFFF70777000)) 
    \rdata[15]_i_1 
       (.I0(\gen_write[1].mem_reg_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(DOADO[15]),
        .I3(\rdata_reg[31] ),
        .I4(\rdata_reg[15] ),
        .I5(\rdata_reg[15]_0 ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFF70777000)) 
    \rdata[16]_i_1 
       (.I0(\gen_write[1].mem_reg_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(DOADO[16]),
        .I3(\rdata_reg[31] ),
        .I4(\rdata_reg[16] ),
        .I5(\rdata_reg[16]_0 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hFFFFFFFF70777000)) 
    \rdata[17]_i_1 
       (.I0(\gen_write[1].mem_reg_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(DOADO[17]),
        .I3(\rdata_reg[31] ),
        .I4(\rdata_reg[17] ),
        .I5(\rdata_reg[17]_0 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hFFFFFFFF70777000)) 
    \rdata[18]_i_1 
       (.I0(\gen_write[1].mem_reg_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(DOADO[18]),
        .I3(\rdata_reg[31] ),
        .I4(\rdata_reg[18] ),
        .I5(\rdata_reg[18]_0 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hFFFFFFFF70777000)) 
    \rdata[19]_i_1 
       (.I0(\gen_write[1].mem_reg_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(DOADO[19]),
        .I3(\rdata_reg[31] ),
        .I4(\rdata_reg[19] ),
        .I5(\rdata_reg[19]_0 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \rdata[1]_i_1 
       (.I0(\rdata_reg[1]_0 ),
        .I1(\rdata_reg[0]_1 ),
        .I2(\rdata_reg[1]_1 ),
        .I3(\gen_write[1].mem_reg_0 ),
        .I4(s_axi_AXILiteS_ARVALID),
        .I5(int_an32Coef_q1[1]),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[1]_i_4 
       (.I0(DOADO[1]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[1] ),
        .O(int_an32Coef_q1[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF70777000)) 
    \rdata[20]_i_1 
       (.I0(\gen_write[1].mem_reg_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(DOADO[20]),
        .I3(\rdata_reg[31] ),
        .I4(\rdata_reg[20] ),
        .I5(\rdata_reg[20]_0 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hFFFFFFFF70777000)) 
    \rdata[21]_i_1 
       (.I0(\gen_write[1].mem_reg_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(DOADO[21]),
        .I3(\rdata_reg[31] ),
        .I4(\rdata_reg[21] ),
        .I5(\rdata_reg[21]_0 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hFFFFFFFF70777000)) 
    \rdata[22]_i_1 
       (.I0(\gen_write[1].mem_reg_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(DOADO[22]),
        .I3(\rdata_reg[31] ),
        .I4(\rdata_reg[22] ),
        .I5(\rdata_reg[22]_0 ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hFFFFFFFF70777000)) 
    \rdata[23]_i_1 
       (.I0(\gen_write[1].mem_reg_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(DOADO[23]),
        .I3(\rdata_reg[31] ),
        .I4(\rdata_reg[23] ),
        .I5(\rdata_reg[23]_0 ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hFFFFFFFF70777000)) 
    \rdata[24]_i_1 
       (.I0(\gen_write[1].mem_reg_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(DOADO[24]),
        .I3(\rdata_reg[31] ),
        .I4(\rdata_reg[24] ),
        .I5(\rdata_reg[24]_0 ),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hFFFFFFFF70777000)) 
    \rdata[25]_i_1 
       (.I0(\gen_write[1].mem_reg_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(DOADO[25]),
        .I3(\rdata_reg[31] ),
        .I4(\rdata_reg[25] ),
        .I5(\rdata_reg[25]_0 ),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hFFFFFFFF70777000)) 
    \rdata[26]_i_1 
       (.I0(\gen_write[1].mem_reg_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(DOADO[26]),
        .I3(\rdata_reg[31] ),
        .I4(\rdata_reg[26] ),
        .I5(\rdata_reg[26]_0 ),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hFFFFFFFF70777000)) 
    \rdata[27]_i_1 
       (.I0(\gen_write[1].mem_reg_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(DOADO[27]),
        .I3(\rdata_reg[31] ),
        .I4(\rdata_reg[27] ),
        .I5(\rdata_reg[27]_0 ),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hFFFFFFFF70777000)) 
    \rdata[28]_i_1 
       (.I0(\gen_write[1].mem_reg_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(DOADO[28]),
        .I3(\rdata_reg[31] ),
        .I4(\rdata_reg[28] ),
        .I5(\rdata_reg[28]_0 ),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hFFFFFFFF70777000)) 
    \rdata[29]_i_1 
       (.I0(\gen_write[1].mem_reg_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(DOADO[29]),
        .I3(\rdata_reg[31] ),
        .I4(\rdata_reg[29] ),
        .I5(\rdata_reg[29]_0 ),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \rdata[2]_i_1 
       (.I0(\rdata_reg[2]_0 ),
        .I1(\rdata_reg[0]_1 ),
        .I2(\rdata_reg[2]_1 ),
        .I3(\gen_write[1].mem_reg_0 ),
        .I4(s_axi_AXILiteS_ARVALID),
        .I5(int_an32Coef_q1[2]),
        .O(D[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[2]_i_4 
       (.I0(DOADO[2]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[2] ),
        .O(int_an32Coef_q1[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF70777000)) 
    \rdata[30]_i_1 
       (.I0(\gen_write[1].mem_reg_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(DOADO[30]),
        .I3(\rdata_reg[31] ),
        .I4(\rdata_reg[30] ),
        .I5(\rdata_reg[30]_0 ),
        .O(D[30]));
  LUT6 #(
    .INIT(64'hFFFFFFFF70777000)) 
    \rdata[31]_i_2 
       (.I0(\gen_write[1].mem_reg_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(DOADO[31]),
        .I3(\rdata_reg[31] ),
        .I4(\rdata_reg[31]_0 ),
        .I5(\rdata_reg[31]_1 ),
        .O(D[31]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \rdata[3]_i_1 
       (.I0(\rdata_reg[3]_0 ),
        .I1(\rdata_reg[0]_1 ),
        .I2(\rdata_reg[3]_1 ),
        .I3(\gen_write[1].mem_reg_0 ),
        .I4(s_axi_AXILiteS_ARVALID),
        .I5(int_an32Coef_q1[3]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[3]_i_4 
       (.I0(DOADO[3]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[3] ),
        .O(int_an32Coef_q1[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF70777000)) 
    \rdata[4]_i_1 
       (.I0(\gen_write[1].mem_reg_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(DOADO[4]),
        .I3(\rdata_reg[31] ),
        .I4(\rdata_reg[4] ),
        .I5(\rdata_reg[4]_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF70777000)) 
    \rdata[5]_i_1 
       (.I0(\gen_write[1].mem_reg_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(DOADO[5]),
        .I3(\rdata_reg[31] ),
        .I4(\rdata_reg[5] ),
        .I5(\rdata_reg[5]_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFF70777000)) 
    \rdata[6]_i_1 
       (.I0(\gen_write[1].mem_reg_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(DOADO[6]),
        .I3(\rdata_reg[31] ),
        .I4(\rdata_reg[6] ),
        .I5(\rdata_reg[6]_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \rdata[7]_i_1 
       (.I0(\rdata_reg[7]_0 ),
        .I1(\rdata_reg[0]_1 ),
        .I2(\rdata_reg[7]_1 ),
        .I3(\gen_write[1].mem_reg_0 ),
        .I4(s_axi_AXILiteS_ARVALID),
        .I5(int_an32Coef_q1[7]),
        .O(D[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[7]_i_5 
       (.I0(DOADO[7]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[7] ),
        .O(int_an32Coef_q1[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF70777000)) 
    \rdata[8]_i_1 
       (.I0(\gen_write[1].mem_reg_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(DOADO[8]),
        .I3(\rdata_reg[31] ),
        .I4(\rdata_reg[8] ),
        .I5(\rdata_reg[8]_0 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFF70777000)) 
    \rdata[9]_i_1 
       (.I0(\gen_write[1].mem_reg_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(DOADO[9]),
        .I3(\rdata_reg[31] ),
        .I4(\rdata_reg[9] ),
        .I5(\rdata_reg[9]_0 ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "fir_n11_maxi_gmem_m_axi" *) 
module design_1_fir_n11_maxi_0_0_fir_n11_maxi_gmem_m_axi
   (full_n_reg,
    ap_rst_n_inv,
    ap_NS_fsm,
    full_n_reg_0,
    gmem_BVALID,
    \bus_equal_gen.WVALID_Dummy_reg ,
    m_axi_gmem_WLAST,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    \ap_CS_fsm_reg[7] ,
    ap_done,
    m_axi_gmem_AWVALID,
    \could_multi_bursts.awlen_buf_reg[3] ,
    \ap_CS_fsm_reg[4] ,
    an32ShiftReg_40,
    grp_fu_430_ce,
    grp_fu_414_ce,
    grp_fu_450_ce,
    grp_fu_466_ce,
    reg_2900,
    E,
    an32Coef_ce0,
    grp_fu_441_ce,
    n32Temp_reg_6810,
    reg_2820,
    \icmp_ln16_reg_672_reg[0] ,
    grp_fu_502_ce,
    grp_fu_518_ce,
    grp_fu_486_ce,
    grp_fu_543_ce,
    m_axi_gmem_AWADDR,
    m_axi_gmem_ARADDR,
    \icmp_ln16_reg_672_reg[0]_0 ,
    \could_multi_bursts.arlen_buf_reg[3] ,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    \data_p1_reg[31] ,
    ap_clk,
    Q,
    D,
    m_axi_gmem_RRESP,
    m_axi_gmem_RVALID,
    \data_p2_reg[62] ,
    ap_rst_n,
    m_axi_gmem_ARREADY,
    empty_n_reg,
    ap_enable_reg_pp0_iter0,
    ap_enable_reg_pp0_iter1_reg,
    ap_start,
    m_axi_gmem_WREADY,
    m_axi_gmem_AWREADY,
    \usedw_reg[0] ,
    buff1_reg,
    CO,
    buff0_reg_i_21,
    m_axi_gmem_BVALID,
    \data_p2_reg[29] ,
    \data_p2_reg[29]_0 );
  output full_n_reg;
  output ap_rst_n_inv;
  output [7:0]ap_NS_fsm;
  output full_n_reg_0;
  output gmem_BVALID;
  output \bus_equal_gen.WVALID_Dummy_reg ;
  output m_axi_gmem_WLAST;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output \ap_CS_fsm_reg[7] ;
  output ap_done;
  output m_axi_gmem_AWVALID;
  output [3:0]\could_multi_bursts.awlen_buf_reg[3] ;
  output \ap_CS_fsm_reg[4] ;
  output an32ShiftReg_40;
  output grp_fu_430_ce;
  output grp_fu_414_ce;
  output grp_fu_450_ce;
  output grp_fu_466_ce;
  output reg_2900;
  output [0:0]E;
  output an32Coef_ce0;
  output grp_fu_441_ce;
  output n32Temp_reg_6810;
  output reg_2820;
  output [0:0]\icmp_ln16_reg_672_reg[0] ;
  output grp_fu_502_ce;
  output grp_fu_518_ce;
  output grp_fu_486_ce;
  output grp_fu_543_ce;
  output [29:0]m_axi_gmem_AWADDR;
  output [29:0]m_axi_gmem_ARADDR;
  output [0:0]\icmp_ln16_reg_672_reg[0]_0 ;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  output [31:0]\data_p1_reg[31] ;
  input ap_clk;
  input [31:0]Q;
  input [32:0]D;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_RVALID;
  input [30:0]\data_p2_reg[62] ;
  input ap_rst_n;
  input m_axi_gmem_ARREADY;
  input [18:0]empty_n_reg;
  input ap_enable_reg_pp0_iter0;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_start;
  input m_axi_gmem_WREADY;
  input m_axi_gmem_AWREADY;
  input \usedw_reg[0] ;
  input buff1_reg;
  input [0:0]CO;
  input buff0_reg_i_21;
  input m_axi_gmem_BVALID;
  input [29:0]\data_p2_reg[29] ;
  input [29:0]\data_p2_reg[29]_0 ;

  wire AWVALID_Dummy;
  wire [0:0]CO;
  wire [32:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire an32Coef_ce0;
  wire an32ShiftReg_40;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[7] ;
  wire [7:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire buff0_reg_i_21;
  wire buff1_reg;
  wire [5:0]\buff_rdata/usedw_reg ;
  wire [5:0]\buff_wdata/usedw_reg ;
  wire \bus_equal_gen.WVALID_Dummy_reg ;
  wire bus_read_n_20;
  wire bus_read_n_23;
  wire bus_read_n_54;
  wire bus_read_n_55;
  wire bus_read_n_56;
  wire bus_read_n_57;
  wire bus_read_n_58;
  wire bus_read_n_59;
  wire bus_read_n_60;
  wire bus_write_n_100;
  wire bus_write_n_101;
  wire bus_write_n_103;
  wire bus_write_n_104;
  wire bus_write_n_105;
  wire bus_write_n_44;
  wire bus_write_n_45;
  wire bus_write_n_58;
  wire bus_write_n_67;
  wire bus_write_n_98;
  wire bus_write_n_99;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire [3:0]\could_multi_bursts.awlen_buf_reg[3] ;
  wire \could_multi_bursts.next_loop ;
  wire [31:0]\data_p1_reg[31] ;
  wire [62:32]data_p2;
  wire [29:0]\data_p2_reg[29] ;
  wire [29:0]\data_p2_reg[29]_0 ;
  wire [30:0]\data_p2_reg[62] ;
  wire [18:0]empty_n_reg;
  wire full_n_reg;
  wire full_n_reg_0;
  wire gmem_ARREADY;
  wire gmem_AWREADY;
  wire gmem_BVALID;
  wire grp_fu_414_ce;
  wire grp_fu_430_ce;
  wire grp_fu_441_ce;
  wire grp_fu_450_ce;
  wire grp_fu_466_ce;
  wire grp_fu_486_ce;
  wire grp_fu_502_ce;
  wire grp_fu_518_ce;
  wire grp_fu_543_ce;
  wire [0:0]\icmp_ln16_reg_672_reg[0] ;
  wire [0:0]\icmp_ln16_reg_672_reg[0]_0 ;
  wire [29:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire [29:0]m_axi_gmem_AWADDR;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire n32Temp_reg_6810;
  wire [1:0]p_0_in;
  wire p_0_out__18_carry__0_n_2;
  wire p_0_out__18_carry__0_n_3;
  wire p_0_out__18_carry__0_n_5;
  wire p_0_out__18_carry__0_n_6;
  wire p_0_out__18_carry__0_n_7;
  wire p_0_out__18_carry_n_0;
  wire p_0_out__18_carry_n_1;
  wire p_0_out__18_carry_n_2;
  wire p_0_out__18_carry_n_3;
  wire p_0_out__18_carry_n_4;
  wire p_0_out__18_carry_n_5;
  wire p_0_out__18_carry_n_6;
  wire p_0_out__18_carry_n_7;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire reg_2820;
  wire reg_2900;
  wire [1:0]throttl_cnt_reg;
  wire \usedw_reg[0] ;
  wire wreq_throttl_n_4;
  wire wreq_throttl_n_5;
  wire wreq_throttl_n_6;
  wire [3:2]NLW_p_0_out__18_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out__18_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;

  design_1_fir_n11_maxi_0_0_fir_n11_maxi_gmem_m_axi_read bus_read
       (.CO(CO),
        .D(D),
        .DI(bus_read_n_23),
        .E(ap_NS_fsm[1]),
        .Q(\buff_rdata/usedw_reg ),
        .S({bus_read_n_54,bus_read_n_55,bus_read_n_56,bus_read_n_57}),
        .SR(ap_rst_n_inv),
        .an32ShiftReg_40(an32ShiftReg_40),
        .\ap_CS_fsm_reg[10] (bus_read_n_20),
        .\ap_CS_fsm_reg[1] ({empty_n_reg[16:13],empty_n_reg[11:5],empty_n_reg[3:1]}),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .ap_NS_fsm(ap_NS_fsm[3:2]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(n32Temp_reg_6810),
        .ap_rst_n(ap_rst_n),
        .buff1_reg(\usedw_reg[0] ),
        .buff1_reg_0(ap_enable_reg_pp0_iter1_reg),
        .buff1_reg_1(buff1_reg),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg ),
        .\could_multi_bursts.arlen_buf_reg[3]_0 (\could_multi_bursts.arlen_buf_reg[3] ),
        .\data_p1_reg[31] (\data_p1_reg[31] ),
        .\data_p1_reg[62] (\data_p2_reg[62] ),
        .data_p2(data_p2),
        .\data_p2_reg[29] (\data_p2_reg[29]_0 ),
        .full_n_reg(full_n_reg),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_AWREADY(gmem_AWREADY),
        .grp_fu_486_ce(grp_fu_486_ce),
        .grp_fu_502_ce(grp_fu_502_ce),
        .grp_fu_518_ce(grp_fu_518_ce),
        .grp_fu_543_ce(grp_fu_543_ce),
        .\icmp_ln16_reg_672_reg[0] (\icmp_ln16_reg_672_reg[0] ),
        .m_axi_gmem_ARADDR(m_axi_gmem_ARADDR),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .reg_2820(reg_2820),
        .\usedw_reg[6] ({bus_read_n_58,bus_read_n_59,bus_read_n_60}),
        .\usedw_reg[7] ({p_0_out__18_carry__0_n_5,p_0_out__18_carry__0_n_6,p_0_out__18_carry__0_n_7,p_0_out__18_carry_n_4,p_0_out__18_carry_n_5,p_0_out__18_carry_n_6,p_0_out__18_carry_n_7}));
  design_1_fir_n11_maxi_0_0_fir_n11_maxi_gmem_m_axi_write bus_write
       (.AWVALID_Dummy(AWVALID_Dummy),
        .CO(CO),
        .D(p_0_in),
        .DI(bus_write_n_67),
        .E(ap_NS_fsm[1]),
        .Q(Q),
        .S({bus_write_n_98,bus_write_n_99,bus_write_n_100,bus_write_n_101}),
        .SR(ap_rst_n_inv),
        .an32Coef_ce0(an32Coef_ce0),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_NS_fsm({ap_NS_fsm[7:4],ap_NS_fsm[0]}),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .buff0_reg(ap_NS_fsm[3]),
        .buff0_reg_i_21(buff0_reg_i_21),
        .buff0_reg_i_21_0(bus_read_n_20),
        .buff1_reg(buff1_reg),
        .\bus_equal_gen.WVALID_Dummy_reg_0 (\bus_equal_gen.WVALID_Dummy_reg ),
        .\bus_equal_gen.WVALID_Dummy_reg_1 (bus_write_n_44),
        .\could_multi_bursts.AWVALID_Dummy_reg_0 (wreq_throttl_n_5),
        .\could_multi_bursts.awaddr_buf_reg[2]_0 (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.awlen_buf_reg[1]_0 (bus_write_n_45),
        .\could_multi_bursts.awlen_buf_reg[3]_0 (\could_multi_bursts.awlen_buf_reg[3] ),
        .\data_p2_reg[29] (\data_p2_reg[29] ),
        .\data_p2_reg[62] (data_p2),
        .\data_p2_reg[62]_0 (\data_p2_reg[62] ),
        .empty_n_reg(gmem_BVALID),
        .empty_n_reg_0({empty_n_reg[18:17],empty_n_reg[15:8],empty_n_reg[5:4],empty_n_reg[1:0]}),
        .full_n_reg(full_n_reg_0),
        .full_n_reg_0(bus_write_n_58),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_AWREADY(gmem_AWREADY),
        .grp_fu_414_ce(grp_fu_414_ce),
        .grp_fu_430_ce(grp_fu_430_ce),
        .grp_fu_441_ce(grp_fu_441_ce),
        .grp_fu_450_ce(grp_fu_450_ce),
        .grp_fu_466_ce(grp_fu_466_ce),
        .\icmp_ln16_reg_672_pp0_iter1_reg_reg[0] (E),
        .\icmp_ln16_reg_672_reg[0] (\icmp_ln16_reg_672_reg[0]_0 ),
        .m_axi_gmem_AWADDR(m_axi_gmem_AWADDR),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .reg_2900(reg_2900),
        .\sect_cnt_reg[0]_0 (wreq_throttl_n_4),
        .\throttl_cnt_reg[1] (throttl_cnt_reg),
        .\throttl_cnt_reg[7] (wreq_throttl_n_6),
        .\usedw_reg[0] (\usedw_reg[0] ),
        .\usedw_reg[5] (\buff_wdata/usedw_reg ),
        .\usedw_reg[6] ({bus_write_n_103,bus_write_n_104,bus_write_n_105}),
        .\usedw_reg[7] ({p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out__18_carry
       (.CI(1'b0),
        .CO({p_0_out__18_carry_n_0,p_0_out__18_carry_n_1,p_0_out__18_carry_n_2,p_0_out__18_carry_n_3}),
        .CYINIT(\buff_rdata/usedw_reg [0]),
        .DI({\buff_rdata/usedw_reg [3:1],bus_read_n_23}),
        .O({p_0_out__18_carry_n_4,p_0_out__18_carry_n_5,p_0_out__18_carry_n_6,p_0_out__18_carry_n_7}),
        .S({bus_read_n_54,bus_read_n_55,bus_read_n_56,bus_read_n_57}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out__18_carry__0
       (.CI(p_0_out__18_carry_n_0),
        .CO({NLW_p_0_out__18_carry__0_CO_UNCONNECTED[3:2],p_0_out__18_carry__0_n_2,p_0_out__18_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\buff_rdata/usedw_reg [5:4]}),
        .O({NLW_p_0_out__18_carry__0_O_UNCONNECTED[3],p_0_out__18_carry__0_n_5,p_0_out__18_carry__0_n_6,p_0_out__18_carry__0_n_7}),
        .S({1'b0,bus_read_n_58,bus_read_n_59,bus_read_n_60}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(\buff_wdata/usedw_reg [0]),
        .DI({\buff_wdata/usedw_reg [3:1],bus_write_n_67}),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({bus_write_n_98,bus_write_n_99,bus_write_n_100,bus_write_n_101}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\buff_wdata/usedw_reg [5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({1'b0,bus_write_n_103,bus_write_n_104,bus_write_n_105}));
  design_1_fir_n11_maxi_0_0_fir_n11_maxi_gmem_m_axi_throttl wreq_throttl
       (.AWVALID_Dummy(AWVALID_Dummy),
        .D(p_0_in),
        .E(bus_write_n_44),
        .Q(throttl_cnt_reg),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .\could_multi_bursts.awaddr_buf_reg[2] (bus_write_n_58),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWREADY_0(\could_multi_bursts.next_loop ),
        .m_axi_gmem_AWREADY_1(wreq_throttl_n_4),
        .m_axi_gmem_AWREADY_2(wreq_throttl_n_5),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .\throttl_cnt_reg[2]_0 (bus_write_n_45),
        .\throttl_cnt_reg[3]_0 (\could_multi_bursts.awlen_buf_reg[3] [3:2]),
        .\throttl_cnt_reg[4]_0 (wreq_throttl_n_6));
endmodule

(* ORIG_REF_NAME = "fir_n11_maxi_gmem_m_axi_buffer" *) 
module design_1_fir_n11_maxi_0_0_fir_n11_maxi_gmem_m_axi_buffer
   (data_valid,
    \ap_CS_fsm_reg[7] ,
    E,
    \usedw_reg[5]_0 ,
    ap_NS_fsm,
    grp_fu_430_ce,
    grp_fu_414_ce,
    grp_fu_450_ce,
    grp_fu_466_ce,
    reg_2900,
    \icmp_ln16_reg_672_pp0_iter1_reg_reg[0] ,
    an32Coef_ce0,
    grp_fu_441_ce,
    DI,
    \bus_equal_gen.WVALID_Dummy_reg ,
    S,
    \icmp_ln16_reg_672_reg[0] ,
    \usedw_reg[6]_0 ,
    \dout_buf_reg[35]_0 ,
    ap_clk,
    Q,
    SR,
    ap_rst_n,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter0,
    ap_enable_reg_pp0_iter1_reg_0,
    burst_valid,
    dout_valid_reg_0,
    m_axi_gmem_WREADY,
    \usedw_reg[0]_0 ,
    CO,
    buff0_reg,
    buff1_reg,
    buff0_reg_i_21,
    buff0_reg_i_21_0,
    \usedw_reg[7]_0 );
  output data_valid;
  output \ap_CS_fsm_reg[7] ;
  output [0:0]E;
  output [5:0]\usedw_reg[5]_0 ;
  output [2:0]ap_NS_fsm;
  output grp_fu_430_ce;
  output grp_fu_414_ce;
  output grp_fu_450_ce;
  output grp_fu_466_ce;
  output reg_2900;
  output [0:0]\icmp_ln16_reg_672_pp0_iter1_reg_reg[0] ;
  output an32Coef_ce0;
  output grp_fu_441_ce;
  output [0:0]DI;
  output \bus_equal_gen.WVALID_Dummy_reg ;
  output [3:0]S;
  output [0:0]\icmp_ln16_reg_672_reg[0] ;
  output [2:0]\usedw_reg[6]_0 ;
  output [35:0]\dout_buf_reg[35]_0 ;
  input ap_clk;
  input [31:0]Q;
  input [0:0]SR;
  input ap_rst_n;
  input [9:0]ap_enable_reg_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter0;
  input ap_enable_reg_pp0_iter1_reg_0;
  input burst_valid;
  input dout_valid_reg_0;
  input m_axi_gmem_WREADY;
  input \usedw_reg[0]_0 ;
  input [0:0]CO;
  input [0:0]buff0_reg;
  input buff1_reg;
  input buff0_reg_i_21;
  input buff0_reg_i_21_0;
  input [6:0]\usedw_reg[7]_0 ;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]E;
  wire [31:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire an32Coef_ce0;
  wire \ap_CS_fsm[19]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[7] ;
  wire [2:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter10;
  wire [9:0]ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_rst_n;
  wire [0:0]buff0_reg;
  wire buff0_reg_i_21;
  wire buff0_reg_i_21_0;
  wire buff1_reg;
  wire burst_valid;
  wire \bus_equal_gen.WVALID_Dummy_reg ;
  wire data_valid;
  wire \dout_buf[0]_i_1_n_0 ;
  wire \dout_buf[10]_i_1_n_0 ;
  wire \dout_buf[11]_i_1_n_0 ;
  wire \dout_buf[12]_i_1_n_0 ;
  wire \dout_buf[13]_i_1_n_0 ;
  wire \dout_buf[14]_i_1_n_0 ;
  wire \dout_buf[15]_i_1_n_0 ;
  wire \dout_buf[16]_i_1_n_0 ;
  wire \dout_buf[17]_i_1_n_0 ;
  wire \dout_buf[18]_i_1_n_0 ;
  wire \dout_buf[19]_i_1_n_0 ;
  wire \dout_buf[1]_i_1_n_0 ;
  wire \dout_buf[20]_i_1_n_0 ;
  wire \dout_buf[21]_i_1_n_0 ;
  wire \dout_buf[22]_i_1_n_0 ;
  wire \dout_buf[23]_i_1_n_0 ;
  wire \dout_buf[24]_i_1_n_0 ;
  wire \dout_buf[25]_i_1_n_0 ;
  wire \dout_buf[26]_i_1_n_0 ;
  wire \dout_buf[27]_i_1_n_0 ;
  wire \dout_buf[28]_i_1_n_0 ;
  wire \dout_buf[29]_i_1_n_0 ;
  wire \dout_buf[2]_i_1_n_0 ;
  wire \dout_buf[30]_i_1_n_0 ;
  wire \dout_buf[31]_i_1_n_0 ;
  wire \dout_buf[32]_i_1_n_0 ;
  wire \dout_buf[33]_i_1_n_0 ;
  wire \dout_buf[34]_i_1_n_0 ;
  wire \dout_buf[35]_i_1_n_0 ;
  wire \dout_buf[3]_i_1_n_0 ;
  wire \dout_buf[4]_i_1_n_0 ;
  wire \dout_buf[5]_i_1_n_0 ;
  wire \dout_buf[6]_i_1_n_0 ;
  wire \dout_buf[7]_i_1_n_0 ;
  wire \dout_buf[8]_i_1_n_0 ;
  wire \dout_buf[9]_i_1_n_0 ;
  wire [35:0]\dout_buf_reg[35]_0 ;
  wire dout_valid_i_1_n_0;
  wire dout_valid_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__0_n_0;
  wire empty_n_i_3__0_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1_n_0;
  wire full_n_i_2__4_n_0;
  wire full_n_i_3__2_n_0;
  wire gmem_WREADY;
  wire gmem_WVALID;
  wire grp_fu_414_ce;
  wire grp_fu_430_ce;
  wire grp_fu_441_ce;
  wire grp_fu_450_ce;
  wire grp_fu_466_ce;
  wire [0:0]\icmp_ln16_reg_672_pp0_iter1_reg_reg[0] ;
  wire [0:0]\icmp_ln16_reg_672_reg[0] ;
  wire m_axi_gmem_WREADY;
  wire mem_reg_i_10__0_n_0;
  wire mem_reg_i_11_n_0;
  wire pop;
  wire [35:0]q_buf;
  wire [35:0]q_tmp;
  wire [7:0]raddr;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[3]_i_1_n_0 ;
  wire \raddr[4]_i_1_n_0 ;
  wire \raddr[7]_i_2_n_0 ;
  wire reg_2900;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire \usedw[0]_i_1__0_n_0 ;
  wire \usedw[7]_i_1_n_0 ;
  wire [7:6]usedw_reg;
  wire \usedw_reg[0]_0 ;
  wire [5:0]\usedw_reg[5]_0 ;
  wire [2:0]\usedw_reg[6]_0 ;
  wire [6:0]\usedw_reg[7]_0 ;
  wire [7:0]waddr;
  wire \waddr[0]_i_1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[4]_i_1_n_0 ;
  wire \waddr[5]_i_1_n_0 ;
  wire \waddr[6]_i_1_n_0 ;
  wire \waddr[6]_i_2_n_0 ;
  wire \waddr[7]_i_1__1_n_0 ;
  wire \waddr[7]_i_2_n_0 ;
  wire \waddr[7]_i_3_n_0 ;

  LUT5 #(
    .INIT(32'h0000FB00)) 
    \add_ln28_4_reg_733[31]_i_1 
       (.I0(\usedw_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(gmem_WREADY),
        .I3(ap_enable_reg_pp0_iter1_reg[7]),
        .I4(buff1_reg),
        .O(\icmp_ln16_reg_672_pp0_iter1_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hAABAAAAA)) 
    \ap_CS_fsm[16]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg[6]),
        .I1(\usedw_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(gmem_WREADY),
        .I4(ap_enable_reg_pp0_iter1_reg[7]),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hE000F0F0)) 
    \ap_CS_fsm[17]_i_1 
       (.I0(\usedw_reg[0]_0 ),
        .I1(gmem_WREADY),
        .I2(ap_enable_reg_pp0_iter1_reg[7]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'h00308800)) 
    \ap_CS_fsm[19]_i_1 
       (.I0(CO),
        .I1(ap_enable_reg_pp0_iter1_reg[1]),
        .I2(\ap_CS_fsm[19]_i_3_n_0 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \ap_CS_fsm[19]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg[7]),
        .I1(gmem_WREADY),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(\usedw_reg[0]_0 ),
        .O(\ap_CS_fsm[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCCC5CCC000000000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg[0]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg[9]),
        .I3(\ap_CS_fsm[19]_i_3_n_0 ),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(ap_rst_n),
        .O(\ap_CS_fsm_reg[7] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    buff0_reg_i_1
       (.I0(\ap_CS_fsm[19]_i_3_n_0 ),
        .I1(ap_enable_reg_pp0_iter1_reg[5]),
        .I2(ap_enable_reg_pp0_iter1_reg[6]),
        .I3(ap_enable_reg_pp0_iter1_reg[4]),
        .I4(ap_enable_reg_pp0_iter1_reg[8]),
        .O(grp_fu_430_ce));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    buff0_reg_i_1__0
       (.I0(\ap_CS_fsm[19]_i_3_n_0 ),
        .I1(ap_enable_reg_pp0_iter1_reg[6]),
        .I2(ap_enable_reg_pp0_iter1_reg[5]),
        .I3(ap_enable_reg_pp0_iter1_reg[4]),
        .I4(ap_enable_reg_pp0_iter1_reg[3]),
        .O(grp_fu_414_ce));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    buff0_reg_i_1__1
       (.I0(\ap_CS_fsm[19]_i_3_n_0 ),
        .I1(ap_enable_reg_pp0_iter1_reg[9]),
        .I2(ap_enable_reg_pp0_iter1_reg[6]),
        .I3(ap_enable_reg_pp0_iter1_reg[8]),
        .I4(ap_enable_reg_pp0_iter1_reg[5]),
        .O(grp_fu_441_ce));
  LUT6 #(
    .INIT(64'h4444404400000000)) 
    buff0_reg_i_1__8
       (.I0(buff1_reg),
        .I1(ap_enable_reg_pp0_iter1_reg[7]),
        .I2(gmem_WREADY),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\usedw_reg[0]_0 ),
        .I5(ap_enable_reg_pp0_iter0),
        .O(\icmp_ln16_reg_672_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    buff0_reg_i_2
       (.I0(\ap_CS_fsm[19]_i_3_n_0 ),
        .I1(ap_enable_reg_pp0_iter1_reg[8]),
        .I2(ap_enable_reg_pp0_iter1_reg[9]),
        .I3(ap_enable_reg_pp0_iter1_reg[1]),
        .I4(ap_enable_reg_pp0_iter1_reg[6]),
        .O(grp_fu_450_ce));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    buff0_reg_i_2__0
       (.I0(\ap_CS_fsm[19]_i_3_n_0 ),
        .I1(ap_enable_reg_pp0_iter1_reg[8]),
        .I2(ap_enable_reg_pp0_iter1_reg[9]),
        .I3(ap_enable_reg_pp0_iter1_reg[1]),
        .I4(buff0_reg),
        .O(grp_fu_466_ce));
  LUT4 #(
    .INIT(16'hF020)) 
    buff0_reg_i_2__1
       (.I0(ap_enable_reg_pp0_iter1_reg[2]),
        .I1(buff1_reg),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\icmp_ln16_reg_672_pp0_iter1_reg_reg[0] ),
        .O(reg_2900));
  LUT6 #(
    .INIT(64'hAAAAAA8AAAAAAAAA)) 
    buff0_reg_i_39
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter10),
        .I2(buff0_reg_i_21),
        .I3(ap_enable_reg_pp0_iter1_reg[4]),
        .I4(ap_enable_reg_pp0_iter1_reg[8]),
        .I5(buff0_reg_i_21_0),
        .O(an32Coef_ce0));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    buff0_reg_i_40
       (.I0(ap_enable_reg_pp0_iter1_reg[9]),
        .I1(\usedw_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(gmem_WREADY),
        .I4(ap_enable_reg_pp0_iter1_reg[7]),
        .O(ap_enable_reg_pp0_iter10));
  LUT4 #(
    .INIT(16'hF222)) 
    \bus_equal_gen.WVALID_Dummy_i_1 
       (.I0(dout_valid_reg_0),
        .I1(m_axi_gmem_WREADY),
        .I2(data_valid),
        .I3(burst_valid),
        .O(\bus_equal_gen.WVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \bus_equal_gen.data_buf[31]_i_1 
       (.I0(data_valid),
        .I1(burst_valid),
        .I2(dout_valid_reg_0),
        .I3(m_axi_gmem_WREADY),
        .O(E));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[32]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[32]),
        .I2(show_ahead),
        .O(\dout_buf[32]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[33]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[33]),
        .I2(show_ahead),
        .O(\dout_buf[33]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[35]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[35]),
        .I2(show_ahead),
        .O(\dout_buf[35]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[32]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[33]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[35]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'hFFFF22A2)) 
    dout_valid_i_1
       (.I0(data_valid),
        .I1(burst_valid),
        .I2(dout_valid_reg_0),
        .I3(m_axi_gmem_WREADY),
        .I4(empty_n_reg_n_0),
        .O(dout_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_0),
        .Q(data_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hFFDF0FD0)) 
    empty_n_i_1
       (.I0(\usedw_reg[5]_0 [0]),
        .I1(empty_n_i_2__0_n_0),
        .I2(pop),
        .I3(gmem_WVALID),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__0
       (.I0(\usedw_reg[5]_0 [5]),
        .I1(\usedw_reg[5]_0 [3]),
        .I2(\usedw_reg[5]_0 [2]),
        .I3(empty_n_i_3__0_n_0),
        .O(empty_n_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__0
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[6]),
        .I2(\usedw_reg[5]_0 [1]),
        .I3(\usedw_reg[5]_0 [4]),
        .O(empty_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFDFF55FFFD55)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(full_n_i_2__4_n_0),
        .I2(full_n_i_3__2_n_0),
        .I3(gmem_WVALID),
        .I4(pop),
        .I5(gmem_WREADY),
        .O(full_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_2__4
       (.I0(\usedw_reg[5]_0 [2]),
        .I1(\usedw_reg[5]_0 [5]),
        .I2(\usedw_reg[5]_0 [3]),
        .I3(\usedw_reg[5]_0 [4]),
        .O(full_n_i_2__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__2
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[6]),
        .I2(\usedw_reg[5]_0 [1]),
        .I3(\usedw_reg[5]_0 [0]),
        .O(full_n_i_3__2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_0),
        .Q(gmem_WREADY),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "9216" *) 
  (* RTL_RAM_NAME = "fir_n11_maxi_gmem_m_axi_U/bus_write/buff_wdata/mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "35" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(Q[15:0]),
        .DIBDI(Q[31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP(q_buf[33:32]),
        .DOPBDOP(q_buf[35:34]),
        .ENARDEN(1'b1),
        .ENBWREN(gmem_WREADY),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({gmem_WVALID,gmem_WVALID,gmem_WVALID,gmem_WVALID}));
  LUT4 #(
    .INIT(16'hBF40)) 
    mem_reg_i_1
       (.I0(mem_reg_i_10__0_n_0),
        .I1(raddr[6]),
        .I2(pop),
        .I3(raddr[7]),
        .O(rnext[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    mem_reg_i_10__0
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[2]),
        .I5(raddr[5]),
        .O(mem_reg_i_10__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    mem_reg_i_11
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .I4(raddr[4]),
        .O(mem_reg_i_11_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    mem_reg_i_2
       (.I0(raddr[6]),
        .I1(mem_reg_i_10__0_n_0),
        .I2(pop),
        .O(rnext[6]));
  LUT3 #(
    .INIT(8'h9A)) 
    mem_reg_i_3
       (.I0(raddr[5]),
        .I1(mem_reg_i_11_n_0),
        .I2(pop),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    mem_reg_i_4
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .I4(pop),
        .I5(raddr[4]),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    mem_reg_i_5
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(pop),
        .I4(raddr[3]),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    mem_reg_i_6
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(pop),
        .O(rnext[2]));
  LUT3 #(
    .INIT(8'h78)) 
    mem_reg_i_7
       (.I0(raddr[0]),
        .I1(pop),
        .I2(raddr[1]),
        .O(rnext[1]));
  LUT6 #(
    .INIT(64'h59599959AAAAAAAA)) 
    mem_reg_i_8
       (.I0(raddr[0]),
        .I1(data_valid),
        .I2(burst_valid),
        .I3(dout_valid_reg_0),
        .I4(m_axi_gmem_WREADY),
        .I5(empty_n_reg_n_0),
        .O(rnext[0]));
  LUT4 #(
    .INIT(16'h4000)) 
    mem_reg_i_9
       (.I0(\usedw_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(gmem_WREADY),
        .I3(ap_enable_reg_pp0_iter1_reg[7]),
        .O(gmem_WVALID));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(\usedw_reg[6]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2
       (.I0(\usedw_reg[5]_0 [5]),
        .I1(usedw_reg[6]),
        .O(\usedw_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3
       (.I0(\usedw_reg[5]_0 [4]),
        .I1(\usedw_reg[5]_0 [5]),
        .O(\usedw_reg[6]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1
       (.I0(\usedw_reg[5]_0 [1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(\usedw_reg[5]_0 [3]),
        .I1(\usedw_reg[5]_0 [4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(\usedw_reg[5]_0 [2]),
        .I1(\usedw_reg[5]_0 [3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(\usedw_reg[5]_0 [1]),
        .I1(\usedw_reg[5]_0 [2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h5655555555555555)) 
    p_0_out_carry_i_5
       (.I0(\usedw_reg[5]_0 [1]),
        .I1(pop),
        .I2(\usedw_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(gmem_WREADY),
        .I5(ap_enable_reg_pp0_iter1_reg[7]),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(Q[0]),
        .Q(q_tmp[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(Q[10]),
        .Q(q_tmp[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(Q[11]),
        .Q(q_tmp[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(Q[12]),
        .Q(q_tmp[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(Q[13]),
        .Q(q_tmp[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(Q[14]),
        .Q(q_tmp[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(Q[15]),
        .Q(q_tmp[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(Q[16]),
        .Q(q_tmp[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(Q[17]),
        .Q(q_tmp[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(Q[18]),
        .Q(q_tmp[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(Q[19]),
        .Q(q_tmp[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(Q[1]),
        .Q(q_tmp[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(Q[20]),
        .Q(q_tmp[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(Q[21]),
        .Q(q_tmp[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(Q[22]),
        .Q(q_tmp[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(Q[23]),
        .Q(q_tmp[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(Q[24]),
        .Q(q_tmp[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(Q[25]),
        .Q(q_tmp[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(Q[26]),
        .Q(q_tmp[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(Q[27]),
        .Q(q_tmp[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(Q[28]),
        .Q(q_tmp[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(Q[29]),
        .Q(q_tmp[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(Q[2]),
        .Q(q_tmp[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(Q[30]),
        .Q(q_tmp[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(Q[31]),
        .Q(q_tmp[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[35] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(1'b1),
        .Q(q_tmp[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(Q[3]),
        .Q(q_tmp[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(Q[4]),
        .Q(q_tmp[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(Q[5]),
        .Q(q_tmp[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(Q[6]),
        .Q(q_tmp[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(Q[7]),
        .Q(q_tmp[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(Q[8]),
        .Q(q_tmp[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(Q[9]),
        .Q(q_tmp[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \raddr[1]_i_1 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .O(\raddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \raddr[3]_i_1 
       (.I0(raddr[3]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(raddr[2]),
        .O(\raddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \raddr[4]_i_1 
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[3]),
        .O(\raddr[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8A00AAAA)) 
    \raddr[7]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(m_axi_gmem_WREADY),
        .I2(dout_valid_reg_0),
        .I3(burst_valid),
        .I4(data_valid),
        .O(pop));
  LUT3 #(
    .INIT(8'h9A)) 
    \raddr[7]_i_2 
       (.I0(raddr[7]),
        .I1(mem_reg_i_10__0_n_0),
        .I2(raddr[6]),
        .O(\raddr[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1_n_0 ),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1_n_0 ),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_2_n_0 ),
        .Q(raddr[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h4004)) 
    show_ahead_i_1
       (.I0(empty_n_i_2__0_n_0),
        .I1(gmem_WVALID),
        .I2(pop),
        .I3(\usedw_reg[5]_0 [0]),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__0 
       (.I0(\usedw_reg[5]_0 [0]),
        .O(\usedw[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA6AAA)) 
    \usedw[7]_i_1 
       (.I0(pop),
        .I1(ap_enable_reg_pp0_iter1_reg[7]),
        .I2(gmem_WREADY),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(\usedw_reg[0]_0 ),
        .O(\usedw[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw[0]_i_1__0_n_0 ),
        .Q(\usedw_reg[5]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[7]_0 [0]),
        .Q(\usedw_reg[5]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[7]_0 [1]),
        .Q(\usedw_reg[5]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[7]_0 [2]),
        .Q(\usedw_reg[5]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[7]_0 [3]),
        .Q(\usedw_reg[5]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[7]_0 [4]),
        .Q(\usedw_reg[5]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[7]_0 [5]),
        .Q(usedw_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[7]_0 [6]),
        .Q(usedw_reg[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2_n_0 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_1__1 
       (.I0(\waddr[7]_i_2_n_0 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_3_n_0 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_2 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(\waddr[0]_i_1_n_0 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(\waddr[4]_i_1_n_0 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(\waddr[5]_i_1_n_0 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(\waddr[6]_i_1_n_0 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(gmem_WVALID),
        .D(\waddr[7]_i_1__1_n_0 ),
        .Q(waddr[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "fir_n11_maxi_gmem_m_axi_buffer" *) 
module design_1_fir_n11_maxi_0_0_fir_n11_maxi_gmem_m_axi_buffer__parameterized0
   (full_n_reg_0,
    beat_valid,
    SR,
    Q,
    empty_n_reg_0,
    \dout_buf_reg[34]_0 ,
    DI,
    dout_valid_reg_0,
    S,
    \usedw_reg[6]_0 ,
    ap_clk,
    D,
    m_axi_gmem_RRESP,
    m_axi_gmem_RVALID,
    ap_rst_n,
    dout_valid_reg_1,
    rdata_ack_t,
    \pout_reg[0] ,
    \usedw_reg[7]_0 );
  output full_n_reg_0;
  output beat_valid;
  output [0:0]SR;
  output [5:0]Q;
  output empty_n_reg_0;
  output [32:0]\dout_buf_reg[34]_0 ;
  output [0:0]DI;
  output dout_valid_reg_0;
  output [3:0]S;
  output [2:0]\usedw_reg[6]_0 ;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_RVALID;
  input ap_rst_n;
  input dout_valid_reg_1;
  input rdata_ack_t;
  input \pout_reg[0] ;
  input [6:0]\usedw_reg[7]_0 ;

  wire [32:0]D;
  wire [0:0]DI;
  wire [5:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \dout_buf[0]_i_1_n_0 ;
  wire \dout_buf[10]_i_1_n_0 ;
  wire \dout_buf[11]_i_1_n_0 ;
  wire \dout_buf[12]_i_1_n_0 ;
  wire \dout_buf[13]_i_1_n_0 ;
  wire \dout_buf[14]_i_1_n_0 ;
  wire \dout_buf[15]_i_1_n_0 ;
  wire \dout_buf[16]_i_1_n_0 ;
  wire \dout_buf[17]_i_1_n_0 ;
  wire \dout_buf[18]_i_1_n_0 ;
  wire \dout_buf[19]_i_1_n_0 ;
  wire \dout_buf[1]_i_1_n_0 ;
  wire \dout_buf[20]_i_1_n_0 ;
  wire \dout_buf[21]_i_1_n_0 ;
  wire \dout_buf[22]_i_1_n_0 ;
  wire \dout_buf[23]_i_1_n_0 ;
  wire \dout_buf[24]_i_1_n_0 ;
  wire \dout_buf[25]_i_1_n_0 ;
  wire \dout_buf[26]_i_1_n_0 ;
  wire \dout_buf[27]_i_1_n_0 ;
  wire \dout_buf[28]_i_1_n_0 ;
  wire \dout_buf[29]_i_1_n_0 ;
  wire \dout_buf[2]_i_1_n_0 ;
  wire \dout_buf[30]_i_1_n_0 ;
  wire \dout_buf[31]_i_1_n_0 ;
  wire \dout_buf[34]_i_2_n_0 ;
  wire \dout_buf[3]_i_1_n_0 ;
  wire \dout_buf[4]_i_1_n_0 ;
  wire \dout_buf[5]_i_1_n_0 ;
  wire \dout_buf[6]_i_1_n_0 ;
  wire \dout_buf[7]_i_1_n_0 ;
  wire \dout_buf[8]_i_1_n_0 ;
  wire \dout_buf[9]_i_1_n_0 ;
  wire [32:0]\dout_buf_reg[34]_0 ;
  wire dout_valid_i_1__0_n_0;
  wire dout_valid_reg_0;
  wire dout_valid_reg_1;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__1_n_0;
  wire empty_n_i_3__1_n_0;
  wire empty_n_reg_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__0_n_0;
  wire full_n_i_2__5_n_0;
  wire full_n_i_3__3_n_0;
  wire full_n_i_4__0_n_0;
  wire full_n_reg_0;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire mem_reg_i_10_n_0;
  wire mem_reg_i_8__0_n_0;
  wire mem_reg_i_9__0_n_0;
  wire mem_reg_n_32;
  wire mem_reg_n_33;
  wire pop;
  wire \pout_reg[0] ;
  wire push;
  wire [34:0]q_buf;
  wire \q_tmp_reg_n_0_[0] ;
  wire \q_tmp_reg_n_0_[10] ;
  wire \q_tmp_reg_n_0_[11] ;
  wire \q_tmp_reg_n_0_[12] ;
  wire \q_tmp_reg_n_0_[13] ;
  wire \q_tmp_reg_n_0_[14] ;
  wire \q_tmp_reg_n_0_[15] ;
  wire \q_tmp_reg_n_0_[16] ;
  wire \q_tmp_reg_n_0_[17] ;
  wire \q_tmp_reg_n_0_[18] ;
  wire \q_tmp_reg_n_0_[19] ;
  wire \q_tmp_reg_n_0_[1] ;
  wire \q_tmp_reg_n_0_[20] ;
  wire \q_tmp_reg_n_0_[21] ;
  wire \q_tmp_reg_n_0_[22] ;
  wire \q_tmp_reg_n_0_[23] ;
  wire \q_tmp_reg_n_0_[24] ;
  wire \q_tmp_reg_n_0_[25] ;
  wire \q_tmp_reg_n_0_[26] ;
  wire \q_tmp_reg_n_0_[27] ;
  wire \q_tmp_reg_n_0_[28] ;
  wire \q_tmp_reg_n_0_[29] ;
  wire \q_tmp_reg_n_0_[2] ;
  wire \q_tmp_reg_n_0_[30] ;
  wire \q_tmp_reg_n_0_[31] ;
  wire \q_tmp_reg_n_0_[34] ;
  wire \q_tmp_reg_n_0_[3] ;
  wire \q_tmp_reg_n_0_[4] ;
  wire \q_tmp_reg_n_0_[5] ;
  wire \q_tmp_reg_n_0_[6] ;
  wire \q_tmp_reg_n_0_[7] ;
  wire \q_tmp_reg_n_0_[8] ;
  wire \q_tmp_reg_n_0_[9] ;
  wire \raddr_reg_n_0_[0] ;
  wire \raddr_reg_n_0_[1] ;
  wire \raddr_reg_n_0_[2] ;
  wire \raddr_reg_n_0_[3] ;
  wire \raddr_reg_n_0_[4] ;
  wire \raddr_reg_n_0_[5] ;
  wire \raddr_reg_n_0_[6] ;
  wire \raddr_reg_n_0_[7] ;
  wire rdata_ack_t;
  wire [7:1]rnext;
  wire show_ahead0;
  wire show_ahead_reg_n_0;
  wire \usedw[0]_i_1_n_0 ;
  wire \usedw[7]_i_1__0_n_0 ;
  wire [7:6]usedw_reg;
  wire [2:0]\usedw_reg[6]_0 ;
  wire [6:0]\usedw_reg[7]_0 ;
  wire [7:0]waddr;
  wire \waddr[0]_i_1__0_n_0 ;
  wire \waddr[1]_i_1__0_n_0 ;
  wire \waddr[2]_i_1__0_n_0 ;
  wire \waddr[3]_i_1__0_n_0 ;
  wire \waddr[4]_i_1__0_n_0 ;
  wire \waddr[5]_i_1__0_n_0 ;
  wire \waddr[6]_i_1__0_n_0 ;
  wire \waddr[6]_i_2__0_n_0 ;
  wire \waddr[7]_i_2__0_n_0 ;
  wire \waddr[7]_i_3__0_n_0 ;
  wire \waddr[7]_i_4_n_0 ;
  wire [1:1]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \bus_equal_gen.rdata_valid_t_i_1 
       (.I0(beat_valid),
        .I1(rdata_ack_t),
        .I2(dout_valid_reg_1),
        .O(dout_valid_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(ap_rst_n),
        .O(SR));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(\q_tmp_reg_n_0_[0] ),
        .I1(q_buf[0]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(\q_tmp_reg_n_0_[10] ),
        .I1(q_buf[10]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(\q_tmp_reg_n_0_[11] ),
        .I1(q_buf[11]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(\q_tmp_reg_n_0_[12] ),
        .I1(q_buf[12]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(\q_tmp_reg_n_0_[13] ),
        .I1(q_buf[13]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(\q_tmp_reg_n_0_[14] ),
        .I1(q_buf[14]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(\q_tmp_reg_n_0_[15] ),
        .I1(q_buf[15]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(\q_tmp_reg_n_0_[16] ),
        .I1(q_buf[16]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(\q_tmp_reg_n_0_[17] ),
        .I1(q_buf[17]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(\q_tmp_reg_n_0_[18] ),
        .I1(q_buf[18]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(\q_tmp_reg_n_0_[19] ),
        .I1(q_buf[19]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[19]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(\q_tmp_reg_n_0_[1] ),
        .I1(q_buf[1]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(\q_tmp_reg_n_0_[20] ),
        .I1(q_buf[20]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(\q_tmp_reg_n_0_[21] ),
        .I1(q_buf[21]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(\q_tmp_reg_n_0_[22] ),
        .I1(q_buf[22]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(\q_tmp_reg_n_0_[23] ),
        .I1(q_buf[23]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[23]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(\q_tmp_reg_n_0_[24] ),
        .I1(q_buf[24]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(\q_tmp_reg_n_0_[25] ),
        .I1(q_buf[25]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(\q_tmp_reg_n_0_[26] ),
        .I1(q_buf[26]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(\q_tmp_reg_n_0_[27] ),
        .I1(q_buf[27]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[27]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(\q_tmp_reg_n_0_[28] ),
        .I1(q_buf[28]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[28]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(\q_tmp_reg_n_0_[29] ),
        .I1(q_buf[29]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[29]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(\q_tmp_reg_n_0_[2] ),
        .I1(q_buf[2]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(\q_tmp_reg_n_0_[30] ),
        .I1(q_buf[30]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(\q_tmp_reg_n_0_[31] ),
        .I1(q_buf[31]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \dout_buf[34]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(beat_valid),
        .I2(dout_valid_reg_1),
        .I3(rdata_ack_t),
        .O(pop));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_2 
       (.I0(\q_tmp_reg_n_0_[34] ),
        .I1(q_buf[34]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[34]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(\q_tmp_reg_n_0_[3] ),
        .I1(q_buf[3]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(\q_tmp_reg_n_0_[4] ),
        .I1(q_buf[4]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(\q_tmp_reg_n_0_[5] ),
        .I1(q_buf[5]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(\q_tmp_reg_n_0_[6] ),
        .I1(q_buf[6]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(\q_tmp_reg_n_0_[7] ),
        .I1(q_buf[7]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(\q_tmp_reg_n_0_[8] ),
        .I1(q_buf[8]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(\q_tmp_reg_n_0_[9] ),
        .I1(q_buf[9]),
        .I2(show_ahead_reg_n_0),
        .O(\dout_buf[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_2_n_0 ),
        .Q(\dout_buf_reg[34]_0 [32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [9]),
        .R(SR));
  LUT4 #(
    .INIT(16'hAAEA)) 
    dout_valid_i_1__0
       (.I0(empty_n_reg_n_0),
        .I1(beat_valid),
        .I2(dout_valid_reg_1),
        .I3(rdata_ack_t),
        .O(dout_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__0_n_0),
        .Q(beat_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFDDDF0000DDD)) 
    empty_n_i_1
       (.I0(Q[0]),
        .I1(empty_n_i_2__1_n_0),
        .I2(m_axi_gmem_RVALID),
        .I3(full_n_reg_0),
        .I4(full_n_i_4__0_n_0),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__1
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(empty_n_i_3__1_n_0),
        .O(empty_n_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__1
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[6]),
        .I2(Q[1]),
        .I3(Q[4]),
        .O(empty_n_i_3__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFDFF55FFFFFF55FF)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(full_n_i_2__5_n_0),
        .I2(full_n_i_3__3_n_0),
        .I3(full_n_i_4__0_n_0),
        .I4(full_n_reg_0),
        .I5(m_axi_gmem_RVALID),
        .O(full_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_2__5
       (.I0(Q[2]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[4]),
        .O(full_n_i_2__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__3
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[6]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(full_n_i_3__3_n_0));
  LUT4 #(
    .INIT(16'h40FF)) 
    full_n_i_4__0
       (.I0(rdata_ack_t),
        .I1(dout_valid_reg_1),
        .I2(beat_valid),
        .I3(empty_n_reg_n_0),
        .O(full_n_i_4__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8960" *) 
  (* RTL_RAM_NAME = "fir_n11_maxi_gmem_m_axi_U/bus_read/buff_rdata/mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "34" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "34" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,mem_reg_i_8__0_n_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(D[15:0]),
        .DIBDI(D[31:16]),
        .DIPADIP(m_axi_gmem_RRESP),
        .DIPBDIP({1'b1,D[32]}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP({mem_reg_n_32,mem_reg_n_33}),
        .DOPBDOP({NLW_mem_reg_DOPBDOP_UNCONNECTED[1],q_buf[34]}),
        .ENARDEN(1'b1),
        .ENBWREN(full_n_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({m_axi_gmem_RVALID,m_axi_gmem_RVALID,m_axi_gmem_RVALID,m_axi_gmem_RVALID}));
  LUT6 #(
    .INIT(64'h7555FFFFFFFFFFFF)) 
    mem_reg_i_10
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(rdata_ack_t),
        .I2(dout_valid_reg_1),
        .I3(beat_valid),
        .I4(empty_n_reg_n_0),
        .I5(\raddr_reg_n_0_[1] ),
        .O(mem_reg_i_10_n_0));
  LUT4 #(
    .INIT(16'h9AAA)) 
    mem_reg_i_1__0
       (.I0(\raddr_reg_n_0_[7] ),
        .I1(mem_reg_i_9__0_n_0),
        .I2(\raddr_reg_n_0_[5] ),
        .I3(\raddr_reg_n_0_[6] ),
        .O(rnext[7]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    mem_reg_i_2__0
       (.I0(\raddr_reg_n_0_[4] ),
        .I1(\raddr_reg_n_0_[2] ),
        .I2(mem_reg_i_10_n_0),
        .I3(\raddr_reg_n_0_[3] ),
        .I4(\raddr_reg_n_0_[5] ),
        .I5(\raddr_reg_n_0_[6] ),
        .O(rnext[6]));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    mem_reg_i_3__0
       (.I0(\raddr_reg_n_0_[5] ),
        .I1(\raddr_reg_n_0_[3] ),
        .I2(mem_reg_i_10_n_0),
        .I3(\raddr_reg_n_0_[2] ),
        .I4(\raddr_reg_n_0_[4] ),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    mem_reg_i_4__0
       (.I0(\raddr_reg_n_0_[4] ),
        .I1(\raddr_reg_n_0_[2] ),
        .I2(\raddr_reg_n_0_[0] ),
        .I3(full_n_i_4__0_n_0),
        .I4(\raddr_reg_n_0_[1] ),
        .I5(\raddr_reg_n_0_[3] ),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    mem_reg_i_5__0
       (.I0(\raddr_reg_n_0_[3] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(full_n_i_4__0_n_0),
        .I3(\raddr_reg_n_0_[0] ),
        .I4(\raddr_reg_n_0_[2] ),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'hA6AA)) 
    mem_reg_i_6__0
       (.I0(\raddr_reg_n_0_[2] ),
        .I1(\raddr_reg_n_0_[0] ),
        .I2(full_n_i_4__0_n_0),
        .I3(\raddr_reg_n_0_[1] ),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h6666A666AAAAAAAA)) 
    mem_reg_i_7__0
       (.I0(\raddr_reg_n_0_[1] ),
        .I1(empty_n_reg_n_0),
        .I2(beat_valid),
        .I3(dout_valid_reg_1),
        .I4(rdata_ack_t),
        .I5(\raddr_reg_n_0_[0] ),
        .O(rnext[1]));
  LUT5 #(
    .INIT(32'h6666A666)) 
    mem_reg_i_8__0
       (.I0(\raddr_reg_n_0_[0] ),
        .I1(empty_n_reg_n_0),
        .I2(beat_valid),
        .I3(dout_valid_reg_1),
        .I4(rdata_ack_t),
        .O(mem_reg_i_8__0_n_0));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    mem_reg_i_9__0
       (.I0(\raddr_reg_n_0_[3] ),
        .I1(\raddr_reg_n_0_[1] ),
        .I2(full_n_i_4__0_n_0),
        .I3(\raddr_reg_n_0_[0] ),
        .I4(\raddr_reg_n_0_[2] ),
        .I5(\raddr_reg_n_0_[4] ),
        .O(mem_reg_i_9__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__18_carry__0_i_1
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(\usedw_reg[6]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__18_carry__0_i_2
       (.I0(Q[5]),
        .I1(usedw_reg[6]),
        .O(\usedw_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__18_carry__0_i_3
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\usedw_reg[6]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out__18_carry_i_1
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__18_carry_i_2
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__18_carry_i_3
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__18_carry_i_4
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h5955555599999999)) 
    p_0_out__18_carry_i_5
       (.I0(Q[1]),
        .I1(push),
        .I2(rdata_ack_t),
        .I3(dout_valid_reg_1),
        .I4(beat_valid),
        .I5(empty_n_reg_n_0),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h22A2AAAA)) 
    \pout[3]_i_4__0 
       (.I0(\pout_reg[0] ),
        .I1(beat_valid),
        .I2(dout_valid_reg_1),
        .I3(rdata_ack_t),
        .I4(\dout_buf_reg[34]_0 [32]),
        .O(empty_n_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\q_tmp_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\q_tmp_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\q_tmp_reg_n_0_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\q_tmp_reg_n_0_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\q_tmp_reg_n_0_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\q_tmp_reg_n_0_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\q_tmp_reg_n_0_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(\q_tmp_reg_n_0_[16] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(\q_tmp_reg_n_0_[17] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(\q_tmp_reg_n_0_[18] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(\q_tmp_reg_n_0_[19] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\q_tmp_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(\q_tmp_reg_n_0_[20] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(\q_tmp_reg_n_0_[21] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(\q_tmp_reg_n_0_[22] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(\q_tmp_reg_n_0_[23] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(D[24]),
        .Q(\q_tmp_reg_n_0_[24] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(D[25]),
        .Q(\q_tmp_reg_n_0_[25] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(D[26]),
        .Q(\q_tmp_reg_n_0_[26] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(D[27]),
        .Q(\q_tmp_reg_n_0_[27] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(D[28]),
        .Q(\q_tmp_reg_n_0_[28] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(D[29]),
        .Q(\q_tmp_reg_n_0_[29] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\q_tmp_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(D[30]),
        .Q(\q_tmp_reg_n_0_[30] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(D[31]),
        .Q(\q_tmp_reg_n_0_[31] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(D[32]),
        .Q(\q_tmp_reg_n_0_[34] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\q_tmp_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\q_tmp_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\q_tmp_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\q_tmp_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\q_tmp_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\q_tmp_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\q_tmp_reg_n_0_[9] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_8__0_n_0),
        .Q(\raddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(\raddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(\raddr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(\raddr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(\raddr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(\raddr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(\raddr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(\raddr_reg_n_0_[7] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h00404000)) 
    show_ahead_i_1__0
       (.I0(empty_n_i_2__1_n_0),
        .I1(full_n_reg_0),
        .I2(m_axi_gmem_RVALID),
        .I3(full_n_i_4__0_n_0),
        .I4(Q[0]),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead_reg_n_0),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1 
       (.I0(Q[0]),
        .O(\usedw[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55D5AA2AAA2AAA2A)) 
    \usedw[7]_i_1__0 
       (.I0(empty_n_reg_n_0),
        .I1(beat_valid),
        .I2(dout_valid_reg_1),
        .I3(rdata_ack_t),
        .I4(full_n_reg_0),
        .I5(m_axi_gmem_RVALID),
        .O(\usedw[7]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(\usedw[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(\usedw_reg[7]_0 [0]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(\usedw_reg[7]_0 [1]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(\usedw_reg[7]_0 [2]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(\usedw_reg[7]_0 [3]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(\usedw_reg[7]_0 [4]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(\usedw_reg[7]_0 [5]),
        .Q(usedw_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(\usedw_reg[7]_0 [6]),
        .Q(usedw_reg[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__0 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__0 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__0 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__0 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__0 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__0 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2__0_n_0 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2__0 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1__0 
       (.I0(m_axi_gmem_RVALID),
        .I1(full_n_reg_0),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2__0 
       (.I0(\waddr[7]_i_3__0_n_0 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4_n_0 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__0_n_0 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__0_n_0 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__0_n_0 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__0_n_0 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__0_n_0 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__0_n_0 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__0_n_0 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2__0_n_0 ),
        .Q(waddr[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "fir_n11_maxi_gmem_m_axi_fifo" *) 
module design_1_fir_n11_maxi_0_0_fir_n11_maxi_gmem_m_axi_fifo
   (burst_valid,
    full_n_reg_0,
    in,
    \sect_len_buf_reg[7] ,
    \bus_equal_gen.WLAST_Dummy_reg ,
    ap_rst_n_0,
    SR,
    ap_clk,
    ap_rst_n,
    Q,
    m_axi_gmem_WREADY,
    \bus_equal_gen.WLAST_Dummy_reg_0 ,
    data_valid,
    \could_multi_bursts.awaddr_buf[31]_i_4 ,
    fifo_resp_ready,
    \could_multi_bursts.awlen_buf[3]_i_2_0 ,
    \could_multi_bursts.awlen_buf[3]_i_2_1 ,
    m_axi_gmem_WLAST,
    full_n_reg_1,
    full_n_reg_2);
  output burst_valid;
  output full_n_reg_0;
  output [3:0]in;
  output \sect_len_buf_reg[7] ;
  output \bus_equal_gen.WLAST_Dummy_reg ;
  output [0:0]ap_rst_n_0;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [7:0]Q;
  input m_axi_gmem_WREADY;
  input \bus_equal_gen.WLAST_Dummy_reg_0 ;
  input data_valid;
  input \could_multi_bursts.awaddr_buf[31]_i_4 ;
  input fifo_resp_ready;
  input [9:0]\could_multi_bursts.awlen_buf[3]_i_2_0 ;
  input [5:0]\could_multi_bursts.awlen_buf[3]_i_2_1 ;
  input m_axi_gmem_WLAST;
  input [0:0]full_n_reg_1;
  input full_n_reg_2;

  wire [7:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire burst_valid;
  wire \bus_equal_gen.WLAST_Dummy_i_3_n_0 ;
  wire \bus_equal_gen.WLAST_Dummy_i_4_n_0 ;
  wire \bus_equal_gen.WLAST_Dummy_reg ;
  wire \bus_equal_gen.WLAST_Dummy_reg_0 ;
  wire \could_multi_bursts.awaddr_buf[31]_i_4 ;
  wire [9:0]\could_multi_bursts.awlen_buf[3]_i_2_0 ;
  wire [5:0]\could_multi_bursts.awlen_buf[3]_i_2_1 ;
  wire \could_multi_bursts.awlen_buf[3]_i_3_n_0 ;
  wire \could_multi_bursts.awlen_buf[3]_i_4_n_0 ;
  wire data_valid;
  wire data_vld_i_1_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__2_n_0;
  wire empty_n_i_2_n_0;
  wire empty_n_i_3_n_0;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_1__1_n_0;
  wire full_n_i_2__1_n_0;
  wire full_n_reg_0;
  wire [0:0]full_n_reg_1;
  wire full_n_reg_2;
  wire [3:0]in;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire \mem_reg[4][0]_srl5_i_1__1_n_0 ;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire next_burst;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire [3:0]q;
  wire \sect_len_buf_reg[7] ;

  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \bus_equal_gen.WLAST_Dummy_i_1 
       (.I0(m_axi_gmem_WLAST),
        .I1(\bus_equal_gen.WLAST_Dummy_reg_0 ),
        .I2(m_axi_gmem_WREADY),
        .I3(next_burst),
        .O(\bus_equal_gen.WLAST_Dummy_reg ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \bus_equal_gen.WLAST_Dummy_i_2 
       (.I0(\bus_equal_gen.WLAST_Dummy_i_3_n_0 ),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[4]),
        .I5(\bus_equal_gen.WLAST_Dummy_i_4_n_0 ),
        .O(next_burst));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \bus_equal_gen.WLAST_Dummy_i_3 
       (.I0(Q[0]),
        .I1(q[0]),
        .I2(q[3]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(q[1]),
        .O(\bus_equal_gen.WLAST_Dummy_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h4FFFFFFF)) 
    \bus_equal_gen.WLAST_Dummy_i_4 
       (.I0(m_axi_gmem_WREADY),
        .I1(\bus_equal_gen.WLAST_Dummy_reg_0 ),
        .I2(burst_valid),
        .I3(data_valid),
        .I4(empty_n_i_2_n_0),
        .O(\bus_equal_gen.WLAST_Dummy_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bus_equal_gen.len_cnt[7]_i_1 
       (.I0(next_burst),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    \could_multi_bursts.awaddr_buf[31]_i_8 
       (.I0(fifo_burst_ready),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_4 ),
        .I2(fifo_resp_ready),
        .O(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[0]_i_1 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [0]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[1]_i_1 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [1]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[2]_i_1 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [2]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [3]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[3]));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[3]_i_2 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_3_n_0 ),
        .I1(\could_multi_bursts.awlen_buf[3]_i_4_n_0 ),
        .O(\sect_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_3 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [7]),
        .I1(\could_multi_bursts.awlen_buf[3]_i_2_1 [3]),
        .I2(\could_multi_bursts.awlen_buf[3]_i_2_1 [5]),
        .I3(\could_multi_bursts.awlen_buf[3]_i_2_0 [9]),
        .I4(\could_multi_bursts.awlen_buf[3]_i_2_1 [4]),
        .I5(\could_multi_bursts.awlen_buf[3]_i_2_0 [8]),
        .O(\could_multi_bursts.awlen_buf[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_4 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [4]),
        .I1(\could_multi_bursts.awlen_buf[3]_i_2_1 [0]),
        .I2(\could_multi_bursts.awlen_buf[3]_i_2_1 [1]),
        .I3(\could_multi_bursts.awlen_buf[3]_i_2_0 [5]),
        .I4(\could_multi_bursts.awlen_buf[3]_i_2_1 [2]),
        .I5(\could_multi_bursts.awlen_buf[3]_i_2_0 [6]),
        .O(\could_multi_bursts.awlen_buf[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAFAFAFAFAFABA)) 
    data_vld_i_1
       (.I0(\mem_reg[4][0]_srl5_i_1__1_n_0 ),
        .I1(empty_n_i_1__2_n_0),
        .I2(data_vld_reg_n_0),
        .I3(\pout_reg_n_0_[1] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[2] ),
        .O(data_vld_i_1_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hB0000000FFFFFFFF)) 
    empty_n_i_1__2
       (.I0(m_axi_gmem_WREADY),
        .I1(\bus_equal_gen.WLAST_Dummy_reg_0 ),
        .I2(data_valid),
        .I3(empty_n_i_2_n_0),
        .I4(empty_n_i_3_n_0),
        .I5(burst_valid),
        .O(empty_n_i_1__2_n_0));
  LUT6 #(
    .INIT(64'hD00DD00D0000D00D)) 
    empty_n_i_2
       (.I0(q[0]),
        .I1(Q[0]),
        .I2(q[2]),
        .I3(Q[2]),
        .I4(q[1]),
        .I5(Q[1]),
        .O(empty_n_i_2_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    empty_n_i_3
       (.I0(Q[4]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(\bus_equal_gen.WLAST_Dummy_i_3_n_0 ),
        .O(empty_n_i_3_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(empty_n_i_1__2_n_0),
        .D(data_vld_reg_n_0),
        .Q(burst_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFDDDDD5DDDDDD)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(fifo_burst_ready),
        .I2(full_n_i_2__1_n_0),
        .I3(\mem_reg[4][0]_srl5_i_1__1_n_0 ),
        .I4(data_vld_reg_n_0),
        .I5(empty_n_i_1__2_n_0),
        .O(full_n_i_1__1_n_0));
  LUT3 #(
    .INIT(8'hBF)) 
    full_n_i_2__1
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .O(full_n_i_2__1_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_0),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(\mem_reg[4][0]_srl5_i_1__1_n_0 ),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \mem_reg[4][0]_srl5_i_1__1 
       (.I0(full_n_reg_1),
        .I1(full_n_reg_2),
        .O(\mem_reg[4][0]_srl5_i_1__1_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(\mem_reg[4][0]_srl5_i_1__1_n_0 ),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(\mem_reg[4][0]_srl5_i_1__1_n_0 ),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(\mem_reg[4][0]_srl5_i_1__1_n_0 ),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  LUT6 #(
    .INIT(64'hB7B7B7B748484808)) 
    \pout[0]_i_1 
       (.I0(\mem_reg[4][0]_srl5_i_1__1_n_0 ),
        .I1(data_vld_reg_n_0),
        .I2(empty_n_i_1__2_n_0),
        .I3(\pout_reg_n_0_[1] ),
        .I4(\pout_reg_n_0_[2] ),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF03CF0F0C2F0F0F0)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[0] ),
        .I2(\pout_reg_n_0_[1] ),
        .I3(empty_n_i_1__2_n_0),
        .I4(data_vld_reg_n_0),
        .I5(\mem_reg[4][0]_srl5_i_1__1_n_0 ),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAA8AAAAAA)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[0] ),
        .I2(\pout_reg_n_0_[1] ),
        .I3(empty_n_i_1__2_n_0),
        .I4(data_vld_reg_n_0),
        .I5(\mem_reg[4][0]_srl5_i_1__1_n_0 ),
        .O(\pout[2]_i_1_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_i_1__2_n_0),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(q[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(empty_n_i_1__2_n_0),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(q[1]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(empty_n_i_1__2_n_0),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(q[2]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(empty_n_i_1__2_n_0),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(q[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "fir_n11_maxi_gmem_m_axi_fifo" *) 
module design_1_fir_n11_maxi_0_0_fir_n11_maxi_gmem_m_axi_fifo__parameterized0
   (fifo_wreq_valid,
    rs2f_wreq_ack,
    D,
    next_wreq,
    \q_reg[41]_0 ,
    \q_reg[60]_0 ,
    S,
    \q_reg[58]_0 ,
    \q_reg[54]_0 ,
    \q_reg[50]_0 ,
    \q_reg[46]_0 ,
    \q_reg[42]_0 ,
    \q_reg[38]_0 ,
    \q_reg[34]_0 ,
    \end_addr_buf_reg[31] ,
    E,
    wreq_handling_reg,
    ap_rst_n_0,
    SR,
    ap_clk,
    ap_rst_n,
    Q,
    \sect_cnt_reg[19] ,
    sect_cnt0,
    last_sect_carry__0,
    empty_n_reg_0,
    CO,
    empty_n_reg_1,
    empty_n_reg_2,
    \sect_cnt_reg[0] ,
    \sect_cnt_reg[0]_0 ,
    last_sect_carry__0_0,
    \q_reg[62]_0 );
  output fifo_wreq_valid;
  output rs2f_wreq_ack;
  output [19:0]D;
  output next_wreq;
  output \q_reg[41]_0 ;
  output [58:0]\q_reg[60]_0 ;
  output [2:0]S;
  output [3:0]\q_reg[58]_0 ;
  output [3:0]\q_reg[54]_0 ;
  output [3:0]\q_reg[50]_0 ;
  output [3:0]\q_reg[46]_0 ;
  output [3:0]\q_reg[42]_0 ;
  output [3:0]\q_reg[38]_0 ;
  output [2:0]\q_reg[34]_0 ;
  output [2:0]\end_addr_buf_reg[31] ;
  output [0:0]E;
  output [0:0]wreq_handling_reg;
  output [0:0]ap_rst_n_0;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [0:0]Q;
  input [19:0]\sect_cnt_reg[19] ;
  input [18:0]sect_cnt0;
  input [8:0]last_sect_carry__0;
  input empty_n_reg_0;
  input [0:0]CO;
  input empty_n_reg_1;
  input empty_n_reg_2;
  input \sect_cnt_reg[0] ;
  input \sect_cnt_reg[0]_0 ;
  input [7:0]last_sect_carry__0_0;
  input [60:0]\q_reg[62]_0 ;

  wire [0:0]CO;
  wire [19:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire \align_len[31]_i_10_n_0 ;
  wire \align_len[31]_i_3_n_0 ;
  wire \align_len[31]_i_4_n_0 ;
  wire \align_len[31]_i_5_n_0 ;
  wire \align_len[31]_i_6_n_0 ;
  wire \align_len[31]_i_7_n_0 ;
  wire \align_len[31]_i_8_n_0 ;
  wire \align_len[31]_i_9_n_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire data_vld_i_1__0_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__1_n_0;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire empty_n_reg_2;
  wire [2:0]\end_addr_buf_reg[31] ;
  wire [62:61]fifo_wreq_data;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_i_2_n_0;
  wire full_n_i_1__3_n_0;
  wire full_n_i_2__2_n_0;
  wire [8:0]last_sect_carry__0;
  wire [7:0]last_sect_carry__0_0;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][10]_srl5_n_0 ;
  wire \mem_reg[4][11]_srl5_n_0 ;
  wire \mem_reg[4][12]_srl5_n_0 ;
  wire \mem_reg[4][13]_srl5_n_0 ;
  wire \mem_reg[4][14]_srl5_n_0 ;
  wire \mem_reg[4][15]_srl5_n_0 ;
  wire \mem_reg[4][16]_srl5_n_0 ;
  wire \mem_reg[4][17]_srl5_n_0 ;
  wire \mem_reg[4][18]_srl5_n_0 ;
  wire \mem_reg[4][19]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][20]_srl5_n_0 ;
  wire \mem_reg[4][21]_srl5_n_0 ;
  wire \mem_reg[4][22]_srl5_n_0 ;
  wire \mem_reg[4][23]_srl5_n_0 ;
  wire \mem_reg[4][24]_srl5_n_0 ;
  wire \mem_reg[4][25]_srl5_n_0 ;
  wire \mem_reg[4][26]_srl5_n_0 ;
  wire \mem_reg[4][27]_srl5_n_0 ;
  wire \mem_reg[4][28]_srl5_n_0 ;
  wire \mem_reg[4][29]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][32]_srl5_n_0 ;
  wire \mem_reg[4][33]_srl5_n_0 ;
  wire \mem_reg[4][34]_srl5_n_0 ;
  wire \mem_reg[4][35]_srl5_n_0 ;
  wire \mem_reg[4][36]_srl5_n_0 ;
  wire \mem_reg[4][37]_srl5_n_0 ;
  wire \mem_reg[4][38]_srl5_n_0 ;
  wire \mem_reg[4][39]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][40]_srl5_n_0 ;
  wire \mem_reg[4][41]_srl5_n_0 ;
  wire \mem_reg[4][42]_srl5_n_0 ;
  wire \mem_reg[4][43]_srl5_n_0 ;
  wire \mem_reg[4][44]_srl5_n_0 ;
  wire \mem_reg[4][45]_srl5_n_0 ;
  wire \mem_reg[4][46]_srl5_n_0 ;
  wire \mem_reg[4][47]_srl5_n_0 ;
  wire \mem_reg[4][48]_srl5_n_0 ;
  wire \mem_reg[4][49]_srl5_n_0 ;
  wire \mem_reg[4][4]_srl5_n_0 ;
  wire \mem_reg[4][50]_srl5_n_0 ;
  wire \mem_reg[4][51]_srl5_n_0 ;
  wire \mem_reg[4][52]_srl5_n_0 ;
  wire \mem_reg[4][53]_srl5_n_0 ;
  wire \mem_reg[4][54]_srl5_n_0 ;
  wire \mem_reg[4][55]_srl5_n_0 ;
  wire \mem_reg[4][56]_srl5_n_0 ;
  wire \mem_reg[4][57]_srl5_n_0 ;
  wire \mem_reg[4][58]_srl5_n_0 ;
  wire \mem_reg[4][59]_srl5_n_0 ;
  wire \mem_reg[4][5]_srl5_n_0 ;
  wire \mem_reg[4][60]_srl5_n_0 ;
  wire \mem_reg[4][61]_srl5_n_0 ;
  wire \mem_reg[4][62]_srl5_n_0 ;
  wire \mem_reg[4][6]_srl5_n_0 ;
  wire \mem_reg[4][7]_srl5_n_0 ;
  wire \mem_reg[4][8]_srl5_n_0 ;
  wire \mem_reg[4][9]_srl5_n_0 ;
  wire next_wreq;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire [2:0]\q_reg[34]_0 ;
  wire [3:0]\q_reg[38]_0 ;
  wire \q_reg[41]_0 ;
  wire [3:0]\q_reg[42]_0 ;
  wire [3:0]\q_reg[46]_0 ;
  wire [3:0]\q_reg[50]_0 ;
  wire [3:0]\q_reg[54]_0 ;
  wire [3:0]\q_reg[58]_0 ;
  wire [58:0]\q_reg[60]_0 ;
  wire [60:0]\q_reg[62]_0 ;
  wire rs2f_wreq_ack;
  wire [18:0]sect_cnt0;
  wire \sect_cnt_reg[0] ;
  wire \sect_cnt_reg[0]_0 ;
  wire [19:0]\sect_cnt_reg[19] ;
  wire [0:0]wreq_handling_reg;

  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \align_len[31]_i_10 
       (.I0(\q_reg[60]_0 [32]),
        .I1(\q_reg[60]_0 [37]),
        .I2(fifo_wreq_valid),
        .I3(\q_reg[60]_0 [34]),
        .O(\align_len[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00040000FFFFFFFF)) 
    \align_len[31]_i_1__0 
       (.I0(\align_len[31]_i_3_n_0 ),
        .I1(\align_len[31]_i_4_n_0 ),
        .I2(\align_len[31]_i_5_n_0 ),
        .I3(\align_len[31]_i_6_n_0 ),
        .I4(E),
        .I5(ap_rst_n),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h5D5D5DDD00000000)) 
    \align_len[31]_i_2 
       (.I0(empty_n_reg_0),
        .I1(CO),
        .I2(empty_n_reg_1),
        .I3(empty_n_reg_2),
        .I4(\sect_cnt_reg[0] ),
        .I5(fifo_wreq_valid),
        .O(E));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \align_len[31]_i_3 
       (.I0(\q_reg[60]_0 [39]),
        .I1(\q_reg[60]_0 [38]),
        .I2(\q_reg[60]_0 [55]),
        .I3(\q_reg[60]_0 [36]),
        .I4(\align_len[31]_i_7_n_0 ),
        .O(\align_len[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \align_len[31]_i_4 
       (.I0(\q_reg[60]_0 [58]),
        .I1(\q_reg[60]_0 [47]),
        .I2(\q_reg[60]_0 [50]),
        .I3(\q_reg[60]_0 [46]),
        .I4(\align_len[31]_i_8_n_0 ),
        .O(\align_len[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \align_len[31]_i_5 
       (.I0(\q_reg[60]_0 [53]),
        .I1(\q_reg[60]_0 [30]),
        .I2(\q_reg[60]_0 [56]),
        .I3(\q_reg[60]_0 [51]),
        .I4(\align_len[31]_i_9_n_0 ),
        .O(\align_len[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \align_len[31]_i_6 
       (.I0(\q_reg[60]_0 [45]),
        .I1(\q_reg[60]_0 [41]),
        .I2(\q_reg[60]_0 [42]),
        .I3(\q_reg[60]_0 [40]),
        .I4(\align_len[31]_i_10_n_0 ),
        .O(\align_len[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \align_len[31]_i_7 
       (.I0(fifo_wreq_data[62]),
        .I1(fifo_wreq_data[61]),
        .I2(\q_reg[60]_0 [52]),
        .I3(\q_reg[60]_0 [57]),
        .O(\align_len[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \align_len[31]_i_8 
       (.I0(\q_reg[60]_0 [31]),
        .I1(\q_reg[60]_0 [35]),
        .I2(\q_reg[60]_0 [44]),
        .I3(\q_reg[60]_0 [48]),
        .O(\align_len[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \align_len[31]_i_9 
       (.I0(\q_reg[60]_0 [33]),
        .I1(\q_reg[60]_0 [43]),
        .I2(\q_reg[60]_0 [49]),
        .I3(\q_reg[60]_0 [54]),
        .O(\align_len[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEAAAAFFFFAAAA)) 
    data_vld_i_1__0
       (.I0(push),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(data_vld_reg_n_0),
        .I5(empty_n_i_1__1_n_0),
        .O(data_vld_i_1__0_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__0_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'h5D5D5DDDFFFFFFFF)) 
    empty_n_i_1__1
       (.I0(empty_n_reg_0),
        .I1(CO),
        .I2(empty_n_reg_1),
        .I3(empty_n_reg_2),
        .I4(\sect_cnt_reg[0] ),
        .I5(fifo_wreq_valid),
        .O(empty_n_i_1__1_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(data_vld_reg_n_0),
        .Q(fifo_wreq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'h000000005D5D5DDD)) 
    fifo_wreq_valid_buf_i_1
       (.I0(empty_n_reg_0),
        .I1(CO),
        .I2(empty_n_reg_1),
        .I3(empty_n_reg_2),
        .I4(\sect_cnt_reg[0] ),
        .I5(fifo_wreq_valid_buf_i_2_n_0),
        .O(next_wreq));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h1)) 
    fifo_wreq_valid_buf_i_2
       (.I0(fifo_wreq_valid),
        .I1(\sect_cnt_reg[0]_0 ),
        .O(fifo_wreq_valid_buf_i_2_n_0));
  LUT6 #(
    .INIT(64'hFDF5FFF5FF55FF55)) 
    full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(full_n_i_2__2_n_0),
        .I2(empty_n_i_1__1_n_0),
        .I3(rs2f_wreq_ack),
        .I4(Q),
        .I5(data_vld_reg_n_0),
        .O(full_n_i_1__3_n_0));
  LUT3 #(
    .INIT(8'hBF)) 
    full_n_i_2__2
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .O(full_n_i_2__2_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_0),
        .Q(rs2f_wreq_ack),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1
       (.I0(\q_reg[60]_0 [36]),
        .O(\q_reg[38]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2
       (.I0(\q_reg[60]_0 [35]),
        .O(\q_reg[38]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3
       (.I0(\q_reg[60]_0 [34]),
        .O(\q_reg[38]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4
       (.I0(\q_reg[60]_0 [33]),
        .O(\q_reg[38]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1
       (.I0(\q_reg[60]_0 [40]),
        .O(\q_reg[42]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2
       (.I0(\q_reg[60]_0 [39]),
        .O(\q_reg[42]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3
       (.I0(\q_reg[60]_0 [38]),
        .O(\q_reg[42]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4
       (.I0(\q_reg[60]_0 [37]),
        .O(\q_reg[42]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1
       (.I0(\q_reg[60]_0 [44]),
        .O(\q_reg[46]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2
       (.I0(\q_reg[60]_0 [43]),
        .O(\q_reg[46]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3
       (.I0(\q_reg[60]_0 [42]),
        .O(\q_reg[46]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4
       (.I0(\q_reg[60]_0 [41]),
        .O(\q_reg[46]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1
       (.I0(\q_reg[60]_0 [48]),
        .O(\q_reg[50]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2
       (.I0(\q_reg[60]_0 [47]),
        .O(\q_reg[50]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3
       (.I0(\q_reg[60]_0 [46]),
        .O(\q_reg[50]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4
       (.I0(\q_reg[60]_0 [45]),
        .O(\q_reg[50]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1
       (.I0(\q_reg[60]_0 [52]),
        .O(\q_reg[54]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2
       (.I0(\q_reg[60]_0 [51]),
        .O(\q_reg[54]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3
       (.I0(\q_reg[60]_0 [50]),
        .O(\q_reg[54]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4
       (.I0(\q_reg[60]_0 [49]),
        .O(\q_reg[54]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1
       (.I0(\q_reg[60]_0 [56]),
        .O(\q_reg[58]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2
       (.I0(\q_reg[60]_0 [55]),
        .O(\q_reg[58]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3
       (.I0(\q_reg[60]_0 [54]),
        .O(\q_reg[58]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4
       (.I0(\q_reg[60]_0 [53]),
        .O(\q_reg[58]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1
       (.I0(fifo_wreq_data[61]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2
       (.I0(\q_reg[60]_0 [58]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_3
       (.I0(\q_reg[60]_0 [57]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(\q_reg[60]_0 [32]),
        .O(\q_reg[34]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2
       (.I0(\q_reg[60]_0 [31]),
        .O(\q_reg[34]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3
       (.I0(\q_reg[60]_0 [30]),
        .O(\q_reg[34]_0 [0]));
  LUT4 #(
    .INIT(16'h0004)) 
    invalid_len_event_i_1
       (.I0(\align_len[31]_i_3_n_0 ),
        .I1(\align_len[31]_i_4_n_0 ),
        .I2(\align_len[31]_i_5_n_0 ),
        .I3(\align_len[31]_i_6_n_0 ),
        .O(\q_reg[41]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1
       (.I0(last_sect_carry__0_0[7]),
        .I1(last_sect_carry__0[8]),
        .I2(last_sect_carry__0_0[6]),
        .I3(last_sect_carry__0[7]),
        .O(\end_addr_buf_reg[31] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(last_sect_carry__0[5]),
        .I1(last_sect_carry__0_0[4]),
        .I2(last_sect_carry__0[4]),
        .I3(last_sect_carry__0_0[3]),
        .I4(last_sect_carry__0_0[5]),
        .I5(last_sect_carry__0[6]),
        .O(\end_addr_buf_reg[31] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(last_sect_carry__0_0[2]),
        .I1(last_sect_carry__0[3]),
        .I2(last_sect_carry__0[1]),
        .I3(last_sect_carry__0_0[0]),
        .I4(last_sect_carry__0[2]),
        .I5(last_sect_carry__0_0[1]),
        .O(\end_addr_buf_reg[31] [0]));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1 
       (.I0(rs2f_wreq_ack),
        .I1(Q),
        .O(push));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [10]),
        .Q(\mem_reg[4][10]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [11]),
        .Q(\mem_reg[4][11]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [12]),
        .Q(\mem_reg[4][12]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [13]),
        .Q(\mem_reg[4][13]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [14]),
        .Q(\mem_reg[4][14]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [15]),
        .Q(\mem_reg[4][15]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [16]),
        .Q(\mem_reg[4][16]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [17]),
        .Q(\mem_reg[4][17]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [18]),
        .Q(\mem_reg[4][18]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [19]),
        .Q(\mem_reg[4][19]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [20]),
        .Q(\mem_reg[4][20]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [21]),
        .Q(\mem_reg[4][21]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [22]),
        .Q(\mem_reg[4][22]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [23]),
        .Q(\mem_reg[4][23]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [24]),
        .Q(\mem_reg[4][24]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [25]),
        .Q(\mem_reg[4][25]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [26]),
        .Q(\mem_reg[4][26]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [27]),
        .Q(\mem_reg[4][27]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [28]),
        .Q(\mem_reg[4][28]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [29]),
        .Q(\mem_reg[4][29]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [30]),
        .Q(\mem_reg[4][32]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][33]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][33]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [31]),
        .Q(\mem_reg[4][33]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][34]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][34]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [32]),
        .Q(\mem_reg[4][34]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][35]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][35]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [33]),
        .Q(\mem_reg[4][35]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][36]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][36]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [34]),
        .Q(\mem_reg[4][36]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][37]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][37]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [35]),
        .Q(\mem_reg[4][37]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][38]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][38]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [36]),
        .Q(\mem_reg[4][38]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [37]),
        .Q(\mem_reg[4][39]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][40]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][40]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [38]),
        .Q(\mem_reg[4][40]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][41]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [39]),
        .Q(\mem_reg[4][41]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [40]),
        .Q(\mem_reg[4][42]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][43]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][43]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [41]),
        .Q(\mem_reg[4][43]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][44]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][44]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [42]),
        .Q(\mem_reg[4][44]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][45]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][45]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [43]),
        .Q(\mem_reg[4][45]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][46]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][46]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [44]),
        .Q(\mem_reg[4][46]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][47]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][47]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [45]),
        .Q(\mem_reg[4][47]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][48]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][48]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [46]),
        .Q(\mem_reg[4][48]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][49]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][49]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [47]),
        .Q(\mem_reg[4][49]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [4]),
        .Q(\mem_reg[4][4]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][50]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][50]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [48]),
        .Q(\mem_reg[4][50]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][51]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][51]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [49]),
        .Q(\mem_reg[4][51]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][52]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][52]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [50]),
        .Q(\mem_reg[4][52]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][53]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][53]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [51]),
        .Q(\mem_reg[4][53]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][54]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][54]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [52]),
        .Q(\mem_reg[4][54]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][55]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][55]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [53]),
        .Q(\mem_reg[4][55]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][56]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][56]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [54]),
        .Q(\mem_reg[4][56]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][57]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][57]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [55]),
        .Q(\mem_reg[4][57]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][58]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][58]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [56]),
        .Q(\mem_reg[4][58]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][59]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][59]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [57]),
        .Q(\mem_reg[4][59]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [5]),
        .Q(\mem_reg[4][5]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][60]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][60]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [58]),
        .Q(\mem_reg[4][60]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][61]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][61]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [59]),
        .Q(\mem_reg[4][61]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][62]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][62]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [60]),
        .Q(\mem_reg[4][62]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [6]),
        .Q(\mem_reg[4][6]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [7]),
        .Q(\mem_reg[4][7]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [8]),
        .Q(\mem_reg[4][8]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [9]),
        .Q(\mem_reg[4][9]_srl5_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB777744448880)) 
    \pout[0]_i_1 
       (.I0(empty_n_i_1__1_n_0),
        .I1(data_vld_reg_n_0),
        .I2(\pout_reg_n_0_[1] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(push),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFA04FF005FA0FF00)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_0_[2] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(data_vld_reg_n_0),
        .I5(empty_n_i_1__1_n_0),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC8CCCC6CCCCCCC)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_0_[2] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(data_vld_reg_n_0),
        .I5(empty_n_i_1__1_n_0),
        .O(\pout[2]_i_1_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [0]),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][10]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [10]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][11]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [11]),
        .R(SR));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][12]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [12]),
        .R(SR));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][13]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [13]),
        .R(SR));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][14]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [14]),
        .R(SR));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][15]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [15]),
        .R(SR));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][16]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [16]),
        .R(SR));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][17]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [17]),
        .R(SR));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][18]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [18]),
        .R(SR));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][19]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [19]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [1]),
        .R(SR));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][20]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [20]),
        .R(SR));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][21]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [21]),
        .R(SR));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][22]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [22]),
        .R(SR));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][23]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [23]),
        .R(SR));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][24]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [24]),
        .R(SR));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][25]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [25]),
        .R(SR));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][26]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [26]),
        .R(SR));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][27]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [27]),
        .R(SR));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][28]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [28]),
        .R(SR));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][29]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [29]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [2]),
        .R(SR));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][32]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [30]),
        .R(SR));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][33]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [31]),
        .R(SR));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][34]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [32]),
        .R(SR));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][35]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [33]),
        .R(SR));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][36]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [34]),
        .R(SR));
  FDRE \q_reg[37] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][37]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [35]),
        .R(SR));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][38]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [36]),
        .R(SR));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][39]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [37]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [3]),
        .R(SR));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][40]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [38]),
        .R(SR));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][41]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [39]),
        .R(SR));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][42]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [40]),
        .R(SR));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][43]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [41]),
        .R(SR));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][44]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [42]),
        .R(SR));
  FDRE \q_reg[45] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][45]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [43]),
        .R(SR));
  FDRE \q_reg[46] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][46]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [44]),
        .R(SR));
  FDRE \q_reg[47] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][47]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [45]),
        .R(SR));
  FDRE \q_reg[48] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][48]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [46]),
        .R(SR));
  FDRE \q_reg[49] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][49]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [47]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][4]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [4]),
        .R(SR));
  FDRE \q_reg[50] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][50]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [48]),
        .R(SR));
  FDRE \q_reg[51] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][51]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [49]),
        .R(SR));
  FDRE \q_reg[52] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][52]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [50]),
        .R(SR));
  FDRE \q_reg[53] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][53]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [51]),
        .R(SR));
  FDRE \q_reg[54] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][54]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [52]),
        .R(SR));
  FDRE \q_reg[55] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][55]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [53]),
        .R(SR));
  FDRE \q_reg[56] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][56]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [54]),
        .R(SR));
  FDRE \q_reg[57] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][57]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [55]),
        .R(SR));
  FDRE \q_reg[58] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][58]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [56]),
        .R(SR));
  FDRE \q_reg[59] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][59]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [57]),
        .R(SR));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][5]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [5]),
        .R(SR));
  FDRE \q_reg[60] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][60]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [58]),
        .R(SR));
  FDRE \q_reg[61] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][61]_srl5_n_0 ),
        .Q(fifo_wreq_data[61]),
        .R(SR));
  FDRE \q_reg[62] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][62]_srl5_n_0 ),
        .Q(fifo_wreq_data[62]),
        .R(SR));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][6]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [6]),
        .R(SR));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][7]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [7]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][8]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(empty_n_i_1__1_n_0),
        .D(\mem_reg[4][9]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(\sect_cnt_reg[19] [0]),
        .I1(next_wreq),
        .I2(last_sect_carry__0[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(\sect_cnt_reg[19] [10]),
        .I1(next_wreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(\sect_cnt_reg[19] [11]),
        .I1(next_wreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(\sect_cnt_reg[19] [12]),
        .I1(next_wreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(\sect_cnt_reg[19] [13]),
        .I1(next_wreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(\sect_cnt_reg[19] [14]),
        .I1(next_wreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(\sect_cnt_reg[19] [15]),
        .I1(next_wreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(\sect_cnt_reg[19] [16]),
        .I1(next_wreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(\sect_cnt_reg[19] [17]),
        .I1(next_wreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(\sect_cnt_reg[19] [18]),
        .I1(next_wreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  LUT6 #(
    .INIT(64'h57FF57FF57FF02AA)) 
    \sect_cnt[19]_i_1__0 
       (.I0(empty_n_reg_0),
        .I1(\sect_cnt_reg[0] ),
        .I2(empty_n_reg_2),
        .I3(empty_n_reg_1),
        .I4(fifo_wreq_valid),
        .I5(\sect_cnt_reg[0]_0 ),
        .O(wreq_handling_reg));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2 
       (.I0(\sect_cnt_reg[19] [19]),
        .I1(next_wreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(\sect_cnt_reg[19] [1]),
        .I1(next_wreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(\sect_cnt_reg[19] [2]),
        .I1(next_wreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(\sect_cnt_reg[19] [3]),
        .I1(next_wreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(\sect_cnt_reg[19] [4]),
        .I1(next_wreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(\sect_cnt_reg[19] [5]),
        .I1(next_wreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(\sect_cnt_reg[19] [6]),
        .I1(next_wreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(\sect_cnt_reg[19] [7]),
        .I1(next_wreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(\sect_cnt_reg[19] [8]),
        .I1(next_wreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(\sect_cnt_reg[19] [9]),
        .I1(next_wreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "fir_n11_maxi_gmem_m_axi_fifo" *) 
module design_1_fir_n11_maxi_0_0_fir_n11_maxi_gmem_m_axi_fifo__parameterized0_21
   (fifo_rreq_valid,
    rs2f_rreq_ack,
    \sect_len_buf_reg[4] ,
    \sect_len_buf_reg[7] ,
    S,
    \q_reg[60]_0 ,
    \q_reg[58]_0 ,
    \q_reg[54]_0 ,
    \q_reg[50]_0 ,
    \q_reg[46]_0 ,
    \q_reg[42]_0 ,
    \q_reg[38]_0 ,
    \q_reg[34]_0 ,
    \end_addr_buf_reg[31] ,
    invalid_len_event0,
    E,
    SR,
    \q_reg[0]_0 ,
    ap_clk,
    ap_rst_n,
    Q,
    \could_multi_bursts.arlen_buf[3]_i_3 ,
    \could_multi_bursts.arlen_buf[3]_i_3_0 ,
    last_sect_carry__0,
    last_sect_carry__0_0,
    \sect_cnt_reg[19] ,
    \sect_cnt_reg[19]_0 ,
    \sect_cnt_reg[19]_1 ,
    \q_reg[62]_0 );
  output fifo_rreq_valid;
  output rs2f_rreq_ack;
  output \sect_len_buf_reg[4] ;
  output \sect_len_buf_reg[7] ;
  output [2:0]S;
  output [58:0]\q_reg[60]_0 ;
  output [3:0]\q_reg[58]_0 ;
  output [3:0]\q_reg[54]_0 ;
  output [3:0]\q_reg[50]_0 ;
  output [3:0]\q_reg[46]_0 ;
  output [3:0]\q_reg[42]_0 ;
  output [3:0]\q_reg[38]_0 ;
  output [2:0]\q_reg[34]_0 ;
  output [2:0]\end_addr_buf_reg[31] ;
  output invalid_len_event0;
  output [0:0]E;
  input [0:0]SR;
  input \q_reg[0]_0 ;
  input ap_clk;
  input ap_rst_n;
  input [0:0]Q;
  input [5:0]\could_multi_bursts.arlen_buf[3]_i_3 ;
  input [5:0]\could_multi_bursts.arlen_buf[3]_i_3_0 ;
  input [7:0]last_sect_carry__0;
  input [7:0]last_sect_carry__0_0;
  input \sect_cnt_reg[19] ;
  input \sect_cnt_reg[19]_0 ;
  input \sect_cnt_reg[19]_1 ;
  input [60:0]\q_reg[62]_0 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [5:0]\could_multi_bursts.arlen_buf[3]_i_3 ;
  wire [5:0]\could_multi_bursts.arlen_buf[3]_i_3_0 ;
  wire data_vld_i_1__3_n_0;
  wire data_vld_reg_n_0;
  wire [2:0]\end_addr_buf_reg[31] ;
  wire [62:61]fifo_rreq_data;
  wire fifo_rreq_valid;
  wire full_n_i_1__5_n_0;
  wire full_n_i_2__3_n_0;
  wire invalid_len_event0;
  wire invalid_len_event_i_2_n_0;
  wire invalid_len_event_i_3_n_0;
  wire invalid_len_event_i_4_n_0;
  wire invalid_len_event_i_5_n_0;
  wire invalid_len_event_i_6_n_0;
  wire invalid_len_event_i_7_n_0;
  wire invalid_len_event_i_8_n_0;
  wire invalid_len_event_i_9_n_0;
  wire [7:0]last_sect_carry__0;
  wire [7:0]last_sect_carry__0_0;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][10]_srl5_n_0 ;
  wire \mem_reg[4][11]_srl5_n_0 ;
  wire \mem_reg[4][12]_srl5_n_0 ;
  wire \mem_reg[4][13]_srl5_n_0 ;
  wire \mem_reg[4][14]_srl5_n_0 ;
  wire \mem_reg[4][15]_srl5_n_0 ;
  wire \mem_reg[4][16]_srl5_n_0 ;
  wire \mem_reg[4][17]_srl5_n_0 ;
  wire \mem_reg[4][18]_srl5_n_0 ;
  wire \mem_reg[4][19]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][20]_srl5_n_0 ;
  wire \mem_reg[4][21]_srl5_n_0 ;
  wire \mem_reg[4][22]_srl5_n_0 ;
  wire \mem_reg[4][23]_srl5_n_0 ;
  wire \mem_reg[4][24]_srl5_n_0 ;
  wire \mem_reg[4][25]_srl5_n_0 ;
  wire \mem_reg[4][26]_srl5_n_0 ;
  wire \mem_reg[4][27]_srl5_n_0 ;
  wire \mem_reg[4][28]_srl5_n_0 ;
  wire \mem_reg[4][29]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][32]_srl5_n_0 ;
  wire \mem_reg[4][33]_srl5_n_0 ;
  wire \mem_reg[4][34]_srl5_n_0 ;
  wire \mem_reg[4][35]_srl5_n_0 ;
  wire \mem_reg[4][36]_srl5_n_0 ;
  wire \mem_reg[4][37]_srl5_n_0 ;
  wire \mem_reg[4][38]_srl5_n_0 ;
  wire \mem_reg[4][39]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][40]_srl5_n_0 ;
  wire \mem_reg[4][41]_srl5_n_0 ;
  wire \mem_reg[4][42]_srl5_n_0 ;
  wire \mem_reg[4][43]_srl5_n_0 ;
  wire \mem_reg[4][44]_srl5_n_0 ;
  wire \mem_reg[4][45]_srl5_n_0 ;
  wire \mem_reg[4][46]_srl5_n_0 ;
  wire \mem_reg[4][47]_srl5_n_0 ;
  wire \mem_reg[4][48]_srl5_n_0 ;
  wire \mem_reg[4][49]_srl5_n_0 ;
  wire \mem_reg[4][4]_srl5_n_0 ;
  wire \mem_reg[4][50]_srl5_n_0 ;
  wire \mem_reg[4][51]_srl5_n_0 ;
  wire \mem_reg[4][52]_srl5_n_0 ;
  wire \mem_reg[4][53]_srl5_n_0 ;
  wire \mem_reg[4][54]_srl5_n_0 ;
  wire \mem_reg[4][55]_srl5_n_0 ;
  wire \mem_reg[4][56]_srl5_n_0 ;
  wire \mem_reg[4][57]_srl5_n_0 ;
  wire \mem_reg[4][58]_srl5_n_0 ;
  wire \mem_reg[4][59]_srl5_n_0 ;
  wire \mem_reg[4][5]_srl5_n_0 ;
  wire \mem_reg[4][60]_srl5_n_0 ;
  wire \mem_reg[4][61]_srl5_n_0 ;
  wire \mem_reg[4][62]_srl5_n_0 ;
  wire \mem_reg[4][6]_srl5_n_0 ;
  wire \mem_reg[4][7]_srl5_n_0 ;
  wire \mem_reg[4][8]_srl5_n_0 ;
  wire \mem_reg[4][9]_srl5_n_0 ;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire \q_reg[0]_0 ;
  wire [2:0]\q_reg[34]_0 ;
  wire [3:0]\q_reg[38]_0 ;
  wire [3:0]\q_reg[42]_0 ;
  wire [3:0]\q_reg[46]_0 ;
  wire [3:0]\q_reg[50]_0 ;
  wire [3:0]\q_reg[54]_0 ;
  wire [3:0]\q_reg[58]_0 ;
  wire [58:0]\q_reg[60]_0 ;
  wire [60:0]\q_reg[62]_0 ;
  wire rs2f_rreq_ack;
  wire \sect_cnt_reg[19] ;
  wire \sect_cnt_reg[19]_0 ;
  wire \sect_cnt_reg[19]_1 ;
  wire \sect_len_buf_reg[4] ;
  wire \sect_len_buf_reg[7] ;

  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_1
       (.I0(\q_reg[60]_0 [36]),
        .O(\q_reg[38]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_2
       (.I0(\q_reg[60]_0 [35]),
        .O(\q_reg[38]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_3
       (.I0(\q_reg[60]_0 [34]),
        .O(\q_reg[38]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_4
       (.I0(\q_reg[60]_0 [33]),
        .O(\q_reg[38]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_1
       (.I0(\q_reg[60]_0 [40]),
        .O(\q_reg[42]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_2
       (.I0(\q_reg[60]_0 [39]),
        .O(\q_reg[42]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_3
       (.I0(\q_reg[60]_0 [38]),
        .O(\q_reg[42]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_4
       (.I0(\q_reg[60]_0 [37]),
        .O(\q_reg[42]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_1
       (.I0(\q_reg[60]_0 [44]),
        .O(\q_reg[46]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_2
       (.I0(\q_reg[60]_0 [43]),
        .O(\q_reg[46]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_3
       (.I0(\q_reg[60]_0 [42]),
        .O(\q_reg[46]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_4
       (.I0(\q_reg[60]_0 [41]),
        .O(\q_reg[46]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__3_i_1
       (.I0(\q_reg[60]_0 [48]),
        .O(\q_reg[50]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__3_i_2
       (.I0(\q_reg[60]_0 [47]),
        .O(\q_reg[50]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__3_i_3
       (.I0(\q_reg[60]_0 [46]),
        .O(\q_reg[50]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__3_i_4
       (.I0(\q_reg[60]_0 [45]),
        .O(\q_reg[50]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__4_i_1
       (.I0(\q_reg[60]_0 [52]),
        .O(\q_reg[54]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__4_i_2
       (.I0(\q_reg[60]_0 [51]),
        .O(\q_reg[54]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__4_i_3
       (.I0(\q_reg[60]_0 [50]),
        .O(\q_reg[54]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__4_i_4
       (.I0(\q_reg[60]_0 [49]),
        .O(\q_reg[54]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__5_i_1
       (.I0(\q_reg[60]_0 [56]),
        .O(\q_reg[58]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__5_i_2
       (.I0(\q_reg[60]_0 [55]),
        .O(\q_reg[58]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__5_i_3
       (.I0(\q_reg[60]_0 [54]),
        .O(\q_reg[58]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__5_i_4
       (.I0(\q_reg[60]_0 [53]),
        .O(\q_reg[58]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__6_i_1
       (.I0(fifo_rreq_data[61]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__6_i_2
       (.I0(\q_reg[60]_0 [58]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__6_i_3
       (.I0(\q_reg[60]_0 [57]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_1
       (.I0(\q_reg[60]_0 [32]),
        .O(\q_reg[34]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_2
       (.I0(\q_reg[60]_0 [31]),
        .O(\q_reg[34]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_3
       (.I0(\q_reg[60]_0 [30]),
        .O(\q_reg[34]_0 [0]));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_4 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_3 [3]),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_0 [3]),
        .I2(\could_multi_bursts.arlen_buf[3]_i_3_0 [4]),
        .I3(\could_multi_bursts.arlen_buf[3]_i_3 [4]),
        .I4(\could_multi_bursts.arlen_buf[3]_i_3_0 [5]),
        .I5(\could_multi_bursts.arlen_buf[3]_i_3 [5]),
        .O(\sect_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_5 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_3 [0]),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_0 [0]),
        .I2(\could_multi_bursts.arlen_buf[3]_i_3_0 [1]),
        .I3(\could_multi_bursts.arlen_buf[3]_i_3 [1]),
        .I4(\could_multi_bursts.arlen_buf[3]_i_3_0 [2]),
        .I5(\could_multi_bursts.arlen_buf[3]_i_3 [2]),
        .O(\sect_len_buf_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFEAAAAFFFFAAAA)) 
    data_vld_i_1__3
       (.I0(push),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(data_vld_reg_n_0),
        .I5(\q_reg[0]_0 ),
        .O(data_vld_i_1__3_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__3_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(data_vld_reg_n_0),
        .Q(fifo_rreq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFDF5FFF5FF55FF55)) 
    full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(full_n_i_2__3_n_0),
        .I2(\q_reg[0]_0 ),
        .I3(rs2f_rreq_ack),
        .I4(Q),
        .I5(data_vld_reg_n_0),
        .O(full_n_i_1__5_n_0));
  LUT3 #(
    .INIT(8'hBF)) 
    full_n_i_2__3
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .O(full_n_i_2__3_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_0),
        .Q(rs2f_rreq_ack),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0004)) 
    invalid_len_event_i_1__0
       (.I0(invalid_len_event_i_2_n_0),
        .I1(invalid_len_event_i_3_n_0),
        .I2(invalid_len_event_i_4_n_0),
        .I3(invalid_len_event_i_5_n_0),
        .O(invalid_len_event0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    invalid_len_event_i_2
       (.I0(\q_reg[60]_0 [58]),
        .I1(\q_reg[60]_0 [46]),
        .I2(\q_reg[60]_0 [48]),
        .I3(\q_reg[60]_0 [44]),
        .I4(invalid_len_event_i_6_n_0),
        .O(invalid_len_event_i_2_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    invalid_len_event_i_3
       (.I0(fifo_rreq_data[61]),
        .I1(\q_reg[60]_0 [55]),
        .I2(\q_reg[60]_0 [52]),
        .I3(fifo_rreq_data[62]),
        .I4(invalid_len_event_i_7_n_0),
        .O(invalid_len_event_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    invalid_len_event_i_4
       (.I0(\q_reg[60]_0 [45]),
        .I1(\q_reg[60]_0 [32]),
        .I2(\q_reg[60]_0 [40]),
        .I3(\q_reg[60]_0 [31]),
        .I4(invalid_len_event_i_8_n_0),
        .O(invalid_len_event_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    invalid_len_event_i_5
       (.I0(\q_reg[60]_0 [49]),
        .I1(\q_reg[60]_0 [47]),
        .I2(\q_reg[60]_0 [33]),
        .I3(fifo_rreq_valid),
        .I4(invalid_len_event_i_9_n_0),
        .O(invalid_len_event_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_6
       (.I0(\q_reg[60]_0 [50]),
        .I1(\q_reg[60]_0 [56]),
        .I2(\q_reg[60]_0 [51]),
        .I3(\q_reg[60]_0 [53]),
        .O(invalid_len_event_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_7
       (.I0(\q_reg[60]_0 [39]),
        .I1(\q_reg[60]_0 [41]),
        .I2(\q_reg[60]_0 [38]),
        .I3(\q_reg[60]_0 [42]),
        .O(invalid_len_event_i_7_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_8
       (.I0(\q_reg[60]_0 [43]),
        .I1(\q_reg[60]_0 [54]),
        .I2(\q_reg[60]_0 [35]),
        .I3(\q_reg[60]_0 [37]),
        .O(invalid_len_event_i_8_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_9
       (.I0(\q_reg[60]_0 [30]),
        .I1(\q_reg[60]_0 [57]),
        .I2(\q_reg[60]_0 [34]),
        .I3(\q_reg[60]_0 [36]),
        .O(invalid_len_event_i_9_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1__0
       (.I0(last_sect_carry__0[7]),
        .I1(last_sect_carry__0_0[7]),
        .I2(last_sect_carry__0[6]),
        .I3(last_sect_carry__0_0[6]),
        .O(\end_addr_buf_reg[31] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__0
       (.I0(last_sect_carry__0[5]),
        .I1(last_sect_carry__0_0[5]),
        .I2(last_sect_carry__0_0[3]),
        .I3(last_sect_carry__0[3]),
        .I4(last_sect_carry__0_0[4]),
        .I5(last_sect_carry__0[4]),
        .O(\end_addr_buf_reg[31] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__0
       (.I0(last_sect_carry__0[2]),
        .I1(last_sect_carry__0_0[2]),
        .I2(last_sect_carry__0_0[0]),
        .I3(last_sect_carry__0[0]),
        .I4(last_sect_carry__0_0[1]),
        .I5(last_sect_carry__0[1]),
        .O(\end_addr_buf_reg[31] [0]));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__0 
       (.I0(rs2f_rreq_ack),
        .I1(Q),
        .O(push));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [10]),
        .Q(\mem_reg[4][10]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [11]),
        .Q(\mem_reg[4][11]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [12]),
        .Q(\mem_reg[4][12]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [13]),
        .Q(\mem_reg[4][13]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [14]),
        .Q(\mem_reg[4][14]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [15]),
        .Q(\mem_reg[4][15]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [16]),
        .Q(\mem_reg[4][16]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [17]),
        .Q(\mem_reg[4][17]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [18]),
        .Q(\mem_reg[4][18]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [19]),
        .Q(\mem_reg[4][19]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [20]),
        .Q(\mem_reg[4][20]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [21]),
        .Q(\mem_reg[4][21]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [22]),
        .Q(\mem_reg[4][22]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [23]),
        .Q(\mem_reg[4][23]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [24]),
        .Q(\mem_reg[4][24]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [25]),
        .Q(\mem_reg[4][25]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [26]),
        .Q(\mem_reg[4][26]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [27]),
        .Q(\mem_reg[4][27]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [28]),
        .Q(\mem_reg[4][28]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [29]),
        .Q(\mem_reg[4][29]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [30]),
        .Q(\mem_reg[4][32]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][33]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][33]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [31]),
        .Q(\mem_reg[4][33]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][34]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][34]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [32]),
        .Q(\mem_reg[4][34]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][35]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][35]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [33]),
        .Q(\mem_reg[4][35]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][36]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][36]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [34]),
        .Q(\mem_reg[4][36]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][37]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][37]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [35]),
        .Q(\mem_reg[4][37]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][38]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][38]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [36]),
        .Q(\mem_reg[4][38]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [37]),
        .Q(\mem_reg[4][39]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][40]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][40]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [38]),
        .Q(\mem_reg[4][40]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][41]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [39]),
        .Q(\mem_reg[4][41]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [40]),
        .Q(\mem_reg[4][42]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][43]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][43]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [41]),
        .Q(\mem_reg[4][43]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][44]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][44]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [42]),
        .Q(\mem_reg[4][44]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][45]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][45]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [43]),
        .Q(\mem_reg[4][45]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][46]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][46]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [44]),
        .Q(\mem_reg[4][46]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][47]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][47]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [45]),
        .Q(\mem_reg[4][47]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][48]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][48]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [46]),
        .Q(\mem_reg[4][48]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][49]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][49]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [47]),
        .Q(\mem_reg[4][49]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [4]),
        .Q(\mem_reg[4][4]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][50]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][50]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [48]),
        .Q(\mem_reg[4][50]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][51]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][51]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [49]),
        .Q(\mem_reg[4][51]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][52]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][52]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [50]),
        .Q(\mem_reg[4][52]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][53]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][53]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [51]),
        .Q(\mem_reg[4][53]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][54]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][54]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [52]),
        .Q(\mem_reg[4][54]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][55]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][55]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [53]),
        .Q(\mem_reg[4][55]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][56]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][56]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [54]),
        .Q(\mem_reg[4][56]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][57]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][57]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [55]),
        .Q(\mem_reg[4][57]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][58]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][58]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [56]),
        .Q(\mem_reg[4][58]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][59]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][59]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [57]),
        .Q(\mem_reg[4][59]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [5]),
        .Q(\mem_reg[4][5]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][60]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][60]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [58]),
        .Q(\mem_reg[4][60]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][61]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][61]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [59]),
        .Q(\mem_reg[4][61]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][62]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][62]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [60]),
        .Q(\mem_reg[4][62]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [6]),
        .Q(\mem_reg[4][6]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [7]),
        .Q(\mem_reg[4][7]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [8]),
        .Q(\mem_reg[4][8]_srl5_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[62]_0 [9]),
        .Q(\mem_reg[4][9]_srl5_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB777744448880)) 
    \pout[0]_i_1 
       (.I0(\q_reg[0]_0 ),
        .I1(data_vld_reg_n_0),
        .I2(\pout_reg_n_0_[1] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(push),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFA04FF005FA0FF00)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_0_[2] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(data_vld_reg_n_0),
        .I5(\q_reg[0]_0 ),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC8CCCC6CCCCCCC)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_0_[2] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(data_vld_reg_n_0),
        .I5(\q_reg[0]_0 ),
        .O(\pout[2]_i_1_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [0]),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][10]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [10]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][11]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [11]),
        .R(SR));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][12]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [12]),
        .R(SR));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][13]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [13]),
        .R(SR));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][14]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [14]),
        .R(SR));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][15]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [15]),
        .R(SR));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][16]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [16]),
        .R(SR));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][17]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [17]),
        .R(SR));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][18]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [18]),
        .R(SR));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][19]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [19]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [1]),
        .R(SR));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][20]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [20]),
        .R(SR));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][21]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [21]),
        .R(SR));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][22]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [22]),
        .R(SR));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][23]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [23]),
        .R(SR));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][24]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [24]),
        .R(SR));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][25]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [25]),
        .R(SR));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][26]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [26]),
        .R(SR));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][27]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [27]),
        .R(SR));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][28]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [28]),
        .R(SR));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][29]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [29]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [2]),
        .R(SR));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][32]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [30]),
        .R(SR));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][33]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [31]),
        .R(SR));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][34]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [32]),
        .R(SR));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][35]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [33]),
        .R(SR));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][36]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [34]),
        .R(SR));
  FDRE \q_reg[37] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][37]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [35]),
        .R(SR));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][38]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [36]),
        .R(SR));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][39]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [37]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [3]),
        .R(SR));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][40]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [38]),
        .R(SR));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][41]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [39]),
        .R(SR));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][42]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [40]),
        .R(SR));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][43]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [41]),
        .R(SR));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][44]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [42]),
        .R(SR));
  FDRE \q_reg[45] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][45]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [43]),
        .R(SR));
  FDRE \q_reg[46] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][46]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [44]),
        .R(SR));
  FDRE \q_reg[47] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][47]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [45]),
        .R(SR));
  FDRE \q_reg[48] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][48]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [46]),
        .R(SR));
  FDRE \q_reg[49] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][49]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [47]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][4]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [4]),
        .R(SR));
  FDRE \q_reg[50] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][50]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [48]),
        .R(SR));
  FDRE \q_reg[51] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][51]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [49]),
        .R(SR));
  FDRE \q_reg[52] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][52]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [50]),
        .R(SR));
  FDRE \q_reg[53] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][53]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [51]),
        .R(SR));
  FDRE \q_reg[54] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][54]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [52]),
        .R(SR));
  FDRE \q_reg[55] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][55]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [53]),
        .R(SR));
  FDRE \q_reg[56] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][56]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [54]),
        .R(SR));
  FDRE \q_reg[57] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][57]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [55]),
        .R(SR));
  FDRE \q_reg[58] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][58]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [56]),
        .R(SR));
  FDRE \q_reg[59] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][59]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [57]),
        .R(SR));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][5]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [5]),
        .R(SR));
  FDRE \q_reg[60] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][60]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [58]),
        .R(SR));
  FDRE \q_reg[61] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][61]_srl5_n_0 ),
        .Q(fifo_rreq_data[61]),
        .R(SR));
  FDRE \q_reg[62] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][62]_srl5_n_0 ),
        .Q(fifo_rreq_data[62]),
        .R(SR));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][6]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [6]),
        .R(SR));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][7]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [7]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][8]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][9]_srl5_n_0 ),
        .Q(\q_reg[60]_0 [9]),
        .R(SR));
  LUT4 #(
    .INIT(16'h0EFF)) 
    \sect_cnt[19]_i_1 
       (.I0(fifo_rreq_valid),
        .I1(\sect_cnt_reg[19] ),
        .I2(\sect_cnt_reg[19]_0 ),
        .I3(\sect_cnt_reg[19]_1 ),
        .O(E));
endmodule

(* ORIG_REF_NAME = "fir_n11_maxi_gmem_m_axi_fifo" *) 
module design_1_fir_n11_maxi_0_0_fir_n11_maxi_gmem_m_axi_fifo__parameterized1
   (fifo_resp_ready,
    next_resp0,
    push,
    ap_clk,
    SR,
    next_resp,
    \pout_reg[0]_0 ,
    ap_rst_n,
    \q_reg[1]_0 ,
    \q_reg[1]_1 ,
    m_axi_gmem_BVALID,
    next_resp_reg,
    \q_reg[0]_0 ,
    in);
  output fifo_resp_ready;
  output next_resp0;
  output push;
  input ap_clk;
  input [0:0]SR;
  input next_resp;
  input \pout_reg[0]_0 ;
  input ap_rst_n;
  input \q_reg[1]_0 ;
  input \q_reg[1]_1 ;
  input m_axi_gmem_BVALID;
  input next_resp_reg;
  input [0:0]\q_reg[0]_0 ;
  input [0:0]in;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [1:1]aw2b_awdata;
  wire [1:0]aw2b_bdata;
  wire data_vld_i_1__1_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__3_n_0;
  wire fifo_resp_ready;
  wire full_n_i_1__2_n_0;
  wire full_n_i_2__6_n_0;
  wire full_n_i_3_n_0;
  wire [0:0]in;
  wire m_axi_gmem_BVALID;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire need_wrsp;
  wire next_resp;
  wire next_resp0;
  wire next_resp_reg;
  wire pop0;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout[3]_i_1_n_0 ;
  wire \pout[3]_i_2_n_0 ;
  wire \pout[3]_i_3_n_0 ;
  wire \pout[3]_i_4_n_0 ;
  wire [3:0]pout_reg;
  wire \pout_reg[0]_0 ;
  wire push;
  wire [0:0]\q_reg[0]_0 ;
  wire \q_reg[1]_0 ;
  wire \q_reg[1]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h20F0FFFF)) 
    data_vld_i_1__1
       (.I0(need_wrsp),
        .I1(next_resp),
        .I2(data_vld_reg_n_0),
        .I3(\pout[3]_i_3_n_0 ),
        .I4(\pout_reg[0]_0 ),
        .O(data_vld_i_1__1_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__1_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    empty_n_i_1__3
       (.I0(data_vld_reg_n_0),
        .I1(next_resp),
        .I2(need_wrsp),
        .O(empty_n_i_1__3_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_0),
        .Q(need_wrsp),
        .R(SR));
  LUT6 #(
    .INIT(64'hFBBBFBFBFBFBFBFB)) 
    full_n_i_1__2
       (.I0(full_n_i_2__6_n_0),
        .I1(ap_rst_n),
        .I2(fifo_resp_ready),
        .I3(\pout[3]_i_4_n_0 ),
        .I4(pout_reg[0]),
        .I5(full_n_i_3_n_0),
        .O(full_n_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    full_n_i_2__6
       (.I0(need_wrsp),
        .I1(next_resp),
        .I2(data_vld_reg_n_0),
        .O(full_n_i_2__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h40)) 
    full_n_i_3
       (.I0(pout_reg[1]),
        .I1(pout_reg[3]),
        .I2(pout_reg[2]),
        .O(full_n_i_3_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_0),
        .Q(fifo_resp_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(\q_reg[0]_0 ),
        .CLK(ap_clk),
        .D(in),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  (* srl_bus_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\fir_n11_maxi_gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(\q_reg[0]_0 ),
        .CLK(ap_clk),
        .D(aw2b_awdata),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\q_reg[1]_0 ),
        .I1(\q_reg[1]_1 ),
        .O(aw2b_awdata));
  LUT5 #(
    .INIT(32'hFF404040)) 
    next_resp_i_1
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(aw2b_bdata[0]),
        .I3(m_axi_gmem_BVALID),
        .I4(next_resp_reg),
        .O(next_resp0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \pout[1]_i_1 
       (.I0(\pout[3]_i_4_n_0 ),
        .I1(pout_reg[0]),
        .I2(pout_reg[1]),
        .O(\pout[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h9AA6)) 
    \pout[2]_i_1 
       (.I0(pout_reg[2]),
        .I1(\pout[3]_i_4_n_0 ),
        .I2(pout_reg[1]),
        .I3(pout_reg[0]),
        .O(\pout[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \pout[2]_i_2 
       (.I0(aw2b_bdata[1]),
        .I1(aw2b_bdata[0]),
        .I2(need_wrsp),
        .I3(next_resp),
        .I4(next_resp_reg),
        .O(push));
  LUT5 #(
    .INIT(32'h51000C00)) 
    \pout[3]_i_1 
       (.I0(\pout[3]_i_3_n_0 ),
        .I1(need_wrsp),
        .I2(next_resp),
        .I3(data_vld_reg_n_0),
        .I4(\pout_reg[0]_0 ),
        .O(\pout[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hA6AAAA9A)) 
    \pout[3]_i_2 
       (.I0(pout_reg[3]),
        .I1(pout_reg[2]),
        .I2(\pout[3]_i_4_n_0 ),
        .I3(pout_reg[0]),
        .I4(pout_reg[1]),
        .O(\pout[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3 
       (.I0(pout_reg[0]),
        .I1(pout_reg[1]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(\pout[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \pout[3]_i_4 
       (.I0(\pout_reg[0]_0 ),
        .I1(data_vld_reg_n_0),
        .I2(next_resp),
        .I3(need_wrsp),
        .O(\pout[3]_i_4_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[0]_i_1_n_0 ),
        .Q(pout_reg[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[1]_i_1_n_0 ),
        .Q(pout_reg[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[2]_i_1_n_0 ),
        .Q(pout_reg[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[3]_i_2_n_0 ),
        .Q(pout_reg[3]),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \q[1]_i_1 
       (.I0(next_resp),
        .I1(need_wrsp),
        .O(pop0));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(aw2b_bdata[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(aw2b_bdata[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "fir_n11_maxi_gmem_m_axi_fifo" *) 
module design_1_fir_n11_maxi_0_0_fir_n11_maxi_gmem_m_axi_fifo__parameterized1_20
   (empty_n_reg_0,
    invalid_len_event_reg2_reg,
    D,
    E,
    \could_multi_bursts.sect_handling_reg ,
    \could_multi_bursts.sect_handling_reg_0 ,
    ap_rst_n_0,
    p_20_in,
    rreq_handling_reg,
    \could_multi_bursts.sect_handling_reg_1 ,
    rreq_handling_reg_0,
    empty_n_reg_1,
    ap_rst_n_1,
    \could_multi_bursts.sect_handling_reg_2 ,
    full_n_reg_0,
    full_n_reg_1,
    full_n_reg_2,
    full_n_reg_3,
    full_n_reg_4,
    \end_addr_buf_reg[2] ,
    \end_addr_buf_reg[3] ,
    \beat_len_buf_reg[2] ,
    \start_addr_buf_reg[5] ,
    \start_addr_buf_reg[6] ,
    \start_addr_buf_reg[7] ,
    \start_addr_buf_reg[8] ,
    \start_addr_buf_reg[9] ,
    \start_addr_buf_reg[10] ,
    \end_addr_buf_reg[11] ,
    ap_clk,
    SR,
    invalid_len_event_reg2,
    ap_rst_n,
    \could_multi_bursts.sect_handling_reg_3 ,
    m_axi_gmem_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    Q,
    rreq_handling_reg_1,
    fifo_rreq_valid,
    O,
    \sect_cnt_reg[16] ,
    \sect_cnt_reg[12] ,
    \sect_cnt_reg[8] ,
    \sect_cnt_reg[4] ,
    \sect_cnt_reg[0] ,
    rreq_handling_reg_2,
    rreq_handling_reg_3,
    \pout_reg[0]_0 ,
    empty_n_reg_2,
    rdata_ack_t,
    empty_n_reg_3,
    beat_valid,
    rreq_handling_reg_4,
    invalid_len_event,
    CO,
    \sect_addr_buf_reg[2] ,
    \could_multi_bursts.arlen_buf_reg[0] ,
    \could_multi_bursts.arlen_buf_reg[3] ,
    \sect_len_buf_reg[9] ,
    \sect_len_buf_reg[9]_0 ,
    \sect_len_buf_reg[9]_1 );
  output empty_n_reg_0;
  output invalid_len_event_reg2_reg;
  output [19:0]D;
  output [0:0]E;
  output [0:0]\could_multi_bursts.sect_handling_reg ;
  output \could_multi_bursts.sect_handling_reg_0 ;
  output [0:0]ap_rst_n_0;
  output p_20_in;
  output rreq_handling_reg;
  output \could_multi_bursts.sect_handling_reg_1 ;
  output rreq_handling_reg_0;
  output [0:0]empty_n_reg_1;
  output [0:0]ap_rst_n_1;
  output \could_multi_bursts.sect_handling_reg_2 ;
  output full_n_reg_0;
  output full_n_reg_1;
  output full_n_reg_2;
  output full_n_reg_3;
  output full_n_reg_4;
  output \end_addr_buf_reg[2] ;
  output \end_addr_buf_reg[3] ;
  output \beat_len_buf_reg[2] ;
  output \start_addr_buf_reg[5] ;
  output \start_addr_buf_reg[6] ;
  output \start_addr_buf_reg[7] ;
  output \start_addr_buf_reg[8] ;
  output \start_addr_buf_reg[9] ;
  output \start_addr_buf_reg[10] ;
  output \end_addr_buf_reg[11] ;
  input ap_clk;
  input [0:0]SR;
  input invalid_len_event_reg2;
  input ap_rst_n;
  input \could_multi_bursts.sect_handling_reg_3 ;
  input m_axi_gmem_ARREADY;
  input \could_multi_bursts.ARVALID_Dummy_reg ;
  input [19:0]Q;
  input rreq_handling_reg_1;
  input fifo_rreq_valid;
  input [2:0]O;
  input [3:0]\sect_cnt_reg[16] ;
  input [3:0]\sect_cnt_reg[12] ;
  input [3:0]\sect_cnt_reg[8] ;
  input [3:0]\sect_cnt_reg[4] ;
  input [0:0]\sect_cnt_reg[0] ;
  input rreq_handling_reg_2;
  input rreq_handling_reg_3;
  input \pout_reg[0]_0 ;
  input [0:0]empty_n_reg_2;
  input rdata_ack_t;
  input empty_n_reg_3;
  input beat_valid;
  input rreq_handling_reg_4;
  input invalid_len_event;
  input [0:0]CO;
  input [0:0]\sect_addr_buf_reg[2] ;
  input \could_multi_bursts.arlen_buf_reg[0] ;
  input [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  input [9:0]\sect_len_buf_reg[9] ;
  input [9:0]\sect_len_buf_reg[9]_0 ;
  input [9:0]\sect_len_buf_reg[9]_1 ;

  wire [0:0]CO;
  wire [19:0]D;
  wire [0:0]E;
  wire [2:0]O;
  wire [19:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire \beat_len_buf_reg[2] ;
  wire beat_valid;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.arlen_buf_reg[0] ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire \could_multi_bursts.sect_handling_i_2_n_0 ;
  wire [0:0]\could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire \could_multi_bursts.sect_handling_reg_1 ;
  wire \could_multi_bursts.sect_handling_reg_2 ;
  wire \could_multi_bursts.sect_handling_reg_3 ;
  wire data_vld_i_1__4_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__0_n_0;
  wire empty_n_reg_0;
  wire [0:0]empty_n_reg_1;
  wire [0:0]empty_n_reg_2;
  wire empty_n_reg_3;
  wire \end_addr_buf_reg[11] ;
  wire \end_addr_buf_reg[2] ;
  wire \end_addr_buf_reg[3] ;
  wire fifo_rctl_ready;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_i_2_n_0;
  wire full_n_i_1__6_n_0;
  wire full_n_i_2__0_n_0;
  wire full_n_i_3__1_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire full_n_reg_3;
  wire full_n_reg_4;
  wire invalid_len_event;
  wire invalid_len_event_reg2;
  wire invalid_len_event_reg2_reg;
  wire m_axi_gmem_ARREADY;
  wire p_20_in;
  wire \pout[0]_i_1__0_n_0 ;
  wire \pout[1]_i_1__0_n_0 ;
  wire \pout[2]_i_1__0_n_0 ;
  wire \pout[3]_i_1__0_n_0 ;
  wire \pout[3]_i_2__0_n_0 ;
  wire \pout[3]_i_3__0_n_0 ;
  wire \pout[3]_i_5_n_0 ;
  wire [3:0]pout_reg;
  wire \pout_reg[0]_0 ;
  wire rdata_ack_t;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire rreq_handling_reg_1;
  wire rreq_handling_reg_2;
  wire rreq_handling_reg_3;
  wire rreq_handling_reg_4;
  wire [0:0]\sect_addr_buf_reg[2] ;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [3:0]\sect_cnt_reg[12] ;
  wire [3:0]\sect_cnt_reg[16] ;
  wire [3:0]\sect_cnt_reg[4] ;
  wire [3:0]\sect_cnt_reg[8] ;
  wire [9:0]\sect_len_buf_reg[9] ;
  wire [9:0]\sect_len_buf_reg[9]_0 ;
  wire [9:0]\sect_len_buf_reg[9]_1 ;
  wire \start_addr_buf_reg[10] ;
  wire \start_addr_buf_reg[5] ;
  wire \start_addr_buf_reg[6] ;
  wire \start_addr_buf_reg[7] ;
  wire \start_addr_buf_reg[8] ;
  wire \start_addr_buf_reg[9] ;

  LUT2 #(
    .INIT(4'h8)) 
    \align_len[31]_i_1 
       (.I0(fifo_rreq_valid_buf_i_2_n_0),
        .I1(fifo_rreq_valid),
        .O(empty_n_reg_1));
  LUT6 #(
    .INIT(64'h4000CCCC40004000)) 
    \could_multi_bursts.ARVALID_Dummy_i_1 
       (.I0(invalid_len_event_reg2),
        .I1(ap_rst_n),
        .I2(fifo_rctl_ready),
        .I3(\could_multi_bursts.sect_handling_reg_3 ),
        .I4(m_axi_gmem_ARREADY),
        .I5(\could_multi_bursts.ARVALID_Dummy_reg ),
        .O(invalid_len_event_reg2_reg));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hD000)) 
    \could_multi_bursts.araddr_buf[31]_i_1 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I1(m_axi_gmem_ARREADY),
        .I2(\could_multi_bursts.sect_handling_reg_3 ),
        .I3(fifo_rctl_ready),
        .O(p_20_in));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[0]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_3 ),
        .I2(m_axi_gmem_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [0]),
        .O(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[1]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_3 ),
        .I2(m_axi_gmem_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [1]),
        .O(full_n_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[2]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_3 ),
        .I2(m_axi_gmem_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [2]),
        .O(full_n_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \could_multi_bursts.arlen_buf[3]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_3 ),
        .I2(m_axi_gmem_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg ),
        .O(full_n_reg_3));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[3]_i_2 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_3 ),
        .I2(m_axi_gmem_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [3]),
        .O(full_n_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(ap_rst_n),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .O(ap_rst_n_0));
  LUT3 #(
    .INIT(8'hCE)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg_3 ),
        .I1(rreq_handling_reg_4),
        .I2(\could_multi_bursts.sect_handling_i_2_n_0 ),
        .O(\could_multi_bursts.sect_handling_reg_1 ));
  LUT6 #(
    .INIT(64'h0000000000008088)) 
    \could_multi_bursts.sect_handling_i_2 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_3 ),
        .I2(m_axi_gmem_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I4(rreq_handling_reg_2),
        .I5(rreq_handling_reg_3),
        .O(\could_multi_bursts.sect_handling_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBFAA)) 
    data_vld_i_1__4
       (.I0(p_20_in),
        .I1(\pout[3]_i_3__0_n_0 ),
        .I2(full_n_i_2__0_n_0),
        .I3(data_vld_reg_n_0),
        .O(data_vld_i_1__4_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__4_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF22A2AAAA)) 
    empty_n_i_1__0
       (.I0(empty_n_reg_0),
        .I1(beat_valid),
        .I2(empty_n_reg_3),
        .I3(rdata_ack_t),
        .I4(empty_n_reg_2),
        .I5(data_vld_reg_n_0),
        .O(empty_n_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h5DFF)) 
    empty_n_i_1__4
       (.I0(rreq_handling_reg_4),
        .I1(CO),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(fifo_rreq_valid),
        .O(rreq_handling_reg_0));
  LUT5 #(
    .INIT(32'hFD00FFFF)) 
    empty_n_i_2__2
       (.I0(p_20_in),
        .I1(rreq_handling_reg_2),
        .I2(rreq_handling_reg_3),
        .I3(\could_multi_bursts.sect_handling_reg_3 ),
        .I4(rreq_handling_reg_4),
        .O(\could_multi_bursts.sect_handling_reg_0 ));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT3 #(
    .INIT(8'hA8)) 
    fifo_rreq_valid_buf_i_1
       (.I0(fifo_rreq_valid_buf_i_2_n_0),
        .I1(rreq_handling_reg_1),
        .I2(fifo_rreq_valid),
        .O(E));
  LUT3 #(
    .INIT(8'h4F)) 
    fifo_rreq_valid_buf_i_2
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(CO),
        .I2(rreq_handling_reg_4),
        .O(fifo_rreq_valid_buf_i_2_n_0));
  LUT6 #(
    .INIT(64'hFBFBFBFBFBBBFBFB)) 
    full_n_i_1__6
       (.I0(full_n_i_2__0_n_0),
        .I1(ap_rst_n),
        .I2(fifo_rctl_ready),
        .I3(full_n_i_3__1_n_0),
        .I4(pout_reg[0]),
        .I5(\pout[3]_i_5_n_0 ),
        .O(full_n_i_1__6_n_0));
  LUT6 #(
    .INIT(64'h80880000AAAAAAAA)) 
    full_n_i_2__0
       (.I0(data_vld_reg_n_0),
        .I1(empty_n_reg_2),
        .I2(rdata_ack_t),
        .I3(empty_n_reg_3),
        .I4(beat_valid),
        .I5(empty_n_reg_0),
        .O(full_n_i_2__0_n_0));
  LUT3 #(
    .INIT(8'hBF)) 
    full_n_i_3__1
       (.I0(pout_reg[1]),
        .I1(pout_reg[3]),
        .I2(pout_reg[2]),
        .O(full_n_i_3__1_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_0),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT1 #(
    .INIT(2'h1)) 
    invalid_len_event_reg2_i_1__0
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__0 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \pout[1]_i_1__0 
       (.I0(\pout[3]_i_5_n_0 ),
        .I1(pout_reg[0]),
        .I2(pout_reg[1]),
        .O(\pout[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hA69A)) 
    \pout[2]_i_1__0 
       (.I0(pout_reg[2]),
        .I1(pout_reg[1]),
        .I2(\pout[3]_i_5_n_0 ),
        .I3(pout_reg[0]),
        .O(\pout[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hC010)) 
    \pout[3]_i_1__0 
       (.I0(\pout[3]_i_3__0_n_0 ),
        .I1(\pout_reg[0]_0 ),
        .I2(data_vld_reg_n_0),
        .I3(p_20_in),
        .O(\pout[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hAAA96AAA)) 
    \pout[3]_i_2__0 
       (.I0(pout_reg[3]),
        .I1(pout_reg[2]),
        .I2(pout_reg[1]),
        .I3(pout_reg[0]),
        .I4(\pout[3]_i_5_n_0 ),
        .O(\pout[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3__0 
       (.I0(pout_reg[0]),
        .I1(pout_reg[1]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(\pout[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h2FFFFFFFFFFFFFFF)) 
    \pout[3]_i_5 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I1(m_axi_gmem_ARREADY),
        .I2(\could_multi_bursts.sect_handling_reg_3 ),
        .I3(fifo_rctl_ready),
        .I4(data_vld_reg_n_0),
        .I5(\pout_reg[0]_0 ),
        .O(\pout[3]_i_5_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[0]_i_1__0_n_0 ),
        .Q(pout_reg[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[1]_i_1__0_n_0 ),
        .Q(pout_reg[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[2]_i_1__0_n_0 ),
        .Q(pout_reg[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[3]_i_2__0_n_0 ),
        .Q(pout_reg[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'hAEAE0CAE)) 
    rreq_handling_i_1
       (.I0(rreq_handling_reg_4),
        .I1(rreq_handling_reg_1),
        .I2(invalid_len_event),
        .I3(CO),
        .I4(\could_multi_bursts.sect_handling_reg_0 ),
        .O(rreq_handling_reg));
  LUT3 #(
    .INIT(8'h1F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(ap_rst_n),
        .O(ap_rst_n_1));
  LUT5 #(
    .INIT(32'h8880BBBF)) 
    \sect_cnt[0]_i_1__0 
       (.I0(Q[0]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(rreq_handling_reg_1),
        .I3(fifo_rreq_valid),
        .I4(\sect_cnt_reg[0] ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \sect_cnt[10]_i_1__0 
       (.I0(Q[10]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(rreq_handling_reg_1),
        .I3(fifo_rreq_valid),
        .I4(\sect_cnt_reg[12] [1]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \sect_cnt[11]_i_1__0 
       (.I0(Q[11]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(rreq_handling_reg_1),
        .I3(fifo_rreq_valid),
        .I4(\sect_cnt_reg[12] [2]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \sect_cnt[12]_i_1__0 
       (.I0(Q[12]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(rreq_handling_reg_1),
        .I3(fifo_rreq_valid),
        .I4(\sect_cnt_reg[12] [3]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \sect_cnt[13]_i_1__0 
       (.I0(Q[13]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(rreq_handling_reg_1),
        .I3(fifo_rreq_valid),
        .I4(\sect_cnt_reg[16] [0]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \sect_cnt[14]_i_1__0 
       (.I0(Q[14]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(rreq_handling_reg_1),
        .I3(fifo_rreq_valid),
        .I4(\sect_cnt_reg[16] [1]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \sect_cnt[15]_i_1__0 
       (.I0(Q[15]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(rreq_handling_reg_1),
        .I3(fifo_rreq_valid),
        .I4(\sect_cnt_reg[16] [2]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \sect_cnt[16]_i_1__0 
       (.I0(Q[16]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(rreq_handling_reg_1),
        .I3(fifo_rreq_valid),
        .I4(\sect_cnt_reg[16] [3]),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \sect_cnt[17]_i_1__0 
       (.I0(Q[17]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(rreq_handling_reg_1),
        .I3(fifo_rreq_valid),
        .I4(O[0]),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \sect_cnt[18]_i_1__0 
       (.I0(Q[18]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(rreq_handling_reg_1),
        .I3(fifo_rreq_valid),
        .I4(O[1]),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \sect_cnt[19]_i_2__0 
       (.I0(Q[19]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(rreq_handling_reg_1),
        .I3(fifo_rreq_valid),
        .I4(O[2]),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \sect_cnt[1]_i_1__0 
       (.I0(Q[1]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(rreq_handling_reg_1),
        .I3(fifo_rreq_valid),
        .I4(\sect_cnt_reg[4] [0]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \sect_cnt[2]_i_1__0 
       (.I0(Q[2]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(rreq_handling_reg_1),
        .I3(fifo_rreq_valid),
        .I4(\sect_cnt_reg[4] [1]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \sect_cnt[3]_i_1__0 
       (.I0(Q[3]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(rreq_handling_reg_1),
        .I3(fifo_rreq_valid),
        .I4(\sect_cnt_reg[4] [2]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \sect_cnt[4]_i_1__0 
       (.I0(Q[4]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(rreq_handling_reg_1),
        .I3(fifo_rreq_valid),
        .I4(\sect_cnt_reg[4] [3]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \sect_cnt[5]_i_1__0 
       (.I0(Q[5]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(rreq_handling_reg_1),
        .I3(fifo_rreq_valid),
        .I4(\sect_cnt_reg[8] [0]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \sect_cnt[6]_i_1__0 
       (.I0(Q[6]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(rreq_handling_reg_1),
        .I3(fifo_rreq_valid),
        .I4(\sect_cnt_reg[8] [1]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \sect_cnt[7]_i_1__0 
       (.I0(Q[7]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(rreq_handling_reg_1),
        .I3(fifo_rreq_valid),
        .I4(\sect_cnt_reg[8] [2]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \sect_cnt[8]_i_1__0 
       (.I0(Q[8]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(rreq_handling_reg_1),
        .I3(fifo_rreq_valid),
        .I4(\sect_cnt_reg[8] [3]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \sect_cnt[9]_i_1__0 
       (.I0(Q[9]),
        .I1(fifo_rreq_valid_buf_i_2_n_0),
        .I2(rreq_handling_reg_1),
        .I3(fifo_rreq_valid),
        .I4(\sect_cnt_reg[12] [0]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hF3C13301FFCD3F0D)) 
    \sect_len_buf[0]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [0]),
        .I4(\sect_len_buf_reg[9]_0 [0]),
        .I5(\sect_len_buf_reg[9]_1 [0]),
        .O(\end_addr_buf_reg[2] ));
  LUT6 #(
    .INIT(64'hF3C13301FFCD3F0D)) 
    \sect_len_buf[1]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [1]),
        .I4(\sect_len_buf_reg[9]_0 [1]),
        .I5(\sect_len_buf_reg[9]_1 [1]),
        .O(\end_addr_buf_reg[3] ));
  LUT6 #(
    .INIT(64'hF333C101FF3FCD0D)) 
    \sect_len_buf[2]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_0 [2]),
        .I4(\sect_len_buf_reg[9] [2]),
        .I5(\sect_len_buf_reg[9]_1 [2]),
        .O(\beat_len_buf_reg[2] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[3]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_1 [3]),
        .I4(\sect_len_buf_reg[9] [3]),
        .I5(\sect_len_buf_reg[9]_0 [3]),
        .O(\start_addr_buf_reg[5] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[4]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_1 [4]),
        .I4(\sect_len_buf_reg[9] [4]),
        .I5(\sect_len_buf_reg[9]_0 [4]),
        .O(\start_addr_buf_reg[6] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[5]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_1 [5]),
        .I4(\sect_len_buf_reg[9] [5]),
        .I5(\sect_len_buf_reg[9]_0 [5]),
        .O(\start_addr_buf_reg[7] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[6]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_1 [6]),
        .I4(\sect_len_buf_reg[9] [6]),
        .I5(\sect_len_buf_reg[9]_0 [6]),
        .O(\start_addr_buf_reg[8] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[7]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_1 [7]),
        .I4(\sect_len_buf_reg[9] [7]),
        .I5(\sect_len_buf_reg[9]_0 [7]),
        .O(\start_addr_buf_reg[9] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[8]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_1 [8]),
        .I4(\sect_len_buf_reg[9] [8]),
        .I5(\sect_len_buf_reg[9]_0 [8]),
        .O(\start_addr_buf_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sect_len_buf[9]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .O(\could_multi_bursts.sect_handling_reg_2 ));
  LUT6 #(
    .INIT(64'hF3C13301FFCD3F0D)) 
    \sect_len_buf[9]_i_2 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(\sect_addr_buf_reg[2] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [9]),
        .I4(\sect_len_buf_reg[9]_0 [9]),
        .I5(\sect_len_buf_reg[9]_1 [9]),
        .O(\end_addr_buf_reg[11] ));
endmodule

(* ORIG_REF_NAME = "fir_n11_maxi_gmem_m_axi_fifo" *) 
module design_1_fir_n11_maxi_0_0_fir_n11_maxi_gmem_m_axi_fifo__parameterized2
   (full_n_reg_0,
    empty_n_reg_0,
    ap_NS_fsm,
    ap_done,
    ap_clk,
    SR,
    empty_n_reg_1,
    ap_start,
    ap_rst_n,
    push);
  output full_n_reg_0;
  output empty_n_reg_0;
  output [1:0]ap_NS_fsm;
  output ap_done;
  input ap_clk;
  input [0:0]SR;
  input [2:0]empty_n_reg_1;
  input ap_start;
  input ap_rst_n;
  input push;

  wire [0:0]SR;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done;
  wire ap_rst_n;
  wire ap_start;
  wire data_vld_i_1__2_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_reg_0;
  wire [2:0]empty_n_reg_1;
  wire full_n_i_1__4_n_0;
  wire full_n_i_2_n_0;
  wire full_n_i_3__0_n_0;
  wire full_n_i_4_n_0;
  wire full_n_reg_0;
  wire pop0;
  wire \pout[0]_i_1__1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;

  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(empty_n_reg_1[2]),
        .I1(empty_n_reg_0),
        .I2(ap_start),
        .I3(empty_n_reg_1[0]),
        .O(ap_NS_fsm[0]));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[23]_i_1 
       (.I0(empty_n_reg_1[1]),
        .I1(empty_n_reg_0),
        .I2(empty_n_reg_1[2]),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    data_vld_i_1__2
       (.I0(push),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(full_n_i_2_n_0),
        .I5(data_vld_reg_n_0),
        .O(data_vld_i_1__2_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__2_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    empty_n_i_1
       (.I0(data_vld_reg_n_0),
        .I1(empty_n_reg_1[2]),
        .I2(empty_n_reg_0),
        .O(empty_n_i_1_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFBBBFBFBFBFBFBFB)) 
    full_n_i_1__4
       (.I0(full_n_i_2_n_0),
        .I1(ap_rst_n),
        .I2(full_n_reg_0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(full_n_i_3__0_n_0),
        .I5(full_n_i_4_n_0),
        .O(full_n_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    full_n_i_2
       (.I0(data_vld_reg_n_0),
        .I1(empty_n_reg_0),
        .I2(empty_n_reg_1[2]),
        .O(full_n_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_3__0
       (.I0(\pout_reg_n_0_[0] ),
        .I1(\pout_reg_n_0_[1] ),
        .O(full_n_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    full_n_i_4
       (.I0(push),
        .I1(empty_n_reg_1[2]),
        .I2(empty_n_reg_0),
        .I3(data_vld_reg_n_0),
        .O(full_n_i_4_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    int_ap_ready_i_1
       (.I0(empty_n_reg_0),
        .I1(empty_n_reg_1[2]),
        .O(ap_done));
  LUT6 #(
    .INIT(64'h9F9F60609F9F6020)) 
    \pout[0]_i_1__1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[1] ),
        .O(\pout[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hDFDFBFBF20204000)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[1] ),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDF20FF00FF00BF00)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[1] ),
        .O(\pout[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \pout[2]_i_3 
       (.I0(empty_n_reg_1[2]),
        .I1(empty_n_reg_0),
        .O(pop0));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "fir_n11_maxi_gmem_m_axi_read" *) 
module design_1_fir_n11_maxi_0_0_fir_n11_maxi_gmem_m_axi_read
   (full_n_reg,
    SR,
    gmem_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    \ap_CS_fsm_reg[4] ,
    E,
    an32ShiftReg_40,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    reg_2820,
    ap_NS_fsm,
    \icmp_ln16_reg_672_reg[0] ,
    grp_fu_502_ce,
    grp_fu_518_ce,
    \ap_CS_fsm_reg[10] ,
    grp_fu_486_ce,
    grp_fu_543_ce,
    DI,
    m_axi_gmem_ARADDR,
    S,
    \usedw_reg[6] ,
    \could_multi_bursts.arlen_buf_reg[3]_0 ,
    \data_p1_reg[31] ,
    ap_clk,
    D,
    m_axi_gmem_RRESP,
    m_axi_gmem_RVALID,
    ap_rst_n,
    m_axi_gmem_ARREADY,
    \ap_CS_fsm_reg[1] ,
    gmem_AWREADY,
    buff1_reg,
    buff1_reg_0,
    buff1_reg_1,
    ap_enable_reg_pp0_iter0,
    CO,
    \data_p2_reg[29] ,
    \data_p1_reg[62] ,
    data_p2,
    \usedw_reg[7] );
  output full_n_reg;
  output [0:0]SR;
  output gmem_ARREADY;
  output \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  output \ap_CS_fsm_reg[4] ;
  output [0:0]E;
  output an32ShiftReg_40;
  output [5:0]Q;
  output ap_enable_reg_pp0_iter0_reg;
  output reg_2820;
  output [1:0]ap_NS_fsm;
  output [0:0]\icmp_ln16_reg_672_reg[0] ;
  output grp_fu_502_ce;
  output grp_fu_518_ce;
  output \ap_CS_fsm_reg[10] ;
  output grp_fu_486_ce;
  output grp_fu_543_ce;
  output [0:0]DI;
  output [29:0]m_axi_gmem_ARADDR;
  output [3:0]S;
  output [2:0]\usedw_reg[6] ;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  output [31:0]\data_p1_reg[31] ;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_RVALID;
  input ap_rst_n;
  input m_axi_gmem_ARREADY;
  input [13:0]\ap_CS_fsm_reg[1] ;
  input gmem_AWREADY;
  input buff1_reg;
  input buff1_reg_0;
  input buff1_reg_1;
  input ap_enable_reg_pp0_iter0;
  input [0:0]CO;
  input [29:0]\data_p2_reg[29] ;
  input [30:0]\data_p1_reg[62] ;
  input [30:0]data_p2;
  input [6:0]\usedw_reg[7] ;

  wire [0:0]CO;
  wire [32:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [5:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire align_len0_carry__0_n_0;
  wire align_len0_carry__0_n_1;
  wire align_len0_carry__0_n_2;
  wire align_len0_carry__0_n_3;
  wire align_len0_carry__0_n_4;
  wire align_len0_carry__0_n_5;
  wire align_len0_carry__0_n_6;
  wire align_len0_carry__0_n_7;
  wire align_len0_carry__1_n_0;
  wire align_len0_carry__1_n_1;
  wire align_len0_carry__1_n_2;
  wire align_len0_carry__1_n_3;
  wire align_len0_carry__1_n_4;
  wire align_len0_carry__1_n_5;
  wire align_len0_carry__1_n_6;
  wire align_len0_carry__1_n_7;
  wire align_len0_carry__2_n_0;
  wire align_len0_carry__2_n_1;
  wire align_len0_carry__2_n_2;
  wire align_len0_carry__2_n_3;
  wire align_len0_carry__2_n_4;
  wire align_len0_carry__2_n_5;
  wire align_len0_carry__2_n_6;
  wire align_len0_carry__2_n_7;
  wire align_len0_carry__3_n_0;
  wire align_len0_carry__3_n_1;
  wire align_len0_carry__3_n_2;
  wire align_len0_carry__3_n_3;
  wire align_len0_carry__3_n_4;
  wire align_len0_carry__3_n_5;
  wire align_len0_carry__3_n_6;
  wire align_len0_carry__3_n_7;
  wire align_len0_carry__4_n_0;
  wire align_len0_carry__4_n_1;
  wire align_len0_carry__4_n_2;
  wire align_len0_carry__4_n_3;
  wire align_len0_carry__4_n_4;
  wire align_len0_carry__4_n_5;
  wire align_len0_carry__4_n_6;
  wire align_len0_carry__4_n_7;
  wire align_len0_carry__5_n_0;
  wire align_len0_carry__5_n_1;
  wire align_len0_carry__5_n_2;
  wire align_len0_carry__5_n_3;
  wire align_len0_carry__5_n_4;
  wire align_len0_carry__5_n_5;
  wire align_len0_carry__5_n_6;
  wire align_len0_carry__5_n_7;
  wire align_len0_carry__6_n_2;
  wire align_len0_carry__6_n_3;
  wire align_len0_carry__6_n_5;
  wire align_len0_carry__6_n_6;
  wire align_len0_carry__6_n_7;
  wire align_len0_carry_n_0;
  wire align_len0_carry_n_1;
  wire align_len0_carry_n_2;
  wire align_len0_carry_n_3;
  wire align_len0_carry_n_4;
  wire align_len0_carry_n_5;
  wire align_len0_carry_n_6;
  wire \align_len_reg_n_0_[10] ;
  wire \align_len_reg_n_0_[11] ;
  wire \align_len_reg_n_0_[12] ;
  wire \align_len_reg_n_0_[13] ;
  wire \align_len_reg_n_0_[14] ;
  wire \align_len_reg_n_0_[15] ;
  wire \align_len_reg_n_0_[16] ;
  wire \align_len_reg_n_0_[17] ;
  wire \align_len_reg_n_0_[18] ;
  wire \align_len_reg_n_0_[19] ;
  wire \align_len_reg_n_0_[20] ;
  wire \align_len_reg_n_0_[21] ;
  wire \align_len_reg_n_0_[22] ;
  wire \align_len_reg_n_0_[23] ;
  wire \align_len_reg_n_0_[24] ;
  wire \align_len_reg_n_0_[25] ;
  wire \align_len_reg_n_0_[26] ;
  wire \align_len_reg_n_0_[27] ;
  wire \align_len_reg_n_0_[28] ;
  wire \align_len_reg_n_0_[29] ;
  wire \align_len_reg_n_0_[2] ;
  wire \align_len_reg_n_0_[30] ;
  wire \align_len_reg_n_0_[31] ;
  wire \align_len_reg_n_0_[3] ;
  wire \align_len_reg_n_0_[4] ;
  wire \align_len_reg_n_0_[5] ;
  wire \align_len_reg_n_0_[6] ;
  wire \align_len_reg_n_0_[7] ;
  wire \align_len_reg_n_0_[8] ;
  wire \align_len_reg_n_0_[9] ;
  wire an32ShiftReg_40;
  wire \ap_CS_fsm_reg[10] ;
  wire [13:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[4] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_rst_n;
  wire [31:2]araddr_tmp;
  wire \beat_len_buf_reg_n_0_[0] ;
  wire \beat_len_buf_reg_n_0_[1] ;
  wire \beat_len_buf_reg_n_0_[2] ;
  wire \beat_len_buf_reg_n_0_[3] ;
  wire \beat_len_buf_reg_n_0_[4] ;
  wire \beat_len_buf_reg_n_0_[5] ;
  wire \beat_len_buf_reg_n_0_[6] ;
  wire \beat_len_buf_reg_n_0_[7] ;
  wire \beat_len_buf_reg_n_0_[8] ;
  wire \beat_len_buf_reg_n_0_[9] ;
  wire beat_valid;
  wire buff1_reg;
  wire buff1_reg_0;
  wire buff1_reg_1;
  wire buff_rdata_n_11;
  wire buff_rdata_n_12;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_18;
  wire buff_rdata_n_19;
  wire buff_rdata_n_20;
  wire buff_rdata_n_21;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_38;
  wire buff_rdata_n_39;
  wire buff_rdata_n_40;
  wire buff_rdata_n_41;
  wire buff_rdata_n_42;
  wire buff_rdata_n_44;
  wire buff_rdata_n_9;
  wire [31:0]\bus_equal_gen.data_buf ;
  wire \bus_equal_gen.rdata_valid_t_reg_n_0 ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.araddr_buf[31]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4_n_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_7 ;
  wire \could_multi_bursts.arlen_buf[3]_i_3_n_0 ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [31:0]\data_p1_reg[31] ;
  wire [30:0]\data_p1_reg[62] ;
  wire [30:0]data_p2;
  wire [29:0]\data_p2_reg[29] ;
  wire [34:34]data_pack;
  wire \end_addr_buf[2]_i_1__0_n_0 ;
  wire \end_addr_buf_reg_n_0_[10] ;
  wire \end_addr_buf_reg_n_0_[11] ;
  wire \end_addr_buf_reg_n_0_[12] ;
  wire \end_addr_buf_reg_n_0_[13] ;
  wire \end_addr_buf_reg_n_0_[14] ;
  wire \end_addr_buf_reg_n_0_[15] ;
  wire \end_addr_buf_reg_n_0_[16] ;
  wire \end_addr_buf_reg_n_0_[17] ;
  wire \end_addr_buf_reg_n_0_[18] ;
  wire \end_addr_buf_reg_n_0_[19] ;
  wire \end_addr_buf_reg_n_0_[20] ;
  wire \end_addr_buf_reg_n_0_[21] ;
  wire \end_addr_buf_reg_n_0_[22] ;
  wire \end_addr_buf_reg_n_0_[23] ;
  wire \end_addr_buf_reg_n_0_[24] ;
  wire \end_addr_buf_reg_n_0_[25] ;
  wire \end_addr_buf_reg_n_0_[26] ;
  wire \end_addr_buf_reg_n_0_[27] ;
  wire \end_addr_buf_reg_n_0_[28] ;
  wire \end_addr_buf_reg_n_0_[29] ;
  wire \end_addr_buf_reg_n_0_[2] ;
  wire \end_addr_buf_reg_n_0_[30] ;
  wire \end_addr_buf_reg_n_0_[31] ;
  wire \end_addr_buf_reg_n_0_[3] ;
  wire \end_addr_buf_reg_n_0_[4] ;
  wire \end_addr_buf_reg_n_0_[5] ;
  wire \end_addr_buf_reg_n_0_[6] ;
  wire \end_addr_buf_reg_n_0_[7] ;
  wire \end_addr_buf_reg_n_0_[8] ;
  wire \end_addr_buf_reg_n_0_[9] ;
  wire end_addr_carry__0_i_1__0_n_0;
  wire end_addr_carry__0_i_2__0_n_0;
  wire end_addr_carry__0_i_3__0_n_0;
  wire end_addr_carry__0_i_4__0_n_0;
  wire end_addr_carry__0_n_0;
  wire end_addr_carry__0_n_1;
  wire end_addr_carry__0_n_2;
  wire end_addr_carry__0_n_3;
  wire end_addr_carry__0_n_4;
  wire end_addr_carry__0_n_5;
  wire end_addr_carry__0_n_6;
  wire end_addr_carry__0_n_7;
  wire end_addr_carry__1_i_1__0_n_0;
  wire end_addr_carry__1_i_2__0_n_0;
  wire end_addr_carry__1_i_3__0_n_0;
  wire end_addr_carry__1_i_4__0_n_0;
  wire end_addr_carry__1_n_0;
  wire end_addr_carry__1_n_1;
  wire end_addr_carry__1_n_2;
  wire end_addr_carry__1_n_3;
  wire end_addr_carry__1_n_4;
  wire end_addr_carry__1_n_5;
  wire end_addr_carry__1_n_6;
  wire end_addr_carry__1_n_7;
  wire end_addr_carry__2_i_1__0_n_0;
  wire end_addr_carry__2_i_2__0_n_0;
  wire end_addr_carry__2_i_3__0_n_0;
  wire end_addr_carry__2_i_4__0_n_0;
  wire end_addr_carry__2_n_0;
  wire end_addr_carry__2_n_1;
  wire end_addr_carry__2_n_2;
  wire end_addr_carry__2_n_3;
  wire end_addr_carry__2_n_4;
  wire end_addr_carry__2_n_5;
  wire end_addr_carry__2_n_6;
  wire end_addr_carry__2_n_7;
  wire end_addr_carry__3_i_1__0_n_0;
  wire end_addr_carry__3_i_2__0_n_0;
  wire end_addr_carry__3_i_3__0_n_0;
  wire end_addr_carry__3_i_4__0_n_0;
  wire end_addr_carry__3_n_0;
  wire end_addr_carry__3_n_1;
  wire end_addr_carry__3_n_2;
  wire end_addr_carry__3_n_3;
  wire end_addr_carry__3_n_4;
  wire end_addr_carry__3_n_5;
  wire end_addr_carry__3_n_6;
  wire end_addr_carry__3_n_7;
  wire end_addr_carry__4_i_1__0_n_0;
  wire end_addr_carry__4_i_2__0_n_0;
  wire end_addr_carry__4_i_3__0_n_0;
  wire end_addr_carry__4_i_4__0_n_0;
  wire end_addr_carry__4_n_0;
  wire end_addr_carry__4_n_1;
  wire end_addr_carry__4_n_2;
  wire end_addr_carry__4_n_3;
  wire end_addr_carry__4_n_4;
  wire end_addr_carry__4_n_5;
  wire end_addr_carry__4_n_6;
  wire end_addr_carry__4_n_7;
  wire end_addr_carry__5_i_1__0_n_0;
  wire end_addr_carry__5_i_2__0_n_0;
  wire end_addr_carry__5_i_3__0_n_0;
  wire end_addr_carry__5_i_4__0_n_0;
  wire end_addr_carry__5_n_0;
  wire end_addr_carry__5_n_1;
  wire end_addr_carry__5_n_2;
  wire end_addr_carry__5_n_3;
  wire end_addr_carry__5_n_4;
  wire end_addr_carry__5_n_5;
  wire end_addr_carry__5_n_6;
  wire end_addr_carry__5_n_7;
  wire end_addr_carry__6_i_1__0_n_0;
  wire end_addr_carry__6_i_2__0_n_0;
  wire end_addr_carry__6_n_3;
  wire end_addr_carry__6_n_6;
  wire end_addr_carry__6_n_7;
  wire end_addr_carry_i_1__0_n_0;
  wire end_addr_carry_i_2__0_n_0;
  wire end_addr_carry_i_3__0_n_0;
  wire end_addr_carry_i_4__0_n_0;
  wire end_addr_carry_n_0;
  wire end_addr_carry_n_1;
  wire end_addr_carry_n_2;
  wire end_addr_carry_n_3;
  wire end_addr_carry_n_4;
  wire end_addr_carry_n_5;
  wire end_addr_carry_n_6;
  wire fifo_rctl_n_0;
  wire fifo_rctl_n_1;
  wire fifo_rctl_n_10;
  wire fifo_rctl_n_11;
  wire fifo_rctl_n_12;
  wire fifo_rctl_n_13;
  wire fifo_rctl_n_14;
  wire fifo_rctl_n_15;
  wire fifo_rctl_n_16;
  wire fifo_rctl_n_17;
  wire fifo_rctl_n_18;
  wire fifo_rctl_n_19;
  wire fifo_rctl_n_2;
  wire fifo_rctl_n_20;
  wire fifo_rctl_n_21;
  wire fifo_rctl_n_24;
  wire fifo_rctl_n_25;
  wire fifo_rctl_n_27;
  wire fifo_rctl_n_28;
  wire fifo_rctl_n_29;
  wire fifo_rctl_n_3;
  wire fifo_rctl_n_30;
  wire fifo_rctl_n_31;
  wire fifo_rctl_n_32;
  wire fifo_rctl_n_33;
  wire fifo_rctl_n_34;
  wire fifo_rctl_n_35;
  wire fifo_rctl_n_36;
  wire fifo_rctl_n_37;
  wire fifo_rctl_n_38;
  wire fifo_rctl_n_39;
  wire fifo_rctl_n_4;
  wire fifo_rctl_n_40;
  wire fifo_rctl_n_41;
  wire fifo_rctl_n_42;
  wire fifo_rctl_n_43;
  wire fifo_rctl_n_44;
  wire fifo_rctl_n_45;
  wire fifo_rctl_n_46;
  wire fifo_rctl_n_47;
  wire fifo_rctl_n_5;
  wire fifo_rctl_n_6;
  wire fifo_rctl_n_7;
  wire fifo_rctl_n_8;
  wire fifo_rctl_n_9;
  wire [60:32]fifo_rreq_data;
  wire fifo_rreq_n_2;
  wire fifo_rreq_n_3;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_4;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_5;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_58;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_6;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_61;
  wire fifo_rreq_n_62;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_64;
  wire fifo_rreq_n_65;
  wire fifo_rreq_n_66;
  wire fifo_rreq_n_67;
  wire fifo_rreq_n_68;
  wire fifo_rreq_n_69;
  wire fifo_rreq_n_70;
  wire fifo_rreq_n_71;
  wire fifo_rreq_n_72;
  wire fifo_rreq_n_73;
  wire fifo_rreq_n_74;
  wire fifo_rreq_n_75;
  wire fifo_rreq_n_76;
  wire fifo_rreq_n_77;
  wire fifo_rreq_n_78;
  wire fifo_rreq_n_79;
  wire fifo_rreq_n_80;
  wire fifo_rreq_n_81;
  wire fifo_rreq_n_82;
  wire fifo_rreq_n_83;
  wire fifo_rreq_n_84;
  wire fifo_rreq_n_85;
  wire fifo_rreq_n_86;
  wire fifo_rreq_n_87;
  wire fifo_rreq_n_88;
  wire fifo_rreq_n_89;
  wire fifo_rreq_n_90;
  wire fifo_rreq_n_91;
  wire fifo_rreq_n_92;
  wire fifo_rreq_n_93;
  wire fifo_rreq_n_94;
  wire fifo_rreq_n_95;
  wire fifo_rreq_n_97;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg_n_0;
  wire first_sect;
  wire first_sect_carry__0_i_1__0_n_0;
  wire first_sect_carry__0_i_2__0_n_0;
  wire first_sect_carry__0_i_3__0_n_0;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry_i_1__0_n_0;
  wire first_sect_carry_i_2__0_n_0;
  wire first_sect_carry_i_3__0_n_0;
  wire first_sect_carry_i_4__0_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire full_n_reg;
  wire gmem_ARREADY;
  wire gmem_AWREADY;
  wire grp_fu_486_ce;
  wire grp_fu_502_ce;
  wire grp_fu_518_ce;
  wire grp_fu_543_ce;
  wire [0:0]\icmp_ln16_reg_672_reg[0] ;
  wire invalid_len_event;
  wire invalid_len_event0;
  wire invalid_len_event_reg1_reg_n_0;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry_i_1__0_n_0;
  wire last_sect_carry_i_2__0_n_0;
  wire last_sect_carry_i_3__0_n_0;
  wire last_sect_carry_i_4__0_n_0;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire [29:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire next_beat;
  wire next_rreq;
  wire [5:0]p_0_in__2;
  wire [3:0]p_1_in;
  wire p_20_in;
  wire p_21_in;
  wire rdata_ack_t;
  wire reg_2820;
  wire rreq_handling_reg_n_0;
  wire rs2f_rreq_ack;
  wire [62:0]rs2f_rreq_data;
  wire rs2f_rreq_valid;
  wire \sect_addr_buf[10]_i_1__0_n_0 ;
  wire \sect_addr_buf[11]_i_2__0_n_0 ;
  wire \sect_addr_buf[12]_i_1__0_n_0 ;
  wire \sect_addr_buf[13]_i_1__0_n_0 ;
  wire \sect_addr_buf[14]_i_1__0_n_0 ;
  wire \sect_addr_buf[15]_i_1__0_n_0 ;
  wire \sect_addr_buf[16]_i_1__0_n_0 ;
  wire \sect_addr_buf[17]_i_1__0_n_0 ;
  wire \sect_addr_buf[18]_i_1__0_n_0 ;
  wire \sect_addr_buf[19]_i_1__0_n_0 ;
  wire \sect_addr_buf[20]_i_1__0_n_0 ;
  wire \sect_addr_buf[21]_i_1__0_n_0 ;
  wire \sect_addr_buf[22]_i_1__0_n_0 ;
  wire \sect_addr_buf[23]_i_1__0_n_0 ;
  wire \sect_addr_buf[24]_i_1__0_n_0 ;
  wire \sect_addr_buf[25]_i_1__0_n_0 ;
  wire \sect_addr_buf[26]_i_1__0_n_0 ;
  wire \sect_addr_buf[27]_i_1__0_n_0 ;
  wire \sect_addr_buf[28]_i_1__0_n_0 ;
  wire \sect_addr_buf[29]_i_1__0_n_0 ;
  wire \sect_addr_buf[2]_i_1__0_n_0 ;
  wire \sect_addr_buf[30]_i_1__0_n_0 ;
  wire \sect_addr_buf[31]_i_1__0_n_0 ;
  wire \sect_addr_buf[3]_i_1__0_n_0 ;
  wire \sect_addr_buf[4]_i_1__0_n_0 ;
  wire \sect_addr_buf[5]_i_1__0_n_0 ;
  wire \sect_addr_buf[6]_i_1__0_n_0 ;
  wire \sect_addr_buf[7]_i_1__0_n_0 ;
  wire \sect_addr_buf[8]_i_1__0_n_0 ;
  wire \sect_addr_buf[9]_i_1__0_n_0 ;
  wire \sect_addr_buf_reg_n_0_[10] ;
  wire \sect_addr_buf_reg_n_0_[11] ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[2] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire \sect_addr_buf_reg_n_0_[7] ;
  wire \sect_addr_buf_reg_n_0_[8] ;
  wire \sect_addr_buf_reg_n_0_[9] ;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__0_n_7;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__1_n_7;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__2_n_7;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__3_n_5;
  wire sect_cnt0_carry__3_n_6;
  wire sect_cnt0_carry__3_n_7;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire sect_cnt0_carry_n_7;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_len_buf_reg_n_0_[4] ;
  wire \sect_len_buf_reg_n_0_[5] ;
  wire \sect_len_buf_reg_n_0_[6] ;
  wire \sect_len_buf_reg_n_0_[7] ;
  wire \sect_len_buf_reg_n_0_[8] ;
  wire \sect_len_buf_reg_n_0_[9] ;
  wire \start_addr_buf_reg_n_0_[10] ;
  wire \start_addr_buf_reg_n_0_[11] ;
  wire \start_addr_buf_reg_n_0_[12] ;
  wire \start_addr_buf_reg_n_0_[13] ;
  wire \start_addr_buf_reg_n_0_[14] ;
  wire \start_addr_buf_reg_n_0_[15] ;
  wire \start_addr_buf_reg_n_0_[16] ;
  wire \start_addr_buf_reg_n_0_[17] ;
  wire \start_addr_buf_reg_n_0_[18] ;
  wire \start_addr_buf_reg_n_0_[19] ;
  wire \start_addr_buf_reg_n_0_[20] ;
  wire \start_addr_buf_reg_n_0_[21] ;
  wire \start_addr_buf_reg_n_0_[22] ;
  wire \start_addr_buf_reg_n_0_[23] ;
  wire \start_addr_buf_reg_n_0_[24] ;
  wire \start_addr_buf_reg_n_0_[25] ;
  wire \start_addr_buf_reg_n_0_[26] ;
  wire \start_addr_buf_reg_n_0_[27] ;
  wire \start_addr_buf_reg_n_0_[28] ;
  wire \start_addr_buf_reg_n_0_[29] ;
  wire \start_addr_buf_reg_n_0_[2] ;
  wire \start_addr_buf_reg_n_0_[30] ;
  wire \start_addr_buf_reg_n_0_[31] ;
  wire \start_addr_buf_reg_n_0_[3] ;
  wire \start_addr_buf_reg_n_0_[4] ;
  wire \start_addr_buf_reg_n_0_[5] ;
  wire \start_addr_buf_reg_n_0_[6] ;
  wire \start_addr_buf_reg_n_0_[7] ;
  wire \start_addr_buf_reg_n_0_[8] ;
  wire \start_addr_buf_reg_n_0_[9] ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [2:0]\usedw_reg[6] ;
  wire [6:0]\usedw_reg[7] ;
  wire [0:0]NLW_align_len0_carry_O_UNCONNECTED;
  wire [3:2]NLW_align_len0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_align_len0_carry__6_O_UNCONNECTED;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [0:0]NLW_end_addr_carry_O_UNCONNECTED;
  wire [3:1]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry
       (.CI(1'b0),
        .CO({align_len0_carry_n_0,align_len0_carry_n_1,align_len0_carry_n_2,align_len0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({fifo_rreq_data[34:32],1'b0}),
        .O({align_len0_carry_n_4,align_len0_carry_n_5,align_len0_carry_n_6,NLW_align_len0_carry_O_UNCONNECTED[0]}),
        .S({fifo_rreq_n_90,fifo_rreq_n_91,fifo_rreq_n_92,1'b1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__0
       (.CI(align_len0_carry_n_0),
        .CO({align_len0_carry__0_n_0,align_len0_carry__0_n_1,align_len0_carry__0_n_2,align_len0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[38:35]),
        .O({align_len0_carry__0_n_4,align_len0_carry__0_n_5,align_len0_carry__0_n_6,align_len0_carry__0_n_7}),
        .S({fifo_rreq_n_86,fifo_rreq_n_87,fifo_rreq_n_88,fifo_rreq_n_89}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__1
       (.CI(align_len0_carry__0_n_0),
        .CO({align_len0_carry__1_n_0,align_len0_carry__1_n_1,align_len0_carry__1_n_2,align_len0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[42:39]),
        .O({align_len0_carry__1_n_4,align_len0_carry__1_n_5,align_len0_carry__1_n_6,align_len0_carry__1_n_7}),
        .S({fifo_rreq_n_82,fifo_rreq_n_83,fifo_rreq_n_84,fifo_rreq_n_85}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__2
       (.CI(align_len0_carry__1_n_0),
        .CO({align_len0_carry__2_n_0,align_len0_carry__2_n_1,align_len0_carry__2_n_2,align_len0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[46:43]),
        .O({align_len0_carry__2_n_4,align_len0_carry__2_n_5,align_len0_carry__2_n_6,align_len0_carry__2_n_7}),
        .S({fifo_rreq_n_78,fifo_rreq_n_79,fifo_rreq_n_80,fifo_rreq_n_81}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__3
       (.CI(align_len0_carry__2_n_0),
        .CO({align_len0_carry__3_n_0,align_len0_carry__3_n_1,align_len0_carry__3_n_2,align_len0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[50:47]),
        .O({align_len0_carry__3_n_4,align_len0_carry__3_n_5,align_len0_carry__3_n_6,align_len0_carry__3_n_7}),
        .S({fifo_rreq_n_74,fifo_rreq_n_75,fifo_rreq_n_76,fifo_rreq_n_77}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__4
       (.CI(align_len0_carry__3_n_0),
        .CO({align_len0_carry__4_n_0,align_len0_carry__4_n_1,align_len0_carry__4_n_2,align_len0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[54:51]),
        .O({align_len0_carry__4_n_4,align_len0_carry__4_n_5,align_len0_carry__4_n_6,align_len0_carry__4_n_7}),
        .S({fifo_rreq_n_70,fifo_rreq_n_71,fifo_rreq_n_72,fifo_rreq_n_73}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__5
       (.CI(align_len0_carry__4_n_0),
        .CO({align_len0_carry__5_n_0,align_len0_carry__5_n_1,align_len0_carry__5_n_2,align_len0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[58:55]),
        .O({align_len0_carry__5_n_4,align_len0_carry__5_n_5,align_len0_carry__5_n_6,align_len0_carry__5_n_7}),
        .S({fifo_rreq_n_66,fifo_rreq_n_67,fifo_rreq_n_68,fifo_rreq_n_69}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__6
       (.CI(align_len0_carry__5_n_0),
        .CO({NLW_align_len0_carry__6_CO_UNCONNECTED[3:2],align_len0_carry__6_n_2,align_len0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,fifo_rreq_data[60:59]}),
        .O({NLW_align_len0_carry__6_O_UNCONNECTED[3],align_len0_carry__6_n_5,align_len0_carry__6_n_6,align_len0_carry__6_n_7}),
        .S({1'b0,fifo_rreq_n_4,fifo_rreq_n_5,fifo_rreq_n_6}));
  FDRE \align_len_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(align_len0_carry__1_n_6),
        .Q(\align_len_reg_n_0_[10] ),
        .R(SR));
  FDRE \align_len_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(align_len0_carry__1_n_5),
        .Q(\align_len_reg_n_0_[11] ),
        .R(SR));
  FDRE \align_len_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(align_len0_carry__1_n_4),
        .Q(\align_len_reg_n_0_[12] ),
        .R(SR));
  FDRE \align_len_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(align_len0_carry__2_n_7),
        .Q(\align_len_reg_n_0_[13] ),
        .R(SR));
  FDRE \align_len_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(align_len0_carry__2_n_6),
        .Q(\align_len_reg_n_0_[14] ),
        .R(SR));
  FDRE \align_len_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(align_len0_carry__2_n_5),
        .Q(\align_len_reg_n_0_[15] ),
        .R(SR));
  FDRE \align_len_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(align_len0_carry__2_n_4),
        .Q(\align_len_reg_n_0_[16] ),
        .R(SR));
  FDRE \align_len_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(align_len0_carry__3_n_7),
        .Q(\align_len_reg_n_0_[17] ),
        .R(SR));
  FDRE \align_len_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(align_len0_carry__3_n_6),
        .Q(\align_len_reg_n_0_[18] ),
        .R(SR));
  FDRE \align_len_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(align_len0_carry__3_n_5),
        .Q(\align_len_reg_n_0_[19] ),
        .R(SR));
  FDRE \align_len_reg[20] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(align_len0_carry__3_n_4),
        .Q(\align_len_reg_n_0_[20] ),
        .R(SR));
  FDRE \align_len_reg[21] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(align_len0_carry__4_n_7),
        .Q(\align_len_reg_n_0_[21] ),
        .R(SR));
  FDRE \align_len_reg[22] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(align_len0_carry__4_n_6),
        .Q(\align_len_reg_n_0_[22] ),
        .R(SR));
  FDRE \align_len_reg[23] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(align_len0_carry__4_n_5),
        .Q(\align_len_reg_n_0_[23] ),
        .R(SR));
  FDRE \align_len_reg[24] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(align_len0_carry__4_n_4),
        .Q(\align_len_reg_n_0_[24] ),
        .R(SR));
  FDRE \align_len_reg[25] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(align_len0_carry__5_n_7),
        .Q(\align_len_reg_n_0_[25] ),
        .R(SR));
  FDRE \align_len_reg[26] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(align_len0_carry__5_n_6),
        .Q(\align_len_reg_n_0_[26] ),
        .R(SR));
  FDRE \align_len_reg[27] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(align_len0_carry__5_n_5),
        .Q(\align_len_reg_n_0_[27] ),
        .R(SR));
  FDRE \align_len_reg[28] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(align_len0_carry__5_n_4),
        .Q(\align_len_reg_n_0_[28] ),
        .R(SR));
  FDRE \align_len_reg[29] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(align_len0_carry__6_n_7),
        .Q(\align_len_reg_n_0_[29] ),
        .R(SR));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(align_len0_carry_n_6),
        .Q(\align_len_reg_n_0_[2] ),
        .R(SR));
  FDRE \align_len_reg[30] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(align_len0_carry__6_n_6),
        .Q(\align_len_reg_n_0_[30] ),
        .R(SR));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(align_len0_carry__6_n_5),
        .Q(\align_len_reg_n_0_[31] ),
        .R(SR));
  FDRE \align_len_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(align_len0_carry_n_5),
        .Q(\align_len_reg_n_0_[3] ),
        .R(SR));
  FDRE \align_len_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(align_len0_carry_n_4),
        .Q(\align_len_reg_n_0_[4] ),
        .R(SR));
  FDRE \align_len_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(align_len0_carry__0_n_7),
        .Q(\align_len_reg_n_0_[5] ),
        .R(SR));
  FDRE \align_len_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(align_len0_carry__0_n_6),
        .Q(\align_len_reg_n_0_[6] ),
        .R(SR));
  FDRE \align_len_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(align_len0_carry__0_n_5),
        .Q(\align_len_reg_n_0_[7] ),
        .R(SR));
  FDRE \align_len_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(align_len0_carry__0_n_4),
        .Q(\align_len_reg_n_0_[8] ),
        .R(SR));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(align_len0_carry__1_n_7),
        .Q(\align_len_reg_n_0_[9] ),
        .R(SR));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_0_[2] ),
        .Q(\beat_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_0_[3] ),
        .Q(\beat_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_0_[4] ),
        .Q(\beat_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_0_[5] ),
        .Q(\beat_len_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_0_[6] ),
        .Q(\beat_len_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_0_[7] ),
        .Q(\beat_len_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_0_[8] ),
        .Q(\beat_len_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_0_[9] ),
        .Q(\beat_len_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_0_[10] ),
        .Q(\beat_len_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_0_[11] ),
        .Q(\beat_len_buf_reg_n_0_[9] ),
        .R(SR));
  design_1_fir_n11_maxi_0_0_fir_n11_maxi_gmem_m_axi_buffer__parameterized0 buff_rdata
       (.D(D),
        .DI(DI),
        .Q(Q),
        .S(S),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .\dout_buf_reg[34]_0 ({data_pack,buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41,buff_rdata_n_42}),
        .dout_valid_reg_0(buff_rdata_n_44),
        .dout_valid_reg_1(\bus_equal_gen.rdata_valid_t_reg_n_0 ),
        .empty_n_reg_0(buff_rdata_n_9),
        .full_n_reg_0(full_n_reg),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .\pout_reg[0] (fifo_rctl_n_0),
        .rdata_ack_t(rdata_ack_t),
        .\usedw_reg[6]_0 (\usedw_reg[6] ),
        .\usedw_reg[7]_0 (\usedw_reg[7] ));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_42),
        .Q(\bus_equal_gen.data_buf [0]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_32),
        .Q(\bus_equal_gen.data_buf [10]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_31),
        .Q(\bus_equal_gen.data_buf [11]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_30),
        .Q(\bus_equal_gen.data_buf [12]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_29),
        .Q(\bus_equal_gen.data_buf [13]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_28),
        .Q(\bus_equal_gen.data_buf [14]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_27),
        .Q(\bus_equal_gen.data_buf [15]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_26),
        .Q(\bus_equal_gen.data_buf [16]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_25),
        .Q(\bus_equal_gen.data_buf [17]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_24),
        .Q(\bus_equal_gen.data_buf [18]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_23),
        .Q(\bus_equal_gen.data_buf [19]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_41),
        .Q(\bus_equal_gen.data_buf [1]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_22),
        .Q(\bus_equal_gen.data_buf [20]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_21),
        .Q(\bus_equal_gen.data_buf [21]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_20),
        .Q(\bus_equal_gen.data_buf [22]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_19),
        .Q(\bus_equal_gen.data_buf [23]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_18),
        .Q(\bus_equal_gen.data_buf [24]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_17),
        .Q(\bus_equal_gen.data_buf [25]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_16),
        .Q(\bus_equal_gen.data_buf [26]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_15),
        .Q(\bus_equal_gen.data_buf [27]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_14),
        .Q(\bus_equal_gen.data_buf [28]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_13),
        .Q(\bus_equal_gen.data_buf [29]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_40),
        .Q(\bus_equal_gen.data_buf [2]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_12),
        .Q(\bus_equal_gen.data_buf [30]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_11),
        .Q(\bus_equal_gen.data_buf [31]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_39),
        .Q(\bus_equal_gen.data_buf [3]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_38),
        .Q(\bus_equal_gen.data_buf [4]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_37),
        .Q(\bus_equal_gen.data_buf [5]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_36),
        .Q(\bus_equal_gen.data_buf [6]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_35),
        .Q(\bus_equal_gen.data_buf [7]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_34),
        .Q(\bus_equal_gen.data_buf [8]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_33),
        .Q(\bus_equal_gen.data_buf [9]),
        .R(1'b0));
  FDRE \bus_equal_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_44),
        .Q(\bus_equal_gen.rdata_valid_t_reg_n_0 ),
        .R(SR));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_1),
        .Q(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[10] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_6 ),
        .O(araddr_tmp[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[11] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_5 ),
        .O(araddr_tmp[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_4 ),
        .O(araddr_tmp[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_7 ),
        .O(araddr_tmp[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 ),
        .O(araddr_tmp[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_5 ),
        .O(araddr_tmp[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ),
        .O(araddr_tmp[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_7 ),
        .O(araddr_tmp[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_6 ),
        .O(araddr_tmp[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_5 ),
        .O(araddr_tmp[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_4 ),
        .O(araddr_tmp[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_7 ),
        .O(araddr_tmp[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 ),
        .O(araddr_tmp[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_5 ),
        .O(araddr_tmp[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ),
        .O(araddr_tmp[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_7 ),
        .O(araddr_tmp[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_6 ),
        .O(araddr_tmp[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_5 ),
        .O(araddr_tmp[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_4 ),
        .O(araddr_tmp[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[31]_i_4_n_7 ),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_6 ),
        .O(araddr_tmp[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[31]_i_4_n_6 ),
        .O(araddr_tmp[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_2 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[31]_i_4_n_5 ),
        .O(araddr_tmp[31]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[31]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_5 ),
        .O(araddr_tmp[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[4] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_4 ),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.araddr_buf[4]_i_3 
       (.I0(m_axi_gmem_ARADDR[2]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4 
       (.I0(m_axi_gmem_ARADDR[1]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5 
       (.I0(m_axi_gmem_ARADDR[0]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[5] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_7 ),
        .O(araddr_tmp[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 ),
        .O(araddr_tmp[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[7] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_5 ),
        .O(araddr_tmp[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[8] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3 
       (.I0(m_axi_gmem_ARADDR[4]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.araddr_buf[8]_i_4 
       (.I0(m_axi_gmem_ARADDR[3]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[9] ),
        .I1(\could_multi_bursts.araddr_buf[31]_i_3_n_0 ),
        .I2(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_7 ),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[10]),
        .Q(m_axi_gmem_ARADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[11]),
        .Q(m_axi_gmem_ARADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[12]),
        .Q(m_axi_gmem_ARADDR[10]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem_ARADDR[8:7]}),
        .O({\could_multi_bursts.araddr_buf_reg[12]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_7 }),
        .S(m_axi_gmem_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[13]),
        .Q(m_axi_gmem_ARADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[14]),
        .Q(m_axi_gmem_ARADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[15]),
        .Q(m_axi_gmem_ARADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[16]),
        .Q(m_axi_gmem_ARADDR[14]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_7 }),
        .S(m_axi_gmem_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[17]),
        .Q(m_axi_gmem_ARADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[18]),
        .Q(m_axi_gmem_ARADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[19]),
        .Q(m_axi_gmem_ARADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[20]),
        .Q(m_axi_gmem_ARADDR[18]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[20]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_7 }),
        .S(m_axi_gmem_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[21]),
        .Q(m_axi_gmem_ARADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[22]),
        .Q(m_axi_gmem_ARADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[23]),
        .Q(m_axi_gmem_ARADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[24]),
        .Q(m_axi_gmem_ARADDR[22]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_7 }),
        .S(m_axi_gmem_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[25]),
        .Q(m_axi_gmem_ARADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[26]),
        .Q(m_axi_gmem_ARADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[27]),
        .Q(m_axi_gmem_ARADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[28]),
        .Q(m_axi_gmem_ARADDR[26]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[28]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_7 }),
        .S(m_axi_gmem_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[29]),
        .Q(m_axi_gmem_ARADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[2]),
        .Q(m_axi_gmem_ARADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[30]),
        .Q(m_axi_gmem_ARADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[31]),
        .Q(m_axi_gmem_ARADDR[29]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[31]_i_4 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[31]_i_4_n_2 ,\could_multi_bursts.araddr_buf_reg[31]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED [3],\could_multi_bursts.araddr_buf_reg[31]_i_4_n_5 ,\could_multi_bursts.araddr_buf_reg[31]_i_4_n_6 ,\could_multi_bursts.araddr_buf_reg[31]_i_4_n_7 }),
        .S({1'b0,m_axi_gmem_ARADDR[29:27]}));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[3]),
        .Q(m_axi_gmem_ARADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[4]),
        .Q(m_axi_gmem_ARADDR[2]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem_ARADDR[2:0],1'b0}),
        .O({\could_multi_bursts.araddr_buf_reg[4]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_6 ,\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[4]_i_3_n_0 ,\could_multi_bursts.araddr_buf[4]_i_4_n_0 ,\could_multi_bursts.araddr_buf[4]_i_5_n_0 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[5]),
        .Q(m_axi_gmem_ARADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[6]),
        .Q(m_axi_gmem_ARADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[7]),
        .Q(m_axi_gmem_ARADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[8]),
        .Q(m_axi_gmem_ARADDR[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem_ARADDR[6:3]),
        .O({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_7 }),
        .S({m_axi_gmem_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3_n_0 ,\could_multi_bursts.araddr_buf[8]_i_4_n_0 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(araddr_tmp[9]),
        .Q(m_axi_gmem_ARADDR[7]),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.arlen_buf[3]_i_3 
       (.I0(fifo_rreq_n_3),
        .I1(fifo_rreq_n_2),
        .O(\could_multi_bursts.arlen_buf[3]_i_3_n_0 ));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_36),
        .D(fifo_rctl_n_33),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_36),
        .D(fifo_rctl_n_34),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_36),
        .D(fifo_rctl_n_35),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_36),
        .D(fifo_rctl_n_37),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [5]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in__2[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in__2[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_rctl_n_25));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in__2[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_rctl_n_25));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in__2[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_rctl_n_25));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in__2[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_rctl_n_25));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in__2[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_rctl_n_25));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(p_0_in__2[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(fifo_rctl_n_25));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_28),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[2]_i_1__0 
       (.I0(\start_addr_reg_n_0_[2] ),
        .I1(\align_len_reg_n_0_[2] ),
        .O(\end_addr_buf[2]_i_1__0_n_0 ));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_7),
        .Q(\end_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_6),
        .Q(\end_addr_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_5),
        .Q(\end_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__1_n_4),
        .Q(\end_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_7),
        .Q(\end_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_6),
        .Q(\end_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_5),
        .Q(\end_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__2_n_4),
        .Q(\end_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_7),
        .Q(\end_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_6),
        .Q(\end_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_5),
        .Q(\end_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__3_n_4),
        .Q(\end_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_7),
        .Q(\end_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_6),
        .Q(\end_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_5),
        .Q(\end_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__4_n_4),
        .Q(\end_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_7),
        .Q(\end_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_6),
        .Q(\end_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_5),
        .Q(\end_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__5_n_4),
        .Q(\end_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\end_addr_buf[2]_i_1__0_n_0 ),
        .Q(\end_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__6_n_7),
        .Q(\end_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__6_n_6),
        .Q(\end_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry_n_6),
        .Q(\end_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry_n_5),
        .Q(\end_addr_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry_n_4),
        .Q(\end_addr_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_7),
        .Q(\end_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_6),
        .Q(\end_addr_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_5),
        .Q(\end_addr_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr_carry__0_n_4),
        .Q(\end_addr_buf_reg_n_0_[9] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_0,end_addr_carry_n_1,end_addr_carry_n_2,end_addr_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[5] ,\start_addr_reg_n_0_[4] ,\start_addr_reg_n_0_[3] ,\start_addr_reg_n_0_[2] }),
        .O({end_addr_carry_n_4,end_addr_carry_n_5,end_addr_carry_n_6,NLW_end_addr_carry_O_UNCONNECTED[0]}),
        .S({end_addr_carry_i_1__0_n_0,end_addr_carry_i_2__0_n_0,end_addr_carry_i_3__0_n_0,end_addr_carry_i_4__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_0),
        .CO({end_addr_carry__0_n_0,end_addr_carry__0_n_1,end_addr_carry__0_n_2,end_addr_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[9] ,\start_addr_reg_n_0_[8] ,\start_addr_reg_n_0_[7] ,\start_addr_reg_n_0_[6] }),
        .O({end_addr_carry__0_n_4,end_addr_carry__0_n_5,end_addr_carry__0_n_6,end_addr_carry__0_n_7}),
        .S({end_addr_carry__0_i_1__0_n_0,end_addr_carry__0_i_2__0_n_0,end_addr_carry__0_i_3__0_n_0,end_addr_carry__0_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1__0
       (.I0(\start_addr_reg_n_0_[9] ),
        .I1(\align_len_reg_n_0_[9] ),
        .O(end_addr_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2__0
       (.I0(\start_addr_reg_n_0_[8] ),
        .I1(\align_len_reg_n_0_[8] ),
        .O(end_addr_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3__0
       (.I0(\start_addr_reg_n_0_[7] ),
        .I1(\align_len_reg_n_0_[7] ),
        .O(end_addr_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4__0
       (.I0(\start_addr_reg_n_0_[6] ),
        .I1(\align_len_reg_n_0_[6] ),
        .O(end_addr_carry__0_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_0),
        .CO({end_addr_carry__1_n_0,end_addr_carry__1_n_1,end_addr_carry__1_n_2,end_addr_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] ,\start_addr_reg_n_0_[11] ,\start_addr_reg_n_0_[10] }),
        .O({end_addr_carry__1_n_4,end_addr_carry__1_n_5,end_addr_carry__1_n_6,end_addr_carry__1_n_7}),
        .S({end_addr_carry__1_i_1__0_n_0,end_addr_carry__1_i_2__0_n_0,end_addr_carry__1_i_3__0_n_0,end_addr_carry__1_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1__0
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(\align_len_reg_n_0_[13] ),
        .O(end_addr_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2__0
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(\align_len_reg_n_0_[12] ),
        .O(end_addr_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3__0
       (.I0(\start_addr_reg_n_0_[11] ),
        .I1(\align_len_reg_n_0_[11] ),
        .O(end_addr_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4__0
       (.I0(\start_addr_reg_n_0_[10] ),
        .I1(\align_len_reg_n_0_[10] ),
        .O(end_addr_carry__1_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_0),
        .CO({end_addr_carry__2_n_0,end_addr_carry__2_n_1,end_addr_carry__2_n_2,end_addr_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] }),
        .O({end_addr_carry__2_n_4,end_addr_carry__2_n_5,end_addr_carry__2_n_6,end_addr_carry__2_n_7}),
        .S({end_addr_carry__2_i_1__0_n_0,end_addr_carry__2_i_2__0_n_0,end_addr_carry__2_i_3__0_n_0,end_addr_carry__2_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1__0
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(\align_len_reg_n_0_[17] ),
        .O(end_addr_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2__0
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(\align_len_reg_n_0_[16] ),
        .O(end_addr_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3__0
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(\align_len_reg_n_0_[15] ),
        .O(end_addr_carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4__0
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(\align_len_reg_n_0_[14] ),
        .O(end_addr_carry__2_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_0),
        .CO({end_addr_carry__3_n_0,end_addr_carry__3_n_1,end_addr_carry__3_n_2,end_addr_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] }),
        .O({end_addr_carry__3_n_4,end_addr_carry__3_n_5,end_addr_carry__3_n_6,end_addr_carry__3_n_7}),
        .S({end_addr_carry__3_i_1__0_n_0,end_addr_carry__3_i_2__0_n_0,end_addr_carry__3_i_3__0_n_0,end_addr_carry__3_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1__0
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(\align_len_reg_n_0_[21] ),
        .O(end_addr_carry__3_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2__0
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(\align_len_reg_n_0_[20] ),
        .O(end_addr_carry__3_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3__0
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(\align_len_reg_n_0_[19] ),
        .O(end_addr_carry__3_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4__0
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(\align_len_reg_n_0_[18] ),
        .O(end_addr_carry__3_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_0),
        .CO({end_addr_carry__4_n_0,end_addr_carry__4_n_1,end_addr_carry__4_n_2,end_addr_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] }),
        .O({end_addr_carry__4_n_4,end_addr_carry__4_n_5,end_addr_carry__4_n_6,end_addr_carry__4_n_7}),
        .S({end_addr_carry__4_i_1__0_n_0,end_addr_carry__4_i_2__0_n_0,end_addr_carry__4_i_3__0_n_0,end_addr_carry__4_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1__0
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(\align_len_reg_n_0_[25] ),
        .O(end_addr_carry__4_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2__0
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(\align_len_reg_n_0_[24] ),
        .O(end_addr_carry__4_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3__0
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(\align_len_reg_n_0_[23] ),
        .O(end_addr_carry__4_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4__0
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(\align_len_reg_n_0_[22] ),
        .O(end_addr_carry__4_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_0),
        .CO({end_addr_carry__5_n_0,end_addr_carry__5_n_1,end_addr_carry__5_n_2,end_addr_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] }),
        .O({end_addr_carry__5_n_4,end_addr_carry__5_n_5,end_addr_carry__5_n_6,end_addr_carry__5_n_7}),
        .S({end_addr_carry__5_i_1__0_n_0,end_addr_carry__5_i_2__0_n_0,end_addr_carry__5_i_3__0_n_0,end_addr_carry__5_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1__0
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(\align_len_reg_n_0_[29] ),
        .O(end_addr_carry__5_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2__0
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(\align_len_reg_n_0_[28] ),
        .O(end_addr_carry__5_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3__0
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(\align_len_reg_n_0_[27] ),
        .O(end_addr_carry__5_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4__0
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(\align_len_reg_n_0_[26] ),
        .O(end_addr_carry__5_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_0),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3:1],end_addr_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\start_addr_reg_n_0_[30] }),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3:2],end_addr_carry__6_n_6,end_addr_carry__6_n_7}),
        .S({1'b0,1'b0,end_addr_carry__6_i_1__0_n_0,end_addr_carry__6_i_2__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1__0
       (.I0(\align_len_reg_n_0_[31] ),
        .I1(\start_addr_reg_n_0_[31] ),
        .O(end_addr_carry__6_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2__0
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__6_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1__0
       (.I0(\start_addr_reg_n_0_[5] ),
        .I1(\align_len_reg_n_0_[5] ),
        .O(end_addr_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2__0
       (.I0(\start_addr_reg_n_0_[4] ),
        .I1(\align_len_reg_n_0_[4] ),
        .O(end_addr_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3__0
       (.I0(\start_addr_reg_n_0_[3] ),
        .I1(\align_len_reg_n_0_[3] ),
        .O(end_addr_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4__0
       (.I0(\start_addr_reg_n_0_[2] ),
        .I1(\align_len_reg_n_0_[2] ),
        .O(end_addr_carry_i_4__0_n_0));
  design_1_fir_n11_maxi_0_0_fir_n11_maxi_gmem_m_axi_fifo__parameterized1_20 fifo_rctl
       (.CO(last_sect),
        .D({fifo_rctl_n_2,fifo_rctl_n_3,fifo_rctl_n_4,fifo_rctl_n_5,fifo_rctl_n_6,fifo_rctl_n_7,fifo_rctl_n_8,fifo_rctl_n_9,fifo_rctl_n_10,fifo_rctl_n_11,fifo_rctl_n_12,fifo_rctl_n_13,fifo_rctl_n_14,fifo_rctl_n_15,fifo_rctl_n_16,fifo_rctl_n_17,fifo_rctl_n_18,fifo_rctl_n_19,fifo_rctl_n_20,fifo_rctl_n_21}),
        .E(next_rreq),
        .O({sect_cnt0_carry__3_n_5,sect_cnt0_carry__3_n_6,sect_cnt0_carry__3_n_7}),
        .Q({\start_addr_reg_n_0_[31] ,\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] ,\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] ,\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] ,\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] ,\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(fifo_rctl_n_25),
        .ap_rst_n_1(fifo_rctl_n_31),
        .\beat_len_buf_reg[2] (fifo_rctl_n_40),
        .beat_valid(beat_valid),
        .\could_multi_bursts.ARVALID_Dummy_reg (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\could_multi_bursts.arlen_buf_reg[0] (\could_multi_bursts.arlen_buf[3]_i_3_n_0 ),
        .\could_multi_bursts.arlen_buf_reg[3] (p_1_in),
        .\could_multi_bursts.sect_handling_reg (p_21_in),
        .\could_multi_bursts.sect_handling_reg_0 (fifo_rctl_n_24),
        .\could_multi_bursts.sect_handling_reg_1 (fifo_rctl_n_28),
        .\could_multi_bursts.sect_handling_reg_2 (fifo_rctl_n_32),
        .\could_multi_bursts.sect_handling_reg_3 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .empty_n_reg_0(fifo_rctl_n_0),
        .empty_n_reg_1(fifo_rctl_n_30),
        .empty_n_reg_2(data_pack),
        .empty_n_reg_3(\bus_equal_gen.rdata_valid_t_reg_n_0 ),
        .\end_addr_buf_reg[11] (fifo_rctl_n_47),
        .\end_addr_buf_reg[2] (fifo_rctl_n_38),
        .\end_addr_buf_reg[3] (fifo_rctl_n_39),
        .fifo_rreq_valid(fifo_rreq_valid),
        .full_n_reg_0(fifo_rctl_n_33),
        .full_n_reg_1(fifo_rctl_n_34),
        .full_n_reg_2(fifo_rctl_n_35),
        .full_n_reg_3(fifo_rctl_n_36),
        .full_n_reg_4(fifo_rctl_n_37),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .invalid_len_event_reg2_reg(fifo_rctl_n_1),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .p_20_in(p_20_in),
        .\pout_reg[0]_0 (buff_rdata_n_9),
        .rdata_ack_t(rdata_ack_t),
        .rreq_handling_reg(fifo_rctl_n_27),
        .rreq_handling_reg_0(fifo_rctl_n_29),
        .rreq_handling_reg_1(fifo_rreq_valid_buf_reg_n_0),
        .rreq_handling_reg_2(fifo_rreq_n_2),
        .rreq_handling_reg_3(fifo_rreq_n_3),
        .rreq_handling_reg_4(rreq_handling_reg_n_0),
        .\sect_addr_buf_reg[2] (first_sect),
        .\sect_cnt_reg[0] (\sect_cnt_reg_n_0_[0] ),
        .\sect_cnt_reg[12] ({sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6,sect_cnt0_carry__1_n_7}),
        .\sect_cnt_reg[16] ({sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6,sect_cnt0_carry__2_n_7}),
        .\sect_cnt_reg[4] ({sect_cnt0_carry_n_4,sect_cnt0_carry_n_5,sect_cnt0_carry_n_6,sect_cnt0_carry_n_7}),
        .\sect_cnt_reg[8] ({sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6,sect_cnt0_carry__0_n_7}),
        .\sect_len_buf_reg[9] ({\end_addr_buf_reg_n_0_[11] ,\end_addr_buf_reg_n_0_[10] ,\end_addr_buf_reg_n_0_[9] ,\end_addr_buf_reg_n_0_[8] ,\end_addr_buf_reg_n_0_[7] ,\end_addr_buf_reg_n_0_[6] ,\end_addr_buf_reg_n_0_[5] ,\end_addr_buf_reg_n_0_[4] ,\end_addr_buf_reg_n_0_[3] ,\end_addr_buf_reg_n_0_[2] }),
        .\sect_len_buf_reg[9]_0 ({\beat_len_buf_reg_n_0_[9] ,\beat_len_buf_reg_n_0_[8] ,\beat_len_buf_reg_n_0_[7] ,\beat_len_buf_reg_n_0_[6] ,\beat_len_buf_reg_n_0_[5] ,\beat_len_buf_reg_n_0_[4] ,\beat_len_buf_reg_n_0_[3] ,\beat_len_buf_reg_n_0_[2] ,\beat_len_buf_reg_n_0_[1] ,\beat_len_buf_reg_n_0_[0] }),
        .\sect_len_buf_reg[9]_1 ({\start_addr_buf_reg_n_0_[11] ,\start_addr_buf_reg_n_0_[10] ,\start_addr_buf_reg_n_0_[9] ,\start_addr_buf_reg_n_0_[8] ,\start_addr_buf_reg_n_0_[7] ,\start_addr_buf_reg_n_0_[6] ,\start_addr_buf_reg_n_0_[5] ,\start_addr_buf_reg_n_0_[4] ,\start_addr_buf_reg_n_0_[3] ,\start_addr_buf_reg_n_0_[2] }),
        .\start_addr_buf_reg[10] (fifo_rctl_n_46),
        .\start_addr_buf_reg[5] (fifo_rctl_n_41),
        .\start_addr_buf_reg[6] (fifo_rctl_n_42),
        .\start_addr_buf_reg[7] (fifo_rctl_n_43),
        .\start_addr_buf_reg[8] (fifo_rctl_n_44),
        .\start_addr_buf_reg[9] (fifo_rctl_n_45));
  design_1_fir_n11_maxi_0_0_fir_n11_maxi_gmem_m_axi_fifo__parameterized0_21 fifo_rreq
       (.E(fifo_rreq_n_97),
        .Q(rs2f_rreq_valid),
        .S({fifo_rreq_n_4,fifo_rreq_n_5,fifo_rreq_n_6}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.arlen_buf[3]_i_3 ({\sect_len_buf_reg_n_0_[9] ,\sect_len_buf_reg_n_0_[8] ,\sect_len_buf_reg_n_0_[7] ,\sect_len_buf_reg_n_0_[6] ,\sect_len_buf_reg_n_0_[5] ,\sect_len_buf_reg_n_0_[4] }),
        .\could_multi_bursts.arlen_buf[3]_i_3_0 (\could_multi_bursts.loop_cnt_reg ),
        .\end_addr_buf_reg[31] ({fifo_rreq_n_93,fifo_rreq_n_94,fifo_rreq_n_95}),
        .fifo_rreq_valid(fifo_rreq_valid),
        .invalid_len_event0(invalid_len_event0),
        .last_sect_carry__0({\end_addr_buf_reg_n_0_[31] ,\end_addr_buf_reg_n_0_[30] ,\end_addr_buf_reg_n_0_[29] ,\end_addr_buf_reg_n_0_[28] ,\end_addr_buf_reg_n_0_[27] ,\end_addr_buf_reg_n_0_[26] ,\end_addr_buf_reg_n_0_[25] ,\end_addr_buf_reg_n_0_[24] }),
        .last_sect_carry__0_0({\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] ,\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] ,\sect_cnt_reg_n_0_[12] }),
        .\q_reg[0]_0 (fifo_rctl_n_29),
        .\q_reg[34]_0 ({fifo_rreq_n_90,fifo_rreq_n_91,fifo_rreq_n_92}),
        .\q_reg[38]_0 ({fifo_rreq_n_86,fifo_rreq_n_87,fifo_rreq_n_88,fifo_rreq_n_89}),
        .\q_reg[42]_0 ({fifo_rreq_n_82,fifo_rreq_n_83,fifo_rreq_n_84,fifo_rreq_n_85}),
        .\q_reg[46]_0 ({fifo_rreq_n_78,fifo_rreq_n_79,fifo_rreq_n_80,fifo_rreq_n_81}),
        .\q_reg[50]_0 ({fifo_rreq_n_74,fifo_rreq_n_75,fifo_rreq_n_76,fifo_rreq_n_77}),
        .\q_reg[54]_0 ({fifo_rreq_n_70,fifo_rreq_n_71,fifo_rreq_n_72,fifo_rreq_n_73}),
        .\q_reg[58]_0 ({fifo_rreq_n_66,fifo_rreq_n_67,fifo_rreq_n_68,fifo_rreq_n_69}),
        .\q_reg[60]_0 ({fifo_rreq_data,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55,fifo_rreq_n_56,fifo_rreq_n_57,fifo_rreq_n_58,fifo_rreq_n_59,fifo_rreq_n_60,fifo_rreq_n_61,fifo_rreq_n_62,fifo_rreq_n_63,fifo_rreq_n_64,fifo_rreq_n_65}),
        .\q_reg[62]_0 ({rs2f_rreq_data[62:32],rs2f_rreq_data[29:0]}),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .\sect_cnt_reg[19] (fifo_rreq_valid_buf_reg_n_0),
        .\sect_cnt_reg[19]_0 (rreq_handling_reg_n_0),
        .\sect_cnt_reg[19]_1 (fifo_rctl_n_24),
        .\sect_len_buf_reg[4] (fifo_rreq_n_2),
        .\sect_len_buf_reg[7] (fifo_rreq_n_3));
  FDRE fifo_rreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_valid),
        .Q(fifo_rreq_valid_buf_reg_n_0),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__0_n_0,first_sect_carry_i_2__0_n_0,first_sect_carry_i_3__0_n_0,first_sect_carry_i_4__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_2,first_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1__0_n_0,first_sect_carry__0_i_2__0_n_0,first_sect_carry__0_i_3__0_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1__0
       (.I0(\start_addr_buf_reg_n_0_[31] ),
        .I1(\sect_cnt_reg_n_0_[19] ),
        .I2(\start_addr_buf_reg_n_0_[30] ),
        .I3(\sect_cnt_reg_n_0_[18] ),
        .O(first_sect_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__0
       (.I0(\start_addr_buf_reg_n_0_[29] ),
        .I1(\sect_cnt_reg_n_0_[17] ),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .I3(\start_addr_buf_reg_n_0_[27] ),
        .I4(\sect_cnt_reg_n_0_[16] ),
        .I5(\start_addr_buf_reg_n_0_[28] ),
        .O(first_sect_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__0
       (.I0(\start_addr_buf_reg_n_0_[26] ),
        .I1(\sect_cnt_reg_n_0_[14] ),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .I3(\start_addr_buf_reg_n_0_[24] ),
        .I4(\sect_cnt_reg_n_0_[13] ),
        .I5(\start_addr_buf_reg_n_0_[25] ),
        .O(first_sect_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__0
       (.I0(\start_addr_buf_reg_n_0_[23] ),
        .I1(\sect_cnt_reg_n_0_[11] ),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .I3(\start_addr_buf_reg_n_0_[21] ),
        .I4(\sect_cnt_reg_n_0_[10] ),
        .I5(\start_addr_buf_reg_n_0_[22] ),
        .O(first_sect_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_0_[8] ),
        .I1(\start_addr_buf_reg_n_0_[20] ),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .I3(\start_addr_buf_reg_n_0_[18] ),
        .I4(\start_addr_buf_reg_n_0_[19] ),
        .I5(\sect_cnt_reg_n_0_[7] ),
        .O(first_sect_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__0
       (.I0(\start_addr_buf_reg_n_0_[17] ),
        .I1(\sect_cnt_reg_n_0_[5] ),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .I3(\start_addr_buf_reg_n_0_[15] ),
        .I4(\sect_cnt_reg_n_0_[4] ),
        .I5(\start_addr_buf_reg_n_0_[16] ),
        .O(first_sect_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__0
       (.I0(\start_addr_buf_reg_n_0_[14] ),
        .I1(\sect_cnt_reg_n_0_[2] ),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(\start_addr_buf_reg_n_0_[12] ),
        .I4(\sect_cnt_reg_n_0_[1] ),
        .I5(\start_addr_buf_reg_n_0_[13] ),
        .O(first_sect_carry_i_4__0_n_0));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event0),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1_reg_n_0),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_21_in),
        .D(invalid_len_event_reg1_reg_n_0),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1__0_n_0,last_sect_carry_i_2__0_n_0,last_sect_carry_i_3__0_n_0,last_sect_carry_i_4__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_2,last_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_rreq_n_93,fifo_rreq_n_94,fifo_rreq_n_95}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__0
       (.I0(\end_addr_buf_reg_n_0_[23] ),
        .I1(\sect_cnt_reg_n_0_[11] ),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .I3(\end_addr_buf_reg_n_0_[21] ),
        .I4(\sect_cnt_reg_n_0_[10] ),
        .I5(\end_addr_buf_reg_n_0_[22] ),
        .O(last_sect_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_0_[6] ),
        .I1(\end_addr_buf_reg_n_0_[18] ),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .I3(\end_addr_buf_reg_n_0_[19] ),
        .I4(\end_addr_buf_reg_n_0_[20] ),
        .I5(\sect_cnt_reg_n_0_[8] ),
        .O(last_sect_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__0
       (.I0(\end_addr_buf_reg_n_0_[17] ),
        .I1(\sect_cnt_reg_n_0_[5] ),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .I3(\end_addr_buf_reg_n_0_[16] ),
        .I4(\sect_cnt_reg_n_0_[3] ),
        .I5(\end_addr_buf_reg_n_0_[15] ),
        .O(last_sect_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__0
       (.I0(\end_addr_buf_reg_n_0_[14] ),
        .I1(\sect_cnt_reg_n_0_[2] ),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .I3(\end_addr_buf_reg_n_0_[13] ),
        .I4(\sect_cnt_reg_n_0_[0] ),
        .I5(\end_addr_buf_reg_n_0_[12] ),
        .O(last_sect_carry_i_4__0_n_0));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_27),
        .Q(rreq_handling_reg_n_0),
        .R(SR));
  design_1_fir_n11_maxi_0_0_fir_n11_maxi_gmem_m_axi_reg_slice__parameterized0 rs_rdata
       (.CO(CO),
        .E(next_beat),
        .Q(\bus_equal_gen.data_buf ),
        .SR(SR),
        .an32ShiftReg_40(an32ShiftReg_40),
        .\ap_CS_fsm_reg[10] (\ap_CS_fsm_reg[10] ),
        .ap_NS_fsm(ap_NS_fsm),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .beat_valid(beat_valid),
        .buff0_reg({\ap_CS_fsm_reg[1] [12:11],\ap_CS_fsm_reg[1] [9:3]}),
        .buff1_reg(buff1_reg),
        .buff1_reg_0(buff1_reg_0),
        .buff1_reg_1(buff1_reg_1),
        .\data_p1_reg[31]_0 (\data_p1_reg[31] ),
        .grp_fu_486_ce(grp_fu_486_ce),
        .grp_fu_502_ce(grp_fu_502_ce),
        .grp_fu_518_ce(grp_fu_518_ce),
        .grp_fu_543_ce(grp_fu_543_ce),
        .\icmp_ln16_reg_672_reg[0] (\icmp_ln16_reg_672_reg[0] ),
        .rdata_ack_t(rdata_ack_t),
        .reg_2820(reg_2820),
        .s_ready_t_reg_0(\bus_equal_gen.rdata_valid_t_reg_n_0 ));
  design_1_fir_n11_maxi_0_0_fir_n11_maxi_gmem_m_axi_reg_slice_22 rs_rreq
       (.E(E),
        .Q(rs2f_rreq_valid),
        .SR(SR),
        .\ap_CS_fsm_reg[1] ({\ap_CS_fsm_reg[1] [13],\ap_CS_fsm_reg[1] [10],\ap_CS_fsm_reg[1] [2:0]}),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .ap_clk(ap_clk),
        .\data_p1_reg[62]_0 ({rs2f_rreq_data[62:32],rs2f_rreq_data[29:0]}),
        .\data_p1_reg[62]_1 (\data_p1_reg[62] ),
        .data_p2(data_p2),
        .\data_p2_reg[29]_0 (\data_p2_reg[29] ),
        .gmem_AWREADY(gmem_AWREADY),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .s_ready_t_reg_0(gmem_ARREADY));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[10] ),
        .O(\sect_addr_buf[10]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[11] ),
        .O(\sect_addr_buf[11]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[12] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .O(\sect_addr_buf[12]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[13] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .O(\sect_addr_buf[13]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[14] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[2] ),
        .O(\sect_addr_buf[14]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[15] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .O(\sect_addr_buf[15]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[16] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .O(\sect_addr_buf[16]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[17] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[5] ),
        .O(\sect_addr_buf[17]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[18] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(\sect_addr_buf[18]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[19] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .O(\sect_addr_buf[19]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[20] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .O(\sect_addr_buf[20]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[21] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .O(\sect_addr_buf[21]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[22] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .O(\sect_addr_buf[22]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[23] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[11] ),
        .O(\sect_addr_buf[23]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[24] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(\sect_addr_buf[24]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[25] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .O(\sect_addr_buf[25]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[26] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[14] ),
        .O(\sect_addr_buf[26]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[27] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(\sect_addr_buf[27]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[28] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .O(\sect_addr_buf[28]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[29] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[17] ),
        .O(\sect_addr_buf[29]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[2] ),
        .O(\sect_addr_buf[2]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[30] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(\sect_addr_buf[30]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(\start_addr_buf_reg_n_0_[31] ),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .O(\sect_addr_buf[31]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[3] ),
        .O(\sect_addr_buf[3]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[4] ),
        .O(\sect_addr_buf[4]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[5] ),
        .O(\sect_addr_buf[5]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[6] ),
        .O(\sect_addr_buf[6]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[7] ),
        .O(\sect_addr_buf[7]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[8] ),
        .O(\sect_addr_buf[8]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[9] ),
        .O(\sect_addr_buf[9]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[10]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[10] ),
        .R(fifo_rctl_n_31));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[11]_i_2__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[11] ),
        .R(fifo_rctl_n_31));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[12]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[13]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[14]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[15]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[16]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[17]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[18]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[19]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[20]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[21]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[22]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[23]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[24]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[25]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[26]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[27]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[28]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[29]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[2]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[2] ),
        .R(fifo_rctl_n_31));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[30]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[31]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[3]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(fifo_rctl_n_31));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[4]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(fifo_rctl_n_31));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[5]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(fifo_rctl_n_31));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[6]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(fifo_rctl_n_31));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[7]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[7] ),
        .R(fifo_rctl_n_31));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[8]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[8] ),
        .R(fifo_rctl_n_31));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(\sect_addr_buf[9]_i_1__0_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[9] ),
        .R(fifo_rctl_n_31));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(\sect_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sect_cnt0_carry_n_4,sect_cnt0_carry_n_5,sect_cnt0_carry_n_6,sect_cnt0_carry_n_7}),
        .S({\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6,sect_cnt0_carry__0_n_7}),
        .S({\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6,sect_cnt0_carry__1_n_7}),
        .S({\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6,sect_cnt0_carry__2_n_7}),
        .S({\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0_carry__3_n_5,sect_cnt0_carry__3_n_6,sect_cnt0_carry__3_n_7}),
        .S({1'b0,\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_97),
        .D(fifo_rctl_n_21),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_97),
        .D(fifo_rctl_n_11),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_97),
        .D(fifo_rctl_n_10),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_97),
        .D(fifo_rctl_n_9),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_97),
        .D(fifo_rctl_n_8),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_97),
        .D(fifo_rctl_n_7),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_97),
        .D(fifo_rctl_n_6),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_97),
        .D(fifo_rctl_n_5),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_97),
        .D(fifo_rctl_n_4),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_97),
        .D(fifo_rctl_n_3),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_97),
        .D(fifo_rctl_n_2),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_97),
        .D(fifo_rctl_n_20),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_97),
        .D(fifo_rctl_n_19),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_97),
        .D(fifo_rctl_n_18),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_97),
        .D(fifo_rctl_n_17),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_97),
        .D(fifo_rctl_n_16),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_97),
        .D(fifo_rctl_n_15),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_97),
        .D(fifo_rctl_n_14),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_97),
        .D(fifo_rctl_n_13),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_97),
        .D(fifo_rctl_n_12),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(SR));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_32),
        .D(fifo_rctl_n_38),
        .Q(p_1_in[0]),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_32),
        .D(fifo_rctl_n_39),
        .Q(p_1_in[1]),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_32),
        .D(fifo_rctl_n_40),
        .Q(p_1_in[2]),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_32),
        .D(fifo_rctl_n_41),
        .Q(p_1_in[3]),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_32),
        .D(fifo_rctl_n_42),
        .Q(\sect_len_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_32),
        .D(fifo_rctl_n_43),
        .Q(\sect_len_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_32),
        .D(fifo_rctl_n_44),
        .Q(\sect_len_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_32),
        .D(fifo_rctl_n_45),
        .Q(\sect_len_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_32),
        .D(fifo_rctl_n_46),
        .Q(\sect_len_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_32),
        .D(fifo_rctl_n_47),
        .Q(\sect_len_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[10] ),
        .Q(\start_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[11] ),
        .Q(\start_addr_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[12] ),
        .Q(\start_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[13] ),
        .Q(\start_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[14] ),
        .Q(\start_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[15] ),
        .Q(\start_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[16] ),
        .Q(\start_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[17] ),
        .Q(\start_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[18] ),
        .Q(\start_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[19] ),
        .Q(\start_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[20] ),
        .Q(\start_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[21] ),
        .Q(\start_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[22] ),
        .Q(\start_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[23] ),
        .Q(\start_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[24] ),
        .Q(\start_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[25] ),
        .Q(\start_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[26] ),
        .Q(\start_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[27] ),
        .Q(\start_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[28] ),
        .Q(\start_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[29] ),
        .Q(\start_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[2] ),
        .Q(\start_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[30] ),
        .Q(\start_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[31] ),
        .Q(\start_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[3] ),
        .Q(\start_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[4] ),
        .Q(\start_addr_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[5] ),
        .Q(\start_addr_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[6] ),
        .Q(\start_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[7] ),
        .Q(\start_addr_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[8] ),
        .Q(\start_addr_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[9] ),
        .Q(\start_addr_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(fifo_rreq_n_57),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(fifo_rreq_n_56),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(fifo_rreq_n_55),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(fifo_rreq_n_54),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(fifo_rreq_n_53),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(fifo_rreq_n_52),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(fifo_rreq_n_51),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(fifo_rreq_n_50),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(fifo_rreq_n_49),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(fifo_rreq_n_48),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(fifo_rreq_n_47),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(fifo_rreq_n_46),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(fifo_rreq_n_45),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(fifo_rreq_n_44),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(fifo_rreq_n_43),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(fifo_rreq_n_42),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(fifo_rreq_n_41),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(fifo_rreq_n_40),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(fifo_rreq_n_39),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(fifo_rreq_n_38),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(fifo_rreq_n_65),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(fifo_rreq_n_37),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(fifo_rreq_n_36),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(fifo_rreq_n_64),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(fifo_rreq_n_63),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(fifo_rreq_n_62),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(fifo_rreq_n_61),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(fifo_rreq_n_60),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(fifo_rreq_n_59),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_30),
        .D(fifo_rreq_n_58),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "fir_n11_maxi_gmem_m_axi_reg_slice" *) 
module design_1_fir_n11_maxi_0_0_fir_n11_maxi_gmem_m_axi_reg_slice
   (\data_p2_reg[62]_0 ,
    s_ready_t_reg_0,
    Q,
    \data_p1_reg[62]_0 ,
    E,
    \data_p2_reg[62]_1 ,
    ap_clk,
    SR,
    s_ready_t_reg_1,
    gmem_ARREADY,
    rs2f_wreq_ack,
    \data_p2_reg[29]_0 );
  output [30:0]\data_p2_reg[62]_0 ;
  output s_ready_t_reg_0;
  output [0:0]Q;
  output [60:0]\data_p1_reg[62]_0 ;
  input [0:0]E;
  input [30:0]\data_p2_reg[62]_1 ;
  input ap_clk;
  input [0:0]SR;
  input [0:0]s_ready_t_reg_1;
  input gmem_ARREADY;
  input rs2f_wreq_ack;
  input [29:0]\data_p2_reg[29]_0 ;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[0]_i_1__0_n_0 ;
  wire \data_p1[10]_i_1__0_n_0 ;
  wire \data_p1[11]_i_1__0_n_0 ;
  wire \data_p1[12]_i_1__0_n_0 ;
  wire \data_p1[13]_i_1__0_n_0 ;
  wire \data_p1[14]_i_1__0_n_0 ;
  wire \data_p1[15]_i_1__0_n_0 ;
  wire \data_p1[16]_i_1__0_n_0 ;
  wire \data_p1[17]_i_1__0_n_0 ;
  wire \data_p1[18]_i_1__0_n_0 ;
  wire \data_p1[19]_i_1__0_n_0 ;
  wire \data_p1[1]_i_1__0_n_0 ;
  wire \data_p1[20]_i_1__0_n_0 ;
  wire \data_p1[21]_i_1__0_n_0 ;
  wire \data_p1[22]_i_1__0_n_0 ;
  wire \data_p1[23]_i_1__0_n_0 ;
  wire \data_p1[24]_i_1__0_n_0 ;
  wire \data_p1[25]_i_1__0_n_0 ;
  wire \data_p1[26]_i_1__0_n_0 ;
  wire \data_p1[27]_i_1__0_n_0 ;
  wire \data_p1[28]_i_1__0_n_0 ;
  wire \data_p1[29]_i_1__0_n_0 ;
  wire \data_p1[2]_i_1__0_n_0 ;
  wire \data_p1[32]_i_1_n_0 ;
  wire \data_p1[33]_i_1_n_0 ;
  wire \data_p1[34]_i_1_n_0 ;
  wire \data_p1[35]_i_1_n_0 ;
  wire \data_p1[36]_i_1_n_0 ;
  wire \data_p1[37]_i_1_n_0 ;
  wire \data_p1[38]_i_1_n_0 ;
  wire \data_p1[39]_i_1_n_0 ;
  wire \data_p1[3]_i_1__0_n_0 ;
  wire \data_p1[40]_i_1_n_0 ;
  wire \data_p1[41]_i_1_n_0 ;
  wire \data_p1[42]_i_1_n_0 ;
  wire \data_p1[43]_i_1_n_0 ;
  wire \data_p1[44]_i_1_n_0 ;
  wire \data_p1[45]_i_1_n_0 ;
  wire \data_p1[46]_i_1_n_0 ;
  wire \data_p1[47]_i_1_n_0 ;
  wire \data_p1[48]_i_1_n_0 ;
  wire \data_p1[49]_i_1_n_0 ;
  wire \data_p1[4]_i_1__0_n_0 ;
  wire \data_p1[50]_i_1_n_0 ;
  wire \data_p1[51]_i_1_n_0 ;
  wire \data_p1[52]_i_1_n_0 ;
  wire \data_p1[53]_i_1_n_0 ;
  wire \data_p1[54]_i_1_n_0 ;
  wire \data_p1[55]_i_1_n_0 ;
  wire \data_p1[56]_i_1_n_0 ;
  wire \data_p1[57]_i_1_n_0 ;
  wire \data_p1[58]_i_1_n_0 ;
  wire \data_p1[59]_i_1_n_0 ;
  wire \data_p1[5]_i_1__0_n_0 ;
  wire \data_p1[60]_i_1_n_0 ;
  wire \data_p1[61]_i_1_n_0 ;
  wire \data_p1[62]_i_2_n_0 ;
  wire \data_p1[6]_i_1__0_n_0 ;
  wire \data_p1[7]_i_1__0_n_0 ;
  wire \data_p1[8]_i_1__0_n_0 ;
  wire \data_p1[9]_i_1__0_n_0 ;
  wire [60:0]\data_p1_reg[62]_0 ;
  wire [29:0]data_p2;
  wire [29:0]\data_p2_reg[29]_0 ;
  wire [30:0]\data_p2_reg[62]_0 ;
  wire [30:0]\data_p2_reg[62]_1 ;
  wire gmem_ARREADY;
  wire load_p1;
  wire [1:0]next__0;
  wire rs2f_wreq_ack;
  wire s_ready_t_i_1_n_0;
  wire s_ready_t_reg_0;
  wire [0:0]s_ready_t_reg_1;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire [1:0]state__0;

  LUT6 #(
    .INIT(64'h0000000062222222)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(s_ready_t_reg_1),
        .I3(gmem_ARREADY),
        .I4(s_ready_t_reg_0),
        .I5(rs2f_wreq_ack),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h7222222214444444)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(s_ready_t_reg_1),
        .I3(gmem_ARREADY),
        .I4(s_ready_t_reg_0),
        .I5(rs2f_wreq_ack),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[0]),
        .O(\data_p1[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[10]),
        .O(\data_p1[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[11]),
        .O(\data_p1[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[12]),
        .O(\data_p1[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[13]),
        .O(\data_p1[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[14]),
        .O(\data_p1[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[15]),
        .O(\data_p1[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[16]),
        .O(\data_p1[16]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[17]),
        .O(\data_p1[17]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[18]),
        .O(\data_p1[18]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[19]),
        .O(\data_p1[19]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[1]),
        .O(\data_p1[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[20]),
        .O(\data_p1[20]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[21]),
        .O(\data_p1[21]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[22]),
        .O(\data_p1[22]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[23]),
        .O(\data_p1[23]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[24]),
        .O(\data_p1[24]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[25]),
        .O(\data_p1[25]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[26]),
        .O(\data_p1[26]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[27]),
        .O(\data_p1[27]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[28]),
        .O(\data_p1[28]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[29]),
        .O(\data_p1[29]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[2]),
        .O(\data_p1[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[32]_i_1 
       (.I0(\data_p2_reg[62]_1 [0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg[62]_0 [0]),
        .O(\data_p1[32]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[33]_i_1 
       (.I0(\data_p2_reg[62]_1 [1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg[62]_0 [1]),
        .O(\data_p1[33]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[34]_i_1 
       (.I0(\data_p2_reg[62]_1 [2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg[62]_0 [2]),
        .O(\data_p1[34]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[35]_i_1 
       (.I0(\data_p2_reg[62]_1 [3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg[62]_0 [3]),
        .O(\data_p1[35]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[36]_i_1 
       (.I0(\data_p2_reg[62]_1 [4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg[62]_0 [4]),
        .O(\data_p1[36]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[37]_i_1 
       (.I0(\data_p2_reg[62]_1 [5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg[62]_0 [5]),
        .O(\data_p1[37]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[38]_i_1 
       (.I0(\data_p2_reg[62]_1 [6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg[62]_0 [6]),
        .O(\data_p1[38]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[39]_i_1 
       (.I0(\data_p2_reg[62]_1 [7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg[62]_0 [7]),
        .O(\data_p1[39]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[3]),
        .O(\data_p1[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[40]_i_1 
       (.I0(\data_p2_reg[62]_1 [8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg[62]_0 [8]),
        .O(\data_p1[40]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[41]_i_1 
       (.I0(\data_p2_reg[62]_1 [9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg[62]_0 [9]),
        .O(\data_p1[41]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[42]_i_1 
       (.I0(\data_p2_reg[62]_1 [10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg[62]_0 [10]),
        .O(\data_p1[42]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[43]_i_1 
       (.I0(\data_p2_reg[62]_1 [11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg[62]_0 [11]),
        .O(\data_p1[43]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[44]_i_1 
       (.I0(\data_p2_reg[62]_1 [12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg[62]_0 [12]),
        .O(\data_p1[44]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[45]_i_1 
       (.I0(\data_p2_reg[62]_1 [13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg[62]_0 [13]),
        .O(\data_p1[45]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[46]_i_1 
       (.I0(\data_p2_reg[62]_1 [14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg[62]_0 [14]),
        .O(\data_p1[46]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[47]_i_1 
       (.I0(\data_p2_reg[62]_1 [15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg[62]_0 [15]),
        .O(\data_p1[47]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[48]_i_1 
       (.I0(\data_p2_reg[62]_1 [16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg[62]_0 [16]),
        .O(\data_p1[48]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[49]_i_1 
       (.I0(\data_p2_reg[62]_1 [17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg[62]_0 [17]),
        .O(\data_p1[49]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[4]),
        .O(\data_p1[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[50]_i_1 
       (.I0(\data_p2_reg[62]_1 [18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg[62]_0 [18]),
        .O(\data_p1[50]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[51]_i_1 
       (.I0(\data_p2_reg[62]_1 [19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg[62]_0 [19]),
        .O(\data_p1[51]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[52]_i_1 
       (.I0(\data_p2_reg[62]_1 [20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg[62]_0 [20]),
        .O(\data_p1[52]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[53]_i_1 
       (.I0(\data_p2_reg[62]_1 [21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg[62]_0 [21]),
        .O(\data_p1[53]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[54]_i_1 
       (.I0(\data_p2_reg[62]_1 [22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg[62]_0 [22]),
        .O(\data_p1[54]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[55]_i_1 
       (.I0(\data_p2_reg[62]_1 [23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg[62]_0 [23]),
        .O(\data_p1[55]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[56]_i_1 
       (.I0(\data_p2_reg[62]_1 [24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg[62]_0 [24]),
        .O(\data_p1[56]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[57]_i_1 
       (.I0(\data_p2_reg[62]_1 [25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg[62]_0 [25]),
        .O(\data_p1[57]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[58]_i_1 
       (.I0(\data_p2_reg[62]_1 [26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg[62]_0 [26]),
        .O(\data_p1[58]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[59]_i_1 
       (.I0(\data_p2_reg[62]_1 [27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg[62]_0 [27]),
        .O(\data_p1[59]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[5]),
        .O(\data_p1[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[60]_i_1 
       (.I0(\data_p2_reg[62]_1 [28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg[62]_0 [28]),
        .O(\data_p1[60]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[61]_i_1 
       (.I0(\data_p2_reg[62]_1 [29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg[62]_0 [29]),
        .O(\data_p1[61]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h40000000EAAA4000)) 
    \data_p1[62]_i_1__0 
       (.I0(state__0[0]),
        .I1(s_ready_t_reg_0),
        .I2(gmem_ARREADY),
        .I3(s_ready_t_reg_1),
        .I4(rs2f_wreq_ack),
        .I5(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[62]_i_2 
       (.I0(\data_p2_reg[62]_1 [30]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg[62]_0 [30]),
        .O(\data_p1[62]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[6]),
        .O(\data_p1[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[7]),
        .O(\data_p1[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[8]),
        .O(\data_p1[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__0 
       (.I0(\data_p2_reg[29]_0 [9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[9]),
        .O(\data_p1[9]_i_1__0_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1_n_0 ),
        .Q(\data_p1_reg[62]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_2_n_0 ),
        .Q(\data_p1_reg[62]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [9]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[62]_1 [0]),
        .Q(\data_p2_reg[62]_0 [0]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[62]_1 [1]),
        .Q(\data_p2_reg[62]_0 [1]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[62]_1 [2]),
        .Q(\data_p2_reg[62]_0 [2]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[62]_1 [3]),
        .Q(\data_p2_reg[62]_0 [3]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[62]_1 [4]),
        .Q(\data_p2_reg[62]_0 [4]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[62]_1 [5]),
        .Q(\data_p2_reg[62]_0 [5]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[62]_1 [6]),
        .Q(\data_p2_reg[62]_0 [6]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[62]_1 [7]),
        .Q(\data_p2_reg[62]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[62]_1 [8]),
        .Q(\data_p2_reg[62]_0 [8]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[62]_1 [9]),
        .Q(\data_p2_reg[62]_0 [9]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[62]_1 [10]),
        .Q(\data_p2_reg[62]_0 [10]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[62]_1 [11]),
        .Q(\data_p2_reg[62]_0 [11]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[62]_1 [12]),
        .Q(\data_p2_reg[62]_0 [12]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[62]_1 [13]),
        .Q(\data_p2_reg[62]_0 [13]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[62]_1 [14]),
        .Q(\data_p2_reg[62]_0 [14]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[62]_1 [15]),
        .Q(\data_p2_reg[62]_0 [15]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[62]_1 [16]),
        .Q(\data_p2_reg[62]_0 [16]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[62]_1 [17]),
        .Q(\data_p2_reg[62]_0 [17]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[62]_1 [18]),
        .Q(\data_p2_reg[62]_0 [18]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[62]_1 [19]),
        .Q(\data_p2_reg[62]_0 [19]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[62]_1 [20]),
        .Q(\data_p2_reg[62]_0 [20]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[62]_1 [21]),
        .Q(\data_p2_reg[62]_0 [21]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[62]_1 [22]),
        .Q(\data_p2_reg[62]_0 [22]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[62]_1 [23]),
        .Q(\data_p2_reg[62]_0 [23]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[62]_1 [24]),
        .Q(\data_p2_reg[62]_0 [24]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[62]_1 [25]),
        .Q(\data_p2_reg[62]_0 [25]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[62]_1 [26]),
        .Q(\data_p2_reg[62]_0 [26]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[62]_1 [27]),
        .Q(\data_p2_reg[62]_0 [27]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[62]_1 [28]),
        .Q(\data_p2_reg[62]_0 [28]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[62]_1 [29]),
        .Q(\data_p2_reg[62]_0 [29]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[62]_1 [30]),
        .Q(\data_p2_reg[62]_0 [30]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFAAAAAAFF2AFF)) 
    s_ready_t_i_1
       (.I0(s_ready_t_reg_0),
        .I1(gmem_ARREADY),
        .I2(s_ready_t_reg_1),
        .I3(state__0[1]),
        .I4(rs2f_wreq_ack),
        .I5(state__0[0]),
        .O(s_ready_t_i_1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFC4C4C4C4C4C4C4C)) 
    \state[0]_i_1__0 
       (.I0(rs2f_wreq_ack),
        .I1(Q),
        .I2(state),
        .I3(s_ready_t_reg_0),
        .I4(gmem_ARREADY),
        .I5(s_ready_t_reg_1),
        .O(\state[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF2AAAFFFFFFFF)) 
    \state[1]_i_1__0 
       (.I0(state),
        .I1(s_ready_t_reg_1),
        .I2(gmem_ARREADY),
        .I3(s_ready_t_reg_0),
        .I4(rs2f_wreq_ack),
        .I5(Q),
        .O(\state[1]_i_1__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "fir_n11_maxi_gmem_m_axi_reg_slice" *) 
module design_1_fir_n11_maxi_0_0_fir_n11_maxi_gmem_m_axi_reg_slice_22
   (s_ready_t_reg_0,
    Q,
    \ap_CS_fsm_reg[4] ,
    E,
    \data_p1_reg[62]_0 ,
    SR,
    ap_clk,
    \ap_CS_fsm_reg[1] ,
    gmem_AWREADY,
    rs2f_rreq_ack,
    \data_p2_reg[29]_0 ,
    \data_p1_reg[62]_1 ,
    data_p2);
  output s_ready_t_reg_0;
  output [0:0]Q;
  output \ap_CS_fsm_reg[4] ;
  output [0:0]E;
  output [60:0]\data_p1_reg[62]_0 ;
  input [0:0]SR;
  input ap_clk;
  input [4:0]\ap_CS_fsm_reg[1] ;
  input gmem_AWREADY;
  input rs2f_rreq_ack;
  input [29:0]\data_p2_reg[29]_0 ;
  input [30:0]\data_p1_reg[62]_1 ;
  input [30:0]data_p2;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [4:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire \data_p1[0]_i_1__1_n_0 ;
  wire \data_p1[10]_i_1__1_n_0 ;
  wire \data_p1[11]_i_1__1_n_0 ;
  wire \data_p1[12]_i_1__1_n_0 ;
  wire \data_p1[13]_i_1__1_n_0 ;
  wire \data_p1[14]_i_1__1_n_0 ;
  wire \data_p1[15]_i_1__1_n_0 ;
  wire \data_p1[16]_i_1__1_n_0 ;
  wire \data_p1[17]_i_1__1_n_0 ;
  wire \data_p1[18]_i_1__1_n_0 ;
  wire \data_p1[19]_i_1__1_n_0 ;
  wire \data_p1[1]_i_1__1_n_0 ;
  wire \data_p1[20]_i_1__1_n_0 ;
  wire \data_p1[21]_i_1__1_n_0 ;
  wire \data_p1[22]_i_1__1_n_0 ;
  wire \data_p1[23]_i_1__1_n_0 ;
  wire \data_p1[24]_i_1__1_n_0 ;
  wire \data_p1[25]_i_1__1_n_0 ;
  wire \data_p1[26]_i_1__1_n_0 ;
  wire \data_p1[27]_i_1__1_n_0 ;
  wire \data_p1[28]_i_1__1_n_0 ;
  wire \data_p1[29]_i_1__1_n_0 ;
  wire \data_p1[2]_i_1__1_n_0 ;
  wire \data_p1[32]_i_1__0_n_0 ;
  wire \data_p1[33]_i_1__0_n_0 ;
  wire \data_p1[34]_i_1__0_n_0 ;
  wire \data_p1[35]_i_1__0_n_0 ;
  wire \data_p1[36]_i_1__0_n_0 ;
  wire \data_p1[37]_i_1__0_n_0 ;
  wire \data_p1[38]_i_1__0_n_0 ;
  wire \data_p1[39]_i_1__0_n_0 ;
  wire \data_p1[3]_i_1__1_n_0 ;
  wire \data_p1[40]_i_1__0_n_0 ;
  wire \data_p1[41]_i_1__0_n_0 ;
  wire \data_p1[42]_i_1__0_n_0 ;
  wire \data_p1[43]_i_1__0_n_0 ;
  wire \data_p1[44]_i_1__0_n_0 ;
  wire \data_p1[45]_i_1__0_n_0 ;
  wire \data_p1[46]_i_1__0_n_0 ;
  wire \data_p1[47]_i_1__0_n_0 ;
  wire \data_p1[48]_i_1__0_n_0 ;
  wire \data_p1[49]_i_1__0_n_0 ;
  wire \data_p1[4]_i_1__1_n_0 ;
  wire \data_p1[50]_i_1__0_n_0 ;
  wire \data_p1[51]_i_1__0_n_0 ;
  wire \data_p1[52]_i_1__0_n_0 ;
  wire \data_p1[53]_i_1__0_n_0 ;
  wire \data_p1[54]_i_1__0_n_0 ;
  wire \data_p1[55]_i_1__0_n_0 ;
  wire \data_p1[56]_i_1__0_n_0 ;
  wire \data_p1[57]_i_1__0_n_0 ;
  wire \data_p1[58]_i_1__0_n_0 ;
  wire \data_p1[59]_i_1__0_n_0 ;
  wire \data_p1[5]_i_1__1_n_0 ;
  wire \data_p1[60]_i_1__0_n_0 ;
  wire \data_p1[61]_i_1__0_n_0 ;
  wire \data_p1[62]_i_2__0_n_0 ;
  wire \data_p1[6]_i_1__1_n_0 ;
  wire \data_p1[7]_i_1__1_n_0 ;
  wire \data_p1[8]_i_1__1_n_0 ;
  wire \data_p1[9]_i_1__1_n_0 ;
  wire [60:0]\data_p1_reg[62]_0 ;
  wire [30:0]\data_p1_reg[62]_1 ;
  wire [30:0]data_p2;
  wire [29:0]\data_p2_reg[29]_0 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire gmem_AWREADY;
  wire load_p1;
  wire [1:0]next__0;
  wire rs2f_rreq_ack;
  wire s_ready_t_i_1__0_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire [1:0]state__0;

  LUT6 #(
    .INIT(64'h0000000062222222)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\ap_CS_fsm_reg[1] [0]),
        .I3(s_ready_t_reg_0),
        .I4(gmem_AWREADY),
        .I5(rs2f_rreq_ack),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h7222222214444444)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(\ap_CS_fsm_reg[1] [0]),
        .I3(s_ready_t_reg_0),
        .I4(gmem_AWREADY),
        .I5(rs2f_rreq_ack),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(E),
        .I1(\ap_CS_fsm_reg[1] [1]),
        .I2(\ap_CS_fsm_reg[1] [2]),
        .I3(\ap_CS_fsm_reg[1] [3]),
        .I4(\ap_CS_fsm_reg[1] [4]),
        .O(\ap_CS_fsm_reg[4] ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1__1 
       (.I0(\data_p2_reg[29]_0 [0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[0] ),
        .O(\data_p1[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__1 
       (.I0(\data_p2_reg[29]_0 [10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[10] ),
        .O(\data_p1[10]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__1 
       (.I0(\data_p2_reg[29]_0 [11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[11] ),
        .O(\data_p1[11]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__1 
       (.I0(\data_p2_reg[29]_0 [12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[12] ),
        .O(\data_p1[12]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__1 
       (.I0(\data_p2_reg[29]_0 [13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[13] ),
        .O(\data_p1[13]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__1 
       (.I0(\data_p2_reg[29]_0 [14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[14] ),
        .O(\data_p1[14]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__1 
       (.I0(\data_p2_reg[29]_0 [15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[15] ),
        .O(\data_p1[15]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__1 
       (.I0(\data_p2_reg[29]_0 [16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[16] ),
        .O(\data_p1[16]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__1 
       (.I0(\data_p2_reg[29]_0 [17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[17] ),
        .O(\data_p1[17]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1__1 
       (.I0(\data_p2_reg[29]_0 [18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[18] ),
        .O(\data_p1[18]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1__1 
       (.I0(\data_p2_reg[29]_0 [19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[19] ),
        .O(\data_p1[19]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1__1 
       (.I0(\data_p2_reg[29]_0 [1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[1] ),
        .O(\data_p1[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1__1 
       (.I0(\data_p2_reg[29]_0 [20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[20] ),
        .O(\data_p1[20]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1__1 
       (.I0(\data_p2_reg[29]_0 [21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[21] ),
        .O(\data_p1[21]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1__1 
       (.I0(\data_p2_reg[29]_0 [22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[22] ),
        .O(\data_p1[22]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1__1 
       (.I0(\data_p2_reg[29]_0 [23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[23] ),
        .O(\data_p1[23]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1__1 
       (.I0(\data_p2_reg[29]_0 [24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[24] ),
        .O(\data_p1[24]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1__1 
       (.I0(\data_p2_reg[29]_0 [25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[25] ),
        .O(\data_p1[25]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1__1 
       (.I0(\data_p2_reg[29]_0 [26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[26] ),
        .O(\data_p1[26]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1__1 
       (.I0(\data_p2_reg[29]_0 [27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[27] ),
        .O(\data_p1[27]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1__1 
       (.I0(\data_p2_reg[29]_0 [28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[28] ),
        .O(\data_p1[28]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1__1 
       (.I0(\data_p2_reg[29]_0 [29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[29] ),
        .O(\data_p1[29]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__1 
       (.I0(\data_p2_reg[29]_0 [2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[2] ),
        .O(\data_p1[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[32]_i_1__0 
       (.I0(\data_p1_reg[62]_1 [0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[0]),
        .O(\data_p1[32]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[33]_i_1__0 
       (.I0(\data_p1_reg[62]_1 [1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[1]),
        .O(\data_p1[33]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[34]_i_1__0 
       (.I0(\data_p1_reg[62]_1 [2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[2]),
        .O(\data_p1[34]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[35]_i_1__0 
       (.I0(\data_p1_reg[62]_1 [3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[3]),
        .O(\data_p1[35]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[36]_i_1__0 
       (.I0(\data_p1_reg[62]_1 [4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[4]),
        .O(\data_p1[36]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[37]_i_1__0 
       (.I0(\data_p1_reg[62]_1 [5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[5]),
        .O(\data_p1[37]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[38]_i_1__0 
       (.I0(\data_p1_reg[62]_1 [6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[6]),
        .O(\data_p1[38]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[39]_i_1__0 
       (.I0(\data_p1_reg[62]_1 [7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[7]),
        .O(\data_p1[39]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__1 
       (.I0(\data_p2_reg[29]_0 [3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[3] ),
        .O(\data_p1[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[40]_i_1__0 
       (.I0(\data_p1_reg[62]_1 [8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[8]),
        .O(\data_p1[40]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[41]_i_1__0 
       (.I0(\data_p1_reg[62]_1 [9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[9]),
        .O(\data_p1[41]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[42]_i_1__0 
       (.I0(\data_p1_reg[62]_1 [10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[10]),
        .O(\data_p1[42]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[43]_i_1__0 
       (.I0(\data_p1_reg[62]_1 [11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[11]),
        .O(\data_p1[43]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[44]_i_1__0 
       (.I0(\data_p1_reg[62]_1 [12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[12]),
        .O(\data_p1[44]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[45]_i_1__0 
       (.I0(\data_p1_reg[62]_1 [13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[13]),
        .O(\data_p1[45]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[46]_i_1__0 
       (.I0(\data_p1_reg[62]_1 [14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[14]),
        .O(\data_p1[46]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[47]_i_1__0 
       (.I0(\data_p1_reg[62]_1 [15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[15]),
        .O(\data_p1[47]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[48]_i_1__0 
       (.I0(\data_p1_reg[62]_1 [16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[16]),
        .O(\data_p1[48]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[49]_i_1__0 
       (.I0(\data_p1_reg[62]_1 [17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[17]),
        .O(\data_p1[49]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__1 
       (.I0(\data_p2_reg[29]_0 [4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[4] ),
        .O(\data_p1[4]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[50]_i_1__0 
       (.I0(\data_p1_reg[62]_1 [18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[18]),
        .O(\data_p1[50]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[51]_i_1__0 
       (.I0(\data_p1_reg[62]_1 [19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[19]),
        .O(\data_p1[51]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[52]_i_1__0 
       (.I0(\data_p1_reg[62]_1 [20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[20]),
        .O(\data_p1[52]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[53]_i_1__0 
       (.I0(\data_p1_reg[62]_1 [21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[21]),
        .O(\data_p1[53]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[54]_i_1__0 
       (.I0(\data_p1_reg[62]_1 [22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[22]),
        .O(\data_p1[54]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[55]_i_1__0 
       (.I0(\data_p1_reg[62]_1 [23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[23]),
        .O(\data_p1[55]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[56]_i_1__0 
       (.I0(\data_p1_reg[62]_1 [24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[24]),
        .O(\data_p1[56]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[57]_i_1__0 
       (.I0(\data_p1_reg[62]_1 [25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[25]),
        .O(\data_p1[57]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[58]_i_1__0 
       (.I0(\data_p1_reg[62]_1 [26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[26]),
        .O(\data_p1[58]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[59]_i_1__0 
       (.I0(\data_p1_reg[62]_1 [27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[27]),
        .O(\data_p1[59]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__1 
       (.I0(\data_p2_reg[29]_0 [5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[5] ),
        .O(\data_p1[5]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[60]_i_1__0 
       (.I0(\data_p1_reg[62]_1 [28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[28]),
        .O(\data_p1[60]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[61]_i_1__0 
       (.I0(\data_p1_reg[62]_1 [29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[29]),
        .O(\data_p1[61]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h40000000EAAA4000)) 
    \data_p1[62]_i_1 
       (.I0(state__0[0]),
        .I1(gmem_AWREADY),
        .I2(s_ready_t_reg_0),
        .I3(\ap_CS_fsm_reg[1] [0]),
        .I4(rs2f_rreq_ack),
        .I5(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[62]_i_2__0 
       (.I0(\data_p1_reg[62]_1 [30]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[30]),
        .O(\data_p1[62]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__1 
       (.I0(\data_p2_reg[29]_0 [6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[6] ),
        .O(\data_p1[6]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__1 
       (.I0(\data_p2_reg[29]_0 [7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[7] ),
        .O(\data_p1[7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__1 
       (.I0(\data_p2_reg[29]_0 [8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[8] ),
        .O(\data_p1[8]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__1 
       (.I0(\data_p2_reg[29]_0 [9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[9] ),
        .O(\data_p1[9]_i_1__1_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__1_n_0 ),
        .Q(\data_p1_reg[62]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__1_n_0 ),
        .Q(\data_p1_reg[62]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__1_n_0 ),
        .Q(\data_p1_reg[62]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__1_n_0 ),
        .Q(\data_p1_reg[62]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__1_n_0 ),
        .Q(\data_p1_reg[62]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__1_n_0 ),
        .Q(\data_p1_reg[62]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__1_n_0 ),
        .Q(\data_p1_reg[62]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__1_n_0 ),
        .Q(\data_p1_reg[62]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__1_n_0 ),
        .Q(\data_p1_reg[62]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__1_n_0 ),
        .Q(\data_p1_reg[62]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__1_n_0 ),
        .Q(\data_p1_reg[62]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__1_n_0 ),
        .Q(\data_p1_reg[62]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__1_n_0 ),
        .Q(\data_p1_reg[62]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__1_n_0 ),
        .Q(\data_p1_reg[62]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__1_n_0 ),
        .Q(\data_p1_reg[62]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__1_n_0 ),
        .Q(\data_p1_reg[62]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__1_n_0 ),
        .Q(\data_p1_reg[62]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__1_n_0 ),
        .Q(\data_p1_reg[62]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__1_n_0 ),
        .Q(\data_p1_reg[62]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__1_n_0 ),
        .Q(\data_p1_reg[62]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__1_n_0 ),
        .Q(\data_p1_reg[62]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__1_n_0 ),
        .Q(\data_p1_reg[62]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_0 ),
        .Q(\data_p1_reg[62]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_0 ),
        .Q(\data_p1_reg[62]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_0 ),
        .Q(\data_p1_reg[62]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_0 ),
        .Q(\data_p1_reg[62]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_2__0_n_0 ),
        .Q(\data_p1_reg[62]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_0 ),
        .Q(\data_p1_reg[62]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_0 ),
        .Q(\data_p1_reg[62]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__1_n_0 ),
        .Q(\data_p1_reg[62]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__1_n_0 ),
        .Q(\data_p1_reg[62]_0 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[29]_i_1 
       (.I0(\ap_CS_fsm_reg[1] [0]),
        .I1(s_ready_t_reg_0),
        .I2(gmem_AWREADY),
        .O(E));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [10]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [11]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [12]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [13]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [14]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [15]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [16]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [17]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [18]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [19]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [20]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [21]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [22]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [23]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [24]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [25]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [26]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [27]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [28]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [29]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [8]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[29]_0 [9]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCFFCCCCCCFF4CFF)) 
    s_ready_t_i_1__0
       (.I0(gmem_AWREADY),
        .I1(s_ready_t_reg_0),
        .I2(\ap_CS_fsm_reg[1] [0]),
        .I3(state__0[1]),
        .I4(rs2f_rreq_ack),
        .I5(state__0[0]),
        .O(s_ready_t_i_1__0_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFC4C4C4C4C4C4C4C)) 
    \state[0]_i_1 
       (.I0(rs2f_rreq_ack),
        .I1(Q),
        .I2(state),
        .I3(gmem_AWREADY),
        .I4(s_ready_t_reg_0),
        .I5(\ap_CS_fsm_reg[1] [0]),
        .O(\state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF2AAAFFFFFFFF)) 
    \state[1]_i_1 
       (.I0(state),
        .I1(\ap_CS_fsm_reg[1] [0]),
        .I2(s_ready_t_reg_0),
        .I3(gmem_AWREADY),
        .I4(rs2f_rreq_ack),
        .I5(Q),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "fir_n11_maxi_gmem_m_axi_reg_slice" *) 
module design_1_fir_n11_maxi_0_0_fir_n11_maxi_gmem_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    an32ShiftReg_40,
    E,
    ap_enable_reg_pp0_iter0_reg,
    reg_2820,
    ap_NS_fsm,
    \icmp_ln16_reg_672_reg[0] ,
    grp_fu_502_ce,
    grp_fu_518_ce,
    \ap_CS_fsm_reg[10] ,
    grp_fu_486_ce,
    grp_fu_543_ce,
    \data_p1_reg[31]_0 ,
    SR,
    ap_clk,
    buff1_reg,
    buff1_reg_0,
    buff1_reg_1,
    ap_enable_reg_pp0_iter0,
    buff0_reg,
    s_ready_t_reg_0,
    beat_valid,
    CO,
    Q);
  output rdata_ack_t;
  output an32ShiftReg_40;
  output [0:0]E;
  output ap_enable_reg_pp0_iter0_reg;
  output reg_2820;
  output [1:0]ap_NS_fsm;
  output [0:0]\icmp_ln16_reg_672_reg[0] ;
  output grp_fu_502_ce;
  output grp_fu_518_ce;
  output \ap_CS_fsm_reg[10] ;
  output grp_fu_486_ce;
  output grp_fu_543_ce;
  output [31:0]\data_p1_reg[31]_0 ;
  input [0:0]SR;
  input ap_clk;
  input buff1_reg;
  input buff1_reg_0;
  input buff1_reg_1;
  input ap_enable_reg_pp0_iter0;
  input [8:0]buff0_reg;
  input s_ready_t_reg_0;
  input beat_valid;
  input [0:0]CO;
  input [31:0]Q;

  wire [0:0]CO;
  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]SR;
  wire an32ShiftReg_40;
  wire \ap_CS_fsm[9]_i_2_n_0 ;
  wire \ap_CS_fsm_reg[10] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire beat_valid;
  wire [8:0]buff0_reg;
  wire buff1_reg;
  wire buff1_reg_0;
  wire buff1_reg_1;
  wire \data_p1[0]_i_1_n_0 ;
  wire \data_p1[10]_i_1_n_0 ;
  wire \data_p1[11]_i_1_n_0 ;
  wire \data_p1[12]_i_1_n_0 ;
  wire \data_p1[13]_i_1_n_0 ;
  wire \data_p1[14]_i_1_n_0 ;
  wire \data_p1[15]_i_1_n_0 ;
  wire \data_p1[16]_i_1_n_0 ;
  wire \data_p1[17]_i_1_n_0 ;
  wire \data_p1[18]_i_1_n_0 ;
  wire \data_p1[19]_i_1_n_0 ;
  wire \data_p1[1]_i_1_n_0 ;
  wire \data_p1[20]_i_1_n_0 ;
  wire \data_p1[21]_i_1_n_0 ;
  wire \data_p1[22]_i_1_n_0 ;
  wire \data_p1[23]_i_1_n_0 ;
  wire \data_p1[24]_i_1_n_0 ;
  wire \data_p1[25]_i_1_n_0 ;
  wire \data_p1[26]_i_1_n_0 ;
  wire \data_p1[27]_i_1_n_0 ;
  wire \data_p1[28]_i_1_n_0 ;
  wire \data_p1[29]_i_1_n_0 ;
  wire \data_p1[2]_i_1_n_0 ;
  wire \data_p1[30]_i_1_n_0 ;
  wire \data_p1[31]_i_2_n_0 ;
  wire \data_p1[3]_i_1_n_0 ;
  wire \data_p1[4]_i_1_n_0 ;
  wire \data_p1[5]_i_1_n_0 ;
  wire \data_p1[6]_i_1_n_0 ;
  wire \data_p1[7]_i_1_n_0 ;
  wire \data_p1[8]_i_1_n_0 ;
  wire \data_p1[9]_i_1_n_0 ;
  wire [31:0]\data_p1_reg[31]_0 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire gmem_RVALID;
  wire grp_fu_486_ce;
  wire grp_fu_502_ce;
  wire grp_fu_518_ce;
  wire grp_fu_543_ce;
  wire [0:0]\icmp_ln16_reg_672_reg[0] ;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire rdata_ack_t;
  wire reg_2820;
  wire s_ready_t_i_1__1_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_0 ;
  wire \state[1]_i_1__1_n_0 ;
  wire [1:0]state__0;

  LUT5 #(
    .INIT(32'h002C2C2C)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h0CF8030803080308)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT6 #(
    .INIT(64'h4444404400000000)) 
    \an32ShiftReg_4[31]_i_1 
       (.I0(buff1_reg),
        .I1(buff1_reg_0),
        .I2(buff1_reg_1),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(gmem_RVALID),
        .I5(buff0_reg[1]),
        .O(an32ShiftReg_40));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(buff0_reg[1]),
        .I1(gmem_RVALID),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(buff1_reg_1),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hF7FFF700F700F700)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(CO),
        .I2(buff1_reg_0),
        .I3(buff0_reg[0]),
        .I4(buff0_reg[1]),
        .I5(\ap_CS_fsm[9]_i_2_n_0 ),
        .O(ap_NS_fsm[0]));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[9]_i_2 
       (.I0(buff1_reg_1),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(gmem_RVALID),
        .O(\ap_CS_fsm[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    buff0_reg_i_1__2
       (.I0(ap_NS_fsm[1]),
        .I1(buff0_reg[2]),
        .I2(buff0_reg[0]),
        .I3(buff0_reg[8]),
        .I4(buff0_reg[3]),
        .O(grp_fu_502_ce));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    buff0_reg_i_1__3
       (.I0(buff0_reg[0]),
        .I1(buff0_reg[3]),
        .I2(buff0_reg[4]),
        .I3(buff0_reg[2]),
        .I4(ap_NS_fsm[1]),
        .O(grp_fu_518_ce));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    buff0_reg_i_1__4
       (.I0(buff0_reg[0]),
        .I1(buff0_reg[8]),
        .I2(buff0_reg[7]),
        .I3(ap_NS_fsm[1]),
        .I4(buff0_reg[2]),
        .O(grp_fu_486_ce));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    buff0_reg_i_1__5
       (.I0(ap_NS_fsm[1]),
        .I1(buff0_reg[3]),
        .I2(buff0_reg[4]),
        .I3(buff0_reg[5]),
        .I4(buff0_reg[2]),
        .O(grp_fu_543_ce));
  LUT5 #(
    .INIT(32'h00F00080)) 
    buff0_reg_i_3
       (.I0(buff0_reg[1]),
        .I1(gmem_RVALID),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(buff1_reg_1),
        .I4(buff0_reg[6]),
        .O(reg_2820));
  LUT5 #(
    .INIT(32'h00000001)) 
    buff0_reg_i_42
       (.I0(ap_NS_fsm[1]),
        .I1(buff0_reg[2]),
        .I2(buff0_reg[4]),
        .I3(buff0_reg[3]),
        .I4(buff0_reg[0]),
        .O(\ap_CS_fsm_reg[10] ));
  LUT3 #(
    .INIT(8'hB0)) 
    \bus_equal_gen.data_buf[31]_i_1__0 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .I2(beat_valid),
        .O(E));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1 
       (.I0(\data_p2_reg_n_0_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[0]),
        .O(\data_p1[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[10]),
        .O(\data_p1[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[11]),
        .O(\data_p1[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[12]),
        .O(\data_p1[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[13]),
        .O(\data_p1[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[14]),
        .O(\data_p1[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[15]),
        .O(\data_p1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[16]),
        .O(\data_p1[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[17]),
        .O(\data_p1[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[18]),
        .O(\data_p1[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[19]),
        .O(\data_p1[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1 
       (.I0(\data_p2_reg_n_0_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[1]),
        .O(\data_p1[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[20]),
        .O(\data_p1[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[21]),
        .O(\data_p1[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[22]),
        .O(\data_p1[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[23]),
        .O(\data_p1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[24]),
        .O(\data_p1[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[25]),
        .O(\data_p1[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[26]),
        .O(\data_p1[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[27]),
        .O(\data_p1[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[28]),
        .O(\data_p1[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[29]),
        .O(\data_p1[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[2]),
        .O(\data_p1[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[30]),
        .O(\data_p1[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4040D500)) 
    \data_p1[31]_i_1 
       (.I0(state__0[1]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(s_ready_t_reg_0),
        .I4(state__0[0]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_2 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[31]),
        .O(\data_p1[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[3]),
        .O(\data_p1[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[4]),
        .O(\data_p1[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[5]),
        .O(\data_p1[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[6]),
        .O(\data_p1[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[7]),
        .O(\data_p1[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[8]),
        .O(\data_p1[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[9]),
        .O(\data_p1[9]_i_1_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_0 ),
        .Q(\data_p1_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_0 ),
        .Q(\data_p1_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_0 ),
        .Q(\data_p1_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_0 ),
        .Q(\data_p1_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_0 ),
        .Q(\data_p1_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_0 ),
        .Q(\data_p1_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_0 ),
        .Q(\data_p1_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_0 ),
        .Q(\data_p1_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_0 ),
        .Q(\data_p1_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_0 ),
        .Q(\data_p1_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_0 ),
        .Q(\data_p1_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_0 ),
        .Q(\data_p1_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_0 ),
        .Q(\data_p1_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_0 ),
        .Q(\data_p1_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_0 ),
        .Q(\data_p1_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_0 ),
        .Q(\data_p1_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_0 ),
        .Q(\data_p1_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_0 ),
        .Q(\data_p1_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_0 ),
        .Q(\data_p1_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_0 ),
        .Q(\data_p1_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_0 ),
        .Q(\data_p1_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_0 ),
        .Q(\data_p1_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_0 ),
        .Q(\data_p1_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_0 ),
        .Q(\data_p1_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_2_n_0 ),
        .Q(\data_p1_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_0 ),
        .Q(\data_p1_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_0 ),
        .Q(\data_p1_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_0 ),
        .Q(\data_p1_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_0 ),
        .Q(\data_p1_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_0 ),
        .Q(\data_p1_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_0 ),
        .Q(\data_p1_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_0 ),
        .Q(\data_p1_reg[31]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[31]_i_1 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[10]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[11]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[12]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[13]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[14]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[15]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[16]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[17]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[18]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[19]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[20]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[21]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[22]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[23]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[24]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[25]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[26]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[27]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[28]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[29]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[30]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[31]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[8]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[9]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h0000FB00)) 
    \mul_ln28_1_reg_778[31]_i_1 
       (.I0(buff1_reg_1),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(gmem_RVALID),
        .I3(buff0_reg[1]),
        .I4(buff1_reg),
        .O(\icmp_ln16_reg_672_reg[0] ));
  LUT4 #(
    .INIT(16'h00D0)) 
    \n32Temp_reg_681[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(gmem_RVALID),
        .I2(buff0_reg[1]),
        .I3(buff1_reg_1),
        .O(ap_enable_reg_pp0_iter0_reg));
  LUT6 #(
    .INIT(64'hFFFFD5FF40405555)) 
    s_ready_t_i_1__1
       (.I0(state__0[1]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(s_ready_t_reg_0),
        .I4(state__0[0]),
        .I5(rdata_ack_t),
        .O(s_ready_t_i_1__1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_0),
        .Q(rdata_ack_t),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF7FFF7FF0000000)) 
    \state[0]_i_1__1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(state),
        .I3(s_ready_t_reg_0),
        .I4(rdata_ack_t),
        .I5(gmem_RVALID),
        .O(\state[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h08FF08FFFFFF08FF)) 
    \state[1]_i_1__1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(buff0_reg[1]),
        .I2(buff1_reg_1),
        .I3(gmem_RVALID),
        .I4(state),
        .I5(s_ready_t_reg_0),
        .O(\state[1]_i_1__1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_0 ),
        .Q(gmem_RVALID),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "fir_n11_maxi_gmem_m_axi_throttl" *) 
module design_1_fir_n11_maxi_0_0_fir_n11_maxi_gmem_m_axi_throttl
   (m_axi_gmem_AWVALID,
    Q,
    m_axi_gmem_AWREADY_0,
    m_axi_gmem_AWREADY_1,
    m_axi_gmem_AWREADY_2,
    \throttl_cnt_reg[4]_0 ,
    AWVALID_Dummy,
    m_axi_gmem_AWREADY,
    \could_multi_bursts.awaddr_buf_reg[2] ,
    D,
    \throttl_cnt_reg[3]_0 ,
    \throttl_cnt_reg[2]_0 ,
    SR,
    E,
    ap_clk);
  output m_axi_gmem_AWVALID;
  output [1:0]Q;
  output [0:0]m_axi_gmem_AWREADY_0;
  output m_axi_gmem_AWREADY_1;
  output m_axi_gmem_AWREADY_2;
  output \throttl_cnt_reg[4]_0 ;
  input AWVALID_Dummy;
  input m_axi_gmem_AWREADY;
  input \could_multi_bursts.awaddr_buf_reg[2] ;
  input [1:0]D;
  input [1:0]\throttl_cnt_reg[3]_0 ;
  input \throttl_cnt_reg[2]_0 ;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;

  wire AWVALID_Dummy;
  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \could_multi_bursts.awaddr_buf[31]_i_7_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[2] ;
  wire m_axi_gmem_AWREADY;
  wire [0:0]m_axi_gmem_AWREADY_0;
  wire m_axi_gmem_AWREADY_1;
  wire m_axi_gmem_AWREADY_2;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_AWVALID_INST_0_i_1_n_0;
  wire [7:2]p_0_in;
  wire [7:2]throttl_cnt_reg;
  wire \throttl_cnt_reg[2]_0 ;
  wire [1:0]\throttl_cnt_reg[3]_0 ;
  wire \throttl_cnt_reg[4]_0 ;

  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \could_multi_bursts.AWVALID_Dummy_i_2 
       (.I0(m_axi_gmem_AWREADY),
        .I1(throttl_cnt_reg[7]),
        .I2(throttl_cnt_reg[6]),
        .I3(throttl_cnt_reg[5]),
        .I4(throttl_cnt_reg[4]),
        .I5(m_axi_gmem_AWVALID_INST_0_i_1_n_0),
        .O(m_axi_gmem_AWREADY_2));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.awaddr_buf[31]_i_2 
       (.I0(m_axi_gmem_AWREADY_1),
        .O(m_axi_gmem_AWREADY_0));
  LUT5 #(
    .INIT(32'hFFFFFD00)) 
    \could_multi_bursts.awaddr_buf[31]_i_4 
       (.I0(m_axi_gmem_AWREADY),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_7_n_0 ),
        .I2(m_axi_gmem_AWVALID_INST_0_i_1_n_0),
        .I3(AWVALID_Dummy),
        .I4(\could_multi_bursts.awaddr_buf_reg[2] ),
        .O(m_axi_gmem_AWREADY_1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.awaddr_buf[31]_i_7 
       (.I0(throttl_cnt_reg[7]),
        .I1(throttl_cnt_reg[6]),
        .I2(throttl_cnt_reg[5]),
        .I3(throttl_cnt_reg[4]),
        .O(\could_multi_bursts.awaddr_buf[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    m_axi_gmem_AWVALID_INST_0
       (.I0(AWVALID_Dummy),
        .I1(throttl_cnt_reg[7]),
        .I2(throttl_cnt_reg[6]),
        .I3(throttl_cnt_reg[5]),
        .I4(throttl_cnt_reg[4]),
        .I5(m_axi_gmem_AWVALID_INST_0_i_1_n_0),
        .O(m_axi_gmem_AWVALID));
  LUT4 #(
    .INIT(16'hFFFE)) 
    m_axi_gmem_AWVALID_INST_0_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(throttl_cnt_reg[3]),
        .I3(throttl_cnt_reg[2]),
        .O(m_axi_gmem_AWVALID_INST_0_i_1_n_0));
  LUT5 #(
    .INIT(32'hBBB8888B)) 
    \throttl_cnt[2]_i_1 
       (.I0(\throttl_cnt_reg[3]_0 [0]),
        .I1(\throttl_cnt_reg[2]_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(throttl_cnt_reg[2]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \throttl_cnt[3]_i_1 
       (.I0(\throttl_cnt_reg[3]_0 [1]),
        .I1(\throttl_cnt_reg[2]_0 ),
        .I2(throttl_cnt_reg[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(throttl_cnt_reg[2]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    \throttl_cnt[4]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(throttl_cnt_reg[3]),
        .I3(throttl_cnt_reg[2]),
        .I4(throttl_cnt_reg[4]),
        .I5(\throttl_cnt_reg[2]_0 ),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h00E1)) 
    \throttl_cnt[5]_i_1 
       (.I0(throttl_cnt_reg[4]),
        .I1(m_axi_gmem_AWVALID_INST_0_i_1_n_0),
        .I2(throttl_cnt_reg[5]),
        .I3(\throttl_cnt_reg[2]_0 ),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h0000FE01)) 
    \throttl_cnt[6]_i_1 
       (.I0(m_axi_gmem_AWVALID_INST_0_i_1_n_0),
        .I1(throttl_cnt_reg[4]),
        .I2(throttl_cnt_reg[5]),
        .I3(throttl_cnt_reg[6]),
        .I4(\throttl_cnt_reg[2]_0 ),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    \throttl_cnt[7]_i_2 
       (.I0(throttl_cnt_reg[5]),
        .I1(throttl_cnt_reg[4]),
        .I2(m_axi_gmem_AWVALID_INST_0_i_1_n_0),
        .I3(throttl_cnt_reg[6]),
        .I4(throttl_cnt_reg[7]),
        .I5(\throttl_cnt_reg[2]_0 ),
        .O(p_0_in[7]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \throttl_cnt[7]_i_3 
       (.I0(m_axi_gmem_AWVALID_INST_0_i_1_n_0),
        .I1(throttl_cnt_reg[4]),
        .I2(throttl_cnt_reg[5]),
        .I3(throttl_cnt_reg[6]),
        .I4(throttl_cnt_reg[7]),
        .O(\throttl_cnt_reg[4]_0 ));
  FDRE \throttl_cnt_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \throttl_cnt_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \throttl_cnt_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[2]),
        .Q(throttl_cnt_reg[2]),
        .R(SR));
  FDRE \throttl_cnt_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[3]),
        .Q(throttl_cnt_reg[3]),
        .R(SR));
  FDRE \throttl_cnt_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[4]),
        .Q(throttl_cnt_reg[4]),
        .R(SR));
  FDRE \throttl_cnt_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[5]),
        .Q(throttl_cnt_reg[5]),
        .R(SR));
  FDRE \throttl_cnt_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[6]),
        .Q(throttl_cnt_reg[6]),
        .R(SR));
  FDRE \throttl_cnt_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[7]),
        .Q(throttl_cnt_reg[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "fir_n11_maxi_gmem_m_axi_write" *) 
module design_1_fir_n11_maxi_0_0_fir_n11_maxi_gmem_m_axi_write
   (\data_p2_reg[62] ,
    gmem_AWREADY,
    full_n_reg,
    empty_n_reg,
    AWVALID_Dummy,
    \bus_equal_gen.WVALID_Dummy_reg_0 ,
    m_axi_gmem_WLAST,
    \ap_CS_fsm_reg[7] ,
    ap_NS_fsm,
    ap_done,
    \bus_equal_gen.WVALID_Dummy_reg_1 ,
    \could_multi_bursts.awlen_buf_reg[1]_0 ,
    D,
    \could_multi_bursts.awlen_buf_reg[3]_0 ,
    \usedw_reg[5] ,
    full_n_reg_0,
    grp_fu_430_ce,
    grp_fu_414_ce,
    grp_fu_450_ce,
    grp_fu_466_ce,
    reg_2900,
    \icmp_ln16_reg_672_pp0_iter1_reg_reg[0] ,
    an32Coef_ce0,
    grp_fu_441_ce,
    DI,
    m_axi_gmem_AWADDR,
    S,
    \icmp_ln16_reg_672_reg[0] ,
    \usedw_reg[6] ,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    ap_clk,
    Q,
    SR,
    E,
    \data_p2_reg[62]_0 ,
    ap_rst_n,
    \could_multi_bursts.AWVALID_Dummy_reg_0 ,
    \sect_cnt_reg[0]_0 ,
    empty_n_reg_0,
    ap_enable_reg_pp0_iter0,
    ap_enable_reg_pp0_iter1_reg,
    ap_start,
    m_axi_gmem_WREADY,
    \throttl_cnt_reg[7] ,
    \throttl_cnt_reg[1] ,
    \usedw_reg[0] ,
    gmem_ARREADY,
    CO,
    buff0_reg,
    buff1_reg,
    buff0_reg_i_21,
    buff0_reg_i_21_0,
    m_axi_gmem_BVALID,
    \data_p2_reg[29] ,
    \could_multi_bursts.awaddr_buf_reg[2]_0 ,
    \usedw_reg[7] );
  output [30:0]\data_p2_reg[62] ;
  output gmem_AWREADY;
  output full_n_reg;
  output empty_n_reg;
  output AWVALID_Dummy;
  output \bus_equal_gen.WVALID_Dummy_reg_0 ;
  output m_axi_gmem_WLAST;
  output \ap_CS_fsm_reg[7] ;
  output [4:0]ap_NS_fsm;
  output ap_done;
  output [0:0]\bus_equal_gen.WVALID_Dummy_reg_1 ;
  output \could_multi_bursts.awlen_buf_reg[1]_0 ;
  output [1:0]D;
  output [3:0]\could_multi_bursts.awlen_buf_reg[3]_0 ;
  output [5:0]\usedw_reg[5] ;
  output full_n_reg_0;
  output grp_fu_430_ce;
  output grp_fu_414_ce;
  output grp_fu_450_ce;
  output grp_fu_466_ce;
  output reg_2900;
  output [0:0]\icmp_ln16_reg_672_pp0_iter1_reg_reg[0] ;
  output an32Coef_ce0;
  output grp_fu_441_ce;
  output [0:0]DI;
  output [29:0]m_axi_gmem_AWADDR;
  output [3:0]S;
  output [0:0]\icmp_ln16_reg_672_reg[0] ;
  output [2:0]\usedw_reg[6] ;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  input ap_clk;
  input [31:0]Q;
  input [0:0]SR;
  input [0:0]E;
  input [30:0]\data_p2_reg[62]_0 ;
  input ap_rst_n;
  input \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  input \sect_cnt_reg[0]_0 ;
  input [13:0]empty_n_reg_0;
  input ap_enable_reg_pp0_iter0;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_start;
  input m_axi_gmem_WREADY;
  input \throttl_cnt_reg[7] ;
  input [1:0]\throttl_cnt_reg[1] ;
  input \usedw_reg[0] ;
  input gmem_ARREADY;
  input [0:0]CO;
  input [0:0]buff0_reg;
  input buff1_reg;
  input buff0_reg_i_21;
  input buff0_reg_i_21_0;
  input m_axi_gmem_BVALID;
  input [29:0]\data_p2_reg[29] ;
  input [0:0]\could_multi_bursts.awaddr_buf_reg[2]_0 ;
  input [6:0]\usedw_reg[7] ;

  wire AWVALID_Dummy;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [31:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [31:2]align_len0;
  wire \align_len0_inferred__1/i__carry__0_n_0 ;
  wire \align_len0_inferred__1/i__carry__0_n_1 ;
  wire \align_len0_inferred__1/i__carry__0_n_2 ;
  wire \align_len0_inferred__1/i__carry__0_n_3 ;
  wire \align_len0_inferred__1/i__carry__1_n_0 ;
  wire \align_len0_inferred__1/i__carry__1_n_1 ;
  wire \align_len0_inferred__1/i__carry__1_n_2 ;
  wire \align_len0_inferred__1/i__carry__1_n_3 ;
  wire \align_len0_inferred__1/i__carry__2_n_0 ;
  wire \align_len0_inferred__1/i__carry__2_n_1 ;
  wire \align_len0_inferred__1/i__carry__2_n_2 ;
  wire \align_len0_inferred__1/i__carry__2_n_3 ;
  wire \align_len0_inferred__1/i__carry__3_n_0 ;
  wire \align_len0_inferred__1/i__carry__3_n_1 ;
  wire \align_len0_inferred__1/i__carry__3_n_2 ;
  wire \align_len0_inferred__1/i__carry__3_n_3 ;
  wire \align_len0_inferred__1/i__carry__4_n_0 ;
  wire \align_len0_inferred__1/i__carry__4_n_1 ;
  wire \align_len0_inferred__1/i__carry__4_n_2 ;
  wire \align_len0_inferred__1/i__carry__4_n_3 ;
  wire \align_len0_inferred__1/i__carry__5_n_0 ;
  wire \align_len0_inferred__1/i__carry__5_n_1 ;
  wire \align_len0_inferred__1/i__carry__5_n_2 ;
  wire \align_len0_inferred__1/i__carry__5_n_3 ;
  wire \align_len0_inferred__1/i__carry__6_n_2 ;
  wire \align_len0_inferred__1/i__carry__6_n_3 ;
  wire \align_len0_inferred__1/i__carry_n_0 ;
  wire \align_len0_inferred__1/i__carry_n_1 ;
  wire \align_len0_inferred__1/i__carry_n_2 ;
  wire \align_len0_inferred__1/i__carry_n_3 ;
  wire \align_len_reg_n_0_[10] ;
  wire \align_len_reg_n_0_[11] ;
  wire \align_len_reg_n_0_[12] ;
  wire \align_len_reg_n_0_[13] ;
  wire \align_len_reg_n_0_[14] ;
  wire \align_len_reg_n_0_[15] ;
  wire \align_len_reg_n_0_[16] ;
  wire \align_len_reg_n_0_[17] ;
  wire \align_len_reg_n_0_[18] ;
  wire \align_len_reg_n_0_[19] ;
  wire \align_len_reg_n_0_[20] ;
  wire \align_len_reg_n_0_[21] ;
  wire \align_len_reg_n_0_[22] ;
  wire \align_len_reg_n_0_[23] ;
  wire \align_len_reg_n_0_[24] ;
  wire \align_len_reg_n_0_[25] ;
  wire \align_len_reg_n_0_[26] ;
  wire \align_len_reg_n_0_[27] ;
  wire \align_len_reg_n_0_[28] ;
  wire \align_len_reg_n_0_[29] ;
  wire \align_len_reg_n_0_[2] ;
  wire \align_len_reg_n_0_[30] ;
  wire \align_len_reg_n_0_[31] ;
  wire \align_len_reg_n_0_[3] ;
  wire \align_len_reg_n_0_[4] ;
  wire \align_len_reg_n_0_[5] ;
  wire \align_len_reg_n_0_[6] ;
  wire \align_len_reg_n_0_[7] ;
  wire \align_len_reg_n_0_[8] ;
  wire \align_len_reg_n_0_[9] ;
  wire an32Coef_ce0;
  wire \ap_CS_fsm_reg[7] ;
  wire [4:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_start;
  wire [31:2]awaddr_tmp;
  wire [3:0]awlen_tmp;
  wire [9:0]beat_len_buf;
  wire [0:0]buff0_reg;
  wire buff0_reg_i_21;
  wire buff0_reg_i_21_0;
  wire buff1_reg;
  wire buff_wdata_n_21;
  wire buff_wdata_n_34;
  wire buff_wdata_n_35;
  wire buff_wdata_n_36;
  wire buff_wdata_n_37;
  wire buff_wdata_n_38;
  wire buff_wdata_n_39;
  wire buff_wdata_n_40;
  wire buff_wdata_n_41;
  wire buff_wdata_n_42;
  wire buff_wdata_n_43;
  wire buff_wdata_n_44;
  wire buff_wdata_n_45;
  wire buff_wdata_n_46;
  wire buff_wdata_n_47;
  wire buff_wdata_n_48;
  wire buff_wdata_n_49;
  wire buff_wdata_n_50;
  wire buff_wdata_n_51;
  wire buff_wdata_n_52;
  wire buff_wdata_n_53;
  wire buff_wdata_n_54;
  wire buff_wdata_n_55;
  wire buff_wdata_n_56;
  wire buff_wdata_n_57;
  wire buff_wdata_n_58;
  wire buff_wdata_n_59;
  wire buff_wdata_n_60;
  wire buff_wdata_n_61;
  wire buff_wdata_n_62;
  wire buff_wdata_n_63;
  wire buff_wdata_n_64;
  wire buff_wdata_n_65;
  wire burst_valid;
  wire \bus_equal_gen.WVALID_Dummy_reg_0 ;
  wire [0:0]\bus_equal_gen.WVALID_Dummy_reg_1 ;
  wire \bus_equal_gen.fifo_burst_n_6 ;
  wire \bus_equal_gen.fifo_burst_n_7 ;
  wire \bus_equal_gen.fifo_burst_n_8 ;
  wire \bus_equal_gen.len_cnt[7]_i_3_n_0 ;
  wire [7:0]\bus_equal_gen.len_cnt_reg ;
  wire \could_multi_bursts.AWVALID_Dummy_i_1_n_0 ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.awaddr_buf[31]_i_5_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_5_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ;
  wire [0:0]\could_multi_bursts.awaddr_buf_reg[2]_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_6_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_6_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.awlen_buf_reg[1]_0 ;
  wire [3:0]\could_multi_bursts.awlen_buf_reg[3]_0 ;
  wire \could_multi_bursts.last_sect_buf_i_1_n_0 ;
  wire \could_multi_bursts.last_sect_buf_reg_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_1__0_n_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.sect_handling_i_1_n_0 ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [31:2]data1;
  wire [29:0]\data_p2_reg[29] ;
  wire [30:0]\data_p2_reg[62] ;
  wire [30:0]\data_p2_reg[62]_0 ;
  wire data_valid;
  wire empty_n_reg;
  wire [13:0]empty_n_reg_0;
  wire [31:2]end_addr;
  wire \end_addr_buf_reg_n_0_[10] ;
  wire \end_addr_buf_reg_n_0_[11] ;
  wire \end_addr_buf_reg_n_0_[2] ;
  wire \end_addr_buf_reg_n_0_[3] ;
  wire \end_addr_buf_reg_n_0_[4] ;
  wire \end_addr_buf_reg_n_0_[5] ;
  wire \end_addr_buf_reg_n_0_[6] ;
  wire \end_addr_buf_reg_n_0_[7] ;
  wire \end_addr_buf_reg_n_0_[8] ;
  wire \end_addr_buf_reg_n_0_[9] ;
  wire end_addr_carry__0_i_1_n_0;
  wire end_addr_carry__0_i_2_n_0;
  wire end_addr_carry__0_i_3_n_0;
  wire end_addr_carry__0_i_4_n_0;
  wire end_addr_carry__0_n_0;
  wire end_addr_carry__0_n_1;
  wire end_addr_carry__0_n_2;
  wire end_addr_carry__0_n_3;
  wire end_addr_carry__1_i_1_n_0;
  wire end_addr_carry__1_i_2_n_0;
  wire end_addr_carry__1_i_3_n_0;
  wire end_addr_carry__1_i_4_n_0;
  wire end_addr_carry__1_n_0;
  wire end_addr_carry__1_n_1;
  wire end_addr_carry__1_n_2;
  wire end_addr_carry__1_n_3;
  wire end_addr_carry__2_i_1_n_0;
  wire end_addr_carry__2_i_2_n_0;
  wire end_addr_carry__2_i_3_n_0;
  wire end_addr_carry__2_i_4_n_0;
  wire end_addr_carry__2_n_0;
  wire end_addr_carry__2_n_1;
  wire end_addr_carry__2_n_2;
  wire end_addr_carry__2_n_3;
  wire end_addr_carry__3_i_1_n_0;
  wire end_addr_carry__3_i_2_n_0;
  wire end_addr_carry__3_i_3_n_0;
  wire end_addr_carry__3_i_4_n_0;
  wire end_addr_carry__3_n_0;
  wire end_addr_carry__3_n_1;
  wire end_addr_carry__3_n_2;
  wire end_addr_carry__3_n_3;
  wire end_addr_carry__4_i_1_n_0;
  wire end_addr_carry__4_i_2_n_0;
  wire end_addr_carry__4_i_3_n_0;
  wire end_addr_carry__4_i_4_n_0;
  wire end_addr_carry__4_n_0;
  wire end_addr_carry__4_n_1;
  wire end_addr_carry__4_n_2;
  wire end_addr_carry__4_n_3;
  wire end_addr_carry__5_i_1_n_0;
  wire end_addr_carry__5_i_2_n_0;
  wire end_addr_carry__5_i_3_n_0;
  wire end_addr_carry__5_i_4_n_0;
  wire end_addr_carry__5_n_0;
  wire end_addr_carry__5_n_1;
  wire end_addr_carry__5_n_2;
  wire end_addr_carry__5_n_3;
  wire end_addr_carry__6_i_1_n_0;
  wire end_addr_carry__6_i_2_n_0;
  wire end_addr_carry__6_n_3;
  wire end_addr_carry_i_1_n_0;
  wire end_addr_carry_i_2_n_0;
  wire end_addr_carry_i_3_n_0;
  wire end_addr_carry_i_4_n_0;
  wire end_addr_carry_n_0;
  wire end_addr_carry_n_1;
  wire end_addr_carry_n_2;
  wire end_addr_carry_n_3;
  wire fifo_resp_ready;
  wire [60:32]fifo_wreq_data;
  wire fifo_wreq_n_10;
  wire fifo_wreq_n_100;
  wire fifo_wreq_n_101;
  wire fifo_wreq_n_102;
  wire fifo_wreq_n_103;
  wire fifo_wreq_n_104;
  wire fifo_wreq_n_105;
  wire fifo_wreq_n_106;
  wire fifo_wreq_n_107;
  wire fifo_wreq_n_108;
  wire fifo_wreq_n_109;
  wire fifo_wreq_n_11;
  wire fifo_wreq_n_110;
  wire fifo_wreq_n_111;
  wire fifo_wreq_n_112;
  wire fifo_wreq_n_113;
  wire fifo_wreq_n_114;
  wire fifo_wreq_n_115;
  wire fifo_wreq_n_116;
  wire fifo_wreq_n_117;
  wire fifo_wreq_n_118;
  wire fifo_wreq_n_12;
  wire fifo_wreq_n_13;
  wire fifo_wreq_n_14;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_2;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_3;
  wire fifo_wreq_n_4;
  wire fifo_wreq_n_5;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_6;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_67;
  wire fifo_wreq_n_68;
  wire fifo_wreq_n_69;
  wire fifo_wreq_n_7;
  wire fifo_wreq_n_70;
  wire fifo_wreq_n_71;
  wire fifo_wreq_n_72;
  wire fifo_wreq_n_73;
  wire fifo_wreq_n_74;
  wire fifo_wreq_n_75;
  wire fifo_wreq_n_76;
  wire fifo_wreq_n_77;
  wire fifo_wreq_n_78;
  wire fifo_wreq_n_79;
  wire fifo_wreq_n_8;
  wire fifo_wreq_n_80;
  wire fifo_wreq_n_81;
  wire fifo_wreq_n_82;
  wire fifo_wreq_n_83;
  wire fifo_wreq_n_84;
  wire fifo_wreq_n_85;
  wire fifo_wreq_n_86;
  wire fifo_wreq_n_87;
  wire fifo_wreq_n_88;
  wire fifo_wreq_n_89;
  wire fifo_wreq_n_9;
  wire fifo_wreq_n_90;
  wire fifo_wreq_n_91;
  wire fifo_wreq_n_92;
  wire fifo_wreq_n_93;
  wire fifo_wreq_n_94;
  wire fifo_wreq_n_95;
  wire fifo_wreq_n_96;
  wire fifo_wreq_n_97;
  wire fifo_wreq_n_98;
  wire fifo_wreq_n_99;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg_n_0;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_0;
  wire first_sect_carry__0_i_2_n_0;
  wire first_sect_carry__0_i_3_n_0;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry_i_1_n_0;
  wire first_sect_carry_i_2_n_0;
  wire first_sect_carry_i_3_n_0;
  wire first_sect_carry_i_4_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire full_n_reg;
  wire full_n_reg_0;
  wire gmem_ARREADY;
  wire gmem_AWREADY;
  wire grp_fu_414_ce;
  wire grp_fu_430_ce;
  wire grp_fu_441_ce;
  wire grp_fu_450_ce;
  wire grp_fu_466_ce;
  wire [0:0]\icmp_ln16_reg_672_pp0_iter1_reg_reg[0] ;
  wire [0:0]\icmp_ln16_reg_672_reg[0] ;
  wire invalid_len_event;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_buf;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry_i_1_n_0;
  wire last_sect_carry_i_2_n_0;
  wire last_sect_carry_i_3_n_0;
  wire last_sect_carry_i_4_n_0;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire [29:0]m_axi_gmem_AWADDR;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire next_resp;
  wire next_resp0;
  wire next_wreq;
  wire [19:0]p_0_in0_in;
  wire [5:0]p_0_in__0;
  wire [7:0]p_0_in__1;
  wire p_30_in;
  wire push;
  wire reg_2900;
  wire rs2f_wreq_ack;
  wire [62:0]rs2f_wreq_data;
  wire rs2f_wreq_valid;
  wire [31:2]sect_addr;
  wire \sect_addr_buf[11]_i_1__0_n_0 ;
  wire \sect_addr_buf_reg_n_0_[10] ;
  wire \sect_addr_buf_reg_n_0_[11] ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[2] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire \sect_addr_buf_reg_n_0_[7] ;
  wire \sect_addr_buf_reg_n_0_[8] ;
  wire \sect_addr_buf_reg_n_0_[9] ;
  wire [19:0]sect_cnt;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_cnt_reg[0]_0 ;
  wire [9:4]sect_len_buf;
  wire \sect_len_buf[0]_i_1_n_0 ;
  wire \sect_len_buf[1]_i_1_n_0 ;
  wire \sect_len_buf[2]_i_1_n_0 ;
  wire \sect_len_buf[3]_i_1_n_0 ;
  wire \sect_len_buf[4]_i_1_n_0 ;
  wire \sect_len_buf[5]_i_1_n_0 ;
  wire \sect_len_buf[6]_i_1_n_0 ;
  wire \sect_len_buf[7]_i_1_n_0 ;
  wire \sect_len_buf[8]_i_1_n_0 ;
  wire \sect_len_buf[9]_i_1__0_n_0 ;
  wire \sect_len_buf[9]_i_2_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire [31:2]start_addr_buf;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [1:0]\throttl_cnt_reg[1] ;
  wire \throttl_cnt_reg[7] ;
  wire [3:0]tmp_strb;
  wire \usedw_reg[0] ;
  wire [5:0]\usedw_reg[5] ;
  wire [2:0]\usedw_reg[6] ;
  wire [6:0]\usedw_reg[7] ;
  wire wreq_handling_i_1_n_0;
  wire wreq_handling_reg_n_0;
  wire [0:0]\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_align_len0_inferred__1/i__carry__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_align_len0_inferred__1/i__carry__6_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [0:0]NLW_end_addr_carry_O_UNCONNECTED;
  wire [3:1]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\align_len0_inferred__1/i__carry_n_0 ,\align_len0_inferred__1/i__carry_n_1 ,\align_len0_inferred__1/i__carry_n_2 ,\align_len0_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({fifo_wreq_data[34:32],1'b0}),
        .O({align_len0[4:2],\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED [0]}),
        .S({fifo_wreq_n_110,fifo_wreq_n_111,fifo_wreq_n_112,1'b1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__0 
       (.CI(\align_len0_inferred__1/i__carry_n_0 ),
        .CO({\align_len0_inferred__1/i__carry__0_n_0 ,\align_len0_inferred__1/i__carry__0_n_1 ,\align_len0_inferred__1/i__carry__0_n_2 ,\align_len0_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[38:35]),
        .O(align_len0[8:5]),
        .S({fifo_wreq_n_106,fifo_wreq_n_107,fifo_wreq_n_108,fifo_wreq_n_109}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__1 
       (.CI(\align_len0_inferred__1/i__carry__0_n_0 ),
        .CO({\align_len0_inferred__1/i__carry__1_n_0 ,\align_len0_inferred__1/i__carry__1_n_1 ,\align_len0_inferred__1/i__carry__1_n_2 ,\align_len0_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[42:39]),
        .O(align_len0[12:9]),
        .S({fifo_wreq_n_102,fifo_wreq_n_103,fifo_wreq_n_104,fifo_wreq_n_105}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__2 
       (.CI(\align_len0_inferred__1/i__carry__1_n_0 ),
        .CO({\align_len0_inferred__1/i__carry__2_n_0 ,\align_len0_inferred__1/i__carry__2_n_1 ,\align_len0_inferred__1/i__carry__2_n_2 ,\align_len0_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[46:43]),
        .O(align_len0[16:13]),
        .S({fifo_wreq_n_98,fifo_wreq_n_99,fifo_wreq_n_100,fifo_wreq_n_101}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__3 
       (.CI(\align_len0_inferred__1/i__carry__2_n_0 ),
        .CO({\align_len0_inferred__1/i__carry__3_n_0 ,\align_len0_inferred__1/i__carry__3_n_1 ,\align_len0_inferred__1/i__carry__3_n_2 ,\align_len0_inferred__1/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[50:47]),
        .O(align_len0[20:17]),
        .S({fifo_wreq_n_94,fifo_wreq_n_95,fifo_wreq_n_96,fifo_wreq_n_97}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__4 
       (.CI(\align_len0_inferred__1/i__carry__3_n_0 ),
        .CO({\align_len0_inferred__1/i__carry__4_n_0 ,\align_len0_inferred__1/i__carry__4_n_1 ,\align_len0_inferred__1/i__carry__4_n_2 ,\align_len0_inferred__1/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[54:51]),
        .O(align_len0[24:21]),
        .S({fifo_wreq_n_90,fifo_wreq_n_91,fifo_wreq_n_92,fifo_wreq_n_93}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__5 
       (.CI(\align_len0_inferred__1/i__carry__4_n_0 ),
        .CO({\align_len0_inferred__1/i__carry__5_n_0 ,\align_len0_inferred__1/i__carry__5_n_1 ,\align_len0_inferred__1/i__carry__5_n_2 ,\align_len0_inferred__1/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[58:55]),
        .O(align_len0[28:25]),
        .S({fifo_wreq_n_86,fifo_wreq_n_87,fifo_wreq_n_88,fifo_wreq_n_89}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__6 
       (.CI(\align_len0_inferred__1/i__carry__5_n_0 ),
        .CO({\NLW_align_len0_inferred__1/i__carry__6_CO_UNCONNECTED [3:2],\align_len0_inferred__1/i__carry__6_n_2 ,\align_len0_inferred__1/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,fifo_wreq_data[60:59]}),
        .O({\NLW_align_len0_inferred__1/i__carry__6_O_UNCONNECTED [3],align_len0[31:29]}),
        .S({1'b0,fifo_wreq_n_83,fifo_wreq_n_84,fifo_wreq_n_85}));
  FDRE \align_len_reg[10] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(align_len0[10]),
        .Q(\align_len_reg_n_0_[10] ),
        .R(fifo_wreq_n_118));
  FDRE \align_len_reg[11] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(align_len0[11]),
        .Q(\align_len_reg_n_0_[11] ),
        .R(fifo_wreq_n_118));
  FDRE \align_len_reg[12] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(align_len0[12]),
        .Q(\align_len_reg_n_0_[12] ),
        .R(fifo_wreq_n_118));
  FDRE \align_len_reg[13] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(align_len0[13]),
        .Q(\align_len_reg_n_0_[13] ),
        .R(fifo_wreq_n_118));
  FDRE \align_len_reg[14] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(align_len0[14]),
        .Q(\align_len_reg_n_0_[14] ),
        .R(fifo_wreq_n_118));
  FDRE \align_len_reg[15] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(align_len0[15]),
        .Q(\align_len_reg_n_0_[15] ),
        .R(fifo_wreq_n_118));
  FDRE \align_len_reg[16] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(align_len0[16]),
        .Q(\align_len_reg_n_0_[16] ),
        .R(fifo_wreq_n_118));
  FDRE \align_len_reg[17] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(align_len0[17]),
        .Q(\align_len_reg_n_0_[17] ),
        .R(fifo_wreq_n_118));
  FDRE \align_len_reg[18] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(align_len0[18]),
        .Q(\align_len_reg_n_0_[18] ),
        .R(fifo_wreq_n_118));
  FDRE \align_len_reg[19] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(align_len0[19]),
        .Q(\align_len_reg_n_0_[19] ),
        .R(fifo_wreq_n_118));
  FDRE \align_len_reg[20] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(align_len0[20]),
        .Q(\align_len_reg_n_0_[20] ),
        .R(fifo_wreq_n_118));
  FDRE \align_len_reg[21] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(align_len0[21]),
        .Q(\align_len_reg_n_0_[21] ),
        .R(fifo_wreq_n_118));
  FDRE \align_len_reg[22] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(align_len0[22]),
        .Q(\align_len_reg_n_0_[22] ),
        .R(fifo_wreq_n_118));
  FDRE \align_len_reg[23] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(align_len0[23]),
        .Q(\align_len_reg_n_0_[23] ),
        .R(fifo_wreq_n_118));
  FDRE \align_len_reg[24] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(align_len0[24]),
        .Q(\align_len_reg_n_0_[24] ),
        .R(fifo_wreq_n_118));
  FDRE \align_len_reg[25] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(align_len0[25]),
        .Q(\align_len_reg_n_0_[25] ),
        .R(fifo_wreq_n_118));
  FDRE \align_len_reg[26] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(align_len0[26]),
        .Q(\align_len_reg_n_0_[26] ),
        .R(fifo_wreq_n_118));
  FDRE \align_len_reg[27] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(align_len0[27]),
        .Q(\align_len_reg_n_0_[27] ),
        .R(fifo_wreq_n_118));
  FDRE \align_len_reg[28] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(align_len0[28]),
        .Q(\align_len_reg_n_0_[28] ),
        .R(fifo_wreq_n_118));
  FDRE \align_len_reg[29] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(align_len0[29]),
        .Q(\align_len_reg_n_0_[29] ),
        .R(fifo_wreq_n_118));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(align_len0[2]),
        .Q(\align_len_reg_n_0_[2] ),
        .R(fifo_wreq_n_118));
  FDRE \align_len_reg[30] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(align_len0[30]),
        .Q(\align_len_reg_n_0_[30] ),
        .R(fifo_wreq_n_118));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(align_len0[31]),
        .Q(\align_len_reg_n_0_[31] ),
        .R(fifo_wreq_n_118));
  FDRE \align_len_reg[3] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(align_len0[3]),
        .Q(\align_len_reg_n_0_[3] ),
        .R(fifo_wreq_n_118));
  FDRE \align_len_reg[4] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(align_len0[4]),
        .Q(\align_len_reg_n_0_[4] ),
        .R(fifo_wreq_n_118));
  FDRE \align_len_reg[5] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(align_len0[5]),
        .Q(\align_len_reg_n_0_[5] ),
        .R(fifo_wreq_n_118));
  FDRE \align_len_reg[6] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(align_len0[6]),
        .Q(\align_len_reg_n_0_[6] ),
        .R(fifo_wreq_n_118));
  FDRE \align_len_reg[7] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(align_len0[7]),
        .Q(\align_len_reg_n_0_[7] ),
        .R(fifo_wreq_n_118));
  FDRE \align_len_reg[8] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(align_len0[8]),
        .Q(\align_len_reg_n_0_[8] ),
        .R(fifo_wreq_n_118));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(align_len0[9]),
        .Q(\align_len_reg_n_0_[9] ),
        .R(fifo_wreq_n_118));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[2] ),
        .Q(beat_len_buf[0]),
        .R(SR));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[3] ),
        .Q(beat_len_buf[1]),
        .R(SR));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[4] ),
        .Q(beat_len_buf[2]),
        .R(SR));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[5] ),
        .Q(beat_len_buf[3]),
        .R(SR));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[6] ),
        .Q(beat_len_buf[4]),
        .R(SR));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[7] ),
        .Q(beat_len_buf[5]),
        .R(SR));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[8] ),
        .Q(beat_len_buf[6]),
        .R(SR));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[9] ),
        .Q(beat_len_buf[7]),
        .R(SR));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[10] ),
        .Q(beat_len_buf[8]),
        .R(SR));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[11] ),
        .Q(beat_len_buf[9]),
        .R(SR));
  design_1_fir_n11_maxi_0_0_fir_n11_maxi_gmem_m_axi_buffer buff_wdata
       (.CO(CO),
        .DI(DI),
        .E(p_30_in),
        .Q(Q),
        .S(S),
        .SR(SR),
        .an32Coef_ce0(an32Coef_ce0),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_NS_fsm(ap_NS_fsm[3:1]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(empty_n_reg_0[11:2]),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg),
        .ap_rst_n(ap_rst_n),
        .buff0_reg(buff0_reg),
        .buff0_reg_i_21(buff0_reg_i_21),
        .buff0_reg_i_21_0(buff0_reg_i_21_0),
        .buff1_reg(buff1_reg),
        .burst_valid(burst_valid),
        .\bus_equal_gen.WVALID_Dummy_reg (buff_wdata_n_21),
        .data_valid(data_valid),
        .\dout_buf_reg[35]_0 ({tmp_strb,buff_wdata_n_34,buff_wdata_n_35,buff_wdata_n_36,buff_wdata_n_37,buff_wdata_n_38,buff_wdata_n_39,buff_wdata_n_40,buff_wdata_n_41,buff_wdata_n_42,buff_wdata_n_43,buff_wdata_n_44,buff_wdata_n_45,buff_wdata_n_46,buff_wdata_n_47,buff_wdata_n_48,buff_wdata_n_49,buff_wdata_n_50,buff_wdata_n_51,buff_wdata_n_52,buff_wdata_n_53,buff_wdata_n_54,buff_wdata_n_55,buff_wdata_n_56,buff_wdata_n_57,buff_wdata_n_58,buff_wdata_n_59,buff_wdata_n_60,buff_wdata_n_61,buff_wdata_n_62,buff_wdata_n_63,buff_wdata_n_64,buff_wdata_n_65}),
        .dout_valid_reg_0(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .grp_fu_414_ce(grp_fu_414_ce),
        .grp_fu_430_ce(grp_fu_430_ce),
        .grp_fu_441_ce(grp_fu_441_ce),
        .grp_fu_450_ce(grp_fu_450_ce),
        .grp_fu_466_ce(grp_fu_466_ce),
        .\icmp_ln16_reg_672_pp0_iter1_reg_reg[0] (\icmp_ln16_reg_672_pp0_iter1_reg_reg[0] ),
        .\icmp_ln16_reg_672_reg[0] (\icmp_ln16_reg_672_reg[0] ),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .reg_2900(reg_2900),
        .\usedw_reg[0]_0 (\usedw_reg[0] ),
        .\usedw_reg[5]_0 (\usedw_reg[5] ),
        .\usedw_reg[6]_0 (\usedw_reg[6] ),
        .\usedw_reg[7]_0 (\usedw_reg[7] ));
  FDRE \bus_equal_gen.WLAST_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_7 ),
        .Q(m_axi_gmem_WLAST),
        .R(SR));
  FDRE \bus_equal_gen.WVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_21),
        .Q(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_65),
        .Q(m_axi_gmem_WDATA[0]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_55),
        .Q(m_axi_gmem_WDATA[10]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_54),
        .Q(m_axi_gmem_WDATA[11]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_53),
        .Q(m_axi_gmem_WDATA[12]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_52),
        .Q(m_axi_gmem_WDATA[13]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_51),
        .Q(m_axi_gmem_WDATA[14]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_50),
        .Q(m_axi_gmem_WDATA[15]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_49),
        .Q(m_axi_gmem_WDATA[16]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_48),
        .Q(m_axi_gmem_WDATA[17]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_47),
        .Q(m_axi_gmem_WDATA[18]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_46),
        .Q(m_axi_gmem_WDATA[19]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_64),
        .Q(m_axi_gmem_WDATA[1]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_45),
        .Q(m_axi_gmem_WDATA[20]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_44),
        .Q(m_axi_gmem_WDATA[21]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_43),
        .Q(m_axi_gmem_WDATA[22]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_42),
        .Q(m_axi_gmem_WDATA[23]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_41),
        .Q(m_axi_gmem_WDATA[24]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_40),
        .Q(m_axi_gmem_WDATA[25]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_39),
        .Q(m_axi_gmem_WDATA[26]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_38),
        .Q(m_axi_gmem_WDATA[27]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_37),
        .Q(m_axi_gmem_WDATA[28]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_36),
        .Q(m_axi_gmem_WDATA[29]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_63),
        .Q(m_axi_gmem_WDATA[2]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_35),
        .Q(m_axi_gmem_WDATA[30]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_34),
        .Q(m_axi_gmem_WDATA[31]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_62),
        .Q(m_axi_gmem_WDATA[3]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_61),
        .Q(m_axi_gmem_WDATA[4]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_60),
        .Q(m_axi_gmem_WDATA[5]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_59),
        .Q(m_axi_gmem_WDATA[6]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_58),
        .Q(m_axi_gmem_WDATA[7]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_57),
        .Q(m_axi_gmem_WDATA[8]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_56),
        .Q(m_axi_gmem_WDATA[9]),
        .R(1'b0));
  design_1_fir_n11_maxi_0_0_fir_n11_maxi_gmem_m_axi_fifo \bus_equal_gen.fifo_burst 
       (.Q(\bus_equal_gen.len_cnt_reg ),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(\bus_equal_gen.fifo_burst_n_8 ),
        .burst_valid(burst_valid),
        .\bus_equal_gen.WLAST_Dummy_reg (\bus_equal_gen.fifo_burst_n_7 ),
        .\bus_equal_gen.WLAST_Dummy_reg_0 (\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .\could_multi_bursts.awaddr_buf[31]_i_4 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\could_multi_bursts.awlen_buf[3]_i_2_0 ({sect_len_buf,\sect_len_buf_reg_n_0_[3] ,\sect_len_buf_reg_n_0_[2] ,\sect_len_buf_reg_n_0_[1] ,\sect_len_buf_reg_n_0_[0] }),
        .\could_multi_bursts.awlen_buf[3]_i_2_1 (\could_multi_bursts.loop_cnt_reg ),
        .data_valid(data_valid),
        .fifo_resp_ready(fifo_resp_ready),
        .full_n_reg_0(full_n_reg_0),
        .full_n_reg_1(invalid_len_event_reg2),
        .full_n_reg_2(\sect_cnt_reg[0]_0 ),
        .in(awlen_tmp),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .\sect_len_buf_reg[7] (\bus_equal_gen.fifo_burst_n_6 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_equal_gen.len_cnt[0]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[1]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [0]),
        .I1(\bus_equal_gen.len_cnt_reg [1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_equal_gen.len_cnt[2]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [2]),
        .I1(\bus_equal_gen.len_cnt_reg [1]),
        .I2(\bus_equal_gen.len_cnt_reg [0]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bus_equal_gen.len_cnt[3]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [3]),
        .I1(\bus_equal_gen.len_cnt_reg [0]),
        .I2(\bus_equal_gen.len_cnt_reg [1]),
        .I3(\bus_equal_gen.len_cnt_reg [2]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bus_equal_gen.len_cnt[4]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [4]),
        .I1(\bus_equal_gen.len_cnt_reg [2]),
        .I2(\bus_equal_gen.len_cnt_reg [1]),
        .I3(\bus_equal_gen.len_cnt_reg [0]),
        .I4(\bus_equal_gen.len_cnt_reg [3]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \bus_equal_gen.len_cnt[5]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [5]),
        .I1(\bus_equal_gen.len_cnt_reg [3]),
        .I2(\bus_equal_gen.len_cnt_reg [0]),
        .I3(\bus_equal_gen.len_cnt_reg [1]),
        .I4(\bus_equal_gen.len_cnt_reg [2]),
        .I5(\bus_equal_gen.len_cnt_reg [4]),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[6]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [6]),
        .I1(\bus_equal_gen.len_cnt[7]_i_3_n_0 ),
        .O(p_0_in__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_equal_gen.len_cnt[7]_i_2 
       (.I0(\bus_equal_gen.len_cnt_reg [7]),
        .I1(\bus_equal_gen.len_cnt[7]_i_3_n_0 ),
        .I2(\bus_equal_gen.len_cnt_reg [6]),
        .O(p_0_in__1[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_equal_gen.len_cnt[7]_i_3 
       (.I0(\bus_equal_gen.len_cnt_reg [5]),
        .I1(\bus_equal_gen.len_cnt_reg [3]),
        .I2(\bus_equal_gen.len_cnt_reg [0]),
        .I3(\bus_equal_gen.len_cnt_reg [1]),
        .I4(\bus_equal_gen.len_cnt_reg [2]),
        .I5(\bus_equal_gen.len_cnt_reg [4]),
        .O(\bus_equal_gen.len_cnt[7]_i_3_n_0 ));
  FDRE \bus_equal_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__1[0]),
        .Q(\bus_equal_gen.len_cnt_reg [0]),
        .R(\bus_equal_gen.fifo_burst_n_8 ));
  FDRE \bus_equal_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__1[1]),
        .Q(\bus_equal_gen.len_cnt_reg [1]),
        .R(\bus_equal_gen.fifo_burst_n_8 ));
  FDRE \bus_equal_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__1[2]),
        .Q(\bus_equal_gen.len_cnt_reg [2]),
        .R(\bus_equal_gen.fifo_burst_n_8 ));
  FDRE \bus_equal_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__1[3]),
        .Q(\bus_equal_gen.len_cnt_reg [3]),
        .R(\bus_equal_gen.fifo_burst_n_8 ));
  FDRE \bus_equal_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__1[4]),
        .Q(\bus_equal_gen.len_cnt_reg [4]),
        .R(\bus_equal_gen.fifo_burst_n_8 ));
  FDRE \bus_equal_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__1[5]),
        .Q(\bus_equal_gen.len_cnt_reg [5]),
        .R(\bus_equal_gen.fifo_burst_n_8 ));
  FDRE \bus_equal_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__1[6]),
        .Q(\bus_equal_gen.len_cnt_reg [6]),
        .R(\bus_equal_gen.fifo_burst_n_8 ));
  FDRE \bus_equal_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__1[7]),
        .Q(\bus_equal_gen.len_cnt_reg [7]),
        .R(\bus_equal_gen.fifo_burst_n_8 ));
  FDRE \bus_equal_gen.strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[0]),
        .Q(m_axi_gmem_WSTRB[0]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[1]),
        .Q(m_axi_gmem_WSTRB[1]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[2]),
        .Q(m_axi_gmem_WSTRB[2]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[3]),
        .Q(m_axi_gmem_WSTRB[3]),
        .R(SR));
  LUT5 #(
    .INIT(32'h0C440044)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(invalid_len_event_reg2),
        .I1(ap_rst_n),
        .I2(\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(AWVALID_Dummy),
        .O(\could_multi_bursts.AWVALID_Dummy_i_1_n_0 ));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.AWVALID_Dummy_i_1_n_0 ),
        .Q(AWVALID_Dummy),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[10] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[10]),
        .O(awaddr_tmp[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[11] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[11]),
        .O(awaddr_tmp[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[12]),
        .O(awaddr_tmp[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[13]),
        .O(awaddr_tmp[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[14]),
        .O(awaddr_tmp[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[15]),
        .O(awaddr_tmp[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[16]),
        .O(awaddr_tmp[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[17]),
        .O(awaddr_tmp[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[18]),
        .O(awaddr_tmp[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[19]),
        .O(awaddr_tmp[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[20]),
        .O(awaddr_tmp[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[21]),
        .O(awaddr_tmp[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[22]),
        .O(awaddr_tmp[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[23]),
        .O(awaddr_tmp[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[24]),
        .O(awaddr_tmp[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[25]),
        .O(awaddr_tmp[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[26]),
        .O(awaddr_tmp[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[27]),
        .O(awaddr_tmp[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[28]),
        .O(awaddr_tmp[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[29]),
        .O(awaddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[2]),
        .O(awaddr_tmp[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[30]),
        .O(awaddr_tmp[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[31]_i_3 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[31]),
        .O(awaddr_tmp[31]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.awaddr_buf[31]_i_5 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[3]),
        .O(awaddr_tmp[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[4] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[4]),
        .O(awaddr_tmp[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.awaddr_buf[4]_i_3 
       (.I0(m_axi_gmem_AWADDR[2]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[4]_i_4 
       (.I0(m_axi_gmem_AWADDR[1]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[4]_i_5 
       (.I0(m_axi_gmem_AWADDR[0]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[5] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[5]),
        .O(awaddr_tmp[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[6]),
        .O(awaddr_tmp[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[7] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[7]),
        .O(awaddr_tmp[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[8] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[8]),
        .O(awaddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(m_axi_gmem_AWADDR[4]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(m_axi_gmem_AWADDR[3]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[9] ),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .I2(data1[9]),
        .O(awaddr_tmp[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[10]),
        .Q(m_axi_gmem_AWADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[11]),
        .Q(m_axi_gmem_AWADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[12]),
        .Q(m_axi_gmem_AWADDR[10]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem_AWADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem_AWADDR[10:7]));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[13]),
        .Q(m_axi_gmem_AWADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[14]),
        .Q(m_axi_gmem_AWADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[15]),
        .Q(m_axi_gmem_AWADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[16]),
        .Q(m_axi_gmem_AWADDR[14]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem_AWADDR[14:11]));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[17]),
        .Q(m_axi_gmem_AWADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[18]),
        .Q(m_axi_gmem_AWADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[19]),
        .Q(m_axi_gmem_AWADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[20]),
        .Q(m_axi_gmem_AWADDR[18]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem_AWADDR[18:15]));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[21]),
        .Q(m_axi_gmem_AWADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[22]),
        .Q(m_axi_gmem_AWADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[23]),
        .Q(m_axi_gmem_AWADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[24]),
        .Q(m_axi_gmem_AWADDR[22]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem_AWADDR[22:19]));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[25]),
        .Q(m_axi_gmem_AWADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[26]),
        .Q(m_axi_gmem_AWADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[27]),
        .Q(m_axi_gmem_AWADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[28]),
        .Q(m_axi_gmem_AWADDR[26]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem_AWADDR[26:23]));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[29]),
        .Q(m_axi_gmem_AWADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[2]),
        .Q(m_axi_gmem_AWADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[30]),
        .Q(m_axi_gmem_AWADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[31]),
        .Q(m_axi_gmem_AWADDR[29]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[31]_i_6 
       (.CI(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_CO_UNCONNECTED [3:2],\could_multi_bursts.awaddr_buf_reg[31]_i_6_n_2 ,\could_multi_bursts.awaddr_buf_reg[31]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_O_UNCONNECTED [3],data1[31:29]}),
        .S({1'b0,m_axi_gmem_AWADDR[29:27]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[3]),
        .Q(m_axi_gmem_AWADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[4]),
        .Q(m_axi_gmem_AWADDR[2]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem_AWADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[4]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[4]_i_4_n_0 ,\could_multi_bursts.awaddr_buf[4]_i_5_n_0 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[5]),
        .Q(m_axi_gmem_AWADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[6]),
        .Q(m_axi_gmem_AWADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[7]),
        .Q(m_axi_gmem_AWADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[8]),
        .Q(m_axi_gmem_AWADDR[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem_AWADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem_AWADDR[6:5],\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_0 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awaddr_tmp[9]),
        .Q(m_axi_gmem_AWADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awlen_tmp[0]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awlen_tmp[1]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awlen_tmp[2]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(awlen_tmp[3]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFD5502AA0000)) 
    \could_multi_bursts.last_sect_buf_i_1 
       (.I0(wreq_handling_reg_n_0),
        .I1(\sect_cnt_reg[0]_0 ),
        .I2(\bus_equal_gen.fifo_burst_n_6 ),
        .I3(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I4(last_sect),
        .I5(\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .O(\could_multi_bursts.last_sect_buf_i_1_n_0 ));
  FDRE \could_multi_bursts.last_sect_buf_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.last_sect_buf_i_1_n_0 ),
        .Q(\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in__0[4]));
  LUT5 #(
    .INIT(32'h02AAFFFF)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(wreq_handling_reg_n_0),
        .I1(\sect_cnt_reg[0]_0 ),
        .I2(\bus_equal_gen.fifo_burst_n_6 ),
        .I3(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I4(ap_rst_n),
        .O(\could_multi_bursts.loop_cnt[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [5]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in__0[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(p_0_in__0[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(\could_multi_bursts.loop_cnt[5]_i_1__0_n_0 ));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(p_0_in__0[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(\could_multi_bursts.loop_cnt[5]_i_1__0_n_0 ));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(p_0_in__0[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(\could_multi_bursts.loop_cnt[5]_i_1__0_n_0 ));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(p_0_in__0[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(\could_multi_bursts.loop_cnt[5]_i_1__0_n_0 ));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(p_0_in__0[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(\could_multi_bursts.loop_cnt[5]_i_1__0_n_0 ));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .D(p_0_in__0[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(\could_multi_bursts.loop_cnt[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hEEEC)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I1(wreq_handling_reg_n_0),
        .I2(\sect_cnt_reg[0]_0 ),
        .I3(\bus_equal_gen.fifo_burst_n_6 ),
        .O(\could_multi_bursts.sect_handling_i_1_n_0 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_i_1_n_0 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[2]_i_1 
       (.I0(\start_addr_reg_n_0_[2] ),
        .I1(\align_len_reg_n_0_[2] ),
        .O(end_addr[2]));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_0_[9] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_0,end_addr_carry_n_1,end_addr_carry_n_2,end_addr_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[5] ,\start_addr_reg_n_0_[4] ,\start_addr_reg_n_0_[3] ,\start_addr_reg_n_0_[2] }),
        .O({end_addr[5:3],NLW_end_addr_carry_O_UNCONNECTED[0]}),
        .S({end_addr_carry_i_1_n_0,end_addr_carry_i_2_n_0,end_addr_carry_i_3_n_0,end_addr_carry_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_0),
        .CO({end_addr_carry__0_n_0,end_addr_carry__0_n_1,end_addr_carry__0_n_2,end_addr_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[9] ,\start_addr_reg_n_0_[8] ,\start_addr_reg_n_0_[7] ,\start_addr_reg_n_0_[6] }),
        .O(end_addr[9:6]),
        .S({end_addr_carry__0_i_1_n_0,end_addr_carry__0_i_2_n_0,end_addr_carry__0_i_3_n_0,end_addr_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1
       (.I0(\start_addr_reg_n_0_[9] ),
        .I1(\align_len_reg_n_0_[9] ),
        .O(end_addr_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2
       (.I0(\start_addr_reg_n_0_[8] ),
        .I1(\align_len_reg_n_0_[8] ),
        .O(end_addr_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3
       (.I0(\start_addr_reg_n_0_[7] ),
        .I1(\align_len_reg_n_0_[7] ),
        .O(end_addr_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4
       (.I0(\start_addr_reg_n_0_[6] ),
        .I1(\align_len_reg_n_0_[6] ),
        .O(end_addr_carry__0_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_0),
        .CO({end_addr_carry__1_n_0,end_addr_carry__1_n_1,end_addr_carry__1_n_2,end_addr_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] ,\start_addr_reg_n_0_[11] ,\start_addr_reg_n_0_[10] }),
        .O(end_addr[13:10]),
        .S({end_addr_carry__1_i_1_n_0,end_addr_carry__1_i_2_n_0,end_addr_carry__1_i_3_n_0,end_addr_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(\align_len_reg_n_0_[13] ),
        .O(end_addr_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(\align_len_reg_n_0_[12] ),
        .O(end_addr_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3
       (.I0(\start_addr_reg_n_0_[11] ),
        .I1(\align_len_reg_n_0_[11] ),
        .O(end_addr_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4
       (.I0(\start_addr_reg_n_0_[10] ),
        .I1(\align_len_reg_n_0_[10] ),
        .O(end_addr_carry__1_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_0),
        .CO({end_addr_carry__2_n_0,end_addr_carry__2_n_1,end_addr_carry__2_n_2,end_addr_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] }),
        .O(end_addr[17:14]),
        .S({end_addr_carry__2_i_1_n_0,end_addr_carry__2_i_2_n_0,end_addr_carry__2_i_3_n_0,end_addr_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(\align_len_reg_n_0_[17] ),
        .O(end_addr_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(\align_len_reg_n_0_[16] ),
        .O(end_addr_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(\align_len_reg_n_0_[15] ),
        .O(end_addr_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(\align_len_reg_n_0_[14] ),
        .O(end_addr_carry__2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_0),
        .CO({end_addr_carry__3_n_0,end_addr_carry__3_n_1,end_addr_carry__3_n_2,end_addr_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] }),
        .O(end_addr[21:18]),
        .S({end_addr_carry__3_i_1_n_0,end_addr_carry__3_i_2_n_0,end_addr_carry__3_i_3_n_0,end_addr_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(\align_len_reg_n_0_[21] ),
        .O(end_addr_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(\align_len_reg_n_0_[20] ),
        .O(end_addr_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(\align_len_reg_n_0_[19] ),
        .O(end_addr_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(\align_len_reg_n_0_[18] ),
        .O(end_addr_carry__3_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_0),
        .CO({end_addr_carry__4_n_0,end_addr_carry__4_n_1,end_addr_carry__4_n_2,end_addr_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] }),
        .O(end_addr[25:22]),
        .S({end_addr_carry__4_i_1_n_0,end_addr_carry__4_i_2_n_0,end_addr_carry__4_i_3_n_0,end_addr_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(\align_len_reg_n_0_[25] ),
        .O(end_addr_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(\align_len_reg_n_0_[24] ),
        .O(end_addr_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(\align_len_reg_n_0_[23] ),
        .O(end_addr_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(\align_len_reg_n_0_[22] ),
        .O(end_addr_carry__4_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_0),
        .CO({end_addr_carry__5_n_0,end_addr_carry__5_n_1,end_addr_carry__5_n_2,end_addr_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] }),
        .O(end_addr[29:26]),
        .S({end_addr_carry__5_i_1_n_0,end_addr_carry__5_i_2_n_0,end_addr_carry__5_i_3_n_0,end_addr_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(\align_len_reg_n_0_[29] ),
        .O(end_addr_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(\align_len_reg_n_0_[28] ),
        .O(end_addr_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(\align_len_reg_n_0_[27] ),
        .O(end_addr_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(\align_len_reg_n_0_[26] ),
        .O(end_addr_carry__5_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_0),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3:1],end_addr_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\start_addr_reg_n_0_[30] }),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3:2],end_addr[31:30]}),
        .S({1'b0,1'b0,end_addr_carry__6_i_1_n_0,end_addr_carry__6_i_2_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1
       (.I0(\align_len_reg_n_0_[31] ),
        .I1(\start_addr_reg_n_0_[31] ),
        .O(end_addr_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(end_addr_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1
       (.I0(\start_addr_reg_n_0_[5] ),
        .I1(\align_len_reg_n_0_[5] ),
        .O(end_addr_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2
       (.I0(\start_addr_reg_n_0_[4] ),
        .I1(\align_len_reg_n_0_[4] ),
        .O(end_addr_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3
       (.I0(\start_addr_reg_n_0_[3] ),
        .I1(\align_len_reg_n_0_[3] ),
        .O(end_addr_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4
       (.I0(\start_addr_reg_n_0_[2] ),
        .I1(\align_len_reg_n_0_[2] ),
        .O(end_addr_carry_i_4_n_0));
  design_1_fir_n11_maxi_0_0_fir_n11_maxi_gmem_m_axi_fifo__parameterized1 fifo_resp
       (.SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .fifo_resp_ready(fifo_resp_ready),
        .in(invalid_len_event_reg2),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .next_resp(next_resp),
        .next_resp0(next_resp0),
        .next_resp_reg(full_n_reg),
        .\pout_reg[0]_0 (\sect_cnt_reg[0]_0 ),
        .push(push),
        .\q_reg[0]_0 (\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .\q_reg[1]_0 (\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .\q_reg[1]_1 (\bus_equal_gen.fifo_burst_n_6 ));
  design_1_fir_n11_maxi_0_0_fir_n11_maxi_gmem_m_axi_fifo__parameterized2 fifo_resp_to_user
       (.SR(SR),
        .ap_NS_fsm({ap_NS_fsm[4],ap_NS_fsm[0]}),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .empty_n_reg_0(empty_n_reg),
        .empty_n_reg_1({empty_n_reg_0[13:12],empty_n_reg_0[0]}),
        .full_n_reg_0(full_n_reg),
        .push(push));
  design_1_fir_n11_maxi_0_0_fir_n11_maxi_gmem_m_axi_fifo__parameterized0 fifo_wreq
       (.CO(last_sect),
        .D({fifo_wreq_n_2,fifo_wreq_n_3,fifo_wreq_n_4,fifo_wreq_n_5,fifo_wreq_n_6,fifo_wreq_n_7,fifo_wreq_n_8,fifo_wreq_n_9,fifo_wreq_n_10,fifo_wreq_n_11,fifo_wreq_n_12,fifo_wreq_n_13,fifo_wreq_n_14,fifo_wreq_n_15,fifo_wreq_n_16,fifo_wreq_n_17,fifo_wreq_n_18,fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21}),
        .E(fifo_wreq_n_116),
        .Q(rs2f_wreq_valid),
        .S({fifo_wreq_n_83,fifo_wreq_n_84,fifo_wreq_n_85}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(fifo_wreq_n_118),
        .empty_n_reg_0(wreq_handling_reg_n_0),
        .empty_n_reg_1(\could_multi_bursts.sect_handling_reg_n_0 ),
        .empty_n_reg_2(\bus_equal_gen.fifo_burst_n_6 ),
        .\end_addr_buf_reg[31] ({fifo_wreq_n_113,fifo_wreq_n_114,fifo_wreq_n_115}),
        .fifo_wreq_valid(fifo_wreq_valid),
        .last_sect_carry__0({sect_cnt[19:12],sect_cnt[0]}),
        .last_sect_carry__0_0(p_0_in0_in[19:12]),
        .next_wreq(next_wreq),
        .\q_reg[34]_0 ({fifo_wreq_n_110,fifo_wreq_n_111,fifo_wreq_n_112}),
        .\q_reg[38]_0 ({fifo_wreq_n_106,fifo_wreq_n_107,fifo_wreq_n_108,fifo_wreq_n_109}),
        .\q_reg[41]_0 (fifo_wreq_n_23),
        .\q_reg[42]_0 ({fifo_wreq_n_102,fifo_wreq_n_103,fifo_wreq_n_104,fifo_wreq_n_105}),
        .\q_reg[46]_0 ({fifo_wreq_n_98,fifo_wreq_n_99,fifo_wreq_n_100,fifo_wreq_n_101}),
        .\q_reg[50]_0 ({fifo_wreq_n_94,fifo_wreq_n_95,fifo_wreq_n_96,fifo_wreq_n_97}),
        .\q_reg[54]_0 ({fifo_wreq_n_90,fifo_wreq_n_91,fifo_wreq_n_92,fifo_wreq_n_93}),
        .\q_reg[58]_0 ({fifo_wreq_n_86,fifo_wreq_n_87,fifo_wreq_n_88,fifo_wreq_n_89}),
        .\q_reg[60]_0 ({fifo_wreq_data,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66,fifo_wreq_n_67,fifo_wreq_n_68,fifo_wreq_n_69,fifo_wreq_n_70,fifo_wreq_n_71,fifo_wreq_n_72,fifo_wreq_n_73,fifo_wreq_n_74,fifo_wreq_n_75,fifo_wreq_n_76,fifo_wreq_n_77,fifo_wreq_n_78,fifo_wreq_n_79,fifo_wreq_n_80,fifo_wreq_n_81,fifo_wreq_n_82}),
        .\q_reg[62]_0 ({rs2f_wreq_data[62:32],rs2f_wreq_data[29:0]}),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (\sect_cnt_reg[0]_0 ),
        .\sect_cnt_reg[0]_0 (fifo_wreq_valid_buf_reg_n_0),
        .\sect_cnt_reg[19] ({\start_addr_reg_n_0_[31] ,\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] ,\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] ,\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] ,\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] ,\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] }),
        .wreq_handling_reg(fifo_wreq_n_117));
  FDRE fifo_wreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_valid),
        .Q(fifo_wreq_valid_buf_reg_n_0),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_0,first_sect_carry_i_2_n_0,first_sect_carry_i_3_n_0,first_sect_carry_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_2,first_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1_n_0,first_sect_carry__0_i_2_n_0,first_sect_carry__0_i_3_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1
       (.I0(start_addr_buf[31]),
        .I1(sect_cnt[19]),
        .I2(start_addr_buf[30]),
        .I3(sect_cnt[18]),
        .O(first_sect_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(sect_cnt[17]),
        .I1(start_addr_buf[29]),
        .I2(sect_cnt[15]),
        .I3(start_addr_buf[27]),
        .I4(start_addr_buf[28]),
        .I5(sect_cnt[16]),
        .O(first_sect_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(start_addr_buf[26]),
        .I1(sect_cnt[14]),
        .I2(sect_cnt[12]),
        .I3(start_addr_buf[24]),
        .I4(sect_cnt[13]),
        .I5(start_addr_buf[25]),
        .O(first_sect_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(start_addr_buf[23]),
        .I1(sect_cnt[11]),
        .I2(sect_cnt[10]),
        .I3(start_addr_buf[22]),
        .I4(sect_cnt[9]),
        .I5(start_addr_buf[21]),
        .O(first_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(sect_cnt[8]),
        .I1(start_addr_buf[20]),
        .I2(sect_cnt[6]),
        .I3(start_addr_buf[18]),
        .I4(start_addr_buf[19]),
        .I5(sect_cnt[7]),
        .O(first_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(start_addr_buf[17]),
        .I1(sect_cnt[5]),
        .I2(sect_cnt[3]),
        .I3(start_addr_buf[15]),
        .I4(sect_cnt[4]),
        .I5(start_addr_buf[16]),
        .O(first_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(start_addr_buf[14]),
        .I1(sect_cnt[2]),
        .I2(sect_cnt[0]),
        .I3(start_addr_buf[12]),
        .I4(sect_cnt[1]),
        .I5(start_addr_buf[13]),
        .O(first_sect_carry_i_4_n_0));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_23),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  LUT4 #(
    .INIT(16'h02AA)) 
    invalid_len_event_reg2_i_1
       (.I0(wreq_handling_reg_n_0),
        .I1(\sect_cnt_reg[0]_0 ),
        .I2(\bus_equal_gen.fifo_burst_n_6 ),
        .I3(\could_multi_bursts.sect_handling_reg_n_0 ),
        .O(last_sect_buf));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1_n_0,last_sect_carry_i_2_n_0,last_sect_carry_i_3_n_0,last_sect_carry_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_2,last_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_wreq_n_113,fifo_wreq_n_114,fifo_wreq_n_115}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(p_0_in0_in[11]),
        .I1(sect_cnt[11]),
        .I2(sect_cnt[9]),
        .I3(p_0_in0_in[9]),
        .I4(sect_cnt[10]),
        .I5(p_0_in0_in[10]),
        .O(last_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(sect_cnt[6]),
        .I1(p_0_in0_in[6]),
        .I2(sect_cnt[7]),
        .I3(p_0_in0_in[7]),
        .I4(p_0_in0_in[8]),
        .I5(sect_cnt[8]),
        .O(last_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(p_0_in0_in[5]),
        .I1(sect_cnt[5]),
        .I2(sect_cnt[4]),
        .I3(p_0_in0_in[4]),
        .I4(sect_cnt[3]),
        .I5(p_0_in0_in[3]),
        .O(last_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(p_0_in0_in[2]),
        .I1(sect_cnt[2]),
        .I2(sect_cnt[1]),
        .I3(p_0_in0_in[1]),
        .I4(sect_cnt[0]),
        .I5(p_0_in0_in[0]),
        .O(last_sect_carry_i_4_n_0));
  FDRE next_resp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_resp0),
        .Q(next_resp),
        .R(SR));
  design_1_fir_n11_maxi_0_0_fir_n11_maxi_gmem_m_axi_reg_slice rs_wreq
       (.E(E),
        .Q(rs2f_wreq_valid),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p1_reg[62]_0 ({rs2f_wreq_data[62:32],rs2f_wreq_data[29:0]}),
        .\data_p2_reg[29]_0 (\data_p2_reg[29] ),
        .\data_p2_reg[62]_0 (\data_p2_reg[62] ),
        .\data_p2_reg[62]_1 (\data_p2_reg[62]_0 ),
        .gmem_ARREADY(gmem_ARREADY),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .s_ready_t_reg_0(gmem_AWREADY),
        .s_ready_t_reg_1(empty_n_reg_0[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[10]),
        .O(sect_addr[10]));
  LUT6 #(
    .INIT(64'h000002AAFFFFFFFF)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(wreq_handling_reg_n_0),
        .I1(\sect_cnt_reg[0]_0 ),
        .I2(\bus_equal_gen.fifo_burst_n_6 ),
        .I3(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I4(first_sect),
        .I5(ap_rst_n),
        .O(\sect_addr_buf[11]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(start_addr_buf[11]),
        .O(sect_addr[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(start_addr_buf[12]),
        .I1(first_sect),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(start_addr_buf[13]),
        .I1(first_sect),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(start_addr_buf[14]),
        .I1(first_sect),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(start_addr_buf[15]),
        .I1(first_sect),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(start_addr_buf[16]),
        .I1(first_sect),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(start_addr_buf[17]),
        .I1(first_sect),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(start_addr_buf[18]),
        .I1(first_sect),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(start_addr_buf[19]),
        .I1(first_sect),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(start_addr_buf[20]),
        .I1(first_sect),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(start_addr_buf[21]),
        .I1(first_sect),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(start_addr_buf[22]),
        .I1(first_sect),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(start_addr_buf[23]),
        .I1(first_sect),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(start_addr_buf[24]),
        .I1(first_sect),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(start_addr_buf[25]),
        .I1(first_sect),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(start_addr_buf[26]),
        .I1(first_sect),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(start_addr_buf[27]),
        .I1(first_sect),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(start_addr_buf[28]),
        .I1(first_sect),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(start_addr_buf[29]),
        .I1(first_sect),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[2]),
        .O(sect_addr[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(start_addr_buf[30]),
        .I1(first_sect),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(start_addr_buf[31]),
        .I1(first_sect),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[3]),
        .O(sect_addr[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[4]),
        .O(sect_addr[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[5]),
        .O(sect_addr[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[6]),
        .O(sect_addr[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[7]),
        .O(sect_addr[7]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[8]),
        .O(sect_addr[8]));
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(start_addr_buf[9]),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_0_[10] ),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_0_[11] ),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_0_[2] ),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_0_[7] ),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_0_[8] ),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_0_[9] ),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(sect_cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S(sect_cnt[4:1]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S(sect_cnt[8:5]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S(sect_cnt[12:9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S(sect_cnt[16:13]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,sect_cnt[19:17]}));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_117),
        .D(fifo_wreq_n_21),
        .Q(sect_cnt[0]),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_117),
        .D(fifo_wreq_n_11),
        .Q(sect_cnt[10]),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_117),
        .D(fifo_wreq_n_10),
        .Q(sect_cnt[11]),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_117),
        .D(fifo_wreq_n_9),
        .Q(sect_cnt[12]),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_117),
        .D(fifo_wreq_n_8),
        .Q(sect_cnt[13]),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_117),
        .D(fifo_wreq_n_7),
        .Q(sect_cnt[14]),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_117),
        .D(fifo_wreq_n_6),
        .Q(sect_cnt[15]),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_117),
        .D(fifo_wreq_n_5),
        .Q(sect_cnt[16]),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_117),
        .D(fifo_wreq_n_4),
        .Q(sect_cnt[17]),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_117),
        .D(fifo_wreq_n_3),
        .Q(sect_cnt[18]),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_117),
        .D(fifo_wreq_n_2),
        .Q(sect_cnt[19]),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_117),
        .D(fifo_wreq_n_20),
        .Q(sect_cnt[1]),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_117),
        .D(fifo_wreq_n_19),
        .Q(sect_cnt[2]),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_117),
        .D(fifo_wreq_n_18),
        .Q(sect_cnt[3]),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_117),
        .D(fifo_wreq_n_17),
        .Q(sect_cnt[4]),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_117),
        .D(fifo_wreq_n_16),
        .Q(sect_cnt[5]),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_117),
        .D(fifo_wreq_n_15),
        .Q(sect_cnt[6]),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_117),
        .D(fifo_wreq_n_14),
        .Q(sect_cnt[7]),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_117),
        .D(fifo_wreq_n_13),
        .Q(sect_cnt[8]),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_117),
        .D(fifo_wreq_n_12),
        .Q(sect_cnt[9]),
        .R(SR));
  LUT5 #(
    .INIT(32'hCC0FAAFF)) 
    \sect_len_buf[0]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[2] ),
        .I1(beat_len_buf[0]),
        .I2(start_addr_buf[2]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[1]_i_1 
       (.I0(start_addr_buf[3]),
        .I1(\end_addr_buf_reg_n_0_[3] ),
        .I2(beat_len_buf[1]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCC0FAAFF)) 
    \sect_len_buf[2]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[4] ),
        .I1(beat_len_buf[2]),
        .I2(start_addr_buf[4]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCC0FAAFF)) 
    \sect_len_buf[3]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[5] ),
        .I1(beat_len_buf[3]),
        .I2(start_addr_buf[5]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[4]_i_1 
       (.I0(start_addr_buf[6]),
        .I1(\end_addr_buf_reg_n_0_[6] ),
        .I2(beat_len_buf[4]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[5]_i_1 
       (.I0(start_addr_buf[7]),
        .I1(\end_addr_buf_reg_n_0_[7] ),
        .I2(beat_len_buf[5]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA0FCCFF)) 
    \sect_len_buf[6]_i_1 
       (.I0(beat_len_buf[6]),
        .I1(\end_addr_buf_reg_n_0_[8] ),
        .I2(start_addr_buf[8]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[7]_i_1 
       (.I0(start_addr_buf[9]),
        .I1(\end_addr_buf_reg_n_0_[9] ),
        .I2(beat_len_buf[7]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[8]_i_1 
       (.I0(start_addr_buf[10]),
        .I1(\end_addr_buf_reg_n_0_[10] ),
        .I2(beat_len_buf[8]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h02AA)) 
    \sect_len_buf[9]_i_1__0 
       (.I0(wreq_handling_reg_n_0),
        .I1(\sect_cnt_reg[0]_0 ),
        .I2(\bus_equal_gen.fifo_burst_n_6 ),
        .I3(\could_multi_bursts.sect_handling_reg_n_0 ),
        .O(\sect_len_buf[9]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[9]_i_2 
       (.I0(start_addr_buf[11]),
        .I1(\end_addr_buf_reg_n_0_[11] ),
        .I2(beat_len_buf[9]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[9]_i_2_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(\sect_len_buf[9]_i_1__0_n_0 ),
        .D(\sect_len_buf[0]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(\sect_len_buf[9]_i_1__0_n_0 ),
        .D(\sect_len_buf[1]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(\sect_len_buf[9]_i_1__0_n_0 ),
        .D(\sect_len_buf[2]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(\sect_len_buf[9]_i_1__0_n_0 ),
        .D(\sect_len_buf[3]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(\sect_len_buf[9]_i_1__0_n_0 ),
        .D(\sect_len_buf[4]_i_1_n_0 ),
        .Q(sect_len_buf[4]),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(\sect_len_buf[9]_i_1__0_n_0 ),
        .D(\sect_len_buf[5]_i_1_n_0 ),
        .Q(sect_len_buf[5]),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(\sect_len_buf[9]_i_1__0_n_0 ),
        .D(\sect_len_buf[6]_i_1_n_0 ),
        .Q(sect_len_buf[6]),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(\sect_len_buf[9]_i_1__0_n_0 ),
        .D(\sect_len_buf[7]_i_1_n_0 ),
        .Q(sect_len_buf[7]),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(\sect_len_buf[9]_i_1__0_n_0 ),
        .D(\sect_len_buf[8]_i_1_n_0 ),
        .Q(sect_len_buf[8]),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(\sect_len_buf[9]_i_1__0_n_0 ),
        .D(\sect_len_buf[9]_i_2_n_0 ),
        .Q(sect_len_buf[9]),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[10] ),
        .Q(start_addr_buf[10]),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[11] ),
        .Q(start_addr_buf[11]),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[12] ),
        .Q(start_addr_buf[12]),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[13] ),
        .Q(start_addr_buf[13]),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[14] ),
        .Q(start_addr_buf[14]),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[15] ),
        .Q(start_addr_buf[15]),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[16] ),
        .Q(start_addr_buf[16]),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[17] ),
        .Q(start_addr_buf[17]),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[18] ),
        .Q(start_addr_buf[18]),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[19] ),
        .Q(start_addr_buf[19]),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[20] ),
        .Q(start_addr_buf[20]),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[21] ),
        .Q(start_addr_buf[21]),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[22] ),
        .Q(start_addr_buf[22]),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[23] ),
        .Q(start_addr_buf[23]),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[24] ),
        .Q(start_addr_buf[24]),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[25] ),
        .Q(start_addr_buf[25]),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[26] ),
        .Q(start_addr_buf[26]),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[27] ),
        .Q(start_addr_buf[27]),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[28] ),
        .Q(start_addr_buf[28]),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[29] ),
        .Q(start_addr_buf[29]),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[2] ),
        .Q(start_addr_buf[2]),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[30] ),
        .Q(start_addr_buf[30]),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[31] ),
        .Q(start_addr_buf[31]),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[3] ),
        .Q(start_addr_buf[3]),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[4] ),
        .Q(start_addr_buf[4]),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[5] ),
        .Q(start_addr_buf[5]),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[6] ),
        .Q(start_addr_buf[6]),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[7] ),
        .Q(start_addr_buf[7]),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[8] ),
        .Q(start_addr_buf[8]),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[9] ),
        .Q(start_addr_buf[9]),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(fifo_wreq_n_74),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(fifo_wreq_n_73),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(fifo_wreq_n_72),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(fifo_wreq_n_71),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(fifo_wreq_n_70),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(fifo_wreq_n_69),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(fifo_wreq_n_68),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(fifo_wreq_n_67),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(fifo_wreq_n_66),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(fifo_wreq_n_65),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(fifo_wreq_n_64),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(fifo_wreq_n_63),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(fifo_wreq_n_62),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(fifo_wreq_n_61),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(fifo_wreq_n_60),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(fifo_wreq_n_59),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(fifo_wreq_n_58),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(fifo_wreq_n_57),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(fifo_wreq_n_56),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(fifo_wreq_n_55),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(fifo_wreq_n_82),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(fifo_wreq_n_54),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(fifo_wreq_n_53),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(fifo_wreq_n_81),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(fifo_wreq_n_80),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(fifo_wreq_n_79),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(fifo_wreq_n_78),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(fifo_wreq_n_77),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(fifo_wreq_n_76),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_116),
        .D(fifo_wreq_n_75),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
  LUT3 #(
    .INIT(8'h8B)) 
    \throttl_cnt[0]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I1(\could_multi_bursts.awlen_buf_reg[1]_0 ),
        .I2(\throttl_cnt_reg[1] [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hB88B)) 
    \throttl_cnt[1]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I1(\could_multi_bursts.awlen_buf_reg[1]_0 ),
        .I2(\throttl_cnt_reg[1] [0]),
        .I3(\throttl_cnt_reg[1] [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFF80)) 
    \throttl_cnt[7]_i_1 
       (.I0(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I1(m_axi_gmem_WREADY),
        .I2(\throttl_cnt_reg[7] ),
        .I3(\could_multi_bursts.awlen_buf_reg[1]_0 ),
        .O(\bus_equal_gen.WVALID_Dummy_reg_1 ));
  LUT6 #(
    .INIT(64'hFFFE000000000000)) 
    \throttl_cnt[7]_i_4 
       (.I0(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I4(AWVALID_Dummy),
        .I5(\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .O(\could_multi_bursts.awlen_buf_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFA800FFFFAAAA)) 
    wreq_handling_i_1
       (.I0(wreq_handling_reg_n_0),
        .I1(\sect_cnt_reg[0]_0 ),
        .I2(\bus_equal_gen.fifo_burst_n_6 ),
        .I3(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I4(fifo_wreq_valid_buf_reg_n_0),
        .I5(last_sect),
        .O(wreq_handling_i_1_n_0));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(wreq_handling_i_1_n_0),
        .Q(wreq_handling_reg_n_0),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "fir_n11_maxi_mul_bkb" *) 
module design_1_fir_n11_maxi_0_0_fir_n11_maxi_mul_bkb
   (E,
    D,
    reg_2820,
    ap_clk,
    an32Coef_q0,
    Q,
    buff2_reg,
    buff2_reg_0,
    buff0_reg,
    buff0_reg_0,
    ap_enable_reg_pp0_iter0);
  output [0:0]E;
  output [31:0]D;
  input reg_2820;
  input ap_clk;
  input [31:0]an32Coef_q0;
  input [16:0]Q;
  input [14:0]buff2_reg;
  input [16:0]buff2_reg_0;
  input [4:0]buff0_reg;
  input buff0_reg_0;
  input ap_enable_reg_pp0_iter0;

  wire [31:0]D;
  wire [0:0]E;
  wire [16:0]Q;
  wire [31:0]an32Coef_q0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [4:0]buff0_reg;
  wire buff0_reg_0;
  wire [14:0]buff2_reg;
  wire [16:0]buff2_reg_0;
  wire reg_2820;

  design_1_fir_n11_maxi_0_0_fir_n11_maxi_mul_bkb_MulnS_0_19 fir_n11_maxi_mul_bkb_MulnS_0_U
       (.D(D),
        .E(E),
        .Q(Q),
        .an32Coef_q0(an32Coef_q0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff0_reg_0(buff0_reg),
        .buff0_reg_1(buff0_reg_0),
        .buff2_reg_0(buff2_reg),
        .buff2_reg_1(buff2_reg_0),
        .reg_2820(reg_2820));
endmodule

(* ORIG_REF_NAME = "fir_n11_maxi_mul_bkb" *) 
module design_1_fir_n11_maxi_0_0_fir_n11_maxi_mul_bkb_0
   (D,
    an32ShiftReg_40,
    grp_fu_518_ce,
    reg_2980,
    ap_clk,
    an32Coef_q0,
    Q,
    buff2_reg,
    buff2_reg_0);
  output [31:0]D;
  input an32ShiftReg_40;
  input grp_fu_518_ce;
  input reg_2980;
  input ap_clk;
  input [31:0]an32Coef_q0;
  input [16:0]Q;
  input [14:0]buff2_reg;
  input [16:0]buff2_reg_0;

  wire [31:0]D;
  wire [16:0]Q;
  wire [31:0]an32Coef_q0;
  wire an32ShiftReg_40;
  wire ap_clk;
  wire [14:0]buff2_reg;
  wire [16:0]buff2_reg_0;
  wire grp_fu_518_ce;
  wire reg_2980;

  design_1_fir_n11_maxi_0_0_fir_n11_maxi_mul_bkb_MulnS_0_18 fir_n11_maxi_mul_bkb_MulnS_0_U
       (.D(D),
        .Q(Q),
        .an32Coef_q0(an32Coef_q0),
        .an32ShiftReg_40(an32ShiftReg_40),
        .ap_clk(ap_clk),
        .buff2_reg_0(buff2_reg),
        .buff2_reg_1(buff2_reg_0),
        .grp_fu_518_ce(grp_fu_518_ce),
        .reg_2980(reg_2980));
endmodule

(* ORIG_REF_NAME = "fir_n11_maxi_mul_bkb" *) 
module design_1_fir_n11_maxi_0_0_fir_n11_maxi_mul_bkb_1
   (ap_phi_mux_n32XferCnt_0_phi_fu_275_p41,
    D,
    an32ShiftReg_40,
    grp_fu_543_ce,
    ap_clk,
    an32Coef_q0,
    Q,
    buff2_reg,
    buff2_reg_0,
    buff1_reg,
    buff1_reg_0,
    buff1_reg_1);
  output ap_phi_mux_n32XferCnt_0_phi_fu_275_p41;
  output [31:0]D;
  input an32ShiftReg_40;
  input grp_fu_543_ce;
  input ap_clk;
  input [31:0]an32Coef_q0;
  input [16:0]Q;
  input [14:0]buff2_reg;
  input [16:0]buff2_reg_0;
  input buff1_reg;
  input buff1_reg_0;
  input [0:0]buff1_reg_1;

  wire [31:0]D;
  wire [16:0]Q;
  wire [31:0]an32Coef_q0;
  wire an32ShiftReg_40;
  wire ap_clk;
  wire ap_phi_mux_n32XferCnt_0_phi_fu_275_p41;
  wire buff1_reg;
  wire buff1_reg_0;
  wire [0:0]buff1_reg_1;
  wire [14:0]buff2_reg;
  wire [16:0]buff2_reg_0;
  wire grp_fu_543_ce;

  design_1_fir_n11_maxi_0_0_fir_n11_maxi_mul_bkb_MulnS_0_17 fir_n11_maxi_mul_bkb_MulnS_0_U
       (.D(D),
        .Q(Q),
        .an32Coef_q0(an32Coef_q0),
        .an32ShiftReg_40(an32ShiftReg_40),
        .ap_clk(ap_clk),
        .ap_phi_mux_n32XferCnt_0_phi_fu_275_p41(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .buff1_reg_0(buff1_reg),
        .buff1_reg_1(buff1_reg_0),
        .buff1_reg_2(buff1_reg_1),
        .buff2_reg_0(buff2_reg),
        .buff2_reg_1(buff2_reg_0),
        .grp_fu_543_ce(grp_fu_543_ce));
endmodule

(* ORIG_REF_NAME = "fir_n11_maxi_mul_bkb" *) 
module design_1_fir_n11_maxi_0_0_fir_n11_maxi_mul_bkb_2
   (E,
    grp_fu_398_ce,
    reg_2860,
    D,
    ap_clk,
    an32Coef_q0,
    Q,
    buff2_reg,
    buff2_reg_0,
    buff1_reg,
    ap_enable_reg_pp0_iter0,
    buff0_reg);
  output [0:0]E;
  output grp_fu_398_ce;
  output reg_2860;
  output [31:0]D;
  input ap_clk;
  input [31:0]an32Coef_q0;
  input [16:0]Q;
  input [14:0]buff2_reg;
  input [16:0]buff2_reg_0;
  input buff1_reg;
  input ap_enable_reg_pp0_iter0;
  input [5:0]buff0_reg;

  wire [31:0]D;
  wire [0:0]E;
  wire [16:0]Q;
  wire [31:0]an32Coef_q0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [5:0]buff0_reg;
  wire buff1_reg;
  wire [14:0]buff2_reg;
  wire [16:0]buff2_reg_0;
  wire grp_fu_398_ce;
  wire reg_2860;

  design_1_fir_n11_maxi_0_0_fir_n11_maxi_mul_bkb_MulnS_0_16 fir_n11_maxi_mul_bkb_MulnS_0_U
       (.D(D),
        .E(E),
        .Q(Q),
        .an32Coef_q0(an32Coef_q0),
        .\ap_CS_fsm_reg[13] (grp_fu_398_ce),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff0_reg_0(buff0_reg),
        .buff1_reg_0(buff1_reg),
        .buff2_reg_0(buff2_reg),
        .buff2_reg_1(buff2_reg_0),
        .reg_2860(reg_2860));
endmodule

(* ORIG_REF_NAME = "fir_n11_maxi_mul_bkb" *) 
module design_1_fir_n11_maxi_0_0_fir_n11_maxi_mul_bkb_3
   (E,
    D,
    grp_fu_414_ce,
    reg_2900,
    ap_clk,
    an32Coef_q0,
    Q,
    buff2_reg,
    buff2_reg_0,
    buff0_reg,
    ap_enable_reg_pp0_iter0,
    buff0_reg_0);
  output [0:0]E;
  output [31:0]D;
  input grp_fu_414_ce;
  input reg_2900;
  input ap_clk;
  input [31:0]an32Coef_q0;
  input [16:0]Q;
  input [14:0]buff2_reg;
  input [16:0]buff2_reg_0;
  input buff0_reg;
  input ap_enable_reg_pp0_iter0;
  input [0:0]buff0_reg_0;

  wire [31:0]D;
  wire [0:0]E;
  wire [16:0]Q;
  wire [31:0]an32Coef_q0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire buff0_reg;
  wire [0:0]buff0_reg_0;
  wire [14:0]buff2_reg;
  wire [16:0]buff2_reg_0;
  wire grp_fu_414_ce;
  wire reg_2900;

  design_1_fir_n11_maxi_0_0_fir_n11_maxi_mul_bkb_MulnS_0_15 fir_n11_maxi_mul_bkb_MulnS_0_U
       (.D(D),
        .E(E),
        .Q(Q),
        .an32Coef_q0(an32Coef_q0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff0_reg_0(buff0_reg),
        .buff0_reg_1(buff0_reg_0),
        .buff2_reg_0(buff2_reg),
        .buff2_reg_1(buff2_reg_0),
        .grp_fu_414_ce(grp_fu_414_ce),
        .reg_2900(reg_2900));
endmodule

(* ORIG_REF_NAME = "fir_n11_maxi_mul_bkb" *) 
module design_1_fir_n11_maxi_0_0_fir_n11_maxi_mul_bkb_4
   (reg_2940,
    D,
    E,
    grp_fu_430_ce,
    ap_clk,
    an32Coef_q0,
    Q,
    buff2_reg,
    buff2_reg_0,
    buff1_reg,
    ap_enable_reg_pp0_iter0,
    buff1_reg_0);
  output reg_2940;
  output [31:0]D;
  input [0:0]E;
  input grp_fu_430_ce;
  input ap_clk;
  input [31:0]an32Coef_q0;
  input [16:0]Q;
  input [14:0]buff2_reg;
  input [16:0]buff2_reg_0;
  input [1:0]buff1_reg;
  input ap_enable_reg_pp0_iter0;
  input buff1_reg_0;

  wire [31:0]D;
  wire [0:0]E;
  wire [16:0]Q;
  wire [31:0]an32Coef_q0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [1:0]buff1_reg;
  wire buff1_reg_0;
  wire [14:0]buff2_reg;
  wire [16:0]buff2_reg_0;
  wire grp_fu_430_ce;
  wire reg_2940;

  design_1_fir_n11_maxi_0_0_fir_n11_maxi_mul_bkb_MulnS_0_14 fir_n11_maxi_mul_bkb_MulnS_0_U
       (.D(D),
        .E(E),
        .Q(Q),
        .an32Coef_q0(an32Coef_q0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff1_reg_0(buff1_reg),
        .buff1_reg_1(buff1_reg_0),
        .buff2_reg_0(buff2_reg),
        .buff2_reg_1(buff2_reg_0),
        .grp_fu_430_ce(grp_fu_430_ce),
        .reg_2940(reg_2940));
endmodule

(* ORIG_REF_NAME = "fir_n11_maxi_mul_bkb" *) 
module design_1_fir_n11_maxi_0_0_fir_n11_maxi_mul_bkb_5
   (reg_2980,
    buff2_reg,
    E,
    grp_fu_441_ce,
    ap_clk,
    an32Coef_q0,
    D,
    Q,
    buff2_reg_0,
    buff1_reg,
    ap_enable_reg_pp0_iter0,
    buff1_reg_0);
  output reg_2980;
  output [31:0]buff2_reg;
  input [0:0]E;
  input grp_fu_441_ce;
  input ap_clk;
  input [31:0]an32Coef_q0;
  input [16:0]D;
  input [14:0]Q;
  input [16:0]buff2_reg_0;
  input [1:0]buff1_reg;
  input ap_enable_reg_pp0_iter0;
  input buff1_reg_0;

  wire [16:0]D;
  wire [0:0]E;
  wire [14:0]Q;
  wire [31:0]an32Coef_q0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [1:0]buff1_reg;
  wire buff1_reg_0;
  wire [31:0]buff2_reg;
  wire [16:0]buff2_reg_0;
  wire grp_fu_441_ce;
  wire reg_2980;

  design_1_fir_n11_maxi_0_0_fir_n11_maxi_mul_bkb_MulnS_0_13 fir_n11_maxi_mul_bkb_MulnS_0_U
       (.D(D),
        .E(E),
        .Q(Q),
        .an32Coef_q0(an32Coef_q0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff1_reg_0(buff1_reg),
        .buff1_reg_1(buff1_reg_0),
        .buff2_reg_0(buff2_reg),
        .buff2_reg_1(buff2_reg_0),
        .grp_fu_441_ce(grp_fu_441_ce),
        .reg_2980(reg_2980));
endmodule

(* ORIG_REF_NAME = "fir_n11_maxi_mul_bkb" *) 
module design_1_fir_n11_maxi_0_0_fir_n11_maxi_mul_bkb_6
   (D,
    E,
    grp_fu_450_ce,
    reg_2820,
    ap_clk,
    an32Coef_q0,
    Q,
    buff2_reg,
    buff2_reg_0);
  output [31:0]D;
  input [0:0]E;
  input grp_fu_450_ce;
  input reg_2820;
  input ap_clk;
  input [31:0]an32Coef_q0;
  input [16:0]Q;
  input [14:0]buff2_reg;
  input [16:0]buff2_reg_0;

  wire [31:0]D;
  wire [0:0]E;
  wire [16:0]Q;
  wire [31:0]an32Coef_q0;
  wire ap_clk;
  wire [14:0]buff2_reg;
  wire [16:0]buff2_reg_0;
  wire grp_fu_450_ce;
  wire reg_2820;

  design_1_fir_n11_maxi_0_0_fir_n11_maxi_mul_bkb_MulnS_0_12 fir_n11_maxi_mul_bkb_MulnS_0_U
       (.D(D),
        .E(E),
        .Q(Q),
        .an32Coef_q0(an32Coef_q0),
        .ap_clk(ap_clk),
        .buff2_reg_0(buff2_reg),
        .buff2_reg_1(buff2_reg_0),
        .grp_fu_450_ce(grp_fu_450_ce),
        .reg_2820(reg_2820));
endmodule

(* ORIG_REF_NAME = "fir_n11_maxi_mul_bkb" *) 
module design_1_fir_n11_maxi_0_0_fir_n11_maxi_mul_bkb_7
   (E,
    D,
    grp_fu_466_ce,
    buff1_reg,
    ap_clk,
    an32Coef_q0,
    Q,
    buff2_reg,
    buff2_reg_0,
    buff0_reg,
    buff0_reg_0,
    ap_enable_reg_pp0_iter0);
  output [0:0]E;
  output [31:0]D;
  input grp_fu_466_ce;
  input [0:0]buff1_reg;
  input ap_clk;
  input [31:0]an32Coef_q0;
  input [16:0]Q;
  input [14:0]buff2_reg;
  input [16:0]buff2_reg_0;
  input buff0_reg;
  input [0:0]buff0_reg_0;
  input ap_enable_reg_pp0_iter0;

  wire [31:0]D;
  wire [0:0]E;
  wire [16:0]Q;
  wire [31:0]an32Coef_q0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire buff0_reg;
  wire [0:0]buff0_reg_0;
  wire [0:0]buff1_reg;
  wire [14:0]buff2_reg;
  wire [16:0]buff2_reg_0;
  wire grp_fu_466_ce;

  design_1_fir_n11_maxi_0_0_fir_n11_maxi_mul_bkb_MulnS_0_11 fir_n11_maxi_mul_bkb_MulnS_0_U
       (.D(D),
        .E(E),
        .Q(Q),
        .an32Coef_q0(an32Coef_q0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff0_reg_0(buff0_reg),
        .buff0_reg_1(buff0_reg_0),
        .buff1_reg_0(buff1_reg),
        .buff2_reg_0(buff2_reg),
        .buff2_reg_1(buff2_reg_0),
        .grp_fu_466_ce(grp_fu_466_ce));
endmodule

(* ORIG_REF_NAME = "fir_n11_maxi_mul_bkb" *) 
module design_1_fir_n11_maxi_0_0_fir_n11_maxi_mul_bkb_8
   (E,
    D,
    grp_fu_486_ce,
    reg_2900,
    ap_clk,
    an32Coef_q0,
    Q,
    buff2_reg,
    buff2_reg_0,
    buff0_reg,
    buff0_reg_0,
    ap_enable_reg_pp0_iter0);
  output [0:0]E;
  output [31:0]D;
  input grp_fu_486_ce;
  input reg_2900;
  input ap_clk;
  input [31:0]an32Coef_q0;
  input [16:0]Q;
  input [14:0]buff2_reg;
  input [16:0]buff2_reg_0;
  input buff0_reg;
  input [0:0]buff0_reg_0;
  input ap_enable_reg_pp0_iter0;

  wire [31:0]D;
  wire [0:0]E;
  wire [16:0]Q;
  wire [31:0]an32Coef_q0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire buff0_reg;
  wire [0:0]buff0_reg_0;
  wire [14:0]buff2_reg;
  wire [16:0]buff2_reg_0;
  wire grp_fu_486_ce;
  wire reg_2900;

  design_1_fir_n11_maxi_0_0_fir_n11_maxi_mul_bkb_MulnS_0_10 fir_n11_maxi_mul_bkb_MulnS_0_U
       (.D(D),
        .E(E),
        .Q(Q),
        .an32Coef_q0(an32Coef_q0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .buff0_reg_0(buff0_reg),
        .buff0_reg_1(buff0_reg_0),
        .buff2_reg_0(buff2_reg),
        .buff2_reg_1(buff2_reg_0),
        .grp_fu_486_ce(grp_fu_486_ce),
        .reg_2900(reg_2900));
endmodule

(* ORIG_REF_NAME = "fir_n11_maxi_mul_bkb" *) 
module design_1_fir_n11_maxi_0_0_fir_n11_maxi_mul_bkb_9
   (D,
    E,
    grp_fu_502_ce,
    buff1_reg,
    ap_clk,
    an32Coef_q0,
    Q,
    buff2_reg,
    buff2_reg_0);
  output [31:0]D;
  input [0:0]E;
  input grp_fu_502_ce;
  input [0:0]buff1_reg;
  input ap_clk;
  input [31:0]an32Coef_q0;
  input [16:0]Q;
  input [14:0]buff2_reg;
  input [16:0]buff2_reg_0;

  wire [31:0]D;
  wire [0:0]E;
  wire [16:0]Q;
  wire [31:0]an32Coef_q0;
  wire ap_clk;
  wire [0:0]buff1_reg;
  wire [14:0]buff2_reg;
  wire [16:0]buff2_reg_0;
  wire grp_fu_502_ce;

  design_1_fir_n11_maxi_0_0_fir_n11_maxi_mul_bkb_MulnS_0 fir_n11_maxi_mul_bkb_MulnS_0_U
       (.D(D),
        .E(E),
        .Q(Q),
        .an32Coef_q0(an32Coef_q0),
        .ap_clk(ap_clk),
        .buff1_reg_0(buff1_reg),
        .buff2_reg_0(buff2_reg),
        .buff2_reg_1(buff2_reg_0),
        .grp_fu_502_ce(grp_fu_502_ce));
endmodule

(* ORIG_REF_NAME = "fir_n11_maxi_mul_bkb_MulnS_0" *) 
module design_1_fir_n11_maxi_0_0_fir_n11_maxi_mul_bkb_MulnS_0
   (D,
    E,
    grp_fu_502_ce,
    buff1_reg_0,
    ap_clk,
    an32Coef_q0,
    Q,
    buff2_reg_0,
    buff2_reg_1);
  output [31:0]D;
  input [0:0]E;
  input grp_fu_502_ce;
  input [0:0]buff1_reg_0;
  input ap_clk;
  input [31:0]an32Coef_q0;
  input [16:0]Q;
  input [14:0]buff2_reg_0;
  input [16:0]buff2_reg_1;

  wire [31:0]D;
  wire [0:0]E;
  wire [16:0]Q;
  wire [31:0]an32Coef_q0;
  wire ap_clk;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire [0:0]buff1_reg_0;
  wire \buff1_reg_n_0_[0] ;
  wire \buff1_reg_n_0_[10] ;
  wire \buff1_reg_n_0_[11] ;
  wire \buff1_reg_n_0_[12] ;
  wire \buff1_reg_n_0_[13] ;
  wire \buff1_reg_n_0_[14] ;
  wire \buff1_reg_n_0_[15] ;
  wire \buff1_reg_n_0_[16] ;
  wire \buff1_reg_n_0_[1] ;
  wire \buff1_reg_n_0_[2] ;
  wire \buff1_reg_n_0_[3] ;
  wire \buff1_reg_n_0_[4] ;
  wire \buff1_reg_n_0_[5] ;
  wire \buff1_reg_n_0_[6] ;
  wire \buff1_reg_n_0_[7] ;
  wire \buff1_reg_n_0_[8] ;
  wire \buff1_reg_n_0_[9] ;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire [14:0]buff2_reg_0;
  wire [16:0]buff2_reg_1;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire grp_fu_502_ce;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,an32Coef_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_502_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff1_reg_0),
        .CEB2(grp_fu_502_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_502_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({an32Coef_q0[31],an32Coef_q0[31],an32Coef_q0[31],an32Coef_q0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_502_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff1_reg_0),
        .CEB2(grp_fu_502_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_502_ce),
        .CEP(grp_fu_502_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_502_ce),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_502_ce),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_502_ce),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_502_ce),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_502_ce),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_502_ce),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_502_ce),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_502_ce),
        .D(buff0_reg_n_89),
        .Q(\buff1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_502_ce),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_502_ce),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_502_ce),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_502_ce),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_502_ce),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_502_ce),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_502_ce),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_502_ce),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_502_ce),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_0_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff2_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff2_reg_0[14],buff2_reg_0[14],buff2_reg_0[14],buff2_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_502_ce),
        .CEA2(grp_fu_502_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_502_ce),
        .CEB2(grp_fu_502_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_502_ce),
        .CEP(grp_fu_502_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,D[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_502_ce),
        .D(\buff1_reg_n_0_[0] ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_502_ce),
        .D(\buff1_reg_n_0_[10] ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_502_ce),
        .D(\buff1_reg_n_0_[11] ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_502_ce),
        .D(\buff1_reg_n_0_[12] ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_502_ce),
        .D(\buff1_reg_n_0_[13] ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_502_ce),
        .D(\buff1_reg_n_0_[14] ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_502_ce),
        .D(\buff1_reg_n_0_[15] ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_502_ce),
        .D(\buff1_reg_n_0_[16] ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_502_ce),
        .D(\buff1_reg_n_0_[1] ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_502_ce),
        .D(\buff1_reg_n_0_[2] ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_502_ce),
        .D(\buff1_reg_n_0_[3] ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_502_ce),
        .D(\buff1_reg_n_0_[4] ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_502_ce),
        .D(\buff1_reg_n_0_[5] ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_502_ce),
        .D(\buff1_reg_n_0_[6] ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_502_ce),
        .D(\buff1_reg_n_0_[7] ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_502_ce),
        .D(\buff1_reg_n_0_[8] ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_502_ce),
        .D(\buff1_reg_n_0_[9] ),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir_n11_maxi_mul_bkb_MulnS_0" *) 
module design_1_fir_n11_maxi_0_0_fir_n11_maxi_mul_bkb_MulnS_0_10
   (E,
    D,
    grp_fu_486_ce,
    reg_2900,
    ap_clk,
    an32Coef_q0,
    Q,
    buff2_reg_0,
    buff2_reg_1,
    buff0_reg_0,
    buff0_reg_1,
    ap_enable_reg_pp0_iter0);
  output [0:0]E;
  output [31:0]D;
  input grp_fu_486_ce;
  input reg_2900;
  input ap_clk;
  input [31:0]an32Coef_q0;
  input [16:0]Q;
  input [14:0]buff2_reg_0;
  input [16:0]buff2_reg_1;
  input buff0_reg_0;
  input [0:0]buff0_reg_1;
  input ap_enable_reg_pp0_iter0;

  wire [31:0]D;
  wire [0:0]E;
  wire [16:0]Q;
  wire [31:0]an32Coef_q0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire buff0_reg_0;
  wire [0:0]buff0_reg_1;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \buff1_reg_n_0_[0] ;
  wire \buff1_reg_n_0_[10] ;
  wire \buff1_reg_n_0_[11] ;
  wire \buff1_reg_n_0_[12] ;
  wire \buff1_reg_n_0_[13] ;
  wire \buff1_reg_n_0_[14] ;
  wire \buff1_reg_n_0_[15] ;
  wire \buff1_reg_n_0_[16] ;
  wire \buff1_reg_n_0_[1] ;
  wire \buff1_reg_n_0_[2] ;
  wire \buff1_reg_n_0_[3] ;
  wire \buff1_reg_n_0_[4] ;
  wire \buff1_reg_n_0_[5] ;
  wire \buff1_reg_n_0_[6] ;
  wire \buff1_reg_n_0_[7] ;
  wire \buff1_reg_n_0_[8] ;
  wire \buff1_reg_n_0_[9] ;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire [14:0]buff2_reg_0;
  wire [16:0]buff2_reg_1;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire grp_fu_486_ce;
  wire reg_2900;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'h40)) 
    \an32ShiftReg_7[31]_i_1 
       (.I0(buff0_reg_0),
        .I1(buff0_reg_1),
        .I2(ap_enable_reg_pp0_iter0),
        .O(E));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,an32Coef_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_486_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(reg_2900),
        .CEB2(grp_fu_486_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_486_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({an32Coef_q0[31],an32Coef_q0[31],an32Coef_q0[31],an32Coef_q0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_486_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(reg_2900),
        .CEB2(grp_fu_486_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_486_ce),
        .CEP(grp_fu_486_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_486_ce),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_486_ce),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_486_ce),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_486_ce),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_486_ce),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_486_ce),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_486_ce),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_486_ce),
        .D(buff0_reg_n_89),
        .Q(\buff1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_486_ce),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_486_ce),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_486_ce),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_486_ce),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_486_ce),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_486_ce),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_486_ce),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_486_ce),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_486_ce),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_0_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff2_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff2_reg_0[14],buff2_reg_0[14],buff2_reg_0[14],buff2_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_486_ce),
        .CEA2(grp_fu_486_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_486_ce),
        .CEB2(grp_fu_486_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_486_ce),
        .CEP(grp_fu_486_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,D[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_486_ce),
        .D(\buff1_reg_n_0_[0] ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_486_ce),
        .D(\buff1_reg_n_0_[10] ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_486_ce),
        .D(\buff1_reg_n_0_[11] ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_486_ce),
        .D(\buff1_reg_n_0_[12] ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_486_ce),
        .D(\buff1_reg_n_0_[13] ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_486_ce),
        .D(\buff1_reg_n_0_[14] ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_486_ce),
        .D(\buff1_reg_n_0_[15] ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_486_ce),
        .D(\buff1_reg_n_0_[16] ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_486_ce),
        .D(\buff1_reg_n_0_[1] ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_486_ce),
        .D(\buff1_reg_n_0_[2] ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_486_ce),
        .D(\buff1_reg_n_0_[3] ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_486_ce),
        .D(\buff1_reg_n_0_[4] ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_486_ce),
        .D(\buff1_reg_n_0_[5] ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_486_ce),
        .D(\buff1_reg_n_0_[6] ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_486_ce),
        .D(\buff1_reg_n_0_[7] ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_486_ce),
        .D(\buff1_reg_n_0_[8] ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_486_ce),
        .D(\buff1_reg_n_0_[9] ),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir_n11_maxi_mul_bkb_MulnS_0" *) 
module design_1_fir_n11_maxi_0_0_fir_n11_maxi_mul_bkb_MulnS_0_11
   (E,
    D,
    grp_fu_466_ce,
    buff1_reg_0,
    ap_clk,
    an32Coef_q0,
    Q,
    buff2_reg_0,
    buff2_reg_1,
    buff0_reg_0,
    buff0_reg_1,
    ap_enable_reg_pp0_iter0);
  output [0:0]E;
  output [31:0]D;
  input grp_fu_466_ce;
  input [0:0]buff1_reg_0;
  input ap_clk;
  input [31:0]an32Coef_q0;
  input [16:0]Q;
  input [14:0]buff2_reg_0;
  input [16:0]buff2_reg_1;
  input buff0_reg_0;
  input [0:0]buff0_reg_1;
  input ap_enable_reg_pp0_iter0;

  wire [31:0]D;
  wire [0:0]E;
  wire [16:0]Q;
  wire [31:0]an32Coef_q0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire buff0_reg_0;
  wire [0:0]buff0_reg_1;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire [0:0]buff1_reg_0;
  wire \buff1_reg_n_0_[0] ;
  wire \buff1_reg_n_0_[10] ;
  wire \buff1_reg_n_0_[11] ;
  wire \buff1_reg_n_0_[12] ;
  wire \buff1_reg_n_0_[13] ;
  wire \buff1_reg_n_0_[14] ;
  wire \buff1_reg_n_0_[15] ;
  wire \buff1_reg_n_0_[16] ;
  wire \buff1_reg_n_0_[1] ;
  wire \buff1_reg_n_0_[2] ;
  wire \buff1_reg_n_0_[3] ;
  wire \buff1_reg_n_0_[4] ;
  wire \buff1_reg_n_0_[5] ;
  wire \buff1_reg_n_0_[6] ;
  wire \buff1_reg_n_0_[7] ;
  wire \buff1_reg_n_0_[8] ;
  wire \buff1_reg_n_0_[9] ;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire [14:0]buff2_reg_0;
  wire [16:0]buff2_reg_1;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire grp_fu_466_ce;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,an32Coef_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_466_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff1_reg_0),
        .CEB2(grp_fu_466_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_466_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h40)) 
    buff0_reg_i_1__9
       (.I0(buff0_reg_0),
        .I1(buff0_reg_1),
        .I2(ap_enable_reg_pp0_iter0),
        .O(E));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({an32Coef_q0[31],an32Coef_q0[31],an32Coef_q0[31],an32Coef_q0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_466_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(buff1_reg_0),
        .CEB2(grp_fu_466_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_466_ce),
        .CEP(grp_fu_466_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_466_ce),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_466_ce),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_466_ce),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_466_ce),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_466_ce),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_466_ce),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_466_ce),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_466_ce),
        .D(buff0_reg_n_89),
        .Q(\buff1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_466_ce),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_466_ce),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_466_ce),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_466_ce),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_466_ce),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_466_ce),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_466_ce),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_466_ce),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_466_ce),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_0_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff2_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff2_reg_0[14],buff2_reg_0[14],buff2_reg_0[14],buff2_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_466_ce),
        .CEA2(grp_fu_466_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_466_ce),
        .CEB2(grp_fu_466_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_466_ce),
        .CEP(grp_fu_466_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,D[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_466_ce),
        .D(\buff1_reg_n_0_[0] ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_466_ce),
        .D(\buff1_reg_n_0_[10] ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_466_ce),
        .D(\buff1_reg_n_0_[11] ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_466_ce),
        .D(\buff1_reg_n_0_[12] ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_466_ce),
        .D(\buff1_reg_n_0_[13] ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_466_ce),
        .D(\buff1_reg_n_0_[14] ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_466_ce),
        .D(\buff1_reg_n_0_[15] ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_466_ce),
        .D(\buff1_reg_n_0_[16] ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_466_ce),
        .D(\buff1_reg_n_0_[1] ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_466_ce),
        .D(\buff1_reg_n_0_[2] ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_466_ce),
        .D(\buff1_reg_n_0_[3] ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_466_ce),
        .D(\buff1_reg_n_0_[4] ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_466_ce),
        .D(\buff1_reg_n_0_[5] ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_466_ce),
        .D(\buff1_reg_n_0_[6] ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_466_ce),
        .D(\buff1_reg_n_0_[7] ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_466_ce),
        .D(\buff1_reg_n_0_[8] ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_466_ce),
        .D(\buff1_reg_n_0_[9] ),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir_n11_maxi_mul_bkb_MulnS_0" *) 
module design_1_fir_n11_maxi_0_0_fir_n11_maxi_mul_bkb_MulnS_0_12
   (D,
    E,
    grp_fu_450_ce,
    reg_2820,
    ap_clk,
    an32Coef_q0,
    Q,
    buff2_reg_0,
    buff2_reg_1);
  output [31:0]D;
  input [0:0]E;
  input grp_fu_450_ce;
  input reg_2820;
  input ap_clk;
  input [31:0]an32Coef_q0;
  input [16:0]Q;
  input [14:0]buff2_reg_0;
  input [16:0]buff2_reg_1;

  wire [31:0]D;
  wire [0:0]E;
  wire [16:0]Q;
  wire [31:0]an32Coef_q0;
  wire ap_clk;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \buff1_reg_n_0_[0] ;
  wire \buff1_reg_n_0_[10] ;
  wire \buff1_reg_n_0_[11] ;
  wire \buff1_reg_n_0_[12] ;
  wire \buff1_reg_n_0_[13] ;
  wire \buff1_reg_n_0_[14] ;
  wire \buff1_reg_n_0_[15] ;
  wire \buff1_reg_n_0_[16] ;
  wire \buff1_reg_n_0_[1] ;
  wire \buff1_reg_n_0_[2] ;
  wire \buff1_reg_n_0_[3] ;
  wire \buff1_reg_n_0_[4] ;
  wire \buff1_reg_n_0_[5] ;
  wire \buff1_reg_n_0_[6] ;
  wire \buff1_reg_n_0_[7] ;
  wire \buff1_reg_n_0_[8] ;
  wire \buff1_reg_n_0_[9] ;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire [14:0]buff2_reg_0;
  wire [16:0]buff2_reg_1;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire grp_fu_450_ce;
  wire reg_2820;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,an32Coef_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_450_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(reg_2820),
        .CEB2(grp_fu_450_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_450_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({an32Coef_q0[31],an32Coef_q0[31],an32Coef_q0[31],an32Coef_q0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_450_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(reg_2820),
        .CEB2(grp_fu_450_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_450_ce),
        .CEP(grp_fu_450_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_450_ce),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_450_ce),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_450_ce),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_450_ce),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_450_ce),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_450_ce),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_450_ce),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_450_ce),
        .D(buff0_reg_n_89),
        .Q(\buff1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_450_ce),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_450_ce),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_450_ce),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_450_ce),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_450_ce),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_450_ce),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_450_ce),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_450_ce),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_450_ce),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_0_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff2_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff2_reg_0[14],buff2_reg_0[14],buff2_reg_0[14],buff2_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_450_ce),
        .CEA2(grp_fu_450_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_450_ce),
        .CEB2(grp_fu_450_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_450_ce),
        .CEP(grp_fu_450_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,D[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_450_ce),
        .D(\buff1_reg_n_0_[0] ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_450_ce),
        .D(\buff1_reg_n_0_[10] ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_450_ce),
        .D(\buff1_reg_n_0_[11] ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_450_ce),
        .D(\buff1_reg_n_0_[12] ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_450_ce),
        .D(\buff1_reg_n_0_[13] ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_450_ce),
        .D(\buff1_reg_n_0_[14] ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_450_ce),
        .D(\buff1_reg_n_0_[15] ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_450_ce),
        .D(\buff1_reg_n_0_[16] ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_450_ce),
        .D(\buff1_reg_n_0_[1] ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_450_ce),
        .D(\buff1_reg_n_0_[2] ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_450_ce),
        .D(\buff1_reg_n_0_[3] ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_450_ce),
        .D(\buff1_reg_n_0_[4] ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_450_ce),
        .D(\buff1_reg_n_0_[5] ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_450_ce),
        .D(\buff1_reg_n_0_[6] ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_450_ce),
        .D(\buff1_reg_n_0_[7] ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_450_ce),
        .D(\buff1_reg_n_0_[8] ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_450_ce),
        .D(\buff1_reg_n_0_[9] ),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir_n11_maxi_mul_bkb_MulnS_0" *) 
module design_1_fir_n11_maxi_0_0_fir_n11_maxi_mul_bkb_MulnS_0_13
   (reg_2980,
    buff2_reg_0,
    E,
    grp_fu_441_ce,
    ap_clk,
    an32Coef_q0,
    D,
    Q,
    buff2_reg_1,
    buff1_reg_0,
    ap_enable_reg_pp0_iter0,
    buff1_reg_1);
  output reg_2980;
  output [31:0]buff2_reg_0;
  input [0:0]E;
  input grp_fu_441_ce;
  input ap_clk;
  input [31:0]an32Coef_q0;
  input [16:0]D;
  input [14:0]Q;
  input [16:0]buff2_reg_1;
  input [1:0]buff1_reg_0;
  input ap_enable_reg_pp0_iter0;
  input buff1_reg_1;

  wire [16:0]D;
  wire [0:0]E;
  wire [14:0]Q;
  wire [31:0]an32Coef_q0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire [1:0]buff1_reg_0;
  wire buff1_reg_1;
  wire \buff1_reg_n_0_[0] ;
  wire \buff1_reg_n_0_[10] ;
  wire \buff1_reg_n_0_[11] ;
  wire \buff1_reg_n_0_[12] ;
  wire \buff1_reg_n_0_[13] ;
  wire \buff1_reg_n_0_[14] ;
  wire \buff1_reg_n_0_[15] ;
  wire \buff1_reg_n_0_[16] ;
  wire \buff1_reg_n_0_[1] ;
  wire \buff1_reg_n_0_[2] ;
  wire \buff1_reg_n_0_[3] ;
  wire \buff1_reg_n_0_[4] ;
  wire \buff1_reg_n_0_[5] ;
  wire \buff1_reg_n_0_[6] ;
  wire \buff1_reg_n_0_[7] ;
  wire \buff1_reg_n_0_[8] ;
  wire \buff1_reg_n_0_[9] ;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire [31:0]buff2_reg_0;
  wire [16:0]buff2_reg_1;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire grp_fu_441_ce;
  wire reg_2980;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,an32Coef_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_441_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(reg_2980),
        .CEB2(grp_fu_441_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_441_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'h00E0)) 
    buff0_reg_i_2__2
       (.I0(buff1_reg_0[1]),
        .I1(buff1_reg_0[0]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(buff1_reg_1),
        .O(reg_2980));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({an32Coef_q0[31],an32Coef_q0[31],an32Coef_q0[31],an32Coef_q0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_441_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(reg_2980),
        .CEB2(grp_fu_441_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_441_ce),
        .CEP(grp_fu_441_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_441_ce),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_441_ce),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_441_ce),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_441_ce),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_441_ce),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_441_ce),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_441_ce),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_441_ce),
        .D(buff0_reg_n_89),
        .Q(\buff1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_441_ce),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_441_ce),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_441_ce),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_441_ce),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_441_ce),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_441_ce),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_441_ce),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_441_ce),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_441_ce),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_0_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff2_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[14],Q[14],Q[14],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_441_ce),
        .CEA2(grp_fu_441_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_441_ce),
        .CEB2(grp_fu_441_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_441_ce),
        .CEP(grp_fu_441_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_0[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_441_ce),
        .D(\buff1_reg_n_0_[0] ),
        .Q(buff2_reg_0[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_441_ce),
        .D(\buff1_reg_n_0_[10] ),
        .Q(buff2_reg_0[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_441_ce),
        .D(\buff1_reg_n_0_[11] ),
        .Q(buff2_reg_0[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_441_ce),
        .D(\buff1_reg_n_0_[12] ),
        .Q(buff2_reg_0[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_441_ce),
        .D(\buff1_reg_n_0_[13] ),
        .Q(buff2_reg_0[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_441_ce),
        .D(\buff1_reg_n_0_[14] ),
        .Q(buff2_reg_0[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_441_ce),
        .D(\buff1_reg_n_0_[15] ),
        .Q(buff2_reg_0[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_441_ce),
        .D(\buff1_reg_n_0_[16] ),
        .Q(buff2_reg_0[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_441_ce),
        .D(\buff1_reg_n_0_[1] ),
        .Q(buff2_reg_0[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_441_ce),
        .D(\buff1_reg_n_0_[2] ),
        .Q(buff2_reg_0[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_441_ce),
        .D(\buff1_reg_n_0_[3] ),
        .Q(buff2_reg_0[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_441_ce),
        .D(\buff1_reg_n_0_[4] ),
        .Q(buff2_reg_0[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_441_ce),
        .D(\buff1_reg_n_0_[5] ),
        .Q(buff2_reg_0[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_441_ce),
        .D(\buff1_reg_n_0_[6] ),
        .Q(buff2_reg_0[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_441_ce),
        .D(\buff1_reg_n_0_[7] ),
        .Q(buff2_reg_0[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_441_ce),
        .D(\buff1_reg_n_0_[8] ),
        .Q(buff2_reg_0[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_441_ce),
        .D(\buff1_reg_n_0_[9] ),
        .Q(buff2_reg_0[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir_n11_maxi_mul_bkb_MulnS_0" *) 
module design_1_fir_n11_maxi_0_0_fir_n11_maxi_mul_bkb_MulnS_0_14
   (reg_2940,
    D,
    E,
    grp_fu_430_ce,
    ap_clk,
    an32Coef_q0,
    Q,
    buff2_reg_0,
    buff2_reg_1,
    buff1_reg_0,
    ap_enable_reg_pp0_iter0,
    buff1_reg_1);
  output reg_2940;
  output [31:0]D;
  input [0:0]E;
  input grp_fu_430_ce;
  input ap_clk;
  input [31:0]an32Coef_q0;
  input [16:0]Q;
  input [14:0]buff2_reg_0;
  input [16:0]buff2_reg_1;
  input [1:0]buff1_reg_0;
  input ap_enable_reg_pp0_iter0;
  input buff1_reg_1;

  wire [31:0]D;
  wire [0:0]E;
  wire [16:0]Q;
  wire [31:0]an32Coef_q0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire [1:0]buff1_reg_0;
  wire buff1_reg_1;
  wire \buff1_reg_n_0_[0] ;
  wire \buff1_reg_n_0_[10] ;
  wire \buff1_reg_n_0_[11] ;
  wire \buff1_reg_n_0_[12] ;
  wire \buff1_reg_n_0_[13] ;
  wire \buff1_reg_n_0_[14] ;
  wire \buff1_reg_n_0_[15] ;
  wire \buff1_reg_n_0_[16] ;
  wire \buff1_reg_n_0_[1] ;
  wire \buff1_reg_n_0_[2] ;
  wire \buff1_reg_n_0_[3] ;
  wire \buff1_reg_n_0_[4] ;
  wire \buff1_reg_n_0_[5] ;
  wire \buff1_reg_n_0_[6] ;
  wire \buff1_reg_n_0_[7] ;
  wire \buff1_reg_n_0_[8] ;
  wire \buff1_reg_n_0_[9] ;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire [14:0]buff2_reg_0;
  wire [16:0]buff2_reg_1;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire grp_fu_430_ce;
  wire reg_2940;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,an32Coef_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_430_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(reg_2940),
        .CEB2(grp_fu_430_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_430_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'h0C08)) 
    buff0_reg_i_2__3
       (.I0(buff1_reg_0[1]),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(buff1_reg_1),
        .I3(buff1_reg_0[0]),
        .O(reg_2940));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({an32Coef_q0[31],an32Coef_q0[31],an32Coef_q0[31],an32Coef_q0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_430_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(reg_2940),
        .CEB2(grp_fu_430_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_430_ce),
        .CEP(grp_fu_430_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_430_ce),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_430_ce),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_430_ce),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_430_ce),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_430_ce),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_430_ce),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_430_ce),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_430_ce),
        .D(buff0_reg_n_89),
        .Q(\buff1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_430_ce),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_430_ce),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_430_ce),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_430_ce),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_430_ce),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_430_ce),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_430_ce),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_430_ce),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_430_ce),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_0_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff2_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff2_reg_0[14],buff2_reg_0[14],buff2_reg_0[14],buff2_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_430_ce),
        .CEA2(grp_fu_430_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_430_ce),
        .CEB2(grp_fu_430_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_430_ce),
        .CEP(grp_fu_430_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,D[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_430_ce),
        .D(\buff1_reg_n_0_[0] ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_430_ce),
        .D(\buff1_reg_n_0_[10] ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_430_ce),
        .D(\buff1_reg_n_0_[11] ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_430_ce),
        .D(\buff1_reg_n_0_[12] ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_430_ce),
        .D(\buff1_reg_n_0_[13] ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_430_ce),
        .D(\buff1_reg_n_0_[14] ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_430_ce),
        .D(\buff1_reg_n_0_[15] ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_430_ce),
        .D(\buff1_reg_n_0_[16] ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_430_ce),
        .D(\buff1_reg_n_0_[1] ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_430_ce),
        .D(\buff1_reg_n_0_[2] ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_430_ce),
        .D(\buff1_reg_n_0_[3] ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_430_ce),
        .D(\buff1_reg_n_0_[4] ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_430_ce),
        .D(\buff1_reg_n_0_[5] ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_430_ce),
        .D(\buff1_reg_n_0_[6] ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_430_ce),
        .D(\buff1_reg_n_0_[7] ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_430_ce),
        .D(\buff1_reg_n_0_[8] ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_430_ce),
        .D(\buff1_reg_n_0_[9] ),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir_n11_maxi_mul_bkb_MulnS_0" *) 
module design_1_fir_n11_maxi_0_0_fir_n11_maxi_mul_bkb_MulnS_0_15
   (E,
    D,
    grp_fu_414_ce,
    reg_2900,
    ap_clk,
    an32Coef_q0,
    Q,
    buff2_reg_0,
    buff2_reg_1,
    buff0_reg_0,
    ap_enable_reg_pp0_iter0,
    buff0_reg_1);
  output [0:0]E;
  output [31:0]D;
  input grp_fu_414_ce;
  input reg_2900;
  input ap_clk;
  input [31:0]an32Coef_q0;
  input [16:0]Q;
  input [14:0]buff2_reg_0;
  input [16:0]buff2_reg_1;
  input buff0_reg_0;
  input ap_enable_reg_pp0_iter0;
  input [0:0]buff0_reg_1;

  wire [31:0]D;
  wire [0:0]E;
  wire [16:0]Q;
  wire [31:0]an32Coef_q0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire buff0_reg_0;
  wire [0:0]buff0_reg_1;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \buff1_reg_n_0_[0] ;
  wire \buff1_reg_n_0_[10] ;
  wire \buff1_reg_n_0_[11] ;
  wire \buff1_reg_n_0_[12] ;
  wire \buff1_reg_n_0_[13] ;
  wire \buff1_reg_n_0_[14] ;
  wire \buff1_reg_n_0_[15] ;
  wire \buff1_reg_n_0_[16] ;
  wire \buff1_reg_n_0_[1] ;
  wire \buff1_reg_n_0_[2] ;
  wire \buff1_reg_n_0_[3] ;
  wire \buff1_reg_n_0_[4] ;
  wire \buff1_reg_n_0_[5] ;
  wire \buff1_reg_n_0_[6] ;
  wire \buff1_reg_n_0_[7] ;
  wire \buff1_reg_n_0_[8] ;
  wire \buff1_reg_n_0_[9] ;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire [14:0]buff2_reg_0;
  wire [16:0]buff2_reg_1;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire grp_fu_414_ce;
  wire reg_2900;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'h40)) 
    \an32ShiftReg_0[31]_i_1 
       (.I0(buff0_reg_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(buff0_reg_1),
        .O(E));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,an32Coef_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_414_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(reg_2900),
        .CEB2(grp_fu_414_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_414_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({an32Coef_q0[31],an32Coef_q0[31],an32Coef_q0[31],an32Coef_q0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_414_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(reg_2900),
        .CEB2(grp_fu_414_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_414_ce),
        .CEP(grp_fu_414_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_414_ce),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_414_ce),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_414_ce),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_414_ce),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_414_ce),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_414_ce),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_414_ce),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_414_ce),
        .D(buff0_reg_n_89),
        .Q(\buff1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_414_ce),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_414_ce),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_414_ce),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_414_ce),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_414_ce),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_414_ce),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_414_ce),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_414_ce),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_414_ce),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_0_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff2_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff2_reg_0[14],buff2_reg_0[14],buff2_reg_0[14],buff2_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_414_ce),
        .CEA2(grp_fu_414_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_414_ce),
        .CEB2(grp_fu_414_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_414_ce),
        .CEP(grp_fu_414_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,D[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_414_ce),
        .D(\buff1_reg_n_0_[0] ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_414_ce),
        .D(\buff1_reg_n_0_[10] ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_414_ce),
        .D(\buff1_reg_n_0_[11] ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_414_ce),
        .D(\buff1_reg_n_0_[12] ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_414_ce),
        .D(\buff1_reg_n_0_[13] ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_414_ce),
        .D(\buff1_reg_n_0_[14] ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_414_ce),
        .D(\buff1_reg_n_0_[15] ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_414_ce),
        .D(\buff1_reg_n_0_[16] ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_414_ce),
        .D(\buff1_reg_n_0_[1] ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_414_ce),
        .D(\buff1_reg_n_0_[2] ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_414_ce),
        .D(\buff1_reg_n_0_[3] ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_414_ce),
        .D(\buff1_reg_n_0_[4] ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_414_ce),
        .D(\buff1_reg_n_0_[5] ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_414_ce),
        .D(\buff1_reg_n_0_[6] ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_414_ce),
        .D(\buff1_reg_n_0_[7] ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_414_ce),
        .D(\buff1_reg_n_0_[8] ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_414_ce),
        .D(\buff1_reg_n_0_[9] ),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir_n11_maxi_mul_bkb_MulnS_0" *) 
module design_1_fir_n11_maxi_0_0_fir_n11_maxi_mul_bkb_MulnS_0_16
   (E,
    \ap_CS_fsm_reg[13] ,
    reg_2860,
    D,
    ap_clk,
    an32Coef_q0,
    Q,
    buff2_reg_0,
    buff2_reg_1,
    buff1_reg_0,
    ap_enable_reg_pp0_iter0,
    buff0_reg_0);
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[13] ;
  output reg_2860;
  output [31:0]D;
  input ap_clk;
  input [31:0]an32Coef_q0;
  input [16:0]Q;
  input [14:0]buff2_reg_0;
  input [16:0]buff2_reg_1;
  input buff1_reg_0;
  input ap_enable_reg_pp0_iter0;
  input [5:0]buff0_reg_0;

  wire [31:0]D;
  wire [0:0]E;
  wire [16:0]Q;
  wire [31:0]an32Coef_q0;
  wire [0:0]\ap_CS_fsm_reg[13] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [5:0]buff0_reg_0;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire buff1_reg_0;
  wire \buff1_reg_n_0_[0] ;
  wire \buff1_reg_n_0_[10] ;
  wire \buff1_reg_n_0_[11] ;
  wire \buff1_reg_n_0_[12] ;
  wire \buff1_reg_n_0_[13] ;
  wire \buff1_reg_n_0_[14] ;
  wire \buff1_reg_n_0_[15] ;
  wire \buff1_reg_n_0_[16] ;
  wire \buff1_reg_n_0_[1] ;
  wire \buff1_reg_n_0_[2] ;
  wire \buff1_reg_n_0_[3] ;
  wire \buff1_reg_n_0_[4] ;
  wire \buff1_reg_n_0_[5] ;
  wire \buff1_reg_n_0_[6] ;
  wire \buff1_reg_n_0_[7] ;
  wire \buff1_reg_n_0_[8] ;
  wire \buff1_reg_n_0_[9] ;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire [14:0]buff2_reg_0;
  wire [16:0]buff2_reg_1;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire reg_2860;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'h20)) 
    \an32ShiftReg_2[31]_i_1 
       (.I0(buff0_reg_0[2]),
        .I1(buff1_reg_0),
        .I2(ap_enable_reg_pp0_iter0),
        .O(E));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,an32Coef_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(\ap_CS_fsm_reg[13] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(reg_2860),
        .CEB2(\ap_CS_fsm_reg[13] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(\ap_CS_fsm_reg[13] ),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    buff0_reg_i_1__6
       (.I0(buff0_reg_0[3]),
        .I1(buff0_reg_0[2]),
        .I2(buff0_reg_0[1]),
        .I3(buff0_reg_0[4]),
        .I4(buff0_reg_0[5]),
        .O(\ap_CS_fsm_reg[13] ));
  LUT4 #(
    .INIT(16'h4440)) 
    buff0_reg_i_3__0
       (.I0(buff1_reg_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(buff0_reg_0[0]),
        .I3(buff0_reg_0[5]),
        .O(reg_2860));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({an32Coef_q0[31],an32Coef_q0[31],an32Coef_q0[31],an32Coef_q0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(\ap_CS_fsm_reg[13] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(reg_2860),
        .CEB2(\ap_CS_fsm_reg[13] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(\ap_CS_fsm_reg[13] ),
        .CEP(\ap_CS_fsm_reg[13] ),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[13] ),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[13] ),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[13] ),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[13] ),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[13] ),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[13] ),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[13] ),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[13] ),
        .D(buff0_reg_n_89),
        .Q(\buff1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[13] ),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[13] ),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[13] ),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[13] ),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[13] ),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[13] ),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[13] ),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[13] ),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[13] ),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_0_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff2_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff2_reg_0[14],buff2_reg_0[14],buff2_reg_0[14],buff2_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\ap_CS_fsm_reg[13] ),
        .CEA2(\ap_CS_fsm_reg[13] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(\ap_CS_fsm_reg[13] ),
        .CEB2(\ap_CS_fsm_reg[13] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(\ap_CS_fsm_reg[13] ),
        .CEP(\ap_CS_fsm_reg[13] ),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,D[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[13] ),
        .D(\buff1_reg_n_0_[0] ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[13] ),
        .D(\buff1_reg_n_0_[10] ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[13] ),
        .D(\buff1_reg_n_0_[11] ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[13] ),
        .D(\buff1_reg_n_0_[12] ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[13] ),
        .D(\buff1_reg_n_0_[13] ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[13] ),
        .D(\buff1_reg_n_0_[14] ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[13] ),
        .D(\buff1_reg_n_0_[15] ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[13] ),
        .D(\buff1_reg_n_0_[16] ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[13] ),
        .D(\buff1_reg_n_0_[1] ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[13] ),
        .D(\buff1_reg_n_0_[2] ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[13] ),
        .D(\buff1_reg_n_0_[3] ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[13] ),
        .D(\buff1_reg_n_0_[4] ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[13] ),
        .D(\buff1_reg_n_0_[5] ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[13] ),
        .D(\buff1_reg_n_0_[6] ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[13] ),
        .D(\buff1_reg_n_0_[7] ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[13] ),
        .D(\buff1_reg_n_0_[8] ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[13] ),
        .D(\buff1_reg_n_0_[9] ),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir_n11_maxi_mul_bkb_MulnS_0" *) 
module design_1_fir_n11_maxi_0_0_fir_n11_maxi_mul_bkb_MulnS_0_17
   (ap_phi_mux_n32XferCnt_0_phi_fu_275_p41,
    D,
    an32ShiftReg_40,
    grp_fu_543_ce,
    ap_clk,
    an32Coef_q0,
    Q,
    buff2_reg_0,
    buff2_reg_1,
    buff1_reg_0,
    buff1_reg_1,
    buff1_reg_2);
  output ap_phi_mux_n32XferCnt_0_phi_fu_275_p41;
  output [31:0]D;
  input an32ShiftReg_40;
  input grp_fu_543_ce;
  input ap_clk;
  input [31:0]an32Coef_q0;
  input [16:0]Q;
  input [14:0]buff2_reg_0;
  input [16:0]buff2_reg_1;
  input buff1_reg_0;
  input buff1_reg_1;
  input [0:0]buff1_reg_2;

  wire [31:0]D;
  wire [16:0]Q;
  wire [31:0]an32Coef_q0;
  wire an32ShiftReg_40;
  wire ap_clk;
  wire ap_phi_mux_n32XferCnt_0_phi_fu_275_p41;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire buff1_reg_0;
  wire buff1_reg_1;
  wire [0:0]buff1_reg_2;
  wire \buff1_reg_n_0_[0] ;
  wire \buff1_reg_n_0_[10] ;
  wire \buff1_reg_n_0_[11] ;
  wire \buff1_reg_n_0_[12] ;
  wire \buff1_reg_n_0_[13] ;
  wire \buff1_reg_n_0_[14] ;
  wire \buff1_reg_n_0_[15] ;
  wire \buff1_reg_n_0_[16] ;
  wire \buff1_reg_n_0_[1] ;
  wire \buff1_reg_n_0_[2] ;
  wire \buff1_reg_n_0_[3] ;
  wire \buff1_reg_n_0_[4] ;
  wire \buff1_reg_n_0_[5] ;
  wire \buff1_reg_n_0_[6] ;
  wire \buff1_reg_n_0_[7] ;
  wire \buff1_reg_n_0_[8] ;
  wire \buff1_reg_n_0_[9] ;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire [14:0]buff2_reg_0;
  wire [16:0]buff2_reg_1;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire grp_fu_543_ce;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,an32Coef_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(an32ShiftReg_40),
        .CEA2(grp_fu_543_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .CEB2(grp_fu_543_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_543_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({an32Coef_q0[31],an32Coef_q0[31],an32Coef_q0[31],an32Coef_q0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(an32ShiftReg_40),
        .CEA2(grp_fu_543_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41),
        .CEB2(grp_fu_543_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_543_ce),
        .CEP(grp_fu_543_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_543_ce),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_543_ce),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_543_ce),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_543_ce),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_543_ce),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_543_ce),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_543_ce),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_543_ce),
        .D(buff0_reg_n_89),
        .Q(\buff1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_543_ce),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_543_ce),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_543_ce),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_543_ce),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_543_ce),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_543_ce),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_543_ce),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_543_ce),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_543_ce),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_0_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff2_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff2_reg_0[14],buff2_reg_0[14],buff2_reg_0[14],buff2_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_543_ce),
        .CEA2(grp_fu_543_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_543_ce),
        .CEB2(grp_fu_543_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_543_ce),
        .CEP(grp_fu_543_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,D[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_543_ce),
        .D(\buff1_reg_n_0_[0] ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_543_ce),
        .D(\buff1_reg_n_0_[10] ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_543_ce),
        .D(\buff1_reg_n_0_[11] ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_543_ce),
        .D(\buff1_reg_n_0_[12] ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_543_ce),
        .D(\buff1_reg_n_0_[13] ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_543_ce),
        .D(\buff1_reg_n_0_[14] ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_543_ce),
        .D(\buff1_reg_n_0_[15] ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_543_ce),
        .D(\buff1_reg_n_0_[16] ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_543_ce),
        .D(\buff1_reg_n_0_[1] ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_543_ce),
        .D(\buff1_reg_n_0_[2] ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_543_ce),
        .D(\buff1_reg_n_0_[3] ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_543_ce),
        .D(\buff1_reg_n_0_[4] ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_543_ce),
        .D(\buff1_reg_n_0_[5] ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_543_ce),
        .D(\buff1_reg_n_0_[6] ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_543_ce),
        .D(\buff1_reg_n_0_[7] ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_543_ce),
        .D(\buff1_reg_n_0_[8] ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_543_ce),
        .D(\buff1_reg_n_0_[9] ),
        .Q(D[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    \n32XferCnt_0_reg_271[30]_i_2 
       (.I0(buff1_reg_0),
        .I1(buff1_reg_1),
        .I2(buff1_reg_2),
        .O(ap_phi_mux_n32XferCnt_0_phi_fu_275_p41));
endmodule

(* ORIG_REF_NAME = "fir_n11_maxi_mul_bkb_MulnS_0" *) 
module design_1_fir_n11_maxi_0_0_fir_n11_maxi_mul_bkb_MulnS_0_18
   (D,
    an32ShiftReg_40,
    grp_fu_518_ce,
    reg_2980,
    ap_clk,
    an32Coef_q0,
    Q,
    buff2_reg_0,
    buff2_reg_1);
  output [31:0]D;
  input an32ShiftReg_40;
  input grp_fu_518_ce;
  input reg_2980;
  input ap_clk;
  input [31:0]an32Coef_q0;
  input [16:0]Q;
  input [14:0]buff2_reg_0;
  input [16:0]buff2_reg_1;

  wire [31:0]D;
  wire [16:0]Q;
  wire [31:0]an32Coef_q0;
  wire an32ShiftReg_40;
  wire ap_clk;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \buff1_reg_n_0_[0] ;
  wire \buff1_reg_n_0_[10] ;
  wire \buff1_reg_n_0_[11] ;
  wire \buff1_reg_n_0_[12] ;
  wire \buff1_reg_n_0_[13] ;
  wire \buff1_reg_n_0_[14] ;
  wire \buff1_reg_n_0_[15] ;
  wire \buff1_reg_n_0_[16] ;
  wire \buff1_reg_n_0_[1] ;
  wire \buff1_reg_n_0_[2] ;
  wire \buff1_reg_n_0_[3] ;
  wire \buff1_reg_n_0_[4] ;
  wire \buff1_reg_n_0_[5] ;
  wire \buff1_reg_n_0_[6] ;
  wire \buff1_reg_n_0_[7] ;
  wire \buff1_reg_n_0_[8] ;
  wire \buff1_reg_n_0_[9] ;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire [14:0]buff2_reg_0;
  wire [16:0]buff2_reg_1;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire grp_fu_518_ce;
  wire reg_2980;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,an32Coef_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(an32ShiftReg_40),
        .CEA2(grp_fu_518_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(reg_2980),
        .CEB2(grp_fu_518_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_518_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({an32Coef_q0[31],an32Coef_q0[31],an32Coef_q0[31],an32Coef_q0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(an32ShiftReg_40),
        .CEA2(grp_fu_518_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(reg_2980),
        .CEB2(grp_fu_518_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_518_ce),
        .CEP(grp_fu_518_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_518_ce),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_518_ce),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_518_ce),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_518_ce),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_518_ce),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_518_ce),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_518_ce),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_518_ce),
        .D(buff0_reg_n_89),
        .Q(\buff1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_518_ce),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_518_ce),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_518_ce),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_518_ce),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_518_ce),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_518_ce),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_518_ce),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_518_ce),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_518_ce),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_0_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff2_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff2_reg_0[14],buff2_reg_0[14],buff2_reg_0[14],buff2_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_518_ce),
        .CEA2(grp_fu_518_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_518_ce),
        .CEB2(grp_fu_518_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_518_ce),
        .CEP(grp_fu_518_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,D[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_518_ce),
        .D(\buff1_reg_n_0_[0] ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_518_ce),
        .D(\buff1_reg_n_0_[10] ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_518_ce),
        .D(\buff1_reg_n_0_[11] ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_518_ce),
        .D(\buff1_reg_n_0_[12] ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_518_ce),
        .D(\buff1_reg_n_0_[13] ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_518_ce),
        .D(\buff1_reg_n_0_[14] ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_518_ce),
        .D(\buff1_reg_n_0_[15] ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_518_ce),
        .D(\buff1_reg_n_0_[16] ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_518_ce),
        .D(\buff1_reg_n_0_[1] ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_518_ce),
        .D(\buff1_reg_n_0_[2] ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_518_ce),
        .D(\buff1_reg_n_0_[3] ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_518_ce),
        .D(\buff1_reg_n_0_[4] ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_518_ce),
        .D(\buff1_reg_n_0_[5] ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_518_ce),
        .D(\buff1_reg_n_0_[6] ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_518_ce),
        .D(\buff1_reg_n_0_[7] ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_518_ce),
        .D(\buff1_reg_n_0_[8] ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_518_ce),
        .D(\buff1_reg_n_0_[9] ),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir_n11_maxi_mul_bkb_MulnS_0" *) 
module design_1_fir_n11_maxi_0_0_fir_n11_maxi_mul_bkb_MulnS_0_19
   (E,
    D,
    reg_2820,
    ap_clk,
    an32Coef_q0,
    Q,
    buff2_reg_0,
    buff2_reg_1,
    buff0_reg_0,
    buff0_reg_1,
    ap_enable_reg_pp0_iter0);
  output [0:0]E;
  output [31:0]D;
  input reg_2820;
  input ap_clk;
  input [31:0]an32Coef_q0;
  input [16:0]Q;
  input [14:0]buff2_reg_0;
  input [16:0]buff2_reg_1;
  input [4:0]buff0_reg_0;
  input buff0_reg_1;
  input ap_enable_reg_pp0_iter0;

  wire [31:0]D;
  wire [0:0]E;
  wire [16:0]Q;
  wire [31:0]an32Coef_q0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire [4:0]buff0_reg_0;
  wire buff0_reg_1;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire \buff1_reg_n_0_[0] ;
  wire \buff1_reg_n_0_[10] ;
  wire \buff1_reg_n_0_[11] ;
  wire \buff1_reg_n_0_[12] ;
  wire \buff1_reg_n_0_[13] ;
  wire \buff1_reg_n_0_[14] ;
  wire \buff1_reg_n_0_[15] ;
  wire \buff1_reg_n_0_[16] ;
  wire \buff1_reg_n_0_[1] ;
  wire \buff1_reg_n_0_[2] ;
  wire \buff1_reg_n_0_[3] ;
  wire \buff1_reg_n_0_[4] ;
  wire \buff1_reg_n_0_[5] ;
  wire \buff1_reg_n_0_[6] ;
  wire \buff1_reg_n_0_[7] ;
  wire \buff1_reg_n_0_[8] ;
  wire \buff1_reg_n_0_[9] ;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire [14:0]buff2_reg_0;
  wire [16:0]buff2_reg_1;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire grp_fu_382_ce;
  wire reg_2820;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'h40)) 
    \an32ShiftReg_3[31]_i_1 
       (.I0(buff0_reg_1),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(buff0_reg_0[1]),
        .O(E));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,an32Coef_q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_382_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(reg_2820),
        .CEB2(grp_fu_382_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_382_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    buff0_reg_i_1__7
       (.I0(buff0_reg_0[4]),
        .I1(buff0_reg_0[1]),
        .I2(buff0_reg_0[2]),
        .I3(buff0_reg_0[3]),
        .I4(buff0_reg_0[0]),
        .O(grp_fu_382_ce));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({an32Coef_q0[31],an32Coef_q0[31],an32Coef_q0[31],an32Coef_q0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(grp_fu_382_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(reg_2820),
        .CEB2(grp_fu_382_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_382_ce),
        .CEP(grp_fu_382_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_382_ce),
        .D(buff0_reg_n_105),
        .Q(\buff1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff1_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_382_ce),
        .D(buff0_reg_n_95),
        .Q(\buff1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff1_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_382_ce),
        .D(buff0_reg_n_94),
        .Q(\buff1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff1_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_382_ce),
        .D(buff0_reg_n_93),
        .Q(\buff1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff1_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_382_ce),
        .D(buff0_reg_n_92),
        .Q(\buff1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff1_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_382_ce),
        .D(buff0_reg_n_91),
        .Q(\buff1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff1_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_382_ce),
        .D(buff0_reg_n_90),
        .Q(\buff1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff1_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_382_ce),
        .D(buff0_reg_n_89),
        .Q(\buff1_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff1_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_382_ce),
        .D(buff0_reg_n_104),
        .Q(\buff1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff1_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_382_ce),
        .D(buff0_reg_n_103),
        .Q(\buff1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff1_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_382_ce),
        .D(buff0_reg_n_102),
        .Q(\buff1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff1_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_382_ce),
        .D(buff0_reg_n_101),
        .Q(\buff1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff1_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_382_ce),
        .D(buff0_reg_n_100),
        .Q(\buff1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff1_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_382_ce),
        .D(buff0_reg_n_99),
        .Q(\buff1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff1_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_382_ce),
        .D(buff0_reg_n_98),
        .Q(\buff1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff1_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_382_ce),
        .D(buff0_reg_n_97),
        .Q(\buff1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff1_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_382_ce),
        .D(buff0_reg_n_96),
        .Q(\buff1_reg_n_0_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff2_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff2_reg_0[14],buff2_reg_0[14],buff2_reg_0[14],buff2_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_382_ce),
        .CEA2(grp_fu_382_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_382_ce),
        .CEB2(grp_fu_382_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_382_ce),
        .CEP(grp_fu_382_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,D[31:17]}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_382_ce),
        .D(\buff1_reg_n_0_[0] ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_382_ce),
        .D(\buff1_reg_n_0_[10] ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_382_ce),
        .D(\buff1_reg_n_0_[11] ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_382_ce),
        .D(\buff1_reg_n_0_[12] ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_382_ce),
        .D(\buff1_reg_n_0_[13] ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_382_ce),
        .D(\buff1_reg_n_0_[14] ),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_382_ce),
        .D(\buff1_reg_n_0_[15] ),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_382_ce),
        .D(\buff1_reg_n_0_[16] ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_382_ce),
        .D(\buff1_reg_n_0_[1] ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_382_ce),
        .D(\buff1_reg_n_0_[2] ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_382_ce),
        .D(\buff1_reg_n_0_[3] ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_382_ce),
        .D(\buff1_reg_n_0_[4] ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_382_ce),
        .D(\buff1_reg_n_0_[5] ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_382_ce),
        .D(\buff1_reg_n_0_[6] ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_382_ce),
        .D(\buff1_reg_n_0_[7] ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_382_ce),
        .D(\buff1_reg_n_0_[8] ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_382_ce),
        .D(\buff1_reg_n_0_[9] ),
        .Q(D[9]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
