
Line: $AMJ0002
Buffer:$AMJ0002
Initialising memory and registers.....
Memory and registers initialised
AMJ, initialised memory and registers

Line: GD20GD30GD40GD50LR20CR30BT11PD50HPD40H
Buffer:GD20GD30GD40GD50LR20CR30BT11PD50HPD40H

Line: $DTA
Buffer:$DTA
DTA, started execution

GD, Read from input device
**********Data:VIT

GD, Read from input device
**********Data:VIIT

GD, Read from input device
**********Data:SAME

GD, Read from input device
**********Data:NOT SAME
LR, load register
CR, compare register
BT, not branched-true

PD, Write to output device: 
NOT SAME
H, halt
Halt
Execution ended

Line: $END0002
Buffer:$END0002
Memory:
GD20
GD30
GD40
GD50
LR20
CR30
BT11
PD50
Hඞඞඞ
PD40
Hඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
VITඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
VIIT
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
SAME
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
NOT 
SAME
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
END, ended execution
Memory loaded
Memory:
GD20
GD30
GD40
GD50
LR20
CR30
BT11
PD50
Hඞඞඞ
PD40
Hඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
VITඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
VIIT
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
SAME
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
NOT 
SAME
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
ඞඞඞඞ
