{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 08 14:03:03 2018 " "Info: Processing started: Mon Jan 08 14:03:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shift_reg -c shift_reg " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off shift_reg -c shift_reg" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Info: Found entity 1: shift_reg" {  } { { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "shift_reg " "Info: Elaborating entity \"shift_reg\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "out\[0\]~reg0 out\[0\]~reg0_emulated out\[0\]~reg0latch " "Warning (13310): Register \"out\[0\]~reg0\" is converted into an equivalent circuit using register \"out\[0\]~reg0_emulated\" and latch \"out\[0\]~reg0latch\"" {  } { { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "out\[1\]~reg0 out\[1\]~reg0_emulated out\[1\]~reg0latch " "Warning (13310): Register \"out\[1\]~reg0\" is converted into an equivalent circuit using register \"out\[1\]~reg0_emulated\" and latch \"out\[1\]~reg0latch\"" {  } { { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "out\[2\]~reg0 out\[2\]~reg0_emulated out\[2\]~reg0latch " "Warning (13310): Register \"out\[2\]~reg0\" is converted into an equivalent circuit using register \"out\[2\]~reg0_emulated\" and latch \"out\[2\]~reg0latch\"" {  } { { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "out\[3\]~reg0 out\[3\]~reg0_emulated out\[3\]~reg0latch " "Warning (13310): Register \"out\[3\]~reg0\" is converted into an equivalent circuit using register \"out\[3\]~reg0_emulated\" and latch \"out\[3\]~reg0latch\"" {  } { { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "out\[4\]~reg0 out\[4\]~reg0_emulated out\[4\]~reg0latch " "Warning (13310): Register \"out\[4\]~reg0\" is converted into an equivalent circuit using register \"out\[4\]~reg0_emulated\" and latch \"out\[4\]~reg0latch\"" {  } { { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "out\[5\]~reg0 out\[5\]~reg0_emulated out\[5\]~reg0latch " "Warning (13310): Register \"out\[5\]~reg0\" is converted into an equivalent circuit using register \"out\[5\]~reg0_emulated\" and latch \"out\[5\]~reg0latch\"" {  } { { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "out\[6\]~reg0 out\[6\]~reg0_emulated out\[6\]~reg0latch " "Warning (13310): Register \"out\[6\]~reg0\" is converted into an equivalent circuit using register \"out\[6\]~reg0_emulated\" and latch \"out\[6\]~reg0latch\"" {  } { { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "out\[7\]~reg0 out\[7\]~reg0_emulated out\[7\]~reg0latch " "Warning (13310): Register \"out\[7\]~reg0\" is converted into an equivalent circuit using register \"out\[7\]~reg0_emulated\" and latch \"out\[7\]~reg0latch\"" {  } { { "shift_reg.v" "" { Text "D:/Project/FPGA/shift_reg/shift_reg.v" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55 " "Info: Implemented 55 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Info: Implemented 13 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Info: Implemented 34 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "291 " "Info: Peak virtual memory: 291 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 08 14:03:05 2018 " "Info: Processing ended: Mon Jan 08 14:03:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
