{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605019197099 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605019197104 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 10 15:39:56 2020 " "Processing started: Tue Nov 10 15:39:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605019197104 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019197104 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uartsw -c uartsw " "Command: quartus_map --read_settings_files=on --write_settings_files=off uartsw -c uartsw" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019197104 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605019209648 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605019209648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/nios_hps_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_hps_system/synthesis/nios_hps_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_hps_system-rtl " "Found design unit 1: nios_hps_system-rtl" {  } { { "nios_hps_system/synthesis/nios_hps_system.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/nios_hps_system.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223708 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system " "Found entity 1: nios_hps_system" {  } { { "nios_hps_system/synthesis/nios_hps_system.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/nios_hps_system.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/nios_hps_system_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_hps_system/synthesis/nios_hps_system_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_hps_system_rst_controller-rtl " "Found design unit 1: nios_hps_system_rst_controller-rtl" {  } { { "nios_hps_system/synthesis/nios_hps_system_rst_controller.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/nios_hps_system_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223711 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_rst_controller " "Found entity 1: nios_hps_system_rst_controller" {  } { { "nios_hps_system/synthesis/nios_hps_system_rst_controller.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/nios_hps_system_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/nios_hps_system_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_hps_system/synthesis/nios_hps_system_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_hps_system_rst_controller_001-rtl " "Found design unit 1: nios_hps_system_rst_controller_001-rtl" {  } { { "nios_hps_system/synthesis/nios_hps_system_rst_controller_001.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/nios_hps_system_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223714 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_rst_controller_001 " "Found entity 1: nios_hps_system_rst_controller_001" {  } { { "nios_hps_system/synthesis/nios_hps_system_rst_controller_001.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/nios_hps_system_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_hps_system/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_hps_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "nios_hps_system/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_irq_mapper " "Found entity 1: nios_hps_system_irq_mapper" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_irq_mapper.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_mm_interconnect_0 " "Found entity 1: nios_hps_system_mm_interconnect_0" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: nios_hps_system_mm_interconnect_0_avalon_st_adapter_004" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: nios_hps_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_hps_system_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_hps_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "nios_hps_system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "nios_hps_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "nios_hps_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_hps_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_hps_system_mm_interconnect_0_rsp_mux_001" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_hps_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_hps_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223790 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_hps_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_mm_interconnect_0_rsp_mux " "Found entity 1: nios_hps_system_mm_interconnect_0_rsp_mux" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_mm_interconnect_0_rsp_demux " "Found entity 1: nios_hps_system_mm_interconnect_0_rsp_demux" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_mm_interconnect_0_cmd_mux_003 " "Found entity 1: nios_hps_system_mm_interconnect_0_cmd_mux_003" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_cmd_mux_003.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_mm_interconnect_0_cmd_mux " "Found entity 1: nios_hps_system_mm_interconnect_0_cmd_mux" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_hps_system_mm_interconnect_0_cmd_demux_001" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_mm_interconnect_0_cmd_demux " "Found entity 1: nios_hps_system_mm_interconnect_0_cmd_demux" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223823 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223823 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223823 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223823 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223823 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605019223830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "nios_hps_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223835 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "nios_hps_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605019223837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "nios_hps_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "nios_hps_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223844 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_hps_system_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at nios_hps_system_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_006.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605019223846 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_hps_system_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at nios_hps_system_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_006.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605019223847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_mm_interconnect_0_router_006_default_decode " "Found entity 1: nios_hps_system_mm_interconnect_0_router_006_default_decode" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_006.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223848 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_hps_system_mm_interconnect_0_router_006 " "Found entity 2: nios_hps_system_mm_interconnect_0_router_006" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_006.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223848 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_hps_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at nios_hps_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_005.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605019223850 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_hps_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at nios_hps_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_005.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605019223850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_mm_interconnect_0_router_005_default_decode " "Found entity 1: nios_hps_system_mm_interconnect_0_router_005_default_decode" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_005.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223852 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_hps_system_mm_interconnect_0_router_005 " "Found entity 2: nios_hps_system_mm_interconnect_0_router_005" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_005.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223852 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_hps_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_hps_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_002.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605019223854 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_hps_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_hps_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_002.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605019223854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_hps_system_mm_interconnect_0_router_002_default_decode" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_002.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223856 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_hps_system_mm_interconnect_0_router_002 " "Found entity 2: nios_hps_system_mm_interconnect_0_router_002" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_002.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223856 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_hps_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_hps_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_001.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605019223858 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_hps_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_hps_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_001.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605019223859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_hps_system_mm_interconnect_0_router_001_default_decode" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_001.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223860 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_hps_system_mm_interconnect_0_router_001 " "Found entity 2: nios_hps_system_mm_interconnect_0_router_001" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_001.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223860 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_hps_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_hps_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605019223862 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_hps_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_hps_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605019223862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_mm_interconnect_0_router_default_decode " "Found entity 1: nios_hps_system_mm_interconnect_0_router_default_decode" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223865 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_hps_system_mm_interconnect_0_router " "Found entity 2: nios_hps_system_mm_interconnect_0_router" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_hps_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_hps_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_hps_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_hps_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_uart_0_tx " "Found entity 1: nios_hps_system_uart_0_tx" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_uart_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223892 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_hps_system_uart_0_rx_stimulus_source " "Found entity 2: nios_hps_system_uart_0_rx_stimulus_source" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_uart_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_uart_0.v" 195 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223892 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_hps_system_uart_0_rx " "Found entity 3: nios_hps_system_uart_0_rx" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_uart_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_uart_0.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223892 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_hps_system_uart_0_regs " "Found entity 4: nios_hps_system_uart_0_regs" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_uart_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_uart_0.v" 565 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223892 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_hps_system_uart_0 " "Found entity 5: nios_hps_system_uart_0" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_uart_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_uart_0.v" 822 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_timer_0 " "Found entity 1: nios_hps_system_timer_0" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_timer_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_sysid_qsys_0 " "Found entity 1: nios_hps_system_sysid_qsys_0" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_sysid_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_spi_0 " "Found entity 1: nios_hps_system_spi_0" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_spi_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_sdram_controller_0_input_efifo_module " "Found entity 1: nios_hps_system_sdram_controller_0_input_efifo_module" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_sdram_controller_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223910 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_hps_system_sdram_controller_0 " "Found entity 2: nios_hps_system_sdram_controller_0" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_sdram_controller_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_pll_0 " "Found entity 1: nios_hps_system_pll_0" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_pll_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_nios_uartrx.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_nios_uartrx.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_nios_uartrx " "Found entity 1: nios_hps_system_nios_uartrx" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios_uartrx.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios_uartrx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_nios_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_nios_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_nios_switches " "Found entity 1: nios_hps_system_nios_switches" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios_switches.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_nios_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_nios_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_nios_leds " "Found entity 1: nios_hps_system_nios_leds" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios_leds.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_nios_i2cdat.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_nios_i2cdat.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_nios_i2cdat " "Found entity 1: nios_hps_system_nios_i2cdat" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios_i2cdat.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios_i2cdat.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_nios_i2cclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_nios_i2cclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_nios_i2cclk " "Found entity 1: nios_hps_system_nios_i2cclk" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios_i2cclk.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios_i2cclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_nios_header_conn.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_nios_header_conn.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_nios_header_conn " "Found entity 1: nios_hps_system_nios_header_conn" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios_header_conn.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios_header_conn.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_nios_buttons.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_nios_buttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_nios_buttons " "Found entity 1: nios_hps_system_nios_buttons" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios_buttons.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios_buttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_nios_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_nios_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_nios_7seg " "Found entity 1: nios_hps_system_nios_7seg" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios_7seg.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios_7seg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_nios2_qsys_0_register_bank_a_module " "Found entity 1: nios_hps_system_nios2_qsys_0_register_bank_a_module" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223976 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_hps_system_nios2_qsys_0_register_bank_b_module " "Found entity 2: nios_hps_system_nios2_qsys_0_register_bank_b_module" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223976 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_hps_system_nios2_qsys_0_nios2_oci_debug " "Found entity 3: nios_hps_system_nios2_qsys_0_nios2_oci_debug" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223976 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_hps_system_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: nios_hps_system_nios2_qsys_0_ociram_sp_ram_module" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223976 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_hps_system_nios2_qsys_0_nios2_ocimem " "Found entity 5: nios_hps_system_nios2_qsys_0_nios2_ocimem" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223976 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_hps_system_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: nios_hps_system_nios2_qsys_0_nios2_avalon_reg" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 543 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223976 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_hps_system_nios2_qsys_0_nios2_oci_break " "Found entity 7: nios_hps_system_nios2_qsys_0_nios2_oci_break" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 636 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223976 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_hps_system_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: nios_hps_system_nios2_qsys_0_nios2_oci_xbrk" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223976 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_hps_system_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: nios_hps_system_nios2_qsys_0_nios2_oci_dbrk" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 1138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223976 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_hps_system_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: nios_hps_system_nios2_qsys_0_nios2_oci_itrace" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 1325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223976 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_hps_system_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: nios_hps_system_nios2_qsys_0_nios2_oci_td_mode" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 1649 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223976 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_hps_system_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: nios_hps_system_nios2_qsys_0_nios2_oci_dtrace" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 1717 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223976 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_hps_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: nios_hps_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 1812 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223976 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_hps_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: nios_hps_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223976 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_hps_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: nios_hps_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 1927 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223976 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_hps_system_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: nios_hps_system_nios2_qsys_0_nios2_oci_fifo" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 1974 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223976 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_hps_system_nios2_qsys_0_nios2_oci_pib " "Found entity 17: nios_hps_system_nios2_qsys_0_nios2_oci_pib" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 2476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223976 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_hps_system_nios2_qsys_0_nios2_oci_im " "Found entity 18: nios_hps_system_nios2_qsys_0_nios2_oci_im" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 2545 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223976 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_hps_system_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: nios_hps_system_nios2_qsys_0_nios2_performance_monitors" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 2662 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223976 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_hps_system_nios2_qsys_0_nios2_oci " "Found entity 20: nios_hps_system_nios2_qsys_0_nios2_oci" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 2679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223976 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_hps_system_nios2_qsys_0 " "Found entity 21: nios_hps_system_nios2_qsys_0" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 3188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: nios_hps_system_nios2_qsys_0_jtag_debug_module_tck" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_nios2_qsys_0_oci_test_bench " "Found entity 1: nios_hps_system_nios2_qsys_0_oci_test_bench" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_oci_test_bench.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_nios2_qsys_0_test_bench " "Found entity 1: nios_hps_system_nios2_qsys_0_test_bench" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_test_bench.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019223998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019223998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_hps_system_jtag_uart_0_sim_scfifo_w" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_jtag_uart_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019224007 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_hps_system_jtag_uart_0_scfifo_w " "Found entity 2: nios_hps_system_jtag_uart_0_scfifo_w" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_jtag_uart_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019224007 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_hps_system_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_hps_system_jtag_uart_0_sim_scfifo_r" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_jtag_uart_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019224007 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_hps_system_jtag_uart_0_scfifo_r " "Found entity 4: nios_hps_system_jtag_uart_0_scfifo_r" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_jtag_uart_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019224007 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_hps_system_jtag_uart_0 " "Found entity 5: nios_hps_system_jtag_uart_0" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_jtag_uart_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019224007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019224007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_avalon_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_avalon_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c " "Found entity 1: altera_avalon_i2c" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019224011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019224011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_avalon_i2c_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_avalon_i2c_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_csr " "Found entity 1: altera_avalon_i2c_csr" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019224015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019224015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_avalon_i2c_clk_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_clk_cnt " "Found entity 1: altera_avalon_i2c_clk_cnt" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019224019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019224019 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_det.v(157) " "Verilog HDL warning at altera_avalon_i2c_condt_det.v(157): extended using \"x\" or \"z\"" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_det.v" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605019224022 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bus_idle BUS_IDLE altera_avalon_i2c_condt_det.v(38) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_det.v(38): object \"bus_idle\" differs only in case from object \"BUS_IDLE\" in the same scope" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_det.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605019224022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_det.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_det " "Found entity 1: altera_avalon_i2c_condt_det" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_det.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019224023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019224023 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(127) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(127): extended using \"x\" or \"z\"" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605019224026 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(244) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(244): extended using \"x\" or \"z\"" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 244 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605019224026 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(418) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(418): extended using \"x\" or \"z\"" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605019224026 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_done START_DONE altera_avalon_i2c_condt_gen.v(36) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(36): object \"start_done\" differs only in case from object \"START_DONE\" in the same scope" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605019224027 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "restart_done RESTART_DONE altera_avalon_i2c_condt_gen.v(45) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(45): object \"restart_done\" differs only in case from object \"RESTART_DONE\" in the same scope" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605019224027 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stop_done STOP_DONE altera_avalon_i2c_condt_gen.v(53) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(53): object \"stop_done\" differs only in case from object \"STOP_DONE\" in the same scope" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1605019224027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_gen " "Found entity 1: altera_avalon_i2c_condt_gen" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019224028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019224028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_avalon_i2c_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_avalon_i2c_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_fifo " "Found entity 1: altera_avalon_i2c_fifo" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_fifo.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019224032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019224032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_avalon_i2c_mstfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_avalon_i2c_mstfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_mstfsm " "Found entity 1: altera_avalon_i2c_mstfsm" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_mstfsm.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_mstfsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019224036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019224036 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_rxshifter.v(197) " "Verilog HDL warning at altera_avalon_i2c_rxshifter.v(197): extended using \"x\" or \"z\"" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 197 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605019224039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_avalon_i2c_rxshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_avalon_i2c_rxshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_rxshifter " "Found entity 1: altera_avalon_i2c_rxshifter" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019224041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019224041 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_txshifter.v(175) " "Verilog HDL warning at altera_avalon_i2c_txshifter.v(175): extended using \"x\" or \"z\"" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_txshifter.v" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1605019224043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_avalon_i2c_txshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_avalon_i2c_txshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txshifter " "Found entity 1: altera_avalon_i2c_txshifter" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_txshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019224045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019224045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_avalon_i2c_spksupp.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_avalon_i2c_spksupp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_spksupp " "Found entity 1: altera_avalon_i2c_spksupp" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_spksupp.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019224048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019224048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_avalon_i2c_txout.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_avalon_i2c_txout.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txout " "Found entity 1: altera_avalon_i2c_txout" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_txout.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_txout.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019224052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019224052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_hps_0 " "Found entity 1: nios_hps_system_hps_0" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_hps_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019224056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019224056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_hps_0_hps_io " "Found entity 1: nios_hps_system_hps_0_hps_io" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_hps_0_hps_io.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019224060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019224060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019224065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019224065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "nios_hps_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019224074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019224074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "nios_hps_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019224078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019224078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "nios_hps_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019224088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019224088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "nios_hps_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019224091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019224091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "nios_hps_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019224094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019224094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019224098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019224098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019224103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019224103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019224107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019224107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019224112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019224112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019224116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019224116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019224120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019224120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019224167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019224167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019224170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019224170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019224174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019224174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019224178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019224178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019224181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019224181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019224185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019224185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019224189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019224189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_hps_0_hps_io_border " "Found entity 1: nios_hps_system_hps_0_hps_io_border" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_hps_0_hps_io_border.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019224193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019224193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_hps_system/synthesis/submodules/nios_hps_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_hps_system/synthesis/submodules/nios_hps_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_hps_system_hps_0_fpga_interfaces " "Found entity 1: nios_hps_system_hps_0_fpga_interfaces" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_hps_0_fpga_interfaces.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019224197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019224197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartsw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uartsw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uartsw-rtl " "Found design unit 1: uartsw-rtl" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 149 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019224200 ""} { "Info" "ISGN_ENTITY_NAME" "1 uartsw " "Found entity 1: uartsw" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019224200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019224200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdisp7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexdisp7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexdisp7seg-rtl " "Found design unit 1: hexdisp7seg-rtl" {  } { { "hexdisp7seg.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/hexdisp7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019224203 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexdisp7seg " "Found entity 1: hexdisp7seg" {  } { { "hexdisp7seg.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/hexdisp7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019224203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019224203 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019224207 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_hps_system_spi_0.v(402) " "Verilog HDL or VHDL warning at nios_hps_system_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_spi_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1605019224265 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_hps_system_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at nios_hps_system_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_sdram_controller_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1605019224266 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_hps_system_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at nios_hps_system_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_sdram_controller_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1605019224266 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_hps_system_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at nios_hps_system_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_sdram_controller_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1605019224266 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_hps_system_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at nios_hps_system_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_sdram_controller_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1605019224268 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_hps_system_nios2_qsys_0.v(1617) " "Verilog HDL or VHDL warning at nios_hps_system_nios2_qsys_0.v(1617): conditional expression evaluates to a constant" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 1617 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1605019224274 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_hps_system_nios2_qsys_0.v(1619) " "Verilog HDL or VHDL warning at nios_hps_system_nios2_qsys_0.v(1619): conditional expression evaluates to a constant" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 1619 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1605019224274 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_hps_system_nios2_qsys_0.v(1777) " "Verilog HDL or VHDL warning at nios_hps_system_nios2_qsys_0.v(1777): conditional expression evaluates to a constant" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 1777 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1605019224274 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_hps_system_nios2_qsys_0.v(2607) " "Verilog HDL or VHDL warning at nios_hps_system_nios2_qsys_0.v(2607): conditional expression evaluates to a constant" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 2607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1605019224278 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uartsw " "Elaborating entity \"uartsw\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605019224410 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uartper_rx uartsw.vhd(236) " "VHDL Signal Declaration warning at uartsw.vhd(236): used implicit default value for signal \"uartper_rx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 236 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605019224413 "|uartsw"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "i2cper_sclin uartsw.vhd(237) " "VHDL Signal Declaration warning at uartsw.vhd(237): used implicit default value for signal \"i2cper_sclin\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 237 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605019224413 "|uartsw"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "i2cper_sdain uartsw.vhd(237) " "VHDL Signal Declaration warning at uartsw.vhd(237): used implicit default value for signal \"i2cper_sdain\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 237 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605019224413 "|uartsw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i2cper_scloe uartsw.vhd(237) " "Verilog HDL or VHDL warning at uartsw.vhd(237): object \"i2cper_scloe\" assigned a value but never read" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 237 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605019224413 "|uartsw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i2cper_sdaoe uartsw.vhd(237) " "Verilog HDL or VHDL warning at uartsw.vhd(237): object \"i2cper_sdaoe\" assigned a value but never read" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 237 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605019224413 "|uartsw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spiper_clk uartsw.vhd(238) " "Verilog HDL or VHDL warning at uartsw.vhd(238): object \"spiper_clk\" assigned a value but never read" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 238 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605019224413 "|uartsw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spiper_mosi uartsw.vhd(238) " "Verilog HDL or VHDL warning at uartsw.vhd(238): object \"spiper_mosi\" assigned a value but never read" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 238 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605019224413 "|uartsw"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "spiper_miso uartsw.vhd(238) " "VHDL Signal Declaration warning at uartsw.vhd(238): used implicit default value for signal \"spiper_miso\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 238 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605019224413 "|uartsw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spiper_ssn uartsw.vhd(238) " "Verilog HDL or VHDL warning at uartsw.vhd(238): object \"spiper_ssn\" assigned a value but never read" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 238 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605019224413 "|uartsw"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "loanio_out\[66..57\] uartsw.vhd(227) " "Using initial value X (don't care) for net \"loanio_out\[66..57\]\" at uartsw.vhd(227)" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 227 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019224419 "|uartsw"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "loanio_out\[54..51\] uartsw.vhd(227) " "Using initial value X (don't care) for net \"loanio_out\[54..51\]\" at uartsw.vhd(227)" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 227 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019224420 "|uartsw"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "loanio_out\[49..0\] uartsw.vhd(227) " "Using initial value X (don't care) for net \"loanio_out\[49..0\]\" at uartsw.vhd(227)" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 227 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019224420 "|uartsw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system nios_hps_system:u0 " "Elaborating entity \"nios_hps_system\" for hierarchy \"nios_hps_system:u0\"" {  } { { "uartsw.vhd" "u0" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019224748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_hps_0 nios_hps_system:u0\|nios_hps_system_hps_0:hps_0 " "Elaborating entity \"nios_hps_system_hps_0\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\"" {  } { { "nios_hps_system/synthesis/nios_hps_system.vhd" "hps_0" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/nios_hps_system.vhd" 830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019224865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_hps_0_fpga_interfaces nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"nios_hps_system_hps_0_fpga_interfaces\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_hps_0.v" "fpga_interfaces" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_hps_0.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019224953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_hps_0_hps_io nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_hps_io:hps_io " "Elaborating entity \"nios_hps_system_hps_0_hps_io\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_hps_io:hps_io\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_hps_0.v" "hps_io" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_hps_0.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019225270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_hps_0_hps_io_border nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_hps_io:hps_io\|nios_hps_system_hps_0_hps_io_border:border " "Elaborating entity \"nios_hps_system_hps_0_hps_io_border\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_hps_io:hps_io\|nios_hps_system_hps_0_hps_io_border:border\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_hps_0_hps_io.v" "border" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_hps_0_hps_io.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019225329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_hps_io:hps_io\|nios_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_hps_io:hps_io\|nios_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_hps_0_hps_io_border.sv" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019225424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_hps_io:hps_io\|nios_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_hps_io:hps_io\|nios_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram.v" "pll" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019225496 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605019225497 "|uartsw|nios_hps_system:u0|nios_hps_system_hps_0:hps_0|nios_hps_system_hps_0_hps_io:hps_io|nios_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605019225498 "|uartsw|nios_hps_system:u0|nios_hps_system_hps_0:hps_0|nios_hps_system_hps_0_hps_io:hps_io|nios_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_hps_io:hps_io\|nios_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_hps_io:hps_io\|nios_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram.v" "p0" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019225577 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019225580 "|uartsw|nios_hps_system:u0|nios_hps_system_hps_0:hps_0|nios_hps_system_hps_0_hps_io:hps_io|nios_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_hps_io:hps_io\|nios_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_hps_io:hps_io\|nios_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019225648 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605019225680 "|uartsw|nios_hps_system:u0|nios_hps_system_hps_0:hps_0|nios_hps_system_hps_0_hps_io:hps_io|nios_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605019225681 "|uartsw|nios_hps_system:u0|nios_hps_system_hps_0:hps_0|nios_hps_system_hps_0_hps_io:hps_io|nios_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605019225688 "|uartsw|nios_hps_system:u0|nios_hps_system_hps_0:hps_0|nios_hps_system_hps_0_hps_io:hps_io|nios_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605019225688 "|uartsw|nios_hps_system:u0|nios_hps_system_hps_0:hps_0|nios_hps_system_hps_0_hps_io:hps_io|nios_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_hps_io:hps_io\|nios_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_hps_io:hps_io\|nios_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019225952 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605019225954 "|uartsw|nios_hps_system:u0|nios_hps_system_hps_0:hps_0|nios_hps_system_hps_0_hps_io:hps_io|nios_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605019225954 "|uartsw|nios_hps_system:u0|nios_hps_system_hps_0:hps_0|nios_hps_system_hps_0_hps_io:hps_io|nios_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_hps_io:hps_io\|nios_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_hps_io:hps_io\|nios_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019226052 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605019226063 "|uartsw|nios_hps_system:u0|nios_hps_system_hps_0:hps_0|nios_hps_system_hps_0_hps_io:hps_io|nios_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605019226063 "|uartsw|nios_hps_system:u0|nios_hps_system_hps_0:hps_0|nios_hps_system_hps_0_hps_io:hps_io|nios_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605019226063 "|uartsw|nios_hps_system:u0|nios_hps_system_hps_0:hps_0|nios_hps_system_hps_0_hps_io:hps_io|nios_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605019226063 "|uartsw|nios_hps_system:u0|nios_hps_system_hps_0:hps_0|nios_hps_system_hps_0_hps_io:hps_io|nios_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_hps_io:hps_io\|nios_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_hps_io:hps_io\|nios_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019226105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_hps_io:hps_io\|nios_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_hps_io:hps_io\|nios_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019226304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_hps_io:hps_io\|nios_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_hps_io:hps_io\|nios_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019226435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_hps_io:hps_io\|nios_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_hps_io:hps_io\|nios_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019226499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_hps_io:hps_io\|nios_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_hps_io:hps_io\|nios_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019226540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_hps_io:hps_io\|nios_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_hps_io:hps_io\|nios_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019227237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_hps_io:hps_io\|nios_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_hps_io:hps_io\|nios_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019227281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_hps_io:hps_io\|nios_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_hps_io:hps_io\|nios_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019227307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019227307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019227307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019227307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019227307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019227307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019227307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019227307 ""}  } { { "nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605019227307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019227468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019227468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_hps_io:hps_io\|nios_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_hps_io:hps_io\|nios_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019227471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_hps_io:hps_io\|nios_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_hps_io:hps_io\|nios_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019227513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_hps_io:hps_io\|nios_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_hps_io:hps_io\|nios_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019227577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_hps_io:hps_io\|nios_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_hps_io:hps_io\|nios_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019227610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_hps_io:hps_io\|nios_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_hps_io:hps_io\|nios_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram.v" "seq" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019228558 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram.v" "seq" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1605019228559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_hps_io:hps_io\|nios_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_hps_io:hps_io\|nios_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram.v" "c0" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019228584 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "nios_hps_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605019228634 "|uartsw|nios_hps_system:u0|nios_hps_system_hps_0:hps_0|nios_hps_system_hps_0_hps_io:hps_io|nios_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "nios_hps_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605019228634 "|uartsw|nios_hps_system:u0|nios_hps_system_hps_0:hps_0|nios_hps_system_hps_0_hps_io:hps_io|nios_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "nios_hps_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605019228634 "|uartsw|nios_hps_system:u0|nios_hps_system_hps_0:hps_0|nios_hps_system_hps_0_hps_io:hps_io|nios_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "nios_hps_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605019228634 "|uartsw|nios_hps_system:u0|nios_hps_system_hps_0:hps_0|nios_hps_system_hps_0_hps_io:hps_io|nios_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "nios_hps_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605019228634 "|uartsw|nios_hps_system:u0|nios_hps_system_hps_0:hps_0|nios_hps_system_hps_0_hps_io:hps_io|nios_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "nios_hps_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605019228634 "|uartsw|nios_hps_system:u0|nios_hps_system_hps_0:hps_0|nios_hps_system_hps_0_hps_io:hps_io|nios_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_hps_io:hps_io\|nios_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_hps_io:hps_io\|nios_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram.v" "oct" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019229325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_hps_io:hps_io\|nios_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_hps_0:hps_0\|nios_hps_system_hps_0_hps_io:hps_io\|nios_hps_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "nios_hps_system/synthesis/submodules/hps_sdram.v" "dll" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019229380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c nios_hps_system:u0\|altera_avalon_i2c:i2c_0 " "Elaborating entity \"altera_avalon_i2c\" for hierarchy \"nios_hps_system:u0\|altera_avalon_i2c:i2c_0\"" {  } { { "nios_hps_system/synthesis/nios_hps_system.vhd" "i2c_0" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/nios_hps_system.vhd" 905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019229420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_csr nios_hps_system:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr " "Elaborating entity \"altera_avalon_i2c_csr\" for hierarchy \"nios_hps_system:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\"" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c.v" "u_csr" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019229457 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(255) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(255): truncated value with size 32 to match size of target (3)" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_csr.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605019229460 "|uartsw|nios_hps_system:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(256) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(256): truncated value with size 32 to match size of target (3)" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_csr.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605019229460 "|uartsw|nios_hps_system:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(257) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(257): truncated value with size 32 to match size of target (3)" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_csr.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605019229460 "|uartsw|nios_hps_system:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(267) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(267): truncated value with size 32 to match size of target (3)" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_csr.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605019229461 "|uartsw|nios_hps_system:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(268) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(268): truncated value with size 32 to match size of target (3)" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_csr.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605019229461 "|uartsw|nios_hps_system:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(269) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(269): truncated value with size 32 to match size of target (3)" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_csr.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605019229461 "|uartsw|nios_hps_system:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_mstfsm nios_hps_system:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_mstfsm:u_mstfsm " "Elaborating entity \"altera_avalon_i2c_mstfsm\" for hierarchy \"nios_hps_system:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_mstfsm:u_mstfsm\"" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c.v" "u_mstfsm" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019229505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_rxshifter nios_hps_system:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_rxshifter:u_rxshifter " "Elaborating entity \"altera_avalon_i2c_rxshifter\" for hierarchy \"nios_hps_system:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_rxshifter:u_rxshifter\"" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c.v" "u_rxshifter" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019229539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txshifter nios_hps_system:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txshifter:u_txshifter " "Elaborating entity \"altera_avalon_i2c_txshifter\" for hierarchy \"nios_hps_system:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txshifter:u_txshifter\"" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c.v" "u_txshifter" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019229571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_spksupp nios_hps_system:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_spksupp:u_spksupp " "Elaborating entity \"altera_avalon_i2c_spksupp\" for hierarchy \"nios_hps_system:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_spksupp:u_spksupp\"" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c.v" "u_spksupp" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019229635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_det nios_hps_system:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_det:u_condt_det " "Elaborating entity \"altera_avalon_i2c_condt_det\" for hierarchy \"nios_hps_system:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_det:u_condt_det\"" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c.v" "u_condt_det" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019229665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_gen nios_hps_system:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_gen:u_condt_gen " "Elaborating entity \"altera_avalon_i2c_condt_gen\" for hierarchy \"nios_hps_system:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_gen:u_condt_gen\"" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c.v" "u_condt_gen" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019229718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_clk_cnt nios_hps_system:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_clk_cnt:u_clk_cnt " "Elaborating entity \"altera_avalon_i2c_clk_cnt\" for hierarchy \"nios_hps_system:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_clk_cnt:u_clk_cnt\"" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c.v" "u_clk_cnt" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019229751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txout nios_hps_system:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout " "Elaborating entity \"altera_avalon_i2c_txout\" for hierarchy \"nios_hps_system:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout\"" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c.v" "u_txout" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019229783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo nios_hps_system:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"nios_hps_system:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\"" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c.v" "u_txfifo" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019229810 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1605019229811 "|uartsw|nios_hps_system:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_hps_system:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_hps_system:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019230367 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_hps_system:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"nios_hps_system:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019230394 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_hps_system:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"nios_hps_system:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019230394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019230394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019230394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019230394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019230394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019230394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019230394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019230394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019230394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019230394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019230394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019230394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019230394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019230394 ""}  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605019230394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tuh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tuh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tuh1 " "Found entity 1: altsyncram_tuh1" {  } { { "db/altsyncram_tuh1.tdf" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/db/altsyncram_tuh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019230574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019230574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tuh1 nios_hps_system:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_tuh1:auto_generated " "Elaborating entity \"altsyncram_tuh1\" for hierarchy \"nios_hps_system:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_tuh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019230578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo nios_hps_system:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"nios_hps_system:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\"" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c.v" "u_rxfifo" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019230685 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1605019230686 "|uartsw|nios_hps_system:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_hps_system:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_hps_system:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019230874 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_hps_system:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"nios_hps_system:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019230904 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_hps_system:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"nios_hps_system:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019230905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019230905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019230905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019230905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019230905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019230905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019230905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019230905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019230905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019230905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019230905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019230905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019230905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019230905 ""}  } { { "nios_hps_system/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605019230905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bsh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bsh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bsh1 " "Found entity 1: altsyncram_bsh1" {  } { { "db/altsyncram_bsh1.tdf" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/db/altsyncram_bsh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019230977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019230977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bsh1 nios_hps_system:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_bsh1:auto_generated " "Elaborating entity \"altsyncram_bsh1\" for hierarchy \"nios_hps_system:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_bsh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019230980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_jtag_uart_0 nios_hps_system:u0\|nios_hps_system_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios_hps_system_jtag_uart_0\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_jtag_uart_0:jtag_uart_0\"" {  } { { "nios_hps_system/synthesis/nios_hps_system.vhd" "jtag_uart_0" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/nios_hps_system.vhd" 932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019231023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_jtag_uart_0_scfifo_w nios_hps_system:u0\|nios_hps_system_jtag_uart_0:jtag_uart_0\|nios_hps_system_jtag_uart_0_scfifo_w:the_nios_hps_system_jtag_uart_0_scfifo_w " "Elaborating entity \"nios_hps_system_jtag_uart_0_scfifo_w\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_jtag_uart_0:jtag_uart_0\|nios_hps_system_jtag_uart_0_scfifo_w:the_nios_hps_system_jtag_uart_0_scfifo_w\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_jtag_uart_0.v" "the_nios_hps_system_jtag_uart_0_scfifo_w" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019231055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_hps_system:u0\|nios_hps_system_jtag_uart_0:jtag_uart_0\|nios_hps_system_jtag_uart_0_scfifo_w:the_nios_hps_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_jtag_uart_0:jtag_uart_0\|nios_hps_system_jtag_uart_0_scfifo_w:the_nios_hps_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_jtag_uart_0.v" "wfifo" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019231927 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_hps_system:u0\|nios_hps_system_jtag_uart_0:jtag_uart_0\|nios_hps_system_jtag_uart_0_scfifo_w:the_nios_hps_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_hps_system:u0\|nios_hps_system_jtag_uart_0:jtag_uart_0\|nios_hps_system_jtag_uart_0_scfifo_w:the_nios_hps_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_jtag_uart_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019231961 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_hps_system:u0\|nios_hps_system_jtag_uart_0:jtag_uart_0\|nios_hps_system_jtag_uart_0_scfifo_w:the_nios_hps_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_hps_system:u0\|nios_hps_system_jtag_uart_0:jtag_uart_0\|nios_hps_system_jtag_uart_0_scfifo_w:the_nios_hps_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019231961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019231961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019231961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019231961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019231961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019231961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019231961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019231961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019231961 ""}  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_jtag_uart_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605019231961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019232121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019232121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 nios_hps_system:u0\|nios_hps_system_jtag_uart_0:jtag_uart_0\|nios_hps_system_jtag_uart_0_scfifo_w:the_nios_hps_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_jtag_uart_0:jtag_uart_0\|nios_hps_system_jtag_uart_0_scfifo_w:the_nios_hps_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019232124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019232180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019232180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 nios_hps_system:u0\|nios_hps_system_jtag_uart_0:jtag_uart_0\|nios_hps_system_jtag_uart_0_scfifo_w:the_nios_hps_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_jtag_uart_0:jtag_uart_0\|nios_hps_system_jtag_uart_0_scfifo_w:the_nios_hps_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019232185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019232284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019232284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_hps_system:u0\|nios_hps_system_jtag_uart_0:jtag_uart_0\|nios_hps_system_jtag_uart_0_scfifo_w:the_nios_hps_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_jtag_uart_0:jtag_uart_0\|nios_hps_system_jtag_uart_0_scfifo_w:the_nios_hps_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019232290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019232517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019232517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 nios_hps_system:u0\|nios_hps_system_jtag_uart_0:jtag_uart_0\|nios_hps_system_jtag_uart_0_scfifo_w:the_nios_hps_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_jtag_uart_0:jtag_uart_0\|nios_hps_system_jtag_uart_0_scfifo_w:the_nios_hps_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019232525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019232714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019232714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 nios_hps_system:u0\|nios_hps_system_jtag_uart_0:jtag_uart_0\|nios_hps_system_jtag_uart_0_scfifo_w:the_nios_hps_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_jtag_uart_0:jtag_uart_0\|nios_hps_system_jtag_uart_0_scfifo_w:the_nios_hps_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019232720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019232810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019232810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb nios_hps_system:u0\|nios_hps_system_jtag_uart_0:jtag_uart_0\|nios_hps_system_jtag_uart_0_scfifo_w:the_nios_hps_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_jtag_uart_0:jtag_uart_0\|nios_hps_system_jtag_uart_0_scfifo_w:the_nios_hps_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019232816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_jtag_uart_0_scfifo_r nios_hps_system:u0\|nios_hps_system_jtag_uart_0:jtag_uart_0\|nios_hps_system_jtag_uart_0_scfifo_r:the_nios_hps_system_jtag_uart_0_scfifo_r " "Elaborating entity \"nios_hps_system_jtag_uart_0_scfifo_r\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_jtag_uart_0:jtag_uart_0\|nios_hps_system_jtag_uart_0_scfifo_r:the_nios_hps_system_jtag_uart_0_scfifo_r\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_jtag_uart_0.v" "the_nios_hps_system_jtag_uart_0_scfifo_r" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019232862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_hps_system:u0\|nios_hps_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_hps_system_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_hps_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_jtag_uart_0.v" "nios_hps_system_jtag_uart_0_alt_jtag_atlantic" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019233488 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_hps_system:u0\|nios_hps_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_hps_system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_hps_system:u0\|nios_hps_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_hps_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_jtag_uart_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019233524 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_hps_system:u0\|nios_hps_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_hps_system_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios_hps_system:u0\|nios_hps_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_hps_system_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019233524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019233524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019233524 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019233524 ""}  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_jtag_uart_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605019233524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_hps_system:u0\|nios_hps_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_hps_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_hps_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019233782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_hps_system:u0\|nios_hps_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_hps_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_hps_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019234034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_nios2_qsys_0 nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"nios_hps_system_nios2_qsys_0\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\"" {  } { { "nios_hps_system/synthesis/nios_hps_system.vhd" "nios2_qsys_0" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/nios_hps_system.vhd" 946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019234123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_nios2_qsys_0_test_bench nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_test_bench:the_nios_hps_system_nios2_qsys_0_test_bench " "Elaborating entity \"nios_hps_system_nios2_qsys_0_test_bench\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_test_bench:the_nios_hps_system_nios2_qsys_0_test_bench\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "the_nios_hps_system_nios2_qsys_0_test_bench" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 3856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019234268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_nios2_qsys_0_register_bank_a_module nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_register_bank_a_module:nios_hps_system_nios2_qsys_0_register_bank_a " "Elaborating entity \"nios_hps_system_nios2_qsys_0_register_bank_a_module\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_register_bank_a_module:nios_hps_system_nios2_qsys_0_register_bank_a\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "nios_hps_system_nios2_qsys_0_register_bank_a" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 4341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019234302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_register_bank_a_module:nios_hps_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_register_bank_a_module:nios_hps_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "the_altsyncram" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019234396 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_register_bank_a_module:nios_hps_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_register_bank_a_module:nios_hps_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019234454 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_register_bank_a_module:nios_hps_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_register_bank_a_module:nios_hps_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019234454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_hps_system_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"nios_hps_system_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019234454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019234454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019234454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019234454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019234454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019234454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019234454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019234454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019234454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019234454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019234454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019234454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019234454 ""}  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605019234454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p2o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p2o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p2o1 " "Found entity 1: altsyncram_p2o1" {  } { { "db/altsyncram_p2o1.tdf" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/db/altsyncram_p2o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019234543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019234543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p2o1 nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_register_bank_a_module:nios_hps_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_p2o1:auto_generated " "Elaborating entity \"altsyncram_p2o1\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_register_bank_a_module:nios_hps_system_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_p2o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019234546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_nios2_qsys_0_register_bank_b_module nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_register_bank_b_module:nios_hps_system_nios2_qsys_0_register_bank_b " "Elaborating entity \"nios_hps_system_nios2_qsys_0_register_bank_b_module\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_register_bank_b_module:nios_hps_system_nios2_qsys_0_register_bank_b\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "nios_hps_system_nios2_qsys_0_register_bank_b" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 4362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019234782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_register_bank_b_module:nios_hps_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_register_bank_b_module:nios_hps_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "the_altsyncram" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019234853 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_register_bank_b_module:nios_hps_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_register_bank_b_module:nios_hps_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 124 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019234894 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_register_bank_b_module:nios_hps_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_register_bank_b_module:nios_hps_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019234894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_hps_system_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"nios_hps_system_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019234894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019234894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019234894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019234894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019234894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019234894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019234894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019234894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019234894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019234894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019234894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019234894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019234894 ""}  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 124 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605019234894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q2o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q2o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q2o1 " "Found entity 1: altsyncram_q2o1" {  } { { "db/altsyncram_q2o1.tdf" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/db/altsyncram_q2o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019234980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019234980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q2o1 nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_register_bank_b_module:nios_hps_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_q2o1:auto_generated " "Elaborating entity \"altsyncram_q2o1\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_register_bank_b_module:nios_hps_system_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_q2o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019234983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_nios2_qsys_0_nios2_oci nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci " "Elaborating entity \"nios_hps_system_nios2_qsys_0_nios2_oci\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "the_nios_hps_system_nios2_qsys_0_nios2_oci" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 4831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019235192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_nios2_qsys_0_nios2_oci_debug nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_nios2_oci_debug:the_nios_hps_system_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"nios_hps_system_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_nios2_oci_debug:the_nios_hps_system_nios2_qsys_0_nios2_oci_debug\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "the_nios_hps_system_nios2_qsys_0_nios2_oci_debug" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 2860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019235251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_nios2_oci_debug:the_nios_hps_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_nios2_oci_debug:the_nios_hps_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019235322 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_nios2_oci_debug:the_nios_hps_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_nios2_oci_debug:the_nios_hps_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019235345 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_nios2_oci_debug:the_nios_hps_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_nios2_oci_debug:the_nios_hps_system_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019235345 ""}  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605019235345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_nios2_qsys_0_nios2_ocimem nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_nios2_ocimem:the_nios_hps_system_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"nios_hps_system_nios2_qsys_0_nios2_ocimem\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_nios2_ocimem:the_nios_hps_system_nios2_qsys_0_nios2_ocimem\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "the_nios_hps_system_nios2_qsys_0_nios2_ocimem" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 2880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019235356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_nios2_qsys_0_ociram_sp_ram_module nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_nios2_ocimem:the_nios_hps_system_nios2_qsys_0_nios2_ocimem\|nios_hps_system_nios2_qsys_0_ociram_sp_ram_module:nios_hps_system_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"nios_hps_system_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_nios2_ocimem:the_nios_hps_system_nios2_qsys_0_nios2_ocimem\|nios_hps_system_nios2_qsys_0_ociram_sp_ram_module:nios_hps_system_nios2_qsys_0_ociram_sp_ram\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "nios_hps_system_nios2_qsys_0_ociram_sp_ram" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019235433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_nios2_ocimem:the_nios_hps_system_nios2_qsys_0_nios2_ocimem\|nios_hps_system_nios2_qsys_0_ociram_sp_ram_module:nios_hps_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_nios2_ocimem:the_nios_hps_system_nios2_qsys_0_nios2_ocimem\|nios_hps_system_nios2_qsys_0_ociram_sp_ram_module:nios_hps_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "the_altsyncram" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019235521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_nios2_ocimem:the_nios_hps_system_nios2_qsys_0_nios2_ocimem\|nios_hps_system_nios2_qsys_0_ociram_sp_ram_module:nios_hps_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_nios2_ocimem:the_nios_hps_system_nios2_qsys_0_nios2_ocimem\|nios_hps_system_nios2_qsys_0_ociram_sp_ram_module:nios_hps_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 335 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019235561 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_nios2_ocimem:the_nios_hps_system_nios2_qsys_0_nios2_ocimem\|nios_hps_system_nios2_qsys_0_ociram_sp_ram_module:nios_hps_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_nios2_ocimem:the_nios_hps_system_nios2_qsys_0_nios2_ocimem\|nios_hps_system_nios2_qsys_0_ociram_sp_ram_module:nios_hps_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_hps_system_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"nios_hps_system_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019235561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019235561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019235561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019235561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019235561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019235561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019235561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019235561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019235561 ""}  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 335 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605019235561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c9g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9g1 " "Found entity 1: altsyncram_c9g1" {  } { { "db/altsyncram_c9g1.tdf" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/db/altsyncram_c9g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019235649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019235649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c9g1 nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_nios2_ocimem:the_nios_hps_system_nios2_qsys_0_nios2_ocimem\|nios_hps_system_nios2_qsys_0_ociram_sp_ram_module:nios_hps_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_c9g1:auto_generated " "Elaborating entity \"altsyncram_c9g1\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_nios2_ocimem:the_nios_hps_system_nios2_qsys_0_nios2_ocimem\|nios_hps_system_nios2_qsys_0_ociram_sp_ram_module:nios_hps_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_c9g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019235652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_nios2_qsys_0_nios2_avalon_reg nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_nios2_avalon_reg:the_nios_hps_system_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"nios_hps_system_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_nios2_avalon_reg:the_nios_hps_system_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "the_nios_hps_system_nios2_qsys_0_nios2_avalon_reg" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 2899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019235893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_nios2_qsys_0_nios2_oci_break nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_nios2_oci_break:the_nios_hps_system_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"nios_hps_system_nios2_qsys_0_nios2_oci_break\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_nios2_oci_break:the_nios_hps_system_nios2_qsys_0_nios2_oci_break\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "the_nios_hps_system_nios2_qsys_0_nios2_oci_break" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 2930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019235921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_nios2_qsys_0_nios2_oci_xbrk nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_nios2_oci_xbrk:the_nios_hps_system_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"nios_hps_system_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_nios2_oci_xbrk:the_nios_hps_system_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "the_nios_hps_system_nios2_qsys_0_nios2_oci_xbrk" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 2951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019236016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_nios2_qsys_0_nios2_oci_dbrk nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_nios2_oci_dbrk:the_nios_hps_system_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"nios_hps_system_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_nios2_oci_dbrk:the_nios_hps_system_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "the_nios_hps_system_nios2_qsys_0_nios2_oci_dbrk" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 2977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019236048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_nios2_qsys_0_nios2_oci_itrace nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_nios2_oci_itrace:the_nios_hps_system_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"nios_hps_system_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_nios2_oci_itrace:the_nios_hps_system_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "the_nios_hps_system_nios2_qsys_0_nios2_oci_itrace" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 2996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019236095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_nios2_qsys_0_nios2_oci_dtrace nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_nios2_oci_dtrace:the_nios_hps_system_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"nios_hps_system_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_nios2_oci_dtrace:the_nios_hps_system_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "the_nios_hps_system_nios2_qsys_0_nios2_oci_dtrace" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 3011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019236224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_nios2_qsys_0_nios2_oci_td_mode nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_nios2_oci_dtrace:the_nios_hps_system_nios2_qsys_0_nios2_oci_dtrace\|nios_hps_system_nios2_qsys_0_nios2_oci_td_mode:nios_hps_system_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_hps_system_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_nios2_oci_dtrace:the_nios_hps_system_nios2_qsys_0_nios2_oci_dtrace\|nios_hps_system_nios2_qsys_0_nios2_oci_td_mode:nios_hps_system_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "nios_hps_system_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 1766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019236354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_nios2_qsys_0_nios2_oci_fifo nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_nios2_oci_fifo:the_nios_hps_system_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"nios_hps_system_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_nios2_oci_fifo:the_nios_hps_system_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "the_nios_hps_system_nios2_qsys_0_nios2_oci_fifo" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 3030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019236381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_nios2_oci_fifo:the_nios_hps_system_nios2_qsys_0_nios2_oci_fifo\|nios_hps_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_nios_hps_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_hps_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_nios2_oci_fifo:the_nios_hps_system_nios2_qsys_0_nios2_oci_fifo\|nios_hps_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_nios_hps_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "the_nios_hps_system_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019236459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_nios2_oci_fifo:the_nios_hps_system_nios2_qsys_0_nios2_oci_fifo\|nios_hps_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_nios_hps_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_hps_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_nios2_oci_fifo:the_nios_hps_system_nios2_qsys_0_nios2_oci_fifo\|nios_hps_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_nios_hps_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "the_nios_hps_system_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 2110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019236486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_nios2_oci_fifo:the_nios_hps_system_nios2_qsys_0_nios2_oci_fifo\|nios_hps_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_nios_hps_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_hps_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_nios2_oci_fifo:the_nios_hps_system_nios2_qsys_0_nios2_oci_fifo\|nios_hps_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_nios_hps_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "the_nios_hps_system_nios2_qsys_0_nios2_oci_fifo_cnt_inc" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 2119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019236559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_nios2_qsys_0_oci_test_bench nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_nios2_oci_fifo:the_nios_hps_system_nios2_qsys_0_nios2_oci_fifo\|nios_hps_system_nios2_qsys_0_oci_test_bench:the_nios_hps_system_nios2_qsys_0_oci_test_bench " "Elaborating entity \"nios_hps_system_nios2_qsys_0_oci_test_bench\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_nios2_oci_fifo:the_nios_hps_system_nios2_qsys_0_nios2_oci_fifo\|nios_hps_system_nios2_qsys_0_oci_test_bench:the_nios_hps_system_nios2_qsys_0_oci_test_bench\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "the_nios_hps_system_nios2_qsys_0_oci_test_bench" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 2127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019236582 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "nios_hps_system_nios2_qsys_0_oci_test_bench " "Entity \"nios_hps_system_nios2_qsys_0_oci_test_bench\" contains only dangling pins" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "the_nios_hps_system_nios2_qsys_0_oci_test_bench" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 2127 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1605019236583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_nios2_qsys_0_nios2_oci_pib nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_nios2_oci_pib:the_nios_hps_system_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"nios_hps_system_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_nios2_oci_pib:the_nios_hps_system_nios2_qsys_0_nios2_oci_pib\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "the_nios_hps_system_nios2_qsys_0_nios2_oci_pib" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 3040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019236607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_nios2_qsys_0_nios2_oci_im nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_nios2_oci_im:the_nios_hps_system_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"nios_hps_system_nios2_qsys_0_nios2_oci_im\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_nios2_oci_im:the_nios_hps_system_nios2_qsys_0_nios2_oci_im\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "the_nios_hps_system_nios2_qsys_0_nios2_oci_im" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 3061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019236638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" "the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0.v" 3166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019236672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_nios2_qsys_0_jtag_debug_module_tck nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper\|nios_hps_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"nios_hps_system_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper\|nios_hps_system_nios2_qsys_0_jtag_debug_module_tck:the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_nios_hps_system_nios2_qsys_0_jtag_debug_module_tck" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019236703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper\|nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper\|nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_nios_hps_system_nios2_qsys_0_jtag_debug_module_sysclk" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019236793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_hps_system_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_hps_system_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "nios_hps_system_nios2_qsys_0_jtag_debug_module_phy" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019236966 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_hps_system_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_hps_system_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019236992 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_hps_system_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_hps_system_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019236992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019236992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019236992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019236992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019236992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019236992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019236992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019236992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019236992 ""}  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605019236992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_hps_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_hps_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019236999 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_hps_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_hps_system_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_hps_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_hps_system_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019237021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_hps_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_hps_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019237031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_hps_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_nios2_qsys_0:nios2_qsys_0\|nios_hps_system_nios2_qsys_0_nios2_oci:the_nios_hps_system_nios2_qsys_0_nios2_oci\|nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_hps_system_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_hps_system_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019237063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_nios_7seg nios_hps_system:u0\|nios_hps_system_nios_7seg:nios_7seg " "Elaborating entity \"nios_hps_system_nios_7seg\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_nios_7seg:nios_7seg\"" {  } { { "nios_hps_system/synthesis/nios_hps_system.vhd" "nios_7seg" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/nios_hps_system.vhd" 976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019237104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_nios_buttons nios_hps_system:u0\|nios_hps_system_nios_buttons:nios_buttons " "Elaborating entity \"nios_hps_system_nios_buttons\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_nios_buttons:nios_buttons\"" {  } { { "nios_hps_system/synthesis/nios_hps_system.vhd" "nios_buttons" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/nios_hps_system.vhd" 988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019237132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_nios_header_conn nios_hps_system:u0\|nios_hps_system_nios_header_conn:nios_header_conn " "Elaborating entity \"nios_hps_system_nios_header_conn\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_nios_header_conn:nios_header_conn\"" {  } { { "nios_hps_system/synthesis/nios_hps_system.vhd" "nios_header_conn" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/nios_hps_system.vhd" 997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019237160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_nios_i2cclk nios_hps_system:u0\|nios_hps_system_nios_i2cclk:nios_i2cclk " "Elaborating entity \"nios_hps_system_nios_i2cclk\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_nios_i2cclk:nios_i2cclk\"" {  } { { "nios_hps_system/synthesis/nios_hps_system.vhd" "nios_i2cclk" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/nios_hps_system.vhd" 1010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019237193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_nios_i2cdat nios_hps_system:u0\|nios_hps_system_nios_i2cdat:nios_i2cdat " "Elaborating entity \"nios_hps_system_nios_i2cdat\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_nios_i2cdat:nios_i2cdat\"" {  } { { "nios_hps_system/synthesis/nios_hps_system.vhd" "nios_i2cdat" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/nios_hps_system.vhd" 1022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019237218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_nios_leds nios_hps_system:u0\|nios_hps_system_nios_leds:nios_leds " "Elaborating entity \"nios_hps_system_nios_leds\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_nios_leds:nios_leds\"" {  } { { "nios_hps_system/synthesis/nios_hps_system.vhd" "nios_leds" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/nios_hps_system.vhd" 1047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019237248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_nios_switches nios_hps_system:u0\|nios_hps_system_nios_switches:nios_switches " "Elaborating entity \"nios_hps_system_nios_switches\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_nios_switches:nios_switches\"" {  } { { "nios_hps_system/synthesis/nios_hps_system.vhd" "nios_switches" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/nios_hps_system.vhd" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019237276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_nios_uartrx nios_hps_system:u0\|nios_hps_system_nios_uartrx:nios_uartrx " "Elaborating entity \"nios_hps_system_nios_uartrx\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_nios_uartrx:nios_uartrx\"" {  } { { "nios_hps_system/synthesis/nios_hps_system.vhd" "nios_uartrx" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/nios_hps_system.vhd" 1068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019237303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_pll_0 nios_hps_system:u0\|nios_hps_system_pll_0:pll_0 " "Elaborating entity \"nios_hps_system_pll_0\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_pll_0:pll_0\"" {  } { { "nios_hps_system/synthesis/nios_hps_system.vhd" "pll_0" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/nios_hps_system.vhd" 1089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019237355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll nios_hps_system:u0\|nios_hps_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_pll_0.v" "altera_pll_i" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_pll_0.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019237526 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1605019237572 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_hps_system:u0\|nios_hps_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"nios_hps_system:u0\|nios_hps_system_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_pll_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_pll_0.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019237638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_hps_system:u0\|nios_hps_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"nios_hps_system:u0\|nios_hps_system_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 100.000000 MHz " "Parameter \"output_clock_frequency2\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 -3750 ps " "Parameter \"phase_shift2\" = \"-3750 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019237638 ""}  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_pll_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_pll_0.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605019237638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_sdram_controller_0 nios_hps_system:u0\|nios_hps_system_sdram_controller_0:sdram_controller_0 " "Elaborating entity \"nios_hps_system_sdram_controller_0\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_sdram_controller_0:sdram_controller_0\"" {  } { { "nios_hps_system/synthesis/nios_hps_system.vhd" "sdram_controller_0" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/nios_hps_system.vhd" 1099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019237650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_sdram_controller_0_input_efifo_module nios_hps_system:u0\|nios_hps_system_sdram_controller_0:sdram_controller_0\|nios_hps_system_sdram_controller_0_input_efifo_module:the_nios_hps_system_sdram_controller_0_input_efifo_module " "Elaborating entity \"nios_hps_system_sdram_controller_0_input_efifo_module\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_sdram_controller_0:sdram_controller_0\|nios_hps_system_sdram_controller_0_input_efifo_module:the_nios_hps_system_sdram_controller_0_input_efifo_module\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_sdram_controller_0.v" "the_nios_hps_system_sdram_controller_0_input_efifo_module" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_sdram_controller_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019237816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_spi_0 nios_hps_system:u0\|nios_hps_system_spi_0:spi_0 " "Elaborating entity \"nios_hps_system_spi_0\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_spi_0:spi_0\"" {  } { { "nios_hps_system/synthesis/nios_hps_system.vhd" "spi_0" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/nios_hps_system.vhd" 1123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019237853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_sysid_qsys_0 nios_hps_system:u0\|nios_hps_system_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"nios_hps_system_sysid_qsys_0\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_sysid_qsys_0:sysid_qsys_0\"" {  } { { "nios_hps_system/synthesis/nios_hps_system.vhd" "sysid_qsys_0" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/nios_hps_system.vhd" 1140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019237898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_timer_0 nios_hps_system:u0\|nios_hps_system_timer_0:timer_0 " "Elaborating entity \"nios_hps_system_timer_0\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_timer_0:timer_0\"" {  } { { "nios_hps_system/synthesis/nios_hps_system.vhd" "timer_0" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/nios_hps_system.vhd" 1148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019237939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_uart_0 nios_hps_system:u0\|nios_hps_system_uart_0:uart_0 " "Elaborating entity \"nios_hps_system_uart_0\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_uart_0:uart_0\"" {  } { { "nios_hps_system/synthesis/nios_hps_system.vhd" "uart_0" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/nios_hps_system.vhd" 1160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019237983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_uart_0_tx nios_hps_system:u0\|nios_hps_system_uart_0:uart_0\|nios_hps_system_uart_0_tx:the_nios_hps_system_uart_0_tx " "Elaborating entity \"nios_hps_system_uart_0_tx\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_uart_0:uart_0\|nios_hps_system_uart_0_tx:the_nios_hps_system_uart_0_tx\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_uart_0.v" "the_nios_hps_system_uart_0_tx" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_uart_0.v" 896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019238011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_uart_0_rx nios_hps_system:u0\|nios_hps_system_uart_0:uart_0\|nios_hps_system_uart_0_rx:the_nios_hps_system_uart_0_rx " "Elaborating entity \"nios_hps_system_uart_0_rx\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_uart_0:uart_0\|nios_hps_system_uart_0_rx:the_nios_hps_system_uart_0_rx\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_uart_0.v" "the_nios_hps_system_uart_0_rx" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_uart_0.v" 914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019238066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_uart_0_rx_stimulus_source nios_hps_system:u0\|nios_hps_system_uart_0:uart_0\|nios_hps_system_uart_0_rx:the_nios_hps_system_uart_0_rx\|nios_hps_system_uart_0_rx_stimulus_source:the_nios_hps_system_uart_0_rx_stimulus_source " "Elaborating entity \"nios_hps_system_uart_0_rx_stimulus_source\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_uart_0:uart_0\|nios_hps_system_uart_0_rx:the_nios_hps_system_uart_0_rx\|nios_hps_system_uart_0_rx_stimulus_source:the_nios_hps_system_uart_0_rx_stimulus_source\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_uart_0.v" "the_nios_hps_system_uart_0_rx_stimulus_source" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_uart_0.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019238098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_uart_0_regs nios_hps_system:u0\|nios_hps_system_uart_0:uart_0\|nios_hps_system_uart_0_regs:the_nios_hps_system_uart_0_regs " "Elaborating entity \"nios_hps_system_uart_0_regs\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_uart_0:uart_0\|nios_hps_system_uart_0_regs:the_nios_hps_system_uart_0_regs\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_uart_0.v" "the_nios_hps_system_uart_0_regs" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_uart_0.v" 945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019238156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_mm_interconnect_0 nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_hps_system_mm_interconnect_0\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios_hps_system/synthesis/nios_hps_system.vhd" "mm_interconnect_0" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/nios_hps_system.vhd" 1176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019238188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" 1544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019239091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" 1604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019239125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" 1668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019239159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" 1732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019239223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_0_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_0_csr_translator\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" "i2c_0_csr_translator" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" 1796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019239260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" 1860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019239315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_0_s1_translator\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" "sdram_controller_0_s1_translator" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" 1924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019239350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_leds_s1_translator\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" "nios_leds_s1_translator" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" 1988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019239407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" "timer_0_s1_translator" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" 2500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019239472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_0_s1_translator\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" "uart_0_s1_translator" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019239519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" "nios2_qsys_0_data_master_agent" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" 2837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019239557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_agent" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019239602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019239630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_hps_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019239669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" 3043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019239707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" 3084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019239789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" "i2c_0_csr_agent_rsp_fifo" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" 3375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019239853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rdata_fifo\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" "i2c_0_csr_agent_rdata_fifo" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" 3416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019239925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_0_s1_agent\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" "sdram_controller_0_s1_agent" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" 3625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019239981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_hps_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019240027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" "sdram_controller_0_s1_agent_rsp_fifo" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" 3666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019240063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" "sdram_controller_0_s1_agent_rdata_fifo" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" 3707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019240187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_mm_interconnect_0_router nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_router:router " "Elaborating entity \"nios_hps_system_mm_interconnect_0_router\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_router:router\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" "router" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" 5881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019240509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_mm_interconnect_0_router_default_decode nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_router:router\|nios_hps_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_hps_system_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_router:router\|nios_hps_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019240583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_mm_interconnect_0_router_001 nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_hps_system_mm_interconnect_0_router_001\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_router_001:router_001\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" "router_001" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" 5897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019240611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_mm_interconnect_0_router_001_default_decode nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_router_001:router_001\|nios_hps_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_hps_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_router_001:router_001\|nios_hps_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019240667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_mm_interconnect_0_router_002 nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_hps_system_mm_interconnect_0_router_002\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_router_002:router_002\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" "router_002" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" 5913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019240720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_mm_interconnect_0_router_002_default_decode nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_router_002:router_002\|nios_hps_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_hps_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_router_002:router_002\|nios_hps_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019240751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_mm_interconnect_0_router_005 nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"nios_hps_system_mm_interconnect_0_router_005\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_router_005:router_005\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" "router_005" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" 5961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019240795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_mm_interconnect_0_router_005_default_decode nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_router_005:router_005\|nios_hps_system_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"nios_hps_system_mm_interconnect_0_router_005_default_decode\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_router_005:router_005\|nios_hps_system_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019240853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_mm_interconnect_0_router_006 nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"nios_hps_system_mm_interconnect_0_router_006\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_router_006:router_006\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" "router_006" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" 5977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019240876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_mm_interconnect_0_router_006_default_decode nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_router_006:router_006\|nios_hps_system_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"nios_hps_system_mm_interconnect_0_router_006_default_decode\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_router_006:router_006\|nios_hps_system_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019240905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" "sdram_controller_0_s1_burst_adapter" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" 6235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019241030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019241065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_mm_interconnect_0_cmd_demux nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_hps_system_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" "cmd_demux" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" 6354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019241093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_mm_interconnect_0_cmd_demux_001 nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_hps_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" "cmd_demux_001" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" 6377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019241184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_mm_interconnect_0_cmd_mux nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_hps_system_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" "cmd_mux" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" 6394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019241218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_mm_interconnect_0_cmd_mux_003 nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"nios_hps_system_mm_interconnect_0_cmd_mux_003\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" "cmd_mux_003" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" 6451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019241253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019241291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_hps_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019241315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_mm_interconnect_0_rsp_demux nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_hps_system_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" "rsp_demux" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" 6712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019241401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_mm_interconnect_0_rsp_mux nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_hps_system_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" "rsp_mux" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" 7132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019241487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_rsp_mux.sv" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019241638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_hps_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019241667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_mm_interconnect_0_rsp_mux_001 nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_hps_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" "rsp_mux_001" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" 7155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019241695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019241731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" "sdram_controller_0_s1_rsp_width_adapter" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" 7221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019241758 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "nios_hps_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605019241771 "|uartsw|nios_hps_system:u0|nios_hps_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "nios_hps_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605019241772 "|uartsw|nios_hps_system:u0|nios_hps_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "nios_hps_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605019241772 "|uartsw|nios_hps_system:u0|nios_hps_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" "sdram_controller_0_s1_cmd_width_adapter" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" 7287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019241857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" "crosser" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" 7321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019241914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019241954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "nios_hps_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019242013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_mm_interconnect_0_avalon_st_adapter nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_hps_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" 8404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019242558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_hps_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_hps_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_hps_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019242590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_mm_interconnect_0_avalon_st_adapter_004 nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"nios_hps_system_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0.v" 8520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019242641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|nios_hps_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_hps_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|nios_hps_system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|nios_hps_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019242669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_irq_mapper nios_hps_system:u0\|nios_hps_system_irq_mapper:irq_mapper " "Elaborating entity \"nios_hps_system_irq_mapper\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_irq_mapper:irq_mapper\"" {  } { { "nios_hps_system/synthesis/nios_hps_system.vhd" "irq_mapper" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/nios_hps_system.vhd" 1286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019242822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser nios_hps_system:u0\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"nios_hps_system:u0\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "nios_hps_system/synthesis/nios_hps_system.vhd" "irq_synchronizer" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/nios_hps_system.vhd" 1298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019242847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle nios_hps_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"nios_hps_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "nios_hps_system/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019242945 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_hps_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"nios_hps_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "nios_hps_system/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019242968 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_hps_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"nios_hps_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019242968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019242968 ""}  } { { "nios_hps_system/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605019242968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_hps_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_hps_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019242977 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_hps_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u nios_hps_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"nios_hps_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"nios_hps_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "nios_hps_system/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019243024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_rst_controller nios_hps_system:u0\|nios_hps_system_rst_controller:rst_controller " "Elaborating entity \"nios_hps_system_rst_controller\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_rst_controller:rst_controller\"" {  } { { "nios_hps_system/synthesis/nios_hps_system.vhd" "rst_controller" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/nios_hps_system.vhd" 1363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019243125 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req nios_hps_system_rst_controller.vhd(55) " "VHDL Signal Declaration warning at nios_hps_system_rst_controller.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_hps_system/synthesis/nios_hps_system_rst_controller.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/nios_hps_system_rst_controller.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605019243126 "|uartsw|nios_hps_system:u0|nios_hps_system_rst_controller:rst_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_hps_system:u0\|nios_hps_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "nios_hps_system/synthesis/nios_hps_system_rst_controller.vhd" "rst_controller" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/nios_hps_system_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019243164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_hps_system:u0\|nios_hps_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios_hps_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019243202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_hps_system:u0\|nios_hps_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios_hps_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019243230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_hps_system_rst_controller_001 nios_hps_system:u0\|nios_hps_system_rst_controller_001:rst_controller_001 " "Elaborating entity \"nios_hps_system_rst_controller_001\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_rst_controller_001:rst_controller_001\"" {  } { { "nios_hps_system/synthesis/nios_hps_system.vhd" "rst_controller_001" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/nios_hps_system.vhd" 1428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019243283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_hps_system:u0\|nios_hps_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_hps_system:u0\|nios_hps_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "nios_hps_system/synthesis/nios_hps_system_rst_controller_001.vhd" "rst_controller_001" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/nios_hps_system_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019243317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdisp7seg hexdisp7seg:hd0 " "Elaborating entity \"hexdisp7seg\" for hierarchy \"hexdisp7seg:hd0\"" {  } { { "uartsw.vhd" "hd0" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019243355 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1605019250553 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.11.10.15:40:56 Progress: Loading sld9cba3cc9/alt_sld_fab_wrapper_hw.tcl " "2020.11.10.15:40:56 Progress: Loading sld9cba3cc9/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019256504 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019261264 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019261603 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019265122 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019265312 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019265483 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019265681 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019265713 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019265715 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1605019266590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9cba3cc9/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9cba3cc9/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld9cba3cc9/alt_sld_fab.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/db/ip/sld9cba3cc9/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019267006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019267006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9cba3cc9/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9cba3cc9/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld9cba3cc9/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/db/ip/sld9cba3cc9/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019267156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019267156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9cba3cc9/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9cba3cc9/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld9cba3cc9/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/db/ip/sld9cba3cc9/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019267175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019267175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9cba3cc9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9cba3cc9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld9cba3cc9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/db/ip/sld9cba3cc9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019267285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019267285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9cba3cc9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld9cba3cc9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld9cba3cc9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/db/ip/sld9cba3cc9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019267431 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld9cba3cc9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/db/ip/sld9cba3cc9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019267431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019267431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9cba3cc9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9cba3cc9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld9cba3cc9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/db/ip/sld9cba3cc9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019267547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019267547 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1 " "Ignored 1 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1 " "Ignored 1 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1605019272849 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1605019272849 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605019281498 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605019281498 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605019281498 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605019281498 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605019281498 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605019281498 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605019281498 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605019281498 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605019281498 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605019281498 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605019281498 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605019281498 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605019281498 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605019281498 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605019281498 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1605019281498 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1605019281498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019281611 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"nios_hps_system:u0\|nios_hps_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019281611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019281611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019281611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019281611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019281611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019281611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019281611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019281611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019281611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019281611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019281611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019281611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019281611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019281611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605019281611 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605019281611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/db/altsyncram_40n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605019281692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019281692 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "39 " "39 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1605019283338 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[0\]\" and its non-tri-state driver." {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 88 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605019283709 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[1\]\" and its non-tri-state driver." {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 88 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605019283709 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[2\]\" and its non-tri-state driver." {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 88 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605019283709 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[3\]\" and its non-tri-state driver." {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 88 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605019283709 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[4\]\" and its non-tri-state driver." {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 88 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605019283709 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[5\]\" and its non-tri-state driver." {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 88 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605019283709 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[7\]\" and its non-tri-state driver." {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 88 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605019283709 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[0\]\" and its non-tri-state driver." {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605019283709 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[1\]\" and its non-tri-state driver." {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605019283709 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[2\]\" and its non-tri-state driver." {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605019283709 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[3\]\" and its non-tri-state driver." {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605019283709 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[4\]\" and its non-tri-state driver." {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605019283709 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[5\]\" and its non-tri-state driver." {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605019283709 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[6\]\" and its non-tri-state driver." {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605019283709 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[7\]\" and its non-tri-state driver." {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605019283709 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[8\]\" and its non-tri-state driver." {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605019283709 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[9\]\" and its non-tri-state driver." {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605019283709 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[10\]\" and its non-tri-state driver." {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605019283709 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[11\]\" and its non-tri-state driver." {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605019283709 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[12\]\" and its non-tri-state driver." {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605019283709 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[13\]\" and its non-tri-state driver." {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605019283709 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[14\]\" and its non-tri-state driver." {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605019283709 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[15\]\" and its non-tri-state driver." {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605019283709 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[16\]\" and its non-tri-state driver." {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605019283709 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[17\]\" and its non-tri-state driver." {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605019283709 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[18\]\" and its non-tri-state driver." {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605019283709 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[19\]\" and its non-tri-state driver." {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605019283709 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[20\]\" and its non-tri-state driver." {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605019283709 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[21\]\" and its non-tri-state driver." {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605019283709 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[22\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[22\]\" and its non-tri-state driver." {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605019283709 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[23\]\" and its non-tri-state driver." {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605019283709 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[24\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[24\]\" and its non-tri-state driver." {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605019283709 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[25\]\" and its non-tri-state driver." {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605019283709 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[26\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[26\]\" and its non-tri-state driver." {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605019283709 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[27\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[27\]\" and its non-tri-state driver." {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605019283709 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[28\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[28\]\" and its non-tri-state driver." {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605019283709 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[29\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[29\]\" and its non-tri-state driver." {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605019283709 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[30\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[30\]\" and its non-tri-state driver." {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605019283709 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[31\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[31\]\" and its non-tri-state driver." {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1605019283709 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1605019283709 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 88 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605019283711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 88 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605019283711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 88 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605019283711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 88 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605019283711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 88 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605019283711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 88 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605019283711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 88 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605019283711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 88 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605019283711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 88 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605019283711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 88 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605019283711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 88 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605019283711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 88 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605019283711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 88 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605019283711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 88 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605019283711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 88 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605019283711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 88 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605019283711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 88 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605019283711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 88 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605019283711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 88 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605019283711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 88 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605019283711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 88 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605019283711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 88 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605019283711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 88 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605019283711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 88 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605019283711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 88 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605019283711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 88 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605019283711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 88 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605019283711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 88 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605019283711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605019283711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605019283711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605019283711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605019283711 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1605019283711 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[6\] GND pin " "The pin \"GPIO_0\[6\]\" is fed by GND" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 88 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1605019283712 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1605019283712 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[0\]\" is moved to its source" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1605019283733 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[1\]\" is moved to its source" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1605019283733 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[2\]\" is moved to its source" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1605019283733 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[3\]\" is moved to its source" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1605019283733 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[4\]\" is moved to its source" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1605019283733 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[5\]\" is moved to its source" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1605019283733 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[6\]\" is moved to its source" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1605019283733 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[7\]\" is moved to its source" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1605019283733 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[8\]\" is moved to its source" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1605019283733 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[9\]\" is moved to its source" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1605019283733 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[10\]\" is moved to its source" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1605019283733 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[11\]\" is moved to its source" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1605019283733 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[12\]\" is moved to its source" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1605019283733 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[13\]\" is moved to its source" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1605019283733 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[14\]\" is moved to its source" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1605019283733 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[15\]\" is moved to its source" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1605019283733 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[16\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[16\]\" is moved to its source" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1605019283733 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[17\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[17\]\" is moved to its source" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1605019283733 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[18\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[18\]\" is moved to its source" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1605019283733 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[19\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[19\]\" is moved to its source" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1605019283733 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[20\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[20\]\" is moved to its source" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1605019283733 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[21\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[21\]\" is moved to its source" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1605019283733 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[22\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[22\]\" is moved to its source" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1605019283733 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[23\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[23\]\" is moved to its source" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1605019283733 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[24\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[24\]\" is moved to its source" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1605019283733 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[25\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[25\]\" is moved to its source" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1605019283733 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[26\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[26\]\" is moved to its source" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1605019283733 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[27\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[27\]\" is moved to its source" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1605019283733 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[28\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[28\]\" is moved to its source" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1605019283733 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[29\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[29\]\" is moved to its source" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1605019283733 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[30\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[30\]\" is moved to its source" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1605019283733 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO_1\[31\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO_1\[31\]\" is moved to its source" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1605019283733 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1605019283733 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "nios_hps_system/synthesis/submodules/nios_hps_system_uart_0.v" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/nios_hps_system/synthesis/submodules/nios_hps_system_uart_0.v" 707 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1605019283793 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1605019283793 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[0\]~synth " "Node \"GPIO_0\[0\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[1\]~synth " "Node \"GPIO_0\[1\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[2\]~synth " "Node \"GPIO_0\[2\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[3\]~synth " "Node \"GPIO_0\[3\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[4\]~synth " "Node \"GPIO_0\[4\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[5\]~synth " "Node \"GPIO_0\[5\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[7\]~synth " "Node \"GPIO_0\[7\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[0\]~synth " "Node \"GPIO_1\[0\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[1\]~synth " "Node \"GPIO_1\[1\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[2\]~synth " "Node \"GPIO_1\[2\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[3\]~synth " "Node \"GPIO_1\[3\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[4\]~synth " "Node \"GPIO_1\[4\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[5\]~synth " "Node \"GPIO_1\[5\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[6\]~synth " "Node \"GPIO_1\[6\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[7\]~synth " "Node \"GPIO_1\[7\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[8\]~synth " "Node \"GPIO_1\[8\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[9\]~synth " "Node \"GPIO_1\[9\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[10\]~synth " "Node \"GPIO_1\[10\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[11\]~synth " "Node \"GPIO_1\[11\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[12\]~synth " "Node \"GPIO_1\[12\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[13\]~synth " "Node \"GPIO_1\[13\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[14\]~synth " "Node \"GPIO_1\[14\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[15\]~synth " "Node \"GPIO_1\[15\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[16\]~synth " "Node \"GPIO_1\[16\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[17\]~synth " "Node \"GPIO_1\[17\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[18\]~synth " "Node \"GPIO_1\[18\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[19\]~synth " "Node \"GPIO_1\[19\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[20\]~synth " "Node \"GPIO_1\[20\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[21\]~synth " "Node \"GPIO_1\[21\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[22\]~synth " "Node \"GPIO_1\[22\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[23\]~synth " "Node \"GPIO_1\[23\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[24\]~synth " "Node \"GPIO_1\[24\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[25\]~synth " "Node \"GPIO_1\[25\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[26\]~synth " "Node \"GPIO_1\[26\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[27\]~synth " "Node \"GPIO_1\[27\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[28\]~synth " "Node \"GPIO_1\[28\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[29\]~synth " "Node \"GPIO_1\[29\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[30\]~synth " "Node \"GPIO_1\[30\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[31\]~synth " "Node \"GPIO_1\[31\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 105 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 105 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 105 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 105 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 125 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 133 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 134 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 134 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 134 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 134 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_UART_RX~synth " "Node \"HPS_UART_RX~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 139 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_UART_TX~synth " "Node \"HPS_UART_TX~synth\"" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 140 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605019286693 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1605019286693 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "uartsw.vhd" "" { Text "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/uartsw.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605019286697 "|uartsw|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1605019286697 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019287442 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "618 " "618 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605019290499 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "nios_hps_system_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"nios_hps_system_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019291386 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/intelFPGA_lite/projects_DE1-SoC/uartsw/output_files/uartsw.map.smsg " "Generated suppressed messages file E:/intelFPGA_lite/projects_DE1-SoC/uartsw/output_files/uartsw.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019293809 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "29 0 3 0 0 " "Adding 29 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1605019511573 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605019511573 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6552 " "Implemented 6552 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1605019514870 ""} { "Info" "ICUT_CUT_TM_OPINS" "108 " "Implemented 108 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1605019514870 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "137 " "Implemented 137 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1605019514870 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5494 " "Implemented 5494 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1605019514870 ""} { "Info" "ICUT_CUT_TM_RAMS" "146 " "Implemented 146 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1605019514870 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1605019514870 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1605019514870 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1605019514870 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 220 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 220 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1187 " "Peak virtual memory: 1187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605019515180 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 10 15:45:15 2020 " "Processing ended: Tue Nov 10 15:45:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605019515180 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:19 " "Elapsed time: 00:05:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605019515180 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:34 " "Total CPU time (on all processors): 00:05:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605019515180 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605019515180 ""}
