.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"

/* I2C_bI2C_UDB */
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__0__MASK, 0x01
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__0__POS, 0
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__1__MASK, 0x02
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__1__POS, 1
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYDEV_UWRK_UWRK16_DEF_B0_UDB08_09_ACTL
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYDEV_UWRK_UWRK16_DEF_B0_UDB08_09_CTL
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYDEV_UWRK_UWRK16_DEF_B0_UDB08_09_CTL
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYDEV_UWRK_UWRK16_DEF_B0_UDB08_09_CTL
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYDEV_UWRK_UWRK16_DEF_B0_UDB08_09_CTL
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYDEV_UWRK_UWRK16_DEF_B0_UDB08_09_MSK
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYDEV_UWRK_UWRK16_DEF_B0_UDB08_09_MSK
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYDEV_UWRK_UWRK16_DEF_B0_UDB08_09_MSK
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYDEV_UWRK_UWRK16_DEF_B0_UDB08_09_MSK
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__2__MASK, 0x04
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__2__POS, 2
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__4__MASK, 0x10
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__4__POS, 4
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__5__MASK, 0x20
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__5__POS, 5
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__6__MASK, 0x40
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__6__POS, 6
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYDEV_UWRK_UWRK8_B0_UDB08_ACTL
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__CONTROL_REG, CYDEV_UWRK_UWRK8_B0_UDB08_CTL
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__CONTROL_ST_REG, CYDEV_UWRK_UWRK16_CAT_B0_UDB08_ST_CTL
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__COUNT_REG, CYDEV_UWRK_UWRK8_B0_UDB08_CTL
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__COUNT_ST_REG, CYDEV_UWRK_UWRK16_CAT_B0_UDB08_ST_CTL
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__MASK, 0x77
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYDEV_UWRK_UWRK16_CAT_B0_UDB08_MSK_ACTL
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYDEV_UWRK_UWRK16_CAT_B0_UDB08_MSK_ACTL
.set I2C_bI2C_UDB_AsyncCtl_CtrlReg__PERIOD_REG, CYDEV_UWRK_UWRK8_B0_UDB08_MSK
.set I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG, CYDEV_UWRK_UWRK16_DEF_B0_UDB12_13_A0
.set I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG, CYDEV_UWRK_UWRK16_DEF_B0_UDB12_13_A1
.set I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG, CYDEV_UWRK_UWRK16_DEF_B0_UDB12_13_D0
.set I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG, CYDEV_UWRK_UWRK16_DEF_B0_UDB12_13_D1
.set I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG, CYDEV_UWRK_UWRK16_DEF_B0_UDB12_13_ACTL
.set I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG, CYDEV_UWRK_UWRK16_DEF_B0_UDB12_13_F0
.set I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG, CYDEV_UWRK_UWRK16_DEF_B0_UDB12_13_F1
.set I2C_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG, CYDEV_UWRK_UWRK16_CAT_B0_UDB12_A0_A1
.set I2C_bI2C_UDB_Master_ClkGen_u0__A0_REG, CYDEV_UWRK_UWRK8_B0_UDB12_A0
.set I2C_bI2C_UDB_Master_ClkGen_u0__A1_REG, CYDEV_UWRK_UWRK8_B0_UDB12_A1
.set I2C_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG, CYDEV_UWRK_UWRK16_CAT_B0_UDB12_D0_D1
.set I2C_bI2C_UDB_Master_ClkGen_u0__D0_REG, CYDEV_UWRK_UWRK8_B0_UDB12_D0
.set I2C_bI2C_UDB_Master_ClkGen_u0__D1_REG, CYDEV_UWRK_UWRK8_B0_UDB12_D1
.set I2C_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG, CYDEV_UWRK_UWRK8_B0_UDB12_ACTL
.set I2C_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG, CYDEV_UWRK_UWRK16_CAT_B0_UDB12_F0_F1
.set I2C_bI2C_UDB_Master_ClkGen_u0__F0_REG, CYDEV_UWRK_UWRK8_B0_UDB12_F0
.set I2C_bI2C_UDB_Master_ClkGen_u0__F1_REG, CYDEV_UWRK_UWRK8_B0_UDB12_F1
.set I2C_bI2C_UDB_Shifter_u0__16BIT_A0_REG, CYDEV_UWRK_UWRK16_DEF_B0_UDB11_12_A0
.set I2C_bI2C_UDB_Shifter_u0__16BIT_A1_REG, CYDEV_UWRK_UWRK16_DEF_B0_UDB11_12_A1
.set I2C_bI2C_UDB_Shifter_u0__16BIT_D0_REG, CYDEV_UWRK_UWRK16_DEF_B0_UDB11_12_D0
.set I2C_bI2C_UDB_Shifter_u0__16BIT_D1_REG, CYDEV_UWRK_UWRK16_DEF_B0_UDB11_12_D1
.set I2C_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG, CYDEV_UWRK_UWRK16_DEF_B0_UDB11_12_ACTL
.set I2C_bI2C_UDB_Shifter_u0__16BIT_F0_REG, CYDEV_UWRK_UWRK16_DEF_B0_UDB11_12_F0
.set I2C_bI2C_UDB_Shifter_u0__16BIT_F1_REG, CYDEV_UWRK_UWRK16_DEF_B0_UDB11_12_F1
.set I2C_bI2C_UDB_Shifter_u0__A0_A1_REG, CYDEV_UWRK_UWRK16_CAT_B0_UDB11_A0_A1
.set I2C_bI2C_UDB_Shifter_u0__A0_REG, CYDEV_UWRK_UWRK8_B0_UDB11_A0
.set I2C_bI2C_UDB_Shifter_u0__A1_REG, CYDEV_UWRK_UWRK8_B0_UDB11_A1
.set I2C_bI2C_UDB_Shifter_u0__D0_D1_REG, CYDEV_UWRK_UWRK16_CAT_B0_UDB11_D0_D1
.set I2C_bI2C_UDB_Shifter_u0__D0_REG, CYDEV_UWRK_UWRK8_B0_UDB11_D0
.set I2C_bI2C_UDB_Shifter_u0__D1_REG, CYDEV_UWRK_UWRK8_B0_UDB11_D1
.set I2C_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG, CYDEV_UWRK_UWRK8_B0_UDB11_ACTL
.set I2C_bI2C_UDB_Shifter_u0__F0_F1_REG, CYDEV_UWRK_UWRK16_CAT_B0_UDB11_F0_F1
.set I2C_bI2C_UDB_Shifter_u0__F0_REG, CYDEV_UWRK_UWRK8_B0_UDB11_F0
.set I2C_bI2C_UDB_Shifter_u0__F1_REG, CYDEV_UWRK_UWRK8_B0_UDB11_F1
.set I2C_bI2C_UDB_StsReg__0__MASK, 0x01
.set I2C_bI2C_UDB_StsReg__0__POS, 0
.set I2C_bI2C_UDB_StsReg__1__MASK, 0x02
.set I2C_bI2C_UDB_StsReg__1__POS, 1
.set I2C_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG, CYDEV_UWRK_UWRK16_DEF_B0_UDB11_12_ACTL
.set I2C_bI2C_UDB_StsReg__16BIT_STATUS_REG, CYDEV_UWRK_UWRK16_DEF_B0_UDB11_12_ST
.set I2C_bI2C_UDB_StsReg__4__MASK, 0x10
.set I2C_bI2C_UDB_StsReg__4__POS, 4
.set I2C_bI2C_UDB_StsReg__MASK, 0x13
.set I2C_bI2C_UDB_StsReg__MASK_REG, CYDEV_UWRK_UWRK8_B0_UDB11_MSK
.set I2C_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG, CYDEV_UWRK_UWRK8_B0_UDB11_ACTL
.set I2C_bI2C_UDB_StsReg__STATUS_REG, CYDEV_UWRK_UWRK8_B0_UDB11_ST

/* I2C_I2C_IRQ */
.set I2C_I2C_IRQ__INTC_CLR_EN_REG, CYDEV_NVIC_CLRENA0
.set I2C_I2C_IRQ__INTC_CLR_PD_REG, CYDEV_NVIC_CLRPEND0
.set I2C_I2C_IRQ__INTC_MASK, 0x2000
.set I2C_I2C_IRQ__INTC_NUMBER, 13
.set I2C_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_I2C_IRQ__INTC_PRIOR_REG, CYDEV_NVIC_PRI_13
.set I2C_I2C_IRQ__INTC_SET_EN_REG, CYDEV_NVIC_SETENA0
.set I2C_I2C_IRQ__INTC_SET_PD_REG, CYDEV_NVIC_SETPEND0

/* LCD_LCDPort */
.set LCD_LCDPort__0__MASK, 0x01
.set LCD_LCDPort__0__PC, CYDEV_IO_PC_PRT2_PC0
.set LCD_LCDPort__0__PORT, 2
.set LCD_LCDPort__0__SHIFT, 0
.set LCD_LCDPort__1__MASK, 0x02
.set LCD_LCDPort__1__PC, CYDEV_IO_PC_PRT2_PC1
.set LCD_LCDPort__1__PORT, 2
.set LCD_LCDPort__1__SHIFT, 1
.set LCD_LCDPort__2__MASK, 0x04
.set LCD_LCDPort__2__PC, CYDEV_IO_PC_PRT2_PC2
.set LCD_LCDPort__2__PORT, 2
.set LCD_LCDPort__2__SHIFT, 2
.set LCD_LCDPort__3__MASK, 0x08
.set LCD_LCDPort__3__PC, CYDEV_IO_PC_PRT2_PC3
.set LCD_LCDPort__3__PORT, 2
.set LCD_LCDPort__3__SHIFT, 3
.set LCD_LCDPort__4__MASK, 0x10
.set LCD_LCDPort__4__PC, CYDEV_IO_PC_PRT2_PC4
.set LCD_LCDPort__4__PORT, 2
.set LCD_LCDPort__4__SHIFT, 4
.set LCD_LCDPort__5__MASK, 0x20
.set LCD_LCDPort__5__PC, CYDEV_IO_PC_PRT2_PC5
.set LCD_LCDPort__5__PORT, 2
.set LCD_LCDPort__5__SHIFT, 5
.set LCD_LCDPort__6__MASK, 0x40
.set LCD_LCDPort__6__PC, CYDEV_IO_PC_PRT2_PC6
.set LCD_LCDPort__6__PORT, 2
.set LCD_LCDPort__6__SHIFT, 6
.set LCD_LCDPort__AG, CYDEV_IO_PRT_PRT2_AG
.set LCD_LCDPort__AMUX, CYDEV_IO_PRT_PRT2_AMUX
.set LCD_LCDPort__BIE, CYDEV_IO_PRT_PRT2_BIE
.set LCD_LCDPort__BIT_MASK, CYDEV_IO_PRT_PRT2_BIT_MASK
.set LCD_LCDPort__BYP, CYDEV_IO_PRT_PRT2_BYP
.set LCD_LCDPort__CTL, CYDEV_IO_PRT_PRT2_CTL
.set LCD_LCDPort__DM0, CYDEV_IO_PRT_PRT2_DM0
.set LCD_LCDPort__DM1, CYDEV_IO_PRT_PRT2_DM1
.set LCD_LCDPort__DM2, CYDEV_IO_PRT_PRT2_DM2
.set LCD_LCDPort__DR, CYDEV_IO_PRT_PRT2_DR
.set LCD_LCDPort__INP_DIS, CYDEV_IO_PRT_PRT2_INP_DIS
.set LCD_LCDPort__LCD_COM_SEG, CYDEV_IO_PRT_PRT2_LCD_COM_SEG
.set LCD_LCDPort__LCD_EN, CYDEV_IO_PRT_PRT2_LCD_EN
.set LCD_LCDPort__MASK, 0x7F
.set LCD_LCDPort__PORT, 2
.set LCD_LCDPort__PRT, CYDEV_IO_PRT_PRT2_PRT
.set LCD_LCDPort__PRTDSI__CAPS_SEL, CYDEV_PRTDSI_PRT2_CAPS_SEL
.set LCD_LCDPort__PRTDSI__DBL_SYNC_IN, CYDEV_PRTDSI_PRT2_DBL_SYNC_IN
.set LCD_LCDPort__PRTDSI__OE_SEL0, CYDEV_PRTDSI_PRT2_OE_SEL0
.set LCD_LCDPort__PRTDSI__OE_SEL1, CYDEV_PRTDSI_PRT2_OE_SEL1
.set LCD_LCDPort__PRTDSI__OUT_SEL0, CYDEV_PRTDSI_PRT2_OUT_SEL0
.set LCD_LCDPort__PRTDSI__OUT_SEL1, CYDEV_PRTDSI_PRT2_OUT_SEL1
.set LCD_LCDPort__PRTDSI__SYNC_OUT, CYDEV_PRTDSI_PRT2_SYNC_OUT
.set LCD_LCDPort__PS, CYDEV_IO_PRT_PRT2_PS
.set LCD_LCDPort__SHIFT, 0
.set LCD_LCDPort__SLW, CYDEV_IO_PRT_PRT2_SLW

/* Clock */
.set Clock__CFG0, CYDEV_CLKDIST_DCFG0_CFG0
.set Clock__CFG1, CYDEV_CLKDIST_DCFG0_CFG1
.set Clock__CFG2, CYDEV_CLKDIST_DCFG0_CFG2
.set Clock__CFG2_SRC_SEL_MASK, 0x07
.set Clock__PM_ACT_CFG, CYDEV_PM_ACT_CFG2
.set Clock__PM_ACT_MSK, 0x01
.set Clock__PM_STBY_CFG, CYDEV_PM_STBY_CFG2
.set Clock__PM_STBY_MSK, 0x01

/* SCL */
.set SCL__0__MASK, 0x10
.set SCL__0__PC, CYDEV_IO_PC_PRT4_PC4
.set SCL__0__PORT, 4
.set SCL__0__SHIFT, 4
.set SCL__AG, CYDEV_IO_PRT_PRT4_AG
.set SCL__AMUX, CYDEV_IO_PRT_PRT4_AMUX
.set SCL__BIE, CYDEV_IO_PRT_PRT4_BIE
.set SCL__BIT_MASK, CYDEV_IO_PRT_PRT4_BIT_MASK
.set SCL__BYP, CYDEV_IO_PRT_PRT4_BYP
.set SCL__CTL, CYDEV_IO_PRT_PRT4_CTL
.set SCL__DM0, CYDEV_IO_PRT_PRT4_DM0
.set SCL__DM1, CYDEV_IO_PRT_PRT4_DM1
.set SCL__DM2, CYDEV_IO_PRT_PRT4_DM2
.set SCL__DR, CYDEV_IO_PRT_PRT4_DR
.set SCL__INP_DIS, CYDEV_IO_PRT_PRT4_INP_DIS
.set SCL__LCD_COM_SEG, CYDEV_IO_PRT_PRT4_LCD_COM_SEG
.set SCL__LCD_EN, CYDEV_IO_PRT_PRT4_LCD_EN
.set SCL__MASK, 0x10
.set SCL__PORT, 4
.set SCL__PRT, CYDEV_IO_PRT_PRT4_PRT
.set SCL__PRTDSI__CAPS_SEL, CYDEV_PRTDSI_PRT4_CAPS_SEL
.set SCL__PRTDSI__DBL_SYNC_IN, CYDEV_PRTDSI_PRT4_DBL_SYNC_IN
.set SCL__PRTDSI__OE_SEL0, CYDEV_PRTDSI_PRT4_OE_SEL0
.set SCL__PRTDSI__OE_SEL1, CYDEV_PRTDSI_PRT4_OE_SEL1
.set SCL__PRTDSI__OUT_SEL0, CYDEV_PRTDSI_PRT4_OUT_SEL0
.set SCL__PRTDSI__OUT_SEL1, CYDEV_PRTDSI_PRT4_OUT_SEL1
.set SCL__PRTDSI__SYNC_OUT, CYDEV_PRTDSI_PRT4_SYNC_OUT
.set SCL__PS, CYDEV_IO_PRT_PRT4_PS
.set SCL__SHIFT, 4
.set SCL__SLW, CYDEV_IO_PRT_PRT4_SLW

/* SDA */
.set SDA__0__MASK, 0x20
.set SDA__0__PC, CYDEV_IO_PC_PRT4_PC5
.set SDA__0__PORT, 4
.set SDA__0__SHIFT, 5
.set SDA__AG, CYDEV_IO_PRT_PRT4_AG
.set SDA__AMUX, CYDEV_IO_PRT_PRT4_AMUX
.set SDA__BIE, CYDEV_IO_PRT_PRT4_BIE
.set SDA__BIT_MASK, CYDEV_IO_PRT_PRT4_BIT_MASK
.set SDA__BYP, CYDEV_IO_PRT_PRT4_BYP
.set SDA__CTL, CYDEV_IO_PRT_PRT4_CTL
.set SDA__DM0, CYDEV_IO_PRT_PRT4_DM0
.set SDA__DM1, CYDEV_IO_PRT_PRT4_DM1
.set SDA__DM2, CYDEV_IO_PRT_PRT4_DM2
.set SDA__DR, CYDEV_IO_PRT_PRT4_DR
.set SDA__INP_DIS, CYDEV_IO_PRT_PRT4_INP_DIS
.set SDA__LCD_COM_SEG, CYDEV_IO_PRT_PRT4_LCD_COM_SEG
.set SDA__LCD_EN, CYDEV_IO_PRT_PRT4_LCD_EN
.set SDA__MASK, 0x20
.set SDA__PORT, 4
.set SDA__PRT, CYDEV_IO_PRT_PRT4_PRT
.set SDA__PRTDSI__CAPS_SEL, CYDEV_PRTDSI_PRT4_CAPS_SEL
.set SDA__PRTDSI__DBL_SYNC_IN, CYDEV_PRTDSI_PRT4_DBL_SYNC_IN
.set SDA__PRTDSI__OE_SEL0, CYDEV_PRTDSI_PRT4_OE_SEL0
.set SDA__PRTDSI__OE_SEL1, CYDEV_PRTDSI_PRT4_OE_SEL1
.set SDA__PRTDSI__OUT_SEL0, CYDEV_PRTDSI_PRT4_OUT_SEL0
.set SDA__PRTDSI__OUT_SEL1, CYDEV_PRTDSI_PRT4_OUT_SEL1
.set SDA__PRTDSI__SYNC_OUT, CYDEV_PRTDSI_PRT4_SYNC_OUT
.set SDA__PS, CYDEV_IO_PRT_PRT4_PS
.set SDA__SHIFT, 5
.set SDA__SLW, CYDEV_IO_PRT_PRT4_SLW

/* Miscellaneous */
/* -- WARNING: define names containting LEOPARD or PANTHER are deprecated and will be removed in a future release */
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_MEMBER_5A, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 2
.set CYDEV_CHIP_DIE_PANTHER, 2
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_DIE_PANTHER
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CyBtldr_I2C, 0
.set CYDEV_BOOTLOADER_WAIT_COMMAND, 1
.set CYDEV_BOOTLOADER_WAIT_TIME, 10
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x0E13C069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5A
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REV_PANTHER_ES1
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5A_ES1
.set CYDEV_CONFIG_FORCE_ROUTE, 0
.set CYDEV_CONFIG_UNUSED_IO, 0
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 0
.set CYDEV_CONFIGURATION_IMOENABLED, 0
.set CYDEV_CONFIGURATION_MODE, 0
.set CYDEV_DATA_CACHE_ENABLED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x01
.set CYDEV_DEBUG_ENABLE_REGISTER, CYDEV_MFGCFG_MLOGIC_DBG_DBE
.set CYDEV_DEBUGGING_DPS, 2
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_REQXRES, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 4096
.set CYDEV_INSTRUCT_CACHE_ENABLED, 0
.set CYDEV_STACK_SIZE, 16384
.set CYDEV_VDDA_MV, 5500
.set CYDEV_VDDD_MV, 5500
.set CYDEV_VIO0_MV, 5500
.set CYDEV_VIO1_MV, 5500
.set CYDEV_VIO2_MV, 5500
.set CYDEV_VIO3_MV, 5500
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
