Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon May 27 11:50:17 2024
| Host         : vanloi-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file controller_timing_summary_routed.rpt -pb controller_timing_summary_routed.pb -rpx controller_timing_summary_routed.rpx -warn_on_violation
| Design       : controller
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  71          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (36)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (36)
-------------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.115        0.000                      0                48068        0.031        0.000                      0                48068        4.500        0.000                       0                 26423  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.115        0.000                      0                48068        0.031        0.000                      0                48068        4.500        0.000                       0                 26423  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 is_load_bias_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[12].u_lstm_unit/pre_sum_bf_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.621ns  (logic 0.642ns (6.673%)  route 8.979ns (93.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 14.499 - 10.000 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       1.783     5.164    clk_IBUF_BUFG
    SLICE_X102Y89        FDCE                                         r  is_load_bias_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y89        FDCE (Prop_fdce_C_Q)         0.518     5.682 r  is_load_bias_reg/Q
                         net (fo=513, routed)         8.979    14.661    genblk1[12].u_lstm_unit/pre_sum_bf_reg[0]_1
    SLICE_X38Y75         LUT6 (Prop_lut6_I3_O)        0.124    14.785 r  genblk1[12].u_lstm_unit/pre_sum_bf[6]_i_1__11/O
                         net (fo=1, routed)           0.000    14.785    genblk1[12].u_lstm_unit/pre_sum_bf[6]
    SLICE_X38Y75         FDCE                                         r  genblk1[12].u_lstm_unit/pre_sum_bf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       1.462    14.499    genblk1[12].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X38Y75         FDCE                                         r  genblk1[12].u_lstm_unit/pre_sum_bf_reg[6]/C
                         clock pessimism              0.358    14.856    
                         clock uncertainty           -0.035    14.821    
    SLICE_X38Y75         FDCE (Setup_fdce_C_D)        0.079    14.900    genblk1[12].u_lstm_unit/pre_sum_bf_reg[6]
  -------------------------------------------------------------------
                         required time                         14.900    
                         arrival time                         -14.785    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 is_load_bias_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[12].u_lstm_unit/pre_sum_bf_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.604ns  (logic 0.642ns (6.685%)  route 8.962ns (93.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 14.499 - 10.000 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       1.783     5.164    clk_IBUF_BUFG
    SLICE_X102Y89        FDCE                                         r  is_load_bias_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y89        FDCE (Prop_fdce_C_Q)         0.518     5.682 r  is_load_bias_reg/Q
                         net (fo=513, routed)         8.962    14.644    genblk1[12].u_lstm_unit/pre_sum_bf_reg[0]_1
    SLICE_X38Y75         LUT6 (Prop_lut6_I3_O)        0.124    14.768 r  genblk1[12].u_lstm_unit/pre_sum_bf[0]_i_1__11/O
                         net (fo=1, routed)           0.000    14.768    genblk1[12].u_lstm_unit/pre_sum_bf[0]
    SLICE_X38Y75         FDCE                                         r  genblk1[12].u_lstm_unit/pre_sum_bf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       1.462    14.499    genblk1[12].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X38Y75         FDCE                                         r  genblk1[12].u_lstm_unit/pre_sum_bf_reg[0]/C
                         clock pessimism              0.358    14.856    
                         clock uncertainty           -0.035    14.821    
    SLICE_X38Y75         FDCE (Setup_fdce_C_D)        0.079    14.900    genblk1[12].u_lstm_unit/pre_sum_bf_reg[0]
  -------------------------------------------------------------------
                         required time                         14.900    
                         arrival time                         -14.768    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 is_load_bias_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[12].u_lstm_unit/pre_sum_bf_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.607ns  (logic 0.642ns (6.682%)  route 8.965ns (93.318%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.512ns = ( 14.512 - 10.000 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       1.783     5.164    clk_IBUF_BUFG
    SLICE_X102Y89        FDCE                                         r  is_load_bias_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y89        FDCE (Prop_fdce_C_Q)         0.518     5.682 r  is_load_bias_reg/Q
                         net (fo=513, routed)         8.965    14.647    genblk1[12].u_lstm_unit/pre_sum_bf_reg[0]_1
    SLICE_X32Y87         LUT6 (Prop_lut6_I3_O)        0.124    14.771 r  genblk1[12].u_lstm_unit/pre_sum_bf[28]_i_1__11/O
                         net (fo=1, routed)           0.000    14.771    genblk1[12].u_lstm_unit/pre_sum_bf[28]
    SLICE_X32Y87         FDCE                                         r  genblk1[12].u_lstm_unit/pre_sum_bf_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       1.475    14.512    genblk1[12].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X32Y87         FDCE                                         r  genblk1[12].u_lstm_unit/pre_sum_bf_reg[28]/C
                         clock pessimism              0.358    14.869    
                         clock uncertainty           -0.035    14.834    
    SLICE_X32Y87         FDCE (Setup_fdce_C_D)        0.079    14.913    genblk1[12].u_lstm_unit/pre_sum_bf_reg[28]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                         -14.771    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 is_load_bias_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[2].u_lstm_unit/pre_sum_bf_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.631ns  (logic 0.642ns (6.666%)  route 8.989ns (93.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.609ns = ( 14.609 - 10.000 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       1.783     5.164    clk_IBUF_BUFG
    SLICE_X102Y89        FDCE                                         r  is_load_bias_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y89        FDCE (Prop_fdce_C_Q)         0.518     5.682 r  is_load_bias_reg/Q
                         net (fo=513, routed)         8.989    14.671    genblk1[2].u_lstm_unit/pre_sum_bf_reg[0]_1
    SLICE_X27Y45         LUT6 (Prop_lut6_I3_O)        0.124    14.795 r  genblk1[2].u_lstm_unit/pre_sum_bf[23]_i_1__1/O
                         net (fo=1, routed)           0.000    14.795    genblk1[2].u_lstm_unit/pre_sum_bf[23]
    SLICE_X27Y45         FDCE                                         r  genblk1[2].u_lstm_unit/pre_sum_bf_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       1.572    14.609    genblk1[2].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X27Y45         FDCE                                         r  genblk1[2].u_lstm_unit/pre_sum_bf_reg[23]/C
                         clock pessimism              0.344    14.953    
                         clock uncertainty           -0.035    14.918    
    SLICE_X27Y45         FDCE (Setup_fdce_C_D)        0.029    14.947    genblk1[2].u_lstm_unit/pre_sum_bf_reg[23]
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                         -14.795    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 is_load_bias_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[8].u_lstm_unit/pre_sum_bf_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.534ns  (logic 0.642ns (6.734%)  route 8.892ns (93.266%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.511ns = ( 14.511 - 10.000 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       1.783     5.164    clk_IBUF_BUFG
    SLICE_X102Y89        FDCE                                         r  is_load_bias_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y89        FDCE (Prop_fdce_C_Q)         0.518     5.682 r  is_load_bias_reg/Q
                         net (fo=513, routed)         8.892    14.573    genblk1[8].u_lstm_unit/pre_sum_bf_reg[0]_1
    SLICE_X40Y64         LUT6 (Prop_lut6_I3_O)        0.124    14.697 r  genblk1[8].u_lstm_unit/pre_sum_bf[14]_i_1__7/O
                         net (fo=1, routed)           0.000    14.697    genblk1[8].u_lstm_unit/pre_sum_bf[14]
    SLICE_X40Y64         FDCE                                         r  genblk1[8].u_lstm_unit/pre_sum_bf_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       1.474    14.511    genblk1[8].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X40Y64         FDCE                                         r  genblk1[8].u_lstm_unit/pre_sum_bf_reg[14]/C
                         clock pessimism              0.358    14.868    
                         clock uncertainty           -0.035    14.833    
    SLICE_X40Y64         FDCE (Setup_fdce_C_D)        0.031    14.864    genblk1[8].u_lstm_unit/pre_sum_bf_reg[14]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -14.697    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 is_load_bias_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[10].u_lstm_unit/pre_sum_bf_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.709ns  (logic 0.642ns (6.613%)  route 9.067ns (93.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.691ns = ( 14.691 - 10.000 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       1.783     5.164    clk_IBUF_BUFG
    SLICE_X102Y89        FDCE                                         r  is_load_bias_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y89        FDCE (Prop_fdce_C_Q)         0.518     5.682 r  is_load_bias_reg/Q
                         net (fo=513, routed)         9.067    14.748    genblk1[10].u_lstm_unit/pre_sum_bf_reg[0]_1
    SLICE_X39Y101        LUT6 (Prop_lut6_I3_O)        0.124    14.872 r  genblk1[10].u_lstm_unit/pre_sum_bf[0]_i_1__9/O
                         net (fo=1, routed)           0.000    14.872    genblk1[10].u_lstm_unit/pre_sum_bf[0]
    SLICE_X39Y101        FDCE                                         r  genblk1[10].u_lstm_unit/pre_sum_bf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       1.654    14.691    genblk1[10].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X39Y101        FDCE                                         r  genblk1[10].u_lstm_unit/pre_sum_bf_reg[0]/C
                         clock pessimism              0.358    15.049    
                         clock uncertainty           -0.035    15.013    
    SLICE_X39Y101        FDCE (Setup_fdce_C_D)        0.031    15.044    genblk1[10].u_lstm_unit/pre_sum_bf_reg[0]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -14.872    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 is_load_bias_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[12].u_lstm_unit/pre_sum_bf_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.564ns  (logic 0.642ns (6.713%)  route 8.922ns (93.287%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.554ns = ( 14.554 - 10.000 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       1.783     5.164    clk_IBUF_BUFG
    SLICE_X102Y89        FDCE                                         r  is_load_bias_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y89        FDCE (Prop_fdce_C_Q)         0.518     5.682 r  is_load_bias_reg/Q
                         net (fo=513, routed)         8.922    14.603    genblk1[12].u_lstm_unit/pre_sum_bf_reg[0]_1
    SLICE_X31Y82         LUT6 (Prop_lut6_I3_O)        0.124    14.727 r  genblk1[12].u_lstm_unit/pre_sum_bf[18]_i_1__11/O
                         net (fo=1, routed)           0.000    14.727    genblk1[12].u_lstm_unit/pre_sum_bf[18]
    SLICE_X31Y82         FDCE                                         r  genblk1[12].u_lstm_unit/pre_sum_bf_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       1.517    14.554    genblk1[12].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X31Y82         FDCE                                         r  genblk1[12].u_lstm_unit/pre_sum_bf_reg[18]/C
                         clock pessimism              0.358    14.911    
                         clock uncertainty           -0.035    14.876    
    SLICE_X31Y82         FDCE (Setup_fdce_C_D)        0.029    14.905    genblk1[12].u_lstm_unit/pre_sum_bf_reg[18]
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                         -14.727    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 is_load_bias_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[2].u_lstm_unit/pre_sum_bf_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.549ns  (logic 0.642ns (6.723%)  route 8.907ns (93.277%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.609ns = ( 14.609 - 10.000 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       1.783     5.164    clk_IBUF_BUFG
    SLICE_X102Y89        FDCE                                         r  is_load_bias_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y89        FDCE (Prop_fdce_C_Q)         0.518     5.682 r  is_load_bias_reg/Q
                         net (fo=513, routed)         8.907    14.589    genblk1[2].u_lstm_unit/pre_sum_bf_reg[0]_1
    SLICE_X27Y43         LUT6 (Prop_lut6_I3_O)        0.124    14.713 r  genblk1[2].u_lstm_unit/pre_sum_bf[18]_i_1__1/O
                         net (fo=1, routed)           0.000    14.713    genblk1[2].u_lstm_unit/pre_sum_bf[18]
    SLICE_X27Y43         FDCE                                         r  genblk1[2].u_lstm_unit/pre_sum_bf_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       1.572    14.609    genblk1[2].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X27Y43         FDCE                                         r  genblk1[2].u_lstm_unit/pre_sum_bf_reg[18]/C
                         clock pessimism              0.344    14.953    
                         clock uncertainty           -0.035    14.918    
    SLICE_X27Y43         FDCE (Setup_fdce_C_D)        0.031    14.949    genblk1[2].u_lstm_unit/pre_sum_bf_reg[18]
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                         -14.713    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 is_load_bias_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[2].u_lstm_unit/pre_sum_bf_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.575ns  (logic 0.642ns (6.705%)  route 8.933ns (93.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.616ns = ( 14.616 - 10.000 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       1.783     5.164    clk_IBUF_BUFG
    SLICE_X102Y89        FDCE                                         r  is_load_bias_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y89        FDCE (Prop_fdce_C_Q)         0.518     5.682 r  is_load_bias_reg/Q
                         net (fo=513, routed)         8.933    14.615    genblk1[2].u_lstm_unit/pre_sum_bf_reg[0]_1
    SLICE_X22Y47         LUT6 (Prop_lut6_I3_O)        0.124    14.739 r  genblk1[2].u_lstm_unit/pre_sum_bf[21]_i_1__1/O
                         net (fo=1, routed)           0.000    14.739    genblk1[2].u_lstm_unit/pre_sum_bf[21]
    SLICE_X22Y47         FDCE                                         r  genblk1[2].u_lstm_unit/pre_sum_bf_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       1.579    14.616    genblk1[2].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X22Y47         FDCE                                         r  genblk1[2].u_lstm_unit/pre_sum_bf_reg[21]/C
                         clock pessimism              0.344    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X22Y47         FDCE (Setup_fdce_C_D)        0.077    15.002    genblk1[2].u_lstm_unit/pre_sum_bf_reg[21]
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                         -14.739    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 is_load_bias_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[12].u_lstm_unit/pre_sum_bf_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.426ns  (logic 0.642ns (6.811%)  route 8.784ns (93.189%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.504ns = ( 14.504 - 10.000 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       1.783     5.164    clk_IBUF_BUFG
    SLICE_X102Y89        FDCE                                         r  is_load_bias_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y89        FDCE (Prop_fdce_C_Q)         0.518     5.682 r  is_load_bias_reg/Q
                         net (fo=513, routed)         8.784    14.465    genblk1[12].u_lstm_unit/pre_sum_bf_reg[0]_1
    SLICE_X41Y78         LUT6 (Prop_lut6_I3_O)        0.124    14.589 r  genblk1[12].u_lstm_unit/pre_sum_bf[3]_i_1__11/O
                         net (fo=1, routed)           0.000    14.589    genblk1[12].u_lstm_unit/pre_sum_bf[3]
    SLICE_X41Y78         FDCE                                         r  genblk1[12].u_lstm_unit/pre_sum_bf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    10.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       1.467    14.504    genblk1[12].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X41Y78         FDCE                                         r  genblk1[12].u_lstm_unit/pre_sum_bf_reg[3]/C
                         clock pessimism              0.358    14.861    
                         clock uncertainty           -0.035    14.826    
    SLICE_X41Y78         FDCE (Setup_fdce_C_D)        0.031    14.857    genblk1[12].u_lstm_unit/pre_sum_bf_reg[3]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                         -14.589    
  -------------------------------------------------------------------
                         slack                                  0.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 genblk1[10].u_lstm_unit/weights_bf_0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[10].u_lstm_unit/u_mac/weights_bf_0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.305%)  route 0.218ns (60.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       0.635     1.637    genblk1[10].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X49Y110        FDCE                                         r  genblk1[10].u_lstm_unit/weights_bf_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y110        FDCE (Prop_fdce_C_Q)         0.141     1.778 r  genblk1[10].u_lstm_unit/weights_bf_0_reg[0]/Q
                         net (fo=7, routed)           0.218     1.996    genblk1[10].u_lstm_unit/u_mac/weights_bf_0_reg[7]_0[0]
    SLICE_X51Y108        FDCE                                         r  genblk1[10].u_lstm_unit/u_mac/weights_bf_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       0.905     2.157    genblk1[10].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X51Y108        FDCE                                         r  genblk1[10].u_lstm_unit/u_mac/weights_bf_0_reg[0]/C
                         clock pessimism             -0.258     1.899    
    SLICE_X51Y108        FDCE (Hold_fdce_C_D)         0.066     1.965    genblk1[10].u_lstm_unit/u_mac/weights_bf_0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 genblk1[10].u_lstm_unit/q1/u_mul_32x32/temp_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[10].u_lstm_unit/q1/u_mul_32x32/temp_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.420ns (85.607%)  route 0.071ns (14.393%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       0.577     1.579    genblk1[10].u_lstm_unit/q1/u_mul_32x32/clk_IBUF_BUFG
    SLICE_X28Y97         FDCE                                         r  genblk1[10].u_lstm_unit/q1/u_mul_32x32/temp_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.141     1.720 r  genblk1[10].u_lstm_unit/q1/u_mul_32x32/temp_reg[45]/Q
                         net (fo=3, routed)           0.070     1.790    genblk1[10].u_lstm_unit/q1/u_mul_32x32/ab_64_bf[45]
    SLICE_X28Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.937 r  genblk1[10].u_lstm_unit/q1/u_mul_32x32/temp_reg[44]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     1.937    genblk1[10].u_lstm_unit/q1/u_mul_32x32/temp_reg[44]_i_1__9_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.976 r  genblk1[10].u_lstm_unit/q1/u_mul_32x32/temp_reg[48]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     1.976    genblk1[10].u_lstm_unit/q1/u_mul_32x32/temp_reg[48]_i_1__9_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.015 r  genblk1[10].u_lstm_unit/q1/u_mul_32x32/temp_reg[52]_i_1__9/CO[3]
                         net (fo=1, routed)           0.001     2.016    genblk1[10].u_lstm_unit/q1/u_mul_32x32/temp_reg[52]_i_1__9_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.070 r  genblk1[10].u_lstm_unit/q1/u_mul_32x32/temp_reg[56]_i_1__9/O[0]
                         net (fo=1, routed)           0.000     2.070    genblk1[10].u_lstm_unit/q1/u_mul_32x32/temp_reg[56]_i_1__9_n_7
    SLICE_X28Y100        FDCE                                         r  genblk1[10].u_lstm_unit/q1/u_mul_32x32/temp_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       0.931     2.183    genblk1[10].u_lstm_unit/q1/u_mul_32x32/clk_IBUF_BUFG
    SLICE_X28Y100        FDCE                                         r  genblk1[10].u_lstm_unit/q1/u_mul_32x32/temp_reg[56]/C
                         clock pessimism             -0.255     1.928    
    SLICE_X28Y100        FDCE (Hold_fdce_C_D)         0.105     2.033    genblk1[10].u_lstm_unit/q1/u_mul_32x32/temp_reg[56]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 genblk1[12].u_lstm_unit/tanh_cell_bf_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[12].u_lstm_unit/data_in_bf_1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.177%)  route 0.226ns (54.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       0.545     1.547    genblk1[12].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X49Y71         FDCE                                         r  genblk1[12].u_lstm_unit/tanh_cell_bf_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDCE (Prop_fdce_C_Q)         0.141     1.688 r  genblk1[12].u_lstm_unit/tanh_cell_bf_reg[13]/Q
                         net (fo=2, routed)           0.226     1.914    genblk1[12].u_lstm_unit/p_2_in[5]
    SLICE_X50Y74         LUT6 (Prop_lut6_I3_O)        0.045     1.959 r  genblk1[12].u_lstm_unit/data_in_bf_1[5]_i_1__24/O
                         net (fo=1, routed)           0.000     1.959    genblk1[12].u_lstm_unit/data_in_bf_1[5]
    SLICE_X50Y74         FDCE                                         r  genblk1[12].u_lstm_unit/data_in_bf_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       0.804     2.056    genblk1[12].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X50Y74         FDCE                                         r  genblk1[12].u_lstm_unit/data_in_bf_1_reg[5]/C
                         clock pessimism             -0.255     1.801    
    SLICE_X50Y74         FDCE (Hold_fdce_C_D)         0.120     1.921    genblk1[12].u_lstm_unit/data_in_bf_1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 genblk1[0].u_lstm_unit/q1/u_mul_32x32/temp_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[0].u_lstm_unit/q1/u_mul_32x32/temp_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.447ns (84.870%)  route 0.080ns (15.130%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       0.553     1.555    genblk1[0].u_lstm_unit/q1/u_mul_32x32/clk_IBUF_BUFG
    SLICE_X50Y97         FDCE                                         r  genblk1[0].u_lstm_unit/q1/u_mul_32x32/temp_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDCE (Prop_fdce_C_Q)         0.164     1.719 r  genblk1[0].u_lstm_unit/q1/u_mul_32x32/temp_reg[33]/Q
                         net (fo=3, routed)           0.079     1.798    genblk1[0].u_lstm_unit/q1/u_mul_32x32/ab_64_bf[33]
    SLICE_X50Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.948 r  genblk1[0].u_lstm_unit/q1/u_mul_32x32/temp_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.948    genblk1[0].u_lstm_unit/q1/u_mul_32x32/temp_reg[32]_i_1_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.988 r  genblk1[0].u_lstm_unit/q1/u_mul_32x32/temp_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.988    genblk1[0].u_lstm_unit/q1/u_mul_32x32/temp_reg[36]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.028 r  genblk1[0].u_lstm_unit/q1/u_mul_32x32/temp_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.029    genblk1[0].u_lstm_unit/q1/u_mul_32x32/temp_reg[40]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.082 r  genblk1[0].u_lstm_unit/q1/u_mul_32x32/temp_reg[44]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.082    genblk1[0].u_lstm_unit/q1/u_mul_32x32/temp_reg[44]_i_1_n_7
    SLICE_X50Y100        FDCE                                         r  genblk1[0].u_lstm_unit/q1/u_mul_32x32/temp_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       0.907     2.159    genblk1[0].u_lstm_unit/q1/u_mul_32x32/clk_IBUF_BUFG
    SLICE_X50Y100        FDCE                                         r  genblk1[0].u_lstm_unit/q1/u_mul_32x32/temp_reg[44]/C
                         clock pessimism             -0.255     1.904    
    SLICE_X50Y100        FDCE (Hold_fdce_C_D)         0.134     2.038    genblk1[0].u_lstm_unit/q1/u_mul_32x32/temp_reg[44]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 genblk1[7].u_lstm_unit/cell_update_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[7].u_lstm_unit/inv_cell_update_bf_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.206ns (49.391%)  route 0.211ns (50.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       0.614     1.616    genblk1[7].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X96Y49         FDCE                                         r  genblk1[7].u_lstm_unit/cell_update_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y49         FDCE (Prop_fdce_C_Q)         0.164     1.780 r  genblk1[7].u_lstm_unit/cell_update_reg[0][0]/Q
                         net (fo=2, routed)           0.211     1.991    genblk1[7].u_lstm_unit/cell_update_reg[0]_1[0]
    SLICE_X95Y50         LUT3 (Prop_lut3_I2_O)        0.042     2.033 r  genblk1[7].u_lstm_unit/inv_cell_update_bf[0]_i_1__6/O
                         net (fo=1, routed)           0.000     2.033    genblk1[7].u_lstm_unit/inv_cell_update_bf[0]_i_1__6_n_0
    SLICE_X95Y50         FDCE                                         r  genblk1[7].u_lstm_unit/inv_cell_update_bf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       0.878     2.130    genblk1[7].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X95Y50         FDCE                                         r  genblk1[7].u_lstm_unit/inv_cell_update_bf_reg[0]/C
                         clock pessimism             -0.250     1.880    
    SLICE_X95Y50         FDCE (Hold_fdce_C_D)         0.107     1.987    genblk1[7].u_lstm_unit/inv_cell_update_bf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 genblk1[10].u_lstm_unit/q1/u_mul_32x32/temp_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[10].u_lstm_unit/q1/u_mul_32x32/temp_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.431ns (85.923%)  route 0.071ns (14.077%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       0.577     1.579    genblk1[10].u_lstm_unit/q1/u_mul_32x32/clk_IBUF_BUFG
    SLICE_X28Y97         FDCE                                         r  genblk1[10].u_lstm_unit/q1/u_mul_32x32/temp_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.141     1.720 r  genblk1[10].u_lstm_unit/q1/u_mul_32x32/temp_reg[45]/Q
                         net (fo=3, routed)           0.070     1.790    genblk1[10].u_lstm_unit/q1/u_mul_32x32/ab_64_bf[45]
    SLICE_X28Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.937 r  genblk1[10].u_lstm_unit/q1/u_mul_32x32/temp_reg[44]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     1.937    genblk1[10].u_lstm_unit/q1/u_mul_32x32/temp_reg[44]_i_1__9_n_0
    SLICE_X28Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.976 r  genblk1[10].u_lstm_unit/q1/u_mul_32x32/temp_reg[48]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     1.976    genblk1[10].u_lstm_unit/q1/u_mul_32x32/temp_reg[48]_i_1__9_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.015 r  genblk1[10].u_lstm_unit/q1/u_mul_32x32/temp_reg[52]_i_1__9/CO[3]
                         net (fo=1, routed)           0.001     2.016    genblk1[10].u_lstm_unit/q1/u_mul_32x32/temp_reg[52]_i_1__9_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.081 r  genblk1[10].u_lstm_unit/q1/u_mul_32x32/temp_reg[56]_i_1__9/O[2]
                         net (fo=1, routed)           0.000     2.081    genblk1[10].u_lstm_unit/q1/u_mul_32x32/temp_reg[56]_i_1__9_n_5
    SLICE_X28Y100        FDCE                                         r  genblk1[10].u_lstm_unit/q1/u_mul_32x32/temp_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       0.931     2.183    genblk1[10].u_lstm_unit/q1/u_mul_32x32/clk_IBUF_BUFG
    SLICE_X28Y100        FDCE                                         r  genblk1[10].u_lstm_unit/q1/u_mul_32x32/temp_reg[58]/C
                         clock pessimism             -0.255     1.928    
    SLICE_X28Y100        FDCE (Hold_fdce_C_D)         0.105     2.033    genblk1[10].u_lstm_unit/q1/u_mul_32x32/temp_reg[58]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 genblk1[7].u_lstm_unit/tanh_cell_bf_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[7].u_lstm_unit/data_in_bf_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.209ns (50.376%)  route 0.206ns (49.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       0.609     1.611    genblk1[7].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X98Y50         FDCE                                         r  genblk1[7].u_lstm_unit/tanh_cell_bf_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y50         FDCE (Prop_fdce_C_Q)         0.164     1.775 r  genblk1[7].u_lstm_unit/tanh_cell_bf_reg[9]/Q
                         net (fo=2, routed)           0.206     1.981    genblk1[7].u_lstm_unit/p_2_in[1]
    SLICE_X99Y48         LUT6 (Prop_lut6_I3_O)        0.045     2.026 r  genblk1[7].u_lstm_unit/data_in_bf_1[1]_i_1__14/O
                         net (fo=1, routed)           0.000     2.026    genblk1[7].u_lstm_unit/data_in_bf_1[1]
    SLICE_X99Y48         FDCE                                         r  genblk1[7].u_lstm_unit/data_in_bf_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       0.884     2.136    genblk1[7].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X99Y48         FDCE                                         r  genblk1[7].u_lstm_unit/data_in_bf_1_reg[1]/C
                         clock pessimism             -0.250     1.886    
    SLICE_X99Y48         FDCE (Hold_fdce_C_D)         0.092     1.978    genblk1[7].u_lstm_unit/data_in_bf_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 genblk1[7].u_lstm_unit/cell_update_reg[1][15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[7].u_lstm_unit/inv_cell_update_bf_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.209ns (50.170%)  route 0.208ns (49.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       0.608     1.610    genblk1[7].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X96Y50         FDCE                                         r  genblk1[7].u_lstm_unit/cell_update_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDCE (Prop_fdce_C_Q)         0.164     1.774 r  genblk1[7].u_lstm_unit/cell_update_reg[1][15]/Q
                         net (fo=17, routed)          0.208     1.982    genblk1[7].u_lstm_unit/cell_update_reg[1]_0[15]
    SLICE_X97Y49         LUT6 (Prop_lut6_I1_O)        0.045     2.027 r  genblk1[7].u_lstm_unit/inv_cell_update_bf[8]_i_1__6/O
                         net (fo=1, routed)           0.000     2.027    genblk1[7].u_lstm_unit/inv_cell_update_bf[8]_i_1__6_n_0
    SLICE_X97Y49         FDCE                                         r  genblk1[7].u_lstm_unit/inv_cell_update_bf_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       0.884     2.136    genblk1[7].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X97Y49         FDCE                                         r  genblk1[7].u_lstm_unit/inv_cell_update_bf_reg[8]/C
                         clock pessimism             -0.250     1.886    
    SLICE_X97Y49         FDCE (Hold_fdce_C_D)         0.092     1.978    genblk1[7].u_lstm_unit/inv_cell_update_bf_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 genblk1[1].u_lstm_unit/u_mac/prev_sum_bf_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[1].u_lstm_unit/u_mac/out_temp_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.250ns (55.805%)  route 0.198ns (44.195%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       0.546     1.548    genblk1[1].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X51Y23         FDCE                                         r  genblk1[1].u_lstm_unit/u_mac/prev_sum_bf_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDCE (Prop_fdce_C_Q)         0.141     1.689 r  genblk1[1].u_lstm_unit/u_mac/prev_sum_bf_reg[27]/Q
                         net (fo=1, routed)           0.198     1.887    genblk1[1].u_lstm_unit/u_mac/prev_sum_bf[27]
    SLICE_X46Y22         LUT2 (Prop_lut2_I1_O)        0.045     1.932 r  genblk1[1].u_lstm_unit/u_mac/out_temp[27]_i_2__1/O
                         net (fo=1, routed)           0.000     1.932    genblk1[1].u_lstm_unit/u_mac/out_temp[27]_i_2__1_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.996 r  genblk1[1].u_lstm_unit/u_mac/out_temp_reg[27]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.996    genblk1[1].u_lstm_unit/u_mac/out_temp_reg[27]_i_1__0_n_4
    SLICE_X46Y22         FDCE                                         r  genblk1[1].u_lstm_unit/u_mac/out_temp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       0.816     2.068    genblk1[1].u_lstm_unit/u_mac/clk_IBUF_BUFG
    SLICE_X46Y22         FDCE                                         r  genblk1[1].u_lstm_unit/u_mac/out_temp_reg[27]/C
                         clock pessimism             -0.255     1.813    
    SLICE_X46Y22         FDCE (Hold_fdce_C_D)         0.134     1.947    genblk1[1].u_lstm_unit/u_mac/out_temp_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 genblk1[12].u_lstm_unit/tanh_cell_bf_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[12].u_lstm_unit/data_in_bf_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.690%)  route 0.240ns (56.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       0.546     1.548    genblk1[12].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X49Y70         FDCE                                         r  genblk1[12].u_lstm_unit/tanh_cell_bf_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDCE (Prop_fdce_C_Q)         0.141     1.689 r  genblk1[12].u_lstm_unit/tanh_cell_bf_reg[11]/Q
                         net (fo=2, routed)           0.240     1.929    genblk1[12].u_lstm_unit/p_2_in[3]
    SLICE_X50Y73         LUT6 (Prop_lut6_I3_O)        0.045     1.974 r  genblk1[12].u_lstm_unit/data_in_bf_1[3]_i_1__24/O
                         net (fo=1, routed)           0.000     1.974    genblk1[12].u_lstm_unit/data_in_bf_1[3]
    SLICE_X50Y73         FDCE                                         r  genblk1[12].u_lstm_unit/data_in_bf_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       0.805     2.057    genblk1[12].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X50Y73         FDCE                                         r  genblk1[12].u_lstm_unit/data_in_bf_1_reg[3]/C
                         clock pessimism             -0.255     1.802    
    SLICE_X50Y73         FDCE (Hold_fdce_C_D)         0.121     1.923    genblk1[12].u_lstm_unit/data_in_bf_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X107Y114  bias_bf_reg[0][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X96Y116   bias_bf_reg[0][10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X109Y119  bias_bf_reg[0][11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X108Y124  bias_bf_reg[0][12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X96Y116   bias_bf_reg[0][13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X107Y114  bias_bf_reg[0][14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X104Y119  bias_bf_reg[0][15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X110Y129  bias_bf_reg[0][16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X104Y128  bias_bf_reg[0][17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X107Y114  bias_bf_reg[0][0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X107Y114  bias_bf_reg[0][0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X96Y116   bias_bf_reg[0][10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X96Y116   bias_bf_reg[0][10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X109Y119  bias_bf_reg[0][11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X109Y119  bias_bf_reg[0][11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X108Y124  bias_bf_reg[0][12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X108Y124  bias_bf_reg[0][12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X96Y116   bias_bf_reg[0][13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X96Y116   bias_bf_reg[0][13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X107Y114  bias_bf_reg[0][0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X107Y114  bias_bf_reg[0][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X96Y116   bias_bf_reg[0][10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X96Y116   bias_bf_reg[0][10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X109Y119  bias_bf_reg[0][11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X109Y119  bias_bf_reg[0][11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X108Y124  bias_bf_reg[0][12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X108Y124  bias_bf_reg[0][12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X96Y116   bias_bf_reg[0][13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X96Y116   bias_bf_reg[0][13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.766ns  (logic 3.080ns (45.522%)  route 3.686ns (54.478%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       1.700     5.081    clk_IBUF_BUFG
    SLICE_X56Y69         FDCE                                         r  out_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y69         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  out_data_reg[0]/Q
                         net (fo=1, routed)           3.686     9.222    out_data_OBUF[0]
    N17                  OBUF (Prop_obuf_I_O)         2.624    11.846 r  out_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.846    out_data[0]
    N17                                                               r  out_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.688ns  (logic 3.115ns (46.577%)  route 3.573ns (53.423%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       1.700     5.081    clk_IBUF_BUFG
    SLICE_X60Y71         FDCE                                         r  out_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y71         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  out_data_reg[4]/Q
                         net (fo=1, routed)           3.573     9.109    out_data_OBUF[4]
    V17                  OBUF (Prop_obuf_I_O)         2.659    11.768 r  out_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.768    out_data[4]
    V17                                                               r  out_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.659ns  (logic 3.091ns (46.412%)  route 3.568ns (53.588%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       1.703     5.084    clk_IBUF_BUFG
    SLICE_X59Y67         FDCE                                         r  out_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  out_data_reg[1]/Q
                         net (fo=1, routed)           3.568     9.108    out_data_OBUF[1]
    W19                  OBUF (Prop_obuf_I_O)         2.635    11.743 r  out_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.743    out_data[1]
    W19                                                               r  out_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.631ns  (logic 3.173ns (47.847%)  route 3.459ns (52.153%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       1.700     5.081    clk_IBUF_BUFG
    SLICE_X60Y71         FDCE                                         r  out_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y71         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  out_data_reg[31]/Q
                         net (fo=1, routed)           3.459     8.995    out_data_OBUF[31]
    Y16                  OBUF (Prop_obuf_I_O)         2.717    11.712 r  out_data_OBUF[31]_inst/O
                         net (fo=0)                   0.000    11.712    out_data[31]
    Y16                                                               r  out_data[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.635ns  (logic 3.193ns (48.116%)  route 3.443ns (51.884%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       1.694     5.075    clk_IBUF_BUFG
    SLICE_X56Y73         FDCE                                         r  out_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  out_data_reg[28]/Q
                         net (fo=1, routed)           3.443     8.973    out_data_OBUF[28]
    Y14                  OBUF (Prop_obuf_I_O)         2.737    11.710 r  out_data_OBUF[28]_inst/O
                         net (fo=0)                   0.000    11.710    out_data[28]
    Y14                                                               r  out_data[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.567ns  (logic 3.152ns (47.993%)  route 3.416ns (52.007%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       1.701     5.082    clk_IBUF_BUFG
    SLICE_X63Y70         FDCE                                         r  out_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  out_data_reg[26]/Q
                         net (fo=1, routed)           3.416     8.953    out_data_OBUF[26]
    U17                  OBUF (Prop_obuf_I_O)         2.696    11.649 r  out_data_OBUF[26]_inst/O
                         net (fo=0)                   0.000    11.649    out_data[26]
    U17                                                               r  out_data[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.559ns  (logic 3.266ns (49.796%)  route 3.293ns (50.204%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       1.695     5.076    clk_IBUF_BUFG
    SLICE_X66Y74         FDCE                                         r  out_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDCE (Prop_fdce_C_Q)         0.518     5.594 r  out_data_reg[29]/Q
                         net (fo=1, routed)           3.293     8.886    out_data_OBUF[29]
    W14                  OBUF (Prop_obuf_I_O)         2.748    11.634 r  out_data_OBUF[29]_inst/O
                         net (fo=0)                   0.000    11.634    out_data[29]
    W14                                                               r  out_data[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.516ns  (logic 3.083ns (47.311%)  route 3.433ns (52.689%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       1.695     5.076    clk_IBUF_BUFG
    SLICE_X57Y72         FDCE                                         r  out_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  out_data_reg[8]/Q
                         net (fo=1, routed)           3.433     8.965    out_data_OBUF[8]
    R16                  OBUF (Prop_obuf_I_O)         2.627    11.592 r  out_data_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.592    out_data[8]
    R16                                                               r  out_data[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.506ns  (logic 3.128ns (48.084%)  route 3.378ns (51.916%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       1.695     5.076    clk_IBUF_BUFG
    SLICE_X59Y72         FDCE                                         r  out_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  out_data_reg[12]/Q
                         net (fo=1, routed)           3.378     8.909    out_data_OBUF[12]
    Y18                  OBUF (Prop_obuf_I_O)         2.672    11.582 r  out_data_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.582    out_data[12]
    Y18                                                               r  out_data[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.480ns  (logic 3.094ns (47.749%)  route 3.386ns (52.251%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       1.706     5.087    clk_IBUF_BUFG
    SLICE_X65Y67         FDCE                                         r  out_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDCE (Prop_fdce_C_Q)         0.456     5.543 r  out_data_reg[2]/Q
                         net (fo=1, routed)           3.386     8.928    out_data_OBUF[2]
    W18                  OBUF (Prop_obuf_I_O)         2.638    11.567 r  out_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.567    out_data[2]
    W18                                                               r  out_data[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_data_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_data
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.662ns  (logic 1.281ns (77.048%)  route 0.382ns (22.952%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       0.631     1.633    clk_IBUF_BUFG
    SLICE_X107Y86        FDCE                                         r  r_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y86        FDCE (Prop_fdce_C_Q)         0.141     1.774 r  r_data_reg/Q
                         net (fo=1, routed)           0.382     2.156    r_data_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.140     3.295 r  r_data_OBUF_inst/O
                         net (fo=0)                   0.000     3.295    r_data
    R14                                                               r  r_data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            w_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.730ns  (logic 1.329ns (76.800%)  route 0.401ns (23.200%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       0.633     1.635    clk_IBUF_BUFG
    SLICE_X107Y88        FDCE                                         r  w_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y88        FDCE (Prop_fdce_C_Q)         0.141     1.776 r  w_valid_reg/Q
                         net (fo=1, routed)           0.401     2.177    w_valid_OBUF
    T15                  OBUF (Prop_obuf_I_O)         1.188     3.365 r  w_valid_OBUF_inst/O
                         net (fo=0)                   0.000     3.365    w_valid
    T15                                                               r  w_valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.783ns  (logic 1.308ns (73.341%)  route 0.475ns (26.659%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       0.606     1.608    clk_IBUF_BUFG
    SLICE_X105Y88        FDCE                                         r  t_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y88        FDCE (Prop_fdce_C_Q)         0.141     1.749 r  t_valid_reg/Q
                         net (fo=1, routed)           0.475     2.225    t_valid_OBUF
    P14                  OBUF (Prop_obuf_I_O)         1.167     3.391 r  t_valid_OBUF_inst/O
                         net (fo=0)                   0.000     3.391    t_valid
    P14                                                               r  t_valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.248ns  (logic 1.290ns (57.394%)  route 0.958ns (42.606%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       0.571     1.573    clk_IBUF_BUFG
    SLICE_X60Y69         FDCE                                         r  out_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDCE (Prop_fdce_C_Q)         0.141     1.714 r  out_data_reg[16]/Q
                         net (fo=1, routed)           0.958     2.672    out_data_OBUF[16]
    T20                  OBUF (Prop_obuf_I_O)         1.149     3.821 r  out_data_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.821    out_data[16]
    T20                                                               r  out_data[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.251ns  (logic 1.288ns (57.199%)  route 0.963ns (42.801%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       0.573     1.575    clk_IBUF_BUFG
    SLICE_X60Y67         FDCE                                         r  out_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDCE (Prop_fdce_C_Q)         0.141     1.716 r  out_data_reg[6]/Q
                         net (fo=1, routed)           0.963     2.680    out_data_OBUF[6]
    T17                  OBUF (Prop_obuf_I_O)         1.147     3.826 r  out_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.826    out_data[6]
    T17                                                               r  out_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.275ns  (logic 1.267ns (55.696%)  route 1.008ns (44.304%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       0.567     1.569    clk_IBUF_BUFG
    SLICE_X59Y72         FDCE                                         r  out_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDCE (Prop_fdce_C_Q)         0.141     1.710 r  out_data_reg[20]/Q
                         net (fo=1, routed)           1.008     2.718    out_data_OBUF[20]
    N18                  OBUF (Prop_obuf_I_O)         1.126     3.844 r  out_data_OBUF[20]_inst/O
                         net (fo=0)                   0.000     3.844    out_data[20]
    N18                                                               r  out_data[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.298ns  (logic 1.324ns (57.611%)  route 0.974ns (42.389%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       0.574     1.576    clk_IBUF_BUFG
    SLICE_X63Y66         FDCE                                         r  out_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDCE (Prop_fdce_C_Q)         0.141     1.717 r  out_data_reg[11]/Q
                         net (fo=1, routed)           0.974     2.691    out_data_OBUF[11]
    Y19                  OBUF (Prop_obuf_I_O)         1.183     3.874 r  out_data_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.874    out_data[11]
    Y19                                                               r  out_data[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.350ns  (logic 1.269ns (53.979%)  route 1.081ns (46.021%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       0.570     1.572    clk_IBUF_BUFG
    SLICE_X61Y70         FDCE                                         r  out_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDCE (Prop_fdce_C_Q)         0.141     1.713 r  out_data_reg[17]/Q
                         net (fo=1, routed)           1.081     2.795    out_data_OBUF[17]
    P20                  OBUF (Prop_obuf_I_O)         1.128     3.922 r  out_data_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.922    out_data[17]
    P20                                                               r  out_data[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.386ns  (logic 1.291ns (54.098%)  route 1.095ns (45.902%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       0.570     1.572    clk_IBUF_BUFG
    SLICE_X59Y68         FDCE                                         r  out_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y68         FDCE (Prop_fdce_C_Q)         0.141     1.713 r  out_data_reg[15]/Q
                         net (fo=1, routed)           1.095     2.808    out_data_OBUF[15]
    U20                  OBUF (Prop_obuf_I_O)         1.150     3.958 r  out_data_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.958    out_data[15]
    U20                                                               r  out_data[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.388ns  (logic 1.301ns (54.491%)  route 1.087ns (45.509%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       0.569     1.571    clk_IBUF_BUFG
    SLICE_X66Y72         FDCE                                         r  out_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDCE (Prop_fdce_C_Q)         0.164     1.735 r  out_data_reg[5]/Q
                         net (fo=1, routed)           1.087     2.822    out_data_OBUF[5]
    R18                  OBUF (Prop_obuf_I_O)         1.137     3.959 r  out_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.959    out_data[5]
    R18                                                               r  out_data[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay         41057 Endpoints
Min Delay         41057 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 is_last_data_gate
                            (input port)
  Destination:            genblk1[2].u_lstm_unit/accu_forget_bf_reg[0][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.223ns  (logic 1.466ns (10.305%)  route 12.758ns (89.695%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.609ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  is_last_data_gate (IN)
                         net (fo=0)                   0.000     0.000    is_last_data_gate
    P16                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  is_last_data_gate_IBUF_inst/O
                         net (fo=180, routed)         9.725    10.695    genblk1[2].u_lstm_unit/is_last_data_gate_IBUF
    SLICE_X15Y36         LUT5 (Prop_lut5_I1_O)        0.124    10.819 r  genblk1[2].u_lstm_unit/accu_cell_bf[1][31]_i_6__1/O
                         net (fo=1, routed)           0.600    11.419    genblk1[2].u_lstm_unit/accu_cell_bf[1][31]_i_6__1_n_0
    SLICE_X16Y36         LUT5 (Prop_lut5_I4_O)        0.124    11.543 f  genblk1[2].u_lstm_unit/accu_cell_bf[1][31]_i_4__1/O
                         net (fo=4, routed)           0.606    12.149    genblk1[2].u_lstm_unit/accu_cell_bf[1][31]_i_4__1_n_0
    SLICE_X16Y38         LUT3 (Prop_lut3_I2_O)        0.124    12.273 f  genblk1[2].u_lstm_unit/accu_forget_bf[1][31]_i_2__1/O
                         net (fo=2, routed)           0.552    12.825    genblk1[2].u_lstm_unit/q1/accu_forget_bf_reg[0][0]
    SLICE_X16Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.949 r  genblk1[2].u_lstm_unit/q1/accu_forget_bf[0][31]_i_1__1/O
                         net (fo=32, routed)          1.275    14.223    genblk1[2].u_lstm_unit/q1_n_37
    SLICE_X30Y48         FDCE                                         r  genblk1[2].u_lstm_unit/accu_forget_bf_reg[0][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       1.572     4.609    genblk1[2].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X30Y48         FDCE                                         r  genblk1[2].u_lstm_unit/accu_forget_bf_reg[0][30]/C

Slack:                    inf
  Source:                 is_last_data_gate
                            (input port)
  Destination:            genblk1[2].u_lstm_unit/accu_input_bf_reg[0][24]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.184ns  (logic 1.662ns (11.715%)  route 12.523ns (88.285%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.610ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  is_last_data_gate (IN)
                         net (fo=0)                   0.000     0.000    is_last_data_gate
    P16                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  is_last_data_gate_IBUF_inst/O
                         net (fo=180, routed)         9.725    10.695    genblk1[2].u_lstm_unit/is_last_data_gate_IBUF
    SLICE_X15Y36         LUT5 (Prop_lut5_I1_O)        0.124    10.819 r  genblk1[2].u_lstm_unit/accu_cell_bf[1][31]_i_6__1/O
                         net (fo=1, routed)           0.600    11.419    genblk1[2].u_lstm_unit/accu_cell_bf[1][31]_i_6__1_n_0
    SLICE_X16Y36         LUT5 (Prop_lut5_I4_O)        0.124    11.543 f  genblk1[2].u_lstm_unit/accu_cell_bf[1][31]_i_4__1/O
                         net (fo=4, routed)           0.429    11.972    genblk1[2].u_lstm_unit/accu_cell_bf[1][31]_i_4__1_n_0
    SLICE_X17Y38         LUT3 (Prop_lut3_I2_O)        0.118    12.090 f  genblk1[2].u_lstm_unit/accu_input_bf[1][31]_i_2__1/O
                         net (fo=2, routed)           0.448    12.537    genblk1[2].u_lstm_unit/q1/accu_input_bf_reg[0][0]
    SLICE_X17Y38         LUT6 (Prop_lut6_I0_O)        0.326    12.863 r  genblk1[2].u_lstm_unit/q1/accu_input_bf[0][31]_i_1__1/O
                         net (fo=32, routed)          1.321    14.184    genblk1[2].u_lstm_unit/q1_n_35
    SLICE_X26Y48         FDCE                                         r  genblk1[2].u_lstm_unit/accu_input_bf_reg[0][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       1.573     4.610    genblk1[2].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X26Y48         FDCE                                         r  genblk1[2].u_lstm_unit/accu_input_bf_reg[0][24]/C

Slack:                    inf
  Source:                 is_last_data_gate
                            (input port)
  Destination:            genblk1[2].u_lstm_unit/accu_input_bf_reg[0][26]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.184ns  (logic 1.662ns (11.715%)  route 12.523ns (88.285%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.610ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  is_last_data_gate (IN)
                         net (fo=0)                   0.000     0.000    is_last_data_gate
    P16                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  is_last_data_gate_IBUF_inst/O
                         net (fo=180, routed)         9.725    10.695    genblk1[2].u_lstm_unit/is_last_data_gate_IBUF
    SLICE_X15Y36         LUT5 (Prop_lut5_I1_O)        0.124    10.819 r  genblk1[2].u_lstm_unit/accu_cell_bf[1][31]_i_6__1/O
                         net (fo=1, routed)           0.600    11.419    genblk1[2].u_lstm_unit/accu_cell_bf[1][31]_i_6__1_n_0
    SLICE_X16Y36         LUT5 (Prop_lut5_I4_O)        0.124    11.543 f  genblk1[2].u_lstm_unit/accu_cell_bf[1][31]_i_4__1/O
                         net (fo=4, routed)           0.429    11.972    genblk1[2].u_lstm_unit/accu_cell_bf[1][31]_i_4__1_n_0
    SLICE_X17Y38         LUT3 (Prop_lut3_I2_O)        0.118    12.090 f  genblk1[2].u_lstm_unit/accu_input_bf[1][31]_i_2__1/O
                         net (fo=2, routed)           0.448    12.537    genblk1[2].u_lstm_unit/q1/accu_input_bf_reg[0][0]
    SLICE_X17Y38         LUT6 (Prop_lut6_I0_O)        0.326    12.863 r  genblk1[2].u_lstm_unit/q1/accu_input_bf[0][31]_i_1__1/O
                         net (fo=32, routed)          1.321    14.184    genblk1[2].u_lstm_unit/q1_n_35
    SLICE_X26Y48         FDCE                                         r  genblk1[2].u_lstm_unit/accu_input_bf_reg[0][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       1.573     4.610    genblk1[2].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X26Y48         FDCE                                         r  genblk1[2].u_lstm_unit/accu_input_bf_reg[0][26]/C

Slack:                    inf
  Source:                 is_last_data_gate
                            (input port)
  Destination:            genblk1[2].u_lstm_unit/accu_input_bf_reg[0][27]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.184ns  (logic 1.662ns (11.715%)  route 12.523ns (88.285%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.610ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  is_last_data_gate (IN)
                         net (fo=0)                   0.000     0.000    is_last_data_gate
    P16                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  is_last_data_gate_IBUF_inst/O
                         net (fo=180, routed)         9.725    10.695    genblk1[2].u_lstm_unit/is_last_data_gate_IBUF
    SLICE_X15Y36         LUT5 (Prop_lut5_I1_O)        0.124    10.819 r  genblk1[2].u_lstm_unit/accu_cell_bf[1][31]_i_6__1/O
                         net (fo=1, routed)           0.600    11.419    genblk1[2].u_lstm_unit/accu_cell_bf[1][31]_i_6__1_n_0
    SLICE_X16Y36         LUT5 (Prop_lut5_I4_O)        0.124    11.543 f  genblk1[2].u_lstm_unit/accu_cell_bf[1][31]_i_4__1/O
                         net (fo=4, routed)           0.429    11.972    genblk1[2].u_lstm_unit/accu_cell_bf[1][31]_i_4__1_n_0
    SLICE_X17Y38         LUT3 (Prop_lut3_I2_O)        0.118    12.090 f  genblk1[2].u_lstm_unit/accu_input_bf[1][31]_i_2__1/O
                         net (fo=2, routed)           0.448    12.537    genblk1[2].u_lstm_unit/q1/accu_input_bf_reg[0][0]
    SLICE_X17Y38         LUT6 (Prop_lut6_I0_O)        0.326    12.863 r  genblk1[2].u_lstm_unit/q1/accu_input_bf[0][31]_i_1__1/O
                         net (fo=32, routed)          1.321    14.184    genblk1[2].u_lstm_unit/q1_n_35
    SLICE_X26Y48         FDCE                                         r  genblk1[2].u_lstm_unit/accu_input_bf_reg[0][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       1.573     4.610    genblk1[2].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X26Y48         FDCE                                         r  genblk1[2].u_lstm_unit/accu_input_bf_reg[0][27]/C

Slack:                    inf
  Source:                 is_last_data_gate
                            (input port)
  Destination:            genblk1[2].u_lstm_unit/accu_input_bf_reg[0][30]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.184ns  (logic 1.662ns (11.715%)  route 12.523ns (88.285%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.610ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  is_last_data_gate (IN)
                         net (fo=0)                   0.000     0.000    is_last_data_gate
    P16                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  is_last_data_gate_IBUF_inst/O
                         net (fo=180, routed)         9.725    10.695    genblk1[2].u_lstm_unit/is_last_data_gate_IBUF
    SLICE_X15Y36         LUT5 (Prop_lut5_I1_O)        0.124    10.819 r  genblk1[2].u_lstm_unit/accu_cell_bf[1][31]_i_6__1/O
                         net (fo=1, routed)           0.600    11.419    genblk1[2].u_lstm_unit/accu_cell_bf[1][31]_i_6__1_n_0
    SLICE_X16Y36         LUT5 (Prop_lut5_I4_O)        0.124    11.543 f  genblk1[2].u_lstm_unit/accu_cell_bf[1][31]_i_4__1/O
                         net (fo=4, routed)           0.429    11.972    genblk1[2].u_lstm_unit/accu_cell_bf[1][31]_i_4__1_n_0
    SLICE_X17Y38         LUT3 (Prop_lut3_I2_O)        0.118    12.090 f  genblk1[2].u_lstm_unit/accu_input_bf[1][31]_i_2__1/O
                         net (fo=2, routed)           0.448    12.537    genblk1[2].u_lstm_unit/q1/accu_input_bf_reg[0][0]
    SLICE_X17Y38         LUT6 (Prop_lut6_I0_O)        0.326    12.863 r  genblk1[2].u_lstm_unit/q1/accu_input_bf[0][31]_i_1__1/O
                         net (fo=32, routed)          1.321    14.184    genblk1[2].u_lstm_unit/q1_n_35
    SLICE_X26Y48         FDCE                                         r  genblk1[2].u_lstm_unit/accu_input_bf_reg[0][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       1.573     4.610    genblk1[2].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X26Y48         FDCE                                         r  genblk1[2].u_lstm_unit/accu_input_bf_reg[0][30]/C

Slack:                    inf
  Source:                 is_last_data_gate
                            (input port)
  Destination:            genblk1[2].u_lstm_unit/accu_input_bf_reg[1][14]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.178ns  (logic 1.662ns (11.720%)  route 12.516ns (88.280%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  is_last_data_gate (IN)
                         net (fo=0)                   0.000     0.000    is_last_data_gate
    P16                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  is_last_data_gate_IBUF_inst/O
                         net (fo=180, routed)         9.725    10.695    genblk1[2].u_lstm_unit/is_last_data_gate_IBUF
    SLICE_X15Y36         LUT5 (Prop_lut5_I1_O)        0.124    10.819 r  genblk1[2].u_lstm_unit/accu_cell_bf[1][31]_i_6__1/O
                         net (fo=1, routed)           0.600    11.419    genblk1[2].u_lstm_unit/accu_cell_bf[1][31]_i_6__1_n_0
    SLICE_X16Y36         LUT5 (Prop_lut5_I4_O)        0.124    11.543 f  genblk1[2].u_lstm_unit/accu_cell_bf[1][31]_i_4__1/O
                         net (fo=4, routed)           0.429    11.972    genblk1[2].u_lstm_unit/accu_cell_bf[1][31]_i_4__1_n_0
    SLICE_X17Y38         LUT3 (Prop_lut3_I2_O)        0.118    12.090 f  genblk1[2].u_lstm_unit/accu_input_bf[1][31]_i_2__1/O
                         net (fo=2, routed)           0.451    12.540    genblk1[2].u_lstm_unit/q1/accu_input_bf_reg[0][0]
    SLICE_X17Y38         LUT6 (Prop_lut6_I0_O)        0.326    12.866 r  genblk1[2].u_lstm_unit/q1/accu_input_bf[1][31]_i_1__1/O
                         net (fo=32, routed)          1.311    14.178    genblk1[2].u_lstm_unit/accu_input_bf
    SLICE_X5Y49          FDCE                                         r  genblk1[2].u_lstm_unit/accu_input_bf_reg[1][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       1.659     4.696    genblk1[2].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X5Y49          FDCE                                         r  genblk1[2].u_lstm_unit/accu_input_bf_reg[1][14]/C

Slack:                    inf
  Source:                 is_last_data_gate
                            (input port)
  Destination:            genblk1[2].u_lstm_unit/accu_input_bf_reg[1][8]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.178ns  (logic 1.662ns (11.720%)  route 12.516ns (88.280%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  is_last_data_gate (IN)
                         net (fo=0)                   0.000     0.000    is_last_data_gate
    P16                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  is_last_data_gate_IBUF_inst/O
                         net (fo=180, routed)         9.725    10.695    genblk1[2].u_lstm_unit/is_last_data_gate_IBUF
    SLICE_X15Y36         LUT5 (Prop_lut5_I1_O)        0.124    10.819 r  genblk1[2].u_lstm_unit/accu_cell_bf[1][31]_i_6__1/O
                         net (fo=1, routed)           0.600    11.419    genblk1[2].u_lstm_unit/accu_cell_bf[1][31]_i_6__1_n_0
    SLICE_X16Y36         LUT5 (Prop_lut5_I4_O)        0.124    11.543 f  genblk1[2].u_lstm_unit/accu_cell_bf[1][31]_i_4__1/O
                         net (fo=4, routed)           0.429    11.972    genblk1[2].u_lstm_unit/accu_cell_bf[1][31]_i_4__1_n_0
    SLICE_X17Y38         LUT3 (Prop_lut3_I2_O)        0.118    12.090 f  genblk1[2].u_lstm_unit/accu_input_bf[1][31]_i_2__1/O
                         net (fo=2, routed)           0.451    12.540    genblk1[2].u_lstm_unit/q1/accu_input_bf_reg[0][0]
    SLICE_X17Y38         LUT6 (Prop_lut6_I0_O)        0.326    12.866 r  genblk1[2].u_lstm_unit/q1/accu_input_bf[1][31]_i_1__1/O
                         net (fo=32, routed)          1.311    14.178    genblk1[2].u_lstm_unit/accu_input_bf
    SLICE_X5Y49          FDCE                                         r  genblk1[2].u_lstm_unit/accu_input_bf_reg[1][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       1.659     4.696    genblk1[2].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X5Y49          FDCE                                         r  genblk1[2].u_lstm_unit/accu_input_bf_reg[1][8]/C

Slack:                    inf
  Source:                 is_last_data_gate
                            (input port)
  Destination:            genblk1[2].u_lstm_unit/accu_forget_bf_reg[0][27]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.174ns  (logic 1.466ns (10.341%)  route 12.708ns (89.659%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.609ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  is_last_data_gate (IN)
                         net (fo=0)                   0.000     0.000    is_last_data_gate
    P16                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  is_last_data_gate_IBUF_inst/O
                         net (fo=180, routed)         9.725    10.695    genblk1[2].u_lstm_unit/is_last_data_gate_IBUF
    SLICE_X15Y36         LUT5 (Prop_lut5_I1_O)        0.124    10.819 r  genblk1[2].u_lstm_unit/accu_cell_bf[1][31]_i_6__1/O
                         net (fo=1, routed)           0.600    11.419    genblk1[2].u_lstm_unit/accu_cell_bf[1][31]_i_6__1_n_0
    SLICE_X16Y36         LUT5 (Prop_lut5_I4_O)        0.124    11.543 f  genblk1[2].u_lstm_unit/accu_cell_bf[1][31]_i_4__1/O
                         net (fo=4, routed)           0.606    12.149    genblk1[2].u_lstm_unit/accu_cell_bf[1][31]_i_4__1_n_0
    SLICE_X16Y38         LUT3 (Prop_lut3_I2_O)        0.124    12.273 f  genblk1[2].u_lstm_unit/accu_forget_bf[1][31]_i_2__1/O
                         net (fo=2, routed)           0.552    12.825    genblk1[2].u_lstm_unit/q1/accu_forget_bf_reg[0][0]
    SLICE_X16Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.949 r  genblk1[2].u_lstm_unit/q1/accu_forget_bf[0][31]_i_1__1/O
                         net (fo=32, routed)          1.226    14.174    genblk1[2].u_lstm_unit/q1_n_37
    SLICE_X31Y48         FDCE                                         r  genblk1[2].u_lstm_unit/accu_forget_bf_reg[0][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       1.572     4.609    genblk1[2].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X31Y48         FDCE                                         r  genblk1[2].u_lstm_unit/accu_forget_bf_reg[0][27]/C

Slack:                    inf
  Source:                 is_last_data_gate
                            (input port)
  Destination:            genblk1[2].u_lstm_unit/accu_forget_bf_reg[0][12]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.171ns  (logic 1.466ns (10.343%)  route 12.705ns (89.657%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  is_last_data_gate (IN)
                         net (fo=0)                   0.000     0.000    is_last_data_gate
    P16                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  is_last_data_gate_IBUF_inst/O
                         net (fo=180, routed)         9.725    10.695    genblk1[2].u_lstm_unit/is_last_data_gate_IBUF
    SLICE_X15Y36         LUT5 (Prop_lut5_I1_O)        0.124    10.819 r  genblk1[2].u_lstm_unit/accu_cell_bf[1][31]_i_6__1/O
                         net (fo=1, routed)           0.600    11.419    genblk1[2].u_lstm_unit/accu_cell_bf[1][31]_i_6__1_n_0
    SLICE_X16Y36         LUT5 (Prop_lut5_I4_O)        0.124    11.543 f  genblk1[2].u_lstm_unit/accu_cell_bf[1][31]_i_4__1/O
                         net (fo=4, routed)           0.606    12.149    genblk1[2].u_lstm_unit/accu_cell_bf[1][31]_i_4__1_n_0
    SLICE_X16Y38         LUT3 (Prop_lut3_I2_O)        0.124    12.273 f  genblk1[2].u_lstm_unit/accu_forget_bf[1][31]_i_2__1/O
                         net (fo=2, routed)           0.552    12.825    genblk1[2].u_lstm_unit/q1/accu_forget_bf_reg[0][0]
    SLICE_X16Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.949 r  genblk1[2].u_lstm_unit/q1/accu_forget_bf[0][31]_i_1__1/O
                         net (fo=32, routed)          1.222    14.171    genblk1[2].u_lstm_unit/q1_n_37
    SLICE_X7Y48          FDCE                                         r  genblk1[2].u_lstm_unit/accu_forget_bf_reg[0][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       1.659     4.696    genblk1[2].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X7Y48          FDCE                                         r  genblk1[2].u_lstm_unit/accu_forget_bf_reg[0][12]/C

Slack:                    inf
  Source:                 is_last_data_gate
                            (input port)
  Destination:            genblk1[2].u_lstm_unit/accu_forget_bf_reg[0][14]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.171ns  (logic 1.466ns (10.343%)  route 12.705ns (89.657%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  is_last_data_gate (IN)
                         net (fo=0)                   0.000     0.000    is_last_data_gate
    P16                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  is_last_data_gate_IBUF_inst/O
                         net (fo=180, routed)         9.725    10.695    genblk1[2].u_lstm_unit/is_last_data_gate_IBUF
    SLICE_X15Y36         LUT5 (Prop_lut5_I1_O)        0.124    10.819 r  genblk1[2].u_lstm_unit/accu_cell_bf[1][31]_i_6__1/O
                         net (fo=1, routed)           0.600    11.419    genblk1[2].u_lstm_unit/accu_cell_bf[1][31]_i_6__1_n_0
    SLICE_X16Y36         LUT5 (Prop_lut5_I4_O)        0.124    11.543 f  genblk1[2].u_lstm_unit/accu_cell_bf[1][31]_i_4__1/O
                         net (fo=4, routed)           0.606    12.149    genblk1[2].u_lstm_unit/accu_cell_bf[1][31]_i_4__1_n_0
    SLICE_X16Y38         LUT3 (Prop_lut3_I2_O)        0.124    12.273 f  genblk1[2].u_lstm_unit/accu_forget_bf[1][31]_i_2__1/O
                         net (fo=2, routed)           0.552    12.825    genblk1[2].u_lstm_unit/q1/accu_forget_bf_reg[0][0]
    SLICE_X16Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.949 r  genblk1[2].u_lstm_unit/q1/accu_forget_bf[0][31]_i_1__1/O
                         net (fo=32, routed)          1.222    14.171    genblk1[2].u_lstm_unit/q1_n_37
    SLICE_X7Y48          FDCE                                         r  genblk1[2].u_lstm_unit/accu_forget_bf_reg[0][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006     2.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       1.659     4.696    genblk1[2].u_lstm_unit/clk_IBUF_BUFG
    SLICE_X7Y48          FDCE                                         r  genblk1[2].u_lstm_unit/accu_forget_bf_reg[0][14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in[21]
                            (input port)
  Destination:            bias_bf_reg[26][21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.530ns  (logic 0.174ns (32.768%)  route 0.356ns (67.232%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  data_in[21] (IN)
                         net (fo=0)                   0.000     0.000    data_in[21]
    H18                  IBUF (Prop_ibuf_I_O)         0.174     0.174 r  data_in_IBUF[21]_inst/O
                         net (fo=129, routed)         0.356     0.530    data_in_IBUF[21]
    SLICE_X107Y121       FDCE                                         r  bias_bf_reg[26][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       0.979     2.231    clk_IBUF_BUFG
    SLICE_X107Y121       FDCE                                         r  bias_bf_reg[26][21]/C

Slack:                    inf
  Source:                 data_in[24]
                            (input port)
  Destination:            bias_bf_reg[13][24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.532ns  (logic 0.165ns (30.970%)  route 0.367ns (69.030%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.231ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  data_in[24] (IN)
                         net (fo=0)                   0.000     0.000    data_in[24]
    H16                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  data_in_IBUF[24]_inst/O
                         net (fo=64, routed)          0.367     0.532    data_in_IBUF[24]
    SLICE_X110Y123       FDCE                                         r  bias_bf_reg[13][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       0.979     2.231    clk_IBUF_BUFG
    SLICE_X110Y123       FDCE                                         r  bias_bf_reg[13][24]/C

Slack:                    inf
  Source:                 data_in[1]
                            (input port)
  Destination:            weight_bf_reg[24][1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.532ns  (logic 0.179ns (33.670%)  route 0.353ns (66.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  data_in[1] (IN)
                         net (fo=0)                   0.000     0.000    data_in[1]
    J16                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  data_in_IBUF[1]_inst/O
                         net (fo=129, routed)         0.353     0.532    data_in_IBUF[1]
    SLICE_X112Y102       FDCE                                         r  weight_bf_reg[24][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       0.995     2.247    clk_IBUF_BUFG
    SLICE_X112Y102       FDCE                                         r  weight_bf_reg[24][1]/C

Slack:                    inf
  Source:                 data_in[14]
                            (input port)
  Destination:            bias_bf_reg[3][14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.533ns  (logic 0.166ns (31.117%)  route 0.367ns (68.883%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G19                                               0.000     0.000 r  data_in[14] (IN)
                         net (fo=0)                   0.000     0.000    data_in[14]
    G19                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  data_in_IBUF[14]_inst/O
                         net (fo=129, routed)         0.367     0.533    data_in_IBUF[14]
    SLICE_X110Y114       FDCE                                         r  bias_bf_reg[3][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       0.989     2.241    clk_IBUF_BUFG
    SLICE_X110Y114       FDCE                                         r  bias_bf_reg[3][14]/C

Slack:                    inf
  Source:                 data_in[19]
                            (input port)
  Destination:            bias_bf_reg[10][19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.551ns  (logic 0.172ns (31.259%)  route 0.378ns (68.741%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  data_in[19] (IN)
                         net (fo=0)                   0.000     0.000    data_in[19]
    F20                  IBUF (Prop_ibuf_I_O)         0.172     0.172 r  data_in_IBUF[19]_inst/O
                         net (fo=129, routed)         0.378     0.551    data_in_IBUF[19]
    SLICE_X108Y119       FDCE                                         r  bias_bf_reg[10][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       0.981     2.233    clk_IBUF_BUFG
    SLICE_X108Y119       FDCE                                         r  bias_bf_reg[10][19]/C

Slack:                    inf
  Source:                 data_in[18]
                            (input port)
  Destination:            weight_bf_reg[23][18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.553ns  (logic 0.172ns (31.120%)  route 0.381ns (68.880%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  data_in[18] (IN)
                         net (fo=0)                   0.000     0.000    data_in[18]
    G17                  IBUF (Prop_ibuf_I_O)         0.172     0.172 r  data_in_IBUF[18]_inst/O
                         net (fo=129, routed)         0.381     0.553    data_in_IBUF[18]
    SLICE_X110Y113       FDCE                                         r  weight_bf_reg[23][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       0.989     2.241    clk_IBUF_BUFG
    SLICE_X110Y113       FDCE                                         r  weight_bf_reg[23][18]/C

Slack:                    inf
  Source:                 data_in[13]
                            (input port)
  Destination:            bias_bf_reg[29][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.567ns  (logic 0.166ns (29.304%)  route 0.401ns (70.696%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G20                                               0.000     0.000 r  data_in[13] (IN)
                         net (fo=0)                   0.000     0.000    data_in[13]
    G20                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  data_in_IBUF[13]_inst/O
                         net (fo=129, routed)         0.401     0.567    data_in_IBUF[13]
    SLICE_X111Y116       FDCE                                         r  bias_bf_reg[29][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       0.987     2.239    clk_IBUF_BUFG
    SLICE_X111Y116       FDCE                                         r  bias_bf_reg[29][13]/C

Slack:                    inf
  Source:                 data_in[13]
                            (input port)
  Destination:            bias_bf_reg[30][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.567ns  (logic 0.166ns (29.304%)  route 0.401ns (70.696%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G20                                               0.000     0.000 r  data_in[13] (IN)
                         net (fo=0)                   0.000     0.000    data_in[13]
    G20                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  data_in_IBUF[13]_inst/O
                         net (fo=129, routed)         0.401     0.567    data_in_IBUF[13]
    SLICE_X110Y116       FDCE                                         r  bias_bf_reg[30][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       0.987     2.239    clk_IBUF_BUFG
    SLICE_X110Y116       FDCE                                         r  bias_bf_reg[30][13]/C

Slack:                    inf
  Source:                 data_in[21]
                            (input port)
  Destination:            bias_bf_reg[22][21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.174ns (30.326%)  route 0.399ns (69.674%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  data_in[21] (IN)
                         net (fo=0)                   0.000     0.000    data_in[21]
    H18                  IBUF (Prop_ibuf_I_O)         0.174     0.174 r  data_in_IBUF[21]_inst/O
                         net (fo=129, routed)         0.399     0.572    data_in_IBUF[21]
    SLICE_X110Y118       FDCE                                         r  bias_bf_reg[22][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       0.985     2.237    clk_IBUF_BUFG
    SLICE_X110Y118       FDCE                                         r  bias_bf_reg[22][21]/C

Slack:                    inf
  Source:                 data_in[2]
                            (input port)
  Destination:            weight_bf_reg[29][2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.187ns (32.024%)  route 0.396ns (67.976%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  data_in[2] (IN)
                         net (fo=0)                   0.000     0.000    data_in[2]
    K16                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  data_in_IBUF[2]_inst/O
                         net (fo=129, routed)         0.396     0.583    data_in_IBUF[2]
    SLICE_X112Y101       FDCE                                         r  weight_bf_reg[29][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=26422, routed)       0.995     2.247    clk_IBUF_BUFG
    SLICE_X112Y101       FDCE                                         r  weight_bf_reg[29][2]/C





