<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Common types for the Cranelift code generator."><title>cranelift_codegen::ir::types - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-46f98efaafac5295.ttf.woff2,FiraSans-Regular-018c141bf0843ffd.woff2,FiraSans-Medium-8f9a781e4970d388.woff2,SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2,SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../../static.files/rustdoc-dd39b87e5fcfba68.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="cranelift_codegen" data-themes="" data-resource-suffix="" data-rustdoc-version="1.80.0 (051478957 2024-07-21)" data-channel="1.80.0" data-search-js="search-d52510db62a78183.js" data-settings-js="settings-4313503d2e1961c2.js" ><script src="../../../static.files/storage-118b08c4c78b968e.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../static.files/main-20a3ad099b048cf2.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-df360f571f6edeae.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../cranelift_codegen/index.html">cranelift_codegen</a><span class="version">0.91.1</span></h2></div><h2 class="location"><a href="#">Module types</a></h2><div class="sidebar-elems"><section><ul class="block"><li><a href="#structs">Structs</a></li><li><a href="#constants">Constants</a></li></ul></section><h2><a href="../index.html">In cranelift_codegen::ir</a></h2></div></nav><div class="sidebar-resizer"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1>Module <a href="../../index.html">cranelift_codegen</a>::<wbr><a href="../index.html">ir</a>::<wbr><a class="mod" href="#">types</a><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><span class="out-of-band"><a class="src" href="../../../src/cranelift_codegen/ir/types.rs.html#1-664">source</a> · <button id="toggle-all-docs" title="collapse all docs">[<span>&#x2212;</span>]</button></span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Common types for the Cranelift code generator.</p>
</div></details><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">§</a></h2><ul class="item-table"><li><div class="item-name"><a class="struct" href="struct.Type.html" title="struct cranelift_codegen::ir::types::Type">Type</a></div><div class="desc docblock-short">The type of an SSA value.</div></li></ul><h2 id="constants" class="section-header">Constants<a href="#constants" class="anchor">§</a></h2><ul class="item-table"><li><div class="item-name"><a class="constant" href="constant.F32.html" title="constant cranelift_codegen::ir::types::F32">F32</a></div><div class="desc docblock-short">A 32-bit floating point type represented in the IEEE 754-2008
<em>binary32</em> interchange format. This corresponds to the :c:type:<code>float</code>
type in most C implementations.</div></li><li><div class="item-name"><a class="constant" href="constant.F32X2.html" title="constant cranelift_codegen::ir::types::F32X2">F32X2</a></div><div class="desc docblock-short">A SIMD vector with 2 lanes containing a <code>f32</code> each.</div></li><li><div class="item-name"><a class="constant" href="constant.F32X2XN.html" title="constant cranelift_codegen::ir::types::F32X2XN">F32X2XN</a></div><div class="desc docblock-short">A dynamically-scaled SIMD vector with a minimum of 2 lanes containing <code>f32</code> bits each.</div></li><li><div class="item-name"><a class="constant" href="constant.F32X4.html" title="constant cranelift_codegen::ir::types::F32X4">F32X4</a></div><div class="desc docblock-short">A SIMD vector with 4 lanes containing a <code>f32</code> each.</div></li><li><div class="item-name"><a class="constant" href="constant.F32X4XN.html" title="constant cranelift_codegen::ir::types::F32X4XN">F32X4XN</a></div><div class="desc docblock-short">A dynamically-scaled SIMD vector with a minimum of 4 lanes containing <code>f32</code> bits each.</div></li><li><div class="item-name"><a class="constant" href="constant.F32X8.html" title="constant cranelift_codegen::ir::types::F32X8">F32X8</a></div><div class="desc docblock-short">A SIMD vector with 8 lanes containing a <code>f32</code> each.</div></li><li><div class="item-name"><a class="constant" href="constant.F32X8XN.html" title="constant cranelift_codegen::ir::types::F32X8XN">F32X8XN</a></div><div class="desc docblock-short">A dynamically-scaled SIMD vector with a minimum of 8 lanes containing <code>f32</code> bits each.</div></li><li><div class="item-name"><a class="constant" href="constant.F32X16.html" title="constant cranelift_codegen::ir::types::F32X16">F32X16</a></div><div class="desc docblock-short">A SIMD vector with 16 lanes containing a <code>f32</code> each.</div></li><li><div class="item-name"><a class="constant" href="constant.F32X16XN.html" title="constant cranelift_codegen::ir::types::F32X16XN">F32X16XN</a></div><div class="desc docblock-short">A dynamically-scaled SIMD vector with a minimum of 16 lanes containing <code>f32</code> bits each.</div></li><li><div class="item-name"><a class="constant" href="constant.F64.html" title="constant cranelift_codegen::ir::types::F64">F64</a></div><div class="desc docblock-short">A 64-bit floating point type represented in the IEEE 754-2008
<em>binary64</em> interchange format. This corresponds to the :c:type:<code>double</code>
type in most C implementations.</div></li><li><div class="item-name"><a class="constant" href="constant.F64X2.html" title="constant cranelift_codegen::ir::types::F64X2">F64X2</a></div><div class="desc docblock-short">A SIMD vector with 2 lanes containing a <code>f64</code> each.</div></li><li><div class="item-name"><a class="constant" href="constant.F64X2XN.html" title="constant cranelift_codegen::ir::types::F64X2XN">F64X2XN</a></div><div class="desc docblock-short">A dynamically-scaled SIMD vector with a minimum of 2 lanes containing <code>f64</code> bits each.</div></li><li><div class="item-name"><a class="constant" href="constant.F64X4.html" title="constant cranelift_codegen::ir::types::F64X4">F64X4</a></div><div class="desc docblock-short">A SIMD vector with 4 lanes containing a <code>f64</code> each.</div></li><li><div class="item-name"><a class="constant" href="constant.F64X4XN.html" title="constant cranelift_codegen::ir::types::F64X4XN">F64X4XN</a></div><div class="desc docblock-short">A dynamically-scaled SIMD vector with a minimum of 4 lanes containing <code>f64</code> bits each.</div></li><li><div class="item-name"><a class="constant" href="constant.F64X8.html" title="constant cranelift_codegen::ir::types::F64X8">F64X8</a></div><div class="desc docblock-short">A SIMD vector with 8 lanes containing a <code>f64</code> each.</div></li><li><div class="item-name"><a class="constant" href="constant.F64X8XN.html" title="constant cranelift_codegen::ir::types::F64X8XN">F64X8XN</a></div><div class="desc docblock-short">A dynamically-scaled SIMD vector with a minimum of 8 lanes containing <code>f64</code> bits each.</div></li><li><div class="item-name"><a class="constant" href="constant.FFLAGS.html" title="constant cranelift_codegen::ir::types::FFLAGS">FFLAGS</a></div><div class="desc docblock-short">CPU flags representing the result of a floating point comparison. These
flags can be tested with a :type:<code>floatcc</code> condition code.</div></li><li><div class="item-name"><a class="constant" href="constant.I8.html" title="constant cranelift_codegen::ir::types::I8">I8</a></div><div class="desc docblock-short">An integer type with 8 bits.
WARNING: arithmetic on 8bit integers is incomplete</div></li><li><div class="item-name"><a class="constant" href="constant.I8X8.html" title="constant cranelift_codegen::ir::types::I8X8">I8X8</a></div><div class="desc docblock-short">A SIMD vector with 8 lanes containing a <code>i8</code> each.</div></li><li><div class="item-name"><a class="constant" href="constant.I8X8XN.html" title="constant cranelift_codegen::ir::types::I8X8XN">I8X8XN</a></div><div class="desc docblock-short">A dynamically-scaled SIMD vector with a minimum of 8 lanes containing <code>i8</code> bits each.</div></li><li><div class="item-name"><a class="constant" href="constant.I8X16.html" title="constant cranelift_codegen::ir::types::I8X16">I8X16</a></div><div class="desc docblock-short">A SIMD vector with 16 lanes containing a <code>i8</code> each.</div></li><li><div class="item-name"><a class="constant" href="constant.I8X16XN.html" title="constant cranelift_codegen::ir::types::I8X16XN">I8X16XN</a></div><div class="desc docblock-short">A dynamically-scaled SIMD vector with a minimum of 16 lanes containing <code>i8</code> bits each.</div></li><li><div class="item-name"><a class="constant" href="constant.I8X32.html" title="constant cranelift_codegen::ir::types::I8X32">I8X32</a></div><div class="desc docblock-short">A SIMD vector with 32 lanes containing a <code>i8</code> each.</div></li><li><div class="item-name"><a class="constant" href="constant.I8X32XN.html" title="constant cranelift_codegen::ir::types::I8X32XN">I8X32XN</a></div><div class="desc docblock-short">A dynamically-scaled SIMD vector with a minimum of 32 lanes containing <code>i8</code> bits each.</div></li><li><div class="item-name"><a class="constant" href="constant.I8X64.html" title="constant cranelift_codegen::ir::types::I8X64">I8X64</a></div><div class="desc docblock-short">A SIMD vector with 64 lanes containing a <code>i8</code> each.</div></li><li><div class="item-name"><a class="constant" href="constant.I8X64XN.html" title="constant cranelift_codegen::ir::types::I8X64XN">I8X64XN</a></div><div class="desc docblock-short">A dynamically-scaled SIMD vector with a minimum of 64 lanes containing <code>i8</code> bits each.</div></li><li><div class="item-name"><a class="constant" href="constant.I16.html" title="constant cranelift_codegen::ir::types::I16">I16</a></div><div class="desc docblock-short">An integer type with 16 bits.
WARNING: arithmetic on 16bit integers is incomplete</div></li><li><div class="item-name"><a class="constant" href="constant.I16X4.html" title="constant cranelift_codegen::ir::types::I16X4">I16X4</a></div><div class="desc docblock-short">A SIMD vector with 4 lanes containing a <code>i16</code> each.</div></li><li><div class="item-name"><a class="constant" href="constant.I16X4XN.html" title="constant cranelift_codegen::ir::types::I16X4XN">I16X4XN</a></div><div class="desc docblock-short">A dynamically-scaled SIMD vector with a minimum of 4 lanes containing <code>i16</code> bits each.</div></li><li><div class="item-name"><a class="constant" href="constant.I16X8.html" title="constant cranelift_codegen::ir::types::I16X8">I16X8</a></div><div class="desc docblock-short">A SIMD vector with 8 lanes containing a <code>i16</code> each.</div></li><li><div class="item-name"><a class="constant" href="constant.I16X8XN.html" title="constant cranelift_codegen::ir::types::I16X8XN">I16X8XN</a></div><div class="desc docblock-short">A dynamically-scaled SIMD vector with a minimum of 8 lanes containing <code>i16</code> bits each.</div></li><li><div class="item-name"><a class="constant" href="constant.I16X16.html" title="constant cranelift_codegen::ir::types::I16X16">I16X16</a></div><div class="desc docblock-short">A SIMD vector with 16 lanes containing a <code>i16</code> each.</div></li><li><div class="item-name"><a class="constant" href="constant.I16X16XN.html" title="constant cranelift_codegen::ir::types::I16X16XN">I16X16XN</a></div><div class="desc docblock-short">A dynamically-scaled SIMD vector with a minimum of 16 lanes containing <code>i16</code> bits each.</div></li><li><div class="item-name"><a class="constant" href="constant.I16X32.html" title="constant cranelift_codegen::ir::types::I16X32">I16X32</a></div><div class="desc docblock-short">A SIMD vector with 32 lanes containing a <code>i16</code> each.</div></li><li><div class="item-name"><a class="constant" href="constant.I16X32XN.html" title="constant cranelift_codegen::ir::types::I16X32XN">I16X32XN</a></div><div class="desc docblock-short">A dynamically-scaled SIMD vector with a minimum of 32 lanes containing <code>i16</code> bits each.</div></li><li><div class="item-name"><a class="constant" href="constant.I32.html" title="constant cranelift_codegen::ir::types::I32">I32</a></div><div class="desc docblock-short">An integer type with 32 bits.</div></li><li><div class="item-name"><a class="constant" href="constant.I32X2.html" title="constant cranelift_codegen::ir::types::I32X2">I32X2</a></div><div class="desc docblock-short">A SIMD vector with 2 lanes containing a <code>i32</code> each.</div></li><li><div class="item-name"><a class="constant" href="constant.I32X2XN.html" title="constant cranelift_codegen::ir::types::I32X2XN">I32X2XN</a></div><div class="desc docblock-short">A dynamically-scaled SIMD vector with a minimum of 2 lanes containing <code>i32</code> bits each.</div></li><li><div class="item-name"><a class="constant" href="constant.I32X4.html" title="constant cranelift_codegen::ir::types::I32X4">I32X4</a></div><div class="desc docblock-short">A SIMD vector with 4 lanes containing a <code>i32</code> each.</div></li><li><div class="item-name"><a class="constant" href="constant.I32X4XN.html" title="constant cranelift_codegen::ir::types::I32X4XN">I32X4XN</a></div><div class="desc docblock-short">A dynamically-scaled SIMD vector with a minimum of 4 lanes containing <code>i32</code> bits each.</div></li><li><div class="item-name"><a class="constant" href="constant.I32X8.html" title="constant cranelift_codegen::ir::types::I32X8">I32X8</a></div><div class="desc docblock-short">A SIMD vector with 8 lanes containing a <code>i32</code> each.</div></li><li><div class="item-name"><a class="constant" href="constant.I32X8XN.html" title="constant cranelift_codegen::ir::types::I32X8XN">I32X8XN</a></div><div class="desc docblock-short">A dynamically-scaled SIMD vector with a minimum of 8 lanes containing <code>i32</code> bits each.</div></li><li><div class="item-name"><a class="constant" href="constant.I32X16.html" title="constant cranelift_codegen::ir::types::I32X16">I32X16</a></div><div class="desc docblock-short">A SIMD vector with 16 lanes containing a <code>i32</code> each.</div></li><li><div class="item-name"><a class="constant" href="constant.I32X16XN.html" title="constant cranelift_codegen::ir::types::I32X16XN">I32X16XN</a></div><div class="desc docblock-short">A dynamically-scaled SIMD vector with a minimum of 16 lanes containing <code>i32</code> bits each.</div></li><li><div class="item-name"><a class="constant" href="constant.I64.html" title="constant cranelift_codegen::ir::types::I64">I64</a></div><div class="desc docblock-short">An integer type with 64 bits.</div></li><li><div class="item-name"><a class="constant" href="constant.I64X2.html" title="constant cranelift_codegen::ir::types::I64X2">I64X2</a></div><div class="desc docblock-short">A SIMD vector with 2 lanes containing a <code>i64</code> each.</div></li><li><div class="item-name"><a class="constant" href="constant.I64X2XN.html" title="constant cranelift_codegen::ir::types::I64X2XN">I64X2XN</a></div><div class="desc docblock-short">A dynamically-scaled SIMD vector with a minimum of 2 lanes containing <code>i64</code> bits each.</div></li><li><div class="item-name"><a class="constant" href="constant.I64X4.html" title="constant cranelift_codegen::ir::types::I64X4">I64X4</a></div><div class="desc docblock-short">A SIMD vector with 4 lanes containing a <code>i64</code> each.</div></li><li><div class="item-name"><a class="constant" href="constant.I64X4XN.html" title="constant cranelift_codegen::ir::types::I64X4XN">I64X4XN</a></div><div class="desc docblock-short">A dynamically-scaled SIMD vector with a minimum of 4 lanes containing <code>i64</code> bits each.</div></li><li><div class="item-name"><a class="constant" href="constant.I64X8.html" title="constant cranelift_codegen::ir::types::I64X8">I64X8</a></div><div class="desc docblock-short">A SIMD vector with 8 lanes containing a <code>i64</code> each.</div></li><li><div class="item-name"><a class="constant" href="constant.I64X8XN.html" title="constant cranelift_codegen::ir::types::I64X8XN">I64X8XN</a></div><div class="desc docblock-short">A dynamically-scaled SIMD vector with a minimum of 8 lanes containing <code>i64</code> bits each.</div></li><li><div class="item-name"><a class="constant" href="constant.I128.html" title="constant cranelift_codegen::ir::types::I128">I128</a></div><div class="desc docblock-short">An integer type with 128 bits.</div></li><li><div class="item-name"><a class="constant" href="constant.I128X2.html" title="constant cranelift_codegen::ir::types::I128X2">I128X2</a></div><div class="desc docblock-short">A SIMD vector with 2 lanes containing a <code>i128</code> each.</div></li><li><div class="item-name"><a class="constant" href="constant.I128X2XN.html" title="constant cranelift_codegen::ir::types::I128X2XN">I128X2XN</a></div><div class="desc docblock-short">A dynamically-scaled SIMD vector with a minimum of 2 lanes containing <code>i128</code> bits each.</div></li><li><div class="item-name"><a class="constant" href="constant.I128X4.html" title="constant cranelift_codegen::ir::types::I128X4">I128X4</a></div><div class="desc docblock-short">A SIMD vector with 4 lanes containing a <code>i128</code> each.</div></li><li><div class="item-name"><a class="constant" href="constant.I128X4XN.html" title="constant cranelift_codegen::ir::types::I128X4XN">I128X4XN</a></div><div class="desc docblock-short">A dynamically-scaled SIMD vector with a minimum of 4 lanes containing <code>i128</code> bits each.</div></li><li><div class="item-name"><a class="constant" href="constant.IFLAGS.html" title="constant cranelift_codegen::ir::types::IFLAGS">IFLAGS</a></div><div class="desc docblock-short">CPU flags representing the result of an integer comparison. These flags
can be tested with an :type:<code>intcc</code> condition code.</div></li><li><div class="item-name"><a class="constant" href="constant.INVALID.html" title="constant cranelift_codegen::ir::types::INVALID">INVALID</a></div><div class="desc docblock-short">Not a valid type. Can’t be loaded or stored. Can’t be part of a SIMD vector.</div></li><li><div class="item-name"><a class="constant" href="constant.R32.html" title="constant cranelift_codegen::ir::types::R32">R32</a></div><div class="desc docblock-short">An opaque reference type with 32 bits.</div></li><li><div class="item-name"><a class="constant" href="constant.R64.html" title="constant cranelift_codegen::ir::types::R64">R64</a></div><div class="desc docblock-short">An opaque reference type with 64 bits.</div></li></ul></section></div></main></body></html>