Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Thu Apr 30 19:04:56 2020
| Host         : Veronica running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Basys3Env1_control_sets_placed.rpt
| Design       : Basys3Env1
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              52 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               2 |            2 |
| Yes          | No                    | Yes                    |              16 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------+-----------------------------+------------------+----------------+
|  Clock Signal  |                 Enable Signal                 |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------------------+-----------------------------+------------------+----------------+
|  clk_IBUF_BUFG | MonoPulseGenerator_C1/Counter_C1/eqOp         |                             |                1 |              1 |
|  clk_IBUF_BUFG | MonoPulseGenerator_C2/Counter_C1/sum_reg[1]_0 |                             |                1 |              1 |
|  clk_IBUF_BUFG | InstructionFetch_C1/p_0_in                    |                             |                4 |             16 |
|  clk_IBUF_BUFG | MonoPulseGenerator_C1/E[0]                    | MonoPulseGenerator_C2/AR[0] |                6 |             16 |
|  clk_IBUF_BUFG | MonoPulseGenerator_C1/regWr                   |                             |                6 |             48 |
|  clk_IBUF_BUFG |                                               |                             |               18 |             52 |
+----------------+-----------------------------------------------+-----------------------------+------------------+----------------+


