# compile vhdl design source files
vhdl xil_defaultlib  "../../../ECE524_PRELAB4.srcs/sources_1/new/Part1.vhd"
vhdl xil_defaultlib  "../../../ECE524_PRELAB4.srcs/sim_Part1/new/Part1_tb.vhd"

# Do not sort compile order
nosort
