
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/ram/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/ram
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/ram.v
# synth_design -part xc7z020clg484-3 -top ram -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top ram -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 217259 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.270 ; gain = 53.895 ; free physical = 244938 ; free virtual = 312713
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/ram.v:187]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/ram.v:231]
	Parameter DATA_WIDTH bound to: 12'b010000000000 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/ram.v:231]
INFO: [Synth 8-6155] done synthesizing module 'ram' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/ram.v:187]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[6]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[5]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[4]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[3]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[6]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[5]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[4]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[3]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[127]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[126]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[125]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[124]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[123]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[122]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[121]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[120]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[119]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[118]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[117]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[116]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[115]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[114]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[113]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[112]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[111]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[110]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[109]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[108]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[107]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[106]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[105]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[104]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[103]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[102]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[101]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[100]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[99]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[98]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[97]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[96]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[95]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[94]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[93]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[92]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[91]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[90]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[89]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[88]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[87]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[86]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[85]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[84]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[83]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[82]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[81]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[80]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[79]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[78]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[77]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[76]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[75]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[74]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[73]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[72]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[71]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[70]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[69]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[68]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[67]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[66]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[65]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[64]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[63]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[62]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[61]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[60]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[59]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[58]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[57]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[56]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[55]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[54]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[53]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[52]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[51]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[50]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[49]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[48]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[47]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[46]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[45]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[44]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[43]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[42]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[41]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[40]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[39]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[38]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[37]
WARNING: [Synth 8-3331] design ram has unconnected port byteena_a[36]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.035 ; gain = 98.660 ; free physical = 244916 ; free virtual = 312693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.035 ; gain = 98.660 ; free physical = 244917 ; free virtual = 312693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.031 ; gain = 106.656 ; free physical = 244917 ; free virtual = 312694
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.035 ; gain = 114.660 ; free physical = 244905 ; free virtual = 312681
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	             1024 Bit    Registers := 2     
+---RAMs : 
	               7K Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dual_port_ram 
Detailed RTL Component Info : 
+---Registers : 
	             1024 Bit    Registers := 2     
+---RAMs : 
	               7K Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element inst1/ram_reg was removed. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1684.000 ; gain = 236.625 ; free physical = 244767 ; free virtual = 312544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ram         | inst1/ram_reg | 8 x 1024(READ_FIRST)   | W |   | 8 x 1024(WRITE_FIRST)  |   | R | Port A and B     | 1      | 14     | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/inst1/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/inst1/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/inst1/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/inst1/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/inst1/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/inst1/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/inst1/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/inst1/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/inst1/ram_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/inst1/ram_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/inst1/ram_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/inst1/ram_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/inst1/ram_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/inst1/ram_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/inst1/ram_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1684.004 ; gain = 236.629 ; free physical = 244757 ; free virtual = 312535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ram         | inst1/ram_reg | 8 x 1024(READ_FIRST)   | W |   | 8 x 1024(WRITE_FIRST)  |   | R | Port A and B     | 1      | 14     | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst1/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst1/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst1/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst1/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst1/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst1/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst1/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst1/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst1/ram_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst1/ram_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst1/ram_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst1/ram_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst1/ram_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst1/ram_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst1/ram_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1693.008 ; gain = 245.633 ; free physical = 244753 ; free virtual = 312530
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1693.012 ; gain = 245.637 ; free physical = 244748 ; free virtual = 312525
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1693.012 ; gain = 245.637 ; free physical = 244748 ; free virtual = 312525
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1693.012 ; gain = 245.637 ; free physical = 244748 ; free virtual = 312525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1693.012 ; gain = 245.637 ; free physical = 244748 ; free virtual = 312525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1693.012 ; gain = 245.637 ; free physical = 244748 ; free virtual = 312525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1693.012 ; gain = 245.637 ; free physical = 244748 ; free virtual = 312525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
|2     |RAMB36E1 |    14|
+------+---------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |    15|
|2     |  inst1  |dual_port_ram |    15|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1693.012 ; gain = 245.637 ; free physical = 244748 ; free virtual = 312525
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 273 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1693.012 ; gain = 245.637 ; free physical = 244750 ; free virtual = 312527
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1693.016 ; gain = 245.637 ; free physical = 244761 ; free virtual = 312538
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1789.180 ; gain = 0.000 ; free physical = 244570 ; free virtual = 312347
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1789.180 ; gain = 341.902 ; free physical = 244632 ; free virtual = 312409
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2325.805 ; gain = 536.625 ; free physical = 244126 ; free virtual = 311903
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2325.805 ; gain = 0.000 ; free physical = 244124 ; free virtual = 311901
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2349.812 ; gain = 0.000 ; free physical = 244122 ; free virtual = 311899
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/ram/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/ram/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2469.078 ; gain = 17.004 ; free physical = 245234 ; free virtual = 313009

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 398893fc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2469.078 ; gain = 0.000 ; free physical = 245234 ; free virtual = 313009

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 398893fc

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2486.062 ; gain = 0.004 ; free physical = 245198 ; free virtual = 312973
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 398893fc

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2486.062 ; gain = 0.004 ; free physical = 245197 ; free virtual = 312972
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 398893fc

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2486.062 ; gain = 0.004 ; free physical = 245170 ; free virtual = 312945
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 398893fc

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2486.062 ; gain = 0.004 ; free physical = 245170 ; free virtual = 312945
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 398893fc

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2486.062 ; gain = 0.004 ; free physical = 245131 ; free virtual = 312907
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 398893fc

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2486.062 ; gain = 0.004 ; free physical = 245127 ; free virtual = 312902
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2486.062 ; gain = 0.000 ; free physical = 245125 ; free virtual = 312900
Ending Logic Optimization Task | Checksum: 398893fc

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2486.062 ; gain = 0.004 ; free physical = 245121 ; free virtual = 312896

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 15 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 15 Total Ports: 30
Ending PowerOpt Patch Enables Task | Checksum: 0ae5b0b7

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 245129 ; free virtual = 312906
Ending Power Optimization Task | Checksum: 0ae5b0b7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.113 ; gain = 212.051 ; free physical = 245131 ; free virtual = 312908

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 0ae5b0b7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 245131 ; free virtual = 312908

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 245131 ; free virtual = 312908
Ending Netlist Obfuscation Task | Checksum: 54b8236e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 245129 ; free virtual = 312906
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2698.113 ; gain = 246.039 ; free physical = 245128 ; free virtual = 312904
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 54b8236e
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module ram ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Found 1080 new always-off flops by back propagation
Pre-processing: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 245064 ; free virtual = 312840
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 245053 ; free virtual = 312829
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 245040 ; free virtual = 312815
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 1009 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 120 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 245053 ; free virtual = 312829
Power optimization passes: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 245054 ; free virtual = 312829

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 245094 ; free virtual = 312870


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design ram ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 15 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 0
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 30
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 54b8236e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 245094 ; free virtual = 312870
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 54b8236e
Power optimization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 245100 ; free virtual = 312875
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 1378440 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 54b8236e

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 245100 ; free virtual = 312875
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 54b8236e

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 245100 ; free virtual = 312875
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 54b8236e

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 245100 ; free virtual = 312875
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 54b8236e

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 245100 ; free virtual = 312875
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 54b8236e

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 245100 ; free virtual = 312875

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 245100 ; free virtual = 312875
Ending Netlist Obfuscation Task | Checksum: 54b8236e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 245100 ; free virtual = 312875
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 244886 ; free virtual = 312662
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00000000

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 244886 ; free virtual = 312662
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 244886 ; free virtual = 312662

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 00000000

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 244865 ; free virtual = 312641

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 0aa65ab4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 244866 ; free virtual = 312641

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 0aa65ab4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 244866 ; free virtual = 312641
Phase 1 Placer Initialization | Checksum: 0aa65ab4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 244866 ; free virtual = 312641

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 0aa65ab4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 244864 ; free virtual = 312639
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 762c9305

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 244807 ; free virtual = 312583

Phase 3 Post Placement Optimization and Clean-Up

Phase 3.1 Post Commit Optimization
Phase 3.1 Post Commit Optimization | Checksum: 762c9305

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 244806 ; free virtual = 312581

Phase 3.2 Post Placement Cleanup
Phase 3.2 Post Placement Cleanup | Checksum: 762c9305

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 244806 ; free virtual = 312581

Phase 3.3 Placer Reporting
Phase 3.3 Placer Reporting | Checksum: 762c9305

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 244806 ; free virtual = 312581

Phase 3.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 244806 ; free virtual = 312581
Phase 3.4 Final Placement Cleanup | Checksum: 762c9305

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 244805 ; free virtual = 312581
Phase 3 Post Placement Optimization and Clean-Up | Checksum: 762c9305

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 244805 ; free virtual = 312581
Ending Placer Task | Checksum: 249bfcf1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 244818 ; free virtual = 312593
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 244817 ; free virtual = 312592
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 244810 ; free virtual = 312586
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 244824 ; free virtual = 312599
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 246045 ; free virtual = 313824
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/ram/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 249bfcf1 ConstDB: 0 ShapeSum: 0 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "rdaddress[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rdaddress[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rdaddress[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rdaddress[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rdaddress[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rdaddress[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wraddress[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wraddress[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wraddress[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wraddress[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wraddress[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wraddress[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "data[1023]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[1023]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[1022]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[1022]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[1021]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[1021]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[1020]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[1020]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[1019]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[1019]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[1018]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[1018]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[1017]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[1017]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[1016]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[1016]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[1015]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[1015]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[1014]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[1014]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[1013]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[1013]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[1012]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[1012]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[1011]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[1011]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[1010]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[1010]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[1009]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[1009]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[1008]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[1008]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wren" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wren". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[67]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[67]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[66]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[66]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[65]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[65]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[64]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[64]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[71]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[71]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[70]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[70]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[69]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[69]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[68]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[68]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[103]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[103]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[102]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[102]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[101]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[101]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[100]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[100]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data[99]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data[99]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 63a393d6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 244608 ; free virtual = 312387
Post Restoration Checksum: NetGraph: 237a88f9 NumContArr: 40290add Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 63a393d6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 244577 ; free virtual = 312357

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 63a393d6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 244544 ; free virtual = 312324

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 63a393d6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 244545 ; free virtual = 312325
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: ad24e9ee

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 244561 ; free virtual = 312341
Phase 2 Router Initialization | Checksum: ad24e9ee

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 244558 ; free virtual = 312338

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: ad24e9ee

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 244566 ; free virtual = 312346

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: ad24e9ee

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 244566 ; free virtual = 312345
Phase 4 Rip-up And Reroute | Checksum: ad24e9ee

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 244566 ; free virtual = 312345

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: ad24e9ee

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 244566 ; free virtual = 312345

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: ad24e9ee

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 244566 ; free virtual = 312345
Phase 5 Delay and Skew Optimization | Checksum: ad24e9ee

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 244566 ; free virtual = 312345

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: ad24e9ee

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 244565 ; free virtual = 312345
Phase 6.1 Hold Fix Iter | Checksum: ad24e9ee

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 244565 ; free virtual = 312345
Phase 6 Post Hold Fix | Checksum: ad24e9ee

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 244565 ; free virtual = 312345

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: ad24e9ee

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 244565 ; free virtual = 312344

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: ad24e9ee

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 244563 ; free virtual = 312342

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ad24e9ee

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 244563 ; free virtual = 312342

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: ad24e9ee

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 244563 ; free virtual = 312342
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 244595 ; free virtual = 312375

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 244595 ; free virtual = 312375
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 244595 ; free virtual = 312375
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 244589 ; free virtual = 312370
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2698.113 ; gain = 0.000 ; free physical = 244589 ; free virtual = 312370
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/ram/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/ram/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/ram/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/ram/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2750.176 ; gain = 0.000 ; free physical = 244189 ; free virtual = 311970
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 21:42:00 2022...
